Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Mar 23 19:00:51 2025
| Host         : ALFONSOMOGGD51E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file molt_Booth_timing_summary_routed.rpt -pb molt_Booth_timing_summary_routed.pb -rpx molt_Booth_timing_summary_routed.rpx -warn_on_violation
| Design       : molt_Booth
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   34          
TIMING-20  Warning   Non-clocked latch               1           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (18)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: UC/FSM_onehot_current_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UC/FSM_onehot_current_state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.000        0.000                      0                  149        0.134        0.000                      0                  149        4.500        0.000                       0                    72  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.000        0.000                      0                  149        0.134        0.000                      0                  149        4.500        0.000                       0                    72  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.000ns  (required time - arrival time)
  Source:                 BD/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD/deb.count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 1.010ns (24.009%)  route 3.197ns (75.991%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.635     5.187    BD/clock_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  BD/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.518     5.705 r  BD/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.808     6.513    BD/deb.count_reg_n_0_[4]
    SLICE_X3Y15          LUT4 (Prop_lut4_I1_O)        0.124     6.637 f  BD/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.304     6.941    BD/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X3Y14          LUT5 (Prop_lut5_I4_O)        0.124     7.065 f  BD/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.954     8.020    BD/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X3Y17          LUT4 (Prop_lut4_I1_O)        0.124     8.144 f  BD/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.285     8.428    BD/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X3Y17          LUT3 (Prop_lut3_I2_O)        0.120     8.548 r  BD/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.845     9.394    BD/deb.count[31]_i_1_n_0
    SLICE_X2Y20          FDRE                                         r  BD/deb.count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.511    14.883    BD/clock_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  BD/deb.count_reg[25]/C
                         clock pessimism              0.273    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X2Y20          FDRE (Setup_fdre_C_R)       -0.727    14.393    BD/deb.count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.393    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                  5.000    

Slack (MET) :             5.000ns  (required time - arrival time)
  Source:                 BD/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD/deb.count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 1.010ns (24.009%)  route 3.197ns (75.991%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.635     5.187    BD/clock_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  BD/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.518     5.705 r  BD/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.808     6.513    BD/deb.count_reg_n_0_[4]
    SLICE_X3Y15          LUT4 (Prop_lut4_I1_O)        0.124     6.637 f  BD/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.304     6.941    BD/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X3Y14          LUT5 (Prop_lut5_I4_O)        0.124     7.065 f  BD/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.954     8.020    BD/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X3Y17          LUT4 (Prop_lut4_I1_O)        0.124     8.144 f  BD/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.285     8.428    BD/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X3Y17          LUT3 (Prop_lut3_I2_O)        0.120     8.548 r  BD/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.845     9.394    BD/deb.count[31]_i_1_n_0
    SLICE_X2Y20          FDRE                                         r  BD/deb.count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.511    14.883    BD/clock_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  BD/deb.count_reg[26]/C
                         clock pessimism              0.273    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X2Y20          FDRE (Setup_fdre_C_R)       -0.727    14.393    BD/deb.count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.393    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                  5.000    

Slack (MET) :             5.000ns  (required time - arrival time)
  Source:                 BD/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD/deb.count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 1.010ns (24.009%)  route 3.197ns (75.991%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.635     5.187    BD/clock_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  BD/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.518     5.705 r  BD/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.808     6.513    BD/deb.count_reg_n_0_[4]
    SLICE_X3Y15          LUT4 (Prop_lut4_I1_O)        0.124     6.637 f  BD/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.304     6.941    BD/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X3Y14          LUT5 (Prop_lut5_I4_O)        0.124     7.065 f  BD/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.954     8.020    BD/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X3Y17          LUT4 (Prop_lut4_I1_O)        0.124     8.144 f  BD/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.285     8.428    BD/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X3Y17          LUT3 (Prop_lut3_I2_O)        0.120     8.548 r  BD/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.845     9.394    BD/deb.count[31]_i_1_n_0
    SLICE_X2Y20          FDRE                                         r  BD/deb.count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.511    14.883    BD/clock_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  BD/deb.count_reg[27]/C
                         clock pessimism              0.273    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X2Y20          FDRE (Setup_fdre_C_R)       -0.727    14.393    BD/deb.count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.393    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                  5.000    

Slack (MET) :             5.000ns  (required time - arrival time)
  Source:                 BD/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD/deb.count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 1.010ns (24.009%)  route 3.197ns (75.991%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.635     5.187    BD/clock_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  BD/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.518     5.705 r  BD/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.808     6.513    BD/deb.count_reg_n_0_[4]
    SLICE_X3Y15          LUT4 (Prop_lut4_I1_O)        0.124     6.637 f  BD/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.304     6.941    BD/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X3Y14          LUT5 (Prop_lut5_I4_O)        0.124     7.065 f  BD/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.954     8.020    BD/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X3Y17          LUT4 (Prop_lut4_I1_O)        0.124     8.144 f  BD/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.285     8.428    BD/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X3Y17          LUT3 (Prop_lut3_I2_O)        0.120     8.548 r  BD/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.845     9.394    BD/deb.count[31]_i_1_n_0
    SLICE_X2Y20          FDRE                                         r  BD/deb.count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.511    14.883    BD/clock_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  BD/deb.count_reg[28]/C
                         clock pessimism              0.273    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X2Y20          FDRE (Setup_fdre_C_R)       -0.727    14.393    BD/deb.count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.393    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                  5.000    

Slack (MET) :             5.029ns  (required time - arrival time)
  Source:                 BD/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD/deb.count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 1.010ns (24.001%)  route 3.198ns (75.999%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.635     5.187    BD/clock_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  BD/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.518     5.705 r  BD/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.808     6.513    BD/deb.count_reg_n_0_[4]
    SLICE_X3Y15          LUT4 (Prop_lut4_I1_O)        0.124     6.637 f  BD/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.304     6.941    BD/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X3Y14          LUT5 (Prop_lut5_I4_O)        0.124     7.065 f  BD/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.954     8.020    BD/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X3Y17          LUT4 (Prop_lut4_I1_O)        0.124     8.144 f  BD/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.285     8.428    BD/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X3Y17          LUT3 (Prop_lut3_I2_O)        0.120     8.548 r  BD/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.847     9.395    BD/deb.count[31]_i_1_n_0
    SLICE_X2Y14          FDRE                                         r  BD/deb.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.517    14.889    BD/clock_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  BD/deb.count_reg[1]/C
                         clock pessimism              0.298    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X2Y14          FDRE (Setup_fdre_C_R)       -0.727    14.424    BD/deb.count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.424    
                         arrival time                          -9.395    
  -------------------------------------------------------------------
                         slack                                  5.029    

Slack (MET) :             5.029ns  (required time - arrival time)
  Source:                 BD/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD/deb.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 1.010ns (24.001%)  route 3.198ns (75.999%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.635     5.187    BD/clock_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  BD/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.518     5.705 r  BD/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.808     6.513    BD/deb.count_reg_n_0_[4]
    SLICE_X3Y15          LUT4 (Prop_lut4_I1_O)        0.124     6.637 f  BD/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.304     6.941    BD/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X3Y14          LUT5 (Prop_lut5_I4_O)        0.124     7.065 f  BD/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.954     8.020    BD/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X3Y17          LUT4 (Prop_lut4_I1_O)        0.124     8.144 f  BD/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.285     8.428    BD/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X3Y17          LUT3 (Prop_lut3_I2_O)        0.120     8.548 r  BD/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.847     9.395    BD/deb.count[31]_i_1_n_0
    SLICE_X2Y14          FDRE                                         r  BD/deb.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.517    14.889    BD/clock_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  BD/deb.count_reg[2]/C
                         clock pessimism              0.298    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X2Y14          FDRE (Setup_fdre_C_R)       -0.727    14.424    BD/deb.count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.424    
                         arrival time                          -9.395    
  -------------------------------------------------------------------
                         slack                                  5.029    

Slack (MET) :             5.029ns  (required time - arrival time)
  Source:                 BD/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD/deb.count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 1.010ns (24.001%)  route 3.198ns (75.999%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.635     5.187    BD/clock_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  BD/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.518     5.705 r  BD/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.808     6.513    BD/deb.count_reg_n_0_[4]
    SLICE_X3Y15          LUT4 (Prop_lut4_I1_O)        0.124     6.637 f  BD/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.304     6.941    BD/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X3Y14          LUT5 (Prop_lut5_I4_O)        0.124     7.065 f  BD/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.954     8.020    BD/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X3Y17          LUT4 (Prop_lut4_I1_O)        0.124     8.144 f  BD/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.285     8.428    BD/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X3Y17          LUT3 (Prop_lut3_I2_O)        0.120     8.548 r  BD/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.847     9.395    BD/deb.count[31]_i_1_n_0
    SLICE_X2Y14          FDRE                                         r  BD/deb.count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.517    14.889    BD/clock_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  BD/deb.count_reg[3]/C
                         clock pessimism              0.298    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X2Y14          FDRE (Setup_fdre_C_R)       -0.727    14.424    BD/deb.count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.424    
                         arrival time                          -9.395    
  -------------------------------------------------------------------
                         slack                                  5.029    

Slack (MET) :             5.029ns  (required time - arrival time)
  Source:                 BD/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD/deb.count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 1.010ns (24.001%)  route 3.198ns (75.999%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.635     5.187    BD/clock_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  BD/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.518     5.705 r  BD/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.808     6.513    BD/deb.count_reg_n_0_[4]
    SLICE_X3Y15          LUT4 (Prop_lut4_I1_O)        0.124     6.637 f  BD/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.304     6.941    BD/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X3Y14          LUT5 (Prop_lut5_I4_O)        0.124     7.065 f  BD/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.954     8.020    BD/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X3Y17          LUT4 (Prop_lut4_I1_O)        0.124     8.144 f  BD/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.285     8.428    BD/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X3Y17          LUT3 (Prop_lut3_I2_O)        0.120     8.548 r  BD/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.847     9.395    BD/deb.count[31]_i_1_n_0
    SLICE_X2Y14          FDRE                                         r  BD/deb.count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.517    14.889    BD/clock_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  BD/deb.count_reg[4]/C
                         clock pessimism              0.298    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X2Y14          FDRE (Setup_fdre_C_R)       -0.727    14.424    BD/deb.count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.424    
                         arrival time                          -9.395    
  -------------------------------------------------------------------
                         slack                                  5.029    

Slack (MET) :             5.107ns  (required time - arrival time)
  Source:                 BD/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD/deb.count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 1.010ns (24.644%)  route 3.088ns (75.356%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.635     5.187    BD/clock_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  BD/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.518     5.705 r  BD/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.808     6.513    BD/deb.count_reg_n_0_[4]
    SLICE_X3Y15          LUT4 (Prop_lut4_I1_O)        0.124     6.637 f  BD/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.304     6.941    BD/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X3Y14          LUT5 (Prop_lut5_I4_O)        0.124     7.065 f  BD/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.954     8.020    BD/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X3Y17          LUT4 (Prop_lut4_I1_O)        0.124     8.144 f  BD/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.285     8.428    BD/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X3Y17          LUT3 (Prop_lut3_I2_O)        0.120     8.548 r  BD/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.737     9.285    BD/deb.count[31]_i_1_n_0
    SLICE_X2Y21          FDRE                                         r  BD/deb.count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.510    14.882    BD/clock_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  BD/deb.count_reg[29]/C
                         clock pessimism              0.273    15.155    
                         clock uncertainty           -0.035    15.119    
    SLICE_X2Y21          FDRE (Setup_fdre_C_R)       -0.727    14.392    BD/deb.count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.392    
                         arrival time                          -9.285    
  -------------------------------------------------------------------
                         slack                                  5.107    

Slack (MET) :             5.107ns  (required time - arrival time)
  Source:                 BD/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD/deb.count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 1.010ns (24.644%)  route 3.088ns (75.356%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.635     5.187    BD/clock_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  BD/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.518     5.705 r  BD/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.808     6.513    BD/deb.count_reg_n_0_[4]
    SLICE_X3Y15          LUT4 (Prop_lut4_I1_O)        0.124     6.637 f  BD/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=1, routed)           0.304     6.941    BD/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X3Y14          LUT5 (Prop_lut5_I4_O)        0.124     7.065 f  BD/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.954     8.020    BD/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X3Y17          LUT4 (Prop_lut4_I1_O)        0.124     8.144 f  BD/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.285     8.428    BD/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X3Y17          LUT3 (Prop_lut3_I2_O)        0.120     8.548 r  BD/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.737     9.285    BD/deb.count[31]_i_1_n_0
    SLICE_X2Y21          FDRE                                         r  BD/deb.count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.510    14.882    BD/clock_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  BD/deb.count_reg[30]/C
                         clock pessimism              0.273    15.155    
                         clock uncertainty           -0.035    15.119    
    SLICE_X2Y21          FDRE (Setup_fdre_C_R)       -0.727    14.392    BD/deb.count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.392    
                         arrival time                          -9.285    
  -------------------------------------------------------------------
                         slack                                  5.107    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 UC/FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UC/FSM_onehot_current_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.590     1.503    UC/CLK
    SLICE_X3Y18          FDRE                                         r  UC/FSM_onehot_current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  UC/FSM_onehot_current_state_reg[6]/Q
                         net (fo=2, routed)           0.068     1.712    UC/tmp_shiftAQ
    SLICE_X3Y18          FDRE                                         r  UC/FSM_onehot_current_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.859     2.017    UC/CLK
    SLICE_X3Y18          FDRE                                         r  UC/FSM_onehot_current_state_reg[7]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X3Y18          FDRE (Hold_fdre_C_D)         0.075     1.578    UC/FSM_onehot_current_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 UO/AQ/temp_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UO/AQ/temp_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.370%)  route 0.086ns (31.630%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.592     1.505    UO/AQ/CLK
    SLICE_X1Y16          FDRE                                         r  UO/AQ/temp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  UO/AQ/temp_reg[15]/Q
                         net (fo=4, routed)           0.086     1.732    UO/M/temp_reg[14][6]
    SLICE_X0Y16          LUT5 (Prop_lut5_I4_O)        0.045     1.777 r  UO/M/temp[14]_i_1/O
                         net (fo=1, routed)           0.000     1.777    UO/AQ/D[5]
    SLICE_X0Y16          FDRE                                         r  UO/AQ/temp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.861     2.019    UO/AQ/CLK
    SLICE_X0Y16          FDRE                                         r  UO/AQ/temp_reg[14]/C
                         clock pessimism             -0.501     1.518    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.092     1.610    UO/AQ/temp_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 UO/M/temp_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UO/AQ/temp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.727%)  route 0.136ns (42.273%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.590     1.503    UO/M/CLK
    SLICE_X0Y18          FDRE                                         r  UO/M/temp_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  UO/M/temp_b_reg[0]/Q
                         net (fo=3, routed)           0.136     1.781    UO/AQ/temp_reg[16]_1[0]
    SLICE_X0Y17          LUT5 (Prop_lut5_I1_O)        0.045     1.826 r  UO/AQ/temp[9]_i_1/O
                         net (fo=1, routed)           0.000     1.826    UO/AQ/p_1_in[9]
    SLICE_X0Y17          FDRE                                         r  UO/AQ/temp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.860     2.018    UO/AQ/CLK
    SLICE_X0Y17          FDRE                                         r  UO/AQ/temp_reg[9]/C
                         clock pessimism             -0.500     1.518    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.091     1.609    UO/AQ/temp_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 UC/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UC/FSM_onehot_current_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.094%)  route 0.124ns (39.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.590     1.503    UC/CLK
    SLICE_X3Y18          FDRE                                         r  UC/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  UC/FSM_onehot_current_state_reg[4]/Q
                         net (fo=5, routed)           0.124     1.768    UC/FSM_onehot_current_state_reg_n_0_[4]
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.045     1.813 r  UC/FSM_onehot_current_state[6]_i_1/O
                         net (fo=1, routed)           0.000     1.813    UC/FSM_onehot_current_state[6]_i_1_n_0
    SLICE_X3Y18          FDRE                                         r  UC/FSM_onehot_current_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.859     2.017    UC/CLK
    SLICE_X3Y18          FDRE                                         r  UC/FSM_onehot_current_state_reg[6]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X3Y18          FDRE (Hold_fdre_C_D)         0.091     1.594    UC/FSM_onehot_current_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 BD/FSM_sequential_BTN_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD/FSM_sequential_BTN_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.548%)  route 0.099ns (30.452%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.591     1.504    BD/clock_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  BD/FSM_sequential_BTN_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.128     1.632 r  BD/FSM_sequential_BTN_state_reg[0]/Q
                         net (fo=6, routed)           0.099     1.732    BD/count
    SLICE_X3Y17          LUT4 (Prop_lut4_I2_O)        0.099     1.831 r  BD/FSM_sequential_BTN_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.831    BD/BTN_state__0[1]
    SLICE_X3Y17          FDRE                                         r  BD/FSM_sequential_BTN_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.860     2.018    BD/clock_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  BD/FSM_sequential_BTN_state_reg[1]/C
                         clock pessimism             -0.514     1.504    
    SLICE_X3Y17          FDRE (Hold_fdre_C_D)         0.092     1.596    BD/FSM_sequential_BTN_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 UC/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UO/AQ/temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.363%)  route 0.156ns (45.637%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.590     1.503    UC/CLK
    SLICE_X3Y18          FDRE                                         r  UC/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  UC/FSM_onehot_current_state_reg[4]/Q
                         net (fo=5, routed)           0.156     1.801    UC/FSM_onehot_current_state_reg_n_0_[4]
    SLICE_X1Y18          LUT6 (Prop_lut6_I2_O)        0.045     1.846 r  UC/temp[0]_i_1/O
                         net (fo=1, routed)           0.000     1.846    UO/AQ/D[0]
    SLICE_X1Y18          FDRE                                         r  UO/AQ/temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.859     2.017    UO/AQ/CLK
    SLICE_X1Y18          FDRE                                         r  UO/AQ/temp_reg[0]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X1Y18          FDRE (Hold_fdre_C_D)         0.092     1.609    UO/AQ/temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 UC/FSM_onehot_current_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UC/FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.227ns (61.784%)  route 0.140ns (38.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.590     1.503    UC/CLK
    SLICE_X3Y18          FDRE                                         r  UC/FSM_onehot_current_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.128     1.631 r  UC/FSM_onehot_current_state_reg[7]/Q
                         net (fo=5, routed)           0.140     1.772    UO/CONT/Q[2]
    SLICE_X4Y17          LUT6 (Prop_lut6_I5_O)        0.099     1.871 r  UO/CONT/FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.871    UC/FSM_onehot_current_state_reg[5]_0[0]
    SLICE_X4Y17          FDSE                                         r  UC/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.858     2.016    UC/CLK
    SLICE_X4Y17          FDSE                                         r  UC/FSM_onehot_current_state_reg[0]/C
                         clock pessimism             -0.479     1.537    
    SLICE_X4Y17          FDSE (Hold_fdse_C_D)         0.091     1.628    UC/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 UO/AQ/temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UO/AQ/temp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.510%)  route 0.162ns (46.490%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.591     1.504    UO/AQ/CLK
    SLICE_X0Y17          FDRE                                         r  UO/AQ/temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  UO/AQ/temp_reg[9]/Q
                         net (fo=5, routed)           0.162     1.807    UO/AQ/temp_reg[15]_0[9]
    SLICE_X1Y17          LUT5 (Prop_lut5_I4_O)        0.045     1.852 r  UO/AQ/temp[8]_i_1/O
                         net (fo=1, routed)           0.000     1.852    UO/AQ/p_1_in[8]
    SLICE_X1Y17          FDRE                                         r  UO/AQ/temp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.860     2.018    UO/AQ/CLK
    SLICE_X1Y17          FDRE                                         r  UO/AQ/temp_reg[8]/C
                         clock pessimism             -0.501     1.517    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.091     1.608    UO/AQ/temp_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 UO/CONT/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UO/CONT/c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.183ns (51.164%)  route 0.175ns (48.836%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.589     1.502    UO/CONT/CLK
    SLICE_X4Y17          FDRE                                         r  UO/CONT/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  UO/CONT/c_reg[0]/Q
                         net (fo=5, routed)           0.175     1.818    UO/CONT/c[0]
    SLICE_X4Y17          LUT4 (Prop_lut4_I0_O)        0.042     1.860 r  UO/CONT/c[2]_i_1/O
                         net (fo=1, routed)           0.000     1.860    UO/CONT/c[2]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  UO/CONT/c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.858     2.016    UO/CONT/CLK
    SLICE_X4Y17          FDRE                                         r  UO/CONT/c_reg[2]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X4Y17          FDRE (Hold_fdre_C_D)         0.107     1.609    UO/CONT/c_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 UC/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UC/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.640%)  route 0.135ns (51.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.589     1.502    UC/CLK
    SLICE_X4Y17          FDRE                                         r  UC/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.128     1.630 r  UC/FSM_onehot_current_state_reg[1]/Q
                         net (fo=13, routed)          0.135     1.766    UC/Q[1]
    SLICE_X4Y17          FDRE                                         r  UC/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.858     2.016    UC/CLK
    SLICE_X4Y17          FDRE                                         r  UC/FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X4Y17          FDRE (Hold_fdre_C_D)         0.012     1.514    UC/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y17     BD/CLEARED_BTN_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y17     BD/FSM_sequential_BTN_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y17     BD/FSM_sequential_BTN_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y15     BD/deb.count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y16     BD/deb.count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y16     BD/deb.count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y16     BD/deb.count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y17     BD/deb.count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y17     BD/deb.count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17     BD/CLEARED_BTN_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17     BD/CLEARED_BTN_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17     BD/FSM_sequential_BTN_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17     BD/FSM_sequential_BTN_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17     BD/FSM_sequential_BTN_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17     BD/FSM_sequential_BTN_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15     BD/deb.count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15     BD/deb.count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16     BD/deb.count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16     BD/deb.count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17     BD/CLEARED_BTN_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17     BD/CLEARED_BTN_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17     BD/FSM_sequential_BTN_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17     BD/FSM_sequential_BTN_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17     BD/FSM_sequential_BTN_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17     BD/FSM_sequential_BTN_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15     BD/deb.count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15     BD/deb.count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16     BD/deb.count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16     BD/deb.count_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UO/AQ/temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.533ns  (logic 3.989ns (61.061%)  route 2.544ns (38.939%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.635     5.187    UO/AQ/CLK
    SLICE_X0Y36          FDRE                                         r  UO/AQ/temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  UO/AQ/temp_reg[3]/Q
                         net (fo=3, routed)           2.544     8.187    P_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.533    11.720 r  P_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.720    P[2]
    J13                                                               r  P[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UO/AQ/temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.290ns  (logic 3.980ns (63.280%)  route 2.310ns (36.720%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.635     5.187    UO/AQ/CLK
    SLICE_X0Y36          FDRE                                         r  UO/AQ/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  UO/AQ/temp_reg[1]/Q
                         net (fo=6, routed)           2.310     7.952    P_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.524    11.476 r  P_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.476    P[0]
    H17                                                               r  P[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UO/AQ/temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.280ns  (logic 3.999ns (63.673%)  route 2.281ns (36.327%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.635     5.187    UO/AQ/CLK
    SLICE_X0Y36          FDRE                                         r  UO/AQ/temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  UO/AQ/temp_reg[2]/Q
                         net (fo=3, routed)           2.281     7.924    P_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.543    11.467 r  P_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.467    P[1]
    K15                                                               r  P[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UO/AQ/temp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.089ns  (logic 3.991ns (65.536%)  route 2.099ns (34.464%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.632     5.184    UO/AQ/CLK
    SLICE_X0Y16          FDRE                                         r  UO/AQ/temp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.456     5.640 r  UO/AQ/temp_reg[11]/Q
                         net (fo=5, routed)           2.099     7.738    P_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.535    11.273 r  P_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.273    P[10]
    U14                                                               r  P[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UO/AQ/temp_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.081ns  (logic 3.990ns (65.621%)  route 2.091ns (34.379%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.632     5.184    UO/AQ/CLK
    SLICE_X0Y16          FDRE                                         r  UO/AQ/temp_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.456     5.640 r  UO/AQ/temp_reg[14]/Q
                         net (fo=5, routed)           2.091     7.730    P_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.534    11.265 r  P_OBUF[13]_inst/O
                         net (fo=0)                   0.000    11.265    P[13]
    V14                                                               r  P[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UO/AQ/temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.076ns  (logic 4.000ns (65.840%)  route 2.076ns (34.160%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.620     5.172    UO/AQ/CLK
    SLICE_X0Y25          FDRE                                         r  UO/AQ/temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  UO/AQ/temp_reg[5]/Q
                         net (fo=3, routed)           2.076     7.703    P_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.544    11.248 r  P_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.248    P[4]
    R18                                                               r  P[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UO/AQ/temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.016ns  (logic 3.982ns (66.199%)  route 2.033ns (33.801%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.623     5.175    UO/AQ/CLK
    SLICE_X0Y27          FDRE                                         r  UO/AQ/temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  UO/AQ/temp_reg[4]/Q
                         net (fo=3, routed)           2.033     7.664    P_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.526    11.190 r  P_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.190    P[3]
    N14                                                               r  P[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UO/AQ/temp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.001ns  (logic 4.003ns (66.715%)  route 1.997ns (33.285%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.632     5.184    UO/AQ/CLK
    SLICE_X1Y16          FDRE                                         r  UO/AQ/temp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.456     5.640 r  UO/AQ/temp_reg[13]/Q
                         net (fo=6, routed)           1.997     7.637    P_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.547    11.184 r  P_OBUF[12]_inst/O
                         net (fo=0)                   0.000    11.184    P[12]
    V15                                                               r  P[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UO/AQ/temp_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.933ns  (logic 4.017ns (67.703%)  route 1.916ns (32.297%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.632     5.184    UO/AQ/CLK
    SLICE_X1Y16          FDRE                                         r  UO/AQ/temp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.456     5.640 r  UO/AQ/temp_reg[15]/Q
                         net (fo=4, routed)           1.916     7.556    P_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.561    11.117 r  P_OBUF[14]_inst/O
                         net (fo=0)                   0.000    11.117    P[14]
    V12                                                               r  P[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UO/AQ/temp_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.914ns  (logic 4.004ns (67.699%)  route 1.910ns (32.301%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.633     5.185    UO/AQ/CLK
    SLICE_X1Y15          FDRE                                         r  UO/AQ/temp_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     5.641 r  UO/AQ/temp_reg[16]/Q
                         net (fo=4, routed)           1.910     7.551    P_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.548    11.099 r  P_OBUF[15]_inst/O
                         net (fo=0)                   0.000    11.099    P[15]
    V11                                                               r  P[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UC/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UC/selAQ_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.131%)  route 0.129ns (47.869%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.589     1.502    UC/CLK
    SLICE_X4Y17          FDRE                                         r  UC/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  UC/FSM_onehot_current_state_reg[2]/Q
                         net (fo=3, routed)           0.129     1.773    UC/Q[2]
    SLICE_X5Y17          LDCE                                         r  UC/selAQ_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UO/AQ/temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.685ns  (logic 1.388ns (82.373%)  route 0.297ns (17.627%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.591     1.504    UO/AQ/CLK
    SLICE_X0Y17          FDRE                                         r  UO/AQ/temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  UO/AQ/temp_reg[9]/Q
                         net (fo=5, routed)           0.297     1.942    P_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.247     3.189 r  P_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.189    P[8]
    V16                                                               r  P[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UO/AQ/temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.693ns  (logic 1.381ns (81.596%)  route 0.312ns (18.404%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.592     1.505    UO/AQ/CLK
    SLICE_X0Y16          FDRE                                         r  UO/AQ/temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  UO/AQ/temp_reg[7]/Q
                         net (fo=3, routed)           0.312     1.958    P_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.240     3.198 r  P_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.198    P[6]
    U17                                                               r  P[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UO/AQ/temp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.705ns  (logic 1.375ns (80.656%)  route 0.330ns (19.344%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.591     1.504    UO/AQ/CLK
    SLICE_X1Y17          FDRE                                         r  UO/AQ/temp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  UO/AQ/temp_reg[12]/Q
                         net (fo=4, routed)           0.330     1.975    P_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.234     3.209 r  P_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.209    P[11]
    T16                                                               r  P[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UO/AQ/temp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.737ns  (logic 1.378ns (79.343%)  route 0.359ns (20.657%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.589     1.502    UO/AQ/CLK
    SLICE_X0Y19          FDRE                                         r  UO/AQ/temp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  UO/AQ/temp_reg[10]/Q
                         net (fo=4, routed)           0.359     2.002    P_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.237     3.239 r  P_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.239    P[9]
    T15                                                               r  P[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UO/AQ/temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.796ns  (logic 1.379ns (76.799%)  route 0.417ns (23.201%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.591     1.504    UO/AQ/CLK
    SLICE_X1Y17          FDRE                                         r  UO/AQ/temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  UO/AQ/temp_reg[8]/Q
                         net (fo=3, routed)           0.417     2.062    P_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.238     3.300 r  P_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.300    P[7]
    U16                                                               r  P[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UO/AQ/temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.827ns  (logic 1.377ns (75.366%)  route 0.450ns (24.634%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.588     1.501    UO/AQ/CLK
    SLICE_X0Y20          FDRE                                         r  UO/AQ/temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  UO/AQ/temp_reg[6]/Q
                         net (fo=3, routed)           0.450     2.092    P_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.236     3.329 r  P_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.329    P[5]
    V17                                                               r  P[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UO/AQ/temp_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.850ns  (logic 1.389ns (75.116%)  route 0.460ns (24.884%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.593     1.506    UO/AQ/CLK
    SLICE_X1Y15          FDRE                                         r  UO/AQ/temp_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  UO/AQ/temp_reg[16]/Q
                         net (fo=4, routed)           0.460     2.108    P_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.248     3.356 r  P_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.356    P[15]
    V11                                                               r  P[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UO/AQ/temp_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.854ns  (logic 1.403ns (75.659%)  route 0.451ns (24.341%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.592     1.505    UO/AQ/CLK
    SLICE_X1Y16          FDRE                                         r  UO/AQ/temp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  UO/AQ/temp_reg[15]/Q
                         net (fo=4, routed)           0.451     2.098    P_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.262     3.359 r  P_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.359    P[14]
    V12                                                               r  P[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UO/AQ/temp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.861ns  (logic 1.389ns (74.627%)  route 0.472ns (25.373%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.592     1.505    UO/AQ/CLK
    SLICE_X1Y16          FDRE                                         r  UO/AQ/temp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  UO/AQ/temp_reg[13]/Q
                         net (fo=6, routed)           0.472     2.119    P_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.248     3.367 r  P_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.367    P[12]
    V15                                                               r  P[12] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           130 Endpoints
Min Delay           130 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Y[4]
                            (input port)
  Destination:            UO/M/temp_b_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.378ns  (logic 1.467ns (27.287%)  route 3.910ns (72.713%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  Y[4] (IN)
                         net (fo=0)                   0.000     0.000    Y[4]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  Y_IBUF[4]_inst/O
                         net (fo=1, routed)           3.910     5.378    UO/M/temp_b_reg[7]_0[4]
    SLICE_X0Y18          FDRE                                         r  UO/M/temp_b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.512     4.884    UO/M/CLK
    SLICE_X0Y18          FDRE                                         r  UO/M/temp_b_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            BD/deb.count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.774ns  (logic 1.631ns (34.160%)  route 3.143ns (65.840%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=42, routed)          2.296     3.773    BD/reset_IBUF
    SLICE_X3Y17          LUT3 (Prop_lut3_I0_O)        0.154     3.927 r  BD/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.847     4.774    BD/deb.count[31]_i_1_n_0
    SLICE_X2Y14          FDRE                                         r  BD/deb.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.517     4.889    BD/clock_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  BD/deb.count_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            BD/deb.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.774ns  (logic 1.631ns (34.160%)  route 3.143ns (65.840%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=42, routed)          2.296     3.773    BD/reset_IBUF
    SLICE_X3Y17          LUT3 (Prop_lut3_I0_O)        0.154     3.927 r  BD/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.847     4.774    BD/deb.count[31]_i_1_n_0
    SLICE_X2Y14          FDRE                                         r  BD/deb.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.517     4.889    BD/clock_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  BD/deb.count_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            BD/deb.count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.774ns  (logic 1.631ns (34.160%)  route 3.143ns (65.840%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=42, routed)          2.296     3.773    BD/reset_IBUF
    SLICE_X3Y17          LUT3 (Prop_lut3_I0_O)        0.154     3.927 r  BD/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.847     4.774    BD/deb.count[31]_i_1_n_0
    SLICE_X2Y14          FDRE                                         r  BD/deb.count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.517     4.889    BD/clock_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  BD/deb.count_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            BD/deb.count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.774ns  (logic 1.631ns (34.160%)  route 3.143ns (65.840%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=42, routed)          2.296     3.773    BD/reset_IBUF
    SLICE_X3Y17          LUT3 (Prop_lut3_I0_O)        0.154     3.927 r  BD/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.847     4.774    BD/deb.count[31]_i_1_n_0
    SLICE_X2Y14          FDRE                                         r  BD/deb.count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.517     4.889    BD/clock_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  BD/deb.count_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            BD/deb.count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.772ns  (logic 1.631ns (34.170%)  route 3.142ns (65.830%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=42, routed)          2.296     3.773    BD/reset_IBUF
    SLICE_X3Y17          LUT3 (Prop_lut3_I0_O)        0.154     3.927 r  BD/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.845     4.772    BD/deb.count[31]_i_1_n_0
    SLICE_X2Y20          FDRE                                         r  BD/deb.count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.511     4.883    BD/clock_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  BD/deb.count_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            BD/deb.count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.772ns  (logic 1.631ns (34.170%)  route 3.142ns (65.830%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=42, routed)          2.296     3.773    BD/reset_IBUF
    SLICE_X3Y17          LUT3 (Prop_lut3_I0_O)        0.154     3.927 r  BD/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.845     4.772    BD/deb.count[31]_i_1_n_0
    SLICE_X2Y20          FDRE                                         r  BD/deb.count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.511     4.883    BD/clock_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  BD/deb.count_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            BD/deb.count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.772ns  (logic 1.631ns (34.170%)  route 3.142ns (65.830%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=42, routed)          2.296     3.773    BD/reset_IBUF
    SLICE_X3Y17          LUT3 (Prop_lut3_I0_O)        0.154     3.927 r  BD/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.845     4.772    BD/deb.count[31]_i_1_n_0
    SLICE_X2Y20          FDRE                                         r  BD/deb.count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.511     4.883    BD/clock_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  BD/deb.count_reg[27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            BD/deb.count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.772ns  (logic 1.631ns (34.170%)  route 3.142ns (65.830%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=42, routed)          2.296     3.773    BD/reset_IBUF
    SLICE_X3Y17          LUT3 (Prop_lut3_I0_O)        0.154     3.927 r  BD/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.845     4.772    BD/deb.count[31]_i_1_n_0
    SLICE_X2Y20          FDRE                                         r  BD/deb.count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.511     4.883    BD/clock_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  BD/deb.count_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            BD/deb.count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.736ns  (logic 1.601ns (33.797%)  route 3.136ns (66.203%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=42, routed)          2.296     3.773    BD/reset_IBUF
    SLICE_X3Y17          LUT2 (Prop_lut2_I1_O)        0.124     3.897 r  BD/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.839     4.736    BD/deb.count[31]_i_2_n_0
    SLICE_X2Y14          FDRE                                         r  BD/deb.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.517     4.889    BD/clock_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  BD/deb.count_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UC/selAQ_reg/G
                            (positive level-sensitive latch)
  Destination:            UO/AQ/temp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.447ns  (logic 0.203ns (45.446%)  route 0.244ns (54.554%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          LDCE                         0.000     0.000 r  UC/selAQ_reg/G
    SLICE_X5Y17          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UC/selAQ_reg/Q
                         net (fo=17, routed)          0.244     0.402    UO/M/tmp_selAQ
    SLICE_X0Y16          LUT5 (Prop_lut5_I0_O)        0.045     0.447 r  UO/M/temp[11]_i_1/O
                         net (fo=1, routed)           0.000     0.447    UO/AQ/D[2]
    SLICE_X0Y16          FDRE                                         r  UO/AQ/temp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.861     2.019    UO/AQ/CLK
    SLICE_X0Y16          FDRE                                         r  UO/AQ/temp_reg[11]/C

Slack:                    inf
  Source:                 UC/selAQ_reg/G
                            (positive level-sensitive latch)
  Destination:            UO/AQ/temp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.448ns  (logic 0.203ns (45.344%)  route 0.245ns (54.656%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          LDCE                         0.000     0.000 r  UC/selAQ_reg/G
    SLICE_X5Y17          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UC/selAQ_reg/Q
                         net (fo=17, routed)          0.245     0.403    UO/AQ/tmp_selAQ
    SLICE_X0Y16          LUT5 (Prop_lut5_I1_O)        0.045     0.448 r  UO/AQ/temp[7]_i_1/O
                         net (fo=1, routed)           0.000     0.448    UO/AQ/p_1_in[7]
    SLICE_X0Y16          FDRE                                         r  UO/AQ/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.861     2.019    UO/AQ/CLK
    SLICE_X0Y16          FDRE                                         r  UO/AQ/temp_reg[7]/C

Slack:                    inf
  Source:                 UC/selAQ_reg/G
                            (positive level-sensitive latch)
  Destination:            UO/AQ/temp_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.460ns  (logic 0.203ns (44.108%)  route 0.257ns (55.892%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          LDCE                         0.000     0.000 r  UC/selAQ_reg/G
    SLICE_X5Y17          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UC/selAQ_reg/Q
                         net (fo=17, routed)          0.257     0.415    UO/M/tmp_selAQ
    SLICE_X1Y17          LUT5 (Prop_lut5_I0_O)        0.045     0.460 r  UO/M/temp[12]_i_1/O
                         net (fo=1, routed)           0.000     0.460    UO/AQ/D[3]
    SLICE_X1Y17          FDRE                                         r  UO/AQ/temp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.860     2.018    UO/AQ/CLK
    SLICE_X1Y17          FDRE                                         r  UO/AQ/temp_reg[12]/C

Slack:                    inf
  Source:                 UC/selAQ_reg/G
                            (positive level-sensitive latch)
  Destination:            UO/AQ/temp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.460ns  (logic 0.203ns (44.108%)  route 0.257ns (55.892%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          LDCE                         0.000     0.000 r  UC/selAQ_reg/G
    SLICE_X5Y17          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UC/selAQ_reg/Q
                         net (fo=17, routed)          0.257     0.415    UO/AQ/tmp_selAQ
    SLICE_X1Y17          LUT5 (Prop_lut5_I1_O)        0.045     0.460 r  UO/AQ/temp[8]_i_1/O
                         net (fo=1, routed)           0.000     0.460    UO/AQ/p_1_in[8]
    SLICE_X1Y17          FDRE                                         r  UO/AQ/temp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.860     2.018    UO/AQ/CLK
    SLICE_X1Y17          FDRE                                         r  UO/AQ/temp_reg[8]/C

Slack:                    inf
  Source:                 UC/selAQ_reg/G
                            (positive level-sensitive latch)
  Destination:            UO/AQ/temp_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.473ns  (logic 0.203ns (42.942%)  route 0.270ns (57.058%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          LDCE                         0.000     0.000 r  UC/selAQ_reg/G
    SLICE_X5Y17          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UC/selAQ_reg/Q
                         net (fo=17, routed)          0.270     0.428    UO/AQ/tmp_selAQ
    SLICE_X1Y15          LUT6 (Prop_lut6_I0_O)        0.045     0.473 r  UO/AQ/temp[16]_i_1/O
                         net (fo=1, routed)           0.000     0.473    UO/AQ/temp[16]_i_1_n_0
    SLICE_X1Y15          FDRE                                         r  UO/AQ/temp_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.862     2.020    UO/AQ/CLK
    SLICE_X1Y15          FDRE                                         r  UO/AQ/temp_reg[16]/C

Slack:                    inf
  Source:                 UC/selAQ_reg/G
                            (positive level-sensitive latch)
  Destination:            UO/AQ/temp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.203ns (37.300%)  route 0.341ns (62.700%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          LDCE                         0.000     0.000 r  UC/selAQ_reg/G
    SLICE_X5Y17          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UC/selAQ_reg/Q
                         net (fo=17, routed)          0.341     0.499    UO/AQ/tmp_selAQ
    SLICE_X0Y17          LUT5 (Prop_lut5_I0_O)        0.045     0.544 r  UO/AQ/temp[9]_i_1/O
                         net (fo=1, routed)           0.000     0.544    UO/AQ/p_1_in[9]
    SLICE_X0Y17          FDRE                                         r  UO/AQ/temp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.860     2.018    UO/AQ/CLK
    SLICE_X0Y17          FDRE                                         r  UO/AQ/temp_reg[9]/C

Slack:                    inf
  Source:                 UC/selAQ_reg/G
                            (positive level-sensitive latch)
  Destination:            UO/AQ/temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.555ns  (logic 0.203ns (36.561%)  route 0.352ns (63.439%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          LDCE                         0.000     0.000 r  UC/selAQ_reg/G
    SLICE_X5Y17          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UC/selAQ_reg/Q
                         net (fo=17, routed)          0.352     0.510    UC/tmp_selAQ
    SLICE_X1Y18          LUT6 (Prop_lut6_I0_O)        0.045     0.555 r  UC/temp[0]_i_1/O
                         net (fo=1, routed)           0.000     0.555    UO/AQ/D[0]
    SLICE_X1Y18          FDRE                                         r  UO/AQ/temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.859     2.017    UO/AQ/CLK
    SLICE_X1Y18          FDRE                                         r  UO/AQ/temp_reg[0]/C

Slack:                    inf
  Source:                 UC/selAQ_reg/G
                            (positive level-sensitive latch)
  Destination:            UO/AQ/temp_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.567ns  (logic 0.203ns (35.823%)  route 0.364ns (64.177%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          LDCE                         0.000     0.000 r  UC/selAQ_reg/G
    SLICE_X5Y17          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UC/selAQ_reg/Q
                         net (fo=17, routed)          0.364     0.522    UO/M/tmp_selAQ
    SLICE_X0Y16          LUT5 (Prop_lut5_I0_O)        0.045     0.567 r  UO/M/temp[14]_i_1/O
                         net (fo=1, routed)           0.000     0.567    UO/AQ/D[5]
    SLICE_X0Y16          FDRE                                         r  UO/AQ/temp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.861     2.019    UO/AQ/CLK
    SLICE_X0Y16          FDRE                                         r  UO/AQ/temp_reg[14]/C

Slack:                    inf
  Source:                 Y[2]
                            (input port)
  Destination:            UO/M/temp_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.244ns (41.995%)  route 0.337ns (58.005%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  Y[2] (IN)
                         net (fo=0)                   0.000     0.000    Y[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  Y_IBUF[2]_inst/O
                         net (fo=1, routed)           0.337     0.581    UO/M/temp_b_reg[7]_0[2]
    SLICE_X0Y18          FDRE                                         r  UO/M/temp_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.859     2.017    UO/M/CLK
    SLICE_X0Y18          FDRE                                         r  UO/M/temp_b_reg[2]/C

Slack:                    inf
  Source:                 UC/selAQ_reg/G
                            (positive level-sensitive latch)
  Destination:            UO/AQ/temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.591ns  (logic 0.203ns (34.333%)  route 0.388ns (65.667%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          LDCE                         0.000     0.000 r  UC/selAQ_reg/G
    SLICE_X5Y17          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  UC/selAQ_reg/Q
                         net (fo=17, routed)          0.388     0.546    UO/AQ/tmp_selAQ
    SLICE_X0Y20          LUT5 (Prop_lut5_I1_O)        0.045     0.591 r  UO/AQ/temp[6]_i_1/O
                         net (fo=1, routed)           0.000     0.591    UO/AQ/p_1_in[6]
    SLICE_X0Y20          FDRE                                         r  UO/AQ/temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.857     2.015    UO/AQ/CLK
    SLICE_X0Y20          FDRE                                         r  UO/AQ/temp_reg[6]/C





