set_property SRC_FILE_INFO {cfile:/home/hkchu/VerilogTest/clock_constraint.xdc rfile:../../../../clock_constraint.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB8 [get_ports clock]
