Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr  3 09:20:26 2024
| Host         : DESKTOP-BI92BUO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file route_report_timing_summary_0.rpt -pb route_report_timing_summary_0.pb -rpx route_report_timing_summary_0.rpx
| Design       : XADCInterface
| Device       : xa7a15t-cpg236
| Speed File   : -1I  PRODUCTION 1.16 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (5)
7. checking multiple_clock (13)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (13)
-------------------------------
 There are 13 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.286        0.000                      0                   29        0.047        0.000                      0                   29        4.500        0.000                       0                    19  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 41.666}       83.333          12.000          
  clk_adc_clk_wiz_0     {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 41.666}       83.333          12.000          
sys_clk_pin             {0.000 41.660}       83.330          12.000          
  clk_adc_clk_wiz_0_1   {0.000 5.000}        10.000          100.004         
  clkfbout_clk_wiz_0_1  {0.000 41.665}       83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                      16.667        0.000                       0                     1  
  clk_adc_clk_wiz_0           6.287        0.000                      0                   29        0.335        0.000                      0                   29        4.500        0.000                       0                    15  
  clkfbout_clk_wiz_0                                                                                                                                                     16.667        0.000                       0                     3  
sys_clk_pin                                                                                                                                                              16.670        0.000                       0                     1  
  clk_adc_clk_wiz_0_1         6.302        0.000                      0                   29        0.335        0.000                      0                   29        4.500        0.000                       0                    15  
  clkfbout_clk_wiz_0_1                                                                                                                                                   16.670        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_adc_clk_wiz_0_1  clk_adc_clk_wiz_0          6.287        0.000                      0                   29        0.047        0.000                      0                   29  
clk_adc_clk_wiz_0    clk_adc_clk_wiz_0_1        6.286        0.000                      0                   29        0.047        0.000                      0                   29  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clock_pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clock_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clock_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clock_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clock_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clock_pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_adc_clk_wiz_0
  To Clock:  clk_adc_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.287ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.335ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.287ns  (required time - arrival time)
  Source:                 pwmCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0 rise@10.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 0.704ns (23.651%)  route 2.273ns (76.349%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.534    -0.959    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  pwmCnt_reg[2]/Q
                         net (fo=4, routed)           1.096     0.592    pwmCnt_reg[2]
    SLICE_X29Y74         LUT6 (Prop_lut6_I2_O)        0.124     0.716 r  pwmCnt[0]_i_3/O
                         net (fo=1, routed)           0.574     1.291    pwmCnt[0]_i_3_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I2_O)        0.124     1.415 r  pwmCnt[0]_i_1/O
                         net (fo=12, routed)          0.603     2.017    clear
    SLICE_X28Y76         FDRE                                         r  pwmCnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.346 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.933    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.422     8.446    clk_adc
    SLICE_X28Y76         FDRE                                         r  pwmCnt_reg[4]/C
                         clock pessimism              0.575     9.021    
                         clock uncertainty           -0.288     8.733    
    SLICE_X28Y76         FDRE (Setup_fdre_C_R)       -0.429     8.304    pwmCnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.304    
                         arrival time                          -2.017    
  -------------------------------------------------------------------
                         slack                                  6.287    

Slack (MET) :             6.287ns  (required time - arrival time)
  Source:                 pwmCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0 rise@10.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 0.704ns (23.651%)  route 2.273ns (76.349%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.534    -0.959    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  pwmCnt_reg[2]/Q
                         net (fo=4, routed)           1.096     0.592    pwmCnt_reg[2]
    SLICE_X29Y74         LUT6 (Prop_lut6_I2_O)        0.124     0.716 r  pwmCnt[0]_i_3/O
                         net (fo=1, routed)           0.574     1.291    pwmCnt[0]_i_3_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I2_O)        0.124     1.415 r  pwmCnt[0]_i_1/O
                         net (fo=12, routed)          0.603     2.017    clear
    SLICE_X28Y76         FDRE                                         r  pwmCnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.346 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.933    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.422     8.446    clk_adc
    SLICE_X28Y76         FDRE                                         r  pwmCnt_reg[5]/C
                         clock pessimism              0.575     9.021    
                         clock uncertainty           -0.288     8.733    
    SLICE_X28Y76         FDRE (Setup_fdre_C_R)       -0.429     8.304    pwmCnt_reg[5]
  -------------------------------------------------------------------
                         required time                          8.304    
                         arrival time                          -2.017    
  -------------------------------------------------------------------
                         slack                                  6.287    

Slack (MET) :             6.287ns  (required time - arrival time)
  Source:                 pwmCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0 rise@10.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 0.704ns (23.651%)  route 2.273ns (76.349%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.534    -0.959    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  pwmCnt_reg[2]/Q
                         net (fo=4, routed)           1.096     0.592    pwmCnt_reg[2]
    SLICE_X29Y74         LUT6 (Prop_lut6_I2_O)        0.124     0.716 r  pwmCnt[0]_i_3/O
                         net (fo=1, routed)           0.574     1.291    pwmCnt[0]_i_3_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I2_O)        0.124     1.415 r  pwmCnt[0]_i_1/O
                         net (fo=12, routed)          0.603     2.017    clear
    SLICE_X28Y76         FDRE                                         r  pwmCnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.346 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.933    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.422     8.446    clk_adc
    SLICE_X28Y76         FDRE                                         r  pwmCnt_reg[6]/C
                         clock pessimism              0.575     9.021    
                         clock uncertainty           -0.288     8.733    
    SLICE_X28Y76         FDRE (Setup_fdre_C_R)       -0.429     8.304    pwmCnt_reg[6]
  -------------------------------------------------------------------
                         required time                          8.304    
                         arrival time                          -2.017    
  -------------------------------------------------------------------
                         slack                                  6.287    

Slack (MET) :             6.287ns  (required time - arrival time)
  Source:                 pwmCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0 rise@10.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 0.704ns (23.651%)  route 2.273ns (76.349%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.534    -0.959    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  pwmCnt_reg[2]/Q
                         net (fo=4, routed)           1.096     0.592    pwmCnt_reg[2]
    SLICE_X29Y74         LUT6 (Prop_lut6_I2_O)        0.124     0.716 r  pwmCnt[0]_i_3/O
                         net (fo=1, routed)           0.574     1.291    pwmCnt[0]_i_3_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I2_O)        0.124     1.415 r  pwmCnt[0]_i_1/O
                         net (fo=12, routed)          0.603     2.017    clear
    SLICE_X28Y76         FDRE                                         r  pwmCnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.346 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.933    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.422     8.446    clk_adc
    SLICE_X28Y76         FDRE                                         r  pwmCnt_reg[7]/C
                         clock pessimism              0.575     9.021    
                         clock uncertainty           -0.288     8.733    
    SLICE_X28Y76         FDRE (Setup_fdre_C_R)       -0.429     8.304    pwmCnt_reg[7]
  -------------------------------------------------------------------
                         required time                          8.304    
                         arrival time                          -2.017    
  -------------------------------------------------------------------
                         slack                                  6.287    

Slack (MET) :             6.337ns  (required time - arrival time)
  Source:                 pwmCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0 rise@10.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.927ns  (logic 0.704ns (24.050%)  route 2.223ns (75.950%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.534    -0.959    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  pwmCnt_reg[2]/Q
                         net (fo=4, routed)           1.096     0.592    pwmCnt_reg[2]
    SLICE_X29Y74         LUT6 (Prop_lut6_I2_O)        0.124     0.716 r  pwmCnt[0]_i_3/O
                         net (fo=1, routed)           0.574     1.291    pwmCnt[0]_i_3_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I2_O)        0.124     1.415 r  pwmCnt[0]_i_1/O
                         net (fo=12, routed)          0.553     1.968    clear
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.346 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.933    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.423     8.447    clk_adc
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[10]/C
                         clock pessimism              0.575     9.022    
                         clock uncertainty           -0.288     8.734    
    SLICE_X28Y77         FDRE (Setup_fdre_C_R)       -0.429     8.305    pwmCnt_reg[10]
  -------------------------------------------------------------------
                         required time                          8.305    
                         arrival time                          -1.968    
  -------------------------------------------------------------------
                         slack                                  6.337    

Slack (MET) :             6.337ns  (required time - arrival time)
  Source:                 pwmCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0 rise@10.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.927ns  (logic 0.704ns (24.050%)  route 2.223ns (75.950%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.534    -0.959    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  pwmCnt_reg[2]/Q
                         net (fo=4, routed)           1.096     0.592    pwmCnt_reg[2]
    SLICE_X29Y74         LUT6 (Prop_lut6_I2_O)        0.124     0.716 r  pwmCnt[0]_i_3/O
                         net (fo=1, routed)           0.574     1.291    pwmCnt[0]_i_3_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I2_O)        0.124     1.415 r  pwmCnt[0]_i_1/O
                         net (fo=12, routed)          0.553     1.968    clear
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.346 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.933    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.423     8.447    clk_adc
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[11]/C
                         clock pessimism              0.575     9.022    
                         clock uncertainty           -0.288     8.734    
    SLICE_X28Y77         FDRE (Setup_fdre_C_R)       -0.429     8.305    pwmCnt_reg[11]
  -------------------------------------------------------------------
                         required time                          8.305    
                         arrival time                          -1.968    
  -------------------------------------------------------------------
                         slack                                  6.337    

Slack (MET) :             6.337ns  (required time - arrival time)
  Source:                 pwmCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0 rise@10.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.927ns  (logic 0.704ns (24.050%)  route 2.223ns (75.950%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.534    -0.959    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  pwmCnt_reg[2]/Q
                         net (fo=4, routed)           1.096     0.592    pwmCnt_reg[2]
    SLICE_X29Y74         LUT6 (Prop_lut6_I2_O)        0.124     0.716 r  pwmCnt[0]_i_3/O
                         net (fo=1, routed)           0.574     1.291    pwmCnt[0]_i_3_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I2_O)        0.124     1.415 r  pwmCnt[0]_i_1/O
                         net (fo=12, routed)          0.553     1.968    clear
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.346 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.933    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.423     8.447    clk_adc
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[8]/C
                         clock pessimism              0.575     9.022    
                         clock uncertainty           -0.288     8.734    
    SLICE_X28Y77         FDRE (Setup_fdre_C_R)       -0.429     8.305    pwmCnt_reg[8]
  -------------------------------------------------------------------
                         required time                          8.305    
                         arrival time                          -1.968    
  -------------------------------------------------------------------
                         slack                                  6.337    

Slack (MET) :             6.337ns  (required time - arrival time)
  Source:                 pwmCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0 rise@10.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.927ns  (logic 0.704ns (24.050%)  route 2.223ns (75.950%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.534    -0.959    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  pwmCnt_reg[2]/Q
                         net (fo=4, routed)           1.096     0.592    pwmCnt_reg[2]
    SLICE_X29Y74         LUT6 (Prop_lut6_I2_O)        0.124     0.716 r  pwmCnt[0]_i_3/O
                         net (fo=1, routed)           0.574     1.291    pwmCnt[0]_i_3_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I2_O)        0.124     1.415 r  pwmCnt[0]_i_1/O
                         net (fo=12, routed)          0.553     1.968    clear
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.346 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.933    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.423     8.447    clk_adc
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[9]/C
                         clock pessimism              0.575     9.022    
                         clock uncertainty           -0.288     8.734    
    SLICE_X28Y77         FDRE (Setup_fdre_C_R)       -0.429     8.305    pwmCnt_reg[9]
  -------------------------------------------------------------------
                         required time                          8.305    
                         arrival time                          -1.968    
  -------------------------------------------------------------------
                         slack                                  6.337    

Slack (MET) :             6.394ns  (required time - arrival time)
  Source:                 pwmCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0 rise@10.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 0.704ns (24.366%)  route 2.185ns (75.634%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.534    -0.959    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  pwmCnt_reg[2]/Q
                         net (fo=4, routed)           1.096     0.592    pwmCnt_reg[2]
    SLICE_X29Y74         LUT6 (Prop_lut6_I2_O)        0.124     0.716 r  pwmCnt[0]_i_3/O
                         net (fo=1, routed)           0.574     1.291    pwmCnt[0]_i_3_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I2_O)        0.124     1.415 r  pwmCnt[0]_i_1/O
                         net (fo=12, routed)          0.515     1.930    clear
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.346 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.933    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.420     8.444    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[0]/C
                         clock pessimism              0.597     9.041    
                         clock uncertainty           -0.288     8.753    
    SLICE_X28Y75         FDRE (Setup_fdre_C_R)       -0.429     8.324    pwmCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.324    
                         arrival time                          -1.930    
  -------------------------------------------------------------------
                         slack                                  6.394    

Slack (MET) :             6.394ns  (required time - arrival time)
  Source:                 pwmCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0 rise@10.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 0.704ns (24.366%)  route 2.185ns (75.634%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.534    -0.959    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  pwmCnt_reg[2]/Q
                         net (fo=4, routed)           1.096     0.592    pwmCnt_reg[2]
    SLICE_X29Y74         LUT6 (Prop_lut6_I2_O)        0.124     0.716 r  pwmCnt[0]_i_3/O
                         net (fo=1, routed)           0.574     1.291    pwmCnt[0]_i_3_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I2_O)        0.124     1.415 r  pwmCnt[0]_i_1/O
                         net (fo=12, routed)          0.515     1.930    clear
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.346 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.933    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.420     8.444    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[1]/C
                         clock pessimism              0.597     9.041    
                         clock uncertainty           -0.288     8.753    
    SLICE_X28Y75         FDRE (Setup_fdre_C_R)       -0.429     8.324    pwmCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.324    
                         arrival time                          -1.930    
  -------------------------------------------------------------------
                         slack                                  6.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 pwmCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0 rise@0.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.548    -0.616    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.475 f  pwmCnt_reg[0]/Q
                         net (fo=3, routed)           0.184    -0.291    pwmCnt_reg[0]
    SLICE_X28Y75         LUT1 (Prop_lut1_I0_O)        0.045    -0.246 r  pwmCnt[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.246    pwmCnt[0]_i_4_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.176 r  pwmCnt_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.176    pwmCnt_reg[0]_i_2_n_7
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.815    -0.856    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[0]/C
                         clock pessimism              0.240    -0.616    
    SLICE_X28Y75         FDRE (Hold_fdre_C_D)         0.105    -0.511    pwmCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 pwmCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0 rise@0.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.292ns (61.383%)  route 0.184ns (38.617%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.548    -0.616    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.475 f  pwmCnt_reg[0]/Q
                         net (fo=3, routed)           0.184    -0.291    pwmCnt_reg[0]
    SLICE_X28Y75         LUT1 (Prop_lut1_I0_O)        0.045    -0.246 r  pwmCnt[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.246    pwmCnt[0]_i_4_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106    -0.140 r  pwmCnt_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.140    pwmCnt_reg[0]_i_2_n_6
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.815    -0.856    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[1]/C
                         clock pessimism              0.240    -0.616    
    SLICE_X28Y75         FDRE (Hold_fdre_C_D)         0.105    -0.511    pwmCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 pwmCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0 rise@0.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.256ns (53.106%)  route 0.226ns (46.894%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.551    -0.613    clk_adc
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  pwmCnt_reg[8]/Q
                         net (fo=4, routed)           0.226    -0.246    pwmCnt_reg[8]
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.131 r  pwmCnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.131    pwmCnt_reg[8]_i_1_n_7
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.817    -0.853    clk_adc
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[8]/C
                         clock pessimism              0.240    -0.613    
    SLICE_X28Y77         FDRE (Hold_fdre_C_D)         0.105    -0.508    pwmCnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 pwmCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0 rise@0.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.332ns (64.378%)  route 0.184ns (35.622%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.548    -0.616    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.475 f  pwmCnt_reg[0]/Q
                         net (fo=3, routed)           0.184    -0.291    pwmCnt_reg[0]
    SLICE_X28Y75         LUT1 (Prop_lut1_I0_O)        0.045    -0.246 r  pwmCnt[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.246    pwmCnt[0]_i_4_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146    -0.100 r  pwmCnt_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.100    pwmCnt_reg[0]_i_2_n_5
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.815    -0.856    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[2]/C
                         clock pessimism              0.240    -0.616    
    SLICE_X28Y75         FDRE (Hold_fdre_C_D)         0.105    -0.511    pwmCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 pwmCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0 rise@0.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.292ns (56.365%)  route 0.226ns (43.635%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.551    -0.613    clk_adc
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  pwmCnt_reg[8]/Q
                         net (fo=4, routed)           0.226    -0.246    pwmCnt_reg[8]
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.095 r  pwmCnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.095    pwmCnt_reg[8]_i_1_n_6
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.817    -0.853    clk_adc
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[9]/C
                         clock pessimism              0.240    -0.613    
    SLICE_X28Y77         FDRE (Hold_fdre_C_D)         0.105    -0.508    pwmCnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 pwmCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0 rise@0.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.352ns (65.708%)  route 0.184ns (34.292%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.548    -0.616    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.475 f  pwmCnt_reg[0]/Q
                         net (fo=3, routed)           0.184    -0.291    pwmCnt_reg[0]
    SLICE_X28Y75         LUT1 (Prop_lut1_I0_O)        0.045    -0.246 r  pwmCnt[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.246    pwmCnt[0]_i_4_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166    -0.080 r  pwmCnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.080    pwmCnt_reg[0]_i_2_n_4
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.815    -0.856    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[3]/C
                         clock pessimism              0.240    -0.616    
    SLICE_X28Y75         FDRE (Hold_fdre_C_D)         0.105    -0.511    pwmCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 pwmCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0 rise@0.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.332ns (59.492%)  route 0.226ns (40.508%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.551    -0.613    clk_adc
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  pwmCnt_reg[8]/Q
                         net (fo=4, routed)           0.226    -0.246    pwmCnt_reg[8]
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.191    -0.055 r  pwmCnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.055    pwmCnt_reg[8]_i_1_n_5
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.817    -0.853    clk_adc
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[10]/C
                         clock pessimism              0.240    -0.613    
    SLICE_X28Y77         FDRE (Hold_fdre_C_D)         0.105    -0.508    pwmCnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 pwmCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0 rise@0.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.392ns (68.091%)  route 0.184ns (31.909%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.548    -0.616    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.475 f  pwmCnt_reg[0]/Q
                         net (fo=3, routed)           0.184    -0.291    pwmCnt_reg[0]
    SLICE_X28Y75         LUT1 (Prop_lut1_I0_O)        0.045    -0.246 r  pwmCnt[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.246    pwmCnt[0]_i_4_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.094 r  pwmCnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.094    pwmCnt_reg[0]_i_2_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.040 r  pwmCnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.040    pwmCnt_reg[4]_i_1_n_7
    SLICE_X28Y76         FDRE                                         r  pwmCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.816    -0.855    clk_adc
    SLICE_X28Y76         FDRE                                         r  pwmCnt_reg[4]/C
                         clock pessimism              0.253    -0.602    
    SLICE_X28Y76         FDRE (Hold_fdre_C_D)         0.105    -0.497    pwmCnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 pwmCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0 rise@0.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.403ns (68.689%)  route 0.184ns (31.311%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.548    -0.616    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.475 f  pwmCnt_reg[0]/Q
                         net (fo=3, routed)           0.184    -0.291    pwmCnt_reg[0]
    SLICE_X28Y75         LUT1 (Prop_lut1_I0_O)        0.045    -0.246 r  pwmCnt[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.246    pwmCnt[0]_i_4_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.094 r  pwmCnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.094    pwmCnt_reg[0]_i_2_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.029 r  pwmCnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.029    pwmCnt_reg[4]_i_1_n_5
    SLICE_X28Y76         FDRE                                         r  pwmCnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.816    -0.855    clk_adc
    SLICE_X28Y76         FDRE                                         r  pwmCnt_reg[6]/C
                         clock pessimism              0.253    -0.602    
    SLICE_X28Y76         FDRE (Hold_fdre_C_D)         0.105    -0.497    pwmCnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 pwmCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0 rise@0.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.352ns (60.894%)  route 0.226ns (39.106%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.551    -0.613    clk_adc
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  pwmCnt_reg[8]/Q
                         net (fo=4, routed)           0.226    -0.246    pwmCnt_reg[8]
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.211    -0.035 r  pwmCnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.035    pwmCnt_reg[8]_i_1_n_4
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.817    -0.853    clk_adc
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[11]/C
                         clock pessimism              0.240    -0.613    
    SLICE_X28Y77         FDRE (Hold_fdre_C_D)         0.105    -0.508    pwmCnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.473    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_adc_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_pll/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0        XADC_channel4/U0/DCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clock_pll/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock_pll/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y75     pwmCnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y77     pwmCnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y77     pwmCnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y75     pwmCnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y75     pwmCnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y75     pwmCnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y76     pwmCnt_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clock_pll/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y75     pwmCnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y75     pwmCnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y75     pwmCnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y75     pwmCnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y77     pwmCnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y77     pwmCnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y77     pwmCnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y77     pwmCnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y76     pwmCnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y76     pwmCnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y76     pwmCnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y76     pwmCnt_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y76     pwmCnt_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y76     pwmCnt_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y75     pwmCnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y75     pwmCnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y77     pwmCnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y77     pwmCnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y77     pwmCnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y77     pwmCnt_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clock_pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    clock_pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clock_pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clock_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clock_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  clock_pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clock_pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  clock_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  clock_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  clock_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  clock_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  clock_pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_adc_clk_wiz_0_1
  To Clock:  clk_adc_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.302ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.335ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.302ns  (required time - arrival time)
  Source:                 pwmCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0_1 rise@10.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 0.704ns (23.651%)  route 2.273ns (76.349%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.539ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.534    -0.959    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  pwmCnt_reg[2]/Q
                         net (fo=4, routed)           1.096     0.592    pwmCnt_reg[2]
    SLICE_X29Y74         LUT6 (Prop_lut6_I2_O)        0.124     0.716 r  pwmCnt[0]_i_3/O
                         net (fo=1, routed)           0.574     1.291    pwmCnt[0]_i_3_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I2_O)        0.124     1.415 r  pwmCnt[0]_i_1/O
                         net (fo=12, routed)          0.603     2.017    clear
    SLICE_X28Y76         FDRE                                         r  pwmCnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.346 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.933    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.422     8.445    clk_adc
    SLICE_X28Y76         FDRE                                         r  pwmCnt_reg[4]/C
                         clock pessimism              0.575     9.020    
                         clock uncertainty           -0.272     8.748    
    SLICE_X28Y76         FDRE (Setup_fdre_C_R)       -0.429     8.319    pwmCnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.319    
                         arrival time                          -2.017    
  -------------------------------------------------------------------
                         slack                                  6.302    

Slack (MET) :             6.302ns  (required time - arrival time)
  Source:                 pwmCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0_1 rise@10.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 0.704ns (23.651%)  route 2.273ns (76.349%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.539ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.534    -0.959    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  pwmCnt_reg[2]/Q
                         net (fo=4, routed)           1.096     0.592    pwmCnt_reg[2]
    SLICE_X29Y74         LUT6 (Prop_lut6_I2_O)        0.124     0.716 r  pwmCnt[0]_i_3/O
                         net (fo=1, routed)           0.574     1.291    pwmCnt[0]_i_3_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I2_O)        0.124     1.415 r  pwmCnt[0]_i_1/O
                         net (fo=12, routed)          0.603     2.017    clear
    SLICE_X28Y76         FDRE                                         r  pwmCnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.346 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.933    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.422     8.445    clk_adc
    SLICE_X28Y76         FDRE                                         r  pwmCnt_reg[5]/C
                         clock pessimism              0.575     9.020    
                         clock uncertainty           -0.272     8.748    
    SLICE_X28Y76         FDRE (Setup_fdre_C_R)       -0.429     8.319    pwmCnt_reg[5]
  -------------------------------------------------------------------
                         required time                          8.319    
                         arrival time                          -2.017    
  -------------------------------------------------------------------
                         slack                                  6.302    

Slack (MET) :             6.302ns  (required time - arrival time)
  Source:                 pwmCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0_1 rise@10.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 0.704ns (23.651%)  route 2.273ns (76.349%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.539ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.534    -0.959    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  pwmCnt_reg[2]/Q
                         net (fo=4, routed)           1.096     0.592    pwmCnt_reg[2]
    SLICE_X29Y74         LUT6 (Prop_lut6_I2_O)        0.124     0.716 r  pwmCnt[0]_i_3/O
                         net (fo=1, routed)           0.574     1.291    pwmCnt[0]_i_3_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I2_O)        0.124     1.415 r  pwmCnt[0]_i_1/O
                         net (fo=12, routed)          0.603     2.017    clear
    SLICE_X28Y76         FDRE                                         r  pwmCnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.346 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.933    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.422     8.445    clk_adc
    SLICE_X28Y76         FDRE                                         r  pwmCnt_reg[6]/C
                         clock pessimism              0.575     9.020    
                         clock uncertainty           -0.272     8.748    
    SLICE_X28Y76         FDRE (Setup_fdre_C_R)       -0.429     8.319    pwmCnt_reg[6]
  -------------------------------------------------------------------
                         required time                          8.319    
                         arrival time                          -2.017    
  -------------------------------------------------------------------
                         slack                                  6.302    

Slack (MET) :             6.302ns  (required time - arrival time)
  Source:                 pwmCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0_1 rise@10.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 0.704ns (23.651%)  route 2.273ns (76.349%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.539ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.534    -0.959    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  pwmCnt_reg[2]/Q
                         net (fo=4, routed)           1.096     0.592    pwmCnt_reg[2]
    SLICE_X29Y74         LUT6 (Prop_lut6_I2_O)        0.124     0.716 r  pwmCnt[0]_i_3/O
                         net (fo=1, routed)           0.574     1.291    pwmCnt[0]_i_3_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I2_O)        0.124     1.415 r  pwmCnt[0]_i_1/O
                         net (fo=12, routed)          0.603     2.017    clear
    SLICE_X28Y76         FDRE                                         r  pwmCnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.346 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.933    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.422     8.445    clk_adc
    SLICE_X28Y76         FDRE                                         r  pwmCnt_reg[7]/C
                         clock pessimism              0.575     9.020    
                         clock uncertainty           -0.272     8.748    
    SLICE_X28Y76         FDRE (Setup_fdre_C_R)       -0.429     8.319    pwmCnt_reg[7]
  -------------------------------------------------------------------
                         required time                          8.319    
                         arrival time                          -2.017    
  -------------------------------------------------------------------
                         slack                                  6.302    

Slack (MET) :             6.352ns  (required time - arrival time)
  Source:                 pwmCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0_1 rise@10.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.927ns  (logic 0.704ns (24.050%)  route 2.223ns (75.950%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.539ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.534    -0.959    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  pwmCnt_reg[2]/Q
                         net (fo=4, routed)           1.096     0.592    pwmCnt_reg[2]
    SLICE_X29Y74         LUT6 (Prop_lut6_I2_O)        0.124     0.716 r  pwmCnt[0]_i_3/O
                         net (fo=1, routed)           0.574     1.291    pwmCnt[0]_i_3_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I2_O)        0.124     1.415 r  pwmCnt[0]_i_1/O
                         net (fo=12, routed)          0.553     1.968    clear
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.346 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.933    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.423     8.446    clk_adc
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[10]/C
                         clock pessimism              0.575     9.021    
                         clock uncertainty           -0.272     8.749    
    SLICE_X28Y77         FDRE (Setup_fdre_C_R)       -0.429     8.320    pwmCnt_reg[10]
  -------------------------------------------------------------------
                         required time                          8.320    
                         arrival time                          -1.968    
  -------------------------------------------------------------------
                         slack                                  6.352    

Slack (MET) :             6.352ns  (required time - arrival time)
  Source:                 pwmCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0_1 rise@10.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.927ns  (logic 0.704ns (24.050%)  route 2.223ns (75.950%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.539ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.534    -0.959    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  pwmCnt_reg[2]/Q
                         net (fo=4, routed)           1.096     0.592    pwmCnt_reg[2]
    SLICE_X29Y74         LUT6 (Prop_lut6_I2_O)        0.124     0.716 r  pwmCnt[0]_i_3/O
                         net (fo=1, routed)           0.574     1.291    pwmCnt[0]_i_3_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I2_O)        0.124     1.415 r  pwmCnt[0]_i_1/O
                         net (fo=12, routed)          0.553     1.968    clear
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.346 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.933    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.423     8.446    clk_adc
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[11]/C
                         clock pessimism              0.575     9.021    
                         clock uncertainty           -0.272     8.749    
    SLICE_X28Y77         FDRE (Setup_fdre_C_R)       -0.429     8.320    pwmCnt_reg[11]
  -------------------------------------------------------------------
                         required time                          8.320    
                         arrival time                          -1.968    
  -------------------------------------------------------------------
                         slack                                  6.352    

Slack (MET) :             6.352ns  (required time - arrival time)
  Source:                 pwmCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0_1 rise@10.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.927ns  (logic 0.704ns (24.050%)  route 2.223ns (75.950%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.539ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.534    -0.959    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  pwmCnt_reg[2]/Q
                         net (fo=4, routed)           1.096     0.592    pwmCnt_reg[2]
    SLICE_X29Y74         LUT6 (Prop_lut6_I2_O)        0.124     0.716 r  pwmCnt[0]_i_3/O
                         net (fo=1, routed)           0.574     1.291    pwmCnt[0]_i_3_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I2_O)        0.124     1.415 r  pwmCnt[0]_i_1/O
                         net (fo=12, routed)          0.553     1.968    clear
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.346 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.933    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.423     8.446    clk_adc
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[8]/C
                         clock pessimism              0.575     9.021    
                         clock uncertainty           -0.272     8.749    
    SLICE_X28Y77         FDRE (Setup_fdre_C_R)       -0.429     8.320    pwmCnt_reg[8]
  -------------------------------------------------------------------
                         required time                          8.320    
                         arrival time                          -1.968    
  -------------------------------------------------------------------
                         slack                                  6.352    

Slack (MET) :             6.352ns  (required time - arrival time)
  Source:                 pwmCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0_1 rise@10.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.927ns  (logic 0.704ns (24.050%)  route 2.223ns (75.950%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.539ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.534    -0.959    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  pwmCnt_reg[2]/Q
                         net (fo=4, routed)           1.096     0.592    pwmCnt_reg[2]
    SLICE_X29Y74         LUT6 (Prop_lut6_I2_O)        0.124     0.716 r  pwmCnt[0]_i_3/O
                         net (fo=1, routed)           0.574     1.291    pwmCnt[0]_i_3_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I2_O)        0.124     1.415 r  pwmCnt[0]_i_1/O
                         net (fo=12, routed)          0.553     1.968    clear
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.346 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.933    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.423     8.446    clk_adc
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[9]/C
                         clock pessimism              0.575     9.021    
                         clock uncertainty           -0.272     8.749    
    SLICE_X28Y77         FDRE (Setup_fdre_C_R)       -0.429     8.320    pwmCnt_reg[9]
  -------------------------------------------------------------------
                         required time                          8.320    
                         arrival time                          -1.968    
  -------------------------------------------------------------------
                         slack                                  6.352    

Slack (MET) :             6.409ns  (required time - arrival time)
  Source:                 pwmCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0_1 rise@10.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 0.704ns (24.366%)  route 2.185ns (75.634%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.539ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.534    -0.959    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  pwmCnt_reg[2]/Q
                         net (fo=4, routed)           1.096     0.592    pwmCnt_reg[2]
    SLICE_X29Y74         LUT6 (Prop_lut6_I2_O)        0.124     0.716 r  pwmCnt[0]_i_3/O
                         net (fo=1, routed)           0.574     1.291    pwmCnt[0]_i_3_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I2_O)        0.124     1.415 r  pwmCnt[0]_i_1/O
                         net (fo=12, routed)          0.515     1.930    clear
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.346 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.933    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.420     8.443    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[0]/C
                         clock pessimism              0.597     9.040    
                         clock uncertainty           -0.272     8.768    
    SLICE_X28Y75         FDRE (Setup_fdre_C_R)       -0.429     8.339    pwmCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.339    
                         arrival time                          -1.930    
  -------------------------------------------------------------------
                         slack                                  6.409    

Slack (MET) :             6.409ns  (required time - arrival time)
  Source:                 pwmCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0_1 rise@10.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 0.704ns (24.366%)  route 2.185ns (75.634%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.539ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.534    -0.959    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  pwmCnt_reg[2]/Q
                         net (fo=4, routed)           1.096     0.592    pwmCnt_reg[2]
    SLICE_X29Y74         LUT6 (Prop_lut6_I2_O)        0.124     0.716 r  pwmCnt[0]_i_3/O
                         net (fo=1, routed)           0.574     1.291    pwmCnt[0]_i_3_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I2_O)        0.124     1.415 r  pwmCnt[0]_i_1/O
                         net (fo=12, routed)          0.515     1.930    clear
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.346 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.933    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.420     8.443    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[1]/C
                         clock pessimism              0.597     9.040    
                         clock uncertainty           -0.272     8.768    
    SLICE_X28Y75         FDRE (Setup_fdre_C_R)       -0.429     8.339    pwmCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.339    
                         arrival time                          -1.930    
  -------------------------------------------------------------------
                         slack                                  6.409    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 pwmCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0_1 rise@0.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.548    -0.616    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.475 f  pwmCnt_reg[0]/Q
                         net (fo=3, routed)           0.184    -0.291    pwmCnt_reg[0]
    SLICE_X28Y75         LUT1 (Prop_lut1_I0_O)        0.045    -0.246 r  pwmCnt[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.246    pwmCnt[0]_i_4_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.176 r  pwmCnt_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.176    pwmCnt_reg[0]_i_2_n_7
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.815    -0.856    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[0]/C
                         clock pessimism              0.240    -0.616    
    SLICE_X28Y75         FDRE (Hold_fdre_C_D)         0.105    -0.511    pwmCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 pwmCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0_1 rise@0.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.292ns (61.383%)  route 0.184ns (38.617%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.548    -0.616    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.475 f  pwmCnt_reg[0]/Q
                         net (fo=3, routed)           0.184    -0.291    pwmCnt_reg[0]
    SLICE_X28Y75         LUT1 (Prop_lut1_I0_O)        0.045    -0.246 r  pwmCnt[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.246    pwmCnt[0]_i_4_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106    -0.140 r  pwmCnt_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.140    pwmCnt_reg[0]_i_2_n_6
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.815    -0.856    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[1]/C
                         clock pessimism              0.240    -0.616    
    SLICE_X28Y75         FDRE (Hold_fdre_C_D)         0.105    -0.511    pwmCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 pwmCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0_1 rise@0.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.256ns (53.106%)  route 0.226ns (46.894%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.551    -0.613    clk_adc
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  pwmCnt_reg[8]/Q
                         net (fo=4, routed)           0.226    -0.246    pwmCnt_reg[8]
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.131 r  pwmCnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.131    pwmCnt_reg[8]_i_1_n_7
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.817    -0.853    clk_adc
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[8]/C
                         clock pessimism              0.240    -0.613    
    SLICE_X28Y77         FDRE (Hold_fdre_C_D)         0.105    -0.508    pwmCnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 pwmCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0_1 rise@0.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.332ns (64.378%)  route 0.184ns (35.622%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.548    -0.616    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.475 f  pwmCnt_reg[0]/Q
                         net (fo=3, routed)           0.184    -0.291    pwmCnt_reg[0]
    SLICE_X28Y75         LUT1 (Prop_lut1_I0_O)        0.045    -0.246 r  pwmCnt[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.246    pwmCnt[0]_i_4_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146    -0.100 r  pwmCnt_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.100    pwmCnt_reg[0]_i_2_n_5
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.815    -0.856    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[2]/C
                         clock pessimism              0.240    -0.616    
    SLICE_X28Y75         FDRE (Hold_fdre_C_D)         0.105    -0.511    pwmCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 pwmCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0_1 rise@0.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.292ns (56.365%)  route 0.226ns (43.635%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.551    -0.613    clk_adc
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  pwmCnt_reg[8]/Q
                         net (fo=4, routed)           0.226    -0.246    pwmCnt_reg[8]
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.095 r  pwmCnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.095    pwmCnt_reg[8]_i_1_n_6
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.817    -0.853    clk_adc
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[9]/C
                         clock pessimism              0.240    -0.613    
    SLICE_X28Y77         FDRE (Hold_fdre_C_D)         0.105    -0.508    pwmCnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 pwmCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0_1 rise@0.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.352ns (65.708%)  route 0.184ns (34.292%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.548    -0.616    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.475 f  pwmCnt_reg[0]/Q
                         net (fo=3, routed)           0.184    -0.291    pwmCnt_reg[0]
    SLICE_X28Y75         LUT1 (Prop_lut1_I0_O)        0.045    -0.246 r  pwmCnt[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.246    pwmCnt[0]_i_4_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166    -0.080 r  pwmCnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.080    pwmCnt_reg[0]_i_2_n_4
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.815    -0.856    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[3]/C
                         clock pessimism              0.240    -0.616    
    SLICE_X28Y75         FDRE (Hold_fdre_C_D)         0.105    -0.511    pwmCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 pwmCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0_1 rise@0.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.332ns (59.492%)  route 0.226ns (40.508%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.551    -0.613    clk_adc
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  pwmCnt_reg[8]/Q
                         net (fo=4, routed)           0.226    -0.246    pwmCnt_reg[8]
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.191    -0.055 r  pwmCnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.055    pwmCnt_reg[8]_i_1_n_5
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.817    -0.853    clk_adc
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[10]/C
                         clock pessimism              0.240    -0.613    
    SLICE_X28Y77         FDRE (Hold_fdre_C_D)         0.105    -0.508    pwmCnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 pwmCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0_1 rise@0.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.392ns (68.091%)  route 0.184ns (31.909%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.548    -0.616    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.475 f  pwmCnt_reg[0]/Q
                         net (fo=3, routed)           0.184    -0.291    pwmCnt_reg[0]
    SLICE_X28Y75         LUT1 (Prop_lut1_I0_O)        0.045    -0.246 r  pwmCnt[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.246    pwmCnt[0]_i_4_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.094 r  pwmCnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.094    pwmCnt_reg[0]_i_2_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.040 r  pwmCnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.040    pwmCnt_reg[4]_i_1_n_7
    SLICE_X28Y76         FDRE                                         r  pwmCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.816    -0.855    clk_adc
    SLICE_X28Y76         FDRE                                         r  pwmCnt_reg[4]/C
                         clock pessimism              0.253    -0.602    
    SLICE_X28Y76         FDRE (Hold_fdre_C_D)         0.105    -0.497    pwmCnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 pwmCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0_1 rise@0.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.403ns (68.689%)  route 0.184ns (31.311%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.548    -0.616    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.475 f  pwmCnt_reg[0]/Q
                         net (fo=3, routed)           0.184    -0.291    pwmCnt_reg[0]
    SLICE_X28Y75         LUT1 (Prop_lut1_I0_O)        0.045    -0.246 r  pwmCnt[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.246    pwmCnt[0]_i_4_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.094 r  pwmCnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.094    pwmCnt_reg[0]_i_2_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.029 r  pwmCnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.029    pwmCnt_reg[4]_i_1_n_5
    SLICE_X28Y76         FDRE                                         r  pwmCnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.816    -0.855    clk_adc
    SLICE_X28Y76         FDRE                                         r  pwmCnt_reg[6]/C
                         clock pessimism              0.253    -0.602    
    SLICE_X28Y76         FDRE (Hold_fdre_C_D)         0.105    -0.497    pwmCnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 pwmCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0_1 rise@0.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.352ns (60.894%)  route 0.226ns (39.106%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.551    -0.613    clk_adc
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  pwmCnt_reg[8]/Q
                         net (fo=4, routed)           0.226    -0.246    pwmCnt_reg[8]
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.211    -0.035 r  pwmCnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.035    pwmCnt_reg[8]_i_1_n_4
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.817    -0.853    clk_adc
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[11]/C
                         clock pessimism              0.240    -0.613    
    SLICE_X28Y77         FDRE (Hold_fdre_C_D)         0.105    -0.508    pwmCnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.473    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_adc_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_pll/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0        XADC_channel4/U0/DCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.844      BUFGCTRL_X0Y0    clock_pll/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock_pll/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y75     pwmCnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y77     pwmCnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y77     pwmCnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y75     pwmCnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y75     pwmCnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y75     pwmCnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y76     pwmCnt_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clock_pll/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y75     pwmCnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y75     pwmCnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y75     pwmCnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y75     pwmCnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y77     pwmCnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y77     pwmCnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y77     pwmCnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y77     pwmCnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y76     pwmCnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y76     pwmCnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y76     pwmCnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y76     pwmCnt_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y76     pwmCnt_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y76     pwmCnt_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y75     pwmCnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y75     pwmCnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y77     pwmCnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y77     pwmCnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y77     pwmCnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y77     pwmCnt_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { clock_pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y1    clock_pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clock_pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clock_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  clock_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  clock_pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_adc_clk_wiz_0_1
  To Clock:  clk_adc_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.287ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.287ns  (required time - arrival time)
  Source:                 pwmCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0 rise@10.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 0.704ns (23.651%)  route 2.273ns (76.349%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.534    -0.959    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  pwmCnt_reg[2]/Q
                         net (fo=4, routed)           1.096     0.592    pwmCnt_reg[2]
    SLICE_X29Y74         LUT6 (Prop_lut6_I2_O)        0.124     0.716 r  pwmCnt[0]_i_3/O
                         net (fo=1, routed)           0.574     1.291    pwmCnt[0]_i_3_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I2_O)        0.124     1.415 r  pwmCnt[0]_i_1/O
                         net (fo=12, routed)          0.603     2.017    clear
    SLICE_X28Y76         FDRE                                         r  pwmCnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.346 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.933    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.422     8.446    clk_adc
    SLICE_X28Y76         FDRE                                         r  pwmCnt_reg[4]/C
                         clock pessimism              0.575     9.021    
                         clock uncertainty           -0.288     8.733    
    SLICE_X28Y76         FDRE (Setup_fdre_C_R)       -0.429     8.304    pwmCnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.304    
                         arrival time                          -2.017    
  -------------------------------------------------------------------
                         slack                                  6.287    

Slack (MET) :             6.287ns  (required time - arrival time)
  Source:                 pwmCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0 rise@10.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 0.704ns (23.651%)  route 2.273ns (76.349%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.534    -0.959    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  pwmCnt_reg[2]/Q
                         net (fo=4, routed)           1.096     0.592    pwmCnt_reg[2]
    SLICE_X29Y74         LUT6 (Prop_lut6_I2_O)        0.124     0.716 r  pwmCnt[0]_i_3/O
                         net (fo=1, routed)           0.574     1.291    pwmCnt[0]_i_3_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I2_O)        0.124     1.415 r  pwmCnt[0]_i_1/O
                         net (fo=12, routed)          0.603     2.017    clear
    SLICE_X28Y76         FDRE                                         r  pwmCnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.346 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.933    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.422     8.446    clk_adc
    SLICE_X28Y76         FDRE                                         r  pwmCnt_reg[5]/C
                         clock pessimism              0.575     9.021    
                         clock uncertainty           -0.288     8.733    
    SLICE_X28Y76         FDRE (Setup_fdre_C_R)       -0.429     8.304    pwmCnt_reg[5]
  -------------------------------------------------------------------
                         required time                          8.304    
                         arrival time                          -2.017    
  -------------------------------------------------------------------
                         slack                                  6.287    

Slack (MET) :             6.287ns  (required time - arrival time)
  Source:                 pwmCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0 rise@10.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 0.704ns (23.651%)  route 2.273ns (76.349%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.534    -0.959    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  pwmCnt_reg[2]/Q
                         net (fo=4, routed)           1.096     0.592    pwmCnt_reg[2]
    SLICE_X29Y74         LUT6 (Prop_lut6_I2_O)        0.124     0.716 r  pwmCnt[0]_i_3/O
                         net (fo=1, routed)           0.574     1.291    pwmCnt[0]_i_3_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I2_O)        0.124     1.415 r  pwmCnt[0]_i_1/O
                         net (fo=12, routed)          0.603     2.017    clear
    SLICE_X28Y76         FDRE                                         r  pwmCnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.346 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.933    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.422     8.446    clk_adc
    SLICE_X28Y76         FDRE                                         r  pwmCnt_reg[6]/C
                         clock pessimism              0.575     9.021    
                         clock uncertainty           -0.288     8.733    
    SLICE_X28Y76         FDRE (Setup_fdre_C_R)       -0.429     8.304    pwmCnt_reg[6]
  -------------------------------------------------------------------
                         required time                          8.304    
                         arrival time                          -2.017    
  -------------------------------------------------------------------
                         slack                                  6.287    

Slack (MET) :             6.287ns  (required time - arrival time)
  Source:                 pwmCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0 rise@10.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 0.704ns (23.651%)  route 2.273ns (76.349%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.534    -0.959    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  pwmCnt_reg[2]/Q
                         net (fo=4, routed)           1.096     0.592    pwmCnt_reg[2]
    SLICE_X29Y74         LUT6 (Prop_lut6_I2_O)        0.124     0.716 r  pwmCnt[0]_i_3/O
                         net (fo=1, routed)           0.574     1.291    pwmCnt[0]_i_3_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I2_O)        0.124     1.415 r  pwmCnt[0]_i_1/O
                         net (fo=12, routed)          0.603     2.017    clear
    SLICE_X28Y76         FDRE                                         r  pwmCnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.346 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.933    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.422     8.446    clk_adc
    SLICE_X28Y76         FDRE                                         r  pwmCnt_reg[7]/C
                         clock pessimism              0.575     9.021    
                         clock uncertainty           -0.288     8.733    
    SLICE_X28Y76         FDRE (Setup_fdre_C_R)       -0.429     8.304    pwmCnt_reg[7]
  -------------------------------------------------------------------
                         required time                          8.304    
                         arrival time                          -2.017    
  -------------------------------------------------------------------
                         slack                                  6.287    

Slack (MET) :             6.337ns  (required time - arrival time)
  Source:                 pwmCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0 rise@10.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.927ns  (logic 0.704ns (24.050%)  route 2.223ns (75.950%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.534    -0.959    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  pwmCnt_reg[2]/Q
                         net (fo=4, routed)           1.096     0.592    pwmCnt_reg[2]
    SLICE_X29Y74         LUT6 (Prop_lut6_I2_O)        0.124     0.716 r  pwmCnt[0]_i_3/O
                         net (fo=1, routed)           0.574     1.291    pwmCnt[0]_i_3_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I2_O)        0.124     1.415 r  pwmCnt[0]_i_1/O
                         net (fo=12, routed)          0.553     1.968    clear
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.346 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.933    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.423     8.447    clk_adc
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[10]/C
                         clock pessimism              0.575     9.022    
                         clock uncertainty           -0.288     8.734    
    SLICE_X28Y77         FDRE (Setup_fdre_C_R)       -0.429     8.305    pwmCnt_reg[10]
  -------------------------------------------------------------------
                         required time                          8.305    
                         arrival time                          -1.968    
  -------------------------------------------------------------------
                         slack                                  6.337    

Slack (MET) :             6.337ns  (required time - arrival time)
  Source:                 pwmCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0 rise@10.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.927ns  (logic 0.704ns (24.050%)  route 2.223ns (75.950%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.534    -0.959    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  pwmCnt_reg[2]/Q
                         net (fo=4, routed)           1.096     0.592    pwmCnt_reg[2]
    SLICE_X29Y74         LUT6 (Prop_lut6_I2_O)        0.124     0.716 r  pwmCnt[0]_i_3/O
                         net (fo=1, routed)           0.574     1.291    pwmCnt[0]_i_3_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I2_O)        0.124     1.415 r  pwmCnt[0]_i_1/O
                         net (fo=12, routed)          0.553     1.968    clear
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.346 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.933    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.423     8.447    clk_adc
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[11]/C
                         clock pessimism              0.575     9.022    
                         clock uncertainty           -0.288     8.734    
    SLICE_X28Y77         FDRE (Setup_fdre_C_R)       -0.429     8.305    pwmCnt_reg[11]
  -------------------------------------------------------------------
                         required time                          8.305    
                         arrival time                          -1.968    
  -------------------------------------------------------------------
                         slack                                  6.337    

Slack (MET) :             6.337ns  (required time - arrival time)
  Source:                 pwmCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0 rise@10.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.927ns  (logic 0.704ns (24.050%)  route 2.223ns (75.950%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.534    -0.959    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  pwmCnt_reg[2]/Q
                         net (fo=4, routed)           1.096     0.592    pwmCnt_reg[2]
    SLICE_X29Y74         LUT6 (Prop_lut6_I2_O)        0.124     0.716 r  pwmCnt[0]_i_3/O
                         net (fo=1, routed)           0.574     1.291    pwmCnt[0]_i_3_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I2_O)        0.124     1.415 r  pwmCnt[0]_i_1/O
                         net (fo=12, routed)          0.553     1.968    clear
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.346 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.933    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.423     8.447    clk_adc
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[8]/C
                         clock pessimism              0.575     9.022    
                         clock uncertainty           -0.288     8.734    
    SLICE_X28Y77         FDRE (Setup_fdre_C_R)       -0.429     8.305    pwmCnt_reg[8]
  -------------------------------------------------------------------
                         required time                          8.305    
                         arrival time                          -1.968    
  -------------------------------------------------------------------
                         slack                                  6.337    

Slack (MET) :             6.337ns  (required time - arrival time)
  Source:                 pwmCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0 rise@10.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.927ns  (logic 0.704ns (24.050%)  route 2.223ns (75.950%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.534    -0.959    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  pwmCnt_reg[2]/Q
                         net (fo=4, routed)           1.096     0.592    pwmCnt_reg[2]
    SLICE_X29Y74         LUT6 (Prop_lut6_I2_O)        0.124     0.716 r  pwmCnt[0]_i_3/O
                         net (fo=1, routed)           0.574     1.291    pwmCnt[0]_i_3_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I2_O)        0.124     1.415 r  pwmCnt[0]_i_1/O
                         net (fo=12, routed)          0.553     1.968    clear
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.346 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.933    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.423     8.447    clk_adc
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[9]/C
                         clock pessimism              0.575     9.022    
                         clock uncertainty           -0.288     8.734    
    SLICE_X28Y77         FDRE (Setup_fdre_C_R)       -0.429     8.305    pwmCnt_reg[9]
  -------------------------------------------------------------------
                         required time                          8.305    
                         arrival time                          -1.968    
  -------------------------------------------------------------------
                         slack                                  6.337    

Slack (MET) :             6.394ns  (required time - arrival time)
  Source:                 pwmCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0 rise@10.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 0.704ns (24.366%)  route 2.185ns (75.634%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.534    -0.959    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  pwmCnt_reg[2]/Q
                         net (fo=4, routed)           1.096     0.592    pwmCnt_reg[2]
    SLICE_X29Y74         LUT6 (Prop_lut6_I2_O)        0.124     0.716 r  pwmCnt[0]_i_3/O
                         net (fo=1, routed)           0.574     1.291    pwmCnt[0]_i_3_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I2_O)        0.124     1.415 r  pwmCnt[0]_i_1/O
                         net (fo=12, routed)          0.515     1.930    clear
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.346 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.933    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.420     8.444    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[0]/C
                         clock pessimism              0.597     9.041    
                         clock uncertainty           -0.288     8.753    
    SLICE_X28Y75         FDRE (Setup_fdre_C_R)       -0.429     8.324    pwmCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.324    
                         arrival time                          -1.930    
  -------------------------------------------------------------------
                         slack                                  6.394    

Slack (MET) :             6.394ns  (required time - arrival time)
  Source:                 pwmCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0 rise@10.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 0.704ns (24.366%)  route 2.185ns (75.634%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.534    -0.959    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  pwmCnt_reg[2]/Q
                         net (fo=4, routed)           1.096     0.592    pwmCnt_reg[2]
    SLICE_X29Y74         LUT6 (Prop_lut6_I2_O)        0.124     0.716 r  pwmCnt[0]_i_3/O
                         net (fo=1, routed)           0.574     1.291    pwmCnt[0]_i_3_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I2_O)        0.124     1.415 r  pwmCnt[0]_i_1/O
                         net (fo=12, routed)          0.515     1.930    clear
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.346 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.933    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.420     8.444    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[1]/C
                         clock pessimism              0.597     9.041    
                         clock uncertainty           -0.288     8.753    
    SLICE_X28Y75         FDRE (Setup_fdre_C_R)       -0.429     8.324    pwmCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.324    
                         arrival time                          -1.930    
  -------------------------------------------------------------------
                         slack                                  6.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 pwmCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0 rise@0.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.548    -0.616    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.475 f  pwmCnt_reg[0]/Q
                         net (fo=3, routed)           0.184    -0.291    pwmCnt_reg[0]
    SLICE_X28Y75         LUT1 (Prop_lut1_I0_O)        0.045    -0.246 r  pwmCnt[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.246    pwmCnt[0]_i_4_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.176 r  pwmCnt_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.176    pwmCnt_reg[0]_i_2_n_7
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.815    -0.856    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[0]/C
                         clock pessimism              0.240    -0.616    
                         clock uncertainty            0.288    -0.328    
    SLICE_X28Y75         FDRE (Hold_fdre_C_D)         0.105    -0.223    pwmCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 pwmCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0 rise@0.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.292ns (61.383%)  route 0.184ns (38.617%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.548    -0.616    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.475 f  pwmCnt_reg[0]/Q
                         net (fo=3, routed)           0.184    -0.291    pwmCnt_reg[0]
    SLICE_X28Y75         LUT1 (Prop_lut1_I0_O)        0.045    -0.246 r  pwmCnt[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.246    pwmCnt[0]_i_4_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106    -0.140 r  pwmCnt_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.140    pwmCnt_reg[0]_i_2_n_6
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.815    -0.856    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[1]/C
                         clock pessimism              0.240    -0.616    
                         clock uncertainty            0.288    -0.328    
    SLICE_X28Y75         FDRE (Hold_fdre_C_D)         0.105    -0.223    pwmCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 pwmCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0 rise@0.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.256ns (53.106%)  route 0.226ns (46.894%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.551    -0.613    clk_adc
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  pwmCnt_reg[8]/Q
                         net (fo=4, routed)           0.226    -0.246    pwmCnt_reg[8]
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.131 r  pwmCnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.131    pwmCnt_reg[8]_i_1_n_7
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.817    -0.853    clk_adc
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[8]/C
                         clock pessimism              0.240    -0.613    
                         clock uncertainty            0.288    -0.325    
    SLICE_X28Y77         FDRE (Hold_fdre_C_D)         0.105    -0.220    pwmCnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 pwmCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0 rise@0.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.332ns (64.378%)  route 0.184ns (35.622%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.548    -0.616    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.475 f  pwmCnt_reg[0]/Q
                         net (fo=3, routed)           0.184    -0.291    pwmCnt_reg[0]
    SLICE_X28Y75         LUT1 (Prop_lut1_I0_O)        0.045    -0.246 r  pwmCnt[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.246    pwmCnt[0]_i_4_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146    -0.100 r  pwmCnt_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.100    pwmCnt_reg[0]_i_2_n_5
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.815    -0.856    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[2]/C
                         clock pessimism              0.240    -0.616    
                         clock uncertainty            0.288    -0.328    
    SLICE_X28Y75         FDRE (Hold_fdre_C_D)         0.105    -0.223    pwmCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 pwmCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0 rise@0.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.292ns (56.365%)  route 0.226ns (43.635%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.551    -0.613    clk_adc
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  pwmCnt_reg[8]/Q
                         net (fo=4, routed)           0.226    -0.246    pwmCnt_reg[8]
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.095 r  pwmCnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.095    pwmCnt_reg[8]_i_1_n_6
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.817    -0.853    clk_adc
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[9]/C
                         clock pessimism              0.240    -0.613    
                         clock uncertainty            0.288    -0.325    
    SLICE_X28Y77         FDRE (Hold_fdre_C_D)         0.105    -0.220    pwmCnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 pwmCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0 rise@0.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.352ns (65.708%)  route 0.184ns (34.292%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.548    -0.616    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.475 f  pwmCnt_reg[0]/Q
                         net (fo=3, routed)           0.184    -0.291    pwmCnt_reg[0]
    SLICE_X28Y75         LUT1 (Prop_lut1_I0_O)        0.045    -0.246 r  pwmCnt[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.246    pwmCnt[0]_i_4_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166    -0.080 r  pwmCnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.080    pwmCnt_reg[0]_i_2_n_4
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.815    -0.856    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[3]/C
                         clock pessimism              0.240    -0.616    
                         clock uncertainty            0.288    -0.328    
    SLICE_X28Y75         FDRE (Hold_fdre_C_D)         0.105    -0.223    pwmCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 pwmCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0 rise@0.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.332ns (59.492%)  route 0.226ns (40.508%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.551    -0.613    clk_adc
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  pwmCnt_reg[8]/Q
                         net (fo=4, routed)           0.226    -0.246    pwmCnt_reg[8]
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.191    -0.055 r  pwmCnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.055    pwmCnt_reg[8]_i_1_n_5
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.817    -0.853    clk_adc
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[10]/C
                         clock pessimism              0.240    -0.613    
                         clock uncertainty            0.288    -0.325    
    SLICE_X28Y77         FDRE (Hold_fdre_C_D)         0.105    -0.220    pwmCnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 pwmCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0 rise@0.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.392ns (68.091%)  route 0.184ns (31.909%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.548    -0.616    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.475 f  pwmCnt_reg[0]/Q
                         net (fo=3, routed)           0.184    -0.291    pwmCnt_reg[0]
    SLICE_X28Y75         LUT1 (Prop_lut1_I0_O)        0.045    -0.246 r  pwmCnt[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.246    pwmCnt[0]_i_4_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.094 r  pwmCnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.094    pwmCnt_reg[0]_i_2_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.040 r  pwmCnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.040    pwmCnt_reg[4]_i_1_n_7
    SLICE_X28Y76         FDRE                                         r  pwmCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.816    -0.855    clk_adc
    SLICE_X28Y76         FDRE                                         r  pwmCnt_reg[4]/C
                         clock pessimism              0.253    -0.602    
                         clock uncertainty            0.288    -0.314    
    SLICE_X28Y76         FDRE (Hold_fdre_C_D)         0.105    -0.209    pwmCnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 pwmCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0 rise@0.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.403ns (68.689%)  route 0.184ns (31.311%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.548    -0.616    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.475 f  pwmCnt_reg[0]/Q
                         net (fo=3, routed)           0.184    -0.291    pwmCnt_reg[0]
    SLICE_X28Y75         LUT1 (Prop_lut1_I0_O)        0.045    -0.246 r  pwmCnt[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.246    pwmCnt[0]_i_4_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.094 r  pwmCnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.094    pwmCnt_reg[0]_i_2_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.029 r  pwmCnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.029    pwmCnt_reg[4]_i_1_n_5
    SLICE_X28Y76         FDRE                                         r  pwmCnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.816    -0.855    clk_adc
    SLICE_X28Y76         FDRE                                         r  pwmCnt_reg[6]/C
                         clock pessimism              0.253    -0.602    
                         clock uncertainty            0.288    -0.314    
    SLICE_X28Y76         FDRE (Hold_fdre_C_D)         0.105    -0.209    pwmCnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 pwmCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0 rise@0.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.352ns (60.894%)  route 0.226ns (39.106%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.551    -0.613    clk_adc
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  pwmCnt_reg[8]/Q
                         net (fo=4, routed)           0.226    -0.246    pwmCnt_reg[8]
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.211    -0.035 r  pwmCnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.035    pwmCnt_reg[8]_i_1_n_4
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.817    -0.853    clk_adc
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[11]/C
                         clock pessimism              0.240    -0.613    
                         clock uncertainty            0.288    -0.325    
    SLICE_X28Y77         FDRE (Hold_fdre_C_D)         0.105    -0.220    pwmCnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.185    





---------------------------------------------------------------------------------------------------
From Clock:  clk_adc_clk_wiz_0
  To Clock:  clk_adc_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.286ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.286ns  (required time - arrival time)
  Source:                 pwmCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0_1 rise@10.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 0.704ns (23.651%)  route 2.273ns (76.349%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.534    -0.959    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  pwmCnt_reg[2]/Q
                         net (fo=4, routed)           1.096     0.592    pwmCnt_reg[2]
    SLICE_X29Y74         LUT6 (Prop_lut6_I2_O)        0.124     0.716 r  pwmCnt[0]_i_3/O
                         net (fo=1, routed)           0.574     1.291    pwmCnt[0]_i_3_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I2_O)        0.124     1.415 r  pwmCnt[0]_i_1/O
                         net (fo=12, routed)          0.603     2.017    clear
    SLICE_X28Y76         FDRE                                         r  pwmCnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.346 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.933    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.422     8.445    clk_adc
    SLICE_X28Y76         FDRE                                         r  pwmCnt_reg[4]/C
                         clock pessimism              0.575     9.020    
                         clock uncertainty           -0.288     8.733    
    SLICE_X28Y76         FDRE (Setup_fdre_C_R)       -0.429     8.304    pwmCnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.304    
                         arrival time                          -2.017    
  -------------------------------------------------------------------
                         slack                                  6.286    

Slack (MET) :             6.286ns  (required time - arrival time)
  Source:                 pwmCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0_1 rise@10.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 0.704ns (23.651%)  route 2.273ns (76.349%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.534    -0.959    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  pwmCnt_reg[2]/Q
                         net (fo=4, routed)           1.096     0.592    pwmCnt_reg[2]
    SLICE_X29Y74         LUT6 (Prop_lut6_I2_O)        0.124     0.716 r  pwmCnt[0]_i_3/O
                         net (fo=1, routed)           0.574     1.291    pwmCnt[0]_i_3_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I2_O)        0.124     1.415 r  pwmCnt[0]_i_1/O
                         net (fo=12, routed)          0.603     2.017    clear
    SLICE_X28Y76         FDRE                                         r  pwmCnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.346 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.933    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.422     8.445    clk_adc
    SLICE_X28Y76         FDRE                                         r  pwmCnt_reg[5]/C
                         clock pessimism              0.575     9.020    
                         clock uncertainty           -0.288     8.733    
    SLICE_X28Y76         FDRE (Setup_fdre_C_R)       -0.429     8.304    pwmCnt_reg[5]
  -------------------------------------------------------------------
                         required time                          8.304    
                         arrival time                          -2.017    
  -------------------------------------------------------------------
                         slack                                  6.286    

Slack (MET) :             6.286ns  (required time - arrival time)
  Source:                 pwmCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0_1 rise@10.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 0.704ns (23.651%)  route 2.273ns (76.349%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.534    -0.959    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  pwmCnt_reg[2]/Q
                         net (fo=4, routed)           1.096     0.592    pwmCnt_reg[2]
    SLICE_X29Y74         LUT6 (Prop_lut6_I2_O)        0.124     0.716 r  pwmCnt[0]_i_3/O
                         net (fo=1, routed)           0.574     1.291    pwmCnt[0]_i_3_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I2_O)        0.124     1.415 r  pwmCnt[0]_i_1/O
                         net (fo=12, routed)          0.603     2.017    clear
    SLICE_X28Y76         FDRE                                         r  pwmCnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.346 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.933    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.422     8.445    clk_adc
    SLICE_X28Y76         FDRE                                         r  pwmCnt_reg[6]/C
                         clock pessimism              0.575     9.020    
                         clock uncertainty           -0.288     8.733    
    SLICE_X28Y76         FDRE (Setup_fdre_C_R)       -0.429     8.304    pwmCnt_reg[6]
  -------------------------------------------------------------------
                         required time                          8.304    
                         arrival time                          -2.017    
  -------------------------------------------------------------------
                         slack                                  6.286    

Slack (MET) :             6.286ns  (required time - arrival time)
  Source:                 pwmCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0_1 rise@10.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 0.704ns (23.651%)  route 2.273ns (76.349%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.534    -0.959    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  pwmCnt_reg[2]/Q
                         net (fo=4, routed)           1.096     0.592    pwmCnt_reg[2]
    SLICE_X29Y74         LUT6 (Prop_lut6_I2_O)        0.124     0.716 r  pwmCnt[0]_i_3/O
                         net (fo=1, routed)           0.574     1.291    pwmCnt[0]_i_3_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I2_O)        0.124     1.415 r  pwmCnt[0]_i_1/O
                         net (fo=12, routed)          0.603     2.017    clear
    SLICE_X28Y76         FDRE                                         r  pwmCnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.346 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.933    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.422     8.445    clk_adc
    SLICE_X28Y76         FDRE                                         r  pwmCnt_reg[7]/C
                         clock pessimism              0.575     9.020    
                         clock uncertainty           -0.288     8.733    
    SLICE_X28Y76         FDRE (Setup_fdre_C_R)       -0.429     8.304    pwmCnt_reg[7]
  -------------------------------------------------------------------
                         required time                          8.304    
                         arrival time                          -2.017    
  -------------------------------------------------------------------
                         slack                                  6.286    

Slack (MET) :             6.337ns  (required time - arrival time)
  Source:                 pwmCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0_1 rise@10.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.927ns  (logic 0.704ns (24.050%)  route 2.223ns (75.950%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.534    -0.959    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  pwmCnt_reg[2]/Q
                         net (fo=4, routed)           1.096     0.592    pwmCnt_reg[2]
    SLICE_X29Y74         LUT6 (Prop_lut6_I2_O)        0.124     0.716 r  pwmCnt[0]_i_3/O
                         net (fo=1, routed)           0.574     1.291    pwmCnt[0]_i_3_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I2_O)        0.124     1.415 r  pwmCnt[0]_i_1/O
                         net (fo=12, routed)          0.553     1.968    clear
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.346 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.933    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.423     8.446    clk_adc
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[10]/C
                         clock pessimism              0.575     9.021    
                         clock uncertainty           -0.288     8.734    
    SLICE_X28Y77         FDRE (Setup_fdre_C_R)       -0.429     8.305    pwmCnt_reg[10]
  -------------------------------------------------------------------
                         required time                          8.305    
                         arrival time                          -1.968    
  -------------------------------------------------------------------
                         slack                                  6.337    

Slack (MET) :             6.337ns  (required time - arrival time)
  Source:                 pwmCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0_1 rise@10.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.927ns  (logic 0.704ns (24.050%)  route 2.223ns (75.950%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.534    -0.959    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  pwmCnt_reg[2]/Q
                         net (fo=4, routed)           1.096     0.592    pwmCnt_reg[2]
    SLICE_X29Y74         LUT6 (Prop_lut6_I2_O)        0.124     0.716 r  pwmCnt[0]_i_3/O
                         net (fo=1, routed)           0.574     1.291    pwmCnt[0]_i_3_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I2_O)        0.124     1.415 r  pwmCnt[0]_i_1/O
                         net (fo=12, routed)          0.553     1.968    clear
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.346 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.933    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.423     8.446    clk_adc
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[11]/C
                         clock pessimism              0.575     9.021    
                         clock uncertainty           -0.288     8.734    
    SLICE_X28Y77         FDRE (Setup_fdre_C_R)       -0.429     8.305    pwmCnt_reg[11]
  -------------------------------------------------------------------
                         required time                          8.305    
                         arrival time                          -1.968    
  -------------------------------------------------------------------
                         slack                                  6.337    

Slack (MET) :             6.337ns  (required time - arrival time)
  Source:                 pwmCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0_1 rise@10.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.927ns  (logic 0.704ns (24.050%)  route 2.223ns (75.950%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.534    -0.959    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  pwmCnt_reg[2]/Q
                         net (fo=4, routed)           1.096     0.592    pwmCnt_reg[2]
    SLICE_X29Y74         LUT6 (Prop_lut6_I2_O)        0.124     0.716 r  pwmCnt[0]_i_3/O
                         net (fo=1, routed)           0.574     1.291    pwmCnt[0]_i_3_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I2_O)        0.124     1.415 r  pwmCnt[0]_i_1/O
                         net (fo=12, routed)          0.553     1.968    clear
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.346 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.933    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.423     8.446    clk_adc
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[8]/C
                         clock pessimism              0.575     9.021    
                         clock uncertainty           -0.288     8.734    
    SLICE_X28Y77         FDRE (Setup_fdre_C_R)       -0.429     8.305    pwmCnt_reg[8]
  -------------------------------------------------------------------
                         required time                          8.305    
                         arrival time                          -1.968    
  -------------------------------------------------------------------
                         slack                                  6.337    

Slack (MET) :             6.337ns  (required time - arrival time)
  Source:                 pwmCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0_1 rise@10.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.927ns  (logic 0.704ns (24.050%)  route 2.223ns (75.950%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.534    -0.959    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  pwmCnt_reg[2]/Q
                         net (fo=4, routed)           1.096     0.592    pwmCnt_reg[2]
    SLICE_X29Y74         LUT6 (Prop_lut6_I2_O)        0.124     0.716 r  pwmCnt[0]_i_3/O
                         net (fo=1, routed)           0.574     1.291    pwmCnt[0]_i_3_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I2_O)        0.124     1.415 r  pwmCnt[0]_i_1/O
                         net (fo=12, routed)          0.553     1.968    clear
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.346 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.933    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.423     8.446    clk_adc
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[9]/C
                         clock pessimism              0.575     9.021    
                         clock uncertainty           -0.288     8.734    
    SLICE_X28Y77         FDRE (Setup_fdre_C_R)       -0.429     8.305    pwmCnt_reg[9]
  -------------------------------------------------------------------
                         required time                          8.305    
                         arrival time                          -1.968    
  -------------------------------------------------------------------
                         slack                                  6.337    

Slack (MET) :             6.394ns  (required time - arrival time)
  Source:                 pwmCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0_1 rise@10.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 0.704ns (24.366%)  route 2.185ns (75.634%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.534    -0.959    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  pwmCnt_reg[2]/Q
                         net (fo=4, routed)           1.096     0.592    pwmCnt_reg[2]
    SLICE_X29Y74         LUT6 (Prop_lut6_I2_O)        0.124     0.716 r  pwmCnt[0]_i_3/O
                         net (fo=1, routed)           0.574     1.291    pwmCnt[0]_i_3_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I2_O)        0.124     1.415 r  pwmCnt[0]_i_1/O
                         net (fo=12, routed)          0.515     1.930    clear
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.346 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.933    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.420     8.443    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[0]/C
                         clock pessimism              0.597     9.040    
                         clock uncertainty           -0.288     8.753    
    SLICE_X28Y75         FDRE (Setup_fdre_C_R)       -0.429     8.324    pwmCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.324    
                         arrival time                          -1.930    
  -------------------------------------------------------------------
                         slack                                  6.394    

Slack (MET) :             6.394ns  (required time - arrival time)
  Source:                 pwmCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0_1 rise@10.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 0.704ns (24.366%)  route 2.185ns (75.634%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.534    -0.959    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  pwmCnt_reg[2]/Q
                         net (fo=4, routed)           1.096     0.592    pwmCnt_reg[2]
    SLICE_X29Y74         LUT6 (Prop_lut6_I2_O)        0.124     0.716 r  pwmCnt[0]_i_3/O
                         net (fo=1, routed)           0.574     1.291    pwmCnt[0]_i_3_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I2_O)        0.124     1.415 r  pwmCnt[0]_i_1/O
                         net (fo=12, routed)          0.515     1.930    clear
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.346 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.933    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          1.420     8.443    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[1]/C
                         clock pessimism              0.597     9.040    
                         clock uncertainty           -0.288     8.753    
    SLICE_X28Y75         FDRE (Setup_fdre_C_R)       -0.429     8.324    pwmCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.324    
                         arrival time                          -1.930    
  -------------------------------------------------------------------
                         slack                                  6.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 pwmCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0_1 rise@0.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.548    -0.616    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.475 f  pwmCnt_reg[0]/Q
                         net (fo=3, routed)           0.184    -0.291    pwmCnt_reg[0]
    SLICE_X28Y75         LUT1 (Prop_lut1_I0_O)        0.045    -0.246 r  pwmCnt[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.246    pwmCnt[0]_i_4_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.176 r  pwmCnt_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.176    pwmCnt_reg[0]_i_2_n_7
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.815    -0.856    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[0]/C
                         clock pessimism              0.240    -0.616    
                         clock uncertainty            0.288    -0.328    
    SLICE_X28Y75         FDRE (Hold_fdre_C_D)         0.105    -0.223    pwmCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 pwmCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0_1 rise@0.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.292ns (61.383%)  route 0.184ns (38.617%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.548    -0.616    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.475 f  pwmCnt_reg[0]/Q
                         net (fo=3, routed)           0.184    -0.291    pwmCnt_reg[0]
    SLICE_X28Y75         LUT1 (Prop_lut1_I0_O)        0.045    -0.246 r  pwmCnt[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.246    pwmCnt[0]_i_4_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106    -0.140 r  pwmCnt_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.140    pwmCnt_reg[0]_i_2_n_6
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.815    -0.856    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[1]/C
                         clock pessimism              0.240    -0.616    
                         clock uncertainty            0.288    -0.328    
    SLICE_X28Y75         FDRE (Hold_fdre_C_D)         0.105    -0.223    pwmCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 pwmCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0_1 rise@0.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.256ns (53.106%)  route 0.226ns (46.894%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.551    -0.613    clk_adc
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  pwmCnt_reg[8]/Q
                         net (fo=4, routed)           0.226    -0.246    pwmCnt_reg[8]
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.131 r  pwmCnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.131    pwmCnt_reg[8]_i_1_n_7
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.817    -0.853    clk_adc
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[8]/C
                         clock pessimism              0.240    -0.613    
                         clock uncertainty            0.288    -0.325    
    SLICE_X28Y77         FDRE (Hold_fdre_C_D)         0.105    -0.220    pwmCnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 pwmCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0_1 rise@0.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.332ns (64.378%)  route 0.184ns (35.622%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.548    -0.616    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.475 f  pwmCnt_reg[0]/Q
                         net (fo=3, routed)           0.184    -0.291    pwmCnt_reg[0]
    SLICE_X28Y75         LUT1 (Prop_lut1_I0_O)        0.045    -0.246 r  pwmCnt[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.246    pwmCnt[0]_i_4_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146    -0.100 r  pwmCnt_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.100    pwmCnt_reg[0]_i_2_n_5
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.815    -0.856    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[2]/C
                         clock pessimism              0.240    -0.616    
                         clock uncertainty            0.288    -0.328    
    SLICE_X28Y75         FDRE (Hold_fdre_C_D)         0.105    -0.223    pwmCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 pwmCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0_1 rise@0.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.292ns (56.365%)  route 0.226ns (43.635%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.551    -0.613    clk_adc
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  pwmCnt_reg[8]/Q
                         net (fo=4, routed)           0.226    -0.246    pwmCnt_reg[8]
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.095 r  pwmCnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.095    pwmCnt_reg[8]_i_1_n_6
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.817    -0.853    clk_adc
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[9]/C
                         clock pessimism              0.240    -0.613    
                         clock uncertainty            0.288    -0.325    
    SLICE_X28Y77         FDRE (Hold_fdre_C_D)         0.105    -0.220    pwmCnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 pwmCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0_1 rise@0.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.352ns (65.708%)  route 0.184ns (34.292%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.548    -0.616    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.475 f  pwmCnt_reg[0]/Q
                         net (fo=3, routed)           0.184    -0.291    pwmCnt_reg[0]
    SLICE_X28Y75         LUT1 (Prop_lut1_I0_O)        0.045    -0.246 r  pwmCnt[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.246    pwmCnt[0]_i_4_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166    -0.080 r  pwmCnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.080    pwmCnt_reg[0]_i_2_n_4
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.815    -0.856    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[3]/C
                         clock pessimism              0.240    -0.616    
                         clock uncertainty            0.288    -0.328    
    SLICE_X28Y75         FDRE (Hold_fdre_C_D)         0.105    -0.223    pwmCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 pwmCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0_1 rise@0.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.332ns (59.492%)  route 0.226ns (40.508%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.551    -0.613    clk_adc
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  pwmCnt_reg[8]/Q
                         net (fo=4, routed)           0.226    -0.246    pwmCnt_reg[8]
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.191    -0.055 r  pwmCnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.055    pwmCnt_reg[8]_i_1_n_5
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.817    -0.853    clk_adc
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[10]/C
                         clock pessimism              0.240    -0.613    
                         clock uncertainty            0.288    -0.325    
    SLICE_X28Y77         FDRE (Hold_fdre_C_D)         0.105    -0.220    pwmCnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 pwmCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0_1 rise@0.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.392ns (68.091%)  route 0.184ns (31.909%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.548    -0.616    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.475 f  pwmCnt_reg[0]/Q
                         net (fo=3, routed)           0.184    -0.291    pwmCnt_reg[0]
    SLICE_X28Y75         LUT1 (Prop_lut1_I0_O)        0.045    -0.246 r  pwmCnt[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.246    pwmCnt[0]_i_4_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.094 r  pwmCnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.094    pwmCnt_reg[0]_i_2_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.040 r  pwmCnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.040    pwmCnt_reg[4]_i_1_n_7
    SLICE_X28Y76         FDRE                                         r  pwmCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.816    -0.855    clk_adc
    SLICE_X28Y76         FDRE                                         r  pwmCnt_reg[4]/C
                         clock pessimism              0.253    -0.602    
                         clock uncertainty            0.288    -0.314    
    SLICE_X28Y76         FDRE (Hold_fdre_C_D)         0.105    -0.209    pwmCnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 pwmCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0_1 rise@0.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.403ns (68.689%)  route 0.184ns (31.311%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.548    -0.616    clk_adc
    SLICE_X28Y75         FDRE                                         r  pwmCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.475 f  pwmCnt_reg[0]/Q
                         net (fo=3, routed)           0.184    -0.291    pwmCnt_reg[0]
    SLICE_X28Y75         LUT1 (Prop_lut1_I0_O)        0.045    -0.246 r  pwmCnt[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.246    pwmCnt[0]_i_4_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.094 r  pwmCnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.094    pwmCnt_reg[0]_i_2_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.029 r  pwmCnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.029    pwmCnt_reg[4]_i_1_n_5
    SLICE_X28Y76         FDRE                                         r  pwmCnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.816    -0.855    clk_adc
    SLICE_X28Y76         FDRE                                         r  pwmCnt_reg[6]/C
                         clock pessimism              0.253    -0.602    
                         clock uncertainty            0.288    -0.314    
    SLICE_X28Y76         FDRE (Hold_fdre_C_D)         0.105    -0.209    pwmCnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 pwmCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0_1 rise@0.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.352ns (60.894%)  route 0.226ns (39.106%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.551    -0.613    clk_adc
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  pwmCnt_reg[8]/Q
                         net (fo=4, routed)           0.226    -0.246    pwmCnt_reg[8]
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.211    -0.035 r  pwmCnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.035    pwmCnt_reg[8]_i_1_n_4
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_pll/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_pll/inst/clk_adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, routed)          0.817    -0.853    clk_adc
    SLICE_X28Y77         FDRE                                         r  pwmCnt_reg[11]/C
                         clock pessimism              0.240    -0.613    
                         clock uncertainty            0.288    -0.325    
    SLICE_X28Y77         FDRE (Hold_fdre_C_D)         0.105    -0.220    pwmCnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.185    





