
Diplom_First_Step.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000081e8  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000798  080082f8  080082f8  000182f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008a90  08008a90  00020078  2**0
                  CONTENTS
  4 .ARM          00000000  08008a90  08008a90  00020078  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008a90  08008a90  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008a90  08008a90  00018a90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008a94  08008a94  00018a94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08008a98  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004584  20000078  08008b10  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000804  200045fc  08008b10  000245fc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d9bd  00000000  00000000  000200a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004101  00000000  00000000  0003da5e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001650  00000000  00000000  00041b60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000014c8  00000000  00000000  000431b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001bbef  00000000  00000000  00044678  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000197d3  00000000  00000000  00060267  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00097821  00000000  00000000  00079a3a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0011125b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006398  00000000  00000000  001112b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000078 	.word	0x20000078
 800012c:	00000000 	.word	0x00000000
 8000130:	080082e0 	.word	0x080082e0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000007c 	.word	0x2000007c
 800014c:	080082e0 	.word	0x080082e0

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_dmul>:
 8000160:	b570      	push	{r4, r5, r6, lr}
 8000162:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000166:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800016a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800016e:	bf1d      	ittte	ne
 8000170:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000174:	ea94 0f0c 	teqne	r4, ip
 8000178:	ea95 0f0c 	teqne	r5, ip
 800017c:	f000 f8de 	bleq	800033c <__aeabi_dmul+0x1dc>
 8000180:	442c      	add	r4, r5
 8000182:	ea81 0603 	eor.w	r6, r1, r3
 8000186:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800018a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800018e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000192:	bf18      	it	ne
 8000194:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000198:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800019c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80001a0:	d038      	beq.n	8000214 <__aeabi_dmul+0xb4>
 80001a2:	fba0 ce02 	umull	ip, lr, r0, r2
 80001a6:	f04f 0500 	mov.w	r5, #0
 80001aa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80001ae:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80001b2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80001b6:	f04f 0600 	mov.w	r6, #0
 80001ba:	fbe1 5603 	umlal	r5, r6, r1, r3
 80001be:	f09c 0f00 	teq	ip, #0
 80001c2:	bf18      	it	ne
 80001c4:	f04e 0e01 	orrne.w	lr, lr, #1
 80001c8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80001cc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80001d0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80001d4:	d204      	bcs.n	80001e0 <__aeabi_dmul+0x80>
 80001d6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80001da:	416d      	adcs	r5, r5
 80001dc:	eb46 0606 	adc.w	r6, r6, r6
 80001e0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80001e4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80001e8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80001ec:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80001f0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80001f4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80001f8:	bf88      	it	hi
 80001fa:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80001fe:	d81e      	bhi.n	800023e <__aeabi_dmul+0xde>
 8000200:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000204:	bf08      	it	eq
 8000206:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800020a:	f150 0000 	adcs.w	r0, r0, #0
 800020e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000212:	bd70      	pop	{r4, r5, r6, pc}
 8000214:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000218:	ea46 0101 	orr.w	r1, r6, r1
 800021c:	ea40 0002 	orr.w	r0, r0, r2
 8000220:	ea81 0103 	eor.w	r1, r1, r3
 8000224:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000228:	bfc2      	ittt	gt
 800022a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800022e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000232:	bd70      	popgt	{r4, r5, r6, pc}
 8000234:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000238:	f04f 0e00 	mov.w	lr, #0
 800023c:	3c01      	subs	r4, #1
 800023e:	f300 80ab 	bgt.w	8000398 <__aeabi_dmul+0x238>
 8000242:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000246:	bfde      	ittt	le
 8000248:	2000      	movle	r0, #0
 800024a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800024e:	bd70      	pople	{r4, r5, r6, pc}
 8000250:	f1c4 0400 	rsb	r4, r4, #0
 8000254:	3c20      	subs	r4, #32
 8000256:	da35      	bge.n	80002c4 <__aeabi_dmul+0x164>
 8000258:	340c      	adds	r4, #12
 800025a:	dc1b      	bgt.n	8000294 <__aeabi_dmul+0x134>
 800025c:	f104 0414 	add.w	r4, r4, #20
 8000260:	f1c4 0520 	rsb	r5, r4, #32
 8000264:	fa00 f305 	lsl.w	r3, r0, r5
 8000268:	fa20 f004 	lsr.w	r0, r0, r4
 800026c:	fa01 f205 	lsl.w	r2, r1, r5
 8000270:	ea40 0002 	orr.w	r0, r0, r2
 8000274:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000278:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800027c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000280:	fa21 f604 	lsr.w	r6, r1, r4
 8000284:	eb42 0106 	adc.w	r1, r2, r6
 8000288:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800028c:	bf08      	it	eq
 800028e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000292:	bd70      	pop	{r4, r5, r6, pc}
 8000294:	f1c4 040c 	rsb	r4, r4, #12
 8000298:	f1c4 0520 	rsb	r5, r4, #32
 800029c:	fa00 f304 	lsl.w	r3, r0, r4
 80002a0:	fa20 f005 	lsr.w	r0, r0, r5
 80002a4:	fa01 f204 	lsl.w	r2, r1, r4
 80002a8:	ea40 0002 	orr.w	r0, r0, r2
 80002ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80002b0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002b4:	f141 0100 	adc.w	r1, r1, #0
 80002b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002bc:	bf08      	it	eq
 80002be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002c2:	bd70      	pop	{r4, r5, r6, pc}
 80002c4:	f1c4 0520 	rsb	r5, r4, #32
 80002c8:	fa00 f205 	lsl.w	r2, r0, r5
 80002cc:	ea4e 0e02 	orr.w	lr, lr, r2
 80002d0:	fa20 f304 	lsr.w	r3, r0, r4
 80002d4:	fa01 f205 	lsl.w	r2, r1, r5
 80002d8:	ea43 0302 	orr.w	r3, r3, r2
 80002dc:	fa21 f004 	lsr.w	r0, r1, r4
 80002e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80002e4:	fa21 f204 	lsr.w	r2, r1, r4
 80002e8:	ea20 0002 	bic.w	r0, r0, r2
 80002ec:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80002f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002f4:	bf08      	it	eq
 80002f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002fa:	bd70      	pop	{r4, r5, r6, pc}
 80002fc:	f094 0f00 	teq	r4, #0
 8000300:	d10f      	bne.n	8000322 <__aeabi_dmul+0x1c2>
 8000302:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000306:	0040      	lsls	r0, r0, #1
 8000308:	eb41 0101 	adc.w	r1, r1, r1
 800030c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000310:	bf08      	it	eq
 8000312:	3c01      	subeq	r4, #1
 8000314:	d0f7      	beq.n	8000306 <__aeabi_dmul+0x1a6>
 8000316:	ea41 0106 	orr.w	r1, r1, r6
 800031a:	f095 0f00 	teq	r5, #0
 800031e:	bf18      	it	ne
 8000320:	4770      	bxne	lr
 8000322:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000326:	0052      	lsls	r2, r2, #1
 8000328:	eb43 0303 	adc.w	r3, r3, r3
 800032c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000330:	bf08      	it	eq
 8000332:	3d01      	subeq	r5, #1
 8000334:	d0f7      	beq.n	8000326 <__aeabi_dmul+0x1c6>
 8000336:	ea43 0306 	orr.w	r3, r3, r6
 800033a:	4770      	bx	lr
 800033c:	ea94 0f0c 	teq	r4, ip
 8000340:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000344:	bf18      	it	ne
 8000346:	ea95 0f0c 	teqne	r5, ip
 800034a:	d00c      	beq.n	8000366 <__aeabi_dmul+0x206>
 800034c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000350:	bf18      	it	ne
 8000352:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000356:	d1d1      	bne.n	80002fc <__aeabi_dmul+0x19c>
 8000358:	ea81 0103 	eor.w	r1, r1, r3
 800035c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000360:	f04f 0000 	mov.w	r0, #0
 8000364:	bd70      	pop	{r4, r5, r6, pc}
 8000366:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800036a:	bf06      	itte	eq
 800036c:	4610      	moveq	r0, r2
 800036e:	4619      	moveq	r1, r3
 8000370:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000374:	d019      	beq.n	80003aa <__aeabi_dmul+0x24a>
 8000376:	ea94 0f0c 	teq	r4, ip
 800037a:	d102      	bne.n	8000382 <__aeabi_dmul+0x222>
 800037c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000380:	d113      	bne.n	80003aa <__aeabi_dmul+0x24a>
 8000382:	ea95 0f0c 	teq	r5, ip
 8000386:	d105      	bne.n	8000394 <__aeabi_dmul+0x234>
 8000388:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800038c:	bf1c      	itt	ne
 800038e:	4610      	movne	r0, r2
 8000390:	4619      	movne	r1, r3
 8000392:	d10a      	bne.n	80003aa <__aeabi_dmul+0x24a>
 8000394:	ea81 0103 	eor.w	r1, r1, r3
 8000398:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800039c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd70      	pop	{r4, r5, r6, pc}
 80003aa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80003ae:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80003b2:	bd70      	pop	{r4, r5, r6, pc}

080003b4 <__aeabi_fmul>:
 80003b4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80003b8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80003bc:	bf1e      	ittt	ne
 80003be:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80003c2:	ea92 0f0c 	teqne	r2, ip
 80003c6:	ea93 0f0c 	teqne	r3, ip
 80003ca:	d06f      	beq.n	80004ac <__aeabi_fmul+0xf8>
 80003cc:	441a      	add	r2, r3
 80003ce:	ea80 0c01 	eor.w	ip, r0, r1
 80003d2:	0240      	lsls	r0, r0, #9
 80003d4:	bf18      	it	ne
 80003d6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80003da:	d01e      	beq.n	800041a <__aeabi_fmul+0x66>
 80003dc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80003e0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80003e4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80003e8:	fba0 3101 	umull	r3, r1, r0, r1
 80003ec:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80003f0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80003f4:	bf3e      	ittt	cc
 80003f6:	0049      	lslcc	r1, r1, #1
 80003f8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003fc:	005b      	lslcc	r3, r3, #1
 80003fe:	ea40 0001 	orr.w	r0, r0, r1
 8000402:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000406:	2afd      	cmp	r2, #253	; 0xfd
 8000408:	d81d      	bhi.n	8000446 <__aeabi_fmul+0x92>
 800040a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800040e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000412:	bf08      	it	eq
 8000414:	f020 0001 	biceq.w	r0, r0, #1
 8000418:	4770      	bx	lr
 800041a:	f090 0f00 	teq	r0, #0
 800041e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000422:	bf08      	it	eq
 8000424:	0249      	lsleq	r1, r1, #9
 8000426:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800042a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 800042e:	3a7f      	subs	r2, #127	; 0x7f
 8000430:	bfc2      	ittt	gt
 8000432:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000436:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800043a:	4770      	bxgt	lr
 800043c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000440:	f04f 0300 	mov.w	r3, #0
 8000444:	3a01      	subs	r2, #1
 8000446:	dc5d      	bgt.n	8000504 <__aeabi_fmul+0x150>
 8000448:	f112 0f19 	cmn.w	r2, #25
 800044c:	bfdc      	itt	le
 800044e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000452:	4770      	bxle	lr
 8000454:	f1c2 0200 	rsb	r2, r2, #0
 8000458:	0041      	lsls	r1, r0, #1
 800045a:	fa21 f102 	lsr.w	r1, r1, r2
 800045e:	f1c2 0220 	rsb	r2, r2, #32
 8000462:	fa00 fc02 	lsl.w	ip, r0, r2
 8000466:	ea5f 0031 	movs.w	r0, r1, rrx
 800046a:	f140 0000 	adc.w	r0, r0, #0
 800046e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000472:	bf08      	it	eq
 8000474:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000478:	4770      	bx	lr
 800047a:	f092 0f00 	teq	r2, #0
 800047e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000482:	bf02      	ittt	eq
 8000484:	0040      	lsleq	r0, r0, #1
 8000486:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800048a:	3a01      	subeq	r2, #1
 800048c:	d0f9      	beq.n	8000482 <__aeabi_fmul+0xce>
 800048e:	ea40 000c 	orr.w	r0, r0, ip
 8000492:	f093 0f00 	teq	r3, #0
 8000496:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800049a:	bf02      	ittt	eq
 800049c:	0049      	lsleq	r1, r1, #1
 800049e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80004a2:	3b01      	subeq	r3, #1
 80004a4:	d0f9      	beq.n	800049a <__aeabi_fmul+0xe6>
 80004a6:	ea41 010c 	orr.w	r1, r1, ip
 80004aa:	e78f      	b.n	80003cc <__aeabi_fmul+0x18>
 80004ac:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80004b0:	ea92 0f0c 	teq	r2, ip
 80004b4:	bf18      	it	ne
 80004b6:	ea93 0f0c 	teqne	r3, ip
 80004ba:	d00a      	beq.n	80004d2 <__aeabi_fmul+0x11e>
 80004bc:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80004c0:	bf18      	it	ne
 80004c2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80004c6:	d1d8      	bne.n	800047a <__aeabi_fmul+0xc6>
 80004c8:	ea80 0001 	eor.w	r0, r0, r1
 80004cc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80004d0:	4770      	bx	lr
 80004d2:	f090 0f00 	teq	r0, #0
 80004d6:	bf17      	itett	ne
 80004d8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 80004dc:	4608      	moveq	r0, r1
 80004de:	f091 0f00 	teqne	r1, #0
 80004e2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 80004e6:	d014      	beq.n	8000512 <__aeabi_fmul+0x15e>
 80004e8:	ea92 0f0c 	teq	r2, ip
 80004ec:	d101      	bne.n	80004f2 <__aeabi_fmul+0x13e>
 80004ee:	0242      	lsls	r2, r0, #9
 80004f0:	d10f      	bne.n	8000512 <__aeabi_fmul+0x15e>
 80004f2:	ea93 0f0c 	teq	r3, ip
 80004f6:	d103      	bne.n	8000500 <__aeabi_fmul+0x14c>
 80004f8:	024b      	lsls	r3, r1, #9
 80004fa:	bf18      	it	ne
 80004fc:	4608      	movne	r0, r1
 80004fe:	d108      	bne.n	8000512 <__aeabi_fmul+0x15e>
 8000500:	ea80 0001 	eor.w	r0, r0, r1
 8000504:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000508:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800050c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000510:	4770      	bx	lr
 8000512:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000516:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 800051a:	4770      	bx	lr

0800051c <__aeabi_drsub>:
 800051c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000520:	e002      	b.n	8000528 <__adddf3>
 8000522:	bf00      	nop

08000524 <__aeabi_dsub>:
 8000524:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000528 <__adddf3>:
 8000528:	b530      	push	{r4, r5, lr}
 800052a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800052e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000532:	ea94 0f05 	teq	r4, r5
 8000536:	bf08      	it	eq
 8000538:	ea90 0f02 	teqeq	r0, r2
 800053c:	bf1f      	itttt	ne
 800053e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000542:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000546:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800054a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800054e:	f000 80e2 	beq.w	8000716 <__adddf3+0x1ee>
 8000552:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000556:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800055a:	bfb8      	it	lt
 800055c:	426d      	neglt	r5, r5
 800055e:	dd0c      	ble.n	800057a <__adddf3+0x52>
 8000560:	442c      	add	r4, r5
 8000562:	ea80 0202 	eor.w	r2, r0, r2
 8000566:	ea81 0303 	eor.w	r3, r1, r3
 800056a:	ea82 0000 	eor.w	r0, r2, r0
 800056e:	ea83 0101 	eor.w	r1, r3, r1
 8000572:	ea80 0202 	eor.w	r2, r0, r2
 8000576:	ea81 0303 	eor.w	r3, r1, r3
 800057a:	2d36      	cmp	r5, #54	; 0x36
 800057c:	bf88      	it	hi
 800057e:	bd30      	pophi	{r4, r5, pc}
 8000580:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000584:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000588:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800058c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000590:	d002      	beq.n	8000598 <__adddf3+0x70>
 8000592:	4240      	negs	r0, r0
 8000594:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000598:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800059c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80005a0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80005a4:	d002      	beq.n	80005ac <__adddf3+0x84>
 80005a6:	4252      	negs	r2, r2
 80005a8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80005ac:	ea94 0f05 	teq	r4, r5
 80005b0:	f000 80a7 	beq.w	8000702 <__adddf3+0x1da>
 80005b4:	f1a4 0401 	sub.w	r4, r4, #1
 80005b8:	f1d5 0e20 	rsbs	lr, r5, #32
 80005bc:	db0d      	blt.n	80005da <__adddf3+0xb2>
 80005be:	fa02 fc0e 	lsl.w	ip, r2, lr
 80005c2:	fa22 f205 	lsr.w	r2, r2, r5
 80005c6:	1880      	adds	r0, r0, r2
 80005c8:	f141 0100 	adc.w	r1, r1, #0
 80005cc:	fa03 f20e 	lsl.w	r2, r3, lr
 80005d0:	1880      	adds	r0, r0, r2
 80005d2:	fa43 f305 	asr.w	r3, r3, r5
 80005d6:	4159      	adcs	r1, r3
 80005d8:	e00e      	b.n	80005f8 <__adddf3+0xd0>
 80005da:	f1a5 0520 	sub.w	r5, r5, #32
 80005de:	f10e 0e20 	add.w	lr, lr, #32
 80005e2:	2a01      	cmp	r2, #1
 80005e4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005e8:	bf28      	it	cs
 80005ea:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005ee:	fa43 f305 	asr.w	r3, r3, r5
 80005f2:	18c0      	adds	r0, r0, r3
 80005f4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005fc:	d507      	bpl.n	800060e <__adddf3+0xe6>
 80005fe:	f04f 0e00 	mov.w	lr, #0
 8000602:	f1dc 0c00 	rsbs	ip, ip, #0
 8000606:	eb7e 0000 	sbcs.w	r0, lr, r0
 800060a:	eb6e 0101 	sbc.w	r1, lr, r1
 800060e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000612:	d31b      	bcc.n	800064c <__adddf3+0x124>
 8000614:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000618:	d30c      	bcc.n	8000634 <__adddf3+0x10c>
 800061a:	0849      	lsrs	r1, r1, #1
 800061c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000620:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000624:	f104 0401 	add.w	r4, r4, #1
 8000628:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800062c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000630:	f080 809a 	bcs.w	8000768 <__adddf3+0x240>
 8000634:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000638:	bf08      	it	eq
 800063a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800063e:	f150 0000 	adcs.w	r0, r0, #0
 8000642:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000646:	ea41 0105 	orr.w	r1, r1, r5
 800064a:	bd30      	pop	{r4, r5, pc}
 800064c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000650:	4140      	adcs	r0, r0
 8000652:	eb41 0101 	adc.w	r1, r1, r1
 8000656:	3c01      	subs	r4, #1
 8000658:	bf28      	it	cs
 800065a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800065e:	d2e9      	bcs.n	8000634 <__adddf3+0x10c>
 8000660:	f091 0f00 	teq	r1, #0
 8000664:	bf04      	itt	eq
 8000666:	4601      	moveq	r1, r0
 8000668:	2000      	moveq	r0, #0
 800066a:	fab1 f381 	clz	r3, r1
 800066e:	bf08      	it	eq
 8000670:	3320      	addeq	r3, #32
 8000672:	f1a3 030b 	sub.w	r3, r3, #11
 8000676:	f1b3 0220 	subs.w	r2, r3, #32
 800067a:	da0c      	bge.n	8000696 <__adddf3+0x16e>
 800067c:	320c      	adds	r2, #12
 800067e:	dd08      	ble.n	8000692 <__adddf3+0x16a>
 8000680:	f102 0c14 	add.w	ip, r2, #20
 8000684:	f1c2 020c 	rsb	r2, r2, #12
 8000688:	fa01 f00c 	lsl.w	r0, r1, ip
 800068c:	fa21 f102 	lsr.w	r1, r1, r2
 8000690:	e00c      	b.n	80006ac <__adddf3+0x184>
 8000692:	f102 0214 	add.w	r2, r2, #20
 8000696:	bfd8      	it	le
 8000698:	f1c2 0c20 	rsble	ip, r2, #32
 800069c:	fa01 f102 	lsl.w	r1, r1, r2
 80006a0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80006a4:	bfdc      	itt	le
 80006a6:	ea41 010c 	orrle.w	r1, r1, ip
 80006aa:	4090      	lslle	r0, r2
 80006ac:	1ae4      	subs	r4, r4, r3
 80006ae:	bfa2      	ittt	ge
 80006b0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80006b4:	4329      	orrge	r1, r5
 80006b6:	bd30      	popge	{r4, r5, pc}
 80006b8:	ea6f 0404 	mvn.w	r4, r4
 80006bc:	3c1f      	subs	r4, #31
 80006be:	da1c      	bge.n	80006fa <__adddf3+0x1d2>
 80006c0:	340c      	adds	r4, #12
 80006c2:	dc0e      	bgt.n	80006e2 <__adddf3+0x1ba>
 80006c4:	f104 0414 	add.w	r4, r4, #20
 80006c8:	f1c4 0220 	rsb	r2, r4, #32
 80006cc:	fa20 f004 	lsr.w	r0, r0, r4
 80006d0:	fa01 f302 	lsl.w	r3, r1, r2
 80006d4:	ea40 0003 	orr.w	r0, r0, r3
 80006d8:	fa21 f304 	lsr.w	r3, r1, r4
 80006dc:	ea45 0103 	orr.w	r1, r5, r3
 80006e0:	bd30      	pop	{r4, r5, pc}
 80006e2:	f1c4 040c 	rsb	r4, r4, #12
 80006e6:	f1c4 0220 	rsb	r2, r4, #32
 80006ea:	fa20 f002 	lsr.w	r0, r0, r2
 80006ee:	fa01 f304 	lsl.w	r3, r1, r4
 80006f2:	ea40 0003 	orr.w	r0, r0, r3
 80006f6:	4629      	mov	r1, r5
 80006f8:	bd30      	pop	{r4, r5, pc}
 80006fa:	fa21 f004 	lsr.w	r0, r1, r4
 80006fe:	4629      	mov	r1, r5
 8000700:	bd30      	pop	{r4, r5, pc}
 8000702:	f094 0f00 	teq	r4, #0
 8000706:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800070a:	bf06      	itte	eq
 800070c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000710:	3401      	addeq	r4, #1
 8000712:	3d01      	subne	r5, #1
 8000714:	e74e      	b.n	80005b4 <__adddf3+0x8c>
 8000716:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800071a:	bf18      	it	ne
 800071c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000720:	d029      	beq.n	8000776 <__adddf3+0x24e>
 8000722:	ea94 0f05 	teq	r4, r5
 8000726:	bf08      	it	eq
 8000728:	ea90 0f02 	teqeq	r0, r2
 800072c:	d005      	beq.n	800073a <__adddf3+0x212>
 800072e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000732:	bf04      	itt	eq
 8000734:	4619      	moveq	r1, r3
 8000736:	4610      	moveq	r0, r2
 8000738:	bd30      	pop	{r4, r5, pc}
 800073a:	ea91 0f03 	teq	r1, r3
 800073e:	bf1e      	ittt	ne
 8000740:	2100      	movne	r1, #0
 8000742:	2000      	movne	r0, #0
 8000744:	bd30      	popne	{r4, r5, pc}
 8000746:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800074a:	d105      	bne.n	8000758 <__adddf3+0x230>
 800074c:	0040      	lsls	r0, r0, #1
 800074e:	4149      	adcs	r1, r1
 8000750:	bf28      	it	cs
 8000752:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000756:	bd30      	pop	{r4, r5, pc}
 8000758:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800075c:	bf3c      	itt	cc
 800075e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000762:	bd30      	popcc	{r4, r5, pc}
 8000764:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000768:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800076c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000770:	f04f 0000 	mov.w	r0, #0
 8000774:	bd30      	pop	{r4, r5, pc}
 8000776:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800077a:	bf1a      	itte	ne
 800077c:	4619      	movne	r1, r3
 800077e:	4610      	movne	r0, r2
 8000780:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000784:	bf1c      	itt	ne
 8000786:	460b      	movne	r3, r1
 8000788:	4602      	movne	r2, r0
 800078a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800078e:	bf06      	itte	eq
 8000790:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000794:	ea91 0f03 	teqeq	r1, r3
 8000798:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800079c:	bd30      	pop	{r4, r5, pc}
 800079e:	bf00      	nop

080007a0 <__aeabi_ui2d>:
 80007a0:	f090 0f00 	teq	r0, #0
 80007a4:	bf04      	itt	eq
 80007a6:	2100      	moveq	r1, #0
 80007a8:	4770      	bxeq	lr
 80007aa:	b530      	push	{r4, r5, lr}
 80007ac:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80007b0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80007b4:	f04f 0500 	mov.w	r5, #0
 80007b8:	f04f 0100 	mov.w	r1, #0
 80007bc:	e750      	b.n	8000660 <__adddf3+0x138>
 80007be:	bf00      	nop

080007c0 <__aeabi_i2d>:
 80007c0:	f090 0f00 	teq	r0, #0
 80007c4:	bf04      	itt	eq
 80007c6:	2100      	moveq	r1, #0
 80007c8:	4770      	bxeq	lr
 80007ca:	b530      	push	{r4, r5, lr}
 80007cc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80007d0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80007d4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80007d8:	bf48      	it	mi
 80007da:	4240      	negmi	r0, r0
 80007dc:	f04f 0100 	mov.w	r1, #0
 80007e0:	e73e      	b.n	8000660 <__adddf3+0x138>
 80007e2:	bf00      	nop

080007e4 <__aeabi_f2d>:
 80007e4:	0042      	lsls	r2, r0, #1
 80007e6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007ea:	ea4f 0131 	mov.w	r1, r1, rrx
 80007ee:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007f2:	bf1f      	itttt	ne
 80007f4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80007f8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80007fc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000800:	4770      	bxne	lr
 8000802:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000806:	bf08      	it	eq
 8000808:	4770      	bxeq	lr
 800080a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800080e:	bf04      	itt	eq
 8000810:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000814:	4770      	bxeq	lr
 8000816:	b530      	push	{r4, r5, lr}
 8000818:	f44f 7460 	mov.w	r4, #896	; 0x380
 800081c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000820:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000824:	e71c      	b.n	8000660 <__adddf3+0x138>
 8000826:	bf00      	nop

08000828 <__aeabi_ul2d>:
 8000828:	ea50 0201 	orrs.w	r2, r0, r1
 800082c:	bf08      	it	eq
 800082e:	4770      	bxeq	lr
 8000830:	b530      	push	{r4, r5, lr}
 8000832:	f04f 0500 	mov.w	r5, #0
 8000836:	e00a      	b.n	800084e <__aeabi_l2d+0x16>

08000838 <__aeabi_l2d>:
 8000838:	ea50 0201 	orrs.w	r2, r0, r1
 800083c:	bf08      	it	eq
 800083e:	4770      	bxeq	lr
 8000840:	b530      	push	{r4, r5, lr}
 8000842:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000846:	d502      	bpl.n	800084e <__aeabi_l2d+0x16>
 8000848:	4240      	negs	r0, r0
 800084a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800084e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000852:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000856:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800085a:	f43f aed8 	beq.w	800060e <__adddf3+0xe6>
 800085e:	f04f 0203 	mov.w	r2, #3
 8000862:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000866:	bf18      	it	ne
 8000868:	3203      	addne	r2, #3
 800086a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800086e:	bf18      	it	ne
 8000870:	3203      	addne	r2, #3
 8000872:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000876:	f1c2 0320 	rsb	r3, r2, #32
 800087a:	fa00 fc03 	lsl.w	ip, r0, r3
 800087e:	fa20 f002 	lsr.w	r0, r0, r2
 8000882:	fa01 fe03 	lsl.w	lr, r1, r3
 8000886:	ea40 000e 	orr.w	r0, r0, lr
 800088a:	fa21 f102 	lsr.w	r1, r1, r2
 800088e:	4414      	add	r4, r2
 8000890:	e6bd      	b.n	800060e <__adddf3+0xe6>
 8000892:	bf00      	nop

08000894 <__aeabi_d2f>:
 8000894:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000898:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 800089c:	bf24      	itt	cs
 800089e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80008a2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80008a6:	d90d      	bls.n	80008c4 <__aeabi_d2f+0x30>
 80008a8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80008ac:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80008b0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80008b4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80008b8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80008bc:	bf08      	it	eq
 80008be:	f020 0001 	biceq.w	r0, r0, #1
 80008c2:	4770      	bx	lr
 80008c4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80008c8:	d121      	bne.n	800090e <__aeabi_d2f+0x7a>
 80008ca:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80008ce:	bfbc      	itt	lt
 80008d0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80008d4:	4770      	bxlt	lr
 80008d6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008da:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80008de:	f1c2 0218 	rsb	r2, r2, #24
 80008e2:	f1c2 0c20 	rsb	ip, r2, #32
 80008e6:	fa10 f30c 	lsls.w	r3, r0, ip
 80008ea:	fa20 f002 	lsr.w	r0, r0, r2
 80008ee:	bf18      	it	ne
 80008f0:	f040 0001 	orrne.w	r0, r0, #1
 80008f4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80008f8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80008fc:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000900:	ea40 000c 	orr.w	r0, r0, ip
 8000904:	fa23 f302 	lsr.w	r3, r3, r2
 8000908:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800090c:	e7cc      	b.n	80008a8 <__aeabi_d2f+0x14>
 800090e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000912:	d107      	bne.n	8000924 <__aeabi_d2f+0x90>
 8000914:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000918:	bf1e      	ittt	ne
 800091a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 800091e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000922:	4770      	bxne	lr
 8000924:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000928:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800092c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000930:	4770      	bx	lr
 8000932:	bf00      	nop

08000934 <__aeabi_frsub>:
 8000934:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000938:	e002      	b.n	8000940 <__addsf3>
 800093a:	bf00      	nop

0800093c <__aeabi_fsub>:
 800093c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000940 <__addsf3>:
 8000940:	0042      	lsls	r2, r0, #1
 8000942:	bf1f      	itttt	ne
 8000944:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000948:	ea92 0f03 	teqne	r2, r3
 800094c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000950:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000954:	d06a      	beq.n	8000a2c <__addsf3+0xec>
 8000956:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800095a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800095e:	bfc1      	itttt	gt
 8000960:	18d2      	addgt	r2, r2, r3
 8000962:	4041      	eorgt	r1, r0
 8000964:	4048      	eorgt	r0, r1
 8000966:	4041      	eorgt	r1, r0
 8000968:	bfb8      	it	lt
 800096a:	425b      	neglt	r3, r3
 800096c:	2b19      	cmp	r3, #25
 800096e:	bf88      	it	hi
 8000970:	4770      	bxhi	lr
 8000972:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000976:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800097a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 800097e:	bf18      	it	ne
 8000980:	4240      	negne	r0, r0
 8000982:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000986:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 800098a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 800098e:	bf18      	it	ne
 8000990:	4249      	negne	r1, r1
 8000992:	ea92 0f03 	teq	r2, r3
 8000996:	d03f      	beq.n	8000a18 <__addsf3+0xd8>
 8000998:	f1a2 0201 	sub.w	r2, r2, #1
 800099c:	fa41 fc03 	asr.w	ip, r1, r3
 80009a0:	eb10 000c 	adds.w	r0, r0, ip
 80009a4:	f1c3 0320 	rsb	r3, r3, #32
 80009a8:	fa01 f103 	lsl.w	r1, r1, r3
 80009ac:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80009b0:	d502      	bpl.n	80009b8 <__addsf3+0x78>
 80009b2:	4249      	negs	r1, r1
 80009b4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80009b8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80009bc:	d313      	bcc.n	80009e6 <__addsf3+0xa6>
 80009be:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80009c2:	d306      	bcc.n	80009d2 <__addsf3+0x92>
 80009c4:	0840      	lsrs	r0, r0, #1
 80009c6:	ea4f 0131 	mov.w	r1, r1, rrx
 80009ca:	f102 0201 	add.w	r2, r2, #1
 80009ce:	2afe      	cmp	r2, #254	; 0xfe
 80009d0:	d251      	bcs.n	8000a76 <__addsf3+0x136>
 80009d2:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80009d6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80009da:	bf08      	it	eq
 80009dc:	f020 0001 	biceq.w	r0, r0, #1
 80009e0:	ea40 0003 	orr.w	r0, r0, r3
 80009e4:	4770      	bx	lr
 80009e6:	0049      	lsls	r1, r1, #1
 80009e8:	eb40 0000 	adc.w	r0, r0, r0
 80009ec:	3a01      	subs	r2, #1
 80009ee:	bf28      	it	cs
 80009f0:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 80009f4:	d2ed      	bcs.n	80009d2 <__addsf3+0x92>
 80009f6:	fab0 fc80 	clz	ip, r0
 80009fa:	f1ac 0c08 	sub.w	ip, ip, #8
 80009fe:	ebb2 020c 	subs.w	r2, r2, ip
 8000a02:	fa00 f00c 	lsl.w	r0, r0, ip
 8000a06:	bfaa      	itet	ge
 8000a08:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000a0c:	4252      	neglt	r2, r2
 8000a0e:	4318      	orrge	r0, r3
 8000a10:	bfbc      	itt	lt
 8000a12:	40d0      	lsrlt	r0, r2
 8000a14:	4318      	orrlt	r0, r3
 8000a16:	4770      	bx	lr
 8000a18:	f092 0f00 	teq	r2, #0
 8000a1c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000a20:	bf06      	itte	eq
 8000a22:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000a26:	3201      	addeq	r2, #1
 8000a28:	3b01      	subne	r3, #1
 8000a2a:	e7b5      	b.n	8000998 <__addsf3+0x58>
 8000a2c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000a30:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a34:	bf18      	it	ne
 8000a36:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a3a:	d021      	beq.n	8000a80 <__addsf3+0x140>
 8000a3c:	ea92 0f03 	teq	r2, r3
 8000a40:	d004      	beq.n	8000a4c <__addsf3+0x10c>
 8000a42:	f092 0f00 	teq	r2, #0
 8000a46:	bf08      	it	eq
 8000a48:	4608      	moveq	r0, r1
 8000a4a:	4770      	bx	lr
 8000a4c:	ea90 0f01 	teq	r0, r1
 8000a50:	bf1c      	itt	ne
 8000a52:	2000      	movne	r0, #0
 8000a54:	4770      	bxne	lr
 8000a56:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000a5a:	d104      	bne.n	8000a66 <__addsf3+0x126>
 8000a5c:	0040      	lsls	r0, r0, #1
 8000a5e:	bf28      	it	cs
 8000a60:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000a64:	4770      	bx	lr
 8000a66:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000a6a:	bf3c      	itt	cc
 8000a6c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000a70:	4770      	bxcc	lr
 8000a72:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000a76:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000a7a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a7e:	4770      	bx	lr
 8000a80:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000a84:	bf16      	itet	ne
 8000a86:	4608      	movne	r0, r1
 8000a88:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000a8c:	4601      	movne	r1, r0
 8000a8e:	0242      	lsls	r2, r0, #9
 8000a90:	bf06      	itte	eq
 8000a92:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000a96:	ea90 0f01 	teqeq	r0, r1
 8000a9a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000a9e:	4770      	bx	lr

08000aa0 <__aeabi_ui2f>:
 8000aa0:	f04f 0300 	mov.w	r3, #0
 8000aa4:	e004      	b.n	8000ab0 <__aeabi_i2f+0x8>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_i2f>:
 8000aa8:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000aac:	bf48      	it	mi
 8000aae:	4240      	negmi	r0, r0
 8000ab0:	ea5f 0c00 	movs.w	ip, r0
 8000ab4:	bf08      	it	eq
 8000ab6:	4770      	bxeq	lr
 8000ab8:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000abc:	4601      	mov	r1, r0
 8000abe:	f04f 0000 	mov.w	r0, #0
 8000ac2:	e01c      	b.n	8000afe <__aeabi_l2f+0x2a>

08000ac4 <__aeabi_ul2f>:
 8000ac4:	ea50 0201 	orrs.w	r2, r0, r1
 8000ac8:	bf08      	it	eq
 8000aca:	4770      	bxeq	lr
 8000acc:	f04f 0300 	mov.w	r3, #0
 8000ad0:	e00a      	b.n	8000ae8 <__aeabi_l2f+0x14>
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_l2f>:
 8000ad4:	ea50 0201 	orrs.w	r2, r0, r1
 8000ad8:	bf08      	it	eq
 8000ada:	4770      	bxeq	lr
 8000adc:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000ae0:	d502      	bpl.n	8000ae8 <__aeabi_l2f+0x14>
 8000ae2:	4240      	negs	r0, r0
 8000ae4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ae8:	ea5f 0c01 	movs.w	ip, r1
 8000aec:	bf02      	ittt	eq
 8000aee:	4684      	moveq	ip, r0
 8000af0:	4601      	moveq	r1, r0
 8000af2:	2000      	moveq	r0, #0
 8000af4:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000af8:	bf08      	it	eq
 8000afa:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000afe:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000b02:	fabc f28c 	clz	r2, ip
 8000b06:	3a08      	subs	r2, #8
 8000b08:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000b0c:	db10      	blt.n	8000b30 <__aeabi_l2f+0x5c>
 8000b0e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b12:	4463      	add	r3, ip
 8000b14:	fa00 fc02 	lsl.w	ip, r0, r2
 8000b18:	f1c2 0220 	rsb	r2, r2, #32
 8000b1c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000b20:	fa20 f202 	lsr.w	r2, r0, r2
 8000b24:	eb43 0002 	adc.w	r0, r3, r2
 8000b28:	bf08      	it	eq
 8000b2a:	f020 0001 	biceq.w	r0, r0, #1
 8000b2e:	4770      	bx	lr
 8000b30:	f102 0220 	add.w	r2, r2, #32
 8000b34:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b38:	f1c2 0220 	rsb	r2, r2, #32
 8000b3c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000b40:	fa21 f202 	lsr.w	r2, r1, r2
 8000b44:	eb43 0002 	adc.w	r0, r3, r2
 8000b48:	bf08      	it	eq
 8000b4a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000b4e:	4770      	bx	lr

08000b50 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000b50:	b480      	push	{r7}
 8000b52:	b085      	sub	sp, #20
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	60f8      	str	r0, [r7, #12]
 8000b58:	60b9      	str	r1, [r7, #8]
 8000b5a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000b5c:	68fb      	ldr	r3, [r7, #12]
 8000b5e:	4a06      	ldr	r2, [pc, #24]	; (8000b78 <vApplicationGetIdleTaskMemory+0x28>)
 8000b60:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000b62:	68bb      	ldr	r3, [r7, #8]
 8000b64:	4a05      	ldr	r2, [pc, #20]	; (8000b7c <vApplicationGetIdleTaskMemory+0x2c>)
 8000b66:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	2280      	movs	r2, #128	; 0x80
 8000b6c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000b6e:	bf00      	nop
 8000b70:	3714      	adds	r7, #20
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bc80      	pop	{r7}
 8000b76:	4770      	bx	lr
 8000b78:	20000094 	.word	0x20000094
 8000b7c:	20000148 	.word	0x20000148

08000b80 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b80:	b5b0      	push	{r4, r5, r7, lr}
 8000b82:	b08a      	sub	sp, #40	; 0x28
 8000b84:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b86:	f000 fc95 	bl	80014b4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b8a:	f000 f837 	bl	8000bfc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b8e:	f000 f8db 	bl	8000d48 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000b92:	f000 f8af 	bl	8000cf4 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 8000b96:	f000 f877 	bl	8000c88 <MX_SPI2_Init>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of DataReloadInAccelerometer */
  osSemaphoreDef(DataReloadInAccelerometer);
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	623b      	str	r3, [r7, #32]
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	627b      	str	r3, [r7, #36]	; 0x24
  DataReloadInAccelerometerHandle = osSemaphoreCreate(osSemaphore(DataReloadInAccelerometer), 1);
 8000ba2:	f107 0320 	add.w	r3, r7, #32
 8000ba6:	2101      	movs	r1, #1
 8000ba8:	4618      	mov	r0, r3
 8000baa:	f004 f9ed 	bl	8004f88 <osSemaphoreCreate>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	4a0f      	ldr	r2, [pc, #60]	; (8000bf0 <main+0x70>)
 8000bb2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_SEMAPHORES */
  /* add semaphores, ... */
  xSemaphoreTake(DataReloadInAccelerometerHandle, portMAX_DELAY);
 8000bb4:	4b0e      	ldr	r3, [pc, #56]	; (8000bf0 <main+0x70>)
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	f04f 31ff 	mov.w	r1, #4294967295
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	f004 ff15 	bl	80059ec <xQueueSemaphoreTake>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, ADXL345_Data_Collector_Task, osPriorityNormal, 0, 2048);
 8000bc2:	4b0c      	ldr	r3, [pc, #48]	; (8000bf4 <main+0x74>)
 8000bc4:	1d3c      	adds	r4, r7, #4
 8000bc6:	461d      	mov	r5, r3
 8000bc8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000bca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000bcc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000bd0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000bd4:	1d3b      	adds	r3, r7, #4
 8000bd6:	2100      	movs	r1, #0
 8000bd8:	4618      	mov	r0, r3
 8000bda:	f004 f989 	bl	8004ef0 <osThreadCreate>
 8000bde:	4603      	mov	r3, r0
 8000be0:	4a05      	ldr	r2, [pc, #20]	; (8000bf8 <main+0x78>)
 8000be2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  UART_Cobs_Config();
 8000be4:	f000 f98a 	bl	8000efc <UART_Cobs_Config>
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000be8:	f004 f97b 	bl	8004ee2 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000bec:	e7fe      	b.n	8000bec <main+0x6c>
 8000bee:	bf00      	nop
 8000bf0:	20004598 	.word	0x20004598
 8000bf4:	08008304 	.word	0x08008304
 8000bf8:	200044ac 	.word	0x200044ac

08000bfc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b090      	sub	sp, #64	; 0x40
 8000c00:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c02:	f107 0318 	add.w	r3, r7, #24
 8000c06:	2228      	movs	r2, #40	; 0x28
 8000c08:	2100      	movs	r1, #0
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	f006 fe1f 	bl	800784e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c10:	1d3b      	adds	r3, r7, #4
 8000c12:	2200      	movs	r2, #0
 8000c14:	601a      	str	r2, [r3, #0]
 8000c16:	605a      	str	r2, [r3, #4]
 8000c18:	609a      	str	r2, [r3, #8]
 8000c1a:	60da      	str	r2, [r3, #12]
 8000c1c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c1e:	2301      	movs	r3, #1
 8000c20:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000c22:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000c26:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c2c:	2301      	movs	r3, #1
 8000c2e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c30:	2302      	movs	r3, #2
 8000c32:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c34:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000c38:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000c3a:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000c3e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c40:	f107 0318 	add.w	r3, r7, #24
 8000c44:	4618      	mov	r0, r3
 8000c46:	f001 f837 	bl	8001cb8 <HAL_RCC_OscConfig>
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d001      	beq.n	8000c54 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000c50:	f000 fa0e 	bl	8001070 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c54:	230f      	movs	r3, #15
 8000c56:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c58:	2302      	movs	r3, #2
 8000c5a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000c60:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000c64:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c66:	2300      	movs	r3, #0
 8000c68:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000c6a:	1d3b      	adds	r3, r7, #4
 8000c6c:	2102      	movs	r1, #2
 8000c6e:	4618      	mov	r0, r3
 8000c70:	f001 faa2 	bl	80021b8 <HAL_RCC_ClockConfig>
 8000c74:	4603      	mov	r3, r0
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d001      	beq.n	8000c7e <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000c7a:	f000 f9f9 	bl	8001070 <Error_Handler>
  }
}
 8000c7e:	bf00      	nop
 8000c80:	3740      	adds	r7, #64	; 0x40
 8000c82:	46bd      	mov	sp, r7
 8000c84:	bd80      	pop	{r7, pc}
	...

08000c88 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000c8c:	4b17      	ldr	r3, [pc, #92]	; (8000cec <MX_SPI2_Init+0x64>)
 8000c8e:	4a18      	ldr	r2, [pc, #96]	; (8000cf0 <MX_SPI2_Init+0x68>)
 8000c90:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000c92:	4b16      	ldr	r3, [pc, #88]	; (8000cec <MX_SPI2_Init+0x64>)
 8000c94:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000c98:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000c9a:	4b14      	ldr	r3, [pc, #80]	; (8000cec <MX_SPI2_Init+0x64>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ca0:	4b12      	ldr	r3, [pc, #72]	; (8000cec <MX_SPI2_Init+0x64>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000ca6:	4b11      	ldr	r3, [pc, #68]	; (8000cec <MX_SPI2_Init+0x64>)
 8000ca8:	2202      	movs	r2, #2
 8000caa:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000cac:	4b0f      	ldr	r3, [pc, #60]	; (8000cec <MX_SPI2_Init+0x64>)
 8000cae:	2201      	movs	r2, #1
 8000cb0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000cb2:	4b0e      	ldr	r3, [pc, #56]	; (8000cec <MX_SPI2_Init+0x64>)
 8000cb4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000cb8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000cba:	4b0c      	ldr	r3, [pc, #48]	; (8000cec <MX_SPI2_Init+0x64>)
 8000cbc:	2218      	movs	r2, #24
 8000cbe:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000cc0:	4b0a      	ldr	r3, [pc, #40]	; (8000cec <MX_SPI2_Init+0x64>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000cc6:	4b09      	ldr	r3, [pc, #36]	; (8000cec <MX_SPI2_Init+0x64>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ccc:	4b07      	ldr	r3, [pc, #28]	; (8000cec <MX_SPI2_Init+0x64>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000cd2:	4b06      	ldr	r3, [pc, #24]	; (8000cec <MX_SPI2_Init+0x64>)
 8000cd4:	220a      	movs	r2, #10
 8000cd6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000cd8:	4804      	ldr	r0, [pc, #16]	; (8000cec <MX_SPI2_Init+0x64>)
 8000cda:	f001 fc37 	bl	800254c <HAL_SPI_Init>
 8000cde:	4603      	mov	r3, r0
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d001      	beq.n	8000ce8 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000ce4:	f000 f9c4 	bl	8001070 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */
  /* USER CODE END SPI2_Init 2 */

}
 8000ce8:	bf00      	nop
 8000cea:	bd80      	pop	{r7, pc}
 8000cec:	200044b0 	.word	0x200044b0
 8000cf0:	40003800 	.word	0x40003800

08000cf4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000cf8:	4b11      	ldr	r3, [pc, #68]	; (8000d40 <MX_USART2_UART_Init+0x4c>)
 8000cfa:	4a12      	ldr	r2, [pc, #72]	; (8000d44 <MX_USART2_UART_Init+0x50>)
 8000cfc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000cfe:	4b10      	ldr	r3, [pc, #64]	; (8000d40 <MX_USART2_UART_Init+0x4c>)
 8000d00:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000d04:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000d06:	4b0e      	ldr	r3, [pc, #56]	; (8000d40 <MX_USART2_UART_Init+0x4c>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000d0c:	4b0c      	ldr	r3, [pc, #48]	; (8000d40 <MX_USART2_UART_Init+0x4c>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000d12:	4b0b      	ldr	r3, [pc, #44]	; (8000d40 <MX_USART2_UART_Init+0x4c>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000d18:	4b09      	ldr	r3, [pc, #36]	; (8000d40 <MX_USART2_UART_Init+0x4c>)
 8000d1a:	220c      	movs	r2, #12
 8000d1c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d1e:	4b08      	ldr	r3, [pc, #32]	; (8000d40 <MX_USART2_UART_Init+0x4c>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d24:	4b06      	ldr	r3, [pc, #24]	; (8000d40 <MX_USART2_UART_Init+0x4c>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000d2a:	4805      	ldr	r0, [pc, #20]	; (8000d40 <MX_USART2_UART_Init+0x4c>)
 8000d2c:	f002 fd60 	bl	80037f0 <HAL_UART_Init>
 8000d30:	4603      	mov	r3, r0
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d001      	beq.n	8000d3a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000d36:	f000 f99b 	bl	8001070 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */
  /* USER CODE END USART2_Init 2 */

}
 8000d3a:	bf00      	nop
 8000d3c:	bd80      	pop	{r7, pc}
 8000d3e:	bf00      	nop
 8000d40:	20004530 	.word	0x20004530
 8000d44:	40004400 	.word	0x40004400

08000d48 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b088      	sub	sp, #32
 8000d4c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d4e:	f107 0310 	add.w	r3, r7, #16
 8000d52:	2200      	movs	r2, #0
 8000d54:	601a      	str	r2, [r3, #0]
 8000d56:	605a      	str	r2, [r3, #4]
 8000d58:	609a      	str	r2, [r3, #8]
 8000d5a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d5c:	4b3d      	ldr	r3, [pc, #244]	; (8000e54 <MX_GPIO_Init+0x10c>)
 8000d5e:	699b      	ldr	r3, [r3, #24]
 8000d60:	4a3c      	ldr	r2, [pc, #240]	; (8000e54 <MX_GPIO_Init+0x10c>)
 8000d62:	f043 0310 	orr.w	r3, r3, #16
 8000d66:	6193      	str	r3, [r2, #24]
 8000d68:	4b3a      	ldr	r3, [pc, #232]	; (8000e54 <MX_GPIO_Init+0x10c>)
 8000d6a:	699b      	ldr	r3, [r3, #24]
 8000d6c:	f003 0310 	and.w	r3, r3, #16
 8000d70:	60fb      	str	r3, [r7, #12]
 8000d72:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d74:	4b37      	ldr	r3, [pc, #220]	; (8000e54 <MX_GPIO_Init+0x10c>)
 8000d76:	699b      	ldr	r3, [r3, #24]
 8000d78:	4a36      	ldr	r2, [pc, #216]	; (8000e54 <MX_GPIO_Init+0x10c>)
 8000d7a:	f043 0320 	orr.w	r3, r3, #32
 8000d7e:	6193      	str	r3, [r2, #24]
 8000d80:	4b34      	ldr	r3, [pc, #208]	; (8000e54 <MX_GPIO_Init+0x10c>)
 8000d82:	699b      	ldr	r3, [r3, #24]
 8000d84:	f003 0320 	and.w	r3, r3, #32
 8000d88:	60bb      	str	r3, [r7, #8]
 8000d8a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d8c:	4b31      	ldr	r3, [pc, #196]	; (8000e54 <MX_GPIO_Init+0x10c>)
 8000d8e:	699b      	ldr	r3, [r3, #24]
 8000d90:	4a30      	ldr	r2, [pc, #192]	; (8000e54 <MX_GPIO_Init+0x10c>)
 8000d92:	f043 0304 	orr.w	r3, r3, #4
 8000d96:	6193      	str	r3, [r2, #24]
 8000d98:	4b2e      	ldr	r3, [pc, #184]	; (8000e54 <MX_GPIO_Init+0x10c>)
 8000d9a:	699b      	ldr	r3, [r3, #24]
 8000d9c:	f003 0304 	and.w	r3, r3, #4
 8000da0:	607b      	str	r3, [r7, #4]
 8000da2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000da4:	4b2b      	ldr	r3, [pc, #172]	; (8000e54 <MX_GPIO_Init+0x10c>)
 8000da6:	699b      	ldr	r3, [r3, #24]
 8000da8:	4a2a      	ldr	r2, [pc, #168]	; (8000e54 <MX_GPIO_Init+0x10c>)
 8000daa:	f043 0308 	orr.w	r3, r3, #8
 8000dae:	6193      	str	r3, [r2, #24]
 8000db0:	4b28      	ldr	r3, [pc, #160]	; (8000e54 <MX_GPIO_Init+0x10c>)
 8000db2:	699b      	ldr	r3, [r3, #24]
 8000db4:	f003 0308 	and.w	r3, r3, #8
 8000db8:	603b      	str	r3, [r7, #0]
 8000dba:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Green_GPIO_Port, Green_Pin, GPIO_PIN_RESET);
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	2120      	movs	r1, #32
 8000dc0:	4825      	ldr	r0, [pc, #148]	; (8000e58 <MX_GPIO_Init+0x110>)
 8000dc2:	f000 ff49 	bl	8001c58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET);
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	2140      	movs	r1, #64	; 0x40
 8000dca:	4824      	ldr	r0, [pc, #144]	; (8000e5c <MX_GPIO_Init+0x114>)
 8000dcc:	f000 ff44 	bl	8001c58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000dd0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000dd4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000dd6:	4b22      	ldr	r3, [pc, #136]	; (8000e60 <MX_GPIO_Init+0x118>)
 8000dd8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dda:	2300      	movs	r3, #0
 8000ddc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000dde:	f107 0310 	add.w	r3, r7, #16
 8000de2:	4619      	mov	r1, r3
 8000de4:	481f      	ldr	r0, [pc, #124]	; (8000e64 <MX_GPIO_Init+0x11c>)
 8000de6:	f000 fdb3 	bl	8001950 <HAL_GPIO_Init>

  /*Configure GPIO pin : Green_Pin */
  GPIO_InitStruct.Pin = Green_Pin;
 8000dea:	2320      	movs	r3, #32
 8000dec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dee:	2301      	movs	r3, #1
 8000df0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df2:	2300      	movs	r3, #0
 8000df4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000df6:	2302      	movs	r3, #2
 8000df8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Green_GPIO_Port, &GPIO_InitStruct);
 8000dfa:	f107 0310 	add.w	r3, r7, #16
 8000dfe:	4619      	mov	r1, r3
 8000e00:	4815      	ldr	r0, [pc, #84]	; (8000e58 <MX_GPIO_Init+0x110>)
 8000e02:	f000 fda5 	bl	8001950 <HAL_GPIO_Init>

  /*Configure GPIO pin : Accelerometer_INT2_Pin */
  GPIO_InitStruct.Pin = Accelerometer_INT2_Pin;
 8000e06:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000e0a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e0c:	4b14      	ldr	r3, [pc, #80]	; (8000e60 <MX_GPIO_Init+0x118>)
 8000e0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e10:	2300      	movs	r3, #0
 8000e12:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Accelerometer_INT2_GPIO_Port, &GPIO_InitStruct);
 8000e14:	f107 0310 	add.w	r3, r7, #16
 8000e18:	4619      	mov	r1, r3
 8000e1a:	480f      	ldr	r0, [pc, #60]	; (8000e58 <MX_GPIO_Init+0x110>)
 8000e1c:	f000 fd98 	bl	8001950 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI_CS_Pin */
  GPIO_InitStruct.Pin = SPI_CS_Pin;
 8000e20:	2340      	movs	r3, #64	; 0x40
 8000e22:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e24:	2301      	movs	r3, #1
 8000e26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e28:	2300      	movs	r3, #0
 8000e2a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e2c:	2303      	movs	r3, #3
 8000e2e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SPI_CS_GPIO_Port, &GPIO_InitStruct);
 8000e30:	f107 0310 	add.w	r3, r7, #16
 8000e34:	4619      	mov	r1, r3
 8000e36:	4809      	ldr	r0, [pc, #36]	; (8000e5c <MX_GPIO_Init+0x114>)
 8000e38:	f000 fd8a 	bl	8001950 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	2105      	movs	r1, #5
 8000e40:	2028      	movs	r0, #40	; 0x28
 8000e42:	f000 fc1e 	bl	8001682 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000e46:	2028      	movs	r0, #40	; 0x28
 8000e48:	f000 fc37 	bl	80016ba <HAL_NVIC_EnableIRQ>

}
 8000e4c:	bf00      	nop
 8000e4e:	3720      	adds	r7, #32
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bd80      	pop	{r7, pc}
 8000e54:	40021000 	.word	0x40021000
 8000e58:	40010800 	.word	0x40010800
 8000e5c:	40010c00 	.word	0x40010c00
 8000e60:	10110000 	.word	0x10110000
 8000e64:	40011000 	.word	0x40011000

08000e68 <ADXL345_Config>:

/* USER CODE BEGIN 4 */
void ADXL345_Config()
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b082      	sub	sp, #8
 8000e6c:	af00      	add	r7, sp, #0

	ADXL.PowerMode 								= 	NormalPower;
 8000e6e:	4b1f      	ldr	r3, [pc, #124]	; (8000eec <ADXL345_Config+0x84>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	701a      	strb	r2, [r3, #0]
	ADXL.BWRate	 								=	BWRATE_1600;
 8000e74:	4b1d      	ldr	r3, [pc, #116]	; (8000eec <ADXL345_Config+0x84>)
 8000e76:	220e      	movs	r2, #14
 8000e78:	705a      	strb	r2, [r3, #1]
	ADXL.WakeUpRate 							=	WakeUpRate_8;
 8000e7a:	4b1c      	ldr	r3, [pc, #112]	; (8000eec <ADXL345_Config+0x84>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	709a      	strb	r2, [r3, #2]
	ADXL.AutoSleepConfig.AutoSleep 				=	AutoSleepOFF;
 8000e80:	4b1a      	ldr	r3, [pc, #104]	; (8000eec <ADXL345_Config+0x84>)
 8000e82:	2200      	movs	r2, #0
 8000e84:	719a      	strb	r2, [r3, #6]
	ADXL.AutoSleepConfig.ThreshInact 			=	10;
 8000e86:	4b19      	ldr	r3, [pc, #100]	; (8000eec <ADXL345_Config+0x84>)
 8000e88:	220a      	movs	r2, #10
 8000e8a:	71da      	strb	r2, [r3, #7]
	ADXL.AutoSleepConfig.TimeInact				=	10;
 8000e8c:	4b17      	ldr	r3, [pc, #92]	; (8000eec <ADXL345_Config+0x84>)
 8000e8e:	220a      	movs	r2, #10
 8000e90:	721a      	strb	r2, [r3, #8]
	ADXL.Format.Resolution 						=	RESFULL;
 8000e92:	4b16      	ldr	r3, [pc, #88]	; (8000eec <ADXL345_Config+0x84>)
 8000e94:	2208      	movs	r2, #8
 8000e96:	725a      	strb	r2, [r3, #9]
	ADXL.Format.Range	 						=	RANGE_16G;
 8000e98:	4b14      	ldr	r3, [pc, #80]	; (8000eec <ADXL345_Config+0x84>)
 8000e9a:	2203      	movs	r2, #3
 8000e9c:	729a      	strb	r2, [r3, #10]
	ADXL.Format.IntInvert 						=	ACTIVE_HIGH;
 8000e9e:	4b13      	ldr	r3, [pc, #76]	; (8000eec <ADXL345_Config+0x84>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	72da      	strb	r2, [r3, #11]
	ADXL.Format.SPI_Mode 						=	FORE_WIRE_MODE;
 8000ea4:	4b11      	ldr	r3, [pc, #68]	; (8000eec <ADXL345_Config+0x84>)
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	731a      	strb	r2, [r3, #12]
	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);
 8000eaa:	2201      	movs	r2, #1
 8000eac:	2140      	movs	r1, #64	; 0x40
 8000eae:	4810      	ldr	r0, [pc, #64]	; (8000ef0 <ADXL345_Config+0x88>)
 8000eb0:	f000 fed2 	bl	8001c58 <HAL_GPIO_WritePin>
#ifdef 	Debug_Active
	ADXL_Status ADXLStatus 						= 	ADXL345_Init(&ADXL, &hspi2);
 8000eb4:	490f      	ldr	r1, [pc, #60]	; (8000ef4 <ADXL345_Config+0x8c>)
 8000eb6:	480d      	ldr	r0, [pc, #52]	; (8000eec <ADXL345_Config+0x84>)
 8000eb8:	f003 fb6e 	bl	8004598 <ADXL345_Init>
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	71fb      	strb	r3, [r7, #7]
	if (ADXLStatus == ADXL_ERR)
 8000ec0:	79fb      	ldrb	r3, [r7, #7]
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d103      	bne.n	8000ece <ADXL345_Config+0x66>
	{
		perror("Error: Accelerometer is not found");
 8000ec6:	480c      	ldr	r0, [pc, #48]	; (8000ef8 <ADXL345_Config+0x90>)
 8000ec8:	f006 fdbe 	bl	8007a48 <perror>
		while(1)
 8000ecc:	e7fe      	b.n	8000ecc <ADXL345_Config+0x64>
		ADXLStatus 					= 	ADXL345_Init(ADXL, hspi2);
	}
#endif

	/* Interupt Configuration	*/
	ADXL345_INTMapping(INT2, DATA_READY);
 8000ece:	2180      	movs	r1, #128	; 0x80
 8000ed0:	2001      	movs	r0, #1
 8000ed2:	f003 fcd3 	bl	800487c <ADXL345_INTMapping>
	ADXL345_INTEnable(INT2, DATA_READY);
 8000ed6:	2180      	movs	r1, #128	; 0x80
 8000ed8:	2001      	movs	r0, #1
 8000eda:	f003 fc7d 	bl	80047d8 <ADXL345_INTEnable>

	ADXL345_MeasureON();
 8000ede:	f003 fc5d 	bl	800479c <ADXL345_MeasureON>

}
 8000ee2:	bf00      	nop
 8000ee4:	3708      	adds	r7, #8
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	20004574 	.word	0x20004574
 8000ef0:	40010c00 	.word	0x40010c00
 8000ef4:	200044b0 	.word	0x200044b0
 8000ef8:	08008320 	.word	0x08008320

08000efc <UART_Cobs_Config>:

void UART_Cobs_Config(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b082      	sub	sp, #8
 8000f00:	af02      	add	r7, sp, #8

	uart_cobs_service_tx_create(					"Task_uart_cobs_service_tx",
 8000f02:	4b16      	ldr	r3, [pc, #88]	; (8000f5c <UART_Cobs_Config+0x60>)
 8000f04:	9300      	str	r3, [sp, #0]
 8000f06:	f44f 7335 	mov.w	r3, #724	; 0x2d4
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	2100      	movs	r1, #0
 8000f0e:	4814      	ldr	r0, [pc, #80]	; (8000f60 <UART_Cobs_Config+0x64>)
 8000f10:	f003 fdfc 	bl	8004b0c <uart_cobs_service_tx_create>
													osPriorityNormal,
													0,
													724,
													&Cobs_UART
								);
	Cobs_UART.huart 								=	(uart_freertos_t*) pvPortMalloc(sizeof(uart_freertos_t));
 8000f14:	2014      	movs	r0, #20
 8000f16:	f006 f991 	bl	800723c <pvPortMalloc>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	4a0f      	ldr	r2, [pc, #60]	; (8000f5c <UART_Cobs_Config+0x60>)
 8000f1e:	6013      	str	r3, [r2, #0]
	uart_freertos_init(								Cobs_UART.huart
 8000f20:	4b0e      	ldr	r3, [pc, #56]	; (8000f5c <UART_Cobs_Config+0x60>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	4618      	mov	r0, r3
 8000f26:	f003 fe73 	bl	8004c10 <uart_freertos_init>
					  );
	Cobs_UART.max_frame_size 						=	(size_t) Length_Realization;
 8000f2a:	4b0c      	ldr	r3, [pc, #48]	; (8000f5c <UART_Cobs_Config+0x60>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	711a      	strb	r2, [r3, #4]
 8000f30:	2200      	movs	r2, #0
 8000f32:	f042 0204 	orr.w	r2, r2, #4
 8000f36:	715a      	strb	r2, [r3, #5]
 8000f38:	2200      	movs	r2, #0
 8000f3a:	719a      	strb	r2, [r3, #6]
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	71da      	strb	r2, [r3, #7]
	Cobs_UART.huart -> huart						=	(UART_HandleTypeDef *) &huart2;
 8000f40:	4b06      	ldr	r3, [pc, #24]	; (8000f5c <UART_Cobs_Config+0x60>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	4a07      	ldr	r2, [pc, #28]	; (8000f64 <UART_Cobs_Config+0x68>)
 8000f46:	601a      	str	r2, [r3, #0]
	Cobs_UART.queue_depth 							=	1;
 8000f48:	4b04      	ldr	r3, [pc, #16]	; (8000f5c <UART_Cobs_Config+0x60>)
 8000f4a:	2201      	movs	r2, #1
 8000f4c:	721a      	strb	r2, [r3, #8]
	Cobs_UART.mode 									=	UART_COBS_INTERRUPT;
 8000f4e:	4b03      	ldr	r3, [pc, #12]	; (8000f5c <UART_Cobs_Config+0x60>)
 8000f50:	2201      	movs	r2, #1
 8000f52:	725a      	strb	r2, [r3, #9]

}
 8000f54:	bf00      	nop
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd80      	pop	{r7, pc}
 8000f5a:	bf00      	nop
 8000f5c:	20004584 	.word	0x20004584
 8000f60:	08008344 	.word	0x08008344
 8000f64:	20004530 	.word	0x20004530

08000f68 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b082      	sub	sp, #8
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	4603      	mov	r3, r0
 8000f70:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == Accelerometer_INT2_Pin)
 8000f72:	88fb      	ldrh	r3, [r7, #6]
 8000f74:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000f78:	d105      	bne.n	8000f86 <HAL_GPIO_EXTI_Callback+0x1e>
	{
		xSemaphoreGiveFromISR(DataReloadInAccelerometerHandle, NULL);
 8000f7a:	4b05      	ldr	r3, [pc, #20]	; (8000f90 <HAL_GPIO_EXTI_Callback+0x28>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	2100      	movs	r1, #0
 8000f80:	4618      	mov	r0, r3
 8000f82:	f004 fbc5 	bl	8005710 <xQueueGiveFromISR>
	}
}
 8000f86:	bf00      	nop
 8000f88:	3708      	adds	r7, #8
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	20004598 	.word	0x20004598

08000f94 <ADXL345_Data_Collector_Task>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_ADXL345_Data_Collector_Task */
void ADXL345_Data_Collector_Task(void const * argument)
{
 8000f94:	b590      	push	{r4, r7, lr}
 8000f96:	f5ad 5d80 	sub.w	sp, sp, #4096	; 0x1000
 8000f9a:	b085      	sub	sp, #20
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	f107 0310 	add.w	r3, r7, #16
 8000fa2:	3b0c      	subs	r3, #12
 8000fa4:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN 5 */

	ADXL345_Config();
 8000fa6:	f7ff ff5f 	bl	8000e68 <ADXL345_Config>

	float	Signal[Length_Realization] 				=	{0};
 8000faa:	f107 0310 	add.w	r3, r7, #16
 8000fae:	3b04      	subs	r3, #4
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000fb6:	461a      	mov	r2, r3
 8000fb8:	2100      	movs	r1, #0
 8000fba:	f006 fc48 	bl	800784e <memset>

	ADXL.Length_Buf_Completed 						=	0;
 8000fbe:	4b20      	ldr	r3, [pc, #128]	; (8001040 <ADXL345_Data_Collector_Task+0xac>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	809a      	strh	r2, [r3, #4]

	/* Infinite loop */
	for(uint16_t Index_Count = 0;; Index_Count++)
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8000fca:	f102 020e 	add.w	r2, r2, #14
 8000fce:	8013      	strh	r3, [r2, #0]
	{
		//	Записать данные в очередь, когда буфер переполниться
		if (Index_Count > Length_Realization)
 8000fd0:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8000fd4:	f103 030e 	add.w	r3, r3, #14
 8000fd8:	881b      	ldrh	r3, [r3, #0]
 8000fda:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000fde:	d90e      	bls.n	8000ffe <ADXL345_Data_Collector_Task+0x6a>
		{
			Index_Count = 0;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8000fe6:	f102 020e 	add.w	r2, r2, #14
 8000fea:	8013      	strh	r3, [r2, #0]
			uart_cobs_send(&Cobs_UART, &Signal, Length_Realization, 10 * portTICK_PERIOD_MS);
 8000fec:	f107 0110 	add.w	r1, r7, #16
 8000ff0:	3904      	subs	r1, #4
 8000ff2:	230a      	movs	r3, #10
 8000ff4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000ff8:	4812      	ldr	r0, [pc, #72]	; (8001044 <ADXL345_Data_Collector_Task+0xb0>)
 8000ffa:	f003 fce9 	bl	80049d0 <uart_cobs_send>
		}
		xSemaphoreTake(DataReloadInAccelerometerHandle, portMAX_DELAY);
 8000ffe:	4b12      	ldr	r3, [pc, #72]	; (8001048 <ADXL345_Data_Collector_Task+0xb4>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	f04f 31ff 	mov.w	r1, #4294967295
 8001006:	4618      	mov	r0, r3
 8001008:	f004 fcf0 	bl	80059ec <xQueueSemaphoreTake>

		Signal[Index_Count]	=	ADXL345_GetGValue(Yaxis);
 800100c:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8001010:	f103 030e 	add.w	r3, r3, #14
 8001014:	881c      	ldrh	r4, [r3, #0]
 8001016:	2034      	movs	r0, #52	; 0x34
 8001018:	f003 fb8a 	bl	8004730 <ADXL345_GetGValue>
 800101c:	4602      	mov	r2, r0
 800101e:	f107 0310 	add.w	r3, r7, #16
 8001022:	3b04      	subs	r3, #4
 8001024:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
	for(uint16_t Index_Count = 0;; Index_Count++)
 8001028:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 800102c:	f103 030e 	add.w	r3, r3, #14
 8001030:	881b      	ldrh	r3, [r3, #0]
 8001032:	3301      	adds	r3, #1
 8001034:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8001038:	f102 020e 	add.w	r2, r2, #14
 800103c:	8013      	strh	r3, [r2, #0]
		if (Index_Count > Length_Realization)
 800103e:	e7c7      	b.n	8000fd0 <ADXL345_Data_Collector_Task+0x3c>
 8001040:	20004574 	.word	0x20004574
 8001044:	20004584 	.word	0x20004584
 8001048:	20004598 	.word	0x20004598

0800104c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b082      	sub	sp, #8
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	4a04      	ldr	r2, [pc, #16]	; (800106c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800105a:	4293      	cmp	r3, r2
 800105c:	d101      	bne.n	8001062 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800105e:	f000 fa3f 	bl	80014e0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001062:	bf00      	nop
 8001064:	3708      	adds	r7, #8
 8001066:	46bd      	mov	sp, r7
 8001068:	bd80      	pop	{r7, pc}
 800106a:	bf00      	nop
 800106c:	40000800 	.word	0x40000800

08001070 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001070:	b480      	push	{r7}
 8001072:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001074:	b672      	cpsid	i
}
 8001076:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001078:	e7fe      	b.n	8001078 <Error_Handler+0x8>
	...

0800107c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b084      	sub	sp, #16
 8001080:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001082:	4b18      	ldr	r3, [pc, #96]	; (80010e4 <HAL_MspInit+0x68>)
 8001084:	699b      	ldr	r3, [r3, #24]
 8001086:	4a17      	ldr	r2, [pc, #92]	; (80010e4 <HAL_MspInit+0x68>)
 8001088:	f043 0301 	orr.w	r3, r3, #1
 800108c:	6193      	str	r3, [r2, #24]
 800108e:	4b15      	ldr	r3, [pc, #84]	; (80010e4 <HAL_MspInit+0x68>)
 8001090:	699b      	ldr	r3, [r3, #24]
 8001092:	f003 0301 	and.w	r3, r3, #1
 8001096:	60bb      	str	r3, [r7, #8]
 8001098:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800109a:	4b12      	ldr	r3, [pc, #72]	; (80010e4 <HAL_MspInit+0x68>)
 800109c:	69db      	ldr	r3, [r3, #28]
 800109e:	4a11      	ldr	r2, [pc, #68]	; (80010e4 <HAL_MspInit+0x68>)
 80010a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010a4:	61d3      	str	r3, [r2, #28]
 80010a6:	4b0f      	ldr	r3, [pc, #60]	; (80010e4 <HAL_MspInit+0x68>)
 80010a8:	69db      	ldr	r3, [r3, #28]
 80010aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010ae:	607b      	str	r3, [r7, #4]
 80010b0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80010b2:	2200      	movs	r2, #0
 80010b4:	210f      	movs	r1, #15
 80010b6:	f06f 0001 	mvn.w	r0, #1
 80010ba:	f000 fae2 	bl	8001682 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80010be:	4b0a      	ldr	r3, [pc, #40]	; (80010e8 <HAL_MspInit+0x6c>)
 80010c0:	685b      	ldr	r3, [r3, #4]
 80010c2:	60fb      	str	r3, [r7, #12]
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80010ca:	60fb      	str	r3, [r7, #12]
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80010d2:	60fb      	str	r3, [r7, #12]
 80010d4:	4a04      	ldr	r2, [pc, #16]	; (80010e8 <HAL_MspInit+0x6c>)
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010da:	bf00      	nop
 80010dc:	3710      	adds	r7, #16
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	40021000 	.word	0x40021000
 80010e8:	40010000 	.word	0x40010000

080010ec <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b088      	sub	sp, #32
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010f4:	f107 0310 	add.w	r3, r7, #16
 80010f8:	2200      	movs	r2, #0
 80010fa:	601a      	str	r2, [r3, #0]
 80010fc:	605a      	str	r2, [r3, #4]
 80010fe:	609a      	str	r2, [r3, #8]
 8001100:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	4a20      	ldr	r2, [pc, #128]	; (8001188 <HAL_SPI_MspInit+0x9c>)
 8001108:	4293      	cmp	r3, r2
 800110a:	d139      	bne.n	8001180 <HAL_SPI_MspInit+0x94>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800110c:	4b1f      	ldr	r3, [pc, #124]	; (800118c <HAL_SPI_MspInit+0xa0>)
 800110e:	69db      	ldr	r3, [r3, #28]
 8001110:	4a1e      	ldr	r2, [pc, #120]	; (800118c <HAL_SPI_MspInit+0xa0>)
 8001112:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001116:	61d3      	str	r3, [r2, #28]
 8001118:	4b1c      	ldr	r3, [pc, #112]	; (800118c <HAL_SPI_MspInit+0xa0>)
 800111a:	69db      	ldr	r3, [r3, #28]
 800111c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001120:	60fb      	str	r3, [r7, #12]
 8001122:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001124:	4b19      	ldr	r3, [pc, #100]	; (800118c <HAL_SPI_MspInit+0xa0>)
 8001126:	699b      	ldr	r3, [r3, #24]
 8001128:	4a18      	ldr	r2, [pc, #96]	; (800118c <HAL_SPI_MspInit+0xa0>)
 800112a:	f043 0308 	orr.w	r3, r3, #8
 800112e:	6193      	str	r3, [r2, #24]
 8001130:	4b16      	ldr	r3, [pc, #88]	; (800118c <HAL_SPI_MspInit+0xa0>)
 8001132:	699b      	ldr	r3, [r3, #24]
 8001134:	f003 0308 	and.w	r3, r3, #8
 8001138:	60bb      	str	r3, [r7, #8]
 800113a:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 800113c:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8001140:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001142:	2302      	movs	r3, #2
 8001144:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001146:	2303      	movs	r3, #3
 8001148:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800114a:	f107 0310 	add.w	r3, r7, #16
 800114e:	4619      	mov	r1, r3
 8001150:	480f      	ldr	r0, [pc, #60]	; (8001190 <HAL_SPI_MspInit+0xa4>)
 8001152:	f000 fbfd 	bl	8001950 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001156:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800115a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800115c:	2300      	movs	r3, #0
 800115e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001160:	2300      	movs	r3, #0
 8001162:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001164:	f107 0310 	add.w	r3, r7, #16
 8001168:	4619      	mov	r1, r3
 800116a:	4809      	ldr	r0, [pc, #36]	; (8001190 <HAL_SPI_MspInit+0xa4>)
 800116c:	f000 fbf0 	bl	8001950 <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 8001170:	2200      	movs	r2, #0
 8001172:	2105      	movs	r1, #5
 8001174:	2024      	movs	r0, #36	; 0x24
 8001176:	f000 fa84 	bl	8001682 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 800117a:	2024      	movs	r0, #36	; 0x24
 800117c:	f000 fa9d 	bl	80016ba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001180:	bf00      	nop
 8001182:	3720      	adds	r7, #32
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	40003800 	.word	0x40003800
 800118c:	40021000 	.word	0x40021000
 8001190:	40010c00 	.word	0x40010c00

08001194 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b088      	sub	sp, #32
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800119c:	f107 0310 	add.w	r3, r7, #16
 80011a0:	2200      	movs	r2, #0
 80011a2:	601a      	str	r2, [r3, #0]
 80011a4:	605a      	str	r2, [r3, #4]
 80011a6:	609a      	str	r2, [r3, #8]
 80011a8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	4a19      	ldr	r2, [pc, #100]	; (8001214 <HAL_UART_MspInit+0x80>)
 80011b0:	4293      	cmp	r3, r2
 80011b2:	d12b      	bne.n	800120c <HAL_UART_MspInit+0x78>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80011b4:	4b18      	ldr	r3, [pc, #96]	; (8001218 <HAL_UART_MspInit+0x84>)
 80011b6:	69db      	ldr	r3, [r3, #28]
 80011b8:	4a17      	ldr	r2, [pc, #92]	; (8001218 <HAL_UART_MspInit+0x84>)
 80011ba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011be:	61d3      	str	r3, [r2, #28]
 80011c0:	4b15      	ldr	r3, [pc, #84]	; (8001218 <HAL_UART_MspInit+0x84>)
 80011c2:	69db      	ldr	r3, [r3, #28]
 80011c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011c8:	60fb      	str	r3, [r7, #12]
 80011ca:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011cc:	4b12      	ldr	r3, [pc, #72]	; (8001218 <HAL_UART_MspInit+0x84>)
 80011ce:	699b      	ldr	r3, [r3, #24]
 80011d0:	4a11      	ldr	r2, [pc, #68]	; (8001218 <HAL_UART_MspInit+0x84>)
 80011d2:	f043 0304 	orr.w	r3, r3, #4
 80011d6:	6193      	str	r3, [r2, #24]
 80011d8:	4b0f      	ldr	r3, [pc, #60]	; (8001218 <HAL_UART_MspInit+0x84>)
 80011da:	699b      	ldr	r3, [r3, #24]
 80011dc:	f003 0304 	and.w	r3, r3, #4
 80011e0:	60bb      	str	r3, [r7, #8]
 80011e2:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80011e4:	230c      	movs	r3, #12
 80011e6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011e8:	2302      	movs	r3, #2
 80011ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ec:	2302      	movs	r3, #2
 80011ee:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011f0:	f107 0310 	add.w	r3, r7, #16
 80011f4:	4619      	mov	r1, r3
 80011f6:	4809      	ldr	r0, [pc, #36]	; (800121c <HAL_UART_MspInit+0x88>)
 80011f8:	f000 fbaa 	bl	8001950 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80011fc:	2200      	movs	r2, #0
 80011fe:	2105      	movs	r1, #5
 8001200:	2026      	movs	r0, #38	; 0x26
 8001202:	f000 fa3e 	bl	8001682 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001206:	2026      	movs	r0, #38	; 0x26
 8001208:	f000 fa57 	bl	80016ba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800120c:	bf00      	nop
 800120e:	3720      	adds	r7, #32
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}
 8001214:	40004400 	.word	0x40004400
 8001218:	40021000 	.word	0x40021000
 800121c:	40010800 	.word	0x40010800

08001220 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b08c      	sub	sp, #48	; 0x30
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001228:	2300      	movs	r3, #0
 800122a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 800122c:	2300      	movs	r3, #0
 800122e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0);
 8001230:	2200      	movs	r2, #0
 8001232:	6879      	ldr	r1, [r7, #4]
 8001234:	201e      	movs	r0, #30
 8001236:	f000 fa24 	bl	8001682 <HAL_NVIC_SetPriority>

  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800123a:	201e      	movs	r0, #30
 800123c:	f000 fa3d 	bl	80016ba <HAL_NVIC_EnableIRQ>

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8001240:	4b1f      	ldr	r3, [pc, #124]	; (80012c0 <HAL_InitTick+0xa0>)
 8001242:	69db      	ldr	r3, [r3, #28]
 8001244:	4a1e      	ldr	r2, [pc, #120]	; (80012c0 <HAL_InitTick+0xa0>)
 8001246:	f043 0304 	orr.w	r3, r3, #4
 800124a:	61d3      	str	r3, [r2, #28]
 800124c:	4b1c      	ldr	r3, [pc, #112]	; (80012c0 <HAL_InitTick+0xa0>)
 800124e:	69db      	ldr	r3, [r3, #28]
 8001250:	f003 0304 	and.w	r3, r3, #4
 8001254:	60fb      	str	r3, [r7, #12]
 8001256:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001258:	f107 0210 	add.w	r2, r7, #16
 800125c:	f107 0314 	add.w	r3, r7, #20
 8001260:	4611      	mov	r1, r2
 8001262:	4618      	mov	r0, r3
 8001264:	f001 f924 	bl	80024b0 <HAL_RCC_GetClockConfig>

  /* Compute TIM4 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8001268:	f001 f8fa 	bl	8002460 <HAL_RCC_GetPCLK1Freq>
 800126c:	4603      	mov	r3, r0
 800126e:	005b      	lsls	r3, r3, #1
 8001270:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001272:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001274:	4a13      	ldr	r2, [pc, #76]	; (80012c4 <HAL_InitTick+0xa4>)
 8001276:	fba2 2303 	umull	r2, r3, r2, r3
 800127a:	0c9b      	lsrs	r3, r3, #18
 800127c:	3b01      	subs	r3, #1
 800127e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8001280:	4b11      	ldr	r3, [pc, #68]	; (80012c8 <HAL_InitTick+0xa8>)
 8001282:	4a12      	ldr	r2, [pc, #72]	; (80012cc <HAL_InitTick+0xac>)
 8001284:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 8001286:	4b10      	ldr	r3, [pc, #64]	; (80012c8 <HAL_InitTick+0xa8>)
 8001288:	f240 32e7 	movw	r2, #999	; 0x3e7
 800128c:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 800128e:	4a0e      	ldr	r2, [pc, #56]	; (80012c8 <HAL_InitTick+0xa8>)
 8001290:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001292:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8001294:	4b0c      	ldr	r3, [pc, #48]	; (80012c8 <HAL_InitTick+0xa8>)
 8001296:	2200      	movs	r2, #0
 8001298:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800129a:	4b0b      	ldr	r3, [pc, #44]	; (80012c8 <HAL_InitTick+0xa8>)
 800129c:	2200      	movs	r2, #0
 800129e:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 80012a0:	4809      	ldr	r0, [pc, #36]	; (80012c8 <HAL_InitTick+0xa8>)
 80012a2:	f002 f85b 	bl	800335c <HAL_TIM_Base_Init>
 80012a6:	4603      	mov	r3, r0
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d104      	bne.n	80012b6 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
 80012ac:	4806      	ldr	r0, [pc, #24]	; (80012c8 <HAL_InitTick+0xa8>)
 80012ae:	f002 f8ad 	bl	800340c <HAL_TIM_Base_Start_IT>
 80012b2:	4603      	mov	r3, r0
 80012b4:	e000      	b.n	80012b8 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 80012b6:	2301      	movs	r3, #1
}
 80012b8:	4618      	mov	r0, r3
 80012ba:	3730      	adds	r7, #48	; 0x30
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	40021000 	.word	0x40021000
 80012c4:	431bde83 	.word	0x431bde83
 80012c8:	2000459c 	.word	0x2000459c
 80012cc:	40000800 	.word	0x40000800

080012d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012d0:	b480      	push	{r7}
 80012d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80012d4:	e7fe      	b.n	80012d4 <NMI_Handler+0x4>

080012d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012d6:	b480      	push	{r7}
 80012d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012da:	e7fe      	b.n	80012da <HardFault_Handler+0x4>

080012dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012dc:	b480      	push	{r7}
 80012de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012e0:	e7fe      	b.n	80012e0 <MemManage_Handler+0x4>

080012e2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012e2:	b480      	push	{r7}
 80012e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012e6:	e7fe      	b.n	80012e6 <BusFault_Handler+0x4>

080012e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012e8:	b480      	push	{r7}
 80012ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012ec:	e7fe      	b.n	80012ec <UsageFault_Handler+0x4>

080012ee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012ee:	b480      	push	{r7}
 80012f0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012f2:	bf00      	nop
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bc80      	pop	{r7}
 80012f8:	4770      	bx	lr
	...

080012fc <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001300:	4802      	ldr	r0, [pc, #8]	; (800130c <TIM4_IRQHandler+0x10>)
 8001302:	f002 f8d5 	bl	80034b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001306:	bf00      	nop
 8001308:	bd80      	pop	{r7, pc}
 800130a:	bf00      	nop
 800130c:	2000459c 	.word	0x2000459c

08001310 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8001314:	4802      	ldr	r0, [pc, #8]	; (8001320 <SPI2_IRQHandler+0x10>)
 8001316:	f001 fb8b 	bl	8002a30 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 800131a:	bf00      	nop
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	200044b0 	.word	0x200044b0

08001324 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001328:	4802      	ldr	r0, [pc, #8]	; (8001334 <USART2_IRQHandler+0x10>)
 800132a:	f002 fbf1 	bl	8003b10 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800132e:	bf00      	nop
 8001330:	bd80      	pop	{r7, pc}
 8001332:	bf00      	nop
 8001334:	20004530 	.word	0x20004530

08001338 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 800133c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001340:	f000 fca2 	bl	8001c88 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001344:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001348:	f000 fc9e 	bl	8001c88 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800134c:	bf00      	nop
 800134e:	bd80      	pop	{r7, pc}

08001350 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b086      	sub	sp, #24
 8001354:	af00      	add	r7, sp, #0
 8001356:	60f8      	str	r0, [r7, #12]
 8001358:	60b9      	str	r1, [r7, #8]
 800135a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800135c:	2300      	movs	r3, #0
 800135e:	617b      	str	r3, [r7, #20]
 8001360:	e00a      	b.n	8001378 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001362:	f3af 8000 	nop.w
 8001366:	4601      	mov	r1, r0
 8001368:	68bb      	ldr	r3, [r7, #8]
 800136a:	1c5a      	adds	r2, r3, #1
 800136c:	60ba      	str	r2, [r7, #8]
 800136e:	b2ca      	uxtb	r2, r1
 8001370:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001372:	697b      	ldr	r3, [r7, #20]
 8001374:	3301      	adds	r3, #1
 8001376:	617b      	str	r3, [r7, #20]
 8001378:	697a      	ldr	r2, [r7, #20]
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	429a      	cmp	r2, r3
 800137e:	dbf0      	blt.n	8001362 <_read+0x12>
	}

return len;
 8001380:	687b      	ldr	r3, [r7, #4]
}
 8001382:	4618      	mov	r0, r3
 8001384:	3718      	adds	r7, #24
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}

0800138a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800138a:	b580      	push	{r7, lr}
 800138c:	b086      	sub	sp, #24
 800138e:	af00      	add	r7, sp, #0
 8001390:	60f8      	str	r0, [r7, #12]
 8001392:	60b9      	str	r1, [r7, #8]
 8001394:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001396:	2300      	movs	r3, #0
 8001398:	617b      	str	r3, [r7, #20]
 800139a:	e009      	b.n	80013b0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800139c:	68bb      	ldr	r3, [r7, #8]
 800139e:	1c5a      	adds	r2, r3, #1
 80013a0:	60ba      	str	r2, [r7, #8]
 80013a2:	781b      	ldrb	r3, [r3, #0]
 80013a4:	4618      	mov	r0, r3
 80013a6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013aa:	697b      	ldr	r3, [r7, #20]
 80013ac:	3301      	adds	r3, #1
 80013ae:	617b      	str	r3, [r7, #20]
 80013b0:	697a      	ldr	r2, [r7, #20]
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	429a      	cmp	r2, r3
 80013b6:	dbf1      	blt.n	800139c <_write+0x12>
	}
	return len;
 80013b8:	687b      	ldr	r3, [r7, #4]
}
 80013ba:	4618      	mov	r0, r3
 80013bc:	3718      	adds	r7, #24
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}

080013c2 <_close>:

int _close(int file)
{
 80013c2:	b480      	push	{r7}
 80013c4:	b083      	sub	sp, #12
 80013c6:	af00      	add	r7, sp, #0
 80013c8:	6078      	str	r0, [r7, #4]
	return -1;
 80013ca:	f04f 33ff 	mov.w	r3, #4294967295
}
 80013ce:	4618      	mov	r0, r3
 80013d0:	370c      	adds	r7, #12
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bc80      	pop	{r7}
 80013d6:	4770      	bx	lr

080013d8 <_lseek>:
{
	return 1;
}

int _lseek(int file, int ptr, int dir)
{
 80013d8:	b480      	push	{r7}
 80013da:	b085      	sub	sp, #20
 80013dc:	af00      	add	r7, sp, #0
 80013de:	60f8      	str	r0, [r7, #12]
 80013e0:	60b9      	str	r1, [r7, #8]
 80013e2:	607a      	str	r2, [r7, #4]
	return 0;
 80013e4:	2300      	movs	r3, #0
}
 80013e6:	4618      	mov	r0, r3
 80013e8:	3714      	adds	r7, #20
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bc80      	pop	{r7}
 80013ee:	4770      	bx	lr

080013f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b086      	sub	sp, #24
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80013f8:	4a14      	ldr	r2, [pc, #80]	; (800144c <_sbrk+0x5c>)
 80013fa:	4b15      	ldr	r3, [pc, #84]	; (8001450 <_sbrk+0x60>)
 80013fc:	1ad3      	subs	r3, r2, r3
 80013fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001400:	697b      	ldr	r3, [r7, #20]
 8001402:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001404:	4b13      	ldr	r3, [pc, #76]	; (8001454 <_sbrk+0x64>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	2b00      	cmp	r3, #0
 800140a:	d102      	bne.n	8001412 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800140c:	4b11      	ldr	r3, [pc, #68]	; (8001454 <_sbrk+0x64>)
 800140e:	4a12      	ldr	r2, [pc, #72]	; (8001458 <_sbrk+0x68>)
 8001410:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001412:	4b10      	ldr	r3, [pc, #64]	; (8001454 <_sbrk+0x64>)
 8001414:	681a      	ldr	r2, [r3, #0]
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	4413      	add	r3, r2
 800141a:	693a      	ldr	r2, [r7, #16]
 800141c:	429a      	cmp	r2, r3
 800141e:	d207      	bcs.n	8001430 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001420:	f006 f8e4 	bl	80075ec <__errno>
 8001424:	4603      	mov	r3, r0
 8001426:	220c      	movs	r2, #12
 8001428:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800142a:	f04f 33ff 	mov.w	r3, #4294967295
 800142e:	e009      	b.n	8001444 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001430:	4b08      	ldr	r3, [pc, #32]	; (8001454 <_sbrk+0x64>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001436:	4b07      	ldr	r3, [pc, #28]	; (8001454 <_sbrk+0x64>)
 8001438:	681a      	ldr	r2, [r3, #0]
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	4413      	add	r3, r2
 800143e:	4a05      	ldr	r2, [pc, #20]	; (8001454 <_sbrk+0x64>)
 8001440:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001442:	68fb      	ldr	r3, [r7, #12]
}
 8001444:	4618      	mov	r0, r3
 8001446:	3718      	adds	r7, #24
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}
 800144c:	20005000 	.word	0x20005000
 8001450:	00000500 	.word	0x00000500
 8001454:	20000348 	.word	0x20000348
 8001458:	20004600 	.word	0x20004600

0800145c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800145c:	b480      	push	{r7}
 800145e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001460:	bf00      	nop
 8001462:	46bd      	mov	sp, r7
 8001464:	bc80      	pop	{r7}
 8001466:	4770      	bx	lr

08001468 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001468:	480c      	ldr	r0, [pc, #48]	; (800149c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800146a:	490d      	ldr	r1, [pc, #52]	; (80014a0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800146c:	4a0d      	ldr	r2, [pc, #52]	; (80014a4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800146e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001470:	e002      	b.n	8001478 <LoopCopyDataInit>

08001472 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001472:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001474:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001476:	3304      	adds	r3, #4

08001478 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001478:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800147a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800147c:	d3f9      	bcc.n	8001472 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800147e:	4a0a      	ldr	r2, [pc, #40]	; (80014a8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001480:	4c0a      	ldr	r4, [pc, #40]	; (80014ac <LoopFillZerobss+0x22>)
  movs r3, #0
 8001482:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001484:	e001      	b.n	800148a <LoopFillZerobss>

08001486 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001486:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001488:	3204      	adds	r2, #4

0800148a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800148a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800148c:	d3fb      	bcc.n	8001486 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800148e:	f7ff ffe5 	bl	800145c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001492:	f006 f9a7 	bl	80077e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001496:	f7ff fb73 	bl	8000b80 <main>
  bx lr
 800149a:	4770      	bx	lr
  ldr r0, =_sdata
 800149c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014a0:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 80014a4:	08008a98 	.word	0x08008a98
  ldr r2, =_sbss
 80014a8:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 80014ac:	200045fc 	.word	0x200045fc

080014b0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80014b0:	e7fe      	b.n	80014b0 <ADC1_2_IRQHandler>
	...

080014b4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014b8:	4b08      	ldr	r3, [pc, #32]	; (80014dc <HAL_Init+0x28>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	4a07      	ldr	r2, [pc, #28]	; (80014dc <HAL_Init+0x28>)
 80014be:	f043 0310 	orr.w	r3, r3, #16
 80014c2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014c4:	2003      	movs	r0, #3
 80014c6:	f000 f8d1 	bl	800166c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014ca:	200f      	movs	r0, #15
 80014cc:	f7ff fea8 	bl	8001220 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014d0:	f7ff fdd4 	bl	800107c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014d4:	2300      	movs	r3, #0
}
 80014d6:	4618      	mov	r0, r3
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	40022000 	.word	0x40022000

080014e0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014e0:	b480      	push	{r7}
 80014e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014e4:	4b05      	ldr	r3, [pc, #20]	; (80014fc <HAL_IncTick+0x1c>)
 80014e6:	781b      	ldrb	r3, [r3, #0]
 80014e8:	461a      	mov	r2, r3
 80014ea:	4b05      	ldr	r3, [pc, #20]	; (8001500 <HAL_IncTick+0x20>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	4413      	add	r3, r2
 80014f0:	4a03      	ldr	r2, [pc, #12]	; (8001500 <HAL_IncTick+0x20>)
 80014f2:	6013      	str	r3, [r2, #0]
}
 80014f4:	bf00      	nop
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bc80      	pop	{r7}
 80014fa:	4770      	bx	lr
 80014fc:	20000008 	.word	0x20000008
 8001500:	200045e4 	.word	0x200045e4

08001504 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001504:	b480      	push	{r7}
 8001506:	af00      	add	r7, sp, #0
  return uwTick;
 8001508:	4b02      	ldr	r3, [pc, #8]	; (8001514 <HAL_GetTick+0x10>)
 800150a:	681b      	ldr	r3, [r3, #0]
}
 800150c:	4618      	mov	r0, r3
 800150e:	46bd      	mov	sp, r7
 8001510:	bc80      	pop	{r7}
 8001512:	4770      	bx	lr
 8001514:	200045e4 	.word	0x200045e4

08001518 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001518:	b480      	push	{r7}
 800151a:	b085      	sub	sp, #20
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	f003 0307 	and.w	r3, r3, #7
 8001526:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001528:	4b0c      	ldr	r3, [pc, #48]	; (800155c <__NVIC_SetPriorityGrouping+0x44>)
 800152a:	68db      	ldr	r3, [r3, #12]
 800152c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800152e:	68ba      	ldr	r2, [r7, #8]
 8001530:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001534:	4013      	ands	r3, r2
 8001536:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800153c:	68bb      	ldr	r3, [r7, #8]
 800153e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001540:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001544:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001548:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800154a:	4a04      	ldr	r2, [pc, #16]	; (800155c <__NVIC_SetPriorityGrouping+0x44>)
 800154c:	68bb      	ldr	r3, [r7, #8]
 800154e:	60d3      	str	r3, [r2, #12]
}
 8001550:	bf00      	nop
 8001552:	3714      	adds	r7, #20
 8001554:	46bd      	mov	sp, r7
 8001556:	bc80      	pop	{r7}
 8001558:	4770      	bx	lr
 800155a:	bf00      	nop
 800155c:	e000ed00 	.word	0xe000ed00

08001560 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001560:	b480      	push	{r7}
 8001562:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001564:	4b04      	ldr	r3, [pc, #16]	; (8001578 <__NVIC_GetPriorityGrouping+0x18>)
 8001566:	68db      	ldr	r3, [r3, #12]
 8001568:	0a1b      	lsrs	r3, r3, #8
 800156a:	f003 0307 	and.w	r3, r3, #7
}
 800156e:	4618      	mov	r0, r3
 8001570:	46bd      	mov	sp, r7
 8001572:	bc80      	pop	{r7}
 8001574:	4770      	bx	lr
 8001576:	bf00      	nop
 8001578:	e000ed00 	.word	0xe000ed00

0800157c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800157c:	b480      	push	{r7}
 800157e:	b083      	sub	sp, #12
 8001580:	af00      	add	r7, sp, #0
 8001582:	4603      	mov	r3, r0
 8001584:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001586:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800158a:	2b00      	cmp	r3, #0
 800158c:	db0b      	blt.n	80015a6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800158e:	79fb      	ldrb	r3, [r7, #7]
 8001590:	f003 021f 	and.w	r2, r3, #31
 8001594:	4906      	ldr	r1, [pc, #24]	; (80015b0 <__NVIC_EnableIRQ+0x34>)
 8001596:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800159a:	095b      	lsrs	r3, r3, #5
 800159c:	2001      	movs	r0, #1
 800159e:	fa00 f202 	lsl.w	r2, r0, r2
 80015a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80015a6:	bf00      	nop
 80015a8:	370c      	adds	r7, #12
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bc80      	pop	{r7}
 80015ae:	4770      	bx	lr
 80015b0:	e000e100 	.word	0xe000e100

080015b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015b4:	b480      	push	{r7}
 80015b6:	b083      	sub	sp, #12
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	4603      	mov	r3, r0
 80015bc:	6039      	str	r1, [r7, #0]
 80015be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	db0a      	blt.n	80015de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015c8:	683b      	ldr	r3, [r7, #0]
 80015ca:	b2da      	uxtb	r2, r3
 80015cc:	490c      	ldr	r1, [pc, #48]	; (8001600 <__NVIC_SetPriority+0x4c>)
 80015ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015d2:	0112      	lsls	r2, r2, #4
 80015d4:	b2d2      	uxtb	r2, r2
 80015d6:	440b      	add	r3, r1
 80015d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015dc:	e00a      	b.n	80015f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	b2da      	uxtb	r2, r3
 80015e2:	4908      	ldr	r1, [pc, #32]	; (8001604 <__NVIC_SetPriority+0x50>)
 80015e4:	79fb      	ldrb	r3, [r7, #7]
 80015e6:	f003 030f 	and.w	r3, r3, #15
 80015ea:	3b04      	subs	r3, #4
 80015ec:	0112      	lsls	r2, r2, #4
 80015ee:	b2d2      	uxtb	r2, r2
 80015f0:	440b      	add	r3, r1
 80015f2:	761a      	strb	r2, [r3, #24]
}
 80015f4:	bf00      	nop
 80015f6:	370c      	adds	r7, #12
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bc80      	pop	{r7}
 80015fc:	4770      	bx	lr
 80015fe:	bf00      	nop
 8001600:	e000e100 	.word	0xe000e100
 8001604:	e000ed00 	.word	0xe000ed00

08001608 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001608:	b480      	push	{r7}
 800160a:	b089      	sub	sp, #36	; 0x24
 800160c:	af00      	add	r7, sp, #0
 800160e:	60f8      	str	r0, [r7, #12]
 8001610:	60b9      	str	r1, [r7, #8]
 8001612:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	f003 0307 	and.w	r3, r3, #7
 800161a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800161c:	69fb      	ldr	r3, [r7, #28]
 800161e:	f1c3 0307 	rsb	r3, r3, #7
 8001622:	2b04      	cmp	r3, #4
 8001624:	bf28      	it	cs
 8001626:	2304      	movcs	r3, #4
 8001628:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800162a:	69fb      	ldr	r3, [r7, #28]
 800162c:	3304      	adds	r3, #4
 800162e:	2b06      	cmp	r3, #6
 8001630:	d902      	bls.n	8001638 <NVIC_EncodePriority+0x30>
 8001632:	69fb      	ldr	r3, [r7, #28]
 8001634:	3b03      	subs	r3, #3
 8001636:	e000      	b.n	800163a <NVIC_EncodePriority+0x32>
 8001638:	2300      	movs	r3, #0
 800163a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800163c:	f04f 32ff 	mov.w	r2, #4294967295
 8001640:	69bb      	ldr	r3, [r7, #24]
 8001642:	fa02 f303 	lsl.w	r3, r2, r3
 8001646:	43da      	mvns	r2, r3
 8001648:	68bb      	ldr	r3, [r7, #8]
 800164a:	401a      	ands	r2, r3
 800164c:	697b      	ldr	r3, [r7, #20]
 800164e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001650:	f04f 31ff 	mov.w	r1, #4294967295
 8001654:	697b      	ldr	r3, [r7, #20]
 8001656:	fa01 f303 	lsl.w	r3, r1, r3
 800165a:	43d9      	mvns	r1, r3
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001660:	4313      	orrs	r3, r2
         );
}
 8001662:	4618      	mov	r0, r3
 8001664:	3724      	adds	r7, #36	; 0x24
 8001666:	46bd      	mov	sp, r7
 8001668:	bc80      	pop	{r7}
 800166a:	4770      	bx	lr

0800166c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b082      	sub	sp, #8
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001674:	6878      	ldr	r0, [r7, #4]
 8001676:	f7ff ff4f 	bl	8001518 <__NVIC_SetPriorityGrouping>
}
 800167a:	bf00      	nop
 800167c:	3708      	adds	r7, #8
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}

08001682 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001682:	b580      	push	{r7, lr}
 8001684:	b086      	sub	sp, #24
 8001686:	af00      	add	r7, sp, #0
 8001688:	4603      	mov	r3, r0
 800168a:	60b9      	str	r1, [r7, #8]
 800168c:	607a      	str	r2, [r7, #4]
 800168e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001690:	2300      	movs	r3, #0
 8001692:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001694:	f7ff ff64 	bl	8001560 <__NVIC_GetPriorityGrouping>
 8001698:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800169a:	687a      	ldr	r2, [r7, #4]
 800169c:	68b9      	ldr	r1, [r7, #8]
 800169e:	6978      	ldr	r0, [r7, #20]
 80016a0:	f7ff ffb2 	bl	8001608 <NVIC_EncodePriority>
 80016a4:	4602      	mov	r2, r0
 80016a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016aa:	4611      	mov	r1, r2
 80016ac:	4618      	mov	r0, r3
 80016ae:	f7ff ff81 	bl	80015b4 <__NVIC_SetPriority>
}
 80016b2:	bf00      	nop
 80016b4:	3718      	adds	r7, #24
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd80      	pop	{r7, pc}

080016ba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016ba:	b580      	push	{r7, lr}
 80016bc:	b082      	sub	sp, #8
 80016be:	af00      	add	r7, sp, #0
 80016c0:	4603      	mov	r3, r0
 80016c2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80016c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016c8:	4618      	mov	r0, r3
 80016ca:	f7ff ff57 	bl	800157c <__NVIC_EnableIRQ>
}
 80016ce:	bf00      	nop
 80016d0:	3708      	adds	r7, #8
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}

080016d6 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80016d6:	b580      	push	{r7, lr}
 80016d8:	b086      	sub	sp, #24
 80016da:	af00      	add	r7, sp, #0
 80016dc:	60f8      	str	r0, [r7, #12]
 80016de:	60b9      	str	r1, [r7, #8]
 80016e0:	607a      	str	r2, [r7, #4]
 80016e2:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80016e4:	2300      	movs	r3, #0
 80016e6:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	f893 3020 	ldrb.w	r3, [r3, #32]
 80016ee:	2b01      	cmp	r3, #1
 80016f0:	d101      	bne.n	80016f6 <HAL_DMA_Start_IT+0x20>
 80016f2:	2302      	movs	r3, #2
 80016f4:	e04a      	b.n	800178c <HAL_DMA_Start_IT+0xb6>
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	2201      	movs	r2, #1
 80016fa:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001704:	2b01      	cmp	r3, #1
 8001706:	d13a      	bne.n	800177e <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	2202      	movs	r2, #2
 800170c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	2200      	movs	r2, #0
 8001714:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	681a      	ldr	r2, [r3, #0]
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	f022 0201 	bic.w	r2, r2, #1
 8001724:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001726:	683b      	ldr	r3, [r7, #0]
 8001728:	687a      	ldr	r2, [r7, #4]
 800172a:	68b9      	ldr	r1, [r7, #8]
 800172c:	68f8      	ldr	r0, [r7, #12]
 800172e:	f000 f8e1 	bl	80018f4 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001736:	2b00      	cmp	r3, #0
 8001738:	d008      	beq.n	800174c <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	681a      	ldr	r2, [r3, #0]
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	f042 020e 	orr.w	r2, r2, #14
 8001748:	601a      	str	r2, [r3, #0]
 800174a:	e00f      	b.n	800176c <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	681a      	ldr	r2, [r3, #0]
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	f022 0204 	bic.w	r2, r2, #4
 800175a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	681a      	ldr	r2, [r3, #0]
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f042 020a 	orr.w	r2, r2, #10
 800176a:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	681a      	ldr	r2, [r3, #0]
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	f042 0201 	orr.w	r2, r2, #1
 800177a:	601a      	str	r2, [r3, #0]
 800177c:	e005      	b.n	800178a <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	2200      	movs	r2, #0
 8001782:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001786:	2302      	movs	r3, #2
 8001788:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 800178a:	7dfb      	ldrb	r3, [r7, #23]
}
 800178c:	4618      	mov	r0, r3
 800178e:	3718      	adds	r7, #24
 8001790:	46bd      	mov	sp, r7
 8001792:	bd80      	pop	{r7, pc}

08001794 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001794:	b480      	push	{r7}
 8001796:	b085      	sub	sp, #20
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800179c:	2300      	movs	r3, #0
 800179e:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80017a6:	2b02      	cmp	r3, #2
 80017a8:	d008      	beq.n	80017bc <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	2204      	movs	r2, #4
 80017ae:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	2200      	movs	r2, #0
 80017b4:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80017b8:	2301      	movs	r3, #1
 80017ba:	e020      	b.n	80017fe <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	681a      	ldr	r2, [r3, #0]
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	f022 020e 	bic.w	r2, r2, #14
 80017ca:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	681a      	ldr	r2, [r3, #0]
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f022 0201 	bic.w	r2, r2, #1
 80017da:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017e4:	2101      	movs	r1, #1
 80017e6:	fa01 f202 	lsl.w	r2, r1, r2
 80017ea:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	2201      	movs	r2, #1
 80017f0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	2200      	movs	r2, #0
 80017f8:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80017fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80017fe:	4618      	mov	r0, r3
 8001800:	3714      	adds	r7, #20
 8001802:	46bd      	mov	sp, r7
 8001804:	bc80      	pop	{r7}
 8001806:	4770      	bx	lr

08001808 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001808:	b580      	push	{r7, lr}
 800180a:	b084      	sub	sp, #16
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001810:	2300      	movs	r3, #0
 8001812:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800181a:	2b02      	cmp	r3, #2
 800181c:	d005      	beq.n	800182a <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	2204      	movs	r2, #4
 8001822:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001824:	2301      	movs	r3, #1
 8001826:	73fb      	strb	r3, [r7, #15]
 8001828:	e051      	b.n	80018ce <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	681a      	ldr	r2, [r3, #0]
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	f022 020e 	bic.w	r2, r2, #14
 8001838:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	681a      	ldr	r2, [r3, #0]
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f022 0201 	bic.w	r2, r2, #1
 8001848:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	4a22      	ldr	r2, [pc, #136]	; (80018d8 <HAL_DMA_Abort_IT+0xd0>)
 8001850:	4293      	cmp	r3, r2
 8001852:	d029      	beq.n	80018a8 <HAL_DMA_Abort_IT+0xa0>
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	4a20      	ldr	r2, [pc, #128]	; (80018dc <HAL_DMA_Abort_IT+0xd4>)
 800185a:	4293      	cmp	r3, r2
 800185c:	d022      	beq.n	80018a4 <HAL_DMA_Abort_IT+0x9c>
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	4a1f      	ldr	r2, [pc, #124]	; (80018e0 <HAL_DMA_Abort_IT+0xd8>)
 8001864:	4293      	cmp	r3, r2
 8001866:	d01a      	beq.n	800189e <HAL_DMA_Abort_IT+0x96>
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	4a1d      	ldr	r2, [pc, #116]	; (80018e4 <HAL_DMA_Abort_IT+0xdc>)
 800186e:	4293      	cmp	r3, r2
 8001870:	d012      	beq.n	8001898 <HAL_DMA_Abort_IT+0x90>
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	4a1c      	ldr	r2, [pc, #112]	; (80018e8 <HAL_DMA_Abort_IT+0xe0>)
 8001878:	4293      	cmp	r3, r2
 800187a:	d00a      	beq.n	8001892 <HAL_DMA_Abort_IT+0x8a>
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	4a1a      	ldr	r2, [pc, #104]	; (80018ec <HAL_DMA_Abort_IT+0xe4>)
 8001882:	4293      	cmp	r3, r2
 8001884:	d102      	bne.n	800188c <HAL_DMA_Abort_IT+0x84>
 8001886:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800188a:	e00e      	b.n	80018aa <HAL_DMA_Abort_IT+0xa2>
 800188c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001890:	e00b      	b.n	80018aa <HAL_DMA_Abort_IT+0xa2>
 8001892:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001896:	e008      	b.n	80018aa <HAL_DMA_Abort_IT+0xa2>
 8001898:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800189c:	e005      	b.n	80018aa <HAL_DMA_Abort_IT+0xa2>
 800189e:	f44f 7380 	mov.w	r3, #256	; 0x100
 80018a2:	e002      	b.n	80018aa <HAL_DMA_Abort_IT+0xa2>
 80018a4:	2310      	movs	r3, #16
 80018a6:	e000      	b.n	80018aa <HAL_DMA_Abort_IT+0xa2>
 80018a8:	2301      	movs	r3, #1
 80018aa:	4a11      	ldr	r2, [pc, #68]	; (80018f0 <HAL_DMA_Abort_IT+0xe8>)
 80018ac:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	2201      	movs	r2, #1
 80018b2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	2200      	movs	r2, #0
 80018ba:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d003      	beq.n	80018ce <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018ca:	6878      	ldr	r0, [r7, #4]
 80018cc:	4798      	blx	r3
    } 
  }
  return status;
 80018ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80018d0:	4618      	mov	r0, r3
 80018d2:	3710      	adds	r7, #16
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}
 80018d8:	40020008 	.word	0x40020008
 80018dc:	4002001c 	.word	0x4002001c
 80018e0:	40020030 	.word	0x40020030
 80018e4:	40020044 	.word	0x40020044
 80018e8:	40020058 	.word	0x40020058
 80018ec:	4002006c 	.word	0x4002006c
 80018f0:	40020000 	.word	0x40020000

080018f4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80018f4:	b480      	push	{r7}
 80018f6:	b085      	sub	sp, #20
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	60f8      	str	r0, [r7, #12]
 80018fc:	60b9      	str	r1, [r7, #8]
 80018fe:	607a      	str	r2, [r7, #4]
 8001900:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800190a:	2101      	movs	r1, #1
 800190c:	fa01 f202 	lsl.w	r2, r1, r2
 8001910:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	683a      	ldr	r2, [r7, #0]
 8001918:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	685b      	ldr	r3, [r3, #4]
 800191e:	2b10      	cmp	r3, #16
 8001920:	d108      	bne.n	8001934 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	687a      	ldr	r2, [r7, #4]
 8001928:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	68ba      	ldr	r2, [r7, #8]
 8001930:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001932:	e007      	b.n	8001944 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	68ba      	ldr	r2, [r7, #8]
 800193a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	687a      	ldr	r2, [r7, #4]
 8001942:	60da      	str	r2, [r3, #12]
}
 8001944:	bf00      	nop
 8001946:	3714      	adds	r7, #20
 8001948:	46bd      	mov	sp, r7
 800194a:	bc80      	pop	{r7}
 800194c:	4770      	bx	lr
	...

08001950 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001950:	b480      	push	{r7}
 8001952:	b08b      	sub	sp, #44	; 0x2c
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
 8001958:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800195a:	2300      	movs	r3, #0
 800195c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800195e:	2300      	movs	r3, #0
 8001960:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001962:	e169      	b.n	8001c38 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001964:	2201      	movs	r2, #1
 8001966:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001968:	fa02 f303 	lsl.w	r3, r2, r3
 800196c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800196e:	683b      	ldr	r3, [r7, #0]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	69fa      	ldr	r2, [r7, #28]
 8001974:	4013      	ands	r3, r2
 8001976:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001978:	69ba      	ldr	r2, [r7, #24]
 800197a:	69fb      	ldr	r3, [r7, #28]
 800197c:	429a      	cmp	r2, r3
 800197e:	f040 8158 	bne.w	8001c32 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	685b      	ldr	r3, [r3, #4]
 8001986:	4a9a      	ldr	r2, [pc, #616]	; (8001bf0 <HAL_GPIO_Init+0x2a0>)
 8001988:	4293      	cmp	r3, r2
 800198a:	d05e      	beq.n	8001a4a <HAL_GPIO_Init+0xfa>
 800198c:	4a98      	ldr	r2, [pc, #608]	; (8001bf0 <HAL_GPIO_Init+0x2a0>)
 800198e:	4293      	cmp	r3, r2
 8001990:	d875      	bhi.n	8001a7e <HAL_GPIO_Init+0x12e>
 8001992:	4a98      	ldr	r2, [pc, #608]	; (8001bf4 <HAL_GPIO_Init+0x2a4>)
 8001994:	4293      	cmp	r3, r2
 8001996:	d058      	beq.n	8001a4a <HAL_GPIO_Init+0xfa>
 8001998:	4a96      	ldr	r2, [pc, #600]	; (8001bf4 <HAL_GPIO_Init+0x2a4>)
 800199a:	4293      	cmp	r3, r2
 800199c:	d86f      	bhi.n	8001a7e <HAL_GPIO_Init+0x12e>
 800199e:	4a96      	ldr	r2, [pc, #600]	; (8001bf8 <HAL_GPIO_Init+0x2a8>)
 80019a0:	4293      	cmp	r3, r2
 80019a2:	d052      	beq.n	8001a4a <HAL_GPIO_Init+0xfa>
 80019a4:	4a94      	ldr	r2, [pc, #592]	; (8001bf8 <HAL_GPIO_Init+0x2a8>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d869      	bhi.n	8001a7e <HAL_GPIO_Init+0x12e>
 80019aa:	4a94      	ldr	r2, [pc, #592]	; (8001bfc <HAL_GPIO_Init+0x2ac>)
 80019ac:	4293      	cmp	r3, r2
 80019ae:	d04c      	beq.n	8001a4a <HAL_GPIO_Init+0xfa>
 80019b0:	4a92      	ldr	r2, [pc, #584]	; (8001bfc <HAL_GPIO_Init+0x2ac>)
 80019b2:	4293      	cmp	r3, r2
 80019b4:	d863      	bhi.n	8001a7e <HAL_GPIO_Init+0x12e>
 80019b6:	4a92      	ldr	r2, [pc, #584]	; (8001c00 <HAL_GPIO_Init+0x2b0>)
 80019b8:	4293      	cmp	r3, r2
 80019ba:	d046      	beq.n	8001a4a <HAL_GPIO_Init+0xfa>
 80019bc:	4a90      	ldr	r2, [pc, #576]	; (8001c00 <HAL_GPIO_Init+0x2b0>)
 80019be:	4293      	cmp	r3, r2
 80019c0:	d85d      	bhi.n	8001a7e <HAL_GPIO_Init+0x12e>
 80019c2:	2b12      	cmp	r3, #18
 80019c4:	d82a      	bhi.n	8001a1c <HAL_GPIO_Init+0xcc>
 80019c6:	2b12      	cmp	r3, #18
 80019c8:	d859      	bhi.n	8001a7e <HAL_GPIO_Init+0x12e>
 80019ca:	a201      	add	r2, pc, #4	; (adr r2, 80019d0 <HAL_GPIO_Init+0x80>)
 80019cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019d0:	08001a4b 	.word	0x08001a4b
 80019d4:	08001a25 	.word	0x08001a25
 80019d8:	08001a37 	.word	0x08001a37
 80019dc:	08001a79 	.word	0x08001a79
 80019e0:	08001a7f 	.word	0x08001a7f
 80019e4:	08001a7f 	.word	0x08001a7f
 80019e8:	08001a7f 	.word	0x08001a7f
 80019ec:	08001a7f 	.word	0x08001a7f
 80019f0:	08001a7f 	.word	0x08001a7f
 80019f4:	08001a7f 	.word	0x08001a7f
 80019f8:	08001a7f 	.word	0x08001a7f
 80019fc:	08001a7f 	.word	0x08001a7f
 8001a00:	08001a7f 	.word	0x08001a7f
 8001a04:	08001a7f 	.word	0x08001a7f
 8001a08:	08001a7f 	.word	0x08001a7f
 8001a0c:	08001a7f 	.word	0x08001a7f
 8001a10:	08001a7f 	.word	0x08001a7f
 8001a14:	08001a2d 	.word	0x08001a2d
 8001a18:	08001a41 	.word	0x08001a41
 8001a1c:	4a79      	ldr	r2, [pc, #484]	; (8001c04 <HAL_GPIO_Init+0x2b4>)
 8001a1e:	4293      	cmp	r3, r2
 8001a20:	d013      	beq.n	8001a4a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001a22:	e02c      	b.n	8001a7e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	68db      	ldr	r3, [r3, #12]
 8001a28:	623b      	str	r3, [r7, #32]
          break;
 8001a2a:	e029      	b.n	8001a80 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001a2c:	683b      	ldr	r3, [r7, #0]
 8001a2e:	68db      	ldr	r3, [r3, #12]
 8001a30:	3304      	adds	r3, #4
 8001a32:	623b      	str	r3, [r7, #32]
          break;
 8001a34:	e024      	b.n	8001a80 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	68db      	ldr	r3, [r3, #12]
 8001a3a:	3308      	adds	r3, #8
 8001a3c:	623b      	str	r3, [r7, #32]
          break;
 8001a3e:	e01f      	b.n	8001a80 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	68db      	ldr	r3, [r3, #12]
 8001a44:	330c      	adds	r3, #12
 8001a46:	623b      	str	r3, [r7, #32]
          break;
 8001a48:	e01a      	b.n	8001a80 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001a4a:	683b      	ldr	r3, [r7, #0]
 8001a4c:	689b      	ldr	r3, [r3, #8]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d102      	bne.n	8001a58 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001a52:	2304      	movs	r3, #4
 8001a54:	623b      	str	r3, [r7, #32]
          break;
 8001a56:	e013      	b.n	8001a80 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001a58:	683b      	ldr	r3, [r7, #0]
 8001a5a:	689b      	ldr	r3, [r3, #8]
 8001a5c:	2b01      	cmp	r3, #1
 8001a5e:	d105      	bne.n	8001a6c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001a60:	2308      	movs	r3, #8
 8001a62:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	69fa      	ldr	r2, [r7, #28]
 8001a68:	611a      	str	r2, [r3, #16]
          break;
 8001a6a:	e009      	b.n	8001a80 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001a6c:	2308      	movs	r3, #8
 8001a6e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	69fa      	ldr	r2, [r7, #28]
 8001a74:	615a      	str	r2, [r3, #20]
          break;
 8001a76:	e003      	b.n	8001a80 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	623b      	str	r3, [r7, #32]
          break;
 8001a7c:	e000      	b.n	8001a80 <HAL_GPIO_Init+0x130>
          break;
 8001a7e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001a80:	69bb      	ldr	r3, [r7, #24]
 8001a82:	2bff      	cmp	r3, #255	; 0xff
 8001a84:	d801      	bhi.n	8001a8a <HAL_GPIO_Init+0x13a>
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	e001      	b.n	8001a8e <HAL_GPIO_Init+0x13e>
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	3304      	adds	r3, #4
 8001a8e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001a90:	69bb      	ldr	r3, [r7, #24]
 8001a92:	2bff      	cmp	r3, #255	; 0xff
 8001a94:	d802      	bhi.n	8001a9c <HAL_GPIO_Init+0x14c>
 8001a96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a98:	009b      	lsls	r3, r3, #2
 8001a9a:	e002      	b.n	8001aa2 <HAL_GPIO_Init+0x152>
 8001a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a9e:	3b08      	subs	r3, #8
 8001aa0:	009b      	lsls	r3, r3, #2
 8001aa2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001aa4:	697b      	ldr	r3, [r7, #20]
 8001aa6:	681a      	ldr	r2, [r3, #0]
 8001aa8:	210f      	movs	r1, #15
 8001aaa:	693b      	ldr	r3, [r7, #16]
 8001aac:	fa01 f303 	lsl.w	r3, r1, r3
 8001ab0:	43db      	mvns	r3, r3
 8001ab2:	401a      	ands	r2, r3
 8001ab4:	6a39      	ldr	r1, [r7, #32]
 8001ab6:	693b      	ldr	r3, [r7, #16]
 8001ab8:	fa01 f303 	lsl.w	r3, r1, r3
 8001abc:	431a      	orrs	r2, r3
 8001abe:	697b      	ldr	r3, [r7, #20]
 8001ac0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001ac2:	683b      	ldr	r3, [r7, #0]
 8001ac4:	685b      	ldr	r3, [r3, #4]
 8001ac6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	f000 80b1 	beq.w	8001c32 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001ad0:	4b4d      	ldr	r3, [pc, #308]	; (8001c08 <HAL_GPIO_Init+0x2b8>)
 8001ad2:	699b      	ldr	r3, [r3, #24]
 8001ad4:	4a4c      	ldr	r2, [pc, #304]	; (8001c08 <HAL_GPIO_Init+0x2b8>)
 8001ad6:	f043 0301 	orr.w	r3, r3, #1
 8001ada:	6193      	str	r3, [r2, #24]
 8001adc:	4b4a      	ldr	r3, [pc, #296]	; (8001c08 <HAL_GPIO_Init+0x2b8>)
 8001ade:	699b      	ldr	r3, [r3, #24]
 8001ae0:	f003 0301 	and.w	r3, r3, #1
 8001ae4:	60bb      	str	r3, [r7, #8]
 8001ae6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001ae8:	4a48      	ldr	r2, [pc, #288]	; (8001c0c <HAL_GPIO_Init+0x2bc>)
 8001aea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aec:	089b      	lsrs	r3, r3, #2
 8001aee:	3302      	adds	r3, #2
 8001af0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001af4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001af6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001af8:	f003 0303 	and.w	r3, r3, #3
 8001afc:	009b      	lsls	r3, r3, #2
 8001afe:	220f      	movs	r2, #15
 8001b00:	fa02 f303 	lsl.w	r3, r2, r3
 8001b04:	43db      	mvns	r3, r3
 8001b06:	68fa      	ldr	r2, [r7, #12]
 8001b08:	4013      	ands	r3, r2
 8001b0a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	4a40      	ldr	r2, [pc, #256]	; (8001c10 <HAL_GPIO_Init+0x2c0>)
 8001b10:	4293      	cmp	r3, r2
 8001b12:	d013      	beq.n	8001b3c <HAL_GPIO_Init+0x1ec>
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	4a3f      	ldr	r2, [pc, #252]	; (8001c14 <HAL_GPIO_Init+0x2c4>)
 8001b18:	4293      	cmp	r3, r2
 8001b1a:	d00d      	beq.n	8001b38 <HAL_GPIO_Init+0x1e8>
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	4a3e      	ldr	r2, [pc, #248]	; (8001c18 <HAL_GPIO_Init+0x2c8>)
 8001b20:	4293      	cmp	r3, r2
 8001b22:	d007      	beq.n	8001b34 <HAL_GPIO_Init+0x1e4>
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	4a3d      	ldr	r2, [pc, #244]	; (8001c1c <HAL_GPIO_Init+0x2cc>)
 8001b28:	4293      	cmp	r3, r2
 8001b2a:	d101      	bne.n	8001b30 <HAL_GPIO_Init+0x1e0>
 8001b2c:	2303      	movs	r3, #3
 8001b2e:	e006      	b.n	8001b3e <HAL_GPIO_Init+0x1ee>
 8001b30:	2304      	movs	r3, #4
 8001b32:	e004      	b.n	8001b3e <HAL_GPIO_Init+0x1ee>
 8001b34:	2302      	movs	r3, #2
 8001b36:	e002      	b.n	8001b3e <HAL_GPIO_Init+0x1ee>
 8001b38:	2301      	movs	r3, #1
 8001b3a:	e000      	b.n	8001b3e <HAL_GPIO_Init+0x1ee>
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b40:	f002 0203 	and.w	r2, r2, #3
 8001b44:	0092      	lsls	r2, r2, #2
 8001b46:	4093      	lsls	r3, r2
 8001b48:	68fa      	ldr	r2, [r7, #12]
 8001b4a:	4313      	orrs	r3, r2
 8001b4c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001b4e:	492f      	ldr	r1, [pc, #188]	; (8001c0c <HAL_GPIO_Init+0x2bc>)
 8001b50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b52:	089b      	lsrs	r3, r3, #2
 8001b54:	3302      	adds	r3, #2
 8001b56:	68fa      	ldr	r2, [r7, #12]
 8001b58:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	685b      	ldr	r3, [r3, #4]
 8001b60:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d006      	beq.n	8001b76 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001b68:	4b2d      	ldr	r3, [pc, #180]	; (8001c20 <HAL_GPIO_Init+0x2d0>)
 8001b6a:	681a      	ldr	r2, [r3, #0]
 8001b6c:	492c      	ldr	r1, [pc, #176]	; (8001c20 <HAL_GPIO_Init+0x2d0>)
 8001b6e:	69bb      	ldr	r3, [r7, #24]
 8001b70:	4313      	orrs	r3, r2
 8001b72:	600b      	str	r3, [r1, #0]
 8001b74:	e006      	b.n	8001b84 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001b76:	4b2a      	ldr	r3, [pc, #168]	; (8001c20 <HAL_GPIO_Init+0x2d0>)
 8001b78:	681a      	ldr	r2, [r3, #0]
 8001b7a:	69bb      	ldr	r3, [r7, #24]
 8001b7c:	43db      	mvns	r3, r3
 8001b7e:	4928      	ldr	r1, [pc, #160]	; (8001c20 <HAL_GPIO_Init+0x2d0>)
 8001b80:	4013      	ands	r3, r2
 8001b82:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d006      	beq.n	8001b9e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001b90:	4b23      	ldr	r3, [pc, #140]	; (8001c20 <HAL_GPIO_Init+0x2d0>)
 8001b92:	685a      	ldr	r2, [r3, #4]
 8001b94:	4922      	ldr	r1, [pc, #136]	; (8001c20 <HAL_GPIO_Init+0x2d0>)
 8001b96:	69bb      	ldr	r3, [r7, #24]
 8001b98:	4313      	orrs	r3, r2
 8001b9a:	604b      	str	r3, [r1, #4]
 8001b9c:	e006      	b.n	8001bac <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001b9e:	4b20      	ldr	r3, [pc, #128]	; (8001c20 <HAL_GPIO_Init+0x2d0>)
 8001ba0:	685a      	ldr	r2, [r3, #4]
 8001ba2:	69bb      	ldr	r3, [r7, #24]
 8001ba4:	43db      	mvns	r3, r3
 8001ba6:	491e      	ldr	r1, [pc, #120]	; (8001c20 <HAL_GPIO_Init+0x2d0>)
 8001ba8:	4013      	ands	r3, r2
 8001baa:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d006      	beq.n	8001bc6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001bb8:	4b19      	ldr	r3, [pc, #100]	; (8001c20 <HAL_GPIO_Init+0x2d0>)
 8001bba:	689a      	ldr	r2, [r3, #8]
 8001bbc:	4918      	ldr	r1, [pc, #96]	; (8001c20 <HAL_GPIO_Init+0x2d0>)
 8001bbe:	69bb      	ldr	r3, [r7, #24]
 8001bc0:	4313      	orrs	r3, r2
 8001bc2:	608b      	str	r3, [r1, #8]
 8001bc4:	e006      	b.n	8001bd4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001bc6:	4b16      	ldr	r3, [pc, #88]	; (8001c20 <HAL_GPIO_Init+0x2d0>)
 8001bc8:	689a      	ldr	r2, [r3, #8]
 8001bca:	69bb      	ldr	r3, [r7, #24]
 8001bcc:	43db      	mvns	r3, r3
 8001bce:	4914      	ldr	r1, [pc, #80]	; (8001c20 <HAL_GPIO_Init+0x2d0>)
 8001bd0:	4013      	ands	r3, r2
 8001bd2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	685b      	ldr	r3, [r3, #4]
 8001bd8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d021      	beq.n	8001c24 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001be0:	4b0f      	ldr	r3, [pc, #60]	; (8001c20 <HAL_GPIO_Init+0x2d0>)
 8001be2:	68da      	ldr	r2, [r3, #12]
 8001be4:	490e      	ldr	r1, [pc, #56]	; (8001c20 <HAL_GPIO_Init+0x2d0>)
 8001be6:	69bb      	ldr	r3, [r7, #24]
 8001be8:	4313      	orrs	r3, r2
 8001bea:	60cb      	str	r3, [r1, #12]
 8001bec:	e021      	b.n	8001c32 <HAL_GPIO_Init+0x2e2>
 8001bee:	bf00      	nop
 8001bf0:	10320000 	.word	0x10320000
 8001bf4:	10310000 	.word	0x10310000
 8001bf8:	10220000 	.word	0x10220000
 8001bfc:	10210000 	.word	0x10210000
 8001c00:	10120000 	.word	0x10120000
 8001c04:	10110000 	.word	0x10110000
 8001c08:	40021000 	.word	0x40021000
 8001c0c:	40010000 	.word	0x40010000
 8001c10:	40010800 	.word	0x40010800
 8001c14:	40010c00 	.word	0x40010c00
 8001c18:	40011000 	.word	0x40011000
 8001c1c:	40011400 	.word	0x40011400
 8001c20:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001c24:	4b0b      	ldr	r3, [pc, #44]	; (8001c54 <HAL_GPIO_Init+0x304>)
 8001c26:	68da      	ldr	r2, [r3, #12]
 8001c28:	69bb      	ldr	r3, [r7, #24]
 8001c2a:	43db      	mvns	r3, r3
 8001c2c:	4909      	ldr	r1, [pc, #36]	; (8001c54 <HAL_GPIO_Init+0x304>)
 8001c2e:	4013      	ands	r3, r2
 8001c30:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c34:	3301      	adds	r3, #1
 8001c36:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	681a      	ldr	r2, [r3, #0]
 8001c3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c3e:	fa22 f303 	lsr.w	r3, r2, r3
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	f47f ae8e 	bne.w	8001964 <HAL_GPIO_Init+0x14>
  }
}
 8001c48:	bf00      	nop
 8001c4a:	bf00      	nop
 8001c4c:	372c      	adds	r7, #44	; 0x2c
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bc80      	pop	{r7}
 8001c52:	4770      	bx	lr
 8001c54:	40010400 	.word	0x40010400

08001c58 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	b083      	sub	sp, #12
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
 8001c60:	460b      	mov	r3, r1
 8001c62:	807b      	strh	r3, [r7, #2]
 8001c64:	4613      	mov	r3, r2
 8001c66:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001c68:	787b      	ldrb	r3, [r7, #1]
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d003      	beq.n	8001c76 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001c6e:	887a      	ldrh	r2, [r7, #2]
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001c74:	e003      	b.n	8001c7e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001c76:	887b      	ldrh	r3, [r7, #2]
 8001c78:	041a      	lsls	r2, r3, #16
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	611a      	str	r2, [r3, #16]
}
 8001c7e:	bf00      	nop
 8001c80:	370c      	adds	r7, #12
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bc80      	pop	{r7}
 8001c86:	4770      	bx	lr

08001c88 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b082      	sub	sp, #8
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	4603      	mov	r3, r0
 8001c90:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001c92:	4b08      	ldr	r3, [pc, #32]	; (8001cb4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001c94:	695a      	ldr	r2, [r3, #20]
 8001c96:	88fb      	ldrh	r3, [r7, #6]
 8001c98:	4013      	ands	r3, r2
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d006      	beq.n	8001cac <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001c9e:	4a05      	ldr	r2, [pc, #20]	; (8001cb4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001ca0:	88fb      	ldrh	r3, [r7, #6]
 8001ca2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001ca4:	88fb      	ldrh	r3, [r7, #6]
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	f7ff f95e 	bl	8000f68 <HAL_GPIO_EXTI_Callback>
  }
}
 8001cac:	bf00      	nop
 8001cae:	3708      	adds	r7, #8
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	bd80      	pop	{r7, pc}
 8001cb4:	40010400 	.word	0x40010400

08001cb8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b086      	sub	sp, #24
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d101      	bne.n	8001cca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	e26c      	b.n	80021a4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f003 0301 	and.w	r3, r3, #1
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	f000 8087 	beq.w	8001de6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001cd8:	4b92      	ldr	r3, [pc, #584]	; (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001cda:	685b      	ldr	r3, [r3, #4]
 8001cdc:	f003 030c 	and.w	r3, r3, #12
 8001ce0:	2b04      	cmp	r3, #4
 8001ce2:	d00c      	beq.n	8001cfe <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001ce4:	4b8f      	ldr	r3, [pc, #572]	; (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001ce6:	685b      	ldr	r3, [r3, #4]
 8001ce8:	f003 030c 	and.w	r3, r3, #12
 8001cec:	2b08      	cmp	r3, #8
 8001cee:	d112      	bne.n	8001d16 <HAL_RCC_OscConfig+0x5e>
 8001cf0:	4b8c      	ldr	r3, [pc, #560]	; (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001cf2:	685b      	ldr	r3, [r3, #4]
 8001cf4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001cf8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001cfc:	d10b      	bne.n	8001d16 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cfe:	4b89      	ldr	r3, [pc, #548]	; (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d06c      	beq.n	8001de4 <HAL_RCC_OscConfig+0x12c>
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	685b      	ldr	r3, [r3, #4]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d168      	bne.n	8001de4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001d12:	2301      	movs	r3, #1
 8001d14:	e246      	b.n	80021a4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	685b      	ldr	r3, [r3, #4]
 8001d1a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d1e:	d106      	bne.n	8001d2e <HAL_RCC_OscConfig+0x76>
 8001d20:	4b80      	ldr	r3, [pc, #512]	; (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4a7f      	ldr	r2, [pc, #508]	; (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001d26:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d2a:	6013      	str	r3, [r2, #0]
 8001d2c:	e02e      	b.n	8001d8c <HAL_RCC_OscConfig+0xd4>
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	685b      	ldr	r3, [r3, #4]
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d10c      	bne.n	8001d50 <HAL_RCC_OscConfig+0x98>
 8001d36:	4b7b      	ldr	r3, [pc, #492]	; (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	4a7a      	ldr	r2, [pc, #488]	; (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001d3c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d40:	6013      	str	r3, [r2, #0]
 8001d42:	4b78      	ldr	r3, [pc, #480]	; (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	4a77      	ldr	r2, [pc, #476]	; (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001d48:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001d4c:	6013      	str	r3, [r2, #0]
 8001d4e:	e01d      	b.n	8001d8c <HAL_RCC_OscConfig+0xd4>
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001d58:	d10c      	bne.n	8001d74 <HAL_RCC_OscConfig+0xbc>
 8001d5a:	4b72      	ldr	r3, [pc, #456]	; (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	4a71      	ldr	r2, [pc, #452]	; (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001d60:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d64:	6013      	str	r3, [r2, #0]
 8001d66:	4b6f      	ldr	r3, [pc, #444]	; (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	4a6e      	ldr	r2, [pc, #440]	; (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001d6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d70:	6013      	str	r3, [r2, #0]
 8001d72:	e00b      	b.n	8001d8c <HAL_RCC_OscConfig+0xd4>
 8001d74:	4b6b      	ldr	r3, [pc, #428]	; (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4a6a      	ldr	r2, [pc, #424]	; (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001d7a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d7e:	6013      	str	r3, [r2, #0]
 8001d80:	4b68      	ldr	r3, [pc, #416]	; (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	4a67      	ldr	r2, [pc, #412]	; (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001d86:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001d8a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	685b      	ldr	r3, [r3, #4]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d013      	beq.n	8001dbc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d94:	f7ff fbb6 	bl	8001504 <HAL_GetTick>
 8001d98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d9a:	e008      	b.n	8001dae <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d9c:	f7ff fbb2 	bl	8001504 <HAL_GetTick>
 8001da0:	4602      	mov	r2, r0
 8001da2:	693b      	ldr	r3, [r7, #16]
 8001da4:	1ad3      	subs	r3, r2, r3
 8001da6:	2b64      	cmp	r3, #100	; 0x64
 8001da8:	d901      	bls.n	8001dae <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001daa:	2303      	movs	r3, #3
 8001dac:	e1fa      	b.n	80021a4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dae:	4b5d      	ldr	r3, [pc, #372]	; (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d0f0      	beq.n	8001d9c <HAL_RCC_OscConfig+0xe4>
 8001dba:	e014      	b.n	8001de6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dbc:	f7ff fba2 	bl	8001504 <HAL_GetTick>
 8001dc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001dc2:	e008      	b.n	8001dd6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001dc4:	f7ff fb9e 	bl	8001504 <HAL_GetTick>
 8001dc8:	4602      	mov	r2, r0
 8001dca:	693b      	ldr	r3, [r7, #16]
 8001dcc:	1ad3      	subs	r3, r2, r3
 8001dce:	2b64      	cmp	r3, #100	; 0x64
 8001dd0:	d901      	bls.n	8001dd6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001dd2:	2303      	movs	r3, #3
 8001dd4:	e1e6      	b.n	80021a4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001dd6:	4b53      	ldr	r3, [pc, #332]	; (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d1f0      	bne.n	8001dc4 <HAL_RCC_OscConfig+0x10c>
 8001de2:	e000      	b.n	8001de6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001de4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f003 0302 	and.w	r3, r3, #2
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d063      	beq.n	8001eba <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001df2:	4b4c      	ldr	r3, [pc, #304]	; (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001df4:	685b      	ldr	r3, [r3, #4]
 8001df6:	f003 030c 	and.w	r3, r3, #12
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d00b      	beq.n	8001e16 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001dfe:	4b49      	ldr	r3, [pc, #292]	; (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	f003 030c 	and.w	r3, r3, #12
 8001e06:	2b08      	cmp	r3, #8
 8001e08:	d11c      	bne.n	8001e44 <HAL_RCC_OscConfig+0x18c>
 8001e0a:	4b46      	ldr	r3, [pc, #280]	; (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001e0c:	685b      	ldr	r3, [r3, #4]
 8001e0e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d116      	bne.n	8001e44 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e16:	4b43      	ldr	r3, [pc, #268]	; (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f003 0302 	and.w	r3, r3, #2
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d005      	beq.n	8001e2e <HAL_RCC_OscConfig+0x176>
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	691b      	ldr	r3, [r3, #16]
 8001e26:	2b01      	cmp	r3, #1
 8001e28:	d001      	beq.n	8001e2e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	e1ba      	b.n	80021a4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e2e:	4b3d      	ldr	r3, [pc, #244]	; (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	695b      	ldr	r3, [r3, #20]
 8001e3a:	00db      	lsls	r3, r3, #3
 8001e3c:	4939      	ldr	r1, [pc, #228]	; (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001e3e:	4313      	orrs	r3, r2
 8001e40:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e42:	e03a      	b.n	8001eba <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	691b      	ldr	r3, [r3, #16]
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d020      	beq.n	8001e8e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e4c:	4b36      	ldr	r3, [pc, #216]	; (8001f28 <HAL_RCC_OscConfig+0x270>)
 8001e4e:	2201      	movs	r2, #1
 8001e50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e52:	f7ff fb57 	bl	8001504 <HAL_GetTick>
 8001e56:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e58:	e008      	b.n	8001e6c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e5a:	f7ff fb53 	bl	8001504 <HAL_GetTick>
 8001e5e:	4602      	mov	r2, r0
 8001e60:	693b      	ldr	r3, [r7, #16]
 8001e62:	1ad3      	subs	r3, r2, r3
 8001e64:	2b02      	cmp	r3, #2
 8001e66:	d901      	bls.n	8001e6c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001e68:	2303      	movs	r3, #3
 8001e6a:	e19b      	b.n	80021a4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e6c:	4b2d      	ldr	r3, [pc, #180]	; (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f003 0302 	and.w	r3, r3, #2
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d0f0      	beq.n	8001e5a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e78:	4b2a      	ldr	r3, [pc, #168]	; (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	695b      	ldr	r3, [r3, #20]
 8001e84:	00db      	lsls	r3, r3, #3
 8001e86:	4927      	ldr	r1, [pc, #156]	; (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001e88:	4313      	orrs	r3, r2
 8001e8a:	600b      	str	r3, [r1, #0]
 8001e8c:	e015      	b.n	8001eba <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e8e:	4b26      	ldr	r3, [pc, #152]	; (8001f28 <HAL_RCC_OscConfig+0x270>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e94:	f7ff fb36 	bl	8001504 <HAL_GetTick>
 8001e98:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e9a:	e008      	b.n	8001eae <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e9c:	f7ff fb32 	bl	8001504 <HAL_GetTick>
 8001ea0:	4602      	mov	r2, r0
 8001ea2:	693b      	ldr	r3, [r7, #16]
 8001ea4:	1ad3      	subs	r3, r2, r3
 8001ea6:	2b02      	cmp	r3, #2
 8001ea8:	d901      	bls.n	8001eae <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001eaa:	2303      	movs	r3, #3
 8001eac:	e17a      	b.n	80021a4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001eae:	4b1d      	ldr	r3, [pc, #116]	; (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f003 0302 	and.w	r3, r3, #2
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d1f0      	bne.n	8001e9c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f003 0308 	and.w	r3, r3, #8
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d03a      	beq.n	8001f3c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	699b      	ldr	r3, [r3, #24]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d019      	beq.n	8001f02 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ece:	4b17      	ldr	r3, [pc, #92]	; (8001f2c <HAL_RCC_OscConfig+0x274>)
 8001ed0:	2201      	movs	r2, #1
 8001ed2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ed4:	f7ff fb16 	bl	8001504 <HAL_GetTick>
 8001ed8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001eda:	e008      	b.n	8001eee <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001edc:	f7ff fb12 	bl	8001504 <HAL_GetTick>
 8001ee0:	4602      	mov	r2, r0
 8001ee2:	693b      	ldr	r3, [r7, #16]
 8001ee4:	1ad3      	subs	r3, r2, r3
 8001ee6:	2b02      	cmp	r3, #2
 8001ee8:	d901      	bls.n	8001eee <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001eea:	2303      	movs	r3, #3
 8001eec:	e15a      	b.n	80021a4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001eee:	4b0d      	ldr	r3, [pc, #52]	; (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001ef0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ef2:	f003 0302 	and.w	r3, r3, #2
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d0f0      	beq.n	8001edc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001efa:	2001      	movs	r0, #1
 8001efc:	f000 fb08 	bl	8002510 <RCC_Delay>
 8001f00:	e01c      	b.n	8001f3c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f02:	4b0a      	ldr	r3, [pc, #40]	; (8001f2c <HAL_RCC_OscConfig+0x274>)
 8001f04:	2200      	movs	r2, #0
 8001f06:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f08:	f7ff fafc 	bl	8001504 <HAL_GetTick>
 8001f0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f0e:	e00f      	b.n	8001f30 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f10:	f7ff faf8 	bl	8001504 <HAL_GetTick>
 8001f14:	4602      	mov	r2, r0
 8001f16:	693b      	ldr	r3, [r7, #16]
 8001f18:	1ad3      	subs	r3, r2, r3
 8001f1a:	2b02      	cmp	r3, #2
 8001f1c:	d908      	bls.n	8001f30 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001f1e:	2303      	movs	r3, #3
 8001f20:	e140      	b.n	80021a4 <HAL_RCC_OscConfig+0x4ec>
 8001f22:	bf00      	nop
 8001f24:	40021000 	.word	0x40021000
 8001f28:	42420000 	.word	0x42420000
 8001f2c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f30:	4b9e      	ldr	r3, [pc, #632]	; (80021ac <HAL_RCC_OscConfig+0x4f4>)
 8001f32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f34:	f003 0302 	and.w	r3, r3, #2
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d1e9      	bne.n	8001f10 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f003 0304 	and.w	r3, r3, #4
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	f000 80a6 	beq.w	8002096 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f4e:	4b97      	ldr	r3, [pc, #604]	; (80021ac <HAL_RCC_OscConfig+0x4f4>)
 8001f50:	69db      	ldr	r3, [r3, #28]
 8001f52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d10d      	bne.n	8001f76 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f5a:	4b94      	ldr	r3, [pc, #592]	; (80021ac <HAL_RCC_OscConfig+0x4f4>)
 8001f5c:	69db      	ldr	r3, [r3, #28]
 8001f5e:	4a93      	ldr	r2, [pc, #588]	; (80021ac <HAL_RCC_OscConfig+0x4f4>)
 8001f60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f64:	61d3      	str	r3, [r2, #28]
 8001f66:	4b91      	ldr	r3, [pc, #580]	; (80021ac <HAL_RCC_OscConfig+0x4f4>)
 8001f68:	69db      	ldr	r3, [r3, #28]
 8001f6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f6e:	60bb      	str	r3, [r7, #8]
 8001f70:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f72:	2301      	movs	r3, #1
 8001f74:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f76:	4b8e      	ldr	r3, [pc, #568]	; (80021b0 <HAL_RCC_OscConfig+0x4f8>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d118      	bne.n	8001fb4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f82:	4b8b      	ldr	r3, [pc, #556]	; (80021b0 <HAL_RCC_OscConfig+0x4f8>)
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	4a8a      	ldr	r2, [pc, #552]	; (80021b0 <HAL_RCC_OscConfig+0x4f8>)
 8001f88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f8c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f8e:	f7ff fab9 	bl	8001504 <HAL_GetTick>
 8001f92:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f94:	e008      	b.n	8001fa8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f96:	f7ff fab5 	bl	8001504 <HAL_GetTick>
 8001f9a:	4602      	mov	r2, r0
 8001f9c:	693b      	ldr	r3, [r7, #16]
 8001f9e:	1ad3      	subs	r3, r2, r3
 8001fa0:	2b64      	cmp	r3, #100	; 0x64
 8001fa2:	d901      	bls.n	8001fa8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001fa4:	2303      	movs	r3, #3
 8001fa6:	e0fd      	b.n	80021a4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fa8:	4b81      	ldr	r3, [pc, #516]	; (80021b0 <HAL_RCC_OscConfig+0x4f8>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d0f0      	beq.n	8001f96 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	68db      	ldr	r3, [r3, #12]
 8001fb8:	2b01      	cmp	r3, #1
 8001fba:	d106      	bne.n	8001fca <HAL_RCC_OscConfig+0x312>
 8001fbc:	4b7b      	ldr	r3, [pc, #492]	; (80021ac <HAL_RCC_OscConfig+0x4f4>)
 8001fbe:	6a1b      	ldr	r3, [r3, #32]
 8001fc0:	4a7a      	ldr	r2, [pc, #488]	; (80021ac <HAL_RCC_OscConfig+0x4f4>)
 8001fc2:	f043 0301 	orr.w	r3, r3, #1
 8001fc6:	6213      	str	r3, [r2, #32]
 8001fc8:	e02d      	b.n	8002026 <HAL_RCC_OscConfig+0x36e>
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	68db      	ldr	r3, [r3, #12]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d10c      	bne.n	8001fec <HAL_RCC_OscConfig+0x334>
 8001fd2:	4b76      	ldr	r3, [pc, #472]	; (80021ac <HAL_RCC_OscConfig+0x4f4>)
 8001fd4:	6a1b      	ldr	r3, [r3, #32]
 8001fd6:	4a75      	ldr	r2, [pc, #468]	; (80021ac <HAL_RCC_OscConfig+0x4f4>)
 8001fd8:	f023 0301 	bic.w	r3, r3, #1
 8001fdc:	6213      	str	r3, [r2, #32]
 8001fde:	4b73      	ldr	r3, [pc, #460]	; (80021ac <HAL_RCC_OscConfig+0x4f4>)
 8001fe0:	6a1b      	ldr	r3, [r3, #32]
 8001fe2:	4a72      	ldr	r2, [pc, #456]	; (80021ac <HAL_RCC_OscConfig+0x4f4>)
 8001fe4:	f023 0304 	bic.w	r3, r3, #4
 8001fe8:	6213      	str	r3, [r2, #32]
 8001fea:	e01c      	b.n	8002026 <HAL_RCC_OscConfig+0x36e>
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	68db      	ldr	r3, [r3, #12]
 8001ff0:	2b05      	cmp	r3, #5
 8001ff2:	d10c      	bne.n	800200e <HAL_RCC_OscConfig+0x356>
 8001ff4:	4b6d      	ldr	r3, [pc, #436]	; (80021ac <HAL_RCC_OscConfig+0x4f4>)
 8001ff6:	6a1b      	ldr	r3, [r3, #32]
 8001ff8:	4a6c      	ldr	r2, [pc, #432]	; (80021ac <HAL_RCC_OscConfig+0x4f4>)
 8001ffa:	f043 0304 	orr.w	r3, r3, #4
 8001ffe:	6213      	str	r3, [r2, #32]
 8002000:	4b6a      	ldr	r3, [pc, #424]	; (80021ac <HAL_RCC_OscConfig+0x4f4>)
 8002002:	6a1b      	ldr	r3, [r3, #32]
 8002004:	4a69      	ldr	r2, [pc, #420]	; (80021ac <HAL_RCC_OscConfig+0x4f4>)
 8002006:	f043 0301 	orr.w	r3, r3, #1
 800200a:	6213      	str	r3, [r2, #32]
 800200c:	e00b      	b.n	8002026 <HAL_RCC_OscConfig+0x36e>
 800200e:	4b67      	ldr	r3, [pc, #412]	; (80021ac <HAL_RCC_OscConfig+0x4f4>)
 8002010:	6a1b      	ldr	r3, [r3, #32]
 8002012:	4a66      	ldr	r2, [pc, #408]	; (80021ac <HAL_RCC_OscConfig+0x4f4>)
 8002014:	f023 0301 	bic.w	r3, r3, #1
 8002018:	6213      	str	r3, [r2, #32]
 800201a:	4b64      	ldr	r3, [pc, #400]	; (80021ac <HAL_RCC_OscConfig+0x4f4>)
 800201c:	6a1b      	ldr	r3, [r3, #32]
 800201e:	4a63      	ldr	r2, [pc, #396]	; (80021ac <HAL_RCC_OscConfig+0x4f4>)
 8002020:	f023 0304 	bic.w	r3, r3, #4
 8002024:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	68db      	ldr	r3, [r3, #12]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d015      	beq.n	800205a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800202e:	f7ff fa69 	bl	8001504 <HAL_GetTick>
 8002032:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002034:	e00a      	b.n	800204c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002036:	f7ff fa65 	bl	8001504 <HAL_GetTick>
 800203a:	4602      	mov	r2, r0
 800203c:	693b      	ldr	r3, [r7, #16]
 800203e:	1ad3      	subs	r3, r2, r3
 8002040:	f241 3288 	movw	r2, #5000	; 0x1388
 8002044:	4293      	cmp	r3, r2
 8002046:	d901      	bls.n	800204c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002048:	2303      	movs	r3, #3
 800204a:	e0ab      	b.n	80021a4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800204c:	4b57      	ldr	r3, [pc, #348]	; (80021ac <HAL_RCC_OscConfig+0x4f4>)
 800204e:	6a1b      	ldr	r3, [r3, #32]
 8002050:	f003 0302 	and.w	r3, r3, #2
 8002054:	2b00      	cmp	r3, #0
 8002056:	d0ee      	beq.n	8002036 <HAL_RCC_OscConfig+0x37e>
 8002058:	e014      	b.n	8002084 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800205a:	f7ff fa53 	bl	8001504 <HAL_GetTick>
 800205e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002060:	e00a      	b.n	8002078 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002062:	f7ff fa4f 	bl	8001504 <HAL_GetTick>
 8002066:	4602      	mov	r2, r0
 8002068:	693b      	ldr	r3, [r7, #16]
 800206a:	1ad3      	subs	r3, r2, r3
 800206c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002070:	4293      	cmp	r3, r2
 8002072:	d901      	bls.n	8002078 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002074:	2303      	movs	r3, #3
 8002076:	e095      	b.n	80021a4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002078:	4b4c      	ldr	r3, [pc, #304]	; (80021ac <HAL_RCC_OscConfig+0x4f4>)
 800207a:	6a1b      	ldr	r3, [r3, #32]
 800207c:	f003 0302 	and.w	r3, r3, #2
 8002080:	2b00      	cmp	r3, #0
 8002082:	d1ee      	bne.n	8002062 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002084:	7dfb      	ldrb	r3, [r7, #23]
 8002086:	2b01      	cmp	r3, #1
 8002088:	d105      	bne.n	8002096 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800208a:	4b48      	ldr	r3, [pc, #288]	; (80021ac <HAL_RCC_OscConfig+0x4f4>)
 800208c:	69db      	ldr	r3, [r3, #28]
 800208e:	4a47      	ldr	r2, [pc, #284]	; (80021ac <HAL_RCC_OscConfig+0x4f4>)
 8002090:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002094:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	69db      	ldr	r3, [r3, #28]
 800209a:	2b00      	cmp	r3, #0
 800209c:	f000 8081 	beq.w	80021a2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80020a0:	4b42      	ldr	r3, [pc, #264]	; (80021ac <HAL_RCC_OscConfig+0x4f4>)
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	f003 030c 	and.w	r3, r3, #12
 80020a8:	2b08      	cmp	r3, #8
 80020aa:	d061      	beq.n	8002170 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	69db      	ldr	r3, [r3, #28]
 80020b0:	2b02      	cmp	r3, #2
 80020b2:	d146      	bne.n	8002142 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020b4:	4b3f      	ldr	r3, [pc, #252]	; (80021b4 <HAL_RCC_OscConfig+0x4fc>)
 80020b6:	2200      	movs	r2, #0
 80020b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020ba:	f7ff fa23 	bl	8001504 <HAL_GetTick>
 80020be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020c0:	e008      	b.n	80020d4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020c2:	f7ff fa1f 	bl	8001504 <HAL_GetTick>
 80020c6:	4602      	mov	r2, r0
 80020c8:	693b      	ldr	r3, [r7, #16]
 80020ca:	1ad3      	subs	r3, r2, r3
 80020cc:	2b02      	cmp	r3, #2
 80020ce:	d901      	bls.n	80020d4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80020d0:	2303      	movs	r3, #3
 80020d2:	e067      	b.n	80021a4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020d4:	4b35      	ldr	r3, [pc, #212]	; (80021ac <HAL_RCC_OscConfig+0x4f4>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d1f0      	bne.n	80020c2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	6a1b      	ldr	r3, [r3, #32]
 80020e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80020e8:	d108      	bne.n	80020fc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80020ea:	4b30      	ldr	r3, [pc, #192]	; (80021ac <HAL_RCC_OscConfig+0x4f4>)
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	689b      	ldr	r3, [r3, #8]
 80020f6:	492d      	ldr	r1, [pc, #180]	; (80021ac <HAL_RCC_OscConfig+0x4f4>)
 80020f8:	4313      	orrs	r3, r2
 80020fa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80020fc:	4b2b      	ldr	r3, [pc, #172]	; (80021ac <HAL_RCC_OscConfig+0x4f4>)
 80020fe:	685b      	ldr	r3, [r3, #4]
 8002100:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	6a19      	ldr	r1, [r3, #32]
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800210c:	430b      	orrs	r3, r1
 800210e:	4927      	ldr	r1, [pc, #156]	; (80021ac <HAL_RCC_OscConfig+0x4f4>)
 8002110:	4313      	orrs	r3, r2
 8002112:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002114:	4b27      	ldr	r3, [pc, #156]	; (80021b4 <HAL_RCC_OscConfig+0x4fc>)
 8002116:	2201      	movs	r2, #1
 8002118:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800211a:	f7ff f9f3 	bl	8001504 <HAL_GetTick>
 800211e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002120:	e008      	b.n	8002134 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002122:	f7ff f9ef 	bl	8001504 <HAL_GetTick>
 8002126:	4602      	mov	r2, r0
 8002128:	693b      	ldr	r3, [r7, #16]
 800212a:	1ad3      	subs	r3, r2, r3
 800212c:	2b02      	cmp	r3, #2
 800212e:	d901      	bls.n	8002134 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002130:	2303      	movs	r3, #3
 8002132:	e037      	b.n	80021a4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002134:	4b1d      	ldr	r3, [pc, #116]	; (80021ac <HAL_RCC_OscConfig+0x4f4>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800213c:	2b00      	cmp	r3, #0
 800213e:	d0f0      	beq.n	8002122 <HAL_RCC_OscConfig+0x46a>
 8002140:	e02f      	b.n	80021a2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002142:	4b1c      	ldr	r3, [pc, #112]	; (80021b4 <HAL_RCC_OscConfig+0x4fc>)
 8002144:	2200      	movs	r2, #0
 8002146:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002148:	f7ff f9dc 	bl	8001504 <HAL_GetTick>
 800214c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800214e:	e008      	b.n	8002162 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002150:	f7ff f9d8 	bl	8001504 <HAL_GetTick>
 8002154:	4602      	mov	r2, r0
 8002156:	693b      	ldr	r3, [r7, #16]
 8002158:	1ad3      	subs	r3, r2, r3
 800215a:	2b02      	cmp	r3, #2
 800215c:	d901      	bls.n	8002162 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800215e:	2303      	movs	r3, #3
 8002160:	e020      	b.n	80021a4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002162:	4b12      	ldr	r3, [pc, #72]	; (80021ac <HAL_RCC_OscConfig+0x4f4>)
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800216a:	2b00      	cmp	r3, #0
 800216c:	d1f0      	bne.n	8002150 <HAL_RCC_OscConfig+0x498>
 800216e:	e018      	b.n	80021a2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	69db      	ldr	r3, [r3, #28]
 8002174:	2b01      	cmp	r3, #1
 8002176:	d101      	bne.n	800217c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002178:	2301      	movs	r3, #1
 800217a:	e013      	b.n	80021a4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800217c:	4b0b      	ldr	r3, [pc, #44]	; (80021ac <HAL_RCC_OscConfig+0x4f4>)
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6a1b      	ldr	r3, [r3, #32]
 800218c:	429a      	cmp	r2, r3
 800218e:	d106      	bne.n	800219e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800219a:	429a      	cmp	r2, r3
 800219c:	d001      	beq.n	80021a2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800219e:	2301      	movs	r3, #1
 80021a0:	e000      	b.n	80021a4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80021a2:	2300      	movs	r3, #0
}
 80021a4:	4618      	mov	r0, r3
 80021a6:	3718      	adds	r7, #24
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bd80      	pop	{r7, pc}
 80021ac:	40021000 	.word	0x40021000
 80021b0:	40007000 	.word	0x40007000
 80021b4:	42420060 	.word	0x42420060

080021b8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b084      	sub	sp, #16
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
 80021c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d101      	bne.n	80021cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80021c8:	2301      	movs	r3, #1
 80021ca:	e0d0      	b.n	800236e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80021cc:	4b6a      	ldr	r3, [pc, #424]	; (8002378 <HAL_RCC_ClockConfig+0x1c0>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f003 0307 	and.w	r3, r3, #7
 80021d4:	683a      	ldr	r2, [r7, #0]
 80021d6:	429a      	cmp	r2, r3
 80021d8:	d910      	bls.n	80021fc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021da:	4b67      	ldr	r3, [pc, #412]	; (8002378 <HAL_RCC_ClockConfig+0x1c0>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f023 0207 	bic.w	r2, r3, #7
 80021e2:	4965      	ldr	r1, [pc, #404]	; (8002378 <HAL_RCC_ClockConfig+0x1c0>)
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	4313      	orrs	r3, r2
 80021e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021ea:	4b63      	ldr	r3, [pc, #396]	; (8002378 <HAL_RCC_ClockConfig+0x1c0>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f003 0307 	and.w	r3, r3, #7
 80021f2:	683a      	ldr	r2, [r7, #0]
 80021f4:	429a      	cmp	r2, r3
 80021f6:	d001      	beq.n	80021fc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80021f8:	2301      	movs	r3, #1
 80021fa:	e0b8      	b.n	800236e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f003 0302 	and.w	r3, r3, #2
 8002204:	2b00      	cmp	r3, #0
 8002206:	d020      	beq.n	800224a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f003 0304 	and.w	r3, r3, #4
 8002210:	2b00      	cmp	r3, #0
 8002212:	d005      	beq.n	8002220 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002214:	4b59      	ldr	r3, [pc, #356]	; (800237c <HAL_RCC_ClockConfig+0x1c4>)
 8002216:	685b      	ldr	r3, [r3, #4]
 8002218:	4a58      	ldr	r2, [pc, #352]	; (800237c <HAL_RCC_ClockConfig+0x1c4>)
 800221a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800221e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f003 0308 	and.w	r3, r3, #8
 8002228:	2b00      	cmp	r3, #0
 800222a:	d005      	beq.n	8002238 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800222c:	4b53      	ldr	r3, [pc, #332]	; (800237c <HAL_RCC_ClockConfig+0x1c4>)
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	4a52      	ldr	r2, [pc, #328]	; (800237c <HAL_RCC_ClockConfig+0x1c4>)
 8002232:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002236:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002238:	4b50      	ldr	r3, [pc, #320]	; (800237c <HAL_RCC_ClockConfig+0x1c4>)
 800223a:	685b      	ldr	r3, [r3, #4]
 800223c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	689b      	ldr	r3, [r3, #8]
 8002244:	494d      	ldr	r1, [pc, #308]	; (800237c <HAL_RCC_ClockConfig+0x1c4>)
 8002246:	4313      	orrs	r3, r2
 8002248:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f003 0301 	and.w	r3, r3, #1
 8002252:	2b00      	cmp	r3, #0
 8002254:	d040      	beq.n	80022d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	685b      	ldr	r3, [r3, #4]
 800225a:	2b01      	cmp	r3, #1
 800225c:	d107      	bne.n	800226e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800225e:	4b47      	ldr	r3, [pc, #284]	; (800237c <HAL_RCC_ClockConfig+0x1c4>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002266:	2b00      	cmp	r3, #0
 8002268:	d115      	bne.n	8002296 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800226a:	2301      	movs	r3, #1
 800226c:	e07f      	b.n	800236e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	685b      	ldr	r3, [r3, #4]
 8002272:	2b02      	cmp	r3, #2
 8002274:	d107      	bne.n	8002286 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002276:	4b41      	ldr	r3, [pc, #260]	; (800237c <HAL_RCC_ClockConfig+0x1c4>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800227e:	2b00      	cmp	r3, #0
 8002280:	d109      	bne.n	8002296 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002282:	2301      	movs	r3, #1
 8002284:	e073      	b.n	800236e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002286:	4b3d      	ldr	r3, [pc, #244]	; (800237c <HAL_RCC_ClockConfig+0x1c4>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f003 0302 	and.w	r3, r3, #2
 800228e:	2b00      	cmp	r3, #0
 8002290:	d101      	bne.n	8002296 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002292:	2301      	movs	r3, #1
 8002294:	e06b      	b.n	800236e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002296:	4b39      	ldr	r3, [pc, #228]	; (800237c <HAL_RCC_ClockConfig+0x1c4>)
 8002298:	685b      	ldr	r3, [r3, #4]
 800229a:	f023 0203 	bic.w	r2, r3, #3
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	685b      	ldr	r3, [r3, #4]
 80022a2:	4936      	ldr	r1, [pc, #216]	; (800237c <HAL_RCC_ClockConfig+0x1c4>)
 80022a4:	4313      	orrs	r3, r2
 80022a6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80022a8:	f7ff f92c 	bl	8001504 <HAL_GetTick>
 80022ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022ae:	e00a      	b.n	80022c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022b0:	f7ff f928 	bl	8001504 <HAL_GetTick>
 80022b4:	4602      	mov	r2, r0
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	1ad3      	subs	r3, r2, r3
 80022ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80022be:	4293      	cmp	r3, r2
 80022c0:	d901      	bls.n	80022c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80022c2:	2303      	movs	r3, #3
 80022c4:	e053      	b.n	800236e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022c6:	4b2d      	ldr	r3, [pc, #180]	; (800237c <HAL_RCC_ClockConfig+0x1c4>)
 80022c8:	685b      	ldr	r3, [r3, #4]
 80022ca:	f003 020c 	and.w	r2, r3, #12
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	685b      	ldr	r3, [r3, #4]
 80022d2:	009b      	lsls	r3, r3, #2
 80022d4:	429a      	cmp	r2, r3
 80022d6:	d1eb      	bne.n	80022b0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80022d8:	4b27      	ldr	r3, [pc, #156]	; (8002378 <HAL_RCC_ClockConfig+0x1c0>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f003 0307 	and.w	r3, r3, #7
 80022e0:	683a      	ldr	r2, [r7, #0]
 80022e2:	429a      	cmp	r2, r3
 80022e4:	d210      	bcs.n	8002308 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022e6:	4b24      	ldr	r3, [pc, #144]	; (8002378 <HAL_RCC_ClockConfig+0x1c0>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f023 0207 	bic.w	r2, r3, #7
 80022ee:	4922      	ldr	r1, [pc, #136]	; (8002378 <HAL_RCC_ClockConfig+0x1c0>)
 80022f0:	683b      	ldr	r3, [r7, #0]
 80022f2:	4313      	orrs	r3, r2
 80022f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022f6:	4b20      	ldr	r3, [pc, #128]	; (8002378 <HAL_RCC_ClockConfig+0x1c0>)
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f003 0307 	and.w	r3, r3, #7
 80022fe:	683a      	ldr	r2, [r7, #0]
 8002300:	429a      	cmp	r2, r3
 8002302:	d001      	beq.n	8002308 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002304:	2301      	movs	r3, #1
 8002306:	e032      	b.n	800236e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f003 0304 	and.w	r3, r3, #4
 8002310:	2b00      	cmp	r3, #0
 8002312:	d008      	beq.n	8002326 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002314:	4b19      	ldr	r3, [pc, #100]	; (800237c <HAL_RCC_ClockConfig+0x1c4>)
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	68db      	ldr	r3, [r3, #12]
 8002320:	4916      	ldr	r1, [pc, #88]	; (800237c <HAL_RCC_ClockConfig+0x1c4>)
 8002322:	4313      	orrs	r3, r2
 8002324:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f003 0308 	and.w	r3, r3, #8
 800232e:	2b00      	cmp	r3, #0
 8002330:	d009      	beq.n	8002346 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002332:	4b12      	ldr	r3, [pc, #72]	; (800237c <HAL_RCC_ClockConfig+0x1c4>)
 8002334:	685b      	ldr	r3, [r3, #4]
 8002336:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	691b      	ldr	r3, [r3, #16]
 800233e:	00db      	lsls	r3, r3, #3
 8002340:	490e      	ldr	r1, [pc, #56]	; (800237c <HAL_RCC_ClockConfig+0x1c4>)
 8002342:	4313      	orrs	r3, r2
 8002344:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002346:	f000 f821 	bl	800238c <HAL_RCC_GetSysClockFreq>
 800234a:	4602      	mov	r2, r0
 800234c:	4b0b      	ldr	r3, [pc, #44]	; (800237c <HAL_RCC_ClockConfig+0x1c4>)
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	091b      	lsrs	r3, r3, #4
 8002352:	f003 030f 	and.w	r3, r3, #15
 8002356:	490a      	ldr	r1, [pc, #40]	; (8002380 <HAL_RCC_ClockConfig+0x1c8>)
 8002358:	5ccb      	ldrb	r3, [r1, r3]
 800235a:	fa22 f303 	lsr.w	r3, r2, r3
 800235e:	4a09      	ldr	r2, [pc, #36]	; (8002384 <HAL_RCC_ClockConfig+0x1cc>)
 8002360:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002362:	4b09      	ldr	r3, [pc, #36]	; (8002388 <HAL_RCC_ClockConfig+0x1d0>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	4618      	mov	r0, r3
 8002368:	f7fe ff5a 	bl	8001220 <HAL_InitTick>

  return HAL_OK;
 800236c:	2300      	movs	r3, #0
}
 800236e:	4618      	mov	r0, r3
 8002370:	3710      	adds	r7, #16
 8002372:	46bd      	mov	sp, r7
 8002374:	bd80      	pop	{r7, pc}
 8002376:	bf00      	nop
 8002378:	40022000 	.word	0x40022000
 800237c:	40021000 	.word	0x40021000
 8002380:	08008378 	.word	0x08008378
 8002384:	20000000 	.word	0x20000000
 8002388:	20000004 	.word	0x20000004

0800238c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800238c:	b490      	push	{r4, r7}
 800238e:	b08a      	sub	sp, #40	; 0x28
 8002390:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002392:	4b2a      	ldr	r3, [pc, #168]	; (800243c <HAL_RCC_GetSysClockFreq+0xb0>)
 8002394:	1d3c      	adds	r4, r7, #4
 8002396:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002398:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800239c:	f240 2301 	movw	r3, #513	; 0x201
 80023a0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80023a2:	2300      	movs	r3, #0
 80023a4:	61fb      	str	r3, [r7, #28]
 80023a6:	2300      	movs	r3, #0
 80023a8:	61bb      	str	r3, [r7, #24]
 80023aa:	2300      	movs	r3, #0
 80023ac:	627b      	str	r3, [r7, #36]	; 0x24
 80023ae:	2300      	movs	r3, #0
 80023b0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80023b2:	2300      	movs	r3, #0
 80023b4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80023b6:	4b22      	ldr	r3, [pc, #136]	; (8002440 <HAL_RCC_GetSysClockFreq+0xb4>)
 80023b8:	685b      	ldr	r3, [r3, #4]
 80023ba:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80023bc:	69fb      	ldr	r3, [r7, #28]
 80023be:	f003 030c 	and.w	r3, r3, #12
 80023c2:	2b04      	cmp	r3, #4
 80023c4:	d002      	beq.n	80023cc <HAL_RCC_GetSysClockFreq+0x40>
 80023c6:	2b08      	cmp	r3, #8
 80023c8:	d003      	beq.n	80023d2 <HAL_RCC_GetSysClockFreq+0x46>
 80023ca:	e02d      	b.n	8002428 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80023cc:	4b1d      	ldr	r3, [pc, #116]	; (8002444 <HAL_RCC_GetSysClockFreq+0xb8>)
 80023ce:	623b      	str	r3, [r7, #32]
      break;
 80023d0:	e02d      	b.n	800242e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80023d2:	69fb      	ldr	r3, [r7, #28]
 80023d4:	0c9b      	lsrs	r3, r3, #18
 80023d6:	f003 030f 	and.w	r3, r3, #15
 80023da:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80023de:	4413      	add	r3, r2
 80023e0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80023e4:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80023e6:	69fb      	ldr	r3, [r7, #28]
 80023e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d013      	beq.n	8002418 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80023f0:	4b13      	ldr	r3, [pc, #76]	; (8002440 <HAL_RCC_GetSysClockFreq+0xb4>)
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	0c5b      	lsrs	r3, r3, #17
 80023f6:	f003 0301 	and.w	r3, r3, #1
 80023fa:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80023fe:	4413      	add	r3, r2
 8002400:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002404:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002406:	697b      	ldr	r3, [r7, #20]
 8002408:	4a0e      	ldr	r2, [pc, #56]	; (8002444 <HAL_RCC_GetSysClockFreq+0xb8>)
 800240a:	fb02 f203 	mul.w	r2, r2, r3
 800240e:	69bb      	ldr	r3, [r7, #24]
 8002410:	fbb2 f3f3 	udiv	r3, r2, r3
 8002414:	627b      	str	r3, [r7, #36]	; 0x24
 8002416:	e004      	b.n	8002422 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002418:	697b      	ldr	r3, [r7, #20]
 800241a:	4a0b      	ldr	r2, [pc, #44]	; (8002448 <HAL_RCC_GetSysClockFreq+0xbc>)
 800241c:	fb02 f303 	mul.w	r3, r2, r3
 8002420:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002422:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002424:	623b      	str	r3, [r7, #32]
      break;
 8002426:	e002      	b.n	800242e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002428:	4b06      	ldr	r3, [pc, #24]	; (8002444 <HAL_RCC_GetSysClockFreq+0xb8>)
 800242a:	623b      	str	r3, [r7, #32]
      break;
 800242c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800242e:	6a3b      	ldr	r3, [r7, #32]
}
 8002430:	4618      	mov	r0, r3
 8002432:	3728      	adds	r7, #40	; 0x28
 8002434:	46bd      	mov	sp, r7
 8002436:	bc90      	pop	{r4, r7}
 8002438:	4770      	bx	lr
 800243a:	bf00      	nop
 800243c:	08008360 	.word	0x08008360
 8002440:	40021000 	.word	0x40021000
 8002444:	007a1200 	.word	0x007a1200
 8002448:	003d0900 	.word	0x003d0900

0800244c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800244c:	b480      	push	{r7}
 800244e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002450:	4b02      	ldr	r3, [pc, #8]	; (800245c <HAL_RCC_GetHCLKFreq+0x10>)
 8002452:	681b      	ldr	r3, [r3, #0]
}
 8002454:	4618      	mov	r0, r3
 8002456:	46bd      	mov	sp, r7
 8002458:	bc80      	pop	{r7}
 800245a:	4770      	bx	lr
 800245c:	20000000 	.word	0x20000000

08002460 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002464:	f7ff fff2 	bl	800244c <HAL_RCC_GetHCLKFreq>
 8002468:	4602      	mov	r2, r0
 800246a:	4b05      	ldr	r3, [pc, #20]	; (8002480 <HAL_RCC_GetPCLK1Freq+0x20>)
 800246c:	685b      	ldr	r3, [r3, #4]
 800246e:	0a1b      	lsrs	r3, r3, #8
 8002470:	f003 0307 	and.w	r3, r3, #7
 8002474:	4903      	ldr	r1, [pc, #12]	; (8002484 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002476:	5ccb      	ldrb	r3, [r1, r3]
 8002478:	fa22 f303 	lsr.w	r3, r2, r3
}
 800247c:	4618      	mov	r0, r3
 800247e:	bd80      	pop	{r7, pc}
 8002480:	40021000 	.word	0x40021000
 8002484:	08008388 	.word	0x08008388

08002488 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800248c:	f7ff ffde 	bl	800244c <HAL_RCC_GetHCLKFreq>
 8002490:	4602      	mov	r2, r0
 8002492:	4b05      	ldr	r3, [pc, #20]	; (80024a8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002494:	685b      	ldr	r3, [r3, #4]
 8002496:	0adb      	lsrs	r3, r3, #11
 8002498:	f003 0307 	and.w	r3, r3, #7
 800249c:	4903      	ldr	r1, [pc, #12]	; (80024ac <HAL_RCC_GetPCLK2Freq+0x24>)
 800249e:	5ccb      	ldrb	r3, [r1, r3]
 80024a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80024a4:	4618      	mov	r0, r3
 80024a6:	bd80      	pop	{r7, pc}
 80024a8:	40021000 	.word	0x40021000
 80024ac:	08008388 	.word	0x08008388

080024b0 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80024b0:	b480      	push	{r7}
 80024b2:	b083      	sub	sp, #12
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
 80024b8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	220f      	movs	r2, #15
 80024be:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80024c0:	4b11      	ldr	r3, [pc, #68]	; (8002508 <HAL_RCC_GetClockConfig+0x58>)
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	f003 0203 	and.w	r2, r3, #3
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80024cc:	4b0e      	ldr	r3, [pc, #56]	; (8002508 <HAL_RCC_GetClockConfig+0x58>)
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80024d8:	4b0b      	ldr	r3, [pc, #44]	; (8002508 <HAL_RCC_GetClockConfig+0x58>)
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80024e4:	4b08      	ldr	r3, [pc, #32]	; (8002508 <HAL_RCC_GetClockConfig+0x58>)
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	08db      	lsrs	r3, r3, #3
 80024ea:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80024f2:	4b06      	ldr	r3, [pc, #24]	; (800250c <HAL_RCC_GetClockConfig+0x5c>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f003 0207 	and.w	r2, r3, #7
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 80024fe:	bf00      	nop
 8002500:	370c      	adds	r7, #12
 8002502:	46bd      	mov	sp, r7
 8002504:	bc80      	pop	{r7}
 8002506:	4770      	bx	lr
 8002508:	40021000 	.word	0x40021000
 800250c:	40022000 	.word	0x40022000

08002510 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002510:	b480      	push	{r7}
 8002512:	b085      	sub	sp, #20
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002518:	4b0a      	ldr	r3, [pc, #40]	; (8002544 <RCC_Delay+0x34>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	4a0a      	ldr	r2, [pc, #40]	; (8002548 <RCC_Delay+0x38>)
 800251e:	fba2 2303 	umull	r2, r3, r2, r3
 8002522:	0a5b      	lsrs	r3, r3, #9
 8002524:	687a      	ldr	r2, [r7, #4]
 8002526:	fb02 f303 	mul.w	r3, r2, r3
 800252a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800252c:	bf00      	nop
  }
  while (Delay --);
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	1e5a      	subs	r2, r3, #1
 8002532:	60fa      	str	r2, [r7, #12]
 8002534:	2b00      	cmp	r3, #0
 8002536:	d1f9      	bne.n	800252c <RCC_Delay+0x1c>
}
 8002538:	bf00      	nop
 800253a:	bf00      	nop
 800253c:	3714      	adds	r7, #20
 800253e:	46bd      	mov	sp, r7
 8002540:	bc80      	pop	{r7}
 8002542:	4770      	bx	lr
 8002544:	20000000 	.word	0x20000000
 8002548:	10624dd3 	.word	0x10624dd3

0800254c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b082      	sub	sp, #8
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d101      	bne.n	800255e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800255a:	2301      	movs	r3, #1
 800255c:	e096      	b.n	800268c <HAL_SPI_Init+0x140>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002562:	2b00      	cmp	r3, #0
 8002564:	d108      	bne.n	8002578 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800256e:	d009      	beq.n	8002584 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	2200      	movs	r2, #0
 8002574:	61da      	str	r2, [r3, #28]
 8002576:	e005      	b.n	8002584 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	2200      	movs	r2, #0
 800257c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	2200      	movs	r2, #0
 8002582:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2200      	movs	r2, #0
 8002588:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002590:	b2db      	uxtb	r3, r3
 8002592:	2b00      	cmp	r3, #0
 8002594:	d126      	bne.n	80025e4 <HAL_SPI_Init+0x98>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	2200      	movs	r2, #0
 800259a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    /* Init the SPI Callback settings */
    hspi->TxCpltCallback       = HAL_SPI_TxCpltCallback;       /* Legacy weak TxCpltCallback       */
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	4a3c      	ldr	r2, [pc, #240]	; (8002694 <HAL_SPI_Init+0x148>)
 80025a2:	659a      	str	r2, [r3, #88]	; 0x58
    hspi->RxCpltCallback       = HAL_SPI_RxCpltCallback;       /* Legacy weak RxCpltCallback       */
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	4a3c      	ldr	r2, [pc, #240]	; (8002698 <HAL_SPI_Init+0x14c>)
 80025a8:	65da      	str	r2, [r3, #92]	; 0x5c
    hspi->TxRxCpltCallback     = HAL_SPI_TxRxCpltCallback;     /* Legacy weak TxRxCpltCallback     */
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	4a3b      	ldr	r2, [pc, #236]	; (800269c <HAL_SPI_Init+0x150>)
 80025ae:	661a      	str	r2, [r3, #96]	; 0x60
    hspi->TxHalfCpltCallback   = HAL_SPI_TxHalfCpltCallback;   /* Legacy weak TxHalfCpltCallback   */
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	4a3b      	ldr	r2, [pc, #236]	; (80026a0 <HAL_SPI_Init+0x154>)
 80025b4:	665a      	str	r2, [r3, #100]	; 0x64
    hspi->RxHalfCpltCallback   = HAL_SPI_RxHalfCpltCallback;   /* Legacy weak RxHalfCpltCallback   */
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	4a3a      	ldr	r2, [pc, #232]	; (80026a4 <HAL_SPI_Init+0x158>)
 80025ba:	669a      	str	r2, [r3, #104]	; 0x68
    hspi->TxRxHalfCpltCallback = HAL_SPI_TxRxHalfCpltCallback; /* Legacy weak TxRxHalfCpltCallback */
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	4a3a      	ldr	r2, [pc, #232]	; (80026a8 <HAL_SPI_Init+0x15c>)
 80025c0:	66da      	str	r2, [r3, #108]	; 0x6c
    hspi->ErrorCallback        = HAL_SPI_ErrorCallback;        /* Legacy weak ErrorCallback        */
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	4a39      	ldr	r2, [pc, #228]	; (80026ac <HAL_SPI_Init+0x160>)
 80025c6:	671a      	str	r2, [r3, #112]	; 0x70
    hspi->AbortCpltCallback    = HAL_SPI_AbortCpltCallback;    /* Legacy weak AbortCpltCallback    */
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	4a39      	ldr	r2, [pc, #228]	; (80026b0 <HAL_SPI_Init+0x164>)
 80025cc:	675a      	str	r2, [r3, #116]	; 0x74

    if (hspi->MspInitCallback == NULL)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d102      	bne.n	80025dc <HAL_SPI_Init+0x90>
    {
      hspi->MspInitCallback = HAL_SPI_MspInit; /* Legacy weak MspInit  */
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	4a36      	ldr	r2, [pc, #216]	; (80026b4 <HAL_SPI_Init+0x168>)
 80025da:	679a      	str	r2, [r3, #120]	; 0x78
    }

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80025e0:	6878      	ldr	r0, [r7, #4]
 80025e2:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2202      	movs	r2, #2
 80025e8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	681a      	ldr	r2, [r3, #0]
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80025fa:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	685b      	ldr	r3, [r3, #4]
 8002600:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	689b      	ldr	r3, [r3, #8]
 8002608:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800260c:	431a      	orrs	r2, r3
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	68db      	ldr	r3, [r3, #12]
 8002612:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002616:	431a      	orrs	r2, r3
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	691b      	ldr	r3, [r3, #16]
 800261c:	f003 0302 	and.w	r3, r3, #2
 8002620:	431a      	orrs	r2, r3
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	695b      	ldr	r3, [r3, #20]
 8002626:	f003 0301 	and.w	r3, r3, #1
 800262a:	431a      	orrs	r2, r3
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	699b      	ldr	r3, [r3, #24]
 8002630:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002634:	431a      	orrs	r2, r3
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	69db      	ldr	r3, [r3, #28]
 800263a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800263e:	431a      	orrs	r2, r3
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6a1b      	ldr	r3, [r3, #32]
 8002644:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002648:	ea42 0103 	orr.w	r1, r2, r3
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002650:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	430a      	orrs	r2, r1
 800265a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	699b      	ldr	r3, [r3, #24]
 8002660:	0c1a      	lsrs	r2, r3, #16
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f002 0204 	and.w	r2, r2, #4
 800266a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	69da      	ldr	r2, [r3, #28]
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800267a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2200      	movs	r2, #0
 8002680:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	2201      	movs	r2, #1
 8002686:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800268a:	2300      	movs	r3, #0
}
 800268c:	4618      	mov	r0, r3
 800268e:	3708      	adds	r7, #8
 8002690:	46bd      	mov	sp, r7
 8002692:	bd80      	pop	{r7, pc}
 8002694:	08004489 	.word	0x08004489
 8002698:	08004549 	.word	0x08004549
 800269c:	08002c01 	.word	0x08002c01
 80026a0:	08002c13 	.word	0x08002c13
 80026a4:	08002c25 	.word	0x08002c25
 80026a8:	08002c37 	.word	0x08002c37
 80026ac:	08002c49 	.word	0x08002c49
 80026b0:	08002c5b 	.word	0x08002c5b
 80026b4:	080010ed 	.word	0x080010ed

080026b8 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80026b8:	b480      	push	{r7}
 80026ba:	b087      	sub	sp, #28
 80026bc:	af00      	add	r7, sp, #0
 80026be:	60f8      	str	r0, [r7, #12]
 80026c0:	60b9      	str	r1, [r7, #8]
 80026c2:	4613      	mov	r3, r2
 80026c4:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80026c6:	2300      	movs	r3, #0
 80026c8:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80026d0:	2b01      	cmp	r3, #1
 80026d2:	d101      	bne.n	80026d8 <HAL_SPI_Transmit_IT+0x20>
 80026d4:	2302      	movs	r3, #2
 80026d6:	e06f      	b.n	80027b8 <HAL_SPI_Transmit_IT+0x100>
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	2201      	movs	r2, #1
 80026dc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if ((pData == NULL) || (Size == 0U))
 80026e0:	68bb      	ldr	r3, [r7, #8]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d002      	beq.n	80026ec <HAL_SPI_Transmit_IT+0x34>
 80026e6:	88fb      	ldrh	r3, [r7, #6]
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d102      	bne.n	80026f2 <HAL_SPI_Transmit_IT+0x3a>
  {
    errorcode = HAL_ERROR;
 80026ec:	2301      	movs	r3, #1
 80026ee:	75fb      	strb	r3, [r7, #23]
    goto error;
 80026f0:	e05d      	b.n	80027ae <HAL_SPI_Transmit_IT+0xf6>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80026f8:	b2db      	uxtb	r3, r3
 80026fa:	2b01      	cmp	r3, #1
 80026fc:	d002      	beq.n	8002704 <HAL_SPI_Transmit_IT+0x4c>
  {
    errorcode = HAL_BUSY;
 80026fe:	2302      	movs	r3, #2
 8002700:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002702:	e054      	b.n	80027ae <HAL_SPI_Transmit_IT+0xf6>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	2203      	movs	r2, #3
 8002708:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	2200      	movs	r2, #0
 8002710:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	68ba      	ldr	r2, [r7, #8]
 8002716:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	88fa      	ldrh	r2, [r7, #6]
 800271c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	88fa      	ldrh	r2, [r7, #6]
 8002722:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	2200      	movs	r2, #0
 8002728:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	2200      	movs	r2, #0
 800272e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	2200      	movs	r2, #0
 8002734:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	2200      	movs	r2, #0
 800273a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	68db      	ldr	r3, [r3, #12]
 8002740:	2b00      	cmp	r3, #0
 8002742:	d003      	beq.n	800274c <HAL_SPI_Transmit_IT+0x94>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	4a1f      	ldr	r2, [pc, #124]	; (80027c4 <HAL_SPI_Transmit_IT+0x10c>)
 8002748:	645a      	str	r2, [r3, #68]	; 0x44
 800274a:	e002      	b.n	8002752 <HAL_SPI_Transmit_IT+0x9a>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	4a1e      	ldr	r2, [pc, #120]	; (80027c8 <HAL_SPI_Transmit_IT+0x110>)
 8002750:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	689b      	ldr	r3, [r3, #8]
 8002756:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800275a:	d10f      	bne.n	800277c <HAL_SPI_Transmit_IT+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	681a      	ldr	r2, [r3, #0]
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800276a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	681a      	ldr	r2, [r3, #0]
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800277a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	685a      	ldr	r2, [r3, #4]
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 800278a:	605a      	str	r2, [r3, #4]


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002796:	2b40      	cmp	r3, #64	; 0x40
 8002798:	d008      	beq.n	80027ac <HAL_SPI_Transmit_IT+0xf4>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	681a      	ldr	r2, [r3, #0]
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80027a8:	601a      	str	r2, [r3, #0]
 80027aa:	e000      	b.n	80027ae <HAL_SPI_Transmit_IT+0xf6>
  }

error :
 80027ac:	bf00      	nop
  __HAL_UNLOCK(hspi);
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	2200      	movs	r2, #0
 80027b2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80027b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80027b8:	4618      	mov	r0, r3
 80027ba:	371c      	adds	r7, #28
 80027bc:	46bd      	mov	sp, r7
 80027be:	bc80      	pop	{r7}
 80027c0:	4770      	bx	lr
 80027c2:	bf00      	nop
 80027c4:	08002eef 	.word	0x08002eef
 80027c8:	08002ea9 	.word	0x08002ea9

080027cc <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b086      	sub	sp, #24
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	60f8      	str	r0, [r7, #12]
 80027d4:	60b9      	str	r1, [r7, #8]
 80027d6:	4613      	mov	r3, r2
 80027d8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80027da:	2300      	movs	r3, #0
 80027dc:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	689b      	ldr	r3, [r3, #8]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d110      	bne.n	8002808 <HAL_SPI_Receive_IT+0x3c>
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80027ee:	d10b      	bne.n	8002808 <HAL_SPI_Receive_IT+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	2204      	movs	r2, #4
 80027f4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 80027f8:	88fb      	ldrh	r3, [r7, #6]
 80027fa:	68ba      	ldr	r2, [r7, #8]
 80027fc:	68b9      	ldr	r1, [r7, #8]
 80027fe:	68f8      	ldr	r0, [r7, #12]
 8002800:	f000 f882 	bl	8002908 <HAL_SPI_TransmitReceive_IT>
 8002804:	4603      	mov	r3, r0
 8002806:	e076      	b.n	80028f6 <HAL_SPI_Receive_IT+0x12a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800280e:	2b01      	cmp	r3, #1
 8002810:	d101      	bne.n	8002816 <HAL_SPI_Receive_IT+0x4a>
 8002812:	2302      	movs	r3, #2
 8002814:	e06f      	b.n	80028f6 <HAL_SPI_Receive_IT+0x12a>
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	2201      	movs	r2, #1
 800281a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002824:	b2db      	uxtb	r3, r3
 8002826:	2b01      	cmp	r3, #1
 8002828:	d002      	beq.n	8002830 <HAL_SPI_Receive_IT+0x64>
  {
    errorcode = HAL_BUSY;
 800282a:	2302      	movs	r3, #2
 800282c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800282e:	e05d      	b.n	80028ec <HAL_SPI_Receive_IT+0x120>
  }

  if ((pData == NULL) || (Size == 0U))
 8002830:	68bb      	ldr	r3, [r7, #8]
 8002832:	2b00      	cmp	r3, #0
 8002834:	d002      	beq.n	800283c <HAL_SPI_Receive_IT+0x70>
 8002836:	88fb      	ldrh	r3, [r7, #6]
 8002838:	2b00      	cmp	r3, #0
 800283a:	d102      	bne.n	8002842 <HAL_SPI_Receive_IT+0x76>
  {
    errorcode = HAL_ERROR;
 800283c:	2301      	movs	r3, #1
 800283e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002840:	e054      	b.n	80028ec <HAL_SPI_Receive_IT+0x120>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	2204      	movs	r2, #4
 8002846:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	2200      	movs	r2, #0
 800284e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	68ba      	ldr	r2, [r7, #8]
 8002854:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	88fa      	ldrh	r2, [r7, #6]
 800285a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	88fa      	ldrh	r2, [r7, #6]
 8002860:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	2200      	movs	r2, #0
 8002866:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	2200      	movs	r2, #0
 800286c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	2200      	movs	r2, #0
 8002872:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxISR       = NULL;
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	2200      	movs	r2, #0
 8002878:	645a      	str	r2, [r3, #68]	; 0x44

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	68db      	ldr	r3, [r3, #12]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d003      	beq.n	800288a <HAL_SPI_Receive_IT+0xbe>
  {
    hspi->RxISR = SPI_RxISR_16BIT;
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	4a1e      	ldr	r2, [pc, #120]	; (8002900 <HAL_SPI_Receive_IT+0x134>)
 8002886:	641a      	str	r2, [r3, #64]	; 0x40
 8002888:	e002      	b.n	8002890 <HAL_SPI_Receive_IT+0xc4>
  }
  else
  {
    hspi->RxISR = SPI_RxISR_8BIT;
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	4a1d      	ldr	r2, [pc, #116]	; (8002904 <HAL_SPI_Receive_IT+0x138>)
 800288e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	689b      	ldr	r3, [r3, #8]
 8002894:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002898:	d10f      	bne.n	80028ba <HAL_SPI_Receive_IT+0xee>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	681a      	ldr	r2, [r3, #0]
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80028a8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	681a      	ldr	r2, [r3, #0]
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80028b8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	685a      	ldr	r2, [r3, #4]
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 80028c8:	605a      	str	r2, [r3, #4]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028d4:	2b40      	cmp	r3, #64	; 0x40
 80028d6:	d008      	beq.n	80028ea <HAL_SPI_Receive_IT+0x11e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	681a      	ldr	r2, [r3, #0]
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80028e6:	601a      	str	r2, [r3, #0]
 80028e8:	e000      	b.n	80028ec <HAL_SPI_Receive_IT+0x120>
  }

error :
 80028ea:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	2200      	movs	r2, #0
 80028f0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80028f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80028f6:	4618      	mov	r0, r3
 80028f8:	3718      	adds	r7, #24
 80028fa:	46bd      	mov	sp, r7
 80028fc:	bd80      	pop	{r7, pc}
 80028fe:	bf00      	nop
 8002900:	08002e63 	.word	0x08002e63
 8002904:	08002e19 	.word	0x08002e19

08002908 <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 8002908:	b480      	push	{r7}
 800290a:	b087      	sub	sp, #28
 800290c:	af00      	add	r7, sp, #0
 800290e:	60f8      	str	r0, [r7, #12]
 8002910:	60b9      	str	r1, [r7, #8]
 8002912:	607a      	str	r2, [r7, #4]
 8002914:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002916:	2300      	movs	r3, #0
 8002918:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002920:	2b01      	cmp	r3, #1
 8002922:	d101      	bne.n	8002928 <HAL_SPI_TransmitReceive_IT+0x20>
 8002924:	2302      	movs	r3, #2
 8002926:	e075      	b.n	8002a14 <HAL_SPI_TransmitReceive_IT+0x10c>
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	2201      	movs	r2, #1
 800292c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002936:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	685b      	ldr	r3, [r3, #4]
 800293c:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800293e:	7dbb      	ldrb	r3, [r7, #22]
 8002940:	2b01      	cmp	r3, #1
 8002942:	d00d      	beq.n	8002960 <HAL_SPI_TransmitReceive_IT+0x58>
 8002944:	693b      	ldr	r3, [r7, #16]
 8002946:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800294a:	d106      	bne.n	800295a <HAL_SPI_TransmitReceive_IT+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	689b      	ldr	r3, [r3, #8]
 8002950:	2b00      	cmp	r3, #0
 8002952:	d102      	bne.n	800295a <HAL_SPI_TransmitReceive_IT+0x52>
 8002954:	7dbb      	ldrb	r3, [r7, #22]
 8002956:	2b04      	cmp	r3, #4
 8002958:	d002      	beq.n	8002960 <HAL_SPI_TransmitReceive_IT+0x58>
  {
    errorcode = HAL_BUSY;
 800295a:	2302      	movs	r3, #2
 800295c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800295e:	e054      	b.n	8002a0a <HAL_SPI_TransmitReceive_IT+0x102>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002960:	68bb      	ldr	r3, [r7, #8]
 8002962:	2b00      	cmp	r3, #0
 8002964:	d005      	beq.n	8002972 <HAL_SPI_TransmitReceive_IT+0x6a>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2b00      	cmp	r3, #0
 800296a:	d002      	beq.n	8002972 <HAL_SPI_TransmitReceive_IT+0x6a>
 800296c:	887b      	ldrh	r3, [r7, #2]
 800296e:	2b00      	cmp	r3, #0
 8002970:	d102      	bne.n	8002978 <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_ERROR;
 8002972:	2301      	movs	r3, #1
 8002974:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002976:	e048      	b.n	8002a0a <HAL_SPI_TransmitReceive_IT+0x102>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800297e:	b2db      	uxtb	r3, r3
 8002980:	2b04      	cmp	r3, #4
 8002982:	d003      	beq.n	800298c <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	2205      	movs	r2, #5
 8002988:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	2200      	movs	r2, #0
 8002990:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	68ba      	ldr	r2, [r7, #8]
 8002996:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	887a      	ldrh	r2, [r7, #2]
 800299c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	887a      	ldrh	r2, [r7, #2]
 80029a2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	687a      	ldr	r2, [r7, #4]
 80029a8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	887a      	ldrh	r2, [r7, #2]
 80029ae:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	887a      	ldrh	r2, [r7, #2]
 80029b4:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	68db      	ldr	r3, [r3, #12]
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d006      	beq.n	80029cc <HAL_SPI_TransmitReceive_IT+0xc4>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	4a17      	ldr	r2, [pc, #92]	; (8002a20 <HAL_SPI_TransmitReceive_IT+0x118>)
 80029c2:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	4a17      	ldr	r2, [pc, #92]	; (8002a24 <HAL_SPI_TransmitReceive_IT+0x11c>)
 80029c8:	645a      	str	r2, [r3, #68]	; 0x44
 80029ca:	e005      	b.n	80029d8 <HAL_SPI_TransmitReceive_IT+0xd0>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	4a16      	ldr	r2, [pc, #88]	; (8002a28 <HAL_SPI_TransmitReceive_IT+0x120>)
 80029d0:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	4a15      	ldr	r2, [pc, #84]	; (8002a2c <HAL_SPI_TransmitReceive_IT+0x124>)
 80029d6:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	685a      	ldr	r2, [r3, #4]
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 80029e6:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029f2:	2b40      	cmp	r3, #64	; 0x40
 80029f4:	d008      	beq.n	8002a08 <HAL_SPI_TransmitReceive_IT+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	681a      	ldr	r2, [r3, #0]
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002a04:	601a      	str	r2, [r3, #0]
 8002a06:	e000      	b.n	8002a0a <HAL_SPI_TransmitReceive_IT+0x102>
  }

error :
 8002a08:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002a12:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a14:	4618      	mov	r0, r3
 8002a16:	371c      	adds	r7, #28
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	bc80      	pop	{r7}
 8002a1c:	4770      	bx	lr
 8002a1e:	bf00      	nop
 8002a20:	08002d5b 	.word	0x08002d5b
 8002a24:	08002dbb 	.word	0x08002dbb
 8002a28:	08002c97 	.word	0x08002c97
 8002a2c:	08002cfb 	.word	0x08002cfb

08002a30 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b088      	sub	sp, #32
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	685b      	ldr	r3, [r3, #4]
 8002a3e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	689b      	ldr	r3, [r3, #8]
 8002a46:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8002a48:	69bb      	ldr	r3, [r7, #24]
 8002a4a:	099b      	lsrs	r3, r3, #6
 8002a4c:	f003 0301 	and.w	r3, r3, #1
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d10f      	bne.n	8002a74 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8002a54:	69bb      	ldr	r3, [r7, #24]
 8002a56:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d00a      	beq.n	8002a74 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8002a5e:	69fb      	ldr	r3, [r7, #28]
 8002a60:	099b      	lsrs	r3, r3, #6
 8002a62:	f003 0301 	and.w	r3, r3, #1
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d004      	beq.n	8002a74 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a6e:	6878      	ldr	r0, [r7, #4]
 8002a70:	4798      	blx	r3
    return;
 8002a72:	e0bf      	b.n	8002bf4 <HAL_SPI_IRQHandler+0x1c4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8002a74:	69bb      	ldr	r3, [r7, #24]
 8002a76:	085b      	lsrs	r3, r3, #1
 8002a78:	f003 0301 	and.w	r3, r3, #1
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d00a      	beq.n	8002a96 <HAL_SPI_IRQHandler+0x66>
 8002a80:	69fb      	ldr	r3, [r7, #28]
 8002a82:	09db      	lsrs	r3, r3, #7
 8002a84:	f003 0301 	and.w	r3, r3, #1
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d004      	beq.n	8002a96 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a90:	6878      	ldr	r0, [r7, #4]
 8002a92:	4798      	blx	r3
    return;
 8002a94:	e0ae      	b.n	8002bf4 <HAL_SPI_IRQHandler+0x1c4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 8002a96:	69bb      	ldr	r3, [r7, #24]
 8002a98:	095b      	lsrs	r3, r3, #5
 8002a9a:	f003 0301 	and.w	r3, r3, #1
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d106      	bne.n	8002ab0 <HAL_SPI_IRQHandler+0x80>
 8002aa2:	69bb      	ldr	r3, [r7, #24]
 8002aa4:	099b      	lsrs	r3, r3, #6
 8002aa6:	f003 0301 	and.w	r3, r3, #1
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	f000 80a2 	beq.w	8002bf4 <HAL_SPI_IRQHandler+0x1c4>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8002ab0:	69fb      	ldr	r3, [r7, #28]
 8002ab2:	095b      	lsrs	r3, r3, #5
 8002ab4:	f003 0301 	and.w	r3, r3, #1
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	f000 809b 	beq.w	8002bf4 <HAL_SPI_IRQHandler+0x1c4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8002abe:	69bb      	ldr	r3, [r7, #24]
 8002ac0:	099b      	lsrs	r3, r3, #6
 8002ac2:	f003 0301 	and.w	r3, r3, #1
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d023      	beq.n	8002b12 <HAL_SPI_IRQHandler+0xe2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002ad0:	b2db      	uxtb	r3, r3
 8002ad2:	2b03      	cmp	r3, #3
 8002ad4:	d011      	beq.n	8002afa <HAL_SPI_IRQHandler+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ada:	f043 0204 	orr.w	r2, r3, #4
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	617b      	str	r3, [r7, #20]
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	68db      	ldr	r3, [r3, #12]
 8002aec:	617b      	str	r3, [r7, #20]
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	689b      	ldr	r3, [r3, #8]
 8002af4:	617b      	str	r3, [r7, #20]
 8002af6:	697b      	ldr	r3, [r7, #20]
 8002af8:	e00b      	b.n	8002b12 <HAL_SPI_IRQHandler+0xe2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002afa:	2300      	movs	r3, #0
 8002afc:	613b      	str	r3, [r7, #16]
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	68db      	ldr	r3, [r3, #12]
 8002b04:	613b      	str	r3, [r7, #16]
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	689b      	ldr	r3, [r3, #8]
 8002b0c:	613b      	str	r3, [r7, #16]
 8002b0e:	693b      	ldr	r3, [r7, #16]
        return;
 8002b10:	e070      	b.n	8002bf4 <HAL_SPI_IRQHandler+0x1c4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8002b12:	69bb      	ldr	r3, [r7, #24]
 8002b14:	095b      	lsrs	r3, r3, #5
 8002b16:	f003 0301 	and.w	r3, r3, #1
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d014      	beq.n	8002b48 <HAL_SPI_IRQHandler+0x118>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b22:	f043 0201 	orr.w	r2, r3, #1
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	60fb      	str	r3, [r7, #12]
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	689b      	ldr	r3, [r3, #8]
 8002b34:	60fb      	str	r3, [r7, #12]
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	681a      	ldr	r2, [r3, #0]
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002b44:	601a      	str	r2, [r3, #0]
 8002b46:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d050      	beq.n	8002bf2 <HAL_SPI_IRQHandler+0x1c2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	685a      	ldr	r2, [r3, #4]
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002b5e:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2201      	movs	r2, #1
 8002b64:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8002b68:	69fb      	ldr	r3, [r7, #28]
 8002b6a:	f003 0302 	and.w	r3, r3, #2
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d104      	bne.n	8002b7c <HAL_SPI_IRQHandler+0x14c>
 8002b72:	69fb      	ldr	r3, [r7, #28]
 8002b74:	f003 0301 	and.w	r3, r3, #1
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d034      	beq.n	8002be6 <HAL_SPI_IRQHandler+0x1b6>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	685a      	ldr	r2, [r3, #4]
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f022 0203 	bic.w	r2, r2, #3
 8002b8a:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d011      	beq.n	8002bb8 <HAL_SPI_IRQHandler+0x188>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b98:	4a18      	ldr	r2, [pc, #96]	; (8002bfc <HAL_SPI_IRQHandler+0x1cc>)
 8002b9a:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	f7fe fe31 	bl	8001808 <HAL_DMA_Abort_IT>
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d005      	beq.n	8002bb8 <HAL_SPI_IRQHandler+0x188>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bb0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d017      	beq.n	8002bf0 <HAL_SPI_IRQHandler+0x1c0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002bc4:	4a0d      	ldr	r2, [pc, #52]	; (8002bfc <HAL_SPI_IRQHandler+0x1cc>)
 8002bc6:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002bcc:	4618      	mov	r0, r3
 8002bce:	f7fe fe1b 	bl	8001808 <HAL_DMA_Abort_IT>
 8002bd2:	4603      	mov	r3, r0
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d00b      	beq.n	8002bf0 <HAL_SPI_IRQHandler+0x1c0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bdc:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8002be4:	e004      	b.n	8002bf0 <HAL_SPI_IRQHandler+0x1c0>
      }
      else
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bea:	6878      	ldr	r0, [r7, #4]
 8002bec:	4798      	blx	r3
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8002bee:	e000      	b.n	8002bf2 <HAL_SPI_IRQHandler+0x1c2>
        if (hspi->hdmatx != NULL)
 8002bf0:	bf00      	nop
    return;
 8002bf2:	bf00      	nop
  }
}
 8002bf4:	3720      	adds	r7, #32
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}
 8002bfa:	bf00      	nop
 8002bfc:	08002c6d 	.word	0x08002c6d

08002c00 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8002c00:	b480      	push	{r7}
 8002c02:	b083      	sub	sp, #12
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8002c08:	bf00      	nop
 8002c0a:	370c      	adds	r7, #12
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	bc80      	pop	{r7}
 8002c10:	4770      	bx	lr

08002c12 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8002c12:	b480      	push	{r7}
 8002c14:	b083      	sub	sp, #12
 8002c16:	af00      	add	r7, sp, #0
 8002c18:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8002c1a:	bf00      	nop
 8002c1c:	370c      	adds	r7, #12
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	bc80      	pop	{r7}
 8002c22:	4770      	bx	lr

08002c24 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8002c24:	b480      	push	{r7}
 8002c26:	b083      	sub	sp, #12
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8002c2c:	bf00      	nop
 8002c2e:	370c      	adds	r7, #12
 8002c30:	46bd      	mov	sp, r7
 8002c32:	bc80      	pop	{r7}
 8002c34:	4770      	bx	lr

08002c36 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8002c36:	b480      	push	{r7}
 8002c38:	b083      	sub	sp, #12
 8002c3a:	af00      	add	r7, sp, #0
 8002c3c:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8002c3e:	bf00      	nop
 8002c40:	370c      	adds	r7, #12
 8002c42:	46bd      	mov	sp, r7
 8002c44:	bc80      	pop	{r7}
 8002c46:	4770      	bx	lr

08002c48 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	b083      	sub	sp, #12
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8002c50:	bf00      	nop
 8002c52:	370c      	adds	r7, #12
 8002c54:	46bd      	mov	sp, r7
 8002c56:	bc80      	pop	{r7}
 8002c58:	4770      	bx	lr

08002c5a <HAL_SPI_AbortCpltCallback>:
  * @brief  SPI Abort Complete callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_AbortCpltCallback(SPI_HandleTypeDef *hspi)
{
 8002c5a:	b480      	push	{r7}
 8002c5c:	b083      	sub	sp, #12
 8002c5e:	af00      	add	r7, sp, #0
 8002c60:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_AbortCpltCallback can be implemented in the user file.
   */
}
 8002c62:	bf00      	nop
 8002c64:	370c      	adds	r7, #12
 8002c66:	46bd      	mov	sp, r7
 8002c68:	bc80      	pop	{r7}
 8002c6a:	4770      	bx	lr

08002c6c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b084      	sub	sp, #16
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c78:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	2200      	movs	r2, #0
 8002c84:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c8a:	68f8      	ldr	r0, [r7, #12]
 8002c8c:	4798      	blx	r3
#else
  HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8002c8e:	bf00      	nop
 8002c90:	3710      	adds	r7, #16
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bd80      	pop	{r7, pc}

08002c96 <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8002c96:	b580      	push	{r7, lr}
 8002c98:	b082      	sub	sp, #8
 8002c9a:	af00      	add	r7, sp, #0
 8002c9c:	6078      	str	r0, [r7, #4]
  /* Receive data in 8bit mode */
  *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f103 020c 	add.w	r2, r3, #12
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002caa:	7812      	ldrb	r2, [r2, #0]
 8002cac:	b2d2      	uxtb	r2, r2
 8002cae:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cb4:	1c5a      	adds	r2, r3, #1
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002cbe:	b29b      	uxth	r3, r3
 8002cc0:	3b01      	subs	r3, #1
 8002cc2:	b29a      	uxth	r2, r3
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002ccc:	b29b      	uxth	r3, r3
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d10f      	bne.n	8002cf2 <SPI_2linesRxISR_8BIT+0x5c>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	685a      	ldr	r2, [r3, #4]
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002ce0:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002ce6:	b29b      	uxth	r3, r3
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d102      	bne.n	8002cf2 <SPI_2linesRxISR_8BIT+0x5c>
    {
      SPI_CloseRxTx_ISR(hspi);
 8002cec:	6878      	ldr	r0, [r7, #4]
 8002cee:	f000 fa19 	bl	8003124 <SPI_CloseRxTx_ISR>
    }
  }
}
 8002cf2:	bf00      	nop
 8002cf4:	3708      	adds	r7, #8
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	bd80      	pop	{r7, pc}

08002cfa <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8002cfa:	b580      	push	{r7, lr}
 8002cfc:	b082      	sub	sp, #8
 8002cfe:	af00      	add	r7, sp, #0
 8002d00:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	330c      	adds	r3, #12
 8002d0c:	7812      	ldrb	r2, [r2, #0]
 8002d0e:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d14:	1c5a      	adds	r2, r3, #1
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002d1e:	b29b      	uxth	r3, r3
 8002d20:	3b01      	subs	r3, #1
 8002d22:	b29a      	uxth	r2, r3
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002d2c:	b29b      	uxth	r3, r3
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d10f      	bne.n	8002d52 <SPI_2linesTxISR_8BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	685a      	ldr	r2, [r3, #4]
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002d40:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d46:	b29b      	uxth	r3, r3
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d102      	bne.n	8002d52 <SPI_2linesTxISR_8BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 8002d4c:	6878      	ldr	r0, [r7, #4]
 8002d4e:	f000 f9e9 	bl	8003124 <SPI_CloseRxTx_ISR>
    }
  }
}
 8002d52:	bf00      	nop
 8002d54:	3708      	adds	r7, #8
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd80      	pop	{r7, pc}

08002d5a <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8002d5a:	b580      	push	{r7, lr}
 8002d5c:	b082      	sub	sp, #8
 8002d5e:	af00      	add	r7, sp, #0
 8002d60:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	68da      	ldr	r2, [r3, #12]
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d6c:	b292      	uxth	r2, r2
 8002d6e:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d74:	1c9a      	adds	r2, r3, #2
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d7e:	b29b      	uxth	r3, r3
 8002d80:	3b01      	subs	r3, #1
 8002d82:	b29a      	uxth	r2, r3
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->RxXferCount == 0U)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d8c:	b29b      	uxth	r3, r3
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d10f      	bne.n	8002db2 <SPI_2linesRxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	685a      	ldr	r2, [r3, #4]
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002da0:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002da6:	b29b      	uxth	r3, r3
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d102      	bne.n	8002db2 <SPI_2linesRxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 8002dac:	6878      	ldr	r0, [r7, #4]
 8002dae:	f000 f9b9 	bl	8003124 <SPI_CloseRxTx_ISR>
    }
  }
}
 8002db2:	bf00      	nop
 8002db4:	3708      	adds	r7, #8
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bd80      	pop	{r7, pc}

08002dba <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8002dba:	b580      	push	{r7, lr}
 8002dbc:	b082      	sub	sp, #8
 8002dbe:	af00      	add	r7, sp, #0
 8002dc0:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dc6:	881a      	ldrh	r2, [r3, #0]
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dd2:	1c9a      	adds	r2, r3, #2
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002ddc:	b29b      	uxth	r3, r3
 8002dde:	3b01      	subs	r3, #1
 8002de0:	b29a      	uxth	r2, r3
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002dea:	b29b      	uxth	r3, r3
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d10f      	bne.n	8002e10 <SPI_2linesTxISR_16BIT+0x56>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	685a      	ldr	r2, [r3, #4]
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002dfe:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002e04:	b29b      	uxth	r3, r3
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d102      	bne.n	8002e10 <SPI_2linesTxISR_16BIT+0x56>
    {
      SPI_CloseRxTx_ISR(hspi);
 8002e0a:	6878      	ldr	r0, [r7, #4]
 8002e0c:	f000 f98a 	bl	8003124 <SPI_CloseRxTx_ISR>
    }
  }
}
 8002e10:	bf00      	nop
 8002e12:	3708      	adds	r7, #8
 8002e14:	46bd      	mov	sp, r7
 8002e16:	bd80      	pop	{r7, pc}

08002e18 <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b082      	sub	sp, #8
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f103 020c 	add.w	r2, r3, #12
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e2c:	7812      	ldrb	r2, [r2, #0]
 8002e2e:	b2d2      	uxtb	r2, r2
 8002e30:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e36:	1c5a      	adds	r2, r3, #1
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002e40:	b29b      	uxth	r3, r3
 8002e42:	3b01      	subs	r3, #1
 8002e44:	b29a      	uxth	r2, r3
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	87da      	strh	r2, [r3, #62]	; 0x3e
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }

#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002e4e:	b29b      	uxth	r3, r3
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d102      	bne.n	8002e5a <SPI_RxISR_8BIT+0x42>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8002e54:	6878      	ldr	r0, [r7, #4]
 8002e56:	f000 f9db 	bl	8003210 <SPI_CloseRx_ISR>
  }
}
 8002e5a:	bf00      	nop
 8002e5c:	3708      	adds	r7, #8
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	bd80      	pop	{r7, pc}

08002e62 <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8002e62:	b580      	push	{r7, lr}
 8002e64:	b082      	sub	sp, #8
 8002e66:	af00      	add	r7, sp, #0
 8002e68:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	68da      	ldr	r2, [r3, #12]
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e74:	b292      	uxth	r2, r2
 8002e76:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e7c:	1c9a      	adds	r2, r3, #2
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002e86:	b29b      	uxth	r3, r3
 8002e88:	3b01      	subs	r3, #1
 8002e8a:	b29a      	uxth	r2, r3
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	87da      	strh	r2, [r3, #62]	; 0x3e
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }

#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002e94:	b29b      	uxth	r3, r3
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d102      	bne.n	8002ea0 <SPI_RxISR_16BIT+0x3e>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8002e9a:	6878      	ldr	r0, [r7, #4]
 8002e9c:	f000 f9b8 	bl	8003210 <SPI_CloseRx_ISR>
  }
}
 8002ea0:	bf00      	nop
 8002ea2:	3708      	adds	r7, #8
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	bd80      	pop	{r7, pc}

08002ea8 <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b082      	sub	sp, #8
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	330c      	adds	r3, #12
 8002eba:	7812      	ldrb	r2, [r2, #0]
 8002ebc:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ec2:	1c5a      	adds	r2, r3, #1
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002ecc:	b29b      	uxth	r3, r3
 8002ece:	3b01      	subs	r3, #1
 8002ed0:	b29a      	uxth	r2, r3
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002eda:	b29b      	uxth	r3, r3
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d102      	bne.n	8002ee6 <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8002ee0:	6878      	ldr	r0, [r7, #4]
 8002ee2:	f000 f9d7 	bl	8003294 <SPI_CloseTx_ISR>
  }
}
 8002ee6:	bf00      	nop
 8002ee8:	3708      	adds	r7, #8
 8002eea:	46bd      	mov	sp, r7
 8002eec:	bd80      	pop	{r7, pc}

08002eee <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8002eee:	b580      	push	{r7, lr}
 8002ef0:	b082      	sub	sp, #8
 8002ef2:	af00      	add	r7, sp, #0
 8002ef4:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002efa:	881a      	ldrh	r2, [r3, #0]
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f06:	1c9a      	adds	r2, r3, #2
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002f10:	b29b      	uxth	r3, r3
 8002f12:	3b01      	subs	r3, #1
 8002f14:	b29a      	uxth	r2, r3
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002f1e:	b29b      	uxth	r3, r3
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d102      	bne.n	8002f2a <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8002f24:	6878      	ldr	r0, [r7, #4]
 8002f26:	f000 f9b5 	bl	8003294 <SPI_CloseTx_ISR>
  }
}
 8002f2a:	bf00      	nop
 8002f2c:	3708      	adds	r7, #8
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bd80      	pop	{r7, pc}
	...

08002f34 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b088      	sub	sp, #32
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	60f8      	str	r0, [r7, #12]
 8002f3c:	60b9      	str	r1, [r7, #8]
 8002f3e:	603b      	str	r3, [r7, #0]
 8002f40:	4613      	mov	r3, r2
 8002f42:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002f44:	f7fe fade 	bl	8001504 <HAL_GetTick>
 8002f48:	4602      	mov	r2, r0
 8002f4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f4c:	1a9b      	subs	r3, r3, r2
 8002f4e:	683a      	ldr	r2, [r7, #0]
 8002f50:	4413      	add	r3, r2
 8002f52:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002f54:	f7fe fad6 	bl	8001504 <HAL_GetTick>
 8002f58:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002f5a:	4b39      	ldr	r3, [pc, #228]	; (8003040 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	015b      	lsls	r3, r3, #5
 8002f60:	0d1b      	lsrs	r3, r3, #20
 8002f62:	69fa      	ldr	r2, [r7, #28]
 8002f64:	fb02 f303 	mul.w	r3, r2, r3
 8002f68:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002f6a:	e054      	b.n	8003016 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f72:	d050      	beq.n	8003016 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002f74:	f7fe fac6 	bl	8001504 <HAL_GetTick>
 8002f78:	4602      	mov	r2, r0
 8002f7a:	69bb      	ldr	r3, [r7, #24]
 8002f7c:	1ad3      	subs	r3, r2, r3
 8002f7e:	69fa      	ldr	r2, [r7, #28]
 8002f80:	429a      	cmp	r2, r3
 8002f82:	d902      	bls.n	8002f8a <SPI_WaitFlagStateUntilTimeout+0x56>
 8002f84:	69fb      	ldr	r3, [r7, #28]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d13d      	bne.n	8003006 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	685a      	ldr	r2, [r3, #4]
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002f98:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	685b      	ldr	r3, [r3, #4]
 8002f9e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002fa2:	d111      	bne.n	8002fc8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	689b      	ldr	r3, [r3, #8]
 8002fa8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002fac:	d004      	beq.n	8002fb8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	689b      	ldr	r3, [r3, #8]
 8002fb2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002fb6:	d107      	bne.n	8002fc8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	681a      	ldr	r2, [r3, #0]
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002fc6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fcc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002fd0:	d10f      	bne.n	8002ff2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	681a      	ldr	r2, [r3, #0]
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002fe0:	601a      	str	r2, [r3, #0]
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	681a      	ldr	r2, [r3, #0]
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002ff0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	2201      	movs	r2, #1
 8002ff6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003002:	2303      	movs	r3, #3
 8003004:	e017      	b.n	8003036 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8003006:	697b      	ldr	r3, [r7, #20]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d101      	bne.n	8003010 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800300c:	2300      	movs	r3, #0
 800300e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003010:	697b      	ldr	r3, [r7, #20]
 8003012:	3b01      	subs	r3, #1
 8003014:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	689a      	ldr	r2, [r3, #8]
 800301c:	68bb      	ldr	r3, [r7, #8]
 800301e:	4013      	ands	r3, r2
 8003020:	68ba      	ldr	r2, [r7, #8]
 8003022:	429a      	cmp	r2, r3
 8003024:	bf0c      	ite	eq
 8003026:	2301      	moveq	r3, #1
 8003028:	2300      	movne	r3, #0
 800302a:	b2db      	uxtb	r3, r3
 800302c:	461a      	mov	r2, r3
 800302e:	79fb      	ldrb	r3, [r7, #7]
 8003030:	429a      	cmp	r2, r3
 8003032:	d19b      	bne.n	8002f6c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003034:	2300      	movs	r3, #0
}
 8003036:	4618      	mov	r0, r3
 8003038:	3720      	adds	r7, #32
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}
 800303e:	bf00      	nop
 8003040:	20000000 	.word	0x20000000

08003044 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b086      	sub	sp, #24
 8003048:	af02      	add	r7, sp, #8
 800304a:	60f8      	str	r0, [r7, #12]
 800304c:	60b9      	str	r1, [r7, #8]
 800304e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	685b      	ldr	r3, [r3, #4]
 8003054:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003058:	d111      	bne.n	800307e <SPI_EndRxTransaction+0x3a>
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	689b      	ldr	r3, [r3, #8]
 800305e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003062:	d004      	beq.n	800306e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	689b      	ldr	r3, [r3, #8]
 8003068:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800306c:	d107      	bne.n	800307e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	681a      	ldr	r2, [r3, #0]
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800307c:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	685b      	ldr	r3, [r3, #4]
 8003082:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003086:	d117      	bne.n	80030b8 <SPI_EndRxTransaction+0x74>
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	689b      	ldr	r3, [r3, #8]
 800308c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003090:	d112      	bne.n	80030b8 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	9300      	str	r3, [sp, #0]
 8003096:	68bb      	ldr	r3, [r7, #8]
 8003098:	2200      	movs	r2, #0
 800309a:	2101      	movs	r1, #1
 800309c:	68f8      	ldr	r0, [r7, #12]
 800309e:	f7ff ff49 	bl	8002f34 <SPI_WaitFlagStateUntilTimeout>
 80030a2:	4603      	mov	r3, r0
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d01a      	beq.n	80030de <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030ac:	f043 0220 	orr.w	r2, r3, #32
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80030b4:	2303      	movs	r3, #3
 80030b6:	e013      	b.n	80030e0 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	9300      	str	r3, [sp, #0]
 80030bc:	68bb      	ldr	r3, [r7, #8]
 80030be:	2200      	movs	r2, #0
 80030c0:	2180      	movs	r1, #128	; 0x80
 80030c2:	68f8      	ldr	r0, [r7, #12]
 80030c4:	f7ff ff36 	bl	8002f34 <SPI_WaitFlagStateUntilTimeout>
 80030c8:	4603      	mov	r3, r0
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d007      	beq.n	80030de <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030d2:	f043 0220 	orr.w	r2, r3, #32
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80030da:	2303      	movs	r3, #3
 80030dc:	e000      	b.n	80030e0 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 80030de:	2300      	movs	r3, #0
}
 80030e0:	4618      	mov	r0, r3
 80030e2:	3710      	adds	r7, #16
 80030e4:	46bd      	mov	sp, r7
 80030e6:	bd80      	pop	{r7, pc}

080030e8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b086      	sub	sp, #24
 80030ec:	af02      	add	r7, sp, #8
 80030ee:	60f8      	str	r0, [r7, #12]
 80030f0:	60b9      	str	r1, [r7, #8]
 80030f2:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	9300      	str	r3, [sp, #0]
 80030f8:	68bb      	ldr	r3, [r7, #8]
 80030fa:	2200      	movs	r2, #0
 80030fc:	2180      	movs	r1, #128	; 0x80
 80030fe:	68f8      	ldr	r0, [r7, #12]
 8003100:	f7ff ff18 	bl	8002f34 <SPI_WaitFlagStateUntilTimeout>
 8003104:	4603      	mov	r3, r0
 8003106:	2b00      	cmp	r3, #0
 8003108:	d007      	beq.n	800311a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800310e:	f043 0220 	orr.w	r2, r3, #32
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8003116:	2303      	movs	r3, #3
 8003118:	e000      	b.n	800311c <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 800311a:	2300      	movs	r3, #0
}
 800311c:	4618      	mov	r0, r3
 800311e:	3710      	adds	r7, #16
 8003120:	46bd      	mov	sp, r7
 8003122:	bd80      	pop	{r7, pc}

08003124 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	b086      	sub	sp, #24
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800312c:	4b36      	ldr	r3, [pc, #216]	; (8003208 <SPI_CloseRxTx_ISR+0xe4>)
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	4a36      	ldr	r2, [pc, #216]	; (800320c <SPI_CloseRxTx_ISR+0xe8>)
 8003132:	fba2 2303 	umull	r2, r3, r2, r3
 8003136:	0a5b      	lsrs	r3, r3, #9
 8003138:	2264      	movs	r2, #100	; 0x64
 800313a:	fb02 f303 	mul.w	r3, r2, r3
 800313e:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003140:	f7fe f9e0 	bl	8001504 <HAL_GetTick>
 8003144:	6178      	str	r0, [r7, #20]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	685a      	ldr	r2, [r3, #4]
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f022 0220 	bic.w	r2, r2, #32
 8003154:	605a      	str	r2, [r3, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8003156:	693b      	ldr	r3, [r7, #16]
 8003158:	2b00      	cmp	r3, #0
 800315a:	d106      	bne.n	800316a <SPI_CloseRxTx_ISR+0x46>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003160:	f043 0220 	orr.w	r2, r3, #32
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8003168:	e009      	b.n	800317e <SPI_CloseRxTx_ISR+0x5a>
    }
    count--;
 800316a:	693b      	ldr	r3, [r7, #16]
 800316c:	3b01      	subs	r3, #1
 800316e:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	689b      	ldr	r3, [r3, #8]
 8003176:	f003 0302 	and.w	r3, r3, #2
 800317a:	2b00      	cmp	r3, #0
 800317c:	d0eb      	beq.n	8003156 <SPI_CloseRxTx_ISR+0x32>

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800317e:	697a      	ldr	r2, [r7, #20]
 8003180:	2164      	movs	r1, #100	; 0x64
 8003182:	6878      	ldr	r0, [r7, #4]
 8003184:	f7ff ffb0 	bl	80030e8 <SPI_EndRxTxTransaction>
 8003188:	4603      	mov	r3, r0
 800318a:	2b00      	cmp	r3, #0
 800318c:	d005      	beq.n	800319a <SPI_CloseRxTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003192:	f043 0220 	orr.w	r2, r3, #32
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	689b      	ldr	r3, [r3, #8]
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d10a      	bne.n	80031b8 <SPI_CloseRxTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80031a2:	2300      	movs	r3, #0
 80031a4:	60fb      	str	r3, [r7, #12]
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	68db      	ldr	r3, [r3, #12]
 80031ac:	60fb      	str	r3, [r7, #12]
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	689b      	ldr	r3, [r3, #8]
 80031b4:	60fb      	str	r3, [r7, #12]
 80031b6:	68fb      	ldr	r3, [r7, #12]
    }
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d117      	bne.n	80031f0 <SPI_CloseRxTx_ISR+0xcc>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80031c6:	b2db      	uxtb	r3, r3
 80031c8:	2b04      	cmp	r3, #4
 80031ca:	d108      	bne.n	80031de <SPI_CloseRxTx_ISR+0xba>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2201      	movs	r2, #1
 80031d0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031d8:	6878      	ldr	r0, [r7, #4]
 80031da:	4798      	blx	r3
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 80031dc:	e010      	b.n	8003200 <SPI_CloseRxTx_ISR+0xdc>
        hspi->State = HAL_SPI_STATE_READY;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2201      	movs	r2, #1
 80031e2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        hspi->TxRxCpltCallback(hspi);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80031ea:	6878      	ldr	r0, [r7, #4]
 80031ec:	4798      	blx	r3
}
 80031ee:	e007      	b.n	8003200 <SPI_CloseRxTx_ISR+0xdc>
      hspi->State = HAL_SPI_STATE_READY;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2201      	movs	r2, #1
 80031f4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      hspi->ErrorCallback(hspi);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031fc:	6878      	ldr	r0, [r7, #4]
 80031fe:	4798      	blx	r3
}
 8003200:	bf00      	nop
 8003202:	3718      	adds	r7, #24
 8003204:	46bd      	mov	sp, r7
 8003206:	bd80      	pop	{r7, pc}
 8003208:	20000000 	.word	0x20000000
 800320c:	057619f1 	.word	0x057619f1

08003210 <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	b084      	sub	sp, #16
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	685a      	ldr	r2, [r3, #4]
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003226:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8003228:	f7fe f96c 	bl	8001504 <HAL_GetTick>
 800322c:	4603      	mov	r3, r0
 800322e:	461a      	mov	r2, r3
 8003230:	2164      	movs	r1, #100	; 0x64
 8003232:	6878      	ldr	r0, [r7, #4]
 8003234:	f7ff ff06 	bl	8003044 <SPI_EndRxTransaction>
 8003238:	4603      	mov	r3, r0
 800323a:	2b00      	cmp	r3, #0
 800323c:	d005      	beq.n	800324a <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003242:	f043 0220 	orr.w	r2, r3, #32
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	689b      	ldr	r3, [r3, #8]
 800324e:	2b00      	cmp	r3, #0
 8003250:	d10a      	bne.n	8003268 <SPI_CloseRx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003252:	2300      	movs	r3, #0
 8003254:	60fb      	str	r3, [r7, #12]
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	68db      	ldr	r3, [r3, #12]
 800325c:	60fb      	str	r3, [r7, #12]
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	689b      	ldr	r3, [r3, #8]
 8003264:	60fb      	str	r3, [r7, #12]
 8003266:	68fb      	ldr	r3, [r7, #12]
  }
  hspi->State = HAL_SPI_STATE_READY;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2201      	movs	r2, #1
 800326c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    }
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003274:	2b00      	cmp	r3, #0
 8003276:	d104      	bne.n	8003282 <SPI_CloseRx_ISR+0x72>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800327c:	6878      	ldr	r0, [r7, #4]
 800327e:	4798      	blx	r3
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8003280:	e003      	b.n	800328a <SPI_CloseRx_ISR+0x7a>
      hspi->ErrorCallback(hspi);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003286:	6878      	ldr	r0, [r7, #4]
 8003288:	4798      	blx	r3
}
 800328a:	bf00      	nop
 800328c:	3710      	adds	r7, #16
 800328e:	46bd      	mov	sp, r7
 8003290:	bd80      	pop	{r7, pc}
	...

08003294 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b086      	sub	sp, #24
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800329c:	4b2d      	ldr	r3, [pc, #180]	; (8003354 <SPI_CloseTx_ISR+0xc0>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4a2d      	ldr	r2, [pc, #180]	; (8003358 <SPI_CloseTx_ISR+0xc4>)
 80032a2:	fba2 2303 	umull	r2, r3, r2, r3
 80032a6:	0a5b      	lsrs	r3, r3, #9
 80032a8:	2264      	movs	r2, #100	; 0x64
 80032aa:	fb02 f303 	mul.w	r3, r2, r3
 80032ae:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80032b0:	f7fe f928 	bl	8001504 <HAL_GetTick>
 80032b4:	6178      	str	r0, [r7, #20]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 80032b6:	693b      	ldr	r3, [r7, #16]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d106      	bne.n	80032ca <SPI_CloseTx_ISR+0x36>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032c0:	f043 0220 	orr.w	r2, r3, #32
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80032c8:	e009      	b.n	80032de <SPI_CloseTx_ISR+0x4a>
    }
    count--;
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	3b01      	subs	r3, #1
 80032ce:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	689b      	ldr	r3, [r3, #8]
 80032d6:	f003 0302 	and.w	r3, r3, #2
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d0eb      	beq.n	80032b6 <SPI_CloseTx_ISR+0x22>

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	685a      	ldr	r2, [r3, #4]
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80032ec:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80032ee:	697a      	ldr	r2, [r7, #20]
 80032f0:	2164      	movs	r1, #100	; 0x64
 80032f2:	6878      	ldr	r0, [r7, #4]
 80032f4:	f7ff fef8 	bl	80030e8 <SPI_EndRxTxTransaction>
 80032f8:	4603      	mov	r3, r0
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d005      	beq.n	800330a <SPI_CloseTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003302:	f043 0220 	orr.w	r2, r3, #32
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	689b      	ldr	r3, [r3, #8]
 800330e:	2b00      	cmp	r3, #0
 8003310:	d10a      	bne.n	8003328 <SPI_CloseTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003312:	2300      	movs	r3, #0
 8003314:	60fb      	str	r3, [r7, #12]
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	68db      	ldr	r3, [r3, #12]
 800331c:	60fb      	str	r3, [r7, #12]
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	689b      	ldr	r3, [r3, #8]
 8003324:	60fb      	str	r3, [r7, #12]
 8003326:	68fb      	ldr	r3, [r7, #12]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2201      	movs	r2, #1
 800332c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003334:	2b00      	cmp	r3, #0
 8003336:	d004      	beq.n	8003342 <SPI_CloseTx_ISR+0xae>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800333c:	6878      	ldr	r0, [r7, #4]
 800333e:	4798      	blx	r3
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 8003340:	e003      	b.n	800334a <SPI_CloseTx_ISR+0xb6>
    hspi->TxCpltCallback(hspi);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003346:	6878      	ldr	r0, [r7, #4]
 8003348:	4798      	blx	r3
}
 800334a:	bf00      	nop
 800334c:	3718      	adds	r7, #24
 800334e:	46bd      	mov	sp, r7
 8003350:	bd80      	pop	{r7, pc}
 8003352:	bf00      	nop
 8003354:	20000000 	.word	0x20000000
 8003358:	057619f1 	.word	0x057619f1

0800335c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	b082      	sub	sp, #8
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2b00      	cmp	r3, #0
 8003368:	d101      	bne.n	800336e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800336a:	2301      	movs	r3, #1
 800336c:	e041      	b.n	80033f2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003374:	b2db      	uxtb	r3, r3
 8003376:	2b00      	cmp	r3, #0
 8003378:	d106      	bne.n	8003388 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	2200      	movs	r2, #0
 800337e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003382:	6878      	ldr	r0, [r7, #4]
 8003384:	f000 f839 	bl	80033fa <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2202      	movs	r2, #2
 800338c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681a      	ldr	r2, [r3, #0]
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	3304      	adds	r3, #4
 8003398:	4619      	mov	r1, r3
 800339a:	4610      	mov	r0, r2
 800339c:	f000 f9b4 	bl	8003708 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2201      	movs	r2, #1
 80033a4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2201      	movs	r2, #1
 80033ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2201      	movs	r2, #1
 80033b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2201      	movs	r2, #1
 80033bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2201      	movs	r2, #1
 80033c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2201      	movs	r2, #1
 80033cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2201      	movs	r2, #1
 80033d4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	2201      	movs	r2, #1
 80033dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2201      	movs	r2, #1
 80033e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2201      	movs	r2, #1
 80033ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80033f0:	2300      	movs	r3, #0
}
 80033f2:	4618      	mov	r0, r3
 80033f4:	3708      	adds	r7, #8
 80033f6:	46bd      	mov	sp, r7
 80033f8:	bd80      	pop	{r7, pc}

080033fa <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80033fa:	b480      	push	{r7}
 80033fc:	b083      	sub	sp, #12
 80033fe:	af00      	add	r7, sp, #0
 8003400:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003402:	bf00      	nop
 8003404:	370c      	adds	r7, #12
 8003406:	46bd      	mov	sp, r7
 8003408:	bc80      	pop	{r7}
 800340a:	4770      	bx	lr

0800340c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800340c:	b480      	push	{r7}
 800340e:	b085      	sub	sp, #20
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800341a:	b2db      	uxtb	r3, r3
 800341c:	2b01      	cmp	r3, #1
 800341e:	d001      	beq.n	8003424 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003420:	2301      	movs	r3, #1
 8003422:	e03a      	b.n	800349a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2202      	movs	r2, #2
 8003428:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	68da      	ldr	r2, [r3, #12]
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f042 0201 	orr.w	r2, r2, #1
 800343a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	4a18      	ldr	r2, [pc, #96]	; (80034a4 <HAL_TIM_Base_Start_IT+0x98>)
 8003442:	4293      	cmp	r3, r2
 8003444:	d00e      	beq.n	8003464 <HAL_TIM_Base_Start_IT+0x58>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800344e:	d009      	beq.n	8003464 <HAL_TIM_Base_Start_IT+0x58>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4a14      	ldr	r2, [pc, #80]	; (80034a8 <HAL_TIM_Base_Start_IT+0x9c>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d004      	beq.n	8003464 <HAL_TIM_Base_Start_IT+0x58>
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	4a13      	ldr	r2, [pc, #76]	; (80034ac <HAL_TIM_Base_Start_IT+0xa0>)
 8003460:	4293      	cmp	r3, r2
 8003462:	d111      	bne.n	8003488 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	689b      	ldr	r3, [r3, #8]
 800346a:	f003 0307 	and.w	r3, r3, #7
 800346e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	2b06      	cmp	r3, #6
 8003474:	d010      	beq.n	8003498 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	681a      	ldr	r2, [r3, #0]
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f042 0201 	orr.w	r2, r2, #1
 8003484:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003486:	e007      	b.n	8003498 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	681a      	ldr	r2, [r3, #0]
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f042 0201 	orr.w	r2, r2, #1
 8003496:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003498:	2300      	movs	r3, #0
}
 800349a:	4618      	mov	r0, r3
 800349c:	3714      	adds	r7, #20
 800349e:	46bd      	mov	sp, r7
 80034a0:	bc80      	pop	{r7}
 80034a2:	4770      	bx	lr
 80034a4:	40012c00 	.word	0x40012c00
 80034a8:	40000400 	.word	0x40000400
 80034ac:	40000800 	.word	0x40000800

080034b0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b082      	sub	sp, #8
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	691b      	ldr	r3, [r3, #16]
 80034be:	f003 0302 	and.w	r3, r3, #2
 80034c2:	2b02      	cmp	r3, #2
 80034c4:	d122      	bne.n	800350c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	68db      	ldr	r3, [r3, #12]
 80034cc:	f003 0302 	and.w	r3, r3, #2
 80034d0:	2b02      	cmp	r3, #2
 80034d2:	d11b      	bne.n	800350c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f06f 0202 	mvn.w	r2, #2
 80034dc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	2201      	movs	r2, #1
 80034e2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	699b      	ldr	r3, [r3, #24]
 80034ea:	f003 0303 	and.w	r3, r3, #3
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d003      	beq.n	80034fa <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80034f2:	6878      	ldr	r0, [r7, #4]
 80034f4:	f000 f8ed 	bl	80036d2 <HAL_TIM_IC_CaptureCallback>
 80034f8:	e005      	b.n	8003506 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80034fa:	6878      	ldr	r0, [r7, #4]
 80034fc:	f000 f8e0 	bl	80036c0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003500:	6878      	ldr	r0, [r7, #4]
 8003502:	f000 f8ef 	bl	80036e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	2200      	movs	r2, #0
 800350a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	691b      	ldr	r3, [r3, #16]
 8003512:	f003 0304 	and.w	r3, r3, #4
 8003516:	2b04      	cmp	r3, #4
 8003518:	d122      	bne.n	8003560 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	68db      	ldr	r3, [r3, #12]
 8003520:	f003 0304 	and.w	r3, r3, #4
 8003524:	2b04      	cmp	r3, #4
 8003526:	d11b      	bne.n	8003560 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f06f 0204 	mvn.w	r2, #4
 8003530:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	2202      	movs	r2, #2
 8003536:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	699b      	ldr	r3, [r3, #24]
 800353e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003542:	2b00      	cmp	r3, #0
 8003544:	d003      	beq.n	800354e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003546:	6878      	ldr	r0, [r7, #4]
 8003548:	f000 f8c3 	bl	80036d2 <HAL_TIM_IC_CaptureCallback>
 800354c:	e005      	b.n	800355a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800354e:	6878      	ldr	r0, [r7, #4]
 8003550:	f000 f8b6 	bl	80036c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003554:	6878      	ldr	r0, [r7, #4]
 8003556:	f000 f8c5 	bl	80036e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2200      	movs	r2, #0
 800355e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	691b      	ldr	r3, [r3, #16]
 8003566:	f003 0308 	and.w	r3, r3, #8
 800356a:	2b08      	cmp	r3, #8
 800356c:	d122      	bne.n	80035b4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	68db      	ldr	r3, [r3, #12]
 8003574:	f003 0308 	and.w	r3, r3, #8
 8003578:	2b08      	cmp	r3, #8
 800357a:	d11b      	bne.n	80035b4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f06f 0208 	mvn.w	r2, #8
 8003584:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	2204      	movs	r2, #4
 800358a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	69db      	ldr	r3, [r3, #28]
 8003592:	f003 0303 	and.w	r3, r3, #3
 8003596:	2b00      	cmp	r3, #0
 8003598:	d003      	beq.n	80035a2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800359a:	6878      	ldr	r0, [r7, #4]
 800359c:	f000 f899 	bl	80036d2 <HAL_TIM_IC_CaptureCallback>
 80035a0:	e005      	b.n	80035ae <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035a2:	6878      	ldr	r0, [r7, #4]
 80035a4:	f000 f88c 	bl	80036c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035a8:	6878      	ldr	r0, [r7, #4]
 80035aa:	f000 f89b 	bl	80036e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2200      	movs	r2, #0
 80035b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	691b      	ldr	r3, [r3, #16]
 80035ba:	f003 0310 	and.w	r3, r3, #16
 80035be:	2b10      	cmp	r3, #16
 80035c0:	d122      	bne.n	8003608 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	68db      	ldr	r3, [r3, #12]
 80035c8:	f003 0310 	and.w	r3, r3, #16
 80035cc:	2b10      	cmp	r3, #16
 80035ce:	d11b      	bne.n	8003608 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f06f 0210 	mvn.w	r2, #16
 80035d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2208      	movs	r2, #8
 80035de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	69db      	ldr	r3, [r3, #28]
 80035e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d003      	beq.n	80035f6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80035ee:	6878      	ldr	r0, [r7, #4]
 80035f0:	f000 f86f 	bl	80036d2 <HAL_TIM_IC_CaptureCallback>
 80035f4:	e005      	b.n	8003602 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035f6:	6878      	ldr	r0, [r7, #4]
 80035f8:	f000 f862 	bl	80036c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035fc:	6878      	ldr	r0, [r7, #4]
 80035fe:	f000 f871 	bl	80036e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	2200      	movs	r2, #0
 8003606:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	691b      	ldr	r3, [r3, #16]
 800360e:	f003 0301 	and.w	r3, r3, #1
 8003612:	2b01      	cmp	r3, #1
 8003614:	d10e      	bne.n	8003634 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	68db      	ldr	r3, [r3, #12]
 800361c:	f003 0301 	and.w	r3, r3, #1
 8003620:	2b01      	cmp	r3, #1
 8003622:	d107      	bne.n	8003634 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f06f 0201 	mvn.w	r2, #1
 800362c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800362e:	6878      	ldr	r0, [r7, #4]
 8003630:	f7fd fd0c 	bl	800104c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	691b      	ldr	r3, [r3, #16]
 800363a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800363e:	2b80      	cmp	r3, #128	; 0x80
 8003640:	d10e      	bne.n	8003660 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	68db      	ldr	r3, [r3, #12]
 8003648:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800364c:	2b80      	cmp	r3, #128	; 0x80
 800364e:	d107      	bne.n	8003660 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003658:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800365a:	6878      	ldr	r0, [r7, #4]
 800365c:	f000 f8bf 	bl	80037de <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	691b      	ldr	r3, [r3, #16]
 8003666:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800366a:	2b40      	cmp	r3, #64	; 0x40
 800366c:	d10e      	bne.n	800368c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	68db      	ldr	r3, [r3, #12]
 8003674:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003678:	2b40      	cmp	r3, #64	; 0x40
 800367a:	d107      	bne.n	800368c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003684:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003686:	6878      	ldr	r0, [r7, #4]
 8003688:	f000 f835 	bl	80036f6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	691b      	ldr	r3, [r3, #16]
 8003692:	f003 0320 	and.w	r3, r3, #32
 8003696:	2b20      	cmp	r3, #32
 8003698:	d10e      	bne.n	80036b8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	68db      	ldr	r3, [r3, #12]
 80036a0:	f003 0320 	and.w	r3, r3, #32
 80036a4:	2b20      	cmp	r3, #32
 80036a6:	d107      	bne.n	80036b8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f06f 0220 	mvn.w	r2, #32
 80036b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80036b2:	6878      	ldr	r0, [r7, #4]
 80036b4:	f000 f88a 	bl	80037cc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80036b8:	bf00      	nop
 80036ba:	3708      	adds	r7, #8
 80036bc:	46bd      	mov	sp, r7
 80036be:	bd80      	pop	{r7, pc}

080036c0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80036c0:	b480      	push	{r7}
 80036c2:	b083      	sub	sp, #12
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80036c8:	bf00      	nop
 80036ca:	370c      	adds	r7, #12
 80036cc:	46bd      	mov	sp, r7
 80036ce:	bc80      	pop	{r7}
 80036d0:	4770      	bx	lr

080036d2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80036d2:	b480      	push	{r7}
 80036d4:	b083      	sub	sp, #12
 80036d6:	af00      	add	r7, sp, #0
 80036d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80036da:	bf00      	nop
 80036dc:	370c      	adds	r7, #12
 80036de:	46bd      	mov	sp, r7
 80036e0:	bc80      	pop	{r7}
 80036e2:	4770      	bx	lr

080036e4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80036e4:	b480      	push	{r7}
 80036e6:	b083      	sub	sp, #12
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80036ec:	bf00      	nop
 80036ee:	370c      	adds	r7, #12
 80036f0:	46bd      	mov	sp, r7
 80036f2:	bc80      	pop	{r7}
 80036f4:	4770      	bx	lr

080036f6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80036f6:	b480      	push	{r7}
 80036f8:	b083      	sub	sp, #12
 80036fa:	af00      	add	r7, sp, #0
 80036fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80036fe:	bf00      	nop
 8003700:	370c      	adds	r7, #12
 8003702:	46bd      	mov	sp, r7
 8003704:	bc80      	pop	{r7}
 8003706:	4770      	bx	lr

08003708 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003708:	b480      	push	{r7}
 800370a:	b085      	sub	sp, #20
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]
 8003710:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	4a29      	ldr	r2, [pc, #164]	; (80037c0 <TIM_Base_SetConfig+0xb8>)
 800371c:	4293      	cmp	r3, r2
 800371e:	d00b      	beq.n	8003738 <TIM_Base_SetConfig+0x30>
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003726:	d007      	beq.n	8003738 <TIM_Base_SetConfig+0x30>
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	4a26      	ldr	r2, [pc, #152]	; (80037c4 <TIM_Base_SetConfig+0xbc>)
 800372c:	4293      	cmp	r3, r2
 800372e:	d003      	beq.n	8003738 <TIM_Base_SetConfig+0x30>
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	4a25      	ldr	r2, [pc, #148]	; (80037c8 <TIM_Base_SetConfig+0xc0>)
 8003734:	4293      	cmp	r3, r2
 8003736:	d108      	bne.n	800374a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800373e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	685b      	ldr	r3, [r3, #4]
 8003744:	68fa      	ldr	r2, [r7, #12]
 8003746:	4313      	orrs	r3, r2
 8003748:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	4a1c      	ldr	r2, [pc, #112]	; (80037c0 <TIM_Base_SetConfig+0xb8>)
 800374e:	4293      	cmp	r3, r2
 8003750:	d00b      	beq.n	800376a <TIM_Base_SetConfig+0x62>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003758:	d007      	beq.n	800376a <TIM_Base_SetConfig+0x62>
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	4a19      	ldr	r2, [pc, #100]	; (80037c4 <TIM_Base_SetConfig+0xbc>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d003      	beq.n	800376a <TIM_Base_SetConfig+0x62>
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	4a18      	ldr	r2, [pc, #96]	; (80037c8 <TIM_Base_SetConfig+0xc0>)
 8003766:	4293      	cmp	r3, r2
 8003768:	d108      	bne.n	800377c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003770:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	68db      	ldr	r3, [r3, #12]
 8003776:	68fa      	ldr	r2, [r7, #12]
 8003778:	4313      	orrs	r3, r2
 800377a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	695b      	ldr	r3, [r3, #20]
 8003786:	4313      	orrs	r3, r2
 8003788:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	68fa      	ldr	r2, [r7, #12]
 800378e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	689a      	ldr	r2, [r3, #8]
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	681a      	ldr	r2, [r3, #0]
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	4a07      	ldr	r2, [pc, #28]	; (80037c0 <TIM_Base_SetConfig+0xb8>)
 80037a4:	4293      	cmp	r3, r2
 80037a6:	d103      	bne.n	80037b0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	691a      	ldr	r2, [r3, #16]
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2201      	movs	r2, #1
 80037b4:	615a      	str	r2, [r3, #20]
}
 80037b6:	bf00      	nop
 80037b8:	3714      	adds	r7, #20
 80037ba:	46bd      	mov	sp, r7
 80037bc:	bc80      	pop	{r7}
 80037be:	4770      	bx	lr
 80037c0:	40012c00 	.word	0x40012c00
 80037c4:	40000400 	.word	0x40000400
 80037c8:	40000800 	.word	0x40000800

080037cc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80037cc:	b480      	push	{r7}
 80037ce:	b083      	sub	sp, #12
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80037d4:	bf00      	nop
 80037d6:	370c      	adds	r7, #12
 80037d8:	46bd      	mov	sp, r7
 80037da:	bc80      	pop	{r7}
 80037dc:	4770      	bx	lr

080037de <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80037de:	b480      	push	{r7}
 80037e0:	b083      	sub	sp, #12
 80037e2:	af00      	add	r7, sp, #0
 80037e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80037e6:	bf00      	nop
 80037e8:	370c      	adds	r7, #12
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bc80      	pop	{r7}
 80037ee:	4770      	bx	lr

080037f0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b082      	sub	sp, #8
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d101      	bne.n	8003802 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80037fe:	2301      	movs	r3, #1
 8003800:	e03f      	b.n	8003882 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003808:	b2db      	uxtb	r3, r3
 800380a:	2b00      	cmp	r3, #0
 800380c:	d106      	bne.n	800381c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	2200      	movs	r2, #0
 8003812:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003816:	6878      	ldr	r0, [r7, #4]
 8003818:	f7fd fcbc 	bl	8001194 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2224      	movs	r2, #36	; 0x24
 8003820:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	68da      	ldr	r2, [r3, #12]
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003832:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003834:	6878      	ldr	r0, [r7, #4]
 8003836:	f000 fd63 	bl	8004300 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	691a      	ldr	r2, [r3, #16]
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003848:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	695a      	ldr	r2, [r3, #20]
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003858:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	68da      	ldr	r2, [r3, #12]
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003868:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	2200      	movs	r2, #0
 800386e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2220      	movs	r2, #32
 8003874:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2220      	movs	r2, #32
 800387c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003880:	2300      	movs	r3, #0
}
 8003882:	4618      	mov	r0, r3
 8003884:	3708      	adds	r7, #8
 8003886:	46bd      	mov	sp, r7
 8003888:	bd80      	pop	{r7, pc}

0800388a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800388a:	b580      	push	{r7, lr}
 800388c:	b08a      	sub	sp, #40	; 0x28
 800388e:	af02      	add	r7, sp, #8
 8003890:	60f8      	str	r0, [r7, #12]
 8003892:	60b9      	str	r1, [r7, #8]
 8003894:	603b      	str	r3, [r7, #0]
 8003896:	4613      	mov	r3, r2
 8003898:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800389a:	2300      	movs	r3, #0
 800389c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038a4:	b2db      	uxtb	r3, r3
 80038a6:	2b20      	cmp	r3, #32
 80038a8:	d17c      	bne.n	80039a4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80038aa:	68bb      	ldr	r3, [r7, #8]
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d002      	beq.n	80038b6 <HAL_UART_Transmit+0x2c>
 80038b0:	88fb      	ldrh	r3, [r7, #6]
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d101      	bne.n	80038ba <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80038b6:	2301      	movs	r3, #1
 80038b8:	e075      	b.n	80039a6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80038c0:	2b01      	cmp	r3, #1
 80038c2:	d101      	bne.n	80038c8 <HAL_UART_Transmit+0x3e>
 80038c4:	2302      	movs	r3, #2
 80038c6:	e06e      	b.n	80039a6 <HAL_UART_Transmit+0x11c>
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	2201      	movs	r2, #1
 80038cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	2200      	movs	r2, #0
 80038d4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	2221      	movs	r2, #33	; 0x21
 80038da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80038de:	f7fd fe11 	bl	8001504 <HAL_GetTick>
 80038e2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	88fa      	ldrh	r2, [r7, #6]
 80038e8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	88fa      	ldrh	r2, [r7, #6]
 80038ee:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	689b      	ldr	r3, [r3, #8]
 80038f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80038f8:	d108      	bne.n	800390c <HAL_UART_Transmit+0x82>
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	691b      	ldr	r3, [r3, #16]
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d104      	bne.n	800390c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003902:	2300      	movs	r3, #0
 8003904:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003906:	68bb      	ldr	r3, [r7, #8]
 8003908:	61bb      	str	r3, [r7, #24]
 800390a:	e003      	b.n	8003914 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800390c:	68bb      	ldr	r3, [r7, #8]
 800390e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003910:	2300      	movs	r3, #0
 8003912:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	2200      	movs	r2, #0
 8003918:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800391c:	e02a      	b.n	8003974 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	9300      	str	r3, [sp, #0]
 8003922:	697b      	ldr	r3, [r7, #20]
 8003924:	2200      	movs	r2, #0
 8003926:	2180      	movs	r1, #128	; 0x80
 8003928:	68f8      	ldr	r0, [r7, #12]
 800392a:	f000 fb39 	bl	8003fa0 <UART_WaitOnFlagUntilTimeout>
 800392e:	4603      	mov	r3, r0
 8003930:	2b00      	cmp	r3, #0
 8003932:	d001      	beq.n	8003938 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003934:	2303      	movs	r3, #3
 8003936:	e036      	b.n	80039a6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003938:	69fb      	ldr	r3, [r7, #28]
 800393a:	2b00      	cmp	r3, #0
 800393c:	d10b      	bne.n	8003956 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800393e:	69bb      	ldr	r3, [r7, #24]
 8003940:	881b      	ldrh	r3, [r3, #0]
 8003942:	461a      	mov	r2, r3
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800394c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800394e:	69bb      	ldr	r3, [r7, #24]
 8003950:	3302      	adds	r3, #2
 8003952:	61bb      	str	r3, [r7, #24]
 8003954:	e007      	b.n	8003966 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003956:	69fb      	ldr	r3, [r7, #28]
 8003958:	781a      	ldrb	r2, [r3, #0]
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003960:	69fb      	ldr	r3, [r7, #28]
 8003962:	3301      	adds	r3, #1
 8003964:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800396a:	b29b      	uxth	r3, r3
 800396c:	3b01      	subs	r3, #1
 800396e:	b29a      	uxth	r2, r3
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003978:	b29b      	uxth	r3, r3
 800397a:	2b00      	cmp	r3, #0
 800397c:	d1cf      	bne.n	800391e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800397e:	683b      	ldr	r3, [r7, #0]
 8003980:	9300      	str	r3, [sp, #0]
 8003982:	697b      	ldr	r3, [r7, #20]
 8003984:	2200      	movs	r2, #0
 8003986:	2140      	movs	r1, #64	; 0x40
 8003988:	68f8      	ldr	r0, [r7, #12]
 800398a:	f000 fb09 	bl	8003fa0 <UART_WaitOnFlagUntilTimeout>
 800398e:	4603      	mov	r3, r0
 8003990:	2b00      	cmp	r3, #0
 8003992:	d001      	beq.n	8003998 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003994:	2303      	movs	r3, #3
 8003996:	e006      	b.n	80039a6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	2220      	movs	r2, #32
 800399c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80039a0:	2300      	movs	r3, #0
 80039a2:	e000      	b.n	80039a6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80039a4:	2302      	movs	r3, #2
  }
}
 80039a6:	4618      	mov	r0, r3
 80039a8:	3720      	adds	r7, #32
 80039aa:	46bd      	mov	sp, r7
 80039ac:	bd80      	pop	{r7, pc}

080039ae <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80039ae:	b480      	push	{r7}
 80039b0:	b085      	sub	sp, #20
 80039b2:	af00      	add	r7, sp, #0
 80039b4:	60f8      	str	r0, [r7, #12]
 80039b6:	60b9      	str	r1, [r7, #8]
 80039b8:	4613      	mov	r3, r2
 80039ba:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039c2:	b2db      	uxtb	r3, r3
 80039c4:	2b20      	cmp	r3, #32
 80039c6:	d130      	bne.n	8003a2a <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 80039c8:	68bb      	ldr	r3, [r7, #8]
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d002      	beq.n	80039d4 <HAL_UART_Transmit_IT+0x26>
 80039ce:	88fb      	ldrh	r3, [r7, #6]
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d101      	bne.n	80039d8 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80039d4:	2301      	movs	r3, #1
 80039d6:	e029      	b.n	8003a2c <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80039de:	2b01      	cmp	r3, #1
 80039e0:	d101      	bne.n	80039e6 <HAL_UART_Transmit_IT+0x38>
 80039e2:	2302      	movs	r3, #2
 80039e4:	e022      	b.n	8003a2c <HAL_UART_Transmit_IT+0x7e>
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	2201      	movs	r2, #1
 80039ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	68ba      	ldr	r2, [r7, #8]
 80039f2:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	88fa      	ldrh	r2, [r7, #6]
 80039f8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	88fa      	ldrh	r2, [r7, #6]
 80039fe:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	2200      	movs	r2, #0
 8003a04:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	2221      	movs	r2, #33	; 0x21
 8003a0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	2200      	movs	r2, #0
 8003a12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	68da      	ldr	r2, [r3, #12]
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003a24:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8003a26:	2300      	movs	r3, #0
 8003a28:	e000      	b.n	8003a2c <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8003a2a:	2302      	movs	r3, #2
  }
}
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	3714      	adds	r7, #20
 8003a30:	46bd      	mov	sp, r7
 8003a32:	bc80      	pop	{r7}
 8003a34:	4770      	bx	lr
	...

08003a38 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b086      	sub	sp, #24
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	60f8      	str	r0, [r7, #12]
 8003a40:	60b9      	str	r1, [r7, #8]
 8003a42:	4613      	mov	r3, r2
 8003a44:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a4c:	b2db      	uxtb	r3, r3
 8003a4e:	2b20      	cmp	r3, #32
 8003a50:	d153      	bne.n	8003afa <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a52:	68bb      	ldr	r3, [r7, #8]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d002      	beq.n	8003a5e <HAL_UART_Transmit_DMA+0x26>
 8003a58:	88fb      	ldrh	r3, [r7, #6]
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d101      	bne.n	8003a62 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8003a5e:	2301      	movs	r3, #1
 8003a60:	e04c      	b.n	8003afc <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a68:	2b01      	cmp	r3, #1
 8003a6a:	d101      	bne.n	8003a70 <HAL_UART_Transmit_DMA+0x38>
 8003a6c:	2302      	movs	r3, #2
 8003a6e:	e045      	b.n	8003afc <HAL_UART_Transmit_DMA+0xc4>
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	2201      	movs	r2, #1
 8003a74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8003a78:	68ba      	ldr	r2, [r7, #8]
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	88fa      	ldrh	r2, [r7, #6]
 8003a82:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	88fa      	ldrh	r2, [r7, #6]
 8003a88:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	2221      	movs	r2, #33	; 0x21
 8003a94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a9c:	4a19      	ldr	r2, [pc, #100]	; (8003b04 <HAL_UART_Transmit_DMA+0xcc>)
 8003a9e:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003aa4:	4a18      	ldr	r2, [pc, #96]	; (8003b08 <HAL_UART_Transmit_DMA+0xd0>)
 8003aa6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003aac:	4a17      	ldr	r2, [pc, #92]	; (8003b0c <HAL_UART_Transmit_DMA+0xd4>)
 8003aae:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (uint32_t *)&pData;
 8003ab8:	f107 0308 	add.w	r3, r7, #8
 8003abc:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8003ac2:	697b      	ldr	r3, [r7, #20]
 8003ac4:	6819      	ldr	r1, [r3, #0]
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	3304      	adds	r3, #4
 8003acc:	461a      	mov	r2, r3
 8003ace:	88fb      	ldrh	r3, [r7, #6]
 8003ad0:	f7fd fe01 	bl	80016d6 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003adc:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	695a      	ldr	r2, [r3, #20]
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003af4:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8003af6:	2300      	movs	r3, #0
 8003af8:	e000      	b.n	8003afc <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 8003afa:	2302      	movs	r3, #2
  }
}
 8003afc:	4618      	mov	r0, r3
 8003afe:	3718      	adds	r7, #24
 8003b00:	46bd      	mov	sp, r7
 8003b02:	bd80      	pop	{r7, pc}
 8003b04:	08003e9f 	.word	0x08003e9f
 8003b08:	08003ef1 	.word	0x08003ef1
 8003b0c:	08003f0d 	.word	0x08003f0d

08003b10 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b08a      	sub	sp, #40	; 0x28
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	68db      	ldr	r3, [r3, #12]
 8003b26:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	695b      	ldr	r3, [r3, #20]
 8003b2e:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8003b30:	2300      	movs	r3, #0
 8003b32:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8003b34:	2300      	movs	r3, #0
 8003b36:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003b38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b3a:	f003 030f 	and.w	r3, r3, #15
 8003b3e:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8003b40:	69bb      	ldr	r3, [r7, #24]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d10d      	bne.n	8003b62 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003b46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b48:	f003 0320 	and.w	r3, r3, #32
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d008      	beq.n	8003b62 <HAL_UART_IRQHandler+0x52>
 8003b50:	6a3b      	ldr	r3, [r7, #32]
 8003b52:	f003 0320 	and.w	r3, r3, #32
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d003      	beq.n	8003b62 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8003b5a:	6878      	ldr	r0, [r7, #4]
 8003b5c:	f000 fb26 	bl	80041ac <UART_Receive_IT>
      return;
 8003b60:	e17b      	b.n	8003e5a <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003b62:	69bb      	ldr	r3, [r7, #24]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	f000 80b1 	beq.w	8003ccc <HAL_UART_IRQHandler+0x1bc>
 8003b6a:	69fb      	ldr	r3, [r7, #28]
 8003b6c:	f003 0301 	and.w	r3, r3, #1
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d105      	bne.n	8003b80 <HAL_UART_IRQHandler+0x70>
 8003b74:	6a3b      	ldr	r3, [r7, #32]
 8003b76:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	f000 80a6 	beq.w	8003ccc <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003b80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b82:	f003 0301 	and.w	r3, r3, #1
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d00a      	beq.n	8003ba0 <HAL_UART_IRQHandler+0x90>
 8003b8a:	6a3b      	ldr	r3, [r7, #32]
 8003b8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d005      	beq.n	8003ba0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b98:	f043 0201 	orr.w	r2, r3, #1
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003ba0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ba2:	f003 0304 	and.w	r3, r3, #4
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d00a      	beq.n	8003bc0 <HAL_UART_IRQHandler+0xb0>
 8003baa:	69fb      	ldr	r3, [r7, #28]
 8003bac:	f003 0301 	and.w	r3, r3, #1
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d005      	beq.n	8003bc0 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bb8:	f043 0202 	orr.w	r2, r3, #2
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003bc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bc2:	f003 0302 	and.w	r3, r3, #2
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d00a      	beq.n	8003be0 <HAL_UART_IRQHandler+0xd0>
 8003bca:	69fb      	ldr	r3, [r7, #28]
 8003bcc:	f003 0301 	and.w	r3, r3, #1
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d005      	beq.n	8003be0 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bd8:	f043 0204 	orr.w	r2, r3, #4
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8003be0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003be2:	f003 0308 	and.w	r3, r3, #8
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d00f      	beq.n	8003c0a <HAL_UART_IRQHandler+0xfa>
 8003bea:	6a3b      	ldr	r3, [r7, #32]
 8003bec:	f003 0320 	and.w	r3, r3, #32
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d104      	bne.n	8003bfe <HAL_UART_IRQHandler+0xee>
 8003bf4:	69fb      	ldr	r3, [r7, #28]
 8003bf6:	f003 0301 	and.w	r3, r3, #1
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d005      	beq.n	8003c0a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c02:	f043 0208 	orr.w	r2, r3, #8
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	f000 811e 	beq.w	8003e50 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003c14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c16:	f003 0320 	and.w	r3, r3, #32
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d007      	beq.n	8003c2e <HAL_UART_IRQHandler+0x11e>
 8003c1e:	6a3b      	ldr	r3, [r7, #32]
 8003c20:	f003 0320 	and.w	r3, r3, #32
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d002      	beq.n	8003c2e <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8003c28:	6878      	ldr	r0, [r7, #4]
 8003c2a:	f000 fabf 	bl	80041ac <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	695b      	ldr	r3, [r3, #20]
 8003c34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	bf14      	ite	ne
 8003c3c:	2301      	movne	r3, #1
 8003c3e:	2300      	moveq	r3, #0
 8003c40:	b2db      	uxtb	r3, r3
 8003c42:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c48:	f003 0308 	and.w	r3, r3, #8
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d102      	bne.n	8003c56 <HAL_UART_IRQHandler+0x146>
 8003c50:	697b      	ldr	r3, [r7, #20]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d031      	beq.n	8003cba <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003c56:	6878      	ldr	r0, [r7, #4]
 8003c58:	f000 fa01 	bl	800405e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	695b      	ldr	r3, [r3, #20]
 8003c62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d023      	beq.n	8003cb2 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	695a      	ldr	r2, [r3, #20]
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003c78:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d013      	beq.n	8003caa <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c86:	4a76      	ldr	r2, [pc, #472]	; (8003e60 <HAL_UART_IRQHandler+0x350>)
 8003c88:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c8e:	4618      	mov	r0, r3
 8003c90:	f7fd fdba 	bl	8001808 <HAL_DMA_Abort_IT>
 8003c94:	4603      	mov	r3, r0
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d016      	beq.n	8003cc8 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ca0:	687a      	ldr	r2, [r7, #4]
 8003ca2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003ca4:	4610      	mov	r0, r2
 8003ca6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ca8:	e00e      	b.n	8003cc8 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003caa:	6878      	ldr	r0, [r7, #4]
 8003cac:	f000 f8e3 	bl	8003e76 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003cb0:	e00a      	b.n	8003cc8 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003cb2:	6878      	ldr	r0, [r7, #4]
 8003cb4:	f000 f8df 	bl	8003e76 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003cb8:	e006      	b.n	8003cc8 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003cba:	6878      	ldr	r0, [r7, #4]
 8003cbc:	f000 f8db 	bl	8003e76 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8003cc6:	e0c3      	b.n	8003e50 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003cc8:	bf00      	nop
    return;
 8003cca:	e0c1      	b.n	8003e50 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cd0:	2b01      	cmp	r3, #1
 8003cd2:	f040 80a1 	bne.w	8003e18 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8003cd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cd8:	f003 0310 	and.w	r3, r3, #16
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	f000 809b 	beq.w	8003e18 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8003ce2:	6a3b      	ldr	r3, [r7, #32]
 8003ce4:	f003 0310 	and.w	r3, r3, #16
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	f000 8095 	beq.w	8003e18 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003cee:	2300      	movs	r3, #0
 8003cf0:	60fb      	str	r3, [r7, #12]
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	60fb      	str	r3, [r7, #12]
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	685b      	ldr	r3, [r3, #4]
 8003d00:	60fb      	str	r3, [r7, #12]
 8003d02:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	695b      	ldr	r3, [r3, #20]
 8003d0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d04e      	beq.n	8003db0 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	685b      	ldr	r3, [r3, #4]
 8003d1a:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8003d1c:	8a3b      	ldrh	r3, [r7, #16]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	f000 8098 	beq.w	8003e54 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003d28:	8a3a      	ldrh	r2, [r7, #16]
 8003d2a:	429a      	cmp	r2, r3
 8003d2c:	f080 8092 	bcs.w	8003e54 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	8a3a      	ldrh	r2, [r7, #16]
 8003d34:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d3a:	699b      	ldr	r3, [r3, #24]
 8003d3c:	2b20      	cmp	r3, #32
 8003d3e:	d02b      	beq.n	8003d98 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	68da      	ldr	r2, [r3, #12]
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003d4e:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	695a      	ldr	r2, [r3, #20]
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f022 0201 	bic.w	r2, r2, #1
 8003d5e:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	695a      	ldr	r2, [r3, #20]
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003d6e:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2220      	movs	r2, #32
 8003d74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	68da      	ldr	r2, [r3, #12]
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f022 0210 	bic.w	r2, r2, #16
 8003d8c:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d92:	4618      	mov	r0, r3
 8003d94:	f7fd fcfe 	bl	8001794 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003da0:	b29b      	uxth	r3, r3
 8003da2:	1ad3      	subs	r3, r2, r3
 8003da4:	b29b      	uxth	r3, r3
 8003da6:	4619      	mov	r1, r3
 8003da8:	6878      	ldr	r0, [r7, #4]
 8003daa:	f000 f86d 	bl	8003e88 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8003dae:	e051      	b.n	8003e54 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003db8:	b29b      	uxth	r3, r3
 8003dba:	1ad3      	subs	r3, r2, r3
 8003dbc:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003dc2:	b29b      	uxth	r3, r3
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d047      	beq.n	8003e58 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8003dc8:	8a7b      	ldrh	r3, [r7, #18]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d044      	beq.n	8003e58 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	68da      	ldr	r2, [r3, #12]
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003ddc:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	695a      	ldr	r2, [r3, #20]
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f022 0201 	bic.w	r2, r2, #1
 8003dec:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	2220      	movs	r2, #32
 8003df2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	2200      	movs	r2, #0
 8003dfa:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	68da      	ldr	r2, [r3, #12]
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f022 0210 	bic.w	r2, r2, #16
 8003e0a:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003e0c:	8a7b      	ldrh	r3, [r7, #18]
 8003e0e:	4619      	mov	r1, r3
 8003e10:	6878      	ldr	r0, [r7, #4]
 8003e12:	f000 f839 	bl	8003e88 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8003e16:	e01f      	b.n	8003e58 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003e18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d008      	beq.n	8003e34 <HAL_UART_IRQHandler+0x324>
 8003e22:	6a3b      	ldr	r3, [r7, #32]
 8003e24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d003      	beq.n	8003e34 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8003e2c:	6878      	ldr	r0, [r7, #4]
 8003e2e:	f000 f956 	bl	80040de <UART_Transmit_IT>
    return;
 8003e32:	e012      	b.n	8003e5a <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003e34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d00d      	beq.n	8003e5a <HAL_UART_IRQHandler+0x34a>
 8003e3e:	6a3b      	ldr	r3, [r7, #32]
 8003e40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d008      	beq.n	8003e5a <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8003e48:	6878      	ldr	r0, [r7, #4]
 8003e4a:	f000 f997 	bl	800417c <UART_EndTransmit_IT>
    return;
 8003e4e:	e004      	b.n	8003e5a <HAL_UART_IRQHandler+0x34a>
    return;
 8003e50:	bf00      	nop
 8003e52:	e002      	b.n	8003e5a <HAL_UART_IRQHandler+0x34a>
      return;
 8003e54:	bf00      	nop
 8003e56:	e000      	b.n	8003e5a <HAL_UART_IRQHandler+0x34a>
      return;
 8003e58:	bf00      	nop
  }
}
 8003e5a:	3728      	adds	r7, #40	; 0x28
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	bd80      	pop	{r7, pc}
 8003e60:	080040b7 	.word	0x080040b7

08003e64 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003e64:	b480      	push	{r7}
 8003e66:	b083      	sub	sp, #12
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8003e6c:	bf00      	nop
 8003e6e:	370c      	adds	r7, #12
 8003e70:	46bd      	mov	sp, r7
 8003e72:	bc80      	pop	{r7}
 8003e74:	4770      	bx	lr

08003e76 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003e76:	b480      	push	{r7}
 8003e78:	b083      	sub	sp, #12
 8003e7a:	af00      	add	r7, sp, #0
 8003e7c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003e7e:	bf00      	nop
 8003e80:	370c      	adds	r7, #12
 8003e82:	46bd      	mov	sp, r7
 8003e84:	bc80      	pop	{r7}
 8003e86:	4770      	bx	lr

08003e88 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003e88:	b480      	push	{r7}
 8003e8a:	b083      	sub	sp, #12
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
 8003e90:	460b      	mov	r3, r1
 8003e92:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003e94:	bf00      	nop
 8003e96:	370c      	adds	r7, #12
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	bc80      	pop	{r7}
 8003e9c:	4770      	bx	lr

08003e9e <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8003e9e:	b580      	push	{r7, lr}
 8003ea0:	b084      	sub	sp, #16
 8003ea2:	af00      	add	r7, sp, #0
 8003ea4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eaa:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f003 0320 	and.w	r3, r3, #32
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d113      	bne.n	8003ee2 <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	695a      	ldr	r2, [r3, #20]
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003ece:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	68da      	ldr	r2, [r3, #12]
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003ede:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003ee0:	e002      	b.n	8003ee8 <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 8003ee2:	68f8      	ldr	r0, [r7, #12]
 8003ee4:	f000 ffbe 	bl	8004e64 <HAL_UART_TxCpltCallback>
}
 8003ee8:	bf00      	nop
 8003eea:	3710      	adds	r7, #16
 8003eec:	46bd      	mov	sp, r7
 8003eee:	bd80      	pop	{r7, pc}

08003ef0 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b084      	sub	sp, #16
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003efc:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8003efe:	68f8      	ldr	r0, [r7, #12]
 8003f00:	f7ff ffb0 	bl	8003e64 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003f04:	bf00      	nop
 8003f06:	3710      	adds	r7, #16
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	bd80      	pop	{r7, pc}

08003f0c <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b084      	sub	sp, #16
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8003f14:	2300      	movs	r3, #0
 8003f16:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f1c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8003f1e:	68bb      	ldr	r3, [r7, #8]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	695b      	ldr	r3, [r3, #20]
 8003f24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	bf14      	ite	ne
 8003f2c:	2301      	movne	r3, #1
 8003f2e:	2300      	moveq	r3, #0
 8003f30:	b2db      	uxtb	r3, r3
 8003f32:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8003f34:	68bb      	ldr	r3, [r7, #8]
 8003f36:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f3a:	b2db      	uxtb	r3, r3
 8003f3c:	2b21      	cmp	r3, #33	; 0x21
 8003f3e:	d108      	bne.n	8003f52 <UART_DMAError+0x46>
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d005      	beq.n	8003f52 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8003f46:	68bb      	ldr	r3, [r7, #8]
 8003f48:	2200      	movs	r2, #0
 8003f4a:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8003f4c:	68b8      	ldr	r0, [r7, #8]
 8003f4e:	f000 f871 	bl	8004034 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003f52:	68bb      	ldr	r3, [r7, #8]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	695b      	ldr	r3, [r3, #20]
 8003f58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	bf14      	ite	ne
 8003f60:	2301      	movne	r3, #1
 8003f62:	2300      	moveq	r3, #0
 8003f64:	b2db      	uxtb	r3, r3
 8003f66:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8003f68:	68bb      	ldr	r3, [r7, #8]
 8003f6a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003f6e:	b2db      	uxtb	r3, r3
 8003f70:	2b22      	cmp	r3, #34	; 0x22
 8003f72:	d108      	bne.n	8003f86 <UART_DMAError+0x7a>
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d005      	beq.n	8003f86 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8003f7a:	68bb      	ldr	r3, [r7, #8]
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8003f80:	68b8      	ldr	r0, [r7, #8]
 8003f82:	f000 f86c 	bl	800405e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8003f86:	68bb      	ldr	r3, [r7, #8]
 8003f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f8a:	f043 0210 	orr.w	r2, r3, #16
 8003f8e:	68bb      	ldr	r3, [r7, #8]
 8003f90:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003f92:	68b8      	ldr	r0, [r7, #8]
 8003f94:	f7ff ff6f 	bl	8003e76 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003f98:	bf00      	nop
 8003f9a:	3710      	adds	r7, #16
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	bd80      	pop	{r7, pc}

08003fa0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b084      	sub	sp, #16
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	60f8      	str	r0, [r7, #12]
 8003fa8:	60b9      	str	r1, [r7, #8]
 8003faa:	603b      	str	r3, [r7, #0]
 8003fac:	4613      	mov	r3, r2
 8003fae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003fb0:	e02c      	b.n	800400c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003fb2:	69bb      	ldr	r3, [r7, #24]
 8003fb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fb8:	d028      	beq.n	800400c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003fba:	69bb      	ldr	r3, [r7, #24]
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d007      	beq.n	8003fd0 <UART_WaitOnFlagUntilTimeout+0x30>
 8003fc0:	f7fd faa0 	bl	8001504 <HAL_GetTick>
 8003fc4:	4602      	mov	r2, r0
 8003fc6:	683b      	ldr	r3, [r7, #0]
 8003fc8:	1ad3      	subs	r3, r2, r3
 8003fca:	69ba      	ldr	r2, [r7, #24]
 8003fcc:	429a      	cmp	r2, r3
 8003fce:	d21d      	bcs.n	800400c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	68da      	ldr	r2, [r3, #12]
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003fde:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	695a      	ldr	r2, [r3, #20]
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f022 0201 	bic.w	r2, r2, #1
 8003fee:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	2220      	movs	r2, #32
 8003ff4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	2220      	movs	r2, #32
 8003ffc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	2200      	movs	r2, #0
 8004004:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004008:	2303      	movs	r3, #3
 800400a:	e00f      	b.n	800402c <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	681a      	ldr	r2, [r3, #0]
 8004012:	68bb      	ldr	r3, [r7, #8]
 8004014:	4013      	ands	r3, r2
 8004016:	68ba      	ldr	r2, [r7, #8]
 8004018:	429a      	cmp	r2, r3
 800401a:	bf0c      	ite	eq
 800401c:	2301      	moveq	r3, #1
 800401e:	2300      	movne	r3, #0
 8004020:	b2db      	uxtb	r3, r3
 8004022:	461a      	mov	r2, r3
 8004024:	79fb      	ldrb	r3, [r7, #7]
 8004026:	429a      	cmp	r2, r3
 8004028:	d0c3      	beq.n	8003fb2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800402a:	2300      	movs	r3, #0
}
 800402c:	4618      	mov	r0, r3
 800402e:	3710      	adds	r7, #16
 8004030:	46bd      	mov	sp, r7
 8004032:	bd80      	pop	{r7, pc}

08004034 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004034:	b480      	push	{r7}
 8004036:	b083      	sub	sp, #12
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	68da      	ldr	r2, [r3, #12]
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800404a:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2220      	movs	r2, #32
 8004050:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8004054:	bf00      	nop
 8004056:	370c      	adds	r7, #12
 8004058:	46bd      	mov	sp, r7
 800405a:	bc80      	pop	{r7}
 800405c:	4770      	bx	lr

0800405e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800405e:	b480      	push	{r7}
 8004060:	b083      	sub	sp, #12
 8004062:	af00      	add	r7, sp, #0
 8004064:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	68da      	ldr	r2, [r3, #12]
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004074:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	695a      	ldr	r2, [r3, #20]
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f022 0201 	bic.w	r2, r2, #1
 8004084:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800408a:	2b01      	cmp	r3, #1
 800408c:	d107      	bne.n	800409e <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	68da      	ldr	r2, [r3, #12]
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f022 0210 	bic.w	r2, r2, #16
 800409c:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	2220      	movs	r2, #32
 80040a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2200      	movs	r2, #0
 80040aa:	631a      	str	r2, [r3, #48]	; 0x30
}
 80040ac:	bf00      	nop
 80040ae:	370c      	adds	r7, #12
 80040b0:	46bd      	mov	sp, r7
 80040b2:	bc80      	pop	{r7}
 80040b4:	4770      	bx	lr

080040b6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80040b6:	b580      	push	{r7, lr}
 80040b8:	b084      	sub	sp, #16
 80040ba:	af00      	add	r7, sp, #0
 80040bc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040c2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	2200      	movs	r2, #0
 80040c8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	2200      	movs	r2, #0
 80040ce:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80040d0:	68f8      	ldr	r0, [r7, #12]
 80040d2:	f7ff fed0 	bl	8003e76 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80040d6:	bf00      	nop
 80040d8:	3710      	adds	r7, #16
 80040da:	46bd      	mov	sp, r7
 80040dc:	bd80      	pop	{r7, pc}

080040de <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80040de:	b480      	push	{r7}
 80040e0:	b085      	sub	sp, #20
 80040e2:	af00      	add	r7, sp, #0
 80040e4:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040ec:	b2db      	uxtb	r3, r3
 80040ee:	2b21      	cmp	r3, #33	; 0x21
 80040f0:	d13e      	bne.n	8004170 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	689b      	ldr	r3, [r3, #8]
 80040f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80040fa:	d114      	bne.n	8004126 <UART_Transmit_IT+0x48>
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	691b      	ldr	r3, [r3, #16]
 8004100:	2b00      	cmp	r3, #0
 8004102:	d110      	bne.n	8004126 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6a1b      	ldr	r3, [r3, #32]
 8004108:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	881b      	ldrh	r3, [r3, #0]
 800410e:	461a      	mov	r2, r3
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004118:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6a1b      	ldr	r3, [r3, #32]
 800411e:	1c9a      	adds	r2, r3, #2
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	621a      	str	r2, [r3, #32]
 8004124:	e008      	b.n	8004138 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6a1b      	ldr	r3, [r3, #32]
 800412a:	1c59      	adds	r1, r3, #1
 800412c:	687a      	ldr	r2, [r7, #4]
 800412e:	6211      	str	r1, [r2, #32]
 8004130:	781a      	ldrb	r2, [r3, #0]
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800413c:	b29b      	uxth	r3, r3
 800413e:	3b01      	subs	r3, #1
 8004140:	b29b      	uxth	r3, r3
 8004142:	687a      	ldr	r2, [r7, #4]
 8004144:	4619      	mov	r1, r3
 8004146:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004148:	2b00      	cmp	r3, #0
 800414a:	d10f      	bne.n	800416c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	68da      	ldr	r2, [r3, #12]
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800415a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	68da      	ldr	r2, [r3, #12]
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800416a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800416c:	2300      	movs	r3, #0
 800416e:	e000      	b.n	8004172 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004170:	2302      	movs	r3, #2
  }
}
 8004172:	4618      	mov	r0, r3
 8004174:	3714      	adds	r7, #20
 8004176:	46bd      	mov	sp, r7
 8004178:	bc80      	pop	{r7}
 800417a:	4770      	bx	lr

0800417c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800417c:	b580      	push	{r7, lr}
 800417e:	b082      	sub	sp, #8
 8004180:	af00      	add	r7, sp, #0
 8004182:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	68da      	ldr	r2, [r3, #12]
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004192:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2220      	movs	r2, #32
 8004198:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800419c:	6878      	ldr	r0, [r7, #4]
 800419e:	f000 fe61 	bl	8004e64 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80041a2:	2300      	movs	r3, #0
}
 80041a4:	4618      	mov	r0, r3
 80041a6:	3708      	adds	r7, #8
 80041a8:	46bd      	mov	sp, r7
 80041aa:	bd80      	pop	{r7, pc}

080041ac <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b086      	sub	sp, #24
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80041ba:	b2db      	uxtb	r3, r3
 80041bc:	2b22      	cmp	r3, #34	; 0x22
 80041be:	f040 8099 	bne.w	80042f4 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	689b      	ldr	r3, [r3, #8]
 80041c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80041ca:	d117      	bne.n	80041fc <UART_Receive_IT+0x50>
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	691b      	ldr	r3, [r3, #16]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d113      	bne.n	80041fc <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80041d4:	2300      	movs	r3, #0
 80041d6:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041dc:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	685b      	ldr	r3, [r3, #4]
 80041e4:	b29b      	uxth	r3, r3
 80041e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041ea:	b29a      	uxth	r2, r3
 80041ec:	693b      	ldr	r3, [r7, #16]
 80041ee:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041f4:	1c9a      	adds	r2, r3, #2
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	629a      	str	r2, [r3, #40]	; 0x28
 80041fa:	e026      	b.n	800424a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004200:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8004202:	2300      	movs	r3, #0
 8004204:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	689b      	ldr	r3, [r3, #8]
 800420a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800420e:	d007      	beq.n	8004220 <UART_Receive_IT+0x74>
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	689b      	ldr	r3, [r3, #8]
 8004214:	2b00      	cmp	r3, #0
 8004216:	d10a      	bne.n	800422e <UART_Receive_IT+0x82>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	691b      	ldr	r3, [r3, #16]
 800421c:	2b00      	cmp	r3, #0
 800421e:	d106      	bne.n	800422e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	685b      	ldr	r3, [r3, #4]
 8004226:	b2da      	uxtb	r2, r3
 8004228:	697b      	ldr	r3, [r7, #20]
 800422a:	701a      	strb	r2, [r3, #0]
 800422c:	e008      	b.n	8004240 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	685b      	ldr	r3, [r3, #4]
 8004234:	b2db      	uxtb	r3, r3
 8004236:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800423a:	b2da      	uxtb	r2, r3
 800423c:	697b      	ldr	r3, [r7, #20]
 800423e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004244:	1c5a      	adds	r2, r3, #1
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800424e:	b29b      	uxth	r3, r3
 8004250:	3b01      	subs	r3, #1
 8004252:	b29b      	uxth	r3, r3
 8004254:	687a      	ldr	r2, [r7, #4]
 8004256:	4619      	mov	r1, r3
 8004258:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800425a:	2b00      	cmp	r3, #0
 800425c:	d148      	bne.n	80042f0 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	68da      	ldr	r2, [r3, #12]
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f022 0220 	bic.w	r2, r2, #32
 800426c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	68da      	ldr	r2, [r3, #12]
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800427c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	695a      	ldr	r2, [r3, #20]
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f022 0201 	bic.w	r2, r2, #1
 800428c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2220      	movs	r2, #32
 8004292:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800429a:	2b01      	cmp	r3, #1
 800429c:	d123      	bne.n	80042e6 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	2200      	movs	r2, #0
 80042a2:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	68da      	ldr	r2, [r3, #12]
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f022 0210 	bic.w	r2, r2, #16
 80042b2:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f003 0310 	and.w	r3, r3, #16
 80042be:	2b10      	cmp	r3, #16
 80042c0:	d10a      	bne.n	80042d8 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80042c2:	2300      	movs	r3, #0
 80042c4:	60fb      	str	r3, [r7, #12]
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	60fb      	str	r3, [r7, #12]
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	60fb      	str	r3, [r7, #12]
 80042d6:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80042dc:	4619      	mov	r1, r3
 80042de:	6878      	ldr	r0, [r7, #4]
 80042e0:	f7ff fdd2 	bl	8003e88 <HAL_UARTEx_RxEventCallback>
 80042e4:	e002      	b.n	80042ec <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 80042e6:	6878      	ldr	r0, [r7, #4]
 80042e8:	f000 fd94 	bl	8004e14 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80042ec:	2300      	movs	r3, #0
 80042ee:	e002      	b.n	80042f6 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 80042f0:	2300      	movs	r3, #0
 80042f2:	e000      	b.n	80042f6 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 80042f4:	2302      	movs	r3, #2
  }
}
 80042f6:	4618      	mov	r0, r3
 80042f8:	3718      	adds	r7, #24
 80042fa:	46bd      	mov	sp, r7
 80042fc:	bd80      	pop	{r7, pc}
	...

08004300 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b084      	sub	sp, #16
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	691b      	ldr	r3, [r3, #16]
 800430e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	68da      	ldr	r2, [r3, #12]
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	430a      	orrs	r2, r1
 800431c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	689a      	ldr	r2, [r3, #8]
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	691b      	ldr	r3, [r3, #16]
 8004326:	431a      	orrs	r2, r3
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	695b      	ldr	r3, [r3, #20]
 800432c:	4313      	orrs	r3, r2
 800432e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	68db      	ldr	r3, [r3, #12]
 8004336:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800433a:	f023 030c 	bic.w	r3, r3, #12
 800433e:	687a      	ldr	r2, [r7, #4]
 8004340:	6812      	ldr	r2, [r2, #0]
 8004342:	68b9      	ldr	r1, [r7, #8]
 8004344:	430b      	orrs	r3, r1
 8004346:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	695b      	ldr	r3, [r3, #20]
 800434e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	699a      	ldr	r2, [r3, #24]
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	430a      	orrs	r2, r1
 800435c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	4a2c      	ldr	r2, [pc, #176]	; (8004414 <UART_SetConfig+0x114>)
 8004364:	4293      	cmp	r3, r2
 8004366:	d103      	bne.n	8004370 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004368:	f7fe f88e 	bl	8002488 <HAL_RCC_GetPCLK2Freq>
 800436c:	60f8      	str	r0, [r7, #12]
 800436e:	e002      	b.n	8004376 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004370:	f7fe f876 	bl	8002460 <HAL_RCC_GetPCLK1Freq>
 8004374:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004376:	68fa      	ldr	r2, [r7, #12]
 8004378:	4613      	mov	r3, r2
 800437a:	009b      	lsls	r3, r3, #2
 800437c:	4413      	add	r3, r2
 800437e:	009a      	lsls	r2, r3, #2
 8004380:	441a      	add	r2, r3
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	685b      	ldr	r3, [r3, #4]
 8004386:	009b      	lsls	r3, r3, #2
 8004388:	fbb2 f3f3 	udiv	r3, r2, r3
 800438c:	4a22      	ldr	r2, [pc, #136]	; (8004418 <UART_SetConfig+0x118>)
 800438e:	fba2 2303 	umull	r2, r3, r2, r3
 8004392:	095b      	lsrs	r3, r3, #5
 8004394:	0119      	lsls	r1, r3, #4
 8004396:	68fa      	ldr	r2, [r7, #12]
 8004398:	4613      	mov	r3, r2
 800439a:	009b      	lsls	r3, r3, #2
 800439c:	4413      	add	r3, r2
 800439e:	009a      	lsls	r2, r3, #2
 80043a0:	441a      	add	r2, r3
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	685b      	ldr	r3, [r3, #4]
 80043a6:	009b      	lsls	r3, r3, #2
 80043a8:	fbb2 f2f3 	udiv	r2, r2, r3
 80043ac:	4b1a      	ldr	r3, [pc, #104]	; (8004418 <UART_SetConfig+0x118>)
 80043ae:	fba3 0302 	umull	r0, r3, r3, r2
 80043b2:	095b      	lsrs	r3, r3, #5
 80043b4:	2064      	movs	r0, #100	; 0x64
 80043b6:	fb00 f303 	mul.w	r3, r0, r3
 80043ba:	1ad3      	subs	r3, r2, r3
 80043bc:	011b      	lsls	r3, r3, #4
 80043be:	3332      	adds	r3, #50	; 0x32
 80043c0:	4a15      	ldr	r2, [pc, #84]	; (8004418 <UART_SetConfig+0x118>)
 80043c2:	fba2 2303 	umull	r2, r3, r2, r3
 80043c6:	095b      	lsrs	r3, r3, #5
 80043c8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80043cc:	4419      	add	r1, r3
 80043ce:	68fa      	ldr	r2, [r7, #12]
 80043d0:	4613      	mov	r3, r2
 80043d2:	009b      	lsls	r3, r3, #2
 80043d4:	4413      	add	r3, r2
 80043d6:	009a      	lsls	r2, r3, #2
 80043d8:	441a      	add	r2, r3
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	685b      	ldr	r3, [r3, #4]
 80043de:	009b      	lsls	r3, r3, #2
 80043e0:	fbb2 f2f3 	udiv	r2, r2, r3
 80043e4:	4b0c      	ldr	r3, [pc, #48]	; (8004418 <UART_SetConfig+0x118>)
 80043e6:	fba3 0302 	umull	r0, r3, r3, r2
 80043ea:	095b      	lsrs	r3, r3, #5
 80043ec:	2064      	movs	r0, #100	; 0x64
 80043ee:	fb00 f303 	mul.w	r3, r0, r3
 80043f2:	1ad3      	subs	r3, r2, r3
 80043f4:	011b      	lsls	r3, r3, #4
 80043f6:	3332      	adds	r3, #50	; 0x32
 80043f8:	4a07      	ldr	r2, [pc, #28]	; (8004418 <UART_SetConfig+0x118>)
 80043fa:	fba2 2303 	umull	r2, r3, r2, r3
 80043fe:	095b      	lsrs	r3, r3, #5
 8004400:	f003 020f 	and.w	r2, r3, #15
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	440a      	add	r2, r1
 800440a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800440c:	bf00      	nop
 800440e:	3710      	adds	r7, #16
 8004410:	46bd      	mov	sp, r7
 8004412:	bd80      	pop	{r7, pc}
 8004414:	40013800 	.word	0x40013800
 8004418:	51eb851f 	.word	0x51eb851f

0800441c <regWrite>:
 *
 * @retval Void
 */

void regWrite(uint8_t Reg, uint8_t Value)
{
 800441c:	b580      	push	{r7, lr}
 800441e:	b084      	sub	sp, #16
 8004420:	af00      	add	r7, sp, #0
 8004422:	4603      	mov	r3, r0
 8004424:	460a      	mov	r2, r1
 8004426:	71fb      	strb	r3, [r7, #7]
 8004428:	4613      	mov	r3, r2
 800442a:	71bb      	strb	r3, [r7, #6]
	uint8_t WriteData[2] = {0};
 800442c:	2300      	movs	r3, #0
 800442e:	81bb      	strh	r3, [r7, #12]
	WriteData[0] = Reg & ( ~(1<<7u) ) /*| 1<<6u;*/& ( ~(1<<6u) );
 8004430:	79fb      	ldrb	r3, [r7, #7]
 8004432:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004436:	b2db      	uxtb	r3, r3
 8004438:	733b      	strb	r3, [r7, #12]
	WriteData[1] = Value;
 800443a:	79bb      	ldrb	r3, [r7, #6]
 800443c:	737b      	strb	r3, [r7, #13]

	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET);
 800443e:	2200      	movs	r2, #0
 8004440:	2140      	movs	r1, #64	; 0x40
 8004442:	480e      	ldr	r0, [pc, #56]	; (800447c <regWrite+0x60>)
 8004444:	f7fd fc08 	bl	8001c58 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit_IT(ADXL345_SPI, (uint8_t *) &WriteData, 2);
 8004448:	4b0d      	ldr	r3, [pc, #52]	; (8004480 <regWrite+0x64>)
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f107 010c 	add.w	r1, r7, #12
 8004450:	2202      	movs	r2, #2
 8004452:	4618      	mov	r0, r3
 8004454:	f7fe f930 	bl	80026b8 <HAL_SPI_Transmit_IT>
	while(1)
	{
		if(ADXL345_To_Slave_OK == 1)
 8004458:	4b0a      	ldr	r3, [pc, #40]	; (8004484 <regWrite+0x68>)
 800445a:	781b      	ldrb	r3, [r3, #0]
 800445c:	2b01      	cmp	r3, #1
 800445e:	d1fb      	bne.n	8004458 <regWrite+0x3c>
		{
			ADXL345_To_Slave_OK 	=	0;
 8004460:	4b08      	ldr	r3, [pc, #32]	; (8004484 <regWrite+0x68>)
 8004462:	2200      	movs	r2, #0
 8004464:	701a      	strb	r2, [r3, #0]
			break;
 8004466:	bf00      	nop
		}
	}
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);
 8004468:	2201      	movs	r2, #1
 800446a:	2140      	movs	r1, #64	; 0x40
 800446c:	4803      	ldr	r0, [pc, #12]	; (800447c <regWrite+0x60>)
 800446e:	f7fd fbf3 	bl	8001c58 <HAL_GPIO_WritePin>
	//HAL_I2C_Mem_Write(&hi2c1, ADXL345_I2C_SLAVE_ADDRESS, Reg, 1, Value, 1, 10);  or using this.
}
 8004472:	bf00      	nop
 8004474:	3710      	adds	r7, #16
 8004476:	46bd      	mov	sp, r7
 8004478:	bd80      	pop	{r7, pc}
 800447a:	bf00      	nop
 800447c:	40010c00 	.word	0x40010c00
 8004480:	2000034c 	.word	0x2000034c
 8004484:	20000351 	.word	0x20000351

08004488 <HAL_SPI_TxCpltCallback>:

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004488:	b480      	push	{r7}
 800448a:	b083      	sub	sp, #12
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
	if (hspi -> Instance == SPI2)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	4a05      	ldr	r2, [pc, #20]	; (80044ac <HAL_SPI_TxCpltCallback+0x24>)
 8004496:	4293      	cmp	r3, r2
 8004498:	d102      	bne.n	80044a0 <HAL_SPI_TxCpltCallback+0x18>
	{
		ADXL345_To_Slave_OK 		=	1;
 800449a:	4b05      	ldr	r3, [pc, #20]	; (80044b0 <HAL_SPI_TxCpltCallback+0x28>)
 800449c:	2201      	movs	r2, #1
 800449e:	701a      	strb	r2, [r3, #0]
	}
}
 80044a0:	bf00      	nop
 80044a2:	370c      	adds	r7, #12
 80044a4:	46bd      	mov	sp, r7
 80044a6:	bc80      	pop	{r7}
 80044a8:	4770      	bx	lr
 80044aa:	bf00      	nop
 80044ac:	40003800 	.word	0x40003800
 80044b0:	20000351 	.word	0x20000351

080044b4 <regRead>:
 * @param ByteSize = Byte length to be read
 *
 * @retval Void
 */
void regRead(uint8_t Reg, uint8_t *Value, uint16_t ByteSize)
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b082      	sub	sp, #8
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	4603      	mov	r3, r0
 80044bc:	6039      	str	r1, [r7, #0]
 80044be:	71fb      	strb	r3, [r7, #7]
 80044c0:	4613      	mov	r3, r2
 80044c2:	80bb      	strh	r3, [r7, #4]

	if (ByteSize > 1)
 80044c4:	88bb      	ldrh	r3, [r7, #4]
 80044c6:	2b01      	cmp	r3, #1
 80044c8:	d905      	bls.n	80044d6 <regRead+0x22>
	{
		Reg |= 1<<7u | 1<<6u;
 80044ca:	79fb      	ldrb	r3, [r7, #7]
 80044cc:	f063 033f 	orn	r3, r3, #63	; 0x3f
 80044d0:	b2db      	uxtb	r3, r3
 80044d2:	71fb      	strb	r3, [r7, #7]
 80044d4:	e004      	b.n	80044e0 <regRead+0x2c>
	}
	else
	{
		Reg |= 1<<7u & ( ~(1<<6u) );
 80044d6:	79fb      	ldrb	r3, [r7, #7]
 80044d8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80044dc:	b2db      	uxtb	r3, r3
 80044de:	71fb      	strb	r3, [r7, #7]
	}

	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET);
 80044e0:	2200      	movs	r2, #0
 80044e2:	2140      	movs	r1, #64	; 0x40
 80044e4:	4814      	ldr	r0, [pc, #80]	; (8004538 <regRead+0x84>)
 80044e6:	f7fd fbb7 	bl	8001c58 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit_IT(ADXL345_SPI, (uint8_t *) &Reg, 1);
 80044ea:	4b14      	ldr	r3, [pc, #80]	; (800453c <regRead+0x88>)
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	1df9      	adds	r1, r7, #7
 80044f0:	2201      	movs	r2, #1
 80044f2:	4618      	mov	r0, r3
 80044f4:	f7fe f8e0 	bl	80026b8 <HAL_SPI_Transmit_IT>
	while(1)
	{
		if(ADXL345_To_Slave_OK == 1)
 80044f8:	4b11      	ldr	r3, [pc, #68]	; (8004540 <regRead+0x8c>)
 80044fa:	781b      	ldrb	r3, [r3, #0]
 80044fc:	2b01      	cmp	r3, #1
 80044fe:	d1fb      	bne.n	80044f8 <regRead+0x44>
		{
			ADXL345_To_Slave_OK 	=	0;
 8004500:	4b0f      	ldr	r3, [pc, #60]	; (8004540 <regRead+0x8c>)
 8004502:	2200      	movs	r2, #0
 8004504:	701a      	strb	r2, [r3, #0]
			break;
 8004506:	bf00      	nop
		}
	}
	HAL_SPI_Receive_IT(ADXL345_SPI, Value, ByteSize);
 8004508:	4b0c      	ldr	r3, [pc, #48]	; (800453c <regRead+0x88>)
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	88ba      	ldrh	r2, [r7, #4]
 800450e:	6839      	ldr	r1, [r7, #0]
 8004510:	4618      	mov	r0, r3
 8004512:	f7fe f95b 	bl	80027cc <HAL_SPI_Receive_IT>
	while(1)
	{
		if(ADXL345_To_Master_OK == 1)
 8004516:	4b0b      	ldr	r3, [pc, #44]	; (8004544 <regRead+0x90>)
 8004518:	781b      	ldrb	r3, [r3, #0]
 800451a:	2b01      	cmp	r3, #1
 800451c:	d1fb      	bne.n	8004516 <regRead+0x62>
		{
			ADXL345_To_Master_OK 	=	0;
 800451e:	4b09      	ldr	r3, [pc, #36]	; (8004544 <regRead+0x90>)
 8004520:	2200      	movs	r2, #0
 8004522:	701a      	strb	r2, [r3, #0]
			break;
 8004524:	bf00      	nop
		}
	}
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);
 8004526:	2201      	movs	r2, #1
 8004528:	2140      	movs	r1, #64	; 0x40
 800452a:	4803      	ldr	r0, [pc, #12]	; (8004538 <regRead+0x84>)
 800452c:	f7fd fb94 	bl	8001c58 <HAL_GPIO_WritePin>
	//HAL_I2C_Master_Transmit(&hi2c1, ADXL345_I2C_SLAVE_ADDRESS, &Reg, 1, 100);
	//HAL_I2C_Master_Receive(&hi2c1, ADXL345_I2C_SLAVE_ADDRESS, Value, 1, 100);	or using these.

}
 8004530:	bf00      	nop
 8004532:	3708      	adds	r7, #8
 8004534:	46bd      	mov	sp, r7
 8004536:	bd80      	pop	{r7, pc}
 8004538:	40010c00 	.word	0x40010c00
 800453c:	2000034c 	.word	0x2000034c
 8004540:	20000351 	.word	0x20000351
 8004544:	20000352 	.word	0x20000352

08004548 <HAL_SPI_RxCpltCallback>:
void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004548:	b580      	push	{r7, lr}
 800454a:	b082      	sub	sp, #8
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]
	if (hspi -> Instance == SPI2 && Flag_State_DMA_Collbeck == 1)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	4a0c      	ldr	r2, [pc, #48]	; (8004588 <HAL_SPI_RxCpltCallback+0x40>)
 8004556:	4293      	cmp	r3, r2
 8004558:	d10d      	bne.n	8004576 <HAL_SPI_RxCpltCallback+0x2e>
 800455a:	4b0c      	ldr	r3, [pc, #48]	; (800458c <HAL_SPI_RxCpltCallback+0x44>)
 800455c:	781b      	ldrb	r3, [r3, #0]
 800455e:	2b01      	cmp	r3, #1
 8004560:	d109      	bne.n	8004576 <HAL_SPI_RxCpltCallback+0x2e>
	{
		Flag_State_DMA_Collbeck 	=	0;
 8004562:	4b0a      	ldr	r3, [pc, #40]	; (800458c <HAL_SPI_RxCpltCallback+0x44>)
 8004564:	2200      	movs	r2, #0
 8004566:	701a      	strb	r2, [r3, #0]
		xSemaphoreGiveFromISR(DataReceiveEndDMAHandler, NULL);
 8004568:	4b09      	ldr	r3, [pc, #36]	; (8004590 <HAL_SPI_RxCpltCallback+0x48>)
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	2100      	movs	r1, #0
 800456e:	4618      	mov	r0, r3
 8004570:	f001 f8ce 	bl	8005710 <xQueueGiveFromISR>
 8004574:	e003      	b.n	800457e <HAL_SPI_RxCpltCallback+0x36>
	}
	else
	{
		ADXL345_To_Master_OK 		=	1;
 8004576:	4b07      	ldr	r3, [pc, #28]	; (8004594 <HAL_SPI_RxCpltCallback+0x4c>)
 8004578:	2201      	movs	r2, #1
 800457a:	701a      	strb	r2, [r3, #0]
	}
}
 800457c:	bf00      	nop
 800457e:	bf00      	nop
 8004580:	3708      	adds	r7, #8
 8004582:	46bd      	mov	sp, r7
 8004584:	bd80      	pop	{r7, pc}
 8004586:	bf00      	nop
 8004588:	40003800 	.word	0x40003800
 800458c:	20000350 	.word	0x20000350
 8004590:	200045e8 	.word	0x200045e8
 8004594:	20000352 	.word	0x20000352

08004598 <ADXL345_Init>:
 * @param I2CHandle = STM32 I2C Handle
 *
 * @retval ADXL_Status
 */
ADXL_Status ADXL345_Init(ADXL_ConfigTypeDef_t *ADXL, SPI_HandleTypeDef *hspi)
{
 8004598:	b580      	push	{r7, lr}
 800459a:	b086      	sub	sp, #24
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
 80045a0:	6039      	str	r1, [r7, #0]
#ifdef DMA_Enable
	 osSemaphoreDef(DataReceiveEndDMA);
 80045a2:	2300      	movs	r3, #0
 80045a4:	60fb      	str	r3, [r7, #12]
 80045a6:	2300      	movs	r3, #0
 80045a8:	613b      	str	r3, [r7, #16]
	 DataReceiveEndDMAHandler = osSemaphoreCreate(osSemaphore(DataReceiveEndDMA), 1);
 80045aa:	f107 030c 	add.w	r3, r7, #12
 80045ae:	2101      	movs	r1, #1
 80045b0:	4618      	mov	r0, r3
 80045b2:	f000 fce9 	bl	8004f88 <osSemaphoreCreate>
 80045b6:	4603      	mov	r3, r0
 80045b8:	4a47      	ldr	r2, [pc, #284]	; (80046d8 <ADXL345_Init+0x140>)
 80045ba:	6013      	str	r3, [r2, #0]
	 xSemaphoreTake(DataReceiveEndDMAHandler, portMAX_DELAY);
 80045bc:	4b46      	ldr	r3, [pc, #280]	; (80046d8 <ADXL345_Init+0x140>)
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f04f 31ff 	mov.w	r1, #4294967295
 80045c4:	4618      	mov	r0, r3
 80045c6:	f001 fa11 	bl	80059ec <xQueueSemaphoreTake>
#else
#endif
	ADXL345_SPI = hspi;
 80045ca:	4a44      	ldr	r2, [pc, #272]	; (80046dc <ADXL345_Init+0x144>)
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	6013      	str	r3, [r2, #0]

	uint8_t testDEVID;
	regRead(DEVID_ID, &testDEVID,1);
 80045d0:	f107 030b 	add.w	r3, r7, #11
 80045d4:	2201      	movs	r2, #1
 80045d6:	4619      	mov	r1, r3
 80045d8:	2000      	movs	r0, #0
 80045da:	f7ff ff6b 	bl	80044b4 <regRead>
	if(testDEVID != 0xE5)
 80045de:	7afb      	ldrb	r3, [r7, #11]
 80045e0:	2be5      	cmp	r3, #229	; 0xe5
 80045e2:	d001      	beq.n	80045e8 <ADXL345_Init+0x50>
	{
		return ADXL_ERR;
 80045e4:	2300      	movs	r3, #0
 80045e6:	e073      	b.n	80046d0 <ADXL345_Init+0x138>
	}

	/*********** BW_Rate Config ***********/

	uint8_t regBWRate = 0;
 80045e8:	2300      	movs	r3, #0
 80045ea:	75fb      	strb	r3, [r7, #23]

	regWrite(BW_RATE, 0);
 80045ec:	2100      	movs	r1, #0
 80045ee:	202c      	movs	r0, #44	; 0x2c
 80045f0:	f7ff ff14 	bl	800441c <regWrite>

	if(ADXL->PowerMode == LowPower)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	781b      	ldrb	r3, [r3, #0]
 80045f8:	2b10      	cmp	r3, #16
 80045fa:	d10d      	bne.n	8004618 <ADXL345_Init+0x80>
	{
		if(ADXL->BWRate < BWRATE_12_5)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	785b      	ldrb	r3, [r3, #1]
 8004600:	2b06      	cmp	r3, #6
 8004602:	d802      	bhi.n	800460a <ADXL345_Init+0x72>
		{
			ADXL->BWRate = BWRATE_12_5;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2207      	movs	r2, #7
 8004608:	705a      	strb	r2, [r3, #1]
		}
		if(ADXL->BWRate > BWRATE_400)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	785b      	ldrb	r3, [r3, #1]
 800460e:	2b0c      	cmp	r3, #12
 8004610:	d902      	bls.n	8004618 <ADXL345_Init+0x80>
		{
			ADXL->BWRate = BWRATE_400;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	220c      	movs	r2, #12
 8004616:	705a      	strb	r2, [r3, #1]
		}
	}

	regBWRate = ( ADXL->PowerMode | ADXL->BWRate);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	781a      	ldrb	r2, [r3, #0]
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	785b      	ldrb	r3, [r3, #1]
 8004620:	4313      	orrs	r3, r2
 8004622:	75fb      	strb	r3, [r7, #23]

	regWrite(BW_RATE, regBWRate);
 8004624:	7dfb      	ldrb	r3, [r7, #23]
 8004626:	4619      	mov	r1, r3
 8004628:	202c      	movs	r0, #44	; 0x2c
 800462a:	f7ff fef7 	bl	800441c <regWrite>

	/********* AutoSleepMode Config and WakeUpRate Config ********/

	uint8_t regValue = 0;
 800462e:	2300      	movs	r3, #0
 8004630:	75bb      	strb	r3, [r7, #22]

	regWrite(POWER_CTL, regValue);
 8004632:	7dbb      	ldrb	r3, [r7, #22]
 8004634:	4619      	mov	r1, r3
 8004636:	202d      	movs	r0, #45	; 0x2d
 8004638:	f7ff fef0 	bl	800441c <regWrite>

//	regValue |= ADXL->AutoSleepConfig.AutoSleep | ADXL->WakeUpRate;

//	regWrite(POWER_CTL, regValue);

	regWrite(THRESH_INACT,0x00);
 800463c:	2100      	movs	r1, #0
 800463e:	2025      	movs	r0, #37	; 0x25
 8004640:	f7ff feec 	bl	800441c <regWrite>
	regWrite(TIME_INACT,0x00);
 8004644:	2100      	movs	r1, #0
 8004646:	2026      	movs	r0, #38	; 0x26
 8004648:	f7ff fee8 	bl	800441c <regWrite>
//	regWrite(THRESH_INACT,ADXL->AutoSleepConfig.ThreshInact);
//	regWrite(TIME_INACT,ADXL->AutoSleepConfig.TimeInact);

	/********* Data Format Config ********/

	regValue = 0;
 800464c:	2300      	movs	r3, #0
 800464e:	75bb      	strb	r3, [r7, #22]

	regWrite(DATA_FORMAT, regValue);
 8004650:	7dbb      	ldrb	r3, [r7, #22]
 8004652:	4619      	mov	r1, r3
 8004654:	2031      	movs	r0, #49	; 0x31
 8004656:	f7ff fee1 	bl	800441c <regWrite>

	regValue = (ADXL->Format.Resolution | ADXL->Format.Range | ADXL->Format.IntInvert | ADXL->Format.SPI_Mode);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	7a5a      	ldrb	r2, [r3, #9]
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	7a9b      	ldrb	r3, [r3, #10]
 8004662:	4313      	orrs	r3, r2
 8004664:	b2da      	uxtb	r2, r3
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	7adb      	ldrb	r3, [r3, #11]
 800466a:	4313      	orrs	r3, r2
 800466c:	b2da      	uxtb	r2, r3
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	7b1b      	ldrb	r3, [r3, #12]
 8004672:	4313      	orrs	r3, r2
 8004674:	75bb      	strb	r3, [r7, #22]

	regWrite(DATA_FORMAT, regValue);
 8004676:	7dbb      	ldrb	r3, [r7, #22]
 8004678:	4619      	mov	r1, r3
 800467a:	2031      	movs	r0, #49	; 0x31
 800467c:	f7ff fece 	bl	800441c <regWrite>

	if(ADXL->Format.Resolution == RESFULL || ADXL->Format.Range == RANGE_2G)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	7a5b      	ldrb	r3, [r3, #9]
 8004684:	2b08      	cmp	r3, #8
 8004686:	d003      	beq.n	8004690 <ADXL345_Init+0xf8>
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	7a9b      	ldrb	r3, [r3, #10]
 800468c:	2b00      	cmp	r3, #0
 800468e:	d104      	bne.n	800469a <ADXL345_Init+0x102>
	{
		ScaleFactor = (float)1/256.0;
 8004690:	4b13      	ldr	r3, [pc, #76]	; (80046e0 <ADXL345_Init+0x148>)
 8004692:	f04f 526e 	mov.w	r2, #998244352	; 0x3b800000
 8004696:	601a      	str	r2, [r3, #0]
 8004698:	e019      	b.n	80046ce <ADXL345_Init+0x136>
	}
	else
	{
		switch(ADXL->Format.Range)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	7a9b      	ldrb	r3, [r3, #10]
 800469e:	2b03      	cmp	r3, #3
 80046a0:	d010      	beq.n	80046c4 <ADXL345_Init+0x12c>
 80046a2:	2b03      	cmp	r3, #3
 80046a4:	dc13      	bgt.n	80046ce <ADXL345_Init+0x136>
 80046a6:	2b01      	cmp	r3, #1
 80046a8:	d002      	beq.n	80046b0 <ADXL345_Init+0x118>
 80046aa:	2b02      	cmp	r3, #2
 80046ac:	d005      	beq.n	80046ba <ADXL345_Init+0x122>
 80046ae:	e00e      	b.n	80046ce <ADXL345_Init+0x136>
		{
			case (RANGE_4G):
			{
				ScaleFactor = (float)1/128.0;
 80046b0:	4b0b      	ldr	r3, [pc, #44]	; (80046e0 <ADXL345_Init+0x148>)
 80046b2:	f04f 5270 	mov.w	r2, #1006632960	; 0x3c000000
 80046b6:	601a      	str	r2, [r3, #0]
				break;
 80046b8:	e009      	b.n	80046ce <ADXL345_Init+0x136>
			}
			case (RANGE_8G):
			{
				ScaleFactor = (float)1/64.0;
 80046ba:	4b09      	ldr	r3, [pc, #36]	; (80046e0 <ADXL345_Init+0x148>)
 80046bc:	f04f 5272 	mov.w	r2, #1015021568	; 0x3c800000
 80046c0:	601a      	str	r2, [r3, #0]
				break;
 80046c2:	e004      	b.n	80046ce <ADXL345_Init+0x136>
			}
			case (RANGE_16G):
			{
				ScaleFactor = (float)1/32.0;
 80046c4:	4b06      	ldr	r3, [pc, #24]	; (80046e0 <ADXL345_Init+0x148>)
 80046c6:	f04f 5274 	mov.w	r2, #1023410176	; 0x3d000000
 80046ca:	601a      	str	r2, [r3, #0]
				break;
 80046cc:	bf00      	nop
			}
		}
	}
	
	
	return ADXL_OK;
 80046ce:	2301      	movs	r3, #1
}
 80046d0:	4618      	mov	r0, r3
 80046d2:	3718      	adds	r7, #24
 80046d4:	46bd      	mov	sp, r7
 80046d6:	bd80      	pop	{r7, pc}
 80046d8:	200045e8 	.word	0x200045e8
 80046dc:	2000034c 	.word	0x2000034c
 80046e0:	2000000c 	.word	0x2000000c

080046e4 <ADXL345_GetValue>:
 * @param Axis = X, Y and Z axis select
 *
 * @retval int16_t
 */
int16_t ADXL345_GetValue(uint8_t Axis)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b084      	sub	sp, #16
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	4603      	mov	r3, r0
 80046ec:	71fb      	strb	r3, [r7, #7]
	uint8_t Data[2] = { 0, 0 };
 80046ee:	2300      	movs	r3, #0
 80046f0:	81bb      	strh	r3, [r7, #12]
	int16_t OutputData;

	regRead(Axis, &Data[0], 1);
 80046f2:	f107 010c 	add.w	r1, r7, #12
 80046f6:	79fb      	ldrb	r3, [r7, #7]
 80046f8:	2201      	movs	r2, #1
 80046fa:	4618      	mov	r0, r3
 80046fc:	f7ff feda 	bl	80044b4 <regRead>
	regRead(Axis+1, &Data[1], 1);
 8004700:	79fb      	ldrb	r3, [r7, #7]
 8004702:	3301      	adds	r3, #1
 8004704:	b2d8      	uxtb	r0, r3
 8004706:	f107 030c 	add.w	r3, r7, #12
 800470a:	3301      	adds	r3, #1
 800470c:	2201      	movs	r2, #1
 800470e:	4619      	mov	r1, r3
 8004710:	f7ff fed0 	bl	80044b4 <regRead>

	OutputData = ((Data[1] << 8) | Data[0]);
 8004714:	7b7b      	ldrb	r3, [r7, #13]
 8004716:	021b      	lsls	r3, r3, #8
 8004718:	b21a      	sxth	r2, r3
 800471a:	7b3b      	ldrb	r3, [r7, #12]
 800471c:	b21b      	sxth	r3, r3
 800471e:	4313      	orrs	r3, r2
 8004720:	81fb      	strh	r3, [r7, #14]

	return OutputData;
 8004722:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8004726:	4618      	mov	r0, r3
 8004728:	3710      	adds	r7, #16
 800472a:	46bd      	mov	sp, r7
 800472c:	bd80      	pop	{r7, pc}
	...

08004730 <ADXL345_GetGValue>:
 * @param Axis = X, Y and Z axis select @def_group Axis_Select
 *
 * @retval float
 */
float ADXL345_GetGValue(uint8_t Axis)
{
 8004730:	b580      	push	{r7, lr}
 8004732:	b084      	sub	sp, #16
 8004734:	af00      	add	r7, sp, #0
 8004736:	4603      	mov	r3, r0
 8004738:	71fb      	strb	r3, [r7, #7]
	float OutputData = 0;
 800473a:	f04f 0300 	mov.w	r3, #0
 800473e:	60fb      	str	r3, [r7, #12]

	OutputData = ADXL345_GetValue(Axis);
 8004740:	79fb      	ldrb	r3, [r7, #7]
 8004742:	4618      	mov	r0, r3
 8004744:	f7ff ffce 	bl	80046e4 <ADXL345_GetValue>
 8004748:	4603      	mov	r3, r0
 800474a:	4618      	mov	r0, r3
 800474c:	f7fc f9ac 	bl	8000aa8 <__aeabi_i2f>
 8004750:	4603      	mov	r3, r0
 8004752:	60fb      	str	r3, [r7, #12]

	OutputData = (float)(OutputData * ScaleFactor * M_G);
 8004754:	4b10      	ldr	r3, [pc, #64]	; (8004798 <ADXL345_GetGValue+0x68>)
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	68f9      	ldr	r1, [r7, #12]
 800475a:	4618      	mov	r0, r3
 800475c:	f7fb fe2a 	bl	80003b4 <__aeabi_fmul>
 8004760:	4603      	mov	r3, r0
 8004762:	4618      	mov	r0, r3
 8004764:	f7fc f83e 	bl	80007e4 <__aeabi_f2d>
 8004768:	a309      	add	r3, pc, #36	; (adr r3, 8004790 <ADXL345_GetGValue+0x60>)
 800476a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800476e:	f7fb fcf7 	bl	8000160 <__aeabi_dmul>
 8004772:	4602      	mov	r2, r0
 8004774:	460b      	mov	r3, r1
 8004776:	4610      	mov	r0, r2
 8004778:	4619      	mov	r1, r3
 800477a:	f7fc f88b 	bl	8000894 <__aeabi_d2f>
 800477e:	4603      	mov	r3, r0
 8004780:	60fb      	str	r3, [r7, #12]

	return OutputData;
 8004782:	68fb      	ldr	r3, [r7, #12]
}
 8004784:	4618      	mov	r0, r3
 8004786:	3710      	adds	r7, #16
 8004788:	46bd      	mov	sp, r7
 800478a:	bd80      	pop	{r7, pc}
 800478c:	f3af 8000 	nop.w
 8004790:	3a92a305 	.word	0x3a92a305
 8004794:	40239d01 	.word	0x40239d01
 8004798:	2000000c 	.word	0x2000000c

0800479c <ADXL345_MeasureON>:
 * @brief ADXL345_MeasureON, Measure Mode On, Sleep Mode and Standby Mode Off
 *
 * @retval void
 */
void ADXL345_MeasureON()
{
 800479c:	b580      	push	{r7, lr}
 800479e:	b082      	sub	sp, #8
 80047a0:	af00      	add	r7, sp, #0
	uint8_t regValue = 0;
 80047a2:	2300      	movs	r3, #0
 80047a4:	71fb      	strb	r3, [r7, #7]

	regRead(POWER_CTL, &regValue, 1);
 80047a6:	1dfb      	adds	r3, r7, #7
 80047a8:	2201      	movs	r2, #1
 80047aa:	4619      	mov	r1, r3
 80047ac:	202d      	movs	r0, #45	; 0x2d
 80047ae:	f7ff fe81 	bl	80044b4 <regRead>

	regValue |= ( 1 << 3 );
 80047b2:	79fb      	ldrb	r3, [r7, #7]
 80047b4:	f043 0308 	orr.w	r3, r3, #8
 80047b8:	b2db      	uxtb	r3, r3
 80047ba:	71fb      	strb	r3, [r7, #7]
	regValue &= ~( 1 << 2 );
 80047bc:	79fb      	ldrb	r3, [r7, #7]
 80047be:	f023 0304 	bic.w	r3, r3, #4
 80047c2:	b2db      	uxtb	r3, r3
 80047c4:	71fb      	strb	r3, [r7, #7]

	regWrite(POWER_CTL, regValue);
 80047c6:	79fb      	ldrb	r3, [r7, #7]
 80047c8:	4619      	mov	r1, r3
 80047ca:	202d      	movs	r0, #45	; 0x2d
 80047cc:	f7ff fe26 	bl	800441c <regWrite>
}
 80047d0:	bf00      	nop
 80047d2:	3708      	adds	r7, #8
 80047d4:	46bd      	mov	sp, r7
 80047d6:	bd80      	pop	{r7, pc}

080047d8 <ADXL345_INTEnable>:
 * @param Int_Type, Interrupt Select @def_group Interrupts
 *
 * @retval void
 */
void ADXL345_INTEnable(Function_State Status, uint8_t Int_Type)
{
 80047d8:	b580      	push	{r7, lr}
 80047da:	b084      	sub	sp, #16
 80047dc:	af00      	add	r7, sp, #0
 80047de:	4603      	mov	r3, r0
 80047e0:	460a      	mov	r2, r1
 80047e2:	71fb      	strb	r3, [r7, #7]
 80047e4:	4613      	mov	r3, r2
 80047e6:	71bb      	strb	r3, [r7, #6]

	uint8_t regValue = 0;
 80047e8:	2300      	movs	r3, #0
 80047ea:	73fb      	strb	r3, [r7, #15]

	switch(Status)
 80047ec:	79fb      	ldrb	r3, [r7, #7]
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d013      	beq.n	800481a <ADXL345_INTEnable+0x42>
 80047f2:	2b01      	cmp	r3, #1
 80047f4:	d13e      	bne.n	8004874 <ADXL345_INTEnable+0x9c>
	{
		case ON:
		{
			regRead(INT_ENABLE, &regValue, 1);
 80047f6:	f107 030f 	add.w	r3, r7, #15
 80047fa:	2201      	movs	r2, #1
 80047fc:	4619      	mov	r1, r3
 80047fe:	202e      	movs	r0, #46	; 0x2e
 8004800:	f7ff fe58 	bl	80044b4 <regRead>

			regValue |= (Int_Type);
 8004804:	7bfa      	ldrb	r2, [r7, #15]
 8004806:	79bb      	ldrb	r3, [r7, #6]
 8004808:	4313      	orrs	r3, r2
 800480a:	b2db      	uxtb	r3, r3
 800480c:	73fb      	strb	r3, [r7, #15]

			regWrite(INT_ENABLE, regValue);
 800480e:	7bfb      	ldrb	r3, [r7, #15]
 8004810:	4619      	mov	r1, r3
 8004812:	202e      	movs	r0, #46	; 0x2e
 8004814:	f7ff fe02 	bl	800441c <regWrite>
			break;
 8004818:	e02c      	b.n	8004874 <ADXL345_INTEnable+0x9c>
		}

		case OFF:
		{
			regRead(INT_ENABLE, &regValue, 1);
 800481a:	f107 030f 	add.w	r3, r7, #15
 800481e:	2201      	movs	r2, #1
 8004820:	4619      	mov	r1, r3
 8004822:	202e      	movs	r0, #46	; 0x2e
 8004824:	f7ff fe46 	bl	80044b4 <regRead>

			regValue &= ~(Int_Type);
 8004828:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800482c:	43db      	mvns	r3, r3
 800482e:	b25a      	sxtb	r2, r3
 8004830:	7bfb      	ldrb	r3, [r7, #15]
 8004832:	b25b      	sxtb	r3, r3
 8004834:	4013      	ands	r3, r2
 8004836:	b25b      	sxtb	r3, r3
 8004838:	b2db      	uxtb	r3, r3
 800483a:	73fb      	strb	r3, [r7, #15]

			regWrite(INT_ENABLE, regValue);
 800483c:	7bfb      	ldrb	r3, [r7, #15]
 800483e:	4619      	mov	r1, r3
 8004840:	202e      	movs	r0, #46	; 0x2e
 8004842:	f7ff fdeb 	bl	800441c <regWrite>

			regRead(INT_MAP, &regValue, 1);
 8004846:	f107 030f 	add.w	r3, r7, #15
 800484a:	2201      	movs	r2, #1
 800484c:	4619      	mov	r1, r3
 800484e:	202f      	movs	r0, #47	; 0x2f
 8004850:	f7ff fe30 	bl	80044b4 <regRead>

			regValue &= ~(Int_Type);
 8004854:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8004858:	43db      	mvns	r3, r3
 800485a:	b25a      	sxtb	r2, r3
 800485c:	7bfb      	ldrb	r3, [r7, #15]
 800485e:	b25b      	sxtb	r3, r3
 8004860:	4013      	ands	r3, r2
 8004862:	b25b      	sxtb	r3, r3
 8004864:	b2db      	uxtb	r3, r3
 8004866:	73fb      	strb	r3, [r7, #15]

			regWrite(INT_MAP, regValue);
 8004868:	7bfb      	ldrb	r3, [r7, #15]
 800486a:	4619      	mov	r1, r3
 800486c:	202f      	movs	r0, #47	; 0x2f
 800486e:	f7ff fdd5 	bl	800441c <regWrite>

			break;
 8004872:	bf00      	nop
		}
	}
}
 8004874:	bf00      	nop
 8004876:	3710      	adds	r7, #16
 8004878:	46bd      	mov	sp, r7
 800487a:	bd80      	pop	{r7, pc}

0800487c <ADXL345_INTMapping>:
 * @param Int_Type, Interrupt Select @def_group Interrupts
 *
 * @retval void
 */
void ADXL345_INTMapping(Mapping_State Pin, uint8_t Int_Type)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b084      	sub	sp, #16
 8004880:	af00      	add	r7, sp, #0
 8004882:	4603      	mov	r3, r0
 8004884:	460a      	mov	r2, r1
 8004886:	71fb      	strb	r3, [r7, #7]
 8004888:	4613      	mov	r3, r2
 800488a:	71bb      	strb	r3, [r7, #6]
	uint8_t regValue = 0;
 800488c:	2300      	movs	r3, #0
 800488e:	73fb      	strb	r3, [r7, #15]
	uint8_t INTENABLEreg = 0;
 8004890:	2300      	movs	r3, #0
 8004892:	73bb      	strb	r3, [r7, #14]

	regRead(INT_ENABLE, &INTENABLEreg, 1);
 8004894:	f107 030e 	add.w	r3, r7, #14
 8004898:	2201      	movs	r2, #1
 800489a:	4619      	mov	r1, r3
 800489c:	202e      	movs	r0, #46	; 0x2e
 800489e:	f7ff fe09 	bl	80044b4 <regRead>

	INTENABLEreg &= ~(Int_Type);
 80048a2:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80048a6:	43db      	mvns	r3, r3
 80048a8:	b25a      	sxtb	r2, r3
 80048aa:	7bbb      	ldrb	r3, [r7, #14]
 80048ac:	b25b      	sxtb	r3, r3
 80048ae:	4013      	ands	r3, r2
 80048b0:	b25b      	sxtb	r3, r3
 80048b2:	b2db      	uxtb	r3, r3
 80048b4:	73bb      	strb	r3, [r7, #14]

	regWrite(INT_ENABLE, INTENABLEreg);
 80048b6:	7bbb      	ldrb	r3, [r7, #14]
 80048b8:	4619      	mov	r1, r3
 80048ba:	202e      	movs	r0, #46	; 0x2e
 80048bc:	f7ff fdae 	bl	800441c <regWrite>

	switch(Pin)
 80048c0:	79fb      	ldrb	r3, [r7, #7]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d002      	beq.n	80048cc <ADXL345_INTMapping+0x50>
 80048c6:	2b01      	cmp	r3, #1
 80048c8:	d012      	beq.n	80048f0 <ADXL345_INTMapping+0x74>
 80048ca:	e023      	b.n	8004914 <ADXL345_INTMapping+0x98>
	{
		case INT1:
		{
			regRead(INT_MAP, &regValue, 1);
 80048cc:	f107 030f 	add.w	r3, r7, #15
 80048d0:	2201      	movs	r2, #1
 80048d2:	4619      	mov	r1, r3
 80048d4:	202f      	movs	r0, #47	; 0x2f
 80048d6:	f7ff fded 	bl	80044b4 <regRead>

			regValue |= (Int_Type);
 80048da:	7bfa      	ldrb	r2, [r7, #15]
 80048dc:	79bb      	ldrb	r3, [r7, #6]
 80048de:	4313      	orrs	r3, r2
 80048e0:	b2db      	uxtb	r3, r3
 80048e2:	73fb      	strb	r3, [r7, #15]

			regWrite(INT_MAP, regValue);
 80048e4:	7bfb      	ldrb	r3, [r7, #15]
 80048e6:	4619      	mov	r1, r3
 80048e8:	202f      	movs	r0, #47	; 0x2f
 80048ea:	f7ff fd97 	bl	800441c <regWrite>
			break;
 80048ee:	e011      	b.n	8004914 <ADXL345_INTMapping+0x98>
		}

		case INT2:
		{
			regRead(INT_MAP, &regValue, 1);
 80048f0:	f107 030f 	add.w	r3, r7, #15
 80048f4:	2201      	movs	r2, #1
 80048f6:	4619      	mov	r1, r3
 80048f8:	202f      	movs	r0, #47	; 0x2f
 80048fa:	f7ff fddb 	bl	80044b4 <regRead>

			regValue |= (Int_Type);
 80048fe:	7bfa      	ldrb	r2, [r7, #15]
 8004900:	79bb      	ldrb	r3, [r7, #6]
 8004902:	4313      	orrs	r3, r2
 8004904:	b2db      	uxtb	r3, r3
 8004906:	73fb      	strb	r3, [r7, #15]

			regWrite(INT_MAP, regValue);
 8004908:	7bfb      	ldrb	r3, [r7, #15]
 800490a:	4619      	mov	r1, r3
 800490c:	202f      	movs	r0, #47	; 0x2f
 800490e:	f7ff fd85 	bl	800441c <regWrite>
			break;
 8004912:	bf00      	nop
		}
	}

	INTENABLEreg |= (Int_Type);
 8004914:	7bba      	ldrb	r2, [r7, #14]
 8004916:	79bb      	ldrb	r3, [r7, #6]
 8004918:	4313      	orrs	r3, r2
 800491a:	b2db      	uxtb	r3, r3
 800491c:	73bb      	strb	r3, [r7, #14]

	regWrite(INT_ENABLE, INTENABLEreg);
 800491e:	7bbb      	ldrb	r3, [r7, #14]
 8004920:	4619      	mov	r1, r3
 8004922:	202e      	movs	r0, #46	; 0x2e
 8004924:	f7ff fd7a 	bl	800441c <regWrite>
}
 8004928:	bf00      	nop
 800492a:	3710      	adds	r7, #16
 800492c:	46bd      	mov	sp, r7
 800492e:	bd80      	pop	{r7, pc}

08004930 <cobs_encode>:
 * Remove the "restrict" qualifiers if compiling with a
 * pre-C99 C dialect.
 */
size_t cobs_encode(const uint8_t * restrict input, size_t length,
	uint8_t * restrict output)
{
 8004930:	b480      	push	{r7}
 8004932:	b089      	sub	sp, #36	; 0x24
 8004934:	af00      	add	r7, sp, #0
 8004936:	60f8      	str	r0, [r7, #12]
 8004938:	60b9      	str	r1, [r7, #8]
 800493a:	607a      	str	r2, [r7, #4]
    size_t read_index = 0;
 800493c:	2300      	movs	r3, #0
 800493e:	61fb      	str	r3, [r7, #28]
    size_t write_index = 1;
 8004940:	2301      	movs	r3, #1
 8004942:	61bb      	str	r3, [r7, #24]
    size_t code_index = 0;
 8004944:	2300      	movs	r3, #0
 8004946:	617b      	str	r3, [r7, #20]
    uint8_t code = 1;
 8004948:	2301      	movs	r3, #1
 800494a:	74fb      	strb	r3, [r7, #19]

    while(read_index < length)
 800494c:	e031      	b.n	80049b2 <cobs_encode+0x82>
    {
        if(input[read_index] == 0)
 800494e:	68fa      	ldr	r2, [r7, #12]
 8004950:	69fb      	ldr	r3, [r7, #28]
 8004952:	4413      	add	r3, r2
 8004954:	781b      	ldrb	r3, [r3, #0]
 8004956:	2b00      	cmp	r3, #0
 8004958:	d10e      	bne.n	8004978 <cobs_encode+0x48>
        {
            output[code_index] = code;
 800495a:	687a      	ldr	r2, [r7, #4]
 800495c:	697b      	ldr	r3, [r7, #20]
 800495e:	4413      	add	r3, r2
 8004960:	7cfa      	ldrb	r2, [r7, #19]
 8004962:	701a      	strb	r2, [r3, #0]
            code = 1;
 8004964:	2301      	movs	r3, #1
 8004966:	74fb      	strb	r3, [r7, #19]
            code_index = write_index++;
 8004968:	69bb      	ldr	r3, [r7, #24]
 800496a:	1c5a      	adds	r2, r3, #1
 800496c:	61ba      	str	r2, [r7, #24]
 800496e:	617b      	str	r3, [r7, #20]
            read_index++;
 8004970:	69fb      	ldr	r3, [r7, #28]
 8004972:	3301      	adds	r3, #1
 8004974:	61fb      	str	r3, [r7, #28]
 8004976:	e01c      	b.n	80049b2 <cobs_encode+0x82>
        }
        else
        {
            output[write_index++] = input[read_index++];
 8004978:	69fb      	ldr	r3, [r7, #28]
 800497a:	1c5a      	adds	r2, r3, #1
 800497c:	61fa      	str	r2, [r7, #28]
 800497e:	68fa      	ldr	r2, [r7, #12]
 8004980:	441a      	add	r2, r3
 8004982:	69bb      	ldr	r3, [r7, #24]
 8004984:	1c59      	adds	r1, r3, #1
 8004986:	61b9      	str	r1, [r7, #24]
 8004988:	6879      	ldr	r1, [r7, #4]
 800498a:	440b      	add	r3, r1
 800498c:	7812      	ldrb	r2, [r2, #0]
 800498e:	701a      	strb	r2, [r3, #0]
            code++;
 8004990:	7cfb      	ldrb	r3, [r7, #19]
 8004992:	3301      	adds	r3, #1
 8004994:	74fb      	strb	r3, [r7, #19]
            if(code == 0xFF)
 8004996:	7cfb      	ldrb	r3, [r7, #19]
 8004998:	2bff      	cmp	r3, #255	; 0xff
 800499a:	d10a      	bne.n	80049b2 <cobs_encode+0x82>
            {
                output[code_index] = code;
 800499c:	687a      	ldr	r2, [r7, #4]
 800499e:	697b      	ldr	r3, [r7, #20]
 80049a0:	4413      	add	r3, r2
 80049a2:	7cfa      	ldrb	r2, [r7, #19]
 80049a4:	701a      	strb	r2, [r3, #0]
                code = 1;
 80049a6:	2301      	movs	r3, #1
 80049a8:	74fb      	strb	r3, [r7, #19]
                code_index = write_index++;
 80049aa:	69bb      	ldr	r3, [r7, #24]
 80049ac:	1c5a      	adds	r2, r3, #1
 80049ae:	61ba      	str	r2, [r7, #24]
 80049b0:	617b      	str	r3, [r7, #20]
    while(read_index < length)
 80049b2:	69fa      	ldr	r2, [r7, #28]
 80049b4:	68bb      	ldr	r3, [r7, #8]
 80049b6:	429a      	cmp	r2, r3
 80049b8:	d3c9      	bcc.n	800494e <cobs_encode+0x1e>
            }
        }
    }

    output[code_index] = code;
 80049ba:	687a      	ldr	r2, [r7, #4]
 80049bc:	697b      	ldr	r3, [r7, #20]
 80049be:	4413      	add	r3, r2
 80049c0:	7cfa      	ldrb	r2, [r7, #19]
 80049c2:	701a      	strb	r2, [r3, #0]

    return write_index;
 80049c4:	69bb      	ldr	r3, [r7, #24]
}
 80049c6:	4618      	mov	r0, r3
 80049c8:	3724      	adds	r7, #36	; 0x24
 80049ca:	46bd      	mov	sp, r7
 80049cc:	bc80      	pop	{r7}
 80049ce:	4770      	bx	lr

080049d0 <uart_cobs_send>:
#include "cobs.h"
#include "uart_cobs_service.h"

size_t uart_cobs_send(uart_cobs_service_t* h, void* data, size_t size,
	TickType_t timeout)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b086      	sub	sp, #24
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	60f8      	str	r0, [r7, #12]
 80049d8:	60b9      	str	r1, [r7, #8]
 80049da:	607a      	str	r2, [r7, #4]
 80049dc:	603b      	str	r3, [r7, #0]
	if(h->input_queue == NULL)
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	f8d3 300a 	ldr.w	r3, [r3, #10]
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d101      	bne.n	80049ec <uart_cobs_send+0x1c>
		return 0;
 80049e8:	2300      	movs	r3, #0
 80049ea:	e012      	b.n	8004a12 <uart_cobs_send+0x42>
	uart_cobs_frame_t frame;
	frame.data = data;
 80049ec:	68bb      	ldr	r3, [r7, #8]
 80049ee:	613b      	str	r3, [r7, #16]
	frame.size = size;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	617b      	str	r3, [r7, #20]
	if(xQueueSend(h->input_queue, &frame, timeout) == pdFALSE)
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	f8d3 000a 	ldr.w	r0, [r3, #10]
 80049fa:	f107 0110 	add.w	r1, r7, #16
 80049fe:	2300      	movs	r3, #0
 8004a00:	683a      	ldr	r2, [r7, #0]
 8004a02:	f000 fd87 	bl	8005514 <xQueueGenericSend>
 8004a06:	4603      	mov	r3, r0
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d101      	bne.n	8004a10 <uart_cobs_send+0x40>
		return 0;
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	e000      	b.n	8004a12 <uart_cobs_send+0x42>
	else
		return size;
 8004a10:	687b      	ldr	r3, [r7, #4]
}
 8004a12:	4618      	mov	r0, r3
 8004a14:	3718      	adds	r7, #24
 8004a16:	46bd      	mov	sp, r7
 8004a18:	bd80      	pop	{r7, pc}
	...

08004a1c <uart_cobs_service_tx_task>:
			frame.data = (void *) framebuffer;
	}
}

void uart_cobs_service_tx_task(void const * argument)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b08a      	sub	sp, #40	; 0x28
 8004a20:	af02      	add	r7, sp, #8
 8004a22:	6078      	str	r0, [r7, #4]
	uart_cobs_service_t* h = (uart_cobs_service_t *) argument;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	61fb      	str	r3, [r7, #28]
	h->input_queue = xQueueCreate(h->queue_depth, sizeof(uart_cobs_frame_t));
 8004a28:	69fb      	ldr	r3, [r7, #28]
 8004a2a:	7a1b      	ldrb	r3, [r3, #8]
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	2108      	movs	r1, #8
 8004a30:	4618      	mov	r0, r3
 8004a32:	f000 fc76 	bl	8005322 <xQueueGenericCreate>
 8004a36:	4602      	mov	r2, r0
 8004a38:	69fb      	ldr	r3, [r7, #28]
 8004a3a:	f8c3 200a 	str.w	r2, [r3, #10]
	/* Data frame handler */
	uart_cobs_frame_t frame = {.data = NULL, .size = 0};
 8004a3e:	2300      	movs	r3, #0
 8004a40:	60bb      	str	r3, [r7, #8]
 8004a42:	2300      	movs	r3, #0
 8004a44:	60fb      	str	r3, [r7, #12]
	/* Buffer for COBS */
	size_t cobs_buffer_size = h->max_frame_size + h->max_frame_size/254 + 2;
 8004a46:	69fb      	ldr	r3, [r7, #28]
 8004a48:	685a      	ldr	r2, [r3, #4]
 8004a4a:	69fb      	ldr	r3, [r7, #28]
 8004a4c:	685b      	ldr	r3, [r3, #4]
 8004a4e:	085b      	lsrs	r3, r3, #1
 8004a50:	492d      	ldr	r1, [pc, #180]	; (8004b08 <uart_cobs_service_tx_task+0xec>)
 8004a52:	fba1 1303 	umull	r1, r3, r1, r3
 8004a56:	099b      	lsrs	r3, r3, #6
 8004a58:	4413      	add	r3, r2
 8004a5a:	3302      	adds	r3, #2
 8004a5c:	61bb      	str	r3, [r7, #24]
	uint8_t *buf = pvPortMalloc(cobs_buffer_size);
 8004a5e:	69b8      	ldr	r0, [r7, #24]
 8004a60:	f002 fbec 	bl	800723c <pvPortMalloc>
 8004a64:	6178      	str	r0, [r7, #20]
	if(!buf) Error_Handler();
 8004a66:	697b      	ldr	r3, [r7, #20]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d101      	bne.n	8004a70 <uart_cobs_service_tx_task+0x54>
 8004a6c:	f7fc fb00 	bl	8001070 <Error_Handler>
	size_t size = 0;
 8004a70:	2300      	movs	r3, #0
 8004a72:	613b      	str	r3, [r7, #16]
	while(1)
	{
		xQueueReceive(h->input_queue, &frame, portMAX_DELAY);
 8004a74:	69fb      	ldr	r3, [r7, #28]
 8004a76:	f8d3 300a 	ldr.w	r3, [r3, #10]
 8004a7a:	f107 0108 	add.w	r1, r7, #8
 8004a7e:	f04f 32ff 	mov.w	r2, #4294967295
 8004a82:	4618      	mov	r0, r3
 8004a84:	f000 fed2 	bl	800582c <xQueueReceive>
		size = cobs_encode((uint8_t *) frame.data, frame.size, buf);
 8004a88:	68bb      	ldr	r3, [r7, #8]
 8004a8a:	68f9      	ldr	r1, [r7, #12]
 8004a8c:	697a      	ldr	r2, [r7, #20]
 8004a8e:	4618      	mov	r0, r3
 8004a90:	f7ff ff4e 	bl	8004930 <cobs_encode>
 8004a94:	6138      	str	r0, [r7, #16]
		buf[size++] = 0;
 8004a96:	693b      	ldr	r3, [r7, #16]
 8004a98:	1c5a      	adds	r2, r3, #1
 8004a9a:	613a      	str	r2, [r7, #16]
 8004a9c:	697a      	ldr	r2, [r7, #20]
 8004a9e:	4413      	add	r3, r2
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	701a      	strb	r2, [r3, #0]
		switch(h->mode)
 8004aa4:	69fb      	ldr	r3, [r7, #28]
 8004aa6:	7a5b      	ldrb	r3, [r3, #9]
 8004aa8:	2b02      	cmp	r3, #2
 8004aaa:	d01e      	beq.n	8004aea <uart_cobs_service_tx_task+0xce>
 8004aac:	2b02      	cmp	r3, #2
 8004aae:	dc28      	bgt.n	8004b02 <uart_cobs_service_tx_task+0xe6>
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d002      	beq.n	8004aba <uart_cobs_service_tx_task+0x9e>
 8004ab4:	2b01      	cmp	r3, #1
 8004ab6:	d00c      	beq.n	8004ad2 <uart_cobs_service_tx_task+0xb6>
		case UART_COBS_DMA:
			uart_freertos_tx_dma(h->huart, buf, size,
				portMAX_DELAY, portMAX_DELAY);
			break;
		default:
			break;
 8004ab8:	e023      	b.n	8004b02 <uart_cobs_service_tx_task+0xe6>
			uart_freertos_tx(h->huart, buf, size,
 8004aba:	69fb      	ldr	r3, [r7, #28]
 8004abc:	6818      	ldr	r0, [r3, #0]
 8004abe:	f04f 33ff 	mov.w	r3, #4294967295
 8004ac2:	9300      	str	r3, [sp, #0]
 8004ac4:	f04f 33ff 	mov.w	r3, #4294967295
 8004ac8:	693a      	ldr	r2, [r7, #16]
 8004aca:	6979      	ldr	r1, [r7, #20]
 8004acc:	f000 f8ed 	bl	8004caa <uart_freertos_tx>
			break;
 8004ad0:	e018      	b.n	8004b04 <uart_cobs_service_tx_task+0xe8>
			uart_freertos_tx_it(h->huart, buf, size,
 8004ad2:	69fb      	ldr	r3, [r7, #28]
 8004ad4:	6818      	ldr	r0, [r3, #0]
 8004ad6:	f04f 33ff 	mov.w	r3, #4294967295
 8004ada:	9300      	str	r3, [sp, #0]
 8004adc:	f04f 33ff 	mov.w	r3, #4294967295
 8004ae0:	693a      	ldr	r2, [r7, #16]
 8004ae2:	6979      	ldr	r1, [r7, #20]
 8004ae4:	f000 f90d 	bl	8004d02 <uart_freertos_tx_it>
			break;
 8004ae8:	e00c      	b.n	8004b04 <uart_cobs_service_tx_task+0xe8>
			uart_freertos_tx_dma(h->huart, buf, size,
 8004aea:	69fb      	ldr	r3, [r7, #28]
 8004aec:	6818      	ldr	r0, [r3, #0]
 8004aee:	f04f 33ff 	mov.w	r3, #4294967295
 8004af2:	9300      	str	r3, [sp, #0]
 8004af4:	f04f 33ff 	mov.w	r3, #4294967295
 8004af8:	693a      	ldr	r2, [r7, #16]
 8004afa:	6979      	ldr	r1, [r7, #20]
 8004afc:	f000 f945 	bl	8004d8a <uart_freertos_tx_dma>
			break;
 8004b00:	e000      	b.n	8004b04 <uart_cobs_service_tx_task+0xe8>
			break;
 8004b02:	bf00      	nop
		xQueueReceive(h->input_queue, &frame, portMAX_DELAY);
 8004b04:	e7b6      	b.n	8004a74 <uart_cobs_service_tx_task+0x58>
 8004b06:	bf00      	nop
 8004b08:	81020409 	.word	0x81020409

08004b0c <uart_cobs_service_tx_create>:
	return osThreadCreate(&thread, (void *) h);
}

osThreadId uart_cobs_service_tx_create(char *name, osPriority priority,
	uint32_t instances, uint32_t stack_size, uart_cobs_service_t* h)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b08c      	sub	sp, #48	; 0x30
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	60f8      	str	r0, [r7, #12]
 8004b14:	607a      	str	r2, [r7, #4]
 8004b16:	603b      	str	r3, [r7, #0]
 8004b18:	460b      	mov	r3, r1
 8004b1a:	817b      	strh	r3, [r7, #10]

	/* create treads */
	osThreadDef_t thread = {
 8004b1c:	f107 0314 	add.w	r3, r7, #20
 8004b20:	2200      	movs	r2, #0
 8004b22:	601a      	str	r2, [r3, #0]
 8004b24:	605a      	str	r2, [r3, #4]
 8004b26:	609a      	str	r2, [r3, #8]
 8004b28:	60da      	str	r2, [r3, #12]
 8004b2a:	611a      	str	r2, [r3, #16]
 8004b2c:	615a      	str	r2, [r3, #20]
 8004b2e:	619a      	str	r2, [r3, #24]
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	617b      	str	r3, [r7, #20]
 8004b34:	4b09      	ldr	r3, [pc, #36]	; (8004b5c <uart_cobs_service_tx_create+0x50>)
 8004b36:	61bb      	str	r3, [r7, #24]
 8004b38:	897b      	ldrh	r3, [r7, #10]
 8004b3a:	83bb      	strh	r3, [r7, #28]
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	623b      	str	r3, [r7, #32]
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	627b      	str	r3, [r7, #36]	; 0x24
		.tpriority	= priority,
		.instances	= instances,
		.stacksize	= stack_size
	};

	return osThreadCreate(&thread, (void *) h);
 8004b44:	f107 0314 	add.w	r3, r7, #20
 8004b48:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	f000 f9d0 	bl	8004ef0 <osThreadCreate>
 8004b50:	4603      	mov	r3, r0
}
 8004b52:	4618      	mov	r0, r3
 8004b54:	3730      	adds	r7, #48	; 0x30
 8004b56:	46bd      	mov	sp, r7
 8004b58:	bd80      	pop	{r7, pc}
 8004b5a:	bf00      	nop
 8004b5c:	08004a1d 	.word	0x08004a1d

08004b60 <uart_rtos_list_append>:
/* Root of UART FreeRTOS list */
static struct uart_rtos_list *uart_rtos_list_begin = NULL;

/* Append the item at the end of UART FreeRTOS list */
static struct uart_rtos_list* uart_rtos_list_append(uart_freertos_t *uart_rtos)
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b084      	sub	sp, #16
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
	/* if list is empty, create and return the begin of list */
	if(uart_rtos_list_begin == NULL)
 8004b68:	4b19      	ldr	r3, [pc, #100]	; (8004bd0 <uart_rtos_list_append+0x70>)
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d110      	bne.n	8004b92 <uart_rtos_list_append+0x32>
	{
		uart_rtos_list_begin = (struct uart_rtos_list*)
			pvPortMalloc(sizeof(struct uart_rtos_list));
 8004b70:	2008      	movs	r0, #8
 8004b72:	f002 fb63 	bl	800723c <pvPortMalloc>
 8004b76:	4603      	mov	r3, r0
		uart_rtos_list_begin = (struct uart_rtos_list*)
 8004b78:	4a15      	ldr	r2, [pc, #84]	; (8004bd0 <uart_rtos_list_append+0x70>)
 8004b7a:	6013      	str	r3, [r2, #0]
		uart_rtos_list_begin->uart_rtos = uart_rtos;
 8004b7c:	4b14      	ldr	r3, [pc, #80]	; (8004bd0 <uart_rtos_list_append+0x70>)
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	687a      	ldr	r2, [r7, #4]
 8004b82:	601a      	str	r2, [r3, #0]
		uart_rtos_list_begin->next = NULL;
 8004b84:	4b12      	ldr	r3, [pc, #72]	; (8004bd0 <uart_rtos_list_append+0x70>)
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	2200      	movs	r2, #0
 8004b8a:	605a      	str	r2, [r3, #4]
		return uart_rtos_list_begin;
 8004b8c:	4b10      	ldr	r3, [pc, #64]	; (8004bd0 <uart_rtos_list_append+0x70>)
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	e01a      	b.n	8004bc8 <uart_rtos_list_append+0x68>
	}
	/* else find end of list */
	struct uart_rtos_list *item = uart_rtos_list_begin;
 8004b92:	4b0f      	ldr	r3, [pc, #60]	; (8004bd0 <uart_rtos_list_append+0x70>)
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	60fb      	str	r3, [r7, #12]
	while(item->next != NULL)
 8004b98:	e002      	b.n	8004ba0 <uart_rtos_list_append+0x40>
		item = item->next;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	685b      	ldr	r3, [r3, #4]
 8004b9e:	60fb      	str	r3, [r7, #12]
	while(item->next != NULL)
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	685b      	ldr	r3, [r3, #4]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d1f8      	bne.n	8004b9a <uart_rtos_list_append+0x3a>
	/* and create and append item at the end of list */
	item->next = (struct uart_rtos_list*)
		pvPortMalloc(sizeof(struct uart_rtos_list));
 8004ba8:	2008      	movs	r0, #8
 8004baa:	f002 fb47 	bl	800723c <pvPortMalloc>
 8004bae:	4602      	mov	r2, r0
	item->next = (struct uart_rtos_list*)
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	605a      	str	r2, [r3, #4]
	item->next->uart_rtos = uart_rtos;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	685b      	ldr	r3, [r3, #4]
 8004bb8:	687a      	ldr	r2, [r7, #4]
 8004bba:	601a      	str	r2, [r3, #0]
	item->next->next = NULL;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	685b      	ldr	r3, [r3, #4]
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	605a      	str	r2, [r3, #4]
	return item->next;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	685b      	ldr	r3, [r3, #4]
}
 8004bc8:	4618      	mov	r0, r3
 8004bca:	3710      	adds	r7, #16
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	bd80      	pop	{r7, pc}
 8004bd0:	20000354 	.word	0x20000354

08004bd4 <uart_rtos_list_find_item>:
}

/* Find item in SPI FreeRTOS list with mached SPI_HandleTypeDef */
static struct uart_rtos_list* uart_rtos_list_find_item
	(UART_HandleTypeDef* huart)
{
 8004bd4:	b480      	push	{r7}
 8004bd6:	b085      	sub	sp, #20
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	6078      	str	r0, [r7, #4]

	struct uart_rtos_list *item = uart_rtos_list_begin;
 8004bdc:	4b0b      	ldr	r3, [pc, #44]	; (8004c0c <uart_rtos_list_find_item+0x38>)
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	60fb      	str	r3, [r7, #12]
	while(item != NULL)
 8004be2:	e008      	b.n	8004bf6 <uart_rtos_list_find_item+0x22>
	{
		if(item->uart_rtos->huart == huart)
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	687a      	ldr	r2, [r7, #4]
 8004bec:	429a      	cmp	r2, r3
 8004bee:	d006      	beq.n	8004bfe <uart_rtos_list_find_item+0x2a>
			break;
		else
			item = item->next;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	685b      	ldr	r3, [r3, #4]
 8004bf4:	60fb      	str	r3, [r7, #12]
	while(item != NULL)
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d1f3      	bne.n	8004be4 <uart_rtos_list_find_item+0x10>
 8004bfc:	e000      	b.n	8004c00 <uart_rtos_list_find_item+0x2c>
			break;
 8004bfe:	bf00      	nop
	}
	return item;
 8004c00:	68fb      	ldr	r3, [r7, #12]
}
 8004c02:	4618      	mov	r0, r3
 8004c04:	3714      	adds	r7, #20
 8004c06:	46bd      	mov	sp, r7
 8004c08:	bc80      	pop	{r7}
 8004c0a:	4770      	bx	lr
 8004c0c:	20000354 	.word	0x20000354

08004c10 <uart_freertos_init>:

/* Initialize UART with FreeRTOS mutexes and semaphores */
uart_freertos_status uart_freertos_init(uart_freertos_t* uart_rtos)
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b082      	sub	sp, #8
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
	/* find hspi into list */
	if(uart_rtos_list_find_item(uart_rtos->huart) != NULL)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	f7ff ffd9 	bl	8004bd4 <uart_rtos_list_find_item>
 8004c22:	4603      	mov	r3, r0
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d001      	beq.n	8004c2c <uart_freertos_init+0x1c>
		return UART_FREERTOS_EXIST;
 8004c28:	2305      	movs	r3, #5
 8004c2a:	e01f      	b.n	8004c6c <uart_freertos_init+0x5c>
	/* if hspi not found, create semaphores and mutexes */
	uart_rtos->tx_mutex = xSemaphoreCreateMutex();
 8004c2c:	2001      	movs	r0, #1
 8004c2e:	f000 fbef 	bl	8005410 <xQueueCreateMutex>
 8004c32:	4602      	mov	r2, r0
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	609a      	str	r2, [r3, #8]
	uart_rtos->rx_mutex = xSemaphoreCreateMutex();
 8004c38:	2001      	movs	r0, #1
 8004c3a:	f000 fbe9 	bl	8005410 <xQueueCreateMutex>
 8004c3e:	4602      	mov	r2, r0
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	605a      	str	r2, [r3, #4]
	uart_rtos->tx_complete = xSemaphoreCreateBinary();
 8004c44:	2203      	movs	r2, #3
 8004c46:	2100      	movs	r1, #0
 8004c48:	2001      	movs	r0, #1
 8004c4a:	f000 fb6a 	bl	8005322 <xQueueGenericCreate>
 8004c4e:	4602      	mov	r2, r0
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	611a      	str	r2, [r3, #16]
	uart_rtos->rx_complete = xSemaphoreCreateBinary();
 8004c54:	2203      	movs	r2, #3
 8004c56:	2100      	movs	r1, #0
 8004c58:	2001      	movs	r0, #1
 8004c5a:	f000 fb62 	bl	8005322 <xQueueGenericCreate>
 8004c5e:	4602      	mov	r2, r0
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	60da      	str	r2, [r3, #12]

	/* register spi_freertos_base into list */
	uart_rtos_list_append(uart_rtos);
 8004c64:	6878      	ldr	r0, [r7, #4]
 8004c66:	f7ff ff7b 	bl	8004b60 <uart_rtos_list_append>
	return UART_FREERTOS_OK;
 8004c6a:	2300      	movs	r3, #0
}
 8004c6c:	4618      	mov	r0, r3
 8004c6e:	3708      	adds	r7, #8
 8004c70:	46bd      	mov	sp, r7
 8004c72:	bd80      	pop	{r7, pc}

08004c74 <parse_hal_status>:
	uart_rtos_list_delete(uart_rtos);
}

/* Parse HAL status */
static inline uart_freertos_status parse_hal_status(HAL_StatusTypeDef status)
{
 8004c74:	b480      	push	{r7}
 8004c76:	b083      	sub	sp, #12
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	4603      	mov	r3, r0
 8004c7c:	71fb      	strb	r3, [r7, #7]
  switch(status)
 8004c7e:	79fb      	ldrb	r3, [r7, #7]
 8004c80:	2b03      	cmp	r3, #3
 8004c82:	d00a      	beq.n	8004c9a <parse_hal_status+0x26>
 8004c84:	2b03      	cmp	r3, #3
 8004c86:	dc0a      	bgt.n	8004c9e <parse_hal_status+0x2a>
 8004c88:	2b01      	cmp	r3, #1
 8004c8a:	d002      	beq.n	8004c92 <parse_hal_status+0x1e>
 8004c8c:	2b02      	cmp	r3, #2
 8004c8e:	d002      	beq.n	8004c96 <parse_hal_status+0x22>
 8004c90:	e005      	b.n	8004c9e <parse_hal_status+0x2a>
  {
  case HAL_ERROR:
    return UART_FREERTOS_ERR;
 8004c92:	2301      	movs	r3, #1
 8004c94:	e004      	b.n	8004ca0 <parse_hal_status+0x2c>
  case HAL_BUSY:
    return UART_FREERTOS_BUSY;
 8004c96:	2303      	movs	r3, #3
 8004c98:	e002      	b.n	8004ca0 <parse_hal_status+0x2c>
  case HAL_TIMEOUT:
    return UART_FREERTOS_TIMEOUT;
 8004c9a:	2304      	movs	r3, #4
 8004c9c:	e000      	b.n	8004ca0 <parse_hal_status+0x2c>
  default:
    return UART_FREERTOS_OK;
 8004c9e:	2300      	movs	r3, #0
  }
}
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	370c      	adds	r7, #12
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	bc80      	pop	{r7}
 8004ca8:	4770      	bx	lr

08004caa <uart_freertos_tx>:

/* Transmit data through UART whithout interupts */
uart_freertos_status uart_freertos_tx (uart_freertos_t* uart, const void* data, size_t data_size, TickType_t mutex_timeout, uint32_t transfer_timeout)
{
 8004caa:	b580      	push	{r7, lr}
 8004cac:	b086      	sub	sp, #24
 8004cae:	af00      	add	r7, sp, #0
 8004cb0:	60f8      	str	r0, [r7, #12]
 8004cb2:	60b9      	str	r1, [r7, #8]
 8004cb4:	607a      	str	r2, [r7, #4]
 8004cb6:	603b      	str	r3, [r7, #0]
	uart_freertos_status rtn;

	if(xSemaphoreTake(uart->tx_mutex, mutex_timeout) == pdFALSE)
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	689b      	ldr	r3, [r3, #8]
 8004cbc:	6839      	ldr	r1, [r7, #0]
 8004cbe:	4618      	mov	r0, r3
 8004cc0:	f000 fe94 	bl	80059ec <xQueueSemaphoreTake>
 8004cc4:	4603      	mov	r3, r0
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d101      	bne.n	8004cce <uart_freertos_tx+0x24>
	{
		return UART_FREERTOS_BUSY;
 8004cca:	2303      	movs	r3, #3
 8004ccc:	e015      	b.n	8004cfa <uart_freertos_tx+0x50>
	}

	rtn = parse_hal_status (HAL_UART_Transmit(uart->huart,(void*) data, data_size, transfer_timeout));
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	6818      	ldr	r0, [r3, #0]
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	b29a      	uxth	r2, r3
 8004cd6:	6a3b      	ldr	r3, [r7, #32]
 8004cd8:	68b9      	ldr	r1, [r7, #8]
 8004cda:	f7fe fdd6 	bl	800388a <HAL_UART_Transmit>
 8004cde:	4603      	mov	r3, r0
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	f7ff ffc7 	bl	8004c74 <parse_hal_status>
 8004ce6:	4603      	mov	r3, r0
 8004ce8:	75fb      	strb	r3, [r7, #23]

	/* Give back UART mutex */
	xSemaphoreGive(uart->tx_mutex);
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	6898      	ldr	r0, [r3, #8]
 8004cee:	2300      	movs	r3, #0
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	2100      	movs	r1, #0
 8004cf4:	f000 fc0e 	bl	8005514 <xQueueGenericSend>

	return rtn;
 8004cf8:	7dfb      	ldrb	r3, [r7, #23]
}
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	3718      	adds	r7, #24
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	bd80      	pop	{r7, pc}

08004d02 <uart_freertos_tx_it>:
}


/* Transmit data through UART with interupts */
uart_freertos_status uart_freertos_tx_it (uart_freertos_t* uart, const void* data, size_t data_size, TickType_t mutex_timeout, TickType_t transfer_timeout)
{
 8004d02:	b580      	push	{r7, lr}
 8004d04:	b086      	sub	sp, #24
 8004d06:	af00      	add	r7, sp, #0
 8004d08:	60f8      	str	r0, [r7, #12]
 8004d0a:	60b9      	str	r1, [r7, #8]
 8004d0c:	607a      	str	r2, [r7, #4]
 8004d0e:	603b      	str	r3, [r7, #0]
	uart_freertos_status rtn = UART_FREERTOS_OK;
 8004d10:	2300      	movs	r3, #0
 8004d12:	75fb      	strb	r3, [r7, #23]

	if(xSemaphoreTake(uart->tx_mutex, mutex_timeout) == pdFALSE)
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	689b      	ldr	r3, [r3, #8]
 8004d18:	6839      	ldr	r1, [r7, #0]
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	f000 fe66 	bl	80059ec <xQueueSemaphoreTake>
 8004d20:	4603      	mov	r3, r0
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d102      	bne.n	8004d2c <uart_freertos_tx_it+0x2a>
	{
		rtn = UART_FREERTOS_BUSY;
 8004d26:	2303      	movs	r3, #3
 8004d28:	75fb      	strb	r3, [r7, #23]
		goto exit;
 8004d2a:	e029      	b.n	8004d80 <uart_freertos_tx_it+0x7e>
	}

	rtn =  parse_hal_status ( HAL_UART_Transmit_IT(uart->huart,(void*) data, data_size));
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	687a      	ldr	r2, [r7, #4]
 8004d32:	b292      	uxth	r2, r2
 8004d34:	68b9      	ldr	r1, [r7, #8]
 8004d36:	4618      	mov	r0, r3
 8004d38:	f7fe fe39 	bl	80039ae <HAL_UART_Transmit_IT>
 8004d3c:	4603      	mov	r3, r0
 8004d3e:	4618      	mov	r0, r3
 8004d40:	f7ff ff98 	bl	8004c74 <parse_hal_status>
 8004d44:	4603      	mov	r3, r0
 8004d46:	75fb      	strb	r3, [r7, #23]

	if ((rtn == UART_FREERTOS_ERR) || (rtn == UART_FREERTOS_BUSY) ) goto end_of_transaction;
 8004d48:	7dfb      	ldrb	r3, [r7, #23]
 8004d4a:	2b01      	cmp	r3, #1
 8004d4c:	d00e      	beq.n	8004d6c <uart_freertos_tx_it+0x6a>
 8004d4e:	7dfb      	ldrb	r3, [r7, #23]
 8004d50:	2b03      	cmp	r3, #3
 8004d52:	d00b      	beq.n	8004d6c <uart_freertos_tx_it+0x6a>

	/* Waiting for tx complete */
	if(xSemaphoreTake(uart->tx_complete,transfer_timeout) == pdFALSE)
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	691b      	ldr	r3, [r3, #16]
 8004d58:	6a39      	ldr	r1, [r7, #32]
 8004d5a:	4618      	mov	r0, r3
 8004d5c:	f000 fe46 	bl	80059ec <xQueueSemaphoreTake>
 8004d60:	4603      	mov	r3, r0
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d104      	bne.n	8004d70 <uart_freertos_tx_it+0x6e>
	{
		rtn = UART_FREERTOS_TIMEOUT;
 8004d66:	2304      	movs	r3, #4
 8004d68:	75fb      	strb	r3, [r7, #23]
		goto end_of_transaction;
 8004d6a:	e002      	b.n	8004d72 <uart_freertos_tx_it+0x70>
	if ((rtn == UART_FREERTOS_ERR) || (rtn == UART_FREERTOS_BUSY) ) goto end_of_transaction;
 8004d6c:	bf00      	nop
 8004d6e:	e000      	b.n	8004d72 <uart_freertos_tx_it+0x70>
	}

	end_of_transaction:
 8004d70:	bf00      	nop

	/* Give back UART mutex */
	xSemaphoreGive(uart->tx_mutex);
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	6898      	ldr	r0, [r3, #8]
 8004d76:	2300      	movs	r3, #0
 8004d78:	2200      	movs	r2, #0
 8004d7a:	2100      	movs	r1, #0
 8004d7c:	f000 fbca 	bl	8005514 <xQueueGenericSend>

	exit:
	return rtn;
 8004d80:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d82:	4618      	mov	r0, r3
 8004d84:	3718      	adds	r7, #24
 8004d86:	46bd      	mov	sp, r7
 8004d88:	bd80      	pop	{r7, pc}

08004d8a <uart_freertos_tx_dma>:
}


/* Transmit data through UART whithout interupts */
uart_freertos_status uart_freertos_tx_dma (uart_freertos_t* uart, const void* data, size_t data_size, TickType_t mutex_timeout, TickType_t transfer_timeout)
{
 8004d8a:	b580      	push	{r7, lr}
 8004d8c:	b086      	sub	sp, #24
 8004d8e:	af00      	add	r7, sp, #0
 8004d90:	60f8      	str	r0, [r7, #12]
 8004d92:	60b9      	str	r1, [r7, #8]
 8004d94:	607a      	str	r2, [r7, #4]
 8004d96:	603b      	str	r3, [r7, #0]
	uart_freertos_status rtn = UART_FREERTOS_OK;
 8004d98:	2300      	movs	r3, #0
 8004d9a:	75fb      	strb	r3, [r7, #23]

	if(xSemaphoreTake(uart->tx_mutex, mutex_timeout) == pdFALSE)
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	689b      	ldr	r3, [r3, #8]
 8004da0:	6839      	ldr	r1, [r7, #0]
 8004da2:	4618      	mov	r0, r3
 8004da4:	f000 fe22 	bl	80059ec <xQueueSemaphoreTake>
 8004da8:	4603      	mov	r3, r0
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d102      	bne.n	8004db4 <uart_freertos_tx_dma+0x2a>
	{
		rtn = UART_FREERTOS_BUSY;
 8004dae:	2303      	movs	r3, #3
 8004db0:	75fb      	strb	r3, [r7, #23]
		goto exit;
 8004db2:	e029      	b.n	8004e08 <uart_freertos_tx_dma+0x7e>
	}

	rtn =  parse_hal_status ( HAL_UART_Transmit_DMA(uart->huart,(void*) data, data_size));
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	687a      	ldr	r2, [r7, #4]
 8004dba:	b292      	uxth	r2, r2
 8004dbc:	68b9      	ldr	r1, [r7, #8]
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	f7fe fe3a 	bl	8003a38 <HAL_UART_Transmit_DMA>
 8004dc4:	4603      	mov	r3, r0
 8004dc6:	4618      	mov	r0, r3
 8004dc8:	f7ff ff54 	bl	8004c74 <parse_hal_status>
 8004dcc:	4603      	mov	r3, r0
 8004dce:	75fb      	strb	r3, [r7, #23]

	if ((rtn == UART_FREERTOS_ERR) || (rtn == UART_FREERTOS_BUSY) ) goto end_of_transaction;
 8004dd0:	7dfb      	ldrb	r3, [r7, #23]
 8004dd2:	2b01      	cmp	r3, #1
 8004dd4:	d00e      	beq.n	8004df4 <uart_freertos_tx_dma+0x6a>
 8004dd6:	7dfb      	ldrb	r3, [r7, #23]
 8004dd8:	2b03      	cmp	r3, #3
 8004dda:	d00b      	beq.n	8004df4 <uart_freertos_tx_dma+0x6a>

	/* Waiting for tx complete */
	if(xSemaphoreTake(uart->tx_complete,transfer_timeout) == pdFALSE)
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	691b      	ldr	r3, [r3, #16]
 8004de0:	6a39      	ldr	r1, [r7, #32]
 8004de2:	4618      	mov	r0, r3
 8004de4:	f000 fe02 	bl	80059ec <xQueueSemaphoreTake>
 8004de8:	4603      	mov	r3, r0
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d104      	bne.n	8004df8 <uart_freertos_tx_dma+0x6e>
	{
		rtn = UART_FREERTOS_TIMEOUT;
 8004dee:	2304      	movs	r3, #4
 8004df0:	75fb      	strb	r3, [r7, #23]
		goto end_of_transaction;
 8004df2:	e002      	b.n	8004dfa <uart_freertos_tx_dma+0x70>
	if ((rtn == UART_FREERTOS_ERR) || (rtn == UART_FREERTOS_BUSY) ) goto end_of_transaction;
 8004df4:	bf00      	nop
 8004df6:	e000      	b.n	8004dfa <uart_freertos_tx_dma+0x70>
	}

	end_of_transaction:
 8004df8:	bf00      	nop

	/* Give back UART mutex */
	xSemaphoreGive(uart->tx_mutex);
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	6898      	ldr	r0, [r3, #8]
 8004dfe:	2300      	movs	r3, #0
 8004e00:	2200      	movs	r2, #0
 8004e02:	2100      	movs	r1, #0
 8004e04:	f000 fb86 	bl	8005514 <xQueueGenericSend>

	exit:
	return rtn;
 8004e08:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	3718      	adds	r7, #24
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	bd80      	pop	{r7, pc}
	...

08004e14 <HAL_UART_RxCpltCallback>:
	return rtn;
}

/* USART RX complete inperrupt */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004e14:	b580      	push	{r7, lr}
 8004e16:	b084      	sub	sp, #16
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	6078      	str	r0, [r7, #4]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8004e1c:	2300      	movs	r3, #0
 8004e1e:	60bb      	str	r3, [r7, #8]
	struct uart_rtos_list *item = uart_rtos_list_find_item(huart);
 8004e20:	6878      	ldr	r0, [r7, #4]
 8004e22:	f7ff fed7 	bl	8004bd4 <uart_rtos_list_find_item>
 8004e26:	60f8      	str	r0, [r7, #12]
	if(item == NULL) return;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d014      	beq.n	8004e58 <HAL_UART_RxCpltCallback+0x44>
	xSemaphoreGiveFromISR(item->uart_rtos->rx_complete,	&xHigherPriorityTaskWoken);
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	68db      	ldr	r3, [r3, #12]
 8004e34:	f107 0208 	add.w	r2, r7, #8
 8004e38:	4611      	mov	r1, r2
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	f000 fc68 	bl	8005710 <xQueueGiveFromISR>
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8004e40:	68bb      	ldr	r3, [r7, #8]
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d009      	beq.n	8004e5a <HAL_UART_RxCpltCallback+0x46>
 8004e46:	4b06      	ldr	r3, [pc, #24]	; (8004e60 <HAL_UART_RxCpltCallback+0x4c>)
 8004e48:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004e4c:	601a      	str	r2, [r3, #0]
 8004e4e:	f3bf 8f4f 	dsb	sy
 8004e52:	f3bf 8f6f 	isb	sy
 8004e56:	e000      	b.n	8004e5a <HAL_UART_RxCpltCallback+0x46>
	if(item == NULL) return;
 8004e58:	bf00      	nop
}
 8004e5a:	3710      	adds	r7, #16
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	bd80      	pop	{r7, pc}
 8004e60:	e000ed04 	.word	0xe000ed04

08004e64 <HAL_UART_TxCpltCallback>:

/* USART TX complete inperrupt */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b084      	sub	sp, #16
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	60bb      	str	r3, [r7, #8]
	struct uart_rtos_list *item = uart_rtos_list_find_item(huart);
 8004e70:	6878      	ldr	r0, [r7, #4]
 8004e72:	f7ff feaf 	bl	8004bd4 <uart_rtos_list_find_item>
 8004e76:	60f8      	str	r0, [r7, #12]
	if(item == NULL) return;
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d014      	beq.n	8004ea8 <HAL_UART_TxCpltCallback+0x44>
	xSemaphoreGiveFromISR(item->uart_rtos->tx_complete,	&xHigherPriorityTaskWoken);
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	691b      	ldr	r3, [r3, #16]
 8004e84:	f107 0208 	add.w	r2, r7, #8
 8004e88:	4611      	mov	r1, r2
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	f000 fc40 	bl	8005710 <xQueueGiveFromISR>
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8004e90:	68bb      	ldr	r3, [r7, #8]
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d009      	beq.n	8004eaa <HAL_UART_TxCpltCallback+0x46>
 8004e96:	4b06      	ldr	r3, [pc, #24]	; (8004eb0 <HAL_UART_TxCpltCallback+0x4c>)
 8004e98:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004e9c:	601a      	str	r2, [r3, #0]
 8004e9e:	f3bf 8f4f 	dsb	sy
 8004ea2:	f3bf 8f6f 	isb	sy
 8004ea6:	e000      	b.n	8004eaa <HAL_UART_TxCpltCallback+0x46>
	if(item == NULL) return;
 8004ea8:	bf00      	nop
}
 8004eaa:	3710      	adds	r7, #16
 8004eac:	46bd      	mov	sp, r7
 8004eae:	bd80      	pop	{r7, pc}
 8004eb0:	e000ed04 	.word	0xe000ed04

08004eb4 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8004eb4:	b480      	push	{r7}
 8004eb6:	b085      	sub	sp, #20
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	4603      	mov	r3, r0
 8004ebc:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8004ec2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004ec6:	2b84      	cmp	r3, #132	; 0x84
 8004ec8:	d005      	beq.n	8004ed6 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8004eca:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	4413      	add	r3, r2
 8004ed2:	3303      	adds	r3, #3
 8004ed4:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8004ed6:	68fb      	ldr	r3, [r7, #12]
}
 8004ed8:	4618      	mov	r0, r3
 8004eda:	3714      	adds	r7, #20
 8004edc:	46bd      	mov	sp, r7
 8004ede:	bc80      	pop	{r7}
 8004ee0:	4770      	bx	lr

08004ee2 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8004ee2:	b580      	push	{r7, lr}
 8004ee4:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8004ee6:	f001 f955 	bl	8006194 <vTaskStartScheduler>
  
  return osOK;
 8004eea:	2300      	movs	r3, #0
}
 8004eec:	4618      	mov	r0, r3
 8004eee:	bd80      	pop	{r7, pc}

08004ef0 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8004ef0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004ef2:	b089      	sub	sp, #36	; 0x24
 8004ef4:	af04      	add	r7, sp, #16
 8004ef6:	6078      	str	r0, [r7, #4]
 8004ef8:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	695b      	ldr	r3, [r3, #20]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d020      	beq.n	8004f44 <osThreadCreate+0x54>
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	699b      	ldr	r3, [r3, #24]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d01c      	beq.n	8004f44 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	685c      	ldr	r4, [r3, #4]
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681d      	ldr	r5, [r3, #0]
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	691e      	ldr	r6, [r3, #16]
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	f7ff ffc9 	bl	8004eb4 <makeFreeRtosPriority>
 8004f22:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	695b      	ldr	r3, [r3, #20]
 8004f28:	687a      	ldr	r2, [r7, #4]
 8004f2a:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004f2c:	9202      	str	r2, [sp, #8]
 8004f2e:	9301      	str	r3, [sp, #4]
 8004f30:	9100      	str	r1, [sp, #0]
 8004f32:	683b      	ldr	r3, [r7, #0]
 8004f34:	4632      	mov	r2, r6
 8004f36:	4629      	mov	r1, r5
 8004f38:	4620      	mov	r0, r4
 8004f3a:	f000 ff8a 	bl	8005e52 <xTaskCreateStatic>
 8004f3e:	4603      	mov	r3, r0
 8004f40:	60fb      	str	r3, [r7, #12]
 8004f42:	e01c      	b.n	8004f7e <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	685c      	ldr	r4, [r3, #4]
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004f50:	b29e      	uxth	r6, r3
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8004f58:	4618      	mov	r0, r3
 8004f5a:	f7ff ffab 	bl	8004eb4 <makeFreeRtosPriority>
 8004f5e:	4602      	mov	r2, r0
 8004f60:	f107 030c 	add.w	r3, r7, #12
 8004f64:	9301      	str	r3, [sp, #4]
 8004f66:	9200      	str	r2, [sp, #0]
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	4632      	mov	r2, r6
 8004f6c:	4629      	mov	r1, r5
 8004f6e:	4620      	mov	r0, r4
 8004f70:	f000 ffcb 	bl	8005f0a <xTaskCreate>
 8004f74:	4603      	mov	r3, r0
 8004f76:	2b01      	cmp	r3, #1
 8004f78:	d001      	beq.n	8004f7e <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8004f7a:	2300      	movs	r3, #0
 8004f7c:	e000      	b.n	8004f80 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8004f7e:	68fb      	ldr	r3, [r7, #12]
}
 8004f80:	4618      	mov	r0, r3
 8004f82:	3714      	adds	r7, #20
 8004f84:	46bd      	mov	sp, r7
 8004f86:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004f88 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b086      	sub	sp, #24
 8004f8c:	af02      	add	r7, sp, #8
 8004f8e:	6078      	str	r0, [r7, #4]
 8004f90:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	685b      	ldr	r3, [r3, #4]
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d016      	beq.n	8004fc8 <osSemaphoreCreate+0x40>
    if (count == 1) {
 8004f9a:	683b      	ldr	r3, [r7, #0]
 8004f9c:	2b01      	cmp	r3, #1
 8004f9e:	d10a      	bne.n	8004fb6 <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	685b      	ldr	r3, [r3, #4]
 8004fa4:	2203      	movs	r2, #3
 8004fa6:	9200      	str	r2, [sp, #0]
 8004fa8:	2200      	movs	r2, #0
 8004faa:	2100      	movs	r1, #0
 8004fac:	2001      	movs	r0, #1
 8004fae:	f000 f941 	bl	8005234 <xQueueGenericCreateStatic>
 8004fb2:	4603      	mov	r3, r0
 8004fb4:	e023      	b.n	8004ffe <osSemaphoreCreate+0x76>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
 8004fb6:	6838      	ldr	r0, [r7, #0]
 8004fb8:	6839      	ldr	r1, [r7, #0]
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	685b      	ldr	r3, [r3, #4]
 8004fbe:	461a      	mov	r2, r3
 8004fc0:	f000 fa3e 	bl	8005440 <xQueueCreateCountingSemaphoreStatic>
 8004fc4:	4603      	mov	r3, r0
 8004fc6:	e01a      	b.n	8004ffe <osSemaphoreCreate+0x76>
      return NULL;
#endif
    }
  }
  else {
    if (count == 1) {
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	2b01      	cmp	r3, #1
 8004fcc:	d110      	bne.n	8004ff0 <osSemaphoreCreate+0x68>
      vSemaphoreCreateBinary(sema);
 8004fce:	2203      	movs	r2, #3
 8004fd0:	2100      	movs	r1, #0
 8004fd2:	2001      	movs	r0, #1
 8004fd4:	f000 f9a5 	bl	8005322 <xQueueGenericCreate>
 8004fd8:	60f8      	str	r0, [r7, #12]
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d005      	beq.n	8004fec <osSemaphoreCreate+0x64>
 8004fe0:	2300      	movs	r3, #0
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	2100      	movs	r1, #0
 8004fe6:	68f8      	ldr	r0, [r7, #12]
 8004fe8:	f000 fa94 	bl	8005514 <xQueueGenericSend>
      return sema;
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	e006      	b.n	8004ffe <osSemaphoreCreate+0x76>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
 8004ff0:	683b      	ldr	r3, [r7, #0]
 8004ff2:	683a      	ldr	r2, [r7, #0]
 8004ff4:	4611      	mov	r1, r2
 8004ff6:	4618      	mov	r0, r3
 8004ff8:	f000 fa59 	bl	80054ae <xQueueCreateCountingSemaphore>
 8004ffc:	4603      	mov	r3, r0
#else
    return NULL;
#endif
  }
#endif
}
 8004ffe:	4618      	mov	r0, r3
 8005000:	3710      	adds	r7, #16
 8005002:	46bd      	mov	sp, r7
 8005004:	bd80      	pop	{r7, pc}

08005006 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005006:	b480      	push	{r7}
 8005008:	b083      	sub	sp, #12
 800500a:	af00      	add	r7, sp, #0
 800500c:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	f103 0208 	add.w	r2, r3, #8
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	f04f 32ff 	mov.w	r2, #4294967295
 800501e:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	f103 0208 	add.w	r2, r3, #8
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	f103 0208 	add.w	r2, r3, #8
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2200      	movs	r2, #0
 8005038:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800503a:	bf00      	nop
 800503c:	370c      	adds	r7, #12
 800503e:	46bd      	mov	sp, r7
 8005040:	bc80      	pop	{r7}
 8005042:	4770      	bx	lr

08005044 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005044:	b480      	push	{r7}
 8005046:	b083      	sub	sp, #12
 8005048:	af00      	add	r7, sp, #0
 800504a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2200      	movs	r2, #0
 8005050:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005052:	bf00      	nop
 8005054:	370c      	adds	r7, #12
 8005056:	46bd      	mov	sp, r7
 8005058:	bc80      	pop	{r7}
 800505a:	4770      	bx	lr

0800505c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800505c:	b480      	push	{r7}
 800505e:	b085      	sub	sp, #20
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
 8005064:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	685b      	ldr	r3, [r3, #4]
 800506a:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	68fa      	ldr	r2, [r7, #12]
 8005070:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	689a      	ldr	r2, [r3, #8]
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	689b      	ldr	r3, [r3, #8]
 800507e:	683a      	ldr	r2, [r7, #0]
 8005080:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	683a      	ldr	r2, [r7, #0]
 8005086:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8005088:	683b      	ldr	r3, [r7, #0]
 800508a:	687a      	ldr	r2, [r7, #4]
 800508c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	1c5a      	adds	r2, r3, #1
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	601a      	str	r2, [r3, #0]
}
 8005098:	bf00      	nop
 800509a:	3714      	adds	r7, #20
 800509c:	46bd      	mov	sp, r7
 800509e:	bc80      	pop	{r7}
 80050a0:	4770      	bx	lr

080050a2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80050a2:	b480      	push	{r7}
 80050a4:	b085      	sub	sp, #20
 80050a6:	af00      	add	r7, sp, #0
 80050a8:	6078      	str	r0, [r7, #4]
 80050aa:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80050ac:	683b      	ldr	r3, [r7, #0]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80050b2:	68bb      	ldr	r3, [r7, #8]
 80050b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050b8:	d103      	bne.n	80050c2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	691b      	ldr	r3, [r3, #16]
 80050be:	60fb      	str	r3, [r7, #12]
 80050c0:	e00c      	b.n	80050dc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	3308      	adds	r3, #8
 80050c6:	60fb      	str	r3, [r7, #12]
 80050c8:	e002      	b.n	80050d0 <vListInsert+0x2e>
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	685b      	ldr	r3, [r3, #4]
 80050ce:	60fb      	str	r3, [r7, #12]
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	685b      	ldr	r3, [r3, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	68ba      	ldr	r2, [r7, #8]
 80050d8:	429a      	cmp	r2, r3
 80050da:	d2f6      	bcs.n	80050ca <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	685a      	ldr	r2, [r3, #4]
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80050e4:	683b      	ldr	r3, [r7, #0]
 80050e6:	685b      	ldr	r3, [r3, #4]
 80050e8:	683a      	ldr	r2, [r7, #0]
 80050ea:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	68fa      	ldr	r2, [r7, #12]
 80050f0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	683a      	ldr	r2, [r7, #0]
 80050f6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	687a      	ldr	r2, [r7, #4]
 80050fc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	1c5a      	adds	r2, r3, #1
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	601a      	str	r2, [r3, #0]
}
 8005108:	bf00      	nop
 800510a:	3714      	adds	r7, #20
 800510c:	46bd      	mov	sp, r7
 800510e:	bc80      	pop	{r7}
 8005110:	4770      	bx	lr

08005112 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005112:	b480      	push	{r7}
 8005114:	b085      	sub	sp, #20
 8005116:	af00      	add	r7, sp, #0
 8005118:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	691b      	ldr	r3, [r3, #16]
 800511e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	685b      	ldr	r3, [r3, #4]
 8005124:	687a      	ldr	r2, [r7, #4]
 8005126:	6892      	ldr	r2, [r2, #8]
 8005128:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	689b      	ldr	r3, [r3, #8]
 800512e:	687a      	ldr	r2, [r7, #4]
 8005130:	6852      	ldr	r2, [r2, #4]
 8005132:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	685b      	ldr	r3, [r3, #4]
 8005138:	687a      	ldr	r2, [r7, #4]
 800513a:	429a      	cmp	r2, r3
 800513c:	d103      	bne.n	8005146 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	689a      	ldr	r2, [r3, #8]
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	2200      	movs	r2, #0
 800514a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	1e5a      	subs	r2, r3, #1
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	681b      	ldr	r3, [r3, #0]
}
 800515a:	4618      	mov	r0, r3
 800515c:	3714      	adds	r7, #20
 800515e:	46bd      	mov	sp, r7
 8005160:	bc80      	pop	{r7}
 8005162:	4770      	bx	lr

08005164 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005164:	b580      	push	{r7, lr}
 8005166:	b084      	sub	sp, #16
 8005168:	af00      	add	r7, sp, #0
 800516a:	6078      	str	r0, [r7, #4]
 800516c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	2b00      	cmp	r3, #0
 8005176:	d10a      	bne.n	800518e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005178:	f04f 0350 	mov.w	r3, #80	; 0x50
 800517c:	f383 8811 	msr	BASEPRI, r3
 8005180:	f3bf 8f6f 	isb	sy
 8005184:	f3bf 8f4f 	dsb	sy
 8005188:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800518a:	bf00      	nop
 800518c:	e7fe      	b.n	800518c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800518e:	f001 ff55 	bl	800703c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	681a      	ldr	r2, [r3, #0]
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800519a:	68f9      	ldr	r1, [r7, #12]
 800519c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800519e:	fb01 f303 	mul.w	r3, r1, r3
 80051a2:	441a      	add	r2, r3
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	2200      	movs	r2, #0
 80051ac:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	681a      	ldr	r2, [r3, #0]
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	681a      	ldr	r2, [r3, #0]
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051be:	3b01      	subs	r3, #1
 80051c0:	68f9      	ldr	r1, [r7, #12]
 80051c2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80051c4:	fb01 f303 	mul.w	r3, r1, r3
 80051c8:	441a      	add	r2, r3
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	22ff      	movs	r2, #255	; 0xff
 80051d2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	22ff      	movs	r2, #255	; 0xff
 80051da:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80051de:	683b      	ldr	r3, [r7, #0]
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d114      	bne.n	800520e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	691b      	ldr	r3, [r3, #16]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d01a      	beq.n	8005222 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	3310      	adds	r3, #16
 80051f0:	4618      	mov	r0, r3
 80051f2:	f001 fa27 	bl	8006644 <xTaskRemoveFromEventList>
 80051f6:	4603      	mov	r3, r0
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d012      	beq.n	8005222 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80051fc:	4b0c      	ldr	r3, [pc, #48]	; (8005230 <xQueueGenericReset+0xcc>)
 80051fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005202:	601a      	str	r2, [r3, #0]
 8005204:	f3bf 8f4f 	dsb	sy
 8005208:	f3bf 8f6f 	isb	sy
 800520c:	e009      	b.n	8005222 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	3310      	adds	r3, #16
 8005212:	4618      	mov	r0, r3
 8005214:	f7ff fef7 	bl	8005006 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	3324      	adds	r3, #36	; 0x24
 800521c:	4618      	mov	r0, r3
 800521e:	f7ff fef2 	bl	8005006 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005222:	f001 ff3b 	bl	800709c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005226:	2301      	movs	r3, #1
}
 8005228:	4618      	mov	r0, r3
 800522a:	3710      	adds	r7, #16
 800522c:	46bd      	mov	sp, r7
 800522e:	bd80      	pop	{r7, pc}
 8005230:	e000ed04 	.word	0xe000ed04

08005234 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005234:	b580      	push	{r7, lr}
 8005236:	b08e      	sub	sp, #56	; 0x38
 8005238:	af02      	add	r7, sp, #8
 800523a:	60f8      	str	r0, [r7, #12]
 800523c:	60b9      	str	r1, [r7, #8]
 800523e:	607a      	str	r2, [r7, #4]
 8005240:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	2b00      	cmp	r3, #0
 8005246:	d10a      	bne.n	800525e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8005248:	f04f 0350 	mov.w	r3, #80	; 0x50
 800524c:	f383 8811 	msr	BASEPRI, r3
 8005250:	f3bf 8f6f 	isb	sy
 8005254:	f3bf 8f4f 	dsb	sy
 8005258:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800525a:	bf00      	nop
 800525c:	e7fe      	b.n	800525c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	2b00      	cmp	r3, #0
 8005262:	d10a      	bne.n	800527a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8005264:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005268:	f383 8811 	msr	BASEPRI, r3
 800526c:	f3bf 8f6f 	isb	sy
 8005270:	f3bf 8f4f 	dsb	sy
 8005274:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005276:	bf00      	nop
 8005278:	e7fe      	b.n	8005278 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	2b00      	cmp	r3, #0
 800527e:	d002      	beq.n	8005286 <xQueueGenericCreateStatic+0x52>
 8005280:	68bb      	ldr	r3, [r7, #8]
 8005282:	2b00      	cmp	r3, #0
 8005284:	d001      	beq.n	800528a <xQueueGenericCreateStatic+0x56>
 8005286:	2301      	movs	r3, #1
 8005288:	e000      	b.n	800528c <xQueueGenericCreateStatic+0x58>
 800528a:	2300      	movs	r3, #0
 800528c:	2b00      	cmp	r3, #0
 800528e:	d10a      	bne.n	80052a6 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8005290:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005294:	f383 8811 	msr	BASEPRI, r3
 8005298:	f3bf 8f6f 	isb	sy
 800529c:	f3bf 8f4f 	dsb	sy
 80052a0:	623b      	str	r3, [r7, #32]
}
 80052a2:	bf00      	nop
 80052a4:	e7fe      	b.n	80052a4 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d102      	bne.n	80052b2 <xQueueGenericCreateStatic+0x7e>
 80052ac:	68bb      	ldr	r3, [r7, #8]
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d101      	bne.n	80052b6 <xQueueGenericCreateStatic+0x82>
 80052b2:	2301      	movs	r3, #1
 80052b4:	e000      	b.n	80052b8 <xQueueGenericCreateStatic+0x84>
 80052b6:	2300      	movs	r3, #0
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d10a      	bne.n	80052d2 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80052bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052c0:	f383 8811 	msr	BASEPRI, r3
 80052c4:	f3bf 8f6f 	isb	sy
 80052c8:	f3bf 8f4f 	dsb	sy
 80052cc:	61fb      	str	r3, [r7, #28]
}
 80052ce:	bf00      	nop
 80052d0:	e7fe      	b.n	80052d0 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80052d2:	2348      	movs	r3, #72	; 0x48
 80052d4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80052d6:	697b      	ldr	r3, [r7, #20]
 80052d8:	2b48      	cmp	r3, #72	; 0x48
 80052da:	d00a      	beq.n	80052f2 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80052dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052e0:	f383 8811 	msr	BASEPRI, r3
 80052e4:	f3bf 8f6f 	isb	sy
 80052e8:	f3bf 8f4f 	dsb	sy
 80052ec:	61bb      	str	r3, [r7, #24]
}
 80052ee:	bf00      	nop
 80052f0:	e7fe      	b.n	80052f0 <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80052f2:	683b      	ldr	r3, [r7, #0]
 80052f4:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80052f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d00d      	beq.n	8005318 <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80052fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052fe:	2201      	movs	r2, #1
 8005300:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005304:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8005308:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800530a:	9300      	str	r3, [sp, #0]
 800530c:	4613      	mov	r3, r2
 800530e:	687a      	ldr	r2, [r7, #4]
 8005310:	68b9      	ldr	r1, [r7, #8]
 8005312:	68f8      	ldr	r0, [r7, #12]
 8005314:	f000 f843 	bl	800539e <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8005318:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800531a:	4618      	mov	r0, r3
 800531c:	3730      	adds	r7, #48	; 0x30
 800531e:	46bd      	mov	sp, r7
 8005320:	bd80      	pop	{r7, pc}

08005322 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005322:	b580      	push	{r7, lr}
 8005324:	b08a      	sub	sp, #40	; 0x28
 8005326:	af02      	add	r7, sp, #8
 8005328:	60f8      	str	r0, [r7, #12]
 800532a:	60b9      	str	r1, [r7, #8]
 800532c:	4613      	mov	r3, r2
 800532e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	2b00      	cmp	r3, #0
 8005334:	d10a      	bne.n	800534c <xQueueGenericCreate+0x2a>
	__asm volatile
 8005336:	f04f 0350 	mov.w	r3, #80	; 0x50
 800533a:	f383 8811 	msr	BASEPRI, r3
 800533e:	f3bf 8f6f 	isb	sy
 8005342:	f3bf 8f4f 	dsb	sy
 8005346:	613b      	str	r3, [r7, #16]
}
 8005348:	bf00      	nop
 800534a:	e7fe      	b.n	800534a <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800534c:	68bb      	ldr	r3, [r7, #8]
 800534e:	2b00      	cmp	r3, #0
 8005350:	d102      	bne.n	8005358 <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8005352:	2300      	movs	r3, #0
 8005354:	61fb      	str	r3, [r7, #28]
 8005356:	e004      	b.n	8005362 <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	68ba      	ldr	r2, [r7, #8]
 800535c:	fb02 f303 	mul.w	r3, r2, r3
 8005360:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8005362:	69fb      	ldr	r3, [r7, #28]
 8005364:	3348      	adds	r3, #72	; 0x48
 8005366:	4618      	mov	r0, r3
 8005368:	f001 ff68 	bl	800723c <pvPortMalloc>
 800536c:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800536e:	69bb      	ldr	r3, [r7, #24]
 8005370:	2b00      	cmp	r3, #0
 8005372:	d00f      	beq.n	8005394 <xQueueGenericCreate+0x72>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8005374:	69bb      	ldr	r3, [r7, #24]
 8005376:	3348      	adds	r3, #72	; 0x48
 8005378:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800537a:	69bb      	ldr	r3, [r7, #24]
 800537c:	2200      	movs	r2, #0
 800537e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005382:	79fa      	ldrb	r2, [r7, #7]
 8005384:	69bb      	ldr	r3, [r7, #24]
 8005386:	9300      	str	r3, [sp, #0]
 8005388:	4613      	mov	r3, r2
 800538a:	697a      	ldr	r2, [r7, #20]
 800538c:	68b9      	ldr	r1, [r7, #8]
 800538e:	68f8      	ldr	r0, [r7, #12]
 8005390:	f000 f805 	bl	800539e <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8005394:	69bb      	ldr	r3, [r7, #24]
	}
 8005396:	4618      	mov	r0, r3
 8005398:	3720      	adds	r7, #32
 800539a:	46bd      	mov	sp, r7
 800539c:	bd80      	pop	{r7, pc}

0800539e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800539e:	b580      	push	{r7, lr}
 80053a0:	b084      	sub	sp, #16
 80053a2:	af00      	add	r7, sp, #0
 80053a4:	60f8      	str	r0, [r7, #12]
 80053a6:	60b9      	str	r1, [r7, #8]
 80053a8:	607a      	str	r2, [r7, #4]
 80053aa:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80053ac:	68bb      	ldr	r3, [r7, #8]
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d103      	bne.n	80053ba <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80053b2:	69bb      	ldr	r3, [r7, #24]
 80053b4:	69ba      	ldr	r2, [r7, #24]
 80053b6:	601a      	str	r2, [r3, #0]
 80053b8:	e002      	b.n	80053c0 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80053ba:	69bb      	ldr	r3, [r7, #24]
 80053bc:	687a      	ldr	r2, [r7, #4]
 80053be:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80053c0:	69bb      	ldr	r3, [r7, #24]
 80053c2:	68fa      	ldr	r2, [r7, #12]
 80053c4:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80053c6:	69bb      	ldr	r3, [r7, #24]
 80053c8:	68ba      	ldr	r2, [r7, #8]
 80053ca:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80053cc:	2101      	movs	r1, #1
 80053ce:	69b8      	ldr	r0, [r7, #24]
 80053d0:	f7ff fec8 	bl	8005164 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80053d4:	bf00      	nop
 80053d6:	3710      	adds	r7, #16
 80053d8:	46bd      	mov	sp, r7
 80053da:	bd80      	pop	{r7, pc}

080053dc <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80053dc:	b580      	push	{r7, lr}
 80053de:	b082      	sub	sp, #8
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d00e      	beq.n	8005408 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	2200      	movs	r2, #0
 80053ee:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2200      	movs	r2, #0
 80053f4:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.uxRecursiveCallCount = 0;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	2200      	movs	r2, #0
 80053fa:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80053fc:	2300      	movs	r3, #0
 80053fe:	2200      	movs	r2, #0
 8005400:	2100      	movs	r1, #0
 8005402:	6878      	ldr	r0, [r7, #4]
 8005404:	f000 f886 	bl	8005514 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8005408:	bf00      	nop
 800540a:	3708      	adds	r7, #8
 800540c:	46bd      	mov	sp, r7
 800540e:	bd80      	pop	{r7, pc}

08005410 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8005410:	b580      	push	{r7, lr}
 8005412:	b086      	sub	sp, #24
 8005414:	af00      	add	r7, sp, #0
 8005416:	4603      	mov	r3, r0
 8005418:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800541a:	2301      	movs	r3, #1
 800541c:	617b      	str	r3, [r7, #20]
 800541e:	2300      	movs	r3, #0
 8005420:	613b      	str	r3, [r7, #16]

		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8005422:	79fb      	ldrb	r3, [r7, #7]
 8005424:	461a      	mov	r2, r3
 8005426:	6939      	ldr	r1, [r7, #16]
 8005428:	6978      	ldr	r0, [r7, #20]
 800542a:	f7ff ff7a 	bl	8005322 <xQueueGenericCreate>
 800542e:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 8005430:	68f8      	ldr	r0, [r7, #12]
 8005432:	f7ff ffd3 	bl	80053dc <prvInitialiseMutex>

		return pxNewQueue;
 8005436:	68fb      	ldr	r3, [r7, #12]
	}
 8005438:	4618      	mov	r0, r3
 800543a:	3718      	adds	r7, #24
 800543c:	46bd      	mov	sp, r7
 800543e:	bd80      	pop	{r7, pc}

08005440 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8005440:	b580      	push	{r7, lr}
 8005442:	b08a      	sub	sp, #40	; 0x28
 8005444:	af02      	add	r7, sp, #8
 8005446:	60f8      	str	r0, [r7, #12]
 8005448:	60b9      	str	r1, [r7, #8]
 800544a:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	2b00      	cmp	r3, #0
 8005450:	d10a      	bne.n	8005468 <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 8005452:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005456:	f383 8811 	msr	BASEPRI, r3
 800545a:	f3bf 8f6f 	isb	sy
 800545e:	f3bf 8f4f 	dsb	sy
 8005462:	61bb      	str	r3, [r7, #24]
}
 8005464:	bf00      	nop
 8005466:	e7fe      	b.n	8005466 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8005468:	68ba      	ldr	r2, [r7, #8]
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	429a      	cmp	r2, r3
 800546e:	d90a      	bls.n	8005486 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 8005470:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005474:	f383 8811 	msr	BASEPRI, r3
 8005478:	f3bf 8f6f 	isb	sy
 800547c:	f3bf 8f4f 	dsb	sy
 8005480:	617b      	str	r3, [r7, #20]
}
 8005482:	bf00      	nop
 8005484:	e7fe      	b.n	8005484 <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8005486:	2302      	movs	r3, #2
 8005488:	9300      	str	r3, [sp, #0]
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	2200      	movs	r2, #0
 800548e:	2100      	movs	r1, #0
 8005490:	68f8      	ldr	r0, [r7, #12]
 8005492:	f7ff fecf 	bl	8005234 <xQueueGenericCreateStatic>
 8005496:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8005498:	69fb      	ldr	r3, [r7, #28]
 800549a:	2b00      	cmp	r3, #0
 800549c:	d002      	beq.n	80054a4 <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800549e:	69fb      	ldr	r3, [r7, #28]
 80054a0:	68ba      	ldr	r2, [r7, #8]
 80054a2:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80054a4:	69fb      	ldr	r3, [r7, #28]
	}
 80054a6:	4618      	mov	r0, r3
 80054a8:	3720      	adds	r7, #32
 80054aa:	46bd      	mov	sp, r7
 80054ac:	bd80      	pop	{r7, pc}

080054ae <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 80054ae:	b580      	push	{r7, lr}
 80054b0:	b086      	sub	sp, #24
 80054b2:	af00      	add	r7, sp, #0
 80054b4:	6078      	str	r0, [r7, #4]
 80054b6:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d10a      	bne.n	80054d4 <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 80054be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054c2:	f383 8811 	msr	BASEPRI, r3
 80054c6:	f3bf 8f6f 	isb	sy
 80054ca:	f3bf 8f4f 	dsb	sy
 80054ce:	613b      	str	r3, [r7, #16]
}
 80054d0:	bf00      	nop
 80054d2:	e7fe      	b.n	80054d2 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 80054d4:	683a      	ldr	r2, [r7, #0]
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	429a      	cmp	r2, r3
 80054da:	d90a      	bls.n	80054f2 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 80054dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054e0:	f383 8811 	msr	BASEPRI, r3
 80054e4:	f3bf 8f6f 	isb	sy
 80054e8:	f3bf 8f4f 	dsb	sy
 80054ec:	60fb      	str	r3, [r7, #12]
}
 80054ee:	bf00      	nop
 80054f0:	e7fe      	b.n	80054f0 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80054f2:	2202      	movs	r2, #2
 80054f4:	2100      	movs	r1, #0
 80054f6:	6878      	ldr	r0, [r7, #4]
 80054f8:	f7ff ff13 	bl	8005322 <xQueueGenericCreate>
 80054fc:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 80054fe:	697b      	ldr	r3, [r7, #20]
 8005500:	2b00      	cmp	r3, #0
 8005502:	d002      	beq.n	800550a <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8005504:	697b      	ldr	r3, [r7, #20]
 8005506:	683a      	ldr	r2, [r7, #0]
 8005508:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800550a:	697b      	ldr	r3, [r7, #20]
	}
 800550c:	4618      	mov	r0, r3
 800550e:	3718      	adds	r7, #24
 8005510:	46bd      	mov	sp, r7
 8005512:	bd80      	pop	{r7, pc}

08005514 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005514:	b580      	push	{r7, lr}
 8005516:	b08e      	sub	sp, #56	; 0x38
 8005518:	af00      	add	r7, sp, #0
 800551a:	60f8      	str	r0, [r7, #12]
 800551c:	60b9      	str	r1, [r7, #8]
 800551e:	607a      	str	r2, [r7, #4]
 8005520:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005522:	2300      	movs	r3, #0
 8005524:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800552a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800552c:	2b00      	cmp	r3, #0
 800552e:	d10a      	bne.n	8005546 <xQueueGenericSend+0x32>
	__asm volatile
 8005530:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005534:	f383 8811 	msr	BASEPRI, r3
 8005538:	f3bf 8f6f 	isb	sy
 800553c:	f3bf 8f4f 	dsb	sy
 8005540:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005542:	bf00      	nop
 8005544:	e7fe      	b.n	8005544 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005546:	68bb      	ldr	r3, [r7, #8]
 8005548:	2b00      	cmp	r3, #0
 800554a:	d103      	bne.n	8005554 <xQueueGenericSend+0x40>
 800554c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800554e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005550:	2b00      	cmp	r3, #0
 8005552:	d101      	bne.n	8005558 <xQueueGenericSend+0x44>
 8005554:	2301      	movs	r3, #1
 8005556:	e000      	b.n	800555a <xQueueGenericSend+0x46>
 8005558:	2300      	movs	r3, #0
 800555a:	2b00      	cmp	r3, #0
 800555c:	d10a      	bne.n	8005574 <xQueueGenericSend+0x60>
	__asm volatile
 800555e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005562:	f383 8811 	msr	BASEPRI, r3
 8005566:	f3bf 8f6f 	isb	sy
 800556a:	f3bf 8f4f 	dsb	sy
 800556e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005570:	bf00      	nop
 8005572:	e7fe      	b.n	8005572 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	2b02      	cmp	r3, #2
 8005578:	d103      	bne.n	8005582 <xQueueGenericSend+0x6e>
 800557a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800557c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800557e:	2b01      	cmp	r3, #1
 8005580:	d101      	bne.n	8005586 <xQueueGenericSend+0x72>
 8005582:	2301      	movs	r3, #1
 8005584:	e000      	b.n	8005588 <xQueueGenericSend+0x74>
 8005586:	2300      	movs	r3, #0
 8005588:	2b00      	cmp	r3, #0
 800558a:	d10a      	bne.n	80055a2 <xQueueGenericSend+0x8e>
	__asm volatile
 800558c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005590:	f383 8811 	msr	BASEPRI, r3
 8005594:	f3bf 8f6f 	isb	sy
 8005598:	f3bf 8f4f 	dsb	sy
 800559c:	623b      	str	r3, [r7, #32]
}
 800559e:	bf00      	nop
 80055a0:	e7fe      	b.n	80055a0 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80055a2:	f001 fa13 	bl	80069cc <xTaskGetSchedulerState>
 80055a6:	4603      	mov	r3, r0
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d102      	bne.n	80055b2 <xQueueGenericSend+0x9e>
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d101      	bne.n	80055b6 <xQueueGenericSend+0xa2>
 80055b2:	2301      	movs	r3, #1
 80055b4:	e000      	b.n	80055b8 <xQueueGenericSend+0xa4>
 80055b6:	2300      	movs	r3, #0
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d10a      	bne.n	80055d2 <xQueueGenericSend+0xbe>
	__asm volatile
 80055bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055c0:	f383 8811 	msr	BASEPRI, r3
 80055c4:	f3bf 8f6f 	isb	sy
 80055c8:	f3bf 8f4f 	dsb	sy
 80055cc:	61fb      	str	r3, [r7, #28]
}
 80055ce:	bf00      	nop
 80055d0:	e7fe      	b.n	80055d0 <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80055d2:	f001 fd33 	bl	800703c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80055d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055d8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80055da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055de:	429a      	cmp	r2, r3
 80055e0:	d302      	bcc.n	80055e8 <xQueueGenericSend+0xd4>
 80055e2:	683b      	ldr	r3, [r7, #0]
 80055e4:	2b02      	cmp	r3, #2
 80055e6:	d129      	bne.n	800563c <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80055e8:	683a      	ldr	r2, [r7, #0]
 80055ea:	68b9      	ldr	r1, [r7, #8]
 80055ec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80055ee:	f000 fb20 	bl	8005c32 <prvCopyDataToQueue>
 80055f2:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80055f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d010      	beq.n	800561e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80055fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055fe:	3324      	adds	r3, #36	; 0x24
 8005600:	4618      	mov	r0, r3
 8005602:	f001 f81f 	bl	8006644 <xTaskRemoveFromEventList>
 8005606:	4603      	mov	r3, r0
 8005608:	2b00      	cmp	r3, #0
 800560a:	d013      	beq.n	8005634 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800560c:	4b3f      	ldr	r3, [pc, #252]	; (800570c <xQueueGenericSend+0x1f8>)
 800560e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005612:	601a      	str	r2, [r3, #0]
 8005614:	f3bf 8f4f 	dsb	sy
 8005618:	f3bf 8f6f 	isb	sy
 800561c:	e00a      	b.n	8005634 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800561e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005620:	2b00      	cmp	r3, #0
 8005622:	d007      	beq.n	8005634 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005624:	4b39      	ldr	r3, [pc, #228]	; (800570c <xQueueGenericSend+0x1f8>)
 8005626:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800562a:	601a      	str	r2, [r3, #0]
 800562c:	f3bf 8f4f 	dsb	sy
 8005630:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005634:	f001 fd32 	bl	800709c <vPortExitCritical>
				return pdPASS;
 8005638:	2301      	movs	r3, #1
 800563a:	e063      	b.n	8005704 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2b00      	cmp	r3, #0
 8005640:	d103      	bne.n	800564a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005642:	f001 fd2b 	bl	800709c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005646:	2300      	movs	r3, #0
 8005648:	e05c      	b.n	8005704 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800564a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800564c:	2b00      	cmp	r3, #0
 800564e:	d106      	bne.n	800565e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005650:	f107 0314 	add.w	r3, r7, #20
 8005654:	4618      	mov	r0, r3
 8005656:	f001 f857 	bl	8006708 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800565a:	2301      	movs	r3, #1
 800565c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800565e:	f001 fd1d 	bl	800709c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005662:	f000 fe01 	bl	8006268 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005666:	f001 fce9 	bl	800703c <vPortEnterCritical>
 800566a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800566c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005670:	b25b      	sxtb	r3, r3
 8005672:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005676:	d103      	bne.n	8005680 <xQueueGenericSend+0x16c>
 8005678:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800567a:	2200      	movs	r2, #0
 800567c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005680:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005682:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005686:	b25b      	sxtb	r3, r3
 8005688:	f1b3 3fff 	cmp.w	r3, #4294967295
 800568c:	d103      	bne.n	8005696 <xQueueGenericSend+0x182>
 800568e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005690:	2200      	movs	r2, #0
 8005692:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005696:	f001 fd01 	bl	800709c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800569a:	1d3a      	adds	r2, r7, #4
 800569c:	f107 0314 	add.w	r3, r7, #20
 80056a0:	4611      	mov	r1, r2
 80056a2:	4618      	mov	r0, r3
 80056a4:	f001 f846 	bl	8006734 <xTaskCheckForTimeOut>
 80056a8:	4603      	mov	r3, r0
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d124      	bne.n	80056f8 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80056ae:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80056b0:	f000 fbb7 	bl	8005e22 <prvIsQueueFull>
 80056b4:	4603      	mov	r3, r0
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d018      	beq.n	80056ec <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80056ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056bc:	3310      	adds	r3, #16
 80056be:	687a      	ldr	r2, [r7, #4]
 80056c0:	4611      	mov	r1, r2
 80056c2:	4618      	mov	r0, r3
 80056c4:	f000 ff9a 	bl	80065fc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80056c8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80056ca:	f000 fb42 	bl	8005d52 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80056ce:	f000 fdd9 	bl	8006284 <xTaskResumeAll>
 80056d2:	4603      	mov	r3, r0
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	f47f af7c 	bne.w	80055d2 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80056da:	4b0c      	ldr	r3, [pc, #48]	; (800570c <xQueueGenericSend+0x1f8>)
 80056dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80056e0:	601a      	str	r2, [r3, #0]
 80056e2:	f3bf 8f4f 	dsb	sy
 80056e6:	f3bf 8f6f 	isb	sy
 80056ea:	e772      	b.n	80055d2 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80056ec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80056ee:	f000 fb30 	bl	8005d52 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80056f2:	f000 fdc7 	bl	8006284 <xTaskResumeAll>
 80056f6:	e76c      	b.n	80055d2 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80056f8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80056fa:	f000 fb2a 	bl	8005d52 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80056fe:	f000 fdc1 	bl	8006284 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005702:	2300      	movs	r3, #0
		}
	}
}
 8005704:	4618      	mov	r0, r3
 8005706:	3738      	adds	r7, #56	; 0x38
 8005708:	46bd      	mov	sp, r7
 800570a:	bd80      	pop	{r7, pc}
 800570c:	e000ed04 	.word	0xe000ed04

08005710 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8005710:	b580      	push	{r7, lr}
 8005712:	b08e      	sub	sp, #56	; 0x38
 8005714:	af00      	add	r7, sp, #0
 8005716:	6078      	str	r0, [r7, #4]
 8005718:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800571e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005720:	2b00      	cmp	r3, #0
 8005722:	d10a      	bne.n	800573a <xQueueGiveFromISR+0x2a>
	__asm volatile
 8005724:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005728:	f383 8811 	msr	BASEPRI, r3
 800572c:	f3bf 8f6f 	isb	sy
 8005730:	f3bf 8f4f 	dsb	sy
 8005734:	623b      	str	r3, [r7, #32]
}
 8005736:	bf00      	nop
 8005738:	e7fe      	b.n	8005738 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800573a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800573c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800573e:	2b00      	cmp	r3, #0
 8005740:	d00a      	beq.n	8005758 <xQueueGiveFromISR+0x48>
	__asm volatile
 8005742:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005746:	f383 8811 	msr	BASEPRI, r3
 800574a:	f3bf 8f6f 	isb	sy
 800574e:	f3bf 8f4f 	dsb	sy
 8005752:	61fb      	str	r3, [r7, #28]
}
 8005754:	bf00      	nop
 8005756:	e7fe      	b.n	8005756 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 8005758:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	2b00      	cmp	r3, #0
 800575e:	d103      	bne.n	8005768 <xQueueGiveFromISR+0x58>
 8005760:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005762:	685b      	ldr	r3, [r3, #4]
 8005764:	2b00      	cmp	r3, #0
 8005766:	d101      	bne.n	800576c <xQueueGiveFromISR+0x5c>
 8005768:	2301      	movs	r3, #1
 800576a:	e000      	b.n	800576e <xQueueGiveFromISR+0x5e>
 800576c:	2300      	movs	r3, #0
 800576e:	2b00      	cmp	r3, #0
 8005770:	d10a      	bne.n	8005788 <xQueueGiveFromISR+0x78>
	__asm volatile
 8005772:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005776:	f383 8811 	msr	BASEPRI, r3
 800577a:	f3bf 8f6f 	isb	sy
 800577e:	f3bf 8f4f 	dsb	sy
 8005782:	61bb      	str	r3, [r7, #24]
}
 8005784:	bf00      	nop
 8005786:	e7fe      	b.n	8005786 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005788:	f001 fd1a 	bl	80071c0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800578c:	f3ef 8211 	mrs	r2, BASEPRI
 8005790:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005794:	f383 8811 	msr	BASEPRI, r3
 8005798:	f3bf 8f6f 	isb	sy
 800579c:	f3bf 8f4f 	dsb	sy
 80057a0:	617a      	str	r2, [r7, #20]
 80057a2:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80057a4:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80057a6:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80057a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057ac:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80057ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057b2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80057b4:	429a      	cmp	r2, r3
 80057b6:	d22b      	bcs.n	8005810 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80057b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057ba:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80057be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80057c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057c4:	1c5a      	adds	r2, r3, #1
 80057c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057c8:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80057ca:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80057ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057d2:	d112      	bne.n	80057fa <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80057d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d016      	beq.n	800580a <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80057dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057de:	3324      	adds	r3, #36	; 0x24
 80057e0:	4618      	mov	r0, r3
 80057e2:	f000 ff2f 	bl	8006644 <xTaskRemoveFromEventList>
 80057e6:	4603      	mov	r3, r0
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d00e      	beq.n	800580a <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80057ec:	683b      	ldr	r3, [r7, #0]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d00b      	beq.n	800580a <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80057f2:	683b      	ldr	r3, [r7, #0]
 80057f4:	2201      	movs	r2, #1
 80057f6:	601a      	str	r2, [r3, #0]
 80057f8:	e007      	b.n	800580a <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80057fa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80057fe:	3301      	adds	r3, #1
 8005800:	b2db      	uxtb	r3, r3
 8005802:	b25a      	sxtb	r2, r3
 8005804:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005806:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800580a:	2301      	movs	r3, #1
 800580c:	637b      	str	r3, [r7, #52]	; 0x34
 800580e:	e001      	b.n	8005814 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005810:	2300      	movs	r3, #0
 8005812:	637b      	str	r3, [r7, #52]	; 0x34
 8005814:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005816:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800581e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005820:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8005822:	4618      	mov	r0, r3
 8005824:	3738      	adds	r7, #56	; 0x38
 8005826:	46bd      	mov	sp, r7
 8005828:	bd80      	pop	{r7, pc}
	...

0800582c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800582c:	b580      	push	{r7, lr}
 800582e:	b08c      	sub	sp, #48	; 0x30
 8005830:	af00      	add	r7, sp, #0
 8005832:	60f8      	str	r0, [r7, #12]
 8005834:	60b9      	str	r1, [r7, #8]
 8005836:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005838:	2300      	movs	r3, #0
 800583a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005840:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005842:	2b00      	cmp	r3, #0
 8005844:	d10a      	bne.n	800585c <xQueueReceive+0x30>
	__asm volatile
 8005846:	f04f 0350 	mov.w	r3, #80	; 0x50
 800584a:	f383 8811 	msr	BASEPRI, r3
 800584e:	f3bf 8f6f 	isb	sy
 8005852:	f3bf 8f4f 	dsb	sy
 8005856:	623b      	str	r3, [r7, #32]
}
 8005858:	bf00      	nop
 800585a:	e7fe      	b.n	800585a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800585c:	68bb      	ldr	r3, [r7, #8]
 800585e:	2b00      	cmp	r3, #0
 8005860:	d103      	bne.n	800586a <xQueueReceive+0x3e>
 8005862:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005866:	2b00      	cmp	r3, #0
 8005868:	d101      	bne.n	800586e <xQueueReceive+0x42>
 800586a:	2301      	movs	r3, #1
 800586c:	e000      	b.n	8005870 <xQueueReceive+0x44>
 800586e:	2300      	movs	r3, #0
 8005870:	2b00      	cmp	r3, #0
 8005872:	d10a      	bne.n	800588a <xQueueReceive+0x5e>
	__asm volatile
 8005874:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005878:	f383 8811 	msr	BASEPRI, r3
 800587c:	f3bf 8f6f 	isb	sy
 8005880:	f3bf 8f4f 	dsb	sy
 8005884:	61fb      	str	r3, [r7, #28]
}
 8005886:	bf00      	nop
 8005888:	e7fe      	b.n	8005888 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800588a:	f001 f89f 	bl	80069cc <xTaskGetSchedulerState>
 800588e:	4603      	mov	r3, r0
 8005890:	2b00      	cmp	r3, #0
 8005892:	d102      	bne.n	800589a <xQueueReceive+0x6e>
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2b00      	cmp	r3, #0
 8005898:	d101      	bne.n	800589e <xQueueReceive+0x72>
 800589a:	2301      	movs	r3, #1
 800589c:	e000      	b.n	80058a0 <xQueueReceive+0x74>
 800589e:	2300      	movs	r3, #0
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d10a      	bne.n	80058ba <xQueueReceive+0x8e>
	__asm volatile
 80058a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058a8:	f383 8811 	msr	BASEPRI, r3
 80058ac:	f3bf 8f6f 	isb	sy
 80058b0:	f3bf 8f4f 	dsb	sy
 80058b4:	61bb      	str	r3, [r7, #24]
}
 80058b6:	bf00      	nop
 80058b8:	e7fe      	b.n	80058b8 <xQueueReceive+0x8c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 80058ba:	f001 fbbf 	bl	800703c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80058be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058c2:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80058c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d01f      	beq.n	800590a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80058ca:	68b9      	ldr	r1, [r7, #8]
 80058cc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80058ce:	f000 fa1a 	bl	8005d06 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80058d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058d4:	1e5a      	subs	r2, r3, #1
 80058d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058d8:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80058da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058dc:	691b      	ldr	r3, [r3, #16]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d00f      	beq.n	8005902 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80058e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058e4:	3310      	adds	r3, #16
 80058e6:	4618      	mov	r0, r3
 80058e8:	f000 feac 	bl	8006644 <xTaskRemoveFromEventList>
 80058ec:	4603      	mov	r3, r0
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d007      	beq.n	8005902 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80058f2:	4b3d      	ldr	r3, [pc, #244]	; (80059e8 <xQueueReceive+0x1bc>)
 80058f4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80058f8:	601a      	str	r2, [r3, #0]
 80058fa:	f3bf 8f4f 	dsb	sy
 80058fe:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005902:	f001 fbcb 	bl	800709c <vPortExitCritical>
				return pdPASS;
 8005906:	2301      	movs	r3, #1
 8005908:	e069      	b.n	80059de <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	2b00      	cmp	r3, #0
 800590e:	d103      	bne.n	8005918 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005910:	f001 fbc4 	bl	800709c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005914:	2300      	movs	r3, #0
 8005916:	e062      	b.n	80059de <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005918:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800591a:	2b00      	cmp	r3, #0
 800591c:	d106      	bne.n	800592c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800591e:	f107 0310 	add.w	r3, r7, #16
 8005922:	4618      	mov	r0, r3
 8005924:	f000 fef0 	bl	8006708 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005928:	2301      	movs	r3, #1
 800592a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800592c:	f001 fbb6 	bl	800709c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005930:	f000 fc9a 	bl	8006268 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005934:	f001 fb82 	bl	800703c <vPortEnterCritical>
 8005938:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800593a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800593e:	b25b      	sxtb	r3, r3
 8005940:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005944:	d103      	bne.n	800594e <xQueueReceive+0x122>
 8005946:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005948:	2200      	movs	r2, #0
 800594a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800594e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005950:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005954:	b25b      	sxtb	r3, r3
 8005956:	f1b3 3fff 	cmp.w	r3, #4294967295
 800595a:	d103      	bne.n	8005964 <xQueueReceive+0x138>
 800595c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800595e:	2200      	movs	r2, #0
 8005960:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005964:	f001 fb9a 	bl	800709c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005968:	1d3a      	adds	r2, r7, #4
 800596a:	f107 0310 	add.w	r3, r7, #16
 800596e:	4611      	mov	r1, r2
 8005970:	4618      	mov	r0, r3
 8005972:	f000 fedf 	bl	8006734 <xTaskCheckForTimeOut>
 8005976:	4603      	mov	r3, r0
 8005978:	2b00      	cmp	r3, #0
 800597a:	d123      	bne.n	80059c4 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800597c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800597e:	f000 fa3a 	bl	8005df6 <prvIsQueueEmpty>
 8005982:	4603      	mov	r3, r0
 8005984:	2b00      	cmp	r3, #0
 8005986:	d017      	beq.n	80059b8 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005988:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800598a:	3324      	adds	r3, #36	; 0x24
 800598c:	687a      	ldr	r2, [r7, #4]
 800598e:	4611      	mov	r1, r2
 8005990:	4618      	mov	r0, r3
 8005992:	f000 fe33 	bl	80065fc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005996:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005998:	f000 f9db 	bl	8005d52 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800599c:	f000 fc72 	bl	8006284 <xTaskResumeAll>
 80059a0:	4603      	mov	r3, r0
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d189      	bne.n	80058ba <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80059a6:	4b10      	ldr	r3, [pc, #64]	; (80059e8 <xQueueReceive+0x1bc>)
 80059a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80059ac:	601a      	str	r2, [r3, #0]
 80059ae:	f3bf 8f4f 	dsb	sy
 80059b2:	f3bf 8f6f 	isb	sy
 80059b6:	e780      	b.n	80058ba <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80059b8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80059ba:	f000 f9ca 	bl	8005d52 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80059be:	f000 fc61 	bl	8006284 <xTaskResumeAll>
 80059c2:	e77a      	b.n	80058ba <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80059c4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80059c6:	f000 f9c4 	bl	8005d52 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80059ca:	f000 fc5b 	bl	8006284 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80059ce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80059d0:	f000 fa11 	bl	8005df6 <prvIsQueueEmpty>
 80059d4:	4603      	mov	r3, r0
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	f43f af6f 	beq.w	80058ba <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80059dc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 80059de:	4618      	mov	r0, r3
 80059e0:	3730      	adds	r7, #48	; 0x30
 80059e2:	46bd      	mov	sp, r7
 80059e4:	bd80      	pop	{r7, pc}
 80059e6:	bf00      	nop
 80059e8:	e000ed04 	.word	0xe000ed04

080059ec <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80059ec:	b580      	push	{r7, lr}
 80059ee:	b08e      	sub	sp, #56	; 0x38
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]
 80059f4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80059f6:	2300      	movs	r3, #0
 80059f8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80059fe:	2300      	movs	r3, #0
 8005a00:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005a02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d10a      	bne.n	8005a1e <xQueueSemaphoreTake+0x32>
	__asm volatile
 8005a08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a0c:	f383 8811 	msr	BASEPRI, r3
 8005a10:	f3bf 8f6f 	isb	sy
 8005a14:	f3bf 8f4f 	dsb	sy
 8005a18:	623b      	str	r3, [r7, #32]
}
 8005a1a:	bf00      	nop
 8005a1c:	e7fe      	b.n	8005a1c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005a1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d00a      	beq.n	8005a3c <xQueueSemaphoreTake+0x50>
	__asm volatile
 8005a26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a2a:	f383 8811 	msr	BASEPRI, r3
 8005a2e:	f3bf 8f6f 	isb	sy
 8005a32:	f3bf 8f4f 	dsb	sy
 8005a36:	61fb      	str	r3, [r7, #28]
}
 8005a38:	bf00      	nop
 8005a3a:	e7fe      	b.n	8005a3a <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005a3c:	f000 ffc6 	bl	80069cc <xTaskGetSchedulerState>
 8005a40:	4603      	mov	r3, r0
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d102      	bne.n	8005a4c <xQueueSemaphoreTake+0x60>
 8005a46:	683b      	ldr	r3, [r7, #0]
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d101      	bne.n	8005a50 <xQueueSemaphoreTake+0x64>
 8005a4c:	2301      	movs	r3, #1
 8005a4e:	e000      	b.n	8005a52 <xQueueSemaphoreTake+0x66>
 8005a50:	2300      	movs	r3, #0
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d10a      	bne.n	8005a6c <xQueueSemaphoreTake+0x80>
	__asm volatile
 8005a56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a5a:	f383 8811 	msr	BASEPRI, r3
 8005a5e:	f3bf 8f6f 	isb	sy
 8005a62:	f3bf 8f4f 	dsb	sy
 8005a66:	61bb      	str	r3, [r7, #24]
}
 8005a68:	bf00      	nop
 8005a6a:	e7fe      	b.n	8005a6a <xQueueSemaphoreTake+0x7e>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8005a6c:	f001 fae6 	bl	800703c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8005a70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a74:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8005a76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d024      	beq.n	8005ac6 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8005a7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a7e:	1e5a      	subs	r2, r3, #1
 8005a80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a82:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005a84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d104      	bne.n	8005a96 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8005a8c:	f001 f968 	bl	8006d60 <pvTaskIncrementMutexHeldCount>
 8005a90:	4602      	mov	r2, r0
 8005a92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a94:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005a96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a98:	691b      	ldr	r3, [r3, #16]
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d00f      	beq.n	8005abe <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005a9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005aa0:	3310      	adds	r3, #16
 8005aa2:	4618      	mov	r0, r3
 8005aa4:	f000 fdce 	bl	8006644 <xTaskRemoveFromEventList>
 8005aa8:	4603      	mov	r3, r0
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d007      	beq.n	8005abe <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005aae:	4b54      	ldr	r3, [pc, #336]	; (8005c00 <xQueueSemaphoreTake+0x214>)
 8005ab0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005ab4:	601a      	str	r2, [r3, #0]
 8005ab6:	f3bf 8f4f 	dsb	sy
 8005aba:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005abe:	f001 faed 	bl	800709c <vPortExitCritical>
				return pdPASS;
 8005ac2:	2301      	movs	r3, #1
 8005ac4:	e097      	b.n	8005bf6 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005ac6:	683b      	ldr	r3, [r7, #0]
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d111      	bne.n	8005af0 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8005acc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d00a      	beq.n	8005ae8 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8005ad2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ad6:	f383 8811 	msr	BASEPRI, r3
 8005ada:	f3bf 8f6f 	isb	sy
 8005ade:	f3bf 8f4f 	dsb	sy
 8005ae2:	617b      	str	r3, [r7, #20]
}
 8005ae4:	bf00      	nop
 8005ae6:	e7fe      	b.n	8005ae6 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8005ae8:	f001 fad8 	bl	800709c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005aec:	2300      	movs	r3, #0
 8005aee:	e082      	b.n	8005bf6 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005af0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d106      	bne.n	8005b04 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005af6:	f107 030c 	add.w	r3, r7, #12
 8005afa:	4618      	mov	r0, r3
 8005afc:	f000 fe04 	bl	8006708 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005b00:	2301      	movs	r3, #1
 8005b02:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005b04:	f001 faca 	bl	800709c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005b08:	f000 fbae 	bl	8006268 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005b0c:	f001 fa96 	bl	800703c <vPortEnterCritical>
 8005b10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b12:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005b16:	b25b      	sxtb	r3, r3
 8005b18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b1c:	d103      	bne.n	8005b26 <xQueueSemaphoreTake+0x13a>
 8005b1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b20:	2200      	movs	r2, #0
 8005b22:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005b26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b28:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005b2c:	b25b      	sxtb	r3, r3
 8005b2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b32:	d103      	bne.n	8005b3c <xQueueSemaphoreTake+0x150>
 8005b34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b36:	2200      	movs	r2, #0
 8005b38:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005b3c:	f001 faae 	bl	800709c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005b40:	463a      	mov	r2, r7
 8005b42:	f107 030c 	add.w	r3, r7, #12
 8005b46:	4611      	mov	r1, r2
 8005b48:	4618      	mov	r0, r3
 8005b4a:	f000 fdf3 	bl	8006734 <xTaskCheckForTimeOut>
 8005b4e:	4603      	mov	r3, r0
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d132      	bne.n	8005bba <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005b54:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005b56:	f000 f94e 	bl	8005df6 <prvIsQueueEmpty>
 8005b5a:	4603      	mov	r3, r0
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d026      	beq.n	8005bae <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005b60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d109      	bne.n	8005b7c <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8005b68:	f001 fa68 	bl	800703c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8005b6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b6e:	685b      	ldr	r3, [r3, #4]
 8005b70:	4618      	mov	r0, r3
 8005b72:	f000 ff49 	bl	8006a08 <xTaskPriorityInherit>
 8005b76:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8005b78:	f001 fa90 	bl	800709c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005b7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b7e:	3324      	adds	r3, #36	; 0x24
 8005b80:	683a      	ldr	r2, [r7, #0]
 8005b82:	4611      	mov	r1, r2
 8005b84:	4618      	mov	r0, r3
 8005b86:	f000 fd39 	bl	80065fc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005b8a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005b8c:	f000 f8e1 	bl	8005d52 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005b90:	f000 fb78 	bl	8006284 <xTaskResumeAll>
 8005b94:	4603      	mov	r3, r0
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	f47f af68 	bne.w	8005a6c <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8005b9c:	4b18      	ldr	r3, [pc, #96]	; (8005c00 <xQueueSemaphoreTake+0x214>)
 8005b9e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005ba2:	601a      	str	r2, [r3, #0]
 8005ba4:	f3bf 8f4f 	dsb	sy
 8005ba8:	f3bf 8f6f 	isb	sy
 8005bac:	e75e      	b.n	8005a6c <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8005bae:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005bb0:	f000 f8cf 	bl	8005d52 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005bb4:	f000 fb66 	bl	8006284 <xTaskResumeAll>
 8005bb8:	e758      	b.n	8005a6c <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8005bba:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005bbc:	f000 f8c9 	bl	8005d52 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005bc0:	f000 fb60 	bl	8006284 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005bc4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005bc6:	f000 f916 	bl	8005df6 <prvIsQueueEmpty>
 8005bca:	4603      	mov	r3, r0
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	f43f af4d 	beq.w	8005a6c <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8005bd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d00d      	beq.n	8005bf4 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8005bd8:	f001 fa30 	bl	800703c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8005bdc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005bde:	f000 f811 	bl	8005c04 <prvGetDisinheritPriorityAfterTimeout>
 8005be2:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 8005be4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005be6:	685b      	ldr	r3, [r3, #4]
 8005be8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005bea:	4618      	mov	r0, r3
 8005bec:	f001 f818 	bl	8006c20 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8005bf0:	f001 fa54 	bl	800709c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005bf4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8005bf6:	4618      	mov	r0, r3
 8005bf8:	3738      	adds	r7, #56	; 0x38
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	bd80      	pop	{r7, pc}
 8005bfe:	bf00      	nop
 8005c00:	e000ed04 	.word	0xe000ed04

08005c04 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8005c04:	b480      	push	{r7}
 8005c06:	b085      	sub	sp, #20
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d006      	beq.n	8005c22 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f1c3 0307 	rsb	r3, r3, #7
 8005c1e:	60fb      	str	r3, [r7, #12]
 8005c20:	e001      	b.n	8005c26 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8005c22:	2300      	movs	r3, #0
 8005c24:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8005c26:	68fb      	ldr	r3, [r7, #12]
	}
 8005c28:	4618      	mov	r0, r3
 8005c2a:	3714      	adds	r7, #20
 8005c2c:	46bd      	mov	sp, r7
 8005c2e:	bc80      	pop	{r7}
 8005c30:	4770      	bx	lr

08005c32 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005c32:	b580      	push	{r7, lr}
 8005c34:	b086      	sub	sp, #24
 8005c36:	af00      	add	r7, sp, #0
 8005c38:	60f8      	str	r0, [r7, #12]
 8005c3a:	60b9      	str	r1, [r7, #8]
 8005c3c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005c3e:	2300      	movs	r3, #0
 8005c40:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c46:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d10d      	bne.n	8005c6c <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d14d      	bne.n	8005cf4 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	685b      	ldr	r3, [r3, #4]
 8005c5c:	4618      	mov	r0, r3
 8005c5e:	f000 ff59 	bl	8006b14 <xTaskPriorityDisinherit>
 8005c62:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	2200      	movs	r2, #0
 8005c68:	605a      	str	r2, [r3, #4]
 8005c6a:	e043      	b.n	8005cf4 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d119      	bne.n	8005ca6 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	6898      	ldr	r0, [r3, #8]
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c7a:	461a      	mov	r2, r3
 8005c7c:	68b9      	ldr	r1, [r7, #8]
 8005c7e:	f001 fdd8 	bl	8007832 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	689a      	ldr	r2, [r3, #8]
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c8a:	441a      	add	r2, r3
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	689a      	ldr	r2, [r3, #8]
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	685b      	ldr	r3, [r3, #4]
 8005c98:	429a      	cmp	r2, r3
 8005c9a:	d32b      	bcc.n	8005cf4 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	681a      	ldr	r2, [r3, #0]
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	609a      	str	r2, [r3, #8]
 8005ca4:	e026      	b.n	8005cf4 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	68d8      	ldr	r0, [r3, #12]
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cae:	461a      	mov	r2, r3
 8005cb0:	68b9      	ldr	r1, [r7, #8]
 8005cb2:	f001 fdbe 	bl	8007832 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	68da      	ldr	r2, [r3, #12]
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cbe:	425b      	negs	r3, r3
 8005cc0:	441a      	add	r2, r3
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	68da      	ldr	r2, [r3, #12]
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	429a      	cmp	r2, r3
 8005cd0:	d207      	bcs.n	8005ce2 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	685a      	ldr	r2, [r3, #4]
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cda:	425b      	negs	r3, r3
 8005cdc:	441a      	add	r2, r3
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	2b02      	cmp	r3, #2
 8005ce6:	d105      	bne.n	8005cf4 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005ce8:	693b      	ldr	r3, [r7, #16]
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d002      	beq.n	8005cf4 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005cee:	693b      	ldr	r3, [r7, #16]
 8005cf0:	3b01      	subs	r3, #1
 8005cf2:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005cf4:	693b      	ldr	r3, [r7, #16]
 8005cf6:	1c5a      	adds	r2, r3, #1
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8005cfc:	697b      	ldr	r3, [r7, #20]
}
 8005cfe:	4618      	mov	r0, r3
 8005d00:	3718      	adds	r7, #24
 8005d02:	46bd      	mov	sp, r7
 8005d04:	bd80      	pop	{r7, pc}

08005d06 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005d06:	b580      	push	{r7, lr}
 8005d08:	b082      	sub	sp, #8
 8005d0a:	af00      	add	r7, sp, #0
 8005d0c:	6078      	str	r0, [r7, #4]
 8005d0e:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d018      	beq.n	8005d4a <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	68da      	ldr	r2, [r3, #12]
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d20:	441a      	add	r2, r3
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	68da      	ldr	r2, [r3, #12]
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	685b      	ldr	r3, [r3, #4]
 8005d2e:	429a      	cmp	r2, r3
 8005d30:	d303      	bcc.n	8005d3a <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681a      	ldr	r2, [r3, #0]
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	68d9      	ldr	r1, [r3, #12]
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d42:	461a      	mov	r2, r3
 8005d44:	6838      	ldr	r0, [r7, #0]
 8005d46:	f001 fd74 	bl	8007832 <memcpy>
	}
}
 8005d4a:	bf00      	nop
 8005d4c:	3708      	adds	r7, #8
 8005d4e:	46bd      	mov	sp, r7
 8005d50:	bd80      	pop	{r7, pc}

08005d52 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005d52:	b580      	push	{r7, lr}
 8005d54:	b084      	sub	sp, #16
 8005d56:	af00      	add	r7, sp, #0
 8005d58:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005d5a:	f001 f96f 	bl	800703c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005d64:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005d66:	e011      	b.n	8005d8c <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d012      	beq.n	8005d96 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	3324      	adds	r3, #36	; 0x24
 8005d74:	4618      	mov	r0, r3
 8005d76:	f000 fc65 	bl	8006644 <xTaskRemoveFromEventList>
 8005d7a:	4603      	mov	r3, r0
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d001      	beq.n	8005d84 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005d80:	f000 fd3a 	bl	80067f8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005d84:	7bfb      	ldrb	r3, [r7, #15]
 8005d86:	3b01      	subs	r3, #1
 8005d88:	b2db      	uxtb	r3, r3
 8005d8a:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005d8c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	dce9      	bgt.n	8005d68 <prvUnlockQueue+0x16>
 8005d94:	e000      	b.n	8005d98 <prvUnlockQueue+0x46>
					break;
 8005d96:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	22ff      	movs	r2, #255	; 0xff
 8005d9c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8005da0:	f001 f97c 	bl	800709c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005da4:	f001 f94a 	bl	800703c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005dae:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005db0:	e011      	b.n	8005dd6 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	691b      	ldr	r3, [r3, #16]
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d012      	beq.n	8005de0 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	3310      	adds	r3, #16
 8005dbe:	4618      	mov	r0, r3
 8005dc0:	f000 fc40 	bl	8006644 <xTaskRemoveFromEventList>
 8005dc4:	4603      	mov	r3, r0
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d001      	beq.n	8005dce <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005dca:	f000 fd15 	bl	80067f8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005dce:	7bbb      	ldrb	r3, [r7, #14]
 8005dd0:	3b01      	subs	r3, #1
 8005dd2:	b2db      	uxtb	r3, r3
 8005dd4:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005dd6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	dce9      	bgt.n	8005db2 <prvUnlockQueue+0x60>
 8005dde:	e000      	b.n	8005de2 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005de0:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	22ff      	movs	r2, #255	; 0xff
 8005de6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8005dea:	f001 f957 	bl	800709c <vPortExitCritical>
}
 8005dee:	bf00      	nop
 8005df0:	3710      	adds	r7, #16
 8005df2:	46bd      	mov	sp, r7
 8005df4:	bd80      	pop	{r7, pc}

08005df6 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005df6:	b580      	push	{r7, lr}
 8005df8:	b084      	sub	sp, #16
 8005dfa:	af00      	add	r7, sp, #0
 8005dfc:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005dfe:	f001 f91d 	bl	800703c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d102      	bne.n	8005e10 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005e0a:	2301      	movs	r3, #1
 8005e0c:	60fb      	str	r3, [r7, #12]
 8005e0e:	e001      	b.n	8005e14 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005e10:	2300      	movs	r3, #0
 8005e12:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005e14:	f001 f942 	bl	800709c <vPortExitCritical>

	return xReturn;
 8005e18:	68fb      	ldr	r3, [r7, #12]
}
 8005e1a:	4618      	mov	r0, r3
 8005e1c:	3710      	adds	r7, #16
 8005e1e:	46bd      	mov	sp, r7
 8005e20:	bd80      	pop	{r7, pc}

08005e22 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005e22:	b580      	push	{r7, lr}
 8005e24:	b084      	sub	sp, #16
 8005e26:	af00      	add	r7, sp, #0
 8005e28:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005e2a:	f001 f907 	bl	800703c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e36:	429a      	cmp	r2, r3
 8005e38:	d102      	bne.n	8005e40 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005e3a:	2301      	movs	r3, #1
 8005e3c:	60fb      	str	r3, [r7, #12]
 8005e3e:	e001      	b.n	8005e44 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005e40:	2300      	movs	r3, #0
 8005e42:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005e44:	f001 f92a 	bl	800709c <vPortExitCritical>

	return xReturn;
 8005e48:	68fb      	ldr	r3, [r7, #12]
}
 8005e4a:	4618      	mov	r0, r3
 8005e4c:	3710      	adds	r7, #16
 8005e4e:	46bd      	mov	sp, r7
 8005e50:	bd80      	pop	{r7, pc}

08005e52 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005e52:	b580      	push	{r7, lr}
 8005e54:	b08e      	sub	sp, #56	; 0x38
 8005e56:	af04      	add	r7, sp, #16
 8005e58:	60f8      	str	r0, [r7, #12]
 8005e5a:	60b9      	str	r1, [r7, #8]
 8005e5c:	607a      	str	r2, [r7, #4]
 8005e5e:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005e60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d10a      	bne.n	8005e7c <xTaskCreateStatic+0x2a>
	__asm volatile
 8005e66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e6a:	f383 8811 	msr	BASEPRI, r3
 8005e6e:	f3bf 8f6f 	isb	sy
 8005e72:	f3bf 8f4f 	dsb	sy
 8005e76:	623b      	str	r3, [r7, #32]
}
 8005e78:	bf00      	nop
 8005e7a:	e7fe      	b.n	8005e7a <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005e7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d10a      	bne.n	8005e98 <xTaskCreateStatic+0x46>
	__asm volatile
 8005e82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e86:	f383 8811 	msr	BASEPRI, r3
 8005e8a:	f3bf 8f6f 	isb	sy
 8005e8e:	f3bf 8f4f 	dsb	sy
 8005e92:	61fb      	str	r3, [r7, #28]
}
 8005e94:	bf00      	nop
 8005e96:	e7fe      	b.n	8005e96 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005e98:	23b4      	movs	r3, #180	; 0xb4
 8005e9a:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005e9c:	693b      	ldr	r3, [r7, #16]
 8005e9e:	2bb4      	cmp	r3, #180	; 0xb4
 8005ea0:	d00a      	beq.n	8005eb8 <xTaskCreateStatic+0x66>
	__asm volatile
 8005ea2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ea6:	f383 8811 	msr	BASEPRI, r3
 8005eaa:	f3bf 8f6f 	isb	sy
 8005eae:	f3bf 8f4f 	dsb	sy
 8005eb2:	61bb      	str	r3, [r7, #24]
}
 8005eb4:	bf00      	nop
 8005eb6:	e7fe      	b.n	8005eb6 <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005eb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d01e      	beq.n	8005efc <xTaskCreateStatic+0xaa>
 8005ebe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d01b      	beq.n	8005efc <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005ec4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ec6:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005ec8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eca:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005ecc:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ed0:	2202      	movs	r2, #2
 8005ed2:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	9303      	str	r3, [sp, #12]
 8005eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005edc:	9302      	str	r3, [sp, #8]
 8005ede:	f107 0314 	add.w	r3, r7, #20
 8005ee2:	9301      	str	r3, [sp, #4]
 8005ee4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ee6:	9300      	str	r3, [sp, #0]
 8005ee8:	683b      	ldr	r3, [r7, #0]
 8005eea:	687a      	ldr	r2, [r7, #4]
 8005eec:	68b9      	ldr	r1, [r7, #8]
 8005eee:	68f8      	ldr	r0, [r7, #12]
 8005ef0:	f000 f850 	bl	8005f94 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005ef4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005ef6:	f000 f8e3 	bl	80060c0 <prvAddNewTaskToReadyList>
 8005efa:	e001      	b.n	8005f00 <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 8005efc:	2300      	movs	r3, #0
 8005efe:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005f00:	697b      	ldr	r3, [r7, #20]
	}
 8005f02:	4618      	mov	r0, r3
 8005f04:	3728      	adds	r7, #40	; 0x28
 8005f06:	46bd      	mov	sp, r7
 8005f08:	bd80      	pop	{r7, pc}

08005f0a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005f0a:	b580      	push	{r7, lr}
 8005f0c:	b08c      	sub	sp, #48	; 0x30
 8005f0e:	af04      	add	r7, sp, #16
 8005f10:	60f8      	str	r0, [r7, #12]
 8005f12:	60b9      	str	r1, [r7, #8]
 8005f14:	603b      	str	r3, [r7, #0]
 8005f16:	4613      	mov	r3, r2
 8005f18:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005f1a:	88fb      	ldrh	r3, [r7, #6]
 8005f1c:	009b      	lsls	r3, r3, #2
 8005f1e:	4618      	mov	r0, r3
 8005f20:	f001 f98c 	bl	800723c <pvPortMalloc>
 8005f24:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005f26:	697b      	ldr	r3, [r7, #20]
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d00e      	beq.n	8005f4a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8005f2c:	20b4      	movs	r0, #180	; 0xb4
 8005f2e:	f001 f985 	bl	800723c <pvPortMalloc>
 8005f32:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005f34:	69fb      	ldr	r3, [r7, #28]
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d003      	beq.n	8005f42 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005f3a:	69fb      	ldr	r3, [r7, #28]
 8005f3c:	697a      	ldr	r2, [r7, #20]
 8005f3e:	631a      	str	r2, [r3, #48]	; 0x30
 8005f40:	e005      	b.n	8005f4e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005f42:	6978      	ldr	r0, [r7, #20]
 8005f44:	f001 fa3e 	bl	80073c4 <vPortFree>
 8005f48:	e001      	b.n	8005f4e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005f4e:	69fb      	ldr	r3, [r7, #28]
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d017      	beq.n	8005f84 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005f54:	69fb      	ldr	r3, [r7, #28]
 8005f56:	2200      	movs	r2, #0
 8005f58:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005f5c:	88fa      	ldrh	r2, [r7, #6]
 8005f5e:	2300      	movs	r3, #0
 8005f60:	9303      	str	r3, [sp, #12]
 8005f62:	69fb      	ldr	r3, [r7, #28]
 8005f64:	9302      	str	r3, [sp, #8]
 8005f66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f68:	9301      	str	r3, [sp, #4]
 8005f6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f6c:	9300      	str	r3, [sp, #0]
 8005f6e:	683b      	ldr	r3, [r7, #0]
 8005f70:	68b9      	ldr	r1, [r7, #8]
 8005f72:	68f8      	ldr	r0, [r7, #12]
 8005f74:	f000 f80e 	bl	8005f94 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005f78:	69f8      	ldr	r0, [r7, #28]
 8005f7a:	f000 f8a1 	bl	80060c0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005f7e:	2301      	movs	r3, #1
 8005f80:	61bb      	str	r3, [r7, #24]
 8005f82:	e002      	b.n	8005f8a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005f84:	f04f 33ff 	mov.w	r3, #4294967295
 8005f88:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005f8a:	69bb      	ldr	r3, [r7, #24]
	}
 8005f8c:	4618      	mov	r0, r3
 8005f8e:	3720      	adds	r7, #32
 8005f90:	46bd      	mov	sp, r7
 8005f92:	bd80      	pop	{r7, pc}

08005f94 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005f94:	b580      	push	{r7, lr}
 8005f96:	b088      	sub	sp, #32
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	60f8      	str	r0, [r7, #12]
 8005f9c:	60b9      	str	r1, [r7, #8]
 8005f9e:	607a      	str	r2, [r7, #4]
 8005fa0:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8005fa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fa4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005fac:	3b01      	subs	r3, #1
 8005fae:	009b      	lsls	r3, r3, #2
 8005fb0:	4413      	add	r3, r2
 8005fb2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8005fb4:	69bb      	ldr	r3, [r7, #24]
 8005fb6:	f023 0307 	bic.w	r3, r3, #7
 8005fba:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005fbc:	69bb      	ldr	r3, [r7, #24]
 8005fbe:	f003 0307 	and.w	r3, r3, #7
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d00a      	beq.n	8005fdc <prvInitialiseNewTask+0x48>
	__asm volatile
 8005fc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fca:	f383 8811 	msr	BASEPRI, r3
 8005fce:	f3bf 8f6f 	isb	sy
 8005fd2:	f3bf 8f4f 	dsb	sy
 8005fd6:	617b      	str	r3, [r7, #20]
}
 8005fd8:	bf00      	nop
 8005fda:	e7fe      	b.n	8005fda <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005fdc:	2300      	movs	r3, #0
 8005fde:	61fb      	str	r3, [r7, #28]
 8005fe0:	e012      	b.n	8006008 <prvInitialiseNewTask+0x74>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005fe2:	68ba      	ldr	r2, [r7, #8]
 8005fe4:	69fb      	ldr	r3, [r7, #28]
 8005fe6:	4413      	add	r3, r2
 8005fe8:	7819      	ldrb	r1, [r3, #0]
 8005fea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005fec:	69fb      	ldr	r3, [r7, #28]
 8005fee:	4413      	add	r3, r2
 8005ff0:	3334      	adds	r3, #52	; 0x34
 8005ff2:	460a      	mov	r2, r1
 8005ff4:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8005ff6:	68ba      	ldr	r2, [r7, #8]
 8005ff8:	69fb      	ldr	r3, [r7, #28]
 8005ffa:	4413      	add	r3, r2
 8005ffc:	781b      	ldrb	r3, [r3, #0]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d006      	beq.n	8006010 <prvInitialiseNewTask+0x7c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006002:	69fb      	ldr	r3, [r7, #28]
 8006004:	3301      	adds	r3, #1
 8006006:	61fb      	str	r3, [r7, #28]
 8006008:	69fb      	ldr	r3, [r7, #28]
 800600a:	2b0f      	cmp	r3, #15
 800600c:	d9e9      	bls.n	8005fe2 <prvInitialiseNewTask+0x4e>
 800600e:	e000      	b.n	8006012 <prvInitialiseNewTask+0x7e>
		{
			break;
 8006010:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006012:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006014:	2200      	movs	r2, #0
 8006016:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800601a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800601c:	2b06      	cmp	r3, #6
 800601e:	d901      	bls.n	8006024 <prvInitialiseNewTask+0x90>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006020:	2306      	movs	r3, #6
 8006022:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006024:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006026:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006028:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800602a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800602c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800602e:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8006030:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006032:	2200      	movs	r2, #0
 8006034:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006036:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006038:	3304      	adds	r3, #4
 800603a:	4618      	mov	r0, r3
 800603c:	f7ff f802 	bl	8005044 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006040:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006042:	3318      	adds	r3, #24
 8006044:	4618      	mov	r0, r3
 8006046:	f7fe fffd 	bl	8005044 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800604a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800604c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800604e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006050:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006052:	f1c3 0207 	rsb	r2, r3, #7
 8006056:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006058:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800605a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800605c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800605e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006060:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006062:	2200      	movs	r2, #0
 8006064:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006068:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800606a:	2200      	movs	r2, #0
 800606c:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006070:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006072:	334c      	adds	r3, #76	; 0x4c
 8006074:	2260      	movs	r2, #96	; 0x60
 8006076:	2100      	movs	r1, #0
 8006078:	4618      	mov	r0, r3
 800607a:	f001 fbe8 	bl	800784e <memset>
 800607e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006080:	4a0c      	ldr	r2, [pc, #48]	; (80060b4 <prvInitialiseNewTask+0x120>)
 8006082:	651a      	str	r2, [r3, #80]	; 0x50
 8006084:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006086:	4a0c      	ldr	r2, [pc, #48]	; (80060b8 <prvInitialiseNewTask+0x124>)
 8006088:	655a      	str	r2, [r3, #84]	; 0x54
 800608a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800608c:	4a0b      	ldr	r2, [pc, #44]	; (80060bc <prvInitialiseNewTask+0x128>)
 800608e:	659a      	str	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006090:	683a      	ldr	r2, [r7, #0]
 8006092:	68f9      	ldr	r1, [r7, #12]
 8006094:	69b8      	ldr	r0, [r7, #24]
 8006096:	f000 fedd 	bl	8006e54 <pxPortInitialiseStack>
 800609a:	4602      	mov	r2, r0
 800609c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800609e:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 80060a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d002      	beq.n	80060ac <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80060a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80060aa:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80060ac:	bf00      	nop
 80060ae:	3720      	adds	r7, #32
 80060b0:	46bd      	mov	sp, r7
 80060b2:	bd80      	pop	{r7, pc}
 80060b4:	080083b0 	.word	0x080083b0
 80060b8:	080083d0 	.word	0x080083d0
 80060bc:	08008390 	.word	0x08008390

080060c0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80060c0:	b580      	push	{r7, lr}
 80060c2:	b082      	sub	sp, #8
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80060c8:	f000 ffb8 	bl	800703c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80060cc:	4b2a      	ldr	r3, [pc, #168]	; (8006178 <prvAddNewTaskToReadyList+0xb8>)
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	3301      	adds	r3, #1
 80060d2:	4a29      	ldr	r2, [pc, #164]	; (8006178 <prvAddNewTaskToReadyList+0xb8>)
 80060d4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80060d6:	4b29      	ldr	r3, [pc, #164]	; (800617c <prvAddNewTaskToReadyList+0xbc>)
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d109      	bne.n	80060f2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80060de:	4a27      	ldr	r2, [pc, #156]	; (800617c <prvAddNewTaskToReadyList+0xbc>)
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80060e4:	4b24      	ldr	r3, [pc, #144]	; (8006178 <prvAddNewTaskToReadyList+0xb8>)
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	2b01      	cmp	r3, #1
 80060ea:	d110      	bne.n	800610e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80060ec:	f000 fba8 	bl	8006840 <prvInitialiseTaskLists>
 80060f0:	e00d      	b.n	800610e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80060f2:	4b23      	ldr	r3, [pc, #140]	; (8006180 <prvAddNewTaskToReadyList+0xc0>)
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d109      	bne.n	800610e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80060fa:	4b20      	ldr	r3, [pc, #128]	; (800617c <prvAddNewTaskToReadyList+0xbc>)
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006104:	429a      	cmp	r2, r3
 8006106:	d802      	bhi.n	800610e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006108:	4a1c      	ldr	r2, [pc, #112]	; (800617c <prvAddNewTaskToReadyList+0xbc>)
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800610e:	4b1d      	ldr	r3, [pc, #116]	; (8006184 <prvAddNewTaskToReadyList+0xc4>)
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	3301      	adds	r3, #1
 8006114:	4a1b      	ldr	r2, [pc, #108]	; (8006184 <prvAddNewTaskToReadyList+0xc4>)
 8006116:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800611c:	2201      	movs	r2, #1
 800611e:	409a      	lsls	r2, r3
 8006120:	4b19      	ldr	r3, [pc, #100]	; (8006188 <prvAddNewTaskToReadyList+0xc8>)
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	4313      	orrs	r3, r2
 8006126:	4a18      	ldr	r2, [pc, #96]	; (8006188 <prvAddNewTaskToReadyList+0xc8>)
 8006128:	6013      	str	r3, [r2, #0]
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800612e:	4613      	mov	r3, r2
 8006130:	009b      	lsls	r3, r3, #2
 8006132:	4413      	add	r3, r2
 8006134:	009b      	lsls	r3, r3, #2
 8006136:	4a15      	ldr	r2, [pc, #84]	; (800618c <prvAddNewTaskToReadyList+0xcc>)
 8006138:	441a      	add	r2, r3
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	3304      	adds	r3, #4
 800613e:	4619      	mov	r1, r3
 8006140:	4610      	mov	r0, r2
 8006142:	f7fe ff8b 	bl	800505c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006146:	f000 ffa9 	bl	800709c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800614a:	4b0d      	ldr	r3, [pc, #52]	; (8006180 <prvAddNewTaskToReadyList+0xc0>)
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	2b00      	cmp	r3, #0
 8006150:	d00e      	beq.n	8006170 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006152:	4b0a      	ldr	r3, [pc, #40]	; (800617c <prvAddNewTaskToReadyList+0xbc>)
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800615c:	429a      	cmp	r2, r3
 800615e:	d207      	bcs.n	8006170 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006160:	4b0b      	ldr	r3, [pc, #44]	; (8006190 <prvAddNewTaskToReadyList+0xd0>)
 8006162:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006166:	601a      	str	r2, [r3, #0]
 8006168:	f3bf 8f4f 	dsb	sy
 800616c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006170:	bf00      	nop
 8006172:	3708      	adds	r7, #8
 8006174:	46bd      	mov	sp, r7
 8006176:	bd80      	pop	{r7, pc}
 8006178:	20000458 	.word	0x20000458
 800617c:	20000358 	.word	0x20000358
 8006180:	20000464 	.word	0x20000464
 8006184:	20000474 	.word	0x20000474
 8006188:	20000460 	.word	0x20000460
 800618c:	2000035c 	.word	0x2000035c
 8006190:	e000ed04 	.word	0xe000ed04

08006194 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006194:	b580      	push	{r7, lr}
 8006196:	b08a      	sub	sp, #40	; 0x28
 8006198:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800619a:	2300      	movs	r3, #0
 800619c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800619e:	2300      	movs	r3, #0
 80061a0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80061a2:	463a      	mov	r2, r7
 80061a4:	1d39      	adds	r1, r7, #4
 80061a6:	f107 0308 	add.w	r3, r7, #8
 80061aa:	4618      	mov	r0, r3
 80061ac:	f7fa fcd0 	bl	8000b50 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80061b0:	6839      	ldr	r1, [r7, #0]
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	68ba      	ldr	r2, [r7, #8]
 80061b6:	9202      	str	r2, [sp, #8]
 80061b8:	9301      	str	r3, [sp, #4]
 80061ba:	2300      	movs	r3, #0
 80061bc:	9300      	str	r3, [sp, #0]
 80061be:	2300      	movs	r3, #0
 80061c0:	460a      	mov	r2, r1
 80061c2:	4921      	ldr	r1, [pc, #132]	; (8006248 <vTaskStartScheduler+0xb4>)
 80061c4:	4821      	ldr	r0, [pc, #132]	; (800624c <vTaskStartScheduler+0xb8>)
 80061c6:	f7ff fe44 	bl	8005e52 <xTaskCreateStatic>
 80061ca:	4603      	mov	r3, r0
 80061cc:	4a20      	ldr	r2, [pc, #128]	; (8006250 <vTaskStartScheduler+0xbc>)
 80061ce:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80061d0:	4b1f      	ldr	r3, [pc, #124]	; (8006250 <vTaskStartScheduler+0xbc>)
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d002      	beq.n	80061de <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80061d8:	2301      	movs	r3, #1
 80061da:	617b      	str	r3, [r7, #20]
 80061dc:	e001      	b.n	80061e2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80061de:	2300      	movs	r3, #0
 80061e0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80061e2:	697b      	ldr	r3, [r7, #20]
 80061e4:	2b01      	cmp	r3, #1
 80061e6:	d11b      	bne.n	8006220 <vTaskStartScheduler+0x8c>
	__asm volatile
 80061e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061ec:	f383 8811 	msr	BASEPRI, r3
 80061f0:	f3bf 8f6f 	isb	sy
 80061f4:	f3bf 8f4f 	dsb	sy
 80061f8:	613b      	str	r3, [r7, #16]
}
 80061fa:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80061fc:	4b15      	ldr	r3, [pc, #84]	; (8006254 <vTaskStartScheduler+0xc0>)
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	334c      	adds	r3, #76	; 0x4c
 8006202:	4a15      	ldr	r2, [pc, #84]	; (8006258 <vTaskStartScheduler+0xc4>)
 8006204:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006206:	4b15      	ldr	r3, [pc, #84]	; (800625c <vTaskStartScheduler+0xc8>)
 8006208:	f04f 32ff 	mov.w	r2, #4294967295
 800620c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800620e:	4b14      	ldr	r3, [pc, #80]	; (8006260 <vTaskStartScheduler+0xcc>)
 8006210:	2201      	movs	r2, #1
 8006212:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8006214:	4b13      	ldr	r3, [pc, #76]	; (8006264 <vTaskStartScheduler+0xd0>)
 8006216:	2200      	movs	r2, #0
 8006218:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800621a:	f000 fe9d 	bl	8006f58 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800621e:	e00e      	b.n	800623e <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006220:	697b      	ldr	r3, [r7, #20]
 8006222:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006226:	d10a      	bne.n	800623e <vTaskStartScheduler+0xaa>
	__asm volatile
 8006228:	f04f 0350 	mov.w	r3, #80	; 0x50
 800622c:	f383 8811 	msr	BASEPRI, r3
 8006230:	f3bf 8f6f 	isb	sy
 8006234:	f3bf 8f4f 	dsb	sy
 8006238:	60fb      	str	r3, [r7, #12]
}
 800623a:	bf00      	nop
 800623c:	e7fe      	b.n	800623c <vTaskStartScheduler+0xa8>
}
 800623e:	bf00      	nop
 8006240:	3718      	adds	r7, #24
 8006242:	46bd      	mov	sp, r7
 8006244:	bd80      	pop	{r7, pc}
 8006246:	bf00      	nop
 8006248:	08008370 	.word	0x08008370
 800624c:	08006811 	.word	0x08006811
 8006250:	2000047c 	.word	0x2000047c
 8006254:	20000358 	.word	0x20000358
 8006258:	20000014 	.word	0x20000014
 800625c:	20000478 	.word	0x20000478
 8006260:	20000464 	.word	0x20000464
 8006264:	2000045c 	.word	0x2000045c

08006268 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006268:	b480      	push	{r7}
 800626a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800626c:	4b04      	ldr	r3, [pc, #16]	; (8006280 <vTaskSuspendAll+0x18>)
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	3301      	adds	r3, #1
 8006272:	4a03      	ldr	r2, [pc, #12]	; (8006280 <vTaskSuspendAll+0x18>)
 8006274:	6013      	str	r3, [r2, #0]
}
 8006276:	bf00      	nop
 8006278:	46bd      	mov	sp, r7
 800627a:	bc80      	pop	{r7}
 800627c:	4770      	bx	lr
 800627e:	bf00      	nop
 8006280:	20000480 	.word	0x20000480

08006284 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006284:	b580      	push	{r7, lr}
 8006286:	b084      	sub	sp, #16
 8006288:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800628a:	2300      	movs	r3, #0
 800628c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800628e:	2300      	movs	r3, #0
 8006290:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006292:	4b41      	ldr	r3, [pc, #260]	; (8006398 <xTaskResumeAll+0x114>)
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	2b00      	cmp	r3, #0
 8006298:	d10a      	bne.n	80062b0 <xTaskResumeAll+0x2c>
	__asm volatile
 800629a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800629e:	f383 8811 	msr	BASEPRI, r3
 80062a2:	f3bf 8f6f 	isb	sy
 80062a6:	f3bf 8f4f 	dsb	sy
 80062aa:	603b      	str	r3, [r7, #0]
}
 80062ac:	bf00      	nop
 80062ae:	e7fe      	b.n	80062ae <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80062b0:	f000 fec4 	bl	800703c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80062b4:	4b38      	ldr	r3, [pc, #224]	; (8006398 <xTaskResumeAll+0x114>)
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	3b01      	subs	r3, #1
 80062ba:	4a37      	ldr	r2, [pc, #220]	; (8006398 <xTaskResumeAll+0x114>)
 80062bc:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80062be:	4b36      	ldr	r3, [pc, #216]	; (8006398 <xTaskResumeAll+0x114>)
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d161      	bne.n	800638a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80062c6:	4b35      	ldr	r3, [pc, #212]	; (800639c <xTaskResumeAll+0x118>)
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d05d      	beq.n	800638a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80062ce:	e02e      	b.n	800632e <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80062d0:	4b33      	ldr	r3, [pc, #204]	; (80063a0 <xTaskResumeAll+0x11c>)
 80062d2:	68db      	ldr	r3, [r3, #12]
 80062d4:	68db      	ldr	r3, [r3, #12]
 80062d6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	3318      	adds	r3, #24
 80062dc:	4618      	mov	r0, r3
 80062de:	f7fe ff18 	bl	8005112 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	3304      	adds	r3, #4
 80062e6:	4618      	mov	r0, r3
 80062e8:	f7fe ff13 	bl	8005112 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062f0:	2201      	movs	r2, #1
 80062f2:	409a      	lsls	r2, r3
 80062f4:	4b2b      	ldr	r3, [pc, #172]	; (80063a4 <xTaskResumeAll+0x120>)
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	4313      	orrs	r3, r2
 80062fa:	4a2a      	ldr	r2, [pc, #168]	; (80063a4 <xTaskResumeAll+0x120>)
 80062fc:	6013      	str	r3, [r2, #0]
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006302:	4613      	mov	r3, r2
 8006304:	009b      	lsls	r3, r3, #2
 8006306:	4413      	add	r3, r2
 8006308:	009b      	lsls	r3, r3, #2
 800630a:	4a27      	ldr	r2, [pc, #156]	; (80063a8 <xTaskResumeAll+0x124>)
 800630c:	441a      	add	r2, r3
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	3304      	adds	r3, #4
 8006312:	4619      	mov	r1, r3
 8006314:	4610      	mov	r0, r2
 8006316:	f7fe fea1 	bl	800505c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800631e:	4b23      	ldr	r3, [pc, #140]	; (80063ac <xTaskResumeAll+0x128>)
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006324:	429a      	cmp	r2, r3
 8006326:	d302      	bcc.n	800632e <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8006328:	4b21      	ldr	r3, [pc, #132]	; (80063b0 <xTaskResumeAll+0x12c>)
 800632a:	2201      	movs	r2, #1
 800632c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800632e:	4b1c      	ldr	r3, [pc, #112]	; (80063a0 <xTaskResumeAll+0x11c>)
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	2b00      	cmp	r3, #0
 8006334:	d1cc      	bne.n	80062d0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	2b00      	cmp	r3, #0
 800633a:	d001      	beq.n	8006340 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800633c:	f000 fb22 	bl	8006984 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8006340:	4b1c      	ldr	r3, [pc, #112]	; (80063b4 <xTaskResumeAll+0x130>)
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	2b00      	cmp	r3, #0
 800634a:	d010      	beq.n	800636e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800634c:	f000 f836 	bl	80063bc <xTaskIncrementTick>
 8006350:	4603      	mov	r3, r0
 8006352:	2b00      	cmp	r3, #0
 8006354:	d002      	beq.n	800635c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8006356:	4b16      	ldr	r3, [pc, #88]	; (80063b0 <xTaskResumeAll+0x12c>)
 8006358:	2201      	movs	r2, #1
 800635a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	3b01      	subs	r3, #1
 8006360:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	2b00      	cmp	r3, #0
 8006366:	d1f1      	bne.n	800634c <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8006368:	4b12      	ldr	r3, [pc, #72]	; (80063b4 <xTaskResumeAll+0x130>)
 800636a:	2200      	movs	r2, #0
 800636c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800636e:	4b10      	ldr	r3, [pc, #64]	; (80063b0 <xTaskResumeAll+0x12c>)
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	2b00      	cmp	r3, #0
 8006374:	d009      	beq.n	800638a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006376:	2301      	movs	r3, #1
 8006378:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800637a:	4b0f      	ldr	r3, [pc, #60]	; (80063b8 <xTaskResumeAll+0x134>)
 800637c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006380:	601a      	str	r2, [r3, #0]
 8006382:	f3bf 8f4f 	dsb	sy
 8006386:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800638a:	f000 fe87 	bl	800709c <vPortExitCritical>

	return xAlreadyYielded;
 800638e:	68bb      	ldr	r3, [r7, #8]
}
 8006390:	4618      	mov	r0, r3
 8006392:	3710      	adds	r7, #16
 8006394:	46bd      	mov	sp, r7
 8006396:	bd80      	pop	{r7, pc}
 8006398:	20000480 	.word	0x20000480
 800639c:	20000458 	.word	0x20000458
 80063a0:	20000418 	.word	0x20000418
 80063a4:	20000460 	.word	0x20000460
 80063a8:	2000035c 	.word	0x2000035c
 80063ac:	20000358 	.word	0x20000358
 80063b0:	2000046c 	.word	0x2000046c
 80063b4:	20000468 	.word	0x20000468
 80063b8:	e000ed04 	.word	0xe000ed04

080063bc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80063bc:	b580      	push	{r7, lr}
 80063be:	b086      	sub	sp, #24
 80063c0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80063c2:	2300      	movs	r3, #0
 80063c4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80063c6:	4b51      	ldr	r3, [pc, #324]	; (800650c <xTaskIncrementTick+0x150>)
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	f040 808d 	bne.w	80064ea <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80063d0:	4b4f      	ldr	r3, [pc, #316]	; (8006510 <xTaskIncrementTick+0x154>)
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	3301      	adds	r3, #1
 80063d6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80063d8:	4a4d      	ldr	r2, [pc, #308]	; (8006510 <xTaskIncrementTick+0x154>)
 80063da:	693b      	ldr	r3, [r7, #16]
 80063dc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80063de:	693b      	ldr	r3, [r7, #16]
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d120      	bne.n	8006426 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80063e4:	4b4b      	ldr	r3, [pc, #300]	; (8006514 <xTaskIncrementTick+0x158>)
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d00a      	beq.n	8006404 <xTaskIncrementTick+0x48>
	__asm volatile
 80063ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063f2:	f383 8811 	msr	BASEPRI, r3
 80063f6:	f3bf 8f6f 	isb	sy
 80063fa:	f3bf 8f4f 	dsb	sy
 80063fe:	603b      	str	r3, [r7, #0]
}
 8006400:	bf00      	nop
 8006402:	e7fe      	b.n	8006402 <xTaskIncrementTick+0x46>
 8006404:	4b43      	ldr	r3, [pc, #268]	; (8006514 <xTaskIncrementTick+0x158>)
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	60fb      	str	r3, [r7, #12]
 800640a:	4b43      	ldr	r3, [pc, #268]	; (8006518 <xTaskIncrementTick+0x15c>)
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	4a41      	ldr	r2, [pc, #260]	; (8006514 <xTaskIncrementTick+0x158>)
 8006410:	6013      	str	r3, [r2, #0]
 8006412:	4a41      	ldr	r2, [pc, #260]	; (8006518 <xTaskIncrementTick+0x15c>)
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	6013      	str	r3, [r2, #0]
 8006418:	4b40      	ldr	r3, [pc, #256]	; (800651c <xTaskIncrementTick+0x160>)
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	3301      	adds	r3, #1
 800641e:	4a3f      	ldr	r2, [pc, #252]	; (800651c <xTaskIncrementTick+0x160>)
 8006420:	6013      	str	r3, [r2, #0]
 8006422:	f000 faaf 	bl	8006984 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006426:	4b3e      	ldr	r3, [pc, #248]	; (8006520 <xTaskIncrementTick+0x164>)
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	693a      	ldr	r2, [r7, #16]
 800642c:	429a      	cmp	r2, r3
 800642e:	d34d      	bcc.n	80064cc <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006430:	4b38      	ldr	r3, [pc, #224]	; (8006514 <xTaskIncrementTick+0x158>)
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	2b00      	cmp	r3, #0
 8006438:	d101      	bne.n	800643e <xTaskIncrementTick+0x82>
 800643a:	2301      	movs	r3, #1
 800643c:	e000      	b.n	8006440 <xTaskIncrementTick+0x84>
 800643e:	2300      	movs	r3, #0
 8006440:	2b00      	cmp	r3, #0
 8006442:	d004      	beq.n	800644e <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006444:	4b36      	ldr	r3, [pc, #216]	; (8006520 <xTaskIncrementTick+0x164>)
 8006446:	f04f 32ff 	mov.w	r2, #4294967295
 800644a:	601a      	str	r2, [r3, #0]
					break;
 800644c:	e03e      	b.n	80064cc <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800644e:	4b31      	ldr	r3, [pc, #196]	; (8006514 <xTaskIncrementTick+0x158>)
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	68db      	ldr	r3, [r3, #12]
 8006454:	68db      	ldr	r3, [r3, #12]
 8006456:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006458:	68bb      	ldr	r3, [r7, #8]
 800645a:	685b      	ldr	r3, [r3, #4]
 800645c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800645e:	693a      	ldr	r2, [r7, #16]
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	429a      	cmp	r2, r3
 8006464:	d203      	bcs.n	800646e <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006466:	4a2e      	ldr	r2, [pc, #184]	; (8006520 <xTaskIncrementTick+0x164>)
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	6013      	str	r3, [r2, #0]
						break;
 800646c:	e02e      	b.n	80064cc <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800646e:	68bb      	ldr	r3, [r7, #8]
 8006470:	3304      	adds	r3, #4
 8006472:	4618      	mov	r0, r3
 8006474:	f7fe fe4d 	bl	8005112 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006478:	68bb      	ldr	r3, [r7, #8]
 800647a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800647c:	2b00      	cmp	r3, #0
 800647e:	d004      	beq.n	800648a <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006480:	68bb      	ldr	r3, [r7, #8]
 8006482:	3318      	adds	r3, #24
 8006484:	4618      	mov	r0, r3
 8006486:	f7fe fe44 	bl	8005112 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800648a:	68bb      	ldr	r3, [r7, #8]
 800648c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800648e:	2201      	movs	r2, #1
 8006490:	409a      	lsls	r2, r3
 8006492:	4b24      	ldr	r3, [pc, #144]	; (8006524 <xTaskIncrementTick+0x168>)
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	4313      	orrs	r3, r2
 8006498:	4a22      	ldr	r2, [pc, #136]	; (8006524 <xTaskIncrementTick+0x168>)
 800649a:	6013      	str	r3, [r2, #0]
 800649c:	68bb      	ldr	r3, [r7, #8]
 800649e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80064a0:	4613      	mov	r3, r2
 80064a2:	009b      	lsls	r3, r3, #2
 80064a4:	4413      	add	r3, r2
 80064a6:	009b      	lsls	r3, r3, #2
 80064a8:	4a1f      	ldr	r2, [pc, #124]	; (8006528 <xTaskIncrementTick+0x16c>)
 80064aa:	441a      	add	r2, r3
 80064ac:	68bb      	ldr	r3, [r7, #8]
 80064ae:	3304      	adds	r3, #4
 80064b0:	4619      	mov	r1, r3
 80064b2:	4610      	mov	r0, r2
 80064b4:	f7fe fdd2 	bl	800505c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80064b8:	68bb      	ldr	r3, [r7, #8]
 80064ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80064bc:	4b1b      	ldr	r3, [pc, #108]	; (800652c <xTaskIncrementTick+0x170>)
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064c2:	429a      	cmp	r2, r3
 80064c4:	d3b4      	bcc.n	8006430 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80064c6:	2301      	movs	r3, #1
 80064c8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80064ca:	e7b1      	b.n	8006430 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80064cc:	4b17      	ldr	r3, [pc, #92]	; (800652c <xTaskIncrementTick+0x170>)
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80064d2:	4915      	ldr	r1, [pc, #84]	; (8006528 <xTaskIncrementTick+0x16c>)
 80064d4:	4613      	mov	r3, r2
 80064d6:	009b      	lsls	r3, r3, #2
 80064d8:	4413      	add	r3, r2
 80064da:	009b      	lsls	r3, r3, #2
 80064dc:	440b      	add	r3, r1
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	2b01      	cmp	r3, #1
 80064e2:	d907      	bls.n	80064f4 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 80064e4:	2301      	movs	r3, #1
 80064e6:	617b      	str	r3, [r7, #20]
 80064e8:	e004      	b.n	80064f4 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80064ea:	4b11      	ldr	r3, [pc, #68]	; (8006530 <xTaskIncrementTick+0x174>)
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	3301      	adds	r3, #1
 80064f0:	4a0f      	ldr	r2, [pc, #60]	; (8006530 <xTaskIncrementTick+0x174>)
 80064f2:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80064f4:	4b0f      	ldr	r3, [pc, #60]	; (8006534 <xTaskIncrementTick+0x178>)
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d001      	beq.n	8006500 <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 80064fc:	2301      	movs	r3, #1
 80064fe:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8006500:	697b      	ldr	r3, [r7, #20]
}
 8006502:	4618      	mov	r0, r3
 8006504:	3718      	adds	r7, #24
 8006506:	46bd      	mov	sp, r7
 8006508:	bd80      	pop	{r7, pc}
 800650a:	bf00      	nop
 800650c:	20000480 	.word	0x20000480
 8006510:	2000045c 	.word	0x2000045c
 8006514:	20000410 	.word	0x20000410
 8006518:	20000414 	.word	0x20000414
 800651c:	20000470 	.word	0x20000470
 8006520:	20000478 	.word	0x20000478
 8006524:	20000460 	.word	0x20000460
 8006528:	2000035c 	.word	0x2000035c
 800652c:	20000358 	.word	0x20000358
 8006530:	20000468 	.word	0x20000468
 8006534:	2000046c 	.word	0x2000046c

08006538 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006538:	b480      	push	{r7}
 800653a:	b087      	sub	sp, #28
 800653c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800653e:	4b29      	ldr	r3, [pc, #164]	; (80065e4 <vTaskSwitchContext+0xac>)
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	2b00      	cmp	r3, #0
 8006544:	d003      	beq.n	800654e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006546:	4b28      	ldr	r3, [pc, #160]	; (80065e8 <vTaskSwitchContext+0xb0>)
 8006548:	2201      	movs	r2, #1
 800654a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800654c:	e044      	b.n	80065d8 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 800654e:	4b26      	ldr	r3, [pc, #152]	; (80065e8 <vTaskSwitchContext+0xb0>)
 8006550:	2200      	movs	r2, #0
 8006552:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8006554:	4b25      	ldr	r3, [pc, #148]	; (80065ec <vTaskSwitchContext+0xb4>)
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	fab3 f383 	clz	r3, r3
 8006560:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8006562:	7afb      	ldrb	r3, [r7, #11]
 8006564:	f1c3 031f 	rsb	r3, r3, #31
 8006568:	617b      	str	r3, [r7, #20]
 800656a:	4921      	ldr	r1, [pc, #132]	; (80065f0 <vTaskSwitchContext+0xb8>)
 800656c:	697a      	ldr	r2, [r7, #20]
 800656e:	4613      	mov	r3, r2
 8006570:	009b      	lsls	r3, r3, #2
 8006572:	4413      	add	r3, r2
 8006574:	009b      	lsls	r3, r3, #2
 8006576:	440b      	add	r3, r1
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	2b00      	cmp	r3, #0
 800657c:	d10a      	bne.n	8006594 <vTaskSwitchContext+0x5c>
	__asm volatile
 800657e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006582:	f383 8811 	msr	BASEPRI, r3
 8006586:	f3bf 8f6f 	isb	sy
 800658a:	f3bf 8f4f 	dsb	sy
 800658e:	607b      	str	r3, [r7, #4]
}
 8006590:	bf00      	nop
 8006592:	e7fe      	b.n	8006592 <vTaskSwitchContext+0x5a>
 8006594:	697a      	ldr	r2, [r7, #20]
 8006596:	4613      	mov	r3, r2
 8006598:	009b      	lsls	r3, r3, #2
 800659a:	4413      	add	r3, r2
 800659c:	009b      	lsls	r3, r3, #2
 800659e:	4a14      	ldr	r2, [pc, #80]	; (80065f0 <vTaskSwitchContext+0xb8>)
 80065a0:	4413      	add	r3, r2
 80065a2:	613b      	str	r3, [r7, #16]
 80065a4:	693b      	ldr	r3, [r7, #16]
 80065a6:	685b      	ldr	r3, [r3, #4]
 80065a8:	685a      	ldr	r2, [r3, #4]
 80065aa:	693b      	ldr	r3, [r7, #16]
 80065ac:	605a      	str	r2, [r3, #4]
 80065ae:	693b      	ldr	r3, [r7, #16]
 80065b0:	685a      	ldr	r2, [r3, #4]
 80065b2:	693b      	ldr	r3, [r7, #16]
 80065b4:	3308      	adds	r3, #8
 80065b6:	429a      	cmp	r2, r3
 80065b8:	d104      	bne.n	80065c4 <vTaskSwitchContext+0x8c>
 80065ba:	693b      	ldr	r3, [r7, #16]
 80065bc:	685b      	ldr	r3, [r3, #4]
 80065be:	685a      	ldr	r2, [r3, #4]
 80065c0:	693b      	ldr	r3, [r7, #16]
 80065c2:	605a      	str	r2, [r3, #4]
 80065c4:	693b      	ldr	r3, [r7, #16]
 80065c6:	685b      	ldr	r3, [r3, #4]
 80065c8:	68db      	ldr	r3, [r3, #12]
 80065ca:	4a0a      	ldr	r2, [pc, #40]	; (80065f4 <vTaskSwitchContext+0xbc>)
 80065cc:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80065ce:	4b09      	ldr	r3, [pc, #36]	; (80065f4 <vTaskSwitchContext+0xbc>)
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	334c      	adds	r3, #76	; 0x4c
 80065d4:	4a08      	ldr	r2, [pc, #32]	; (80065f8 <vTaskSwitchContext+0xc0>)
 80065d6:	6013      	str	r3, [r2, #0]
}
 80065d8:	bf00      	nop
 80065da:	371c      	adds	r7, #28
 80065dc:	46bd      	mov	sp, r7
 80065de:	bc80      	pop	{r7}
 80065e0:	4770      	bx	lr
 80065e2:	bf00      	nop
 80065e4:	20000480 	.word	0x20000480
 80065e8:	2000046c 	.word	0x2000046c
 80065ec:	20000460 	.word	0x20000460
 80065f0:	2000035c 	.word	0x2000035c
 80065f4:	20000358 	.word	0x20000358
 80065f8:	20000014 	.word	0x20000014

080065fc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80065fc:	b580      	push	{r7, lr}
 80065fe:	b084      	sub	sp, #16
 8006600:	af00      	add	r7, sp, #0
 8006602:	6078      	str	r0, [r7, #4]
 8006604:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	2b00      	cmp	r3, #0
 800660a:	d10a      	bne.n	8006622 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800660c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006610:	f383 8811 	msr	BASEPRI, r3
 8006614:	f3bf 8f6f 	isb	sy
 8006618:	f3bf 8f4f 	dsb	sy
 800661c:	60fb      	str	r3, [r7, #12]
}
 800661e:	bf00      	nop
 8006620:	e7fe      	b.n	8006620 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006622:	4b07      	ldr	r3, [pc, #28]	; (8006640 <vTaskPlaceOnEventList+0x44>)
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	3318      	adds	r3, #24
 8006628:	4619      	mov	r1, r3
 800662a:	6878      	ldr	r0, [r7, #4]
 800662c:	f7fe fd39 	bl	80050a2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006630:	2101      	movs	r1, #1
 8006632:	6838      	ldr	r0, [r7, #0]
 8006634:	f000 fba8 	bl	8006d88 <prvAddCurrentTaskToDelayedList>
}
 8006638:	bf00      	nop
 800663a:	3710      	adds	r7, #16
 800663c:	46bd      	mov	sp, r7
 800663e:	bd80      	pop	{r7, pc}
 8006640:	20000358 	.word	0x20000358

08006644 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006644:	b580      	push	{r7, lr}
 8006646:	b086      	sub	sp, #24
 8006648:	af00      	add	r7, sp, #0
 800664a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	68db      	ldr	r3, [r3, #12]
 8006650:	68db      	ldr	r3, [r3, #12]
 8006652:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006654:	693b      	ldr	r3, [r7, #16]
 8006656:	2b00      	cmp	r3, #0
 8006658:	d10a      	bne.n	8006670 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800665a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800665e:	f383 8811 	msr	BASEPRI, r3
 8006662:	f3bf 8f6f 	isb	sy
 8006666:	f3bf 8f4f 	dsb	sy
 800666a:	60fb      	str	r3, [r7, #12]
}
 800666c:	bf00      	nop
 800666e:	e7fe      	b.n	800666e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006670:	693b      	ldr	r3, [r7, #16]
 8006672:	3318      	adds	r3, #24
 8006674:	4618      	mov	r0, r3
 8006676:	f7fe fd4c 	bl	8005112 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800667a:	4b1d      	ldr	r3, [pc, #116]	; (80066f0 <xTaskRemoveFromEventList+0xac>)
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	2b00      	cmp	r3, #0
 8006680:	d11c      	bne.n	80066bc <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006682:	693b      	ldr	r3, [r7, #16]
 8006684:	3304      	adds	r3, #4
 8006686:	4618      	mov	r0, r3
 8006688:	f7fe fd43 	bl	8005112 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800668c:	693b      	ldr	r3, [r7, #16]
 800668e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006690:	2201      	movs	r2, #1
 8006692:	409a      	lsls	r2, r3
 8006694:	4b17      	ldr	r3, [pc, #92]	; (80066f4 <xTaskRemoveFromEventList+0xb0>)
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	4313      	orrs	r3, r2
 800669a:	4a16      	ldr	r2, [pc, #88]	; (80066f4 <xTaskRemoveFromEventList+0xb0>)
 800669c:	6013      	str	r3, [r2, #0]
 800669e:	693b      	ldr	r3, [r7, #16]
 80066a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80066a2:	4613      	mov	r3, r2
 80066a4:	009b      	lsls	r3, r3, #2
 80066a6:	4413      	add	r3, r2
 80066a8:	009b      	lsls	r3, r3, #2
 80066aa:	4a13      	ldr	r2, [pc, #76]	; (80066f8 <xTaskRemoveFromEventList+0xb4>)
 80066ac:	441a      	add	r2, r3
 80066ae:	693b      	ldr	r3, [r7, #16]
 80066b0:	3304      	adds	r3, #4
 80066b2:	4619      	mov	r1, r3
 80066b4:	4610      	mov	r0, r2
 80066b6:	f7fe fcd1 	bl	800505c <vListInsertEnd>
 80066ba:	e005      	b.n	80066c8 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80066bc:	693b      	ldr	r3, [r7, #16]
 80066be:	3318      	adds	r3, #24
 80066c0:	4619      	mov	r1, r3
 80066c2:	480e      	ldr	r0, [pc, #56]	; (80066fc <xTaskRemoveFromEventList+0xb8>)
 80066c4:	f7fe fcca 	bl	800505c <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80066c8:	693b      	ldr	r3, [r7, #16]
 80066ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80066cc:	4b0c      	ldr	r3, [pc, #48]	; (8006700 <xTaskRemoveFromEventList+0xbc>)
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066d2:	429a      	cmp	r2, r3
 80066d4:	d905      	bls.n	80066e2 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80066d6:	2301      	movs	r3, #1
 80066d8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80066da:	4b0a      	ldr	r3, [pc, #40]	; (8006704 <xTaskRemoveFromEventList+0xc0>)
 80066dc:	2201      	movs	r2, #1
 80066de:	601a      	str	r2, [r3, #0]
 80066e0:	e001      	b.n	80066e6 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 80066e2:	2300      	movs	r3, #0
 80066e4:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 80066e6:	697b      	ldr	r3, [r7, #20]
}
 80066e8:	4618      	mov	r0, r3
 80066ea:	3718      	adds	r7, #24
 80066ec:	46bd      	mov	sp, r7
 80066ee:	bd80      	pop	{r7, pc}
 80066f0:	20000480 	.word	0x20000480
 80066f4:	20000460 	.word	0x20000460
 80066f8:	2000035c 	.word	0x2000035c
 80066fc:	20000418 	.word	0x20000418
 8006700:	20000358 	.word	0x20000358
 8006704:	2000046c 	.word	0x2000046c

08006708 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006708:	b480      	push	{r7}
 800670a:	b083      	sub	sp, #12
 800670c:	af00      	add	r7, sp, #0
 800670e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006710:	4b06      	ldr	r3, [pc, #24]	; (800672c <vTaskInternalSetTimeOutState+0x24>)
 8006712:	681a      	ldr	r2, [r3, #0]
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006718:	4b05      	ldr	r3, [pc, #20]	; (8006730 <vTaskInternalSetTimeOutState+0x28>)
 800671a:	681a      	ldr	r2, [r3, #0]
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	605a      	str	r2, [r3, #4]
}
 8006720:	bf00      	nop
 8006722:	370c      	adds	r7, #12
 8006724:	46bd      	mov	sp, r7
 8006726:	bc80      	pop	{r7}
 8006728:	4770      	bx	lr
 800672a:	bf00      	nop
 800672c:	20000470 	.word	0x20000470
 8006730:	2000045c 	.word	0x2000045c

08006734 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006734:	b580      	push	{r7, lr}
 8006736:	b088      	sub	sp, #32
 8006738:	af00      	add	r7, sp, #0
 800673a:	6078      	str	r0, [r7, #4]
 800673c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	2b00      	cmp	r3, #0
 8006742:	d10a      	bne.n	800675a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8006744:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006748:	f383 8811 	msr	BASEPRI, r3
 800674c:	f3bf 8f6f 	isb	sy
 8006750:	f3bf 8f4f 	dsb	sy
 8006754:	613b      	str	r3, [r7, #16]
}
 8006756:	bf00      	nop
 8006758:	e7fe      	b.n	8006758 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800675a:	683b      	ldr	r3, [r7, #0]
 800675c:	2b00      	cmp	r3, #0
 800675e:	d10a      	bne.n	8006776 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8006760:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006764:	f383 8811 	msr	BASEPRI, r3
 8006768:	f3bf 8f6f 	isb	sy
 800676c:	f3bf 8f4f 	dsb	sy
 8006770:	60fb      	str	r3, [r7, #12]
}
 8006772:	bf00      	nop
 8006774:	e7fe      	b.n	8006774 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8006776:	f000 fc61 	bl	800703c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800677a:	4b1d      	ldr	r3, [pc, #116]	; (80067f0 <xTaskCheckForTimeOut+0xbc>)
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	685b      	ldr	r3, [r3, #4]
 8006784:	69ba      	ldr	r2, [r7, #24]
 8006786:	1ad3      	subs	r3, r2, r3
 8006788:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800678a:	683b      	ldr	r3, [r7, #0]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006792:	d102      	bne.n	800679a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006794:	2300      	movs	r3, #0
 8006796:	61fb      	str	r3, [r7, #28]
 8006798:	e023      	b.n	80067e2 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681a      	ldr	r2, [r3, #0]
 800679e:	4b15      	ldr	r3, [pc, #84]	; (80067f4 <xTaskCheckForTimeOut+0xc0>)
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	429a      	cmp	r2, r3
 80067a4:	d007      	beq.n	80067b6 <xTaskCheckForTimeOut+0x82>
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	685b      	ldr	r3, [r3, #4]
 80067aa:	69ba      	ldr	r2, [r7, #24]
 80067ac:	429a      	cmp	r2, r3
 80067ae:	d302      	bcc.n	80067b6 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80067b0:	2301      	movs	r3, #1
 80067b2:	61fb      	str	r3, [r7, #28]
 80067b4:	e015      	b.n	80067e2 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80067b6:	683b      	ldr	r3, [r7, #0]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	697a      	ldr	r2, [r7, #20]
 80067bc:	429a      	cmp	r2, r3
 80067be:	d20b      	bcs.n	80067d8 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80067c0:	683b      	ldr	r3, [r7, #0]
 80067c2:	681a      	ldr	r2, [r3, #0]
 80067c4:	697b      	ldr	r3, [r7, #20]
 80067c6:	1ad2      	subs	r2, r2, r3
 80067c8:	683b      	ldr	r3, [r7, #0]
 80067ca:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80067cc:	6878      	ldr	r0, [r7, #4]
 80067ce:	f7ff ff9b 	bl	8006708 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80067d2:	2300      	movs	r3, #0
 80067d4:	61fb      	str	r3, [r7, #28]
 80067d6:	e004      	b.n	80067e2 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	2200      	movs	r2, #0
 80067dc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80067de:	2301      	movs	r3, #1
 80067e0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80067e2:	f000 fc5b 	bl	800709c <vPortExitCritical>

	return xReturn;
 80067e6:	69fb      	ldr	r3, [r7, #28]
}
 80067e8:	4618      	mov	r0, r3
 80067ea:	3720      	adds	r7, #32
 80067ec:	46bd      	mov	sp, r7
 80067ee:	bd80      	pop	{r7, pc}
 80067f0:	2000045c 	.word	0x2000045c
 80067f4:	20000470 	.word	0x20000470

080067f8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80067f8:	b480      	push	{r7}
 80067fa:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80067fc:	4b03      	ldr	r3, [pc, #12]	; (800680c <vTaskMissedYield+0x14>)
 80067fe:	2201      	movs	r2, #1
 8006800:	601a      	str	r2, [r3, #0]
}
 8006802:	bf00      	nop
 8006804:	46bd      	mov	sp, r7
 8006806:	bc80      	pop	{r7}
 8006808:	4770      	bx	lr
 800680a:	bf00      	nop
 800680c:	2000046c 	.word	0x2000046c

08006810 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006810:	b580      	push	{r7, lr}
 8006812:	b082      	sub	sp, #8
 8006814:	af00      	add	r7, sp, #0
 8006816:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006818:	f000 f852 	bl	80068c0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800681c:	4b06      	ldr	r3, [pc, #24]	; (8006838 <prvIdleTask+0x28>)
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	2b01      	cmp	r3, #1
 8006822:	d9f9      	bls.n	8006818 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006824:	4b05      	ldr	r3, [pc, #20]	; (800683c <prvIdleTask+0x2c>)
 8006826:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800682a:	601a      	str	r2, [r3, #0]
 800682c:	f3bf 8f4f 	dsb	sy
 8006830:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006834:	e7f0      	b.n	8006818 <prvIdleTask+0x8>
 8006836:	bf00      	nop
 8006838:	2000035c 	.word	0x2000035c
 800683c:	e000ed04 	.word	0xe000ed04

08006840 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006840:	b580      	push	{r7, lr}
 8006842:	b082      	sub	sp, #8
 8006844:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006846:	2300      	movs	r3, #0
 8006848:	607b      	str	r3, [r7, #4]
 800684a:	e00c      	b.n	8006866 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800684c:	687a      	ldr	r2, [r7, #4]
 800684e:	4613      	mov	r3, r2
 8006850:	009b      	lsls	r3, r3, #2
 8006852:	4413      	add	r3, r2
 8006854:	009b      	lsls	r3, r3, #2
 8006856:	4a12      	ldr	r2, [pc, #72]	; (80068a0 <prvInitialiseTaskLists+0x60>)
 8006858:	4413      	add	r3, r2
 800685a:	4618      	mov	r0, r3
 800685c:	f7fe fbd3 	bl	8005006 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	3301      	adds	r3, #1
 8006864:	607b      	str	r3, [r7, #4]
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	2b06      	cmp	r3, #6
 800686a:	d9ef      	bls.n	800684c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800686c:	480d      	ldr	r0, [pc, #52]	; (80068a4 <prvInitialiseTaskLists+0x64>)
 800686e:	f7fe fbca 	bl	8005006 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006872:	480d      	ldr	r0, [pc, #52]	; (80068a8 <prvInitialiseTaskLists+0x68>)
 8006874:	f7fe fbc7 	bl	8005006 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006878:	480c      	ldr	r0, [pc, #48]	; (80068ac <prvInitialiseTaskLists+0x6c>)
 800687a:	f7fe fbc4 	bl	8005006 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800687e:	480c      	ldr	r0, [pc, #48]	; (80068b0 <prvInitialiseTaskLists+0x70>)
 8006880:	f7fe fbc1 	bl	8005006 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006884:	480b      	ldr	r0, [pc, #44]	; (80068b4 <prvInitialiseTaskLists+0x74>)
 8006886:	f7fe fbbe 	bl	8005006 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800688a:	4b0b      	ldr	r3, [pc, #44]	; (80068b8 <prvInitialiseTaskLists+0x78>)
 800688c:	4a05      	ldr	r2, [pc, #20]	; (80068a4 <prvInitialiseTaskLists+0x64>)
 800688e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006890:	4b0a      	ldr	r3, [pc, #40]	; (80068bc <prvInitialiseTaskLists+0x7c>)
 8006892:	4a05      	ldr	r2, [pc, #20]	; (80068a8 <prvInitialiseTaskLists+0x68>)
 8006894:	601a      	str	r2, [r3, #0]
}
 8006896:	bf00      	nop
 8006898:	3708      	adds	r7, #8
 800689a:	46bd      	mov	sp, r7
 800689c:	bd80      	pop	{r7, pc}
 800689e:	bf00      	nop
 80068a0:	2000035c 	.word	0x2000035c
 80068a4:	200003e8 	.word	0x200003e8
 80068a8:	200003fc 	.word	0x200003fc
 80068ac:	20000418 	.word	0x20000418
 80068b0:	2000042c 	.word	0x2000042c
 80068b4:	20000444 	.word	0x20000444
 80068b8:	20000410 	.word	0x20000410
 80068bc:	20000414 	.word	0x20000414

080068c0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80068c0:	b580      	push	{r7, lr}
 80068c2:	b082      	sub	sp, #8
 80068c4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80068c6:	e019      	b.n	80068fc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80068c8:	f000 fbb8 	bl	800703c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80068cc:	4b10      	ldr	r3, [pc, #64]	; (8006910 <prvCheckTasksWaitingTermination+0x50>)
 80068ce:	68db      	ldr	r3, [r3, #12]
 80068d0:	68db      	ldr	r3, [r3, #12]
 80068d2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	3304      	adds	r3, #4
 80068d8:	4618      	mov	r0, r3
 80068da:	f7fe fc1a 	bl	8005112 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80068de:	4b0d      	ldr	r3, [pc, #52]	; (8006914 <prvCheckTasksWaitingTermination+0x54>)
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	3b01      	subs	r3, #1
 80068e4:	4a0b      	ldr	r2, [pc, #44]	; (8006914 <prvCheckTasksWaitingTermination+0x54>)
 80068e6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80068e8:	4b0b      	ldr	r3, [pc, #44]	; (8006918 <prvCheckTasksWaitingTermination+0x58>)
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	3b01      	subs	r3, #1
 80068ee:	4a0a      	ldr	r2, [pc, #40]	; (8006918 <prvCheckTasksWaitingTermination+0x58>)
 80068f0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80068f2:	f000 fbd3 	bl	800709c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80068f6:	6878      	ldr	r0, [r7, #4]
 80068f8:	f000 f810 	bl	800691c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80068fc:	4b06      	ldr	r3, [pc, #24]	; (8006918 <prvCheckTasksWaitingTermination+0x58>)
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	2b00      	cmp	r3, #0
 8006902:	d1e1      	bne.n	80068c8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006904:	bf00      	nop
 8006906:	bf00      	nop
 8006908:	3708      	adds	r7, #8
 800690a:	46bd      	mov	sp, r7
 800690c:	bd80      	pop	{r7, pc}
 800690e:	bf00      	nop
 8006910:	2000042c 	.word	0x2000042c
 8006914:	20000458 	.word	0x20000458
 8006918:	20000440 	.word	0x20000440

0800691c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800691c:	b580      	push	{r7, lr}
 800691e:	b084      	sub	sp, #16
 8006920:	af00      	add	r7, sp, #0
 8006922:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	334c      	adds	r3, #76	; 0x4c
 8006928:	4618      	mov	r0, r3
 800692a:	f001 f8a3 	bl	8007a74 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8006934:	2b00      	cmp	r3, #0
 8006936:	d108      	bne.n	800694a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800693c:	4618      	mov	r0, r3
 800693e:	f000 fd41 	bl	80073c4 <vPortFree>
				vPortFree( pxTCB );
 8006942:	6878      	ldr	r0, [r7, #4]
 8006944:	f000 fd3e 	bl	80073c4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006948:	e018      	b.n	800697c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8006950:	2b01      	cmp	r3, #1
 8006952:	d103      	bne.n	800695c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006954:	6878      	ldr	r0, [r7, #4]
 8006956:	f000 fd35 	bl	80073c4 <vPortFree>
	}
 800695a:	e00f      	b.n	800697c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8006962:	2b02      	cmp	r3, #2
 8006964:	d00a      	beq.n	800697c <prvDeleteTCB+0x60>
	__asm volatile
 8006966:	f04f 0350 	mov.w	r3, #80	; 0x50
 800696a:	f383 8811 	msr	BASEPRI, r3
 800696e:	f3bf 8f6f 	isb	sy
 8006972:	f3bf 8f4f 	dsb	sy
 8006976:	60fb      	str	r3, [r7, #12]
}
 8006978:	bf00      	nop
 800697a:	e7fe      	b.n	800697a <prvDeleteTCB+0x5e>
	}
 800697c:	bf00      	nop
 800697e:	3710      	adds	r7, #16
 8006980:	46bd      	mov	sp, r7
 8006982:	bd80      	pop	{r7, pc}

08006984 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006984:	b480      	push	{r7}
 8006986:	b083      	sub	sp, #12
 8006988:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800698a:	4b0e      	ldr	r3, [pc, #56]	; (80069c4 <prvResetNextTaskUnblockTime+0x40>)
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	2b00      	cmp	r3, #0
 8006992:	d101      	bne.n	8006998 <prvResetNextTaskUnblockTime+0x14>
 8006994:	2301      	movs	r3, #1
 8006996:	e000      	b.n	800699a <prvResetNextTaskUnblockTime+0x16>
 8006998:	2300      	movs	r3, #0
 800699a:	2b00      	cmp	r3, #0
 800699c:	d004      	beq.n	80069a8 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800699e:	4b0a      	ldr	r3, [pc, #40]	; (80069c8 <prvResetNextTaskUnblockTime+0x44>)
 80069a0:	f04f 32ff 	mov.w	r2, #4294967295
 80069a4:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80069a6:	e008      	b.n	80069ba <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80069a8:	4b06      	ldr	r3, [pc, #24]	; (80069c4 <prvResetNextTaskUnblockTime+0x40>)
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	68db      	ldr	r3, [r3, #12]
 80069ae:	68db      	ldr	r3, [r3, #12]
 80069b0:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	685b      	ldr	r3, [r3, #4]
 80069b6:	4a04      	ldr	r2, [pc, #16]	; (80069c8 <prvResetNextTaskUnblockTime+0x44>)
 80069b8:	6013      	str	r3, [r2, #0]
}
 80069ba:	bf00      	nop
 80069bc:	370c      	adds	r7, #12
 80069be:	46bd      	mov	sp, r7
 80069c0:	bc80      	pop	{r7}
 80069c2:	4770      	bx	lr
 80069c4:	20000410 	.word	0x20000410
 80069c8:	20000478 	.word	0x20000478

080069cc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80069cc:	b480      	push	{r7}
 80069ce:	b083      	sub	sp, #12
 80069d0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80069d2:	4b0b      	ldr	r3, [pc, #44]	; (8006a00 <xTaskGetSchedulerState+0x34>)
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d102      	bne.n	80069e0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80069da:	2301      	movs	r3, #1
 80069dc:	607b      	str	r3, [r7, #4]
 80069de:	e008      	b.n	80069f2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80069e0:	4b08      	ldr	r3, [pc, #32]	; (8006a04 <xTaskGetSchedulerState+0x38>)
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d102      	bne.n	80069ee <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80069e8:	2302      	movs	r3, #2
 80069ea:	607b      	str	r3, [r7, #4]
 80069ec:	e001      	b.n	80069f2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80069ee:	2300      	movs	r3, #0
 80069f0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80069f2:	687b      	ldr	r3, [r7, #4]
	}
 80069f4:	4618      	mov	r0, r3
 80069f6:	370c      	adds	r7, #12
 80069f8:	46bd      	mov	sp, r7
 80069fa:	bc80      	pop	{r7}
 80069fc:	4770      	bx	lr
 80069fe:	bf00      	nop
 8006a00:	20000464 	.word	0x20000464
 8006a04:	20000480 	.word	0x20000480

08006a08 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8006a08:	b580      	push	{r7, lr}
 8006a0a:	b084      	sub	sp, #16
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8006a14:	2300      	movs	r3, #0
 8006a16:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d06e      	beq.n	8006afc <xTaskPriorityInherit+0xf4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8006a1e:	68bb      	ldr	r3, [r7, #8]
 8006a20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a22:	4b39      	ldr	r3, [pc, #228]	; (8006b08 <xTaskPriorityInherit+0x100>)
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a28:	429a      	cmp	r2, r3
 8006a2a:	d25e      	bcs.n	8006aea <xTaskPriorityInherit+0xe2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006a2c:	68bb      	ldr	r3, [r7, #8]
 8006a2e:	699b      	ldr	r3, [r3, #24]
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	db06      	blt.n	8006a42 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006a34:	4b34      	ldr	r3, [pc, #208]	; (8006b08 <xTaskPriorityInherit+0x100>)
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a3a:	f1c3 0207 	rsb	r2, r3, #7
 8006a3e:	68bb      	ldr	r3, [r7, #8]
 8006a40:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8006a42:	68bb      	ldr	r3, [r7, #8]
 8006a44:	6959      	ldr	r1, [r3, #20]
 8006a46:	68bb      	ldr	r3, [r7, #8]
 8006a48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a4a:	4613      	mov	r3, r2
 8006a4c:	009b      	lsls	r3, r3, #2
 8006a4e:	4413      	add	r3, r2
 8006a50:	009b      	lsls	r3, r3, #2
 8006a52:	4a2e      	ldr	r2, [pc, #184]	; (8006b0c <xTaskPriorityInherit+0x104>)
 8006a54:	4413      	add	r3, r2
 8006a56:	4299      	cmp	r1, r3
 8006a58:	d101      	bne.n	8006a5e <xTaskPriorityInherit+0x56>
 8006a5a:	2301      	movs	r3, #1
 8006a5c:	e000      	b.n	8006a60 <xTaskPriorityInherit+0x58>
 8006a5e:	2300      	movs	r3, #0
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d03a      	beq.n	8006ada <xTaskPriorityInherit+0xd2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006a64:	68bb      	ldr	r3, [r7, #8]
 8006a66:	3304      	adds	r3, #4
 8006a68:	4618      	mov	r0, r3
 8006a6a:	f7fe fb52 	bl	8005112 <uxListRemove>
 8006a6e:	4603      	mov	r3, r0
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d115      	bne.n	8006aa0 <xTaskPriorityInherit+0x98>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 8006a74:	68bb      	ldr	r3, [r7, #8]
 8006a76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a78:	4924      	ldr	r1, [pc, #144]	; (8006b0c <xTaskPriorityInherit+0x104>)
 8006a7a:	4613      	mov	r3, r2
 8006a7c:	009b      	lsls	r3, r3, #2
 8006a7e:	4413      	add	r3, r2
 8006a80:	009b      	lsls	r3, r3, #2
 8006a82:	440b      	add	r3, r1
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d10a      	bne.n	8006aa0 <xTaskPriorityInherit+0x98>
 8006a8a:	68bb      	ldr	r3, [r7, #8]
 8006a8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a8e:	2201      	movs	r2, #1
 8006a90:	fa02 f303 	lsl.w	r3, r2, r3
 8006a94:	43da      	mvns	r2, r3
 8006a96:	4b1e      	ldr	r3, [pc, #120]	; (8006b10 <xTaskPriorityInherit+0x108>)
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	4013      	ands	r3, r2
 8006a9c:	4a1c      	ldr	r2, [pc, #112]	; (8006b10 <xTaskPriorityInherit+0x108>)
 8006a9e:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006aa0:	4b19      	ldr	r3, [pc, #100]	; (8006b08 <xTaskPriorityInherit+0x100>)
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006aa6:	68bb      	ldr	r3, [r7, #8]
 8006aa8:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8006aaa:	68bb      	ldr	r3, [r7, #8]
 8006aac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006aae:	2201      	movs	r2, #1
 8006ab0:	409a      	lsls	r2, r3
 8006ab2:	4b17      	ldr	r3, [pc, #92]	; (8006b10 <xTaskPriorityInherit+0x108>)
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	4313      	orrs	r3, r2
 8006ab8:	4a15      	ldr	r2, [pc, #84]	; (8006b10 <xTaskPriorityInherit+0x108>)
 8006aba:	6013      	str	r3, [r2, #0]
 8006abc:	68bb      	ldr	r3, [r7, #8]
 8006abe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ac0:	4613      	mov	r3, r2
 8006ac2:	009b      	lsls	r3, r3, #2
 8006ac4:	4413      	add	r3, r2
 8006ac6:	009b      	lsls	r3, r3, #2
 8006ac8:	4a10      	ldr	r2, [pc, #64]	; (8006b0c <xTaskPriorityInherit+0x104>)
 8006aca:	441a      	add	r2, r3
 8006acc:	68bb      	ldr	r3, [r7, #8]
 8006ace:	3304      	adds	r3, #4
 8006ad0:	4619      	mov	r1, r3
 8006ad2:	4610      	mov	r0, r2
 8006ad4:	f7fe fac2 	bl	800505c <vListInsertEnd>
 8006ad8:	e004      	b.n	8006ae4 <xTaskPriorityInherit+0xdc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006ada:	4b0b      	ldr	r3, [pc, #44]	; (8006b08 <xTaskPriorityInherit+0x100>)
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ae0:	68bb      	ldr	r3, [r7, #8]
 8006ae2:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8006ae4:	2301      	movs	r3, #1
 8006ae6:	60fb      	str	r3, [r7, #12]
 8006ae8:	e008      	b.n	8006afc <xTaskPriorityInherit+0xf4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8006aea:	68bb      	ldr	r3, [r7, #8]
 8006aec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006aee:	4b06      	ldr	r3, [pc, #24]	; (8006b08 <xTaskPriorityInherit+0x100>)
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006af4:	429a      	cmp	r2, r3
 8006af6:	d201      	bcs.n	8006afc <xTaskPriorityInherit+0xf4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8006af8:	2301      	movs	r3, #1
 8006afa:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006afc:	68fb      	ldr	r3, [r7, #12]
	}
 8006afe:	4618      	mov	r0, r3
 8006b00:	3710      	adds	r7, #16
 8006b02:	46bd      	mov	sp, r7
 8006b04:	bd80      	pop	{r7, pc}
 8006b06:	bf00      	nop
 8006b08:	20000358 	.word	0x20000358
 8006b0c:	2000035c 	.word	0x2000035c
 8006b10:	20000460 	.word	0x20000460

08006b14 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006b14:	b580      	push	{r7, lr}
 8006b16:	b086      	sub	sp, #24
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006b20:	2300      	movs	r3, #0
 8006b22:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d06e      	beq.n	8006c08 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006b2a:	4b3a      	ldr	r3, [pc, #232]	; (8006c14 <xTaskPriorityDisinherit+0x100>)
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	693a      	ldr	r2, [r7, #16]
 8006b30:	429a      	cmp	r2, r3
 8006b32:	d00a      	beq.n	8006b4a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8006b34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b38:	f383 8811 	msr	BASEPRI, r3
 8006b3c:	f3bf 8f6f 	isb	sy
 8006b40:	f3bf 8f4f 	dsb	sy
 8006b44:	60fb      	str	r3, [r7, #12]
}
 8006b46:	bf00      	nop
 8006b48:	e7fe      	b.n	8006b48 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006b4a:	693b      	ldr	r3, [r7, #16]
 8006b4c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d10a      	bne.n	8006b68 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8006b52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b56:	f383 8811 	msr	BASEPRI, r3
 8006b5a:	f3bf 8f6f 	isb	sy
 8006b5e:	f3bf 8f4f 	dsb	sy
 8006b62:	60bb      	str	r3, [r7, #8]
}
 8006b64:	bf00      	nop
 8006b66:	e7fe      	b.n	8006b66 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8006b68:	693b      	ldr	r3, [r7, #16]
 8006b6a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006b6c:	1e5a      	subs	r2, r3, #1
 8006b6e:	693b      	ldr	r3, [r7, #16]
 8006b70:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006b72:	693b      	ldr	r3, [r7, #16]
 8006b74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b76:	693b      	ldr	r3, [r7, #16]
 8006b78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b7a:	429a      	cmp	r2, r3
 8006b7c:	d044      	beq.n	8006c08 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006b7e:	693b      	ldr	r3, [r7, #16]
 8006b80:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d140      	bne.n	8006c08 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006b86:	693b      	ldr	r3, [r7, #16]
 8006b88:	3304      	adds	r3, #4
 8006b8a:	4618      	mov	r0, r3
 8006b8c:	f7fe fac1 	bl	8005112 <uxListRemove>
 8006b90:	4603      	mov	r3, r0
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d115      	bne.n	8006bc2 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8006b96:	693b      	ldr	r3, [r7, #16]
 8006b98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b9a:	491f      	ldr	r1, [pc, #124]	; (8006c18 <xTaskPriorityDisinherit+0x104>)
 8006b9c:	4613      	mov	r3, r2
 8006b9e:	009b      	lsls	r3, r3, #2
 8006ba0:	4413      	add	r3, r2
 8006ba2:	009b      	lsls	r3, r3, #2
 8006ba4:	440b      	add	r3, r1
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d10a      	bne.n	8006bc2 <xTaskPriorityDisinherit+0xae>
 8006bac:	693b      	ldr	r3, [r7, #16]
 8006bae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bb0:	2201      	movs	r2, #1
 8006bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8006bb6:	43da      	mvns	r2, r3
 8006bb8:	4b18      	ldr	r3, [pc, #96]	; (8006c1c <xTaskPriorityDisinherit+0x108>)
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	4013      	ands	r3, r2
 8006bbe:	4a17      	ldr	r2, [pc, #92]	; (8006c1c <xTaskPriorityDisinherit+0x108>)
 8006bc0:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006bc2:	693b      	ldr	r3, [r7, #16]
 8006bc4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006bc6:	693b      	ldr	r3, [r7, #16]
 8006bc8:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006bca:	693b      	ldr	r3, [r7, #16]
 8006bcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bce:	f1c3 0207 	rsb	r2, r3, #7
 8006bd2:	693b      	ldr	r3, [r7, #16]
 8006bd4:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006bd6:	693b      	ldr	r3, [r7, #16]
 8006bd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bda:	2201      	movs	r2, #1
 8006bdc:	409a      	lsls	r2, r3
 8006bde:	4b0f      	ldr	r3, [pc, #60]	; (8006c1c <xTaskPriorityDisinherit+0x108>)
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	4313      	orrs	r3, r2
 8006be4:	4a0d      	ldr	r2, [pc, #52]	; (8006c1c <xTaskPriorityDisinherit+0x108>)
 8006be6:	6013      	str	r3, [r2, #0]
 8006be8:	693b      	ldr	r3, [r7, #16]
 8006bea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006bec:	4613      	mov	r3, r2
 8006bee:	009b      	lsls	r3, r3, #2
 8006bf0:	4413      	add	r3, r2
 8006bf2:	009b      	lsls	r3, r3, #2
 8006bf4:	4a08      	ldr	r2, [pc, #32]	; (8006c18 <xTaskPriorityDisinherit+0x104>)
 8006bf6:	441a      	add	r2, r3
 8006bf8:	693b      	ldr	r3, [r7, #16]
 8006bfa:	3304      	adds	r3, #4
 8006bfc:	4619      	mov	r1, r3
 8006bfe:	4610      	mov	r0, r2
 8006c00:	f7fe fa2c 	bl	800505c <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006c04:	2301      	movs	r3, #1
 8006c06:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006c08:	697b      	ldr	r3, [r7, #20]
	}
 8006c0a:	4618      	mov	r0, r3
 8006c0c:	3718      	adds	r7, #24
 8006c0e:	46bd      	mov	sp, r7
 8006c10:	bd80      	pop	{r7, pc}
 8006c12:	bf00      	nop
 8006c14:	20000358 	.word	0x20000358
 8006c18:	2000035c 	.word	0x2000035c
 8006c1c:	20000460 	.word	0x20000460

08006c20 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8006c20:	b580      	push	{r7, lr}
 8006c22:	b088      	sub	sp, #32
 8006c24:	af00      	add	r7, sp, #0
 8006c26:	6078      	str	r0, [r7, #4]
 8006c28:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8006c2e:	2301      	movs	r3, #1
 8006c30:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	f000 8088 	beq.w	8006d4a <vTaskPriorityDisinheritAfterTimeout+0x12a>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8006c3a:	69bb      	ldr	r3, [r7, #24]
 8006c3c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d10a      	bne.n	8006c58 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8006c42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c46:	f383 8811 	msr	BASEPRI, r3
 8006c4a:	f3bf 8f6f 	isb	sy
 8006c4e:	f3bf 8f4f 	dsb	sy
 8006c52:	60fb      	str	r3, [r7, #12]
}
 8006c54:	bf00      	nop
 8006c56:	e7fe      	b.n	8006c56 <vTaskPriorityDisinheritAfterTimeout+0x36>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8006c58:	69bb      	ldr	r3, [r7, #24]
 8006c5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c5c:	683a      	ldr	r2, [r7, #0]
 8006c5e:	429a      	cmp	r2, r3
 8006c60:	d902      	bls.n	8006c68 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8006c62:	683b      	ldr	r3, [r7, #0]
 8006c64:	61fb      	str	r3, [r7, #28]
 8006c66:	e002      	b.n	8006c6e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8006c68:	69bb      	ldr	r3, [r7, #24]
 8006c6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c6c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8006c6e:	69bb      	ldr	r3, [r7, #24]
 8006c70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c72:	69fa      	ldr	r2, [r7, #28]
 8006c74:	429a      	cmp	r2, r3
 8006c76:	d068      	beq.n	8006d4a <vTaskPriorityDisinheritAfterTimeout+0x12a>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8006c78:	69bb      	ldr	r3, [r7, #24]
 8006c7a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006c7c:	697a      	ldr	r2, [r7, #20]
 8006c7e:	429a      	cmp	r2, r3
 8006c80:	d163      	bne.n	8006d4a <vTaskPriorityDisinheritAfterTimeout+0x12a>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8006c82:	4b34      	ldr	r3, [pc, #208]	; (8006d54 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	69ba      	ldr	r2, [r7, #24]
 8006c88:	429a      	cmp	r2, r3
 8006c8a:	d10a      	bne.n	8006ca2 <vTaskPriorityDisinheritAfterTimeout+0x82>
	__asm volatile
 8006c8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c90:	f383 8811 	msr	BASEPRI, r3
 8006c94:	f3bf 8f6f 	isb	sy
 8006c98:	f3bf 8f4f 	dsb	sy
 8006c9c:	60bb      	str	r3, [r7, #8]
}
 8006c9e:	bf00      	nop
 8006ca0:	e7fe      	b.n	8006ca0 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8006ca2:	69bb      	ldr	r3, [r7, #24]
 8006ca4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ca6:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8006ca8:	69bb      	ldr	r3, [r7, #24]
 8006caa:	69fa      	ldr	r2, [r7, #28]
 8006cac:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006cae:	69bb      	ldr	r3, [r7, #24]
 8006cb0:	699b      	ldr	r3, [r3, #24]
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	db04      	blt.n	8006cc0 <vTaskPriorityDisinheritAfterTimeout+0xa0>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006cb6:	69fb      	ldr	r3, [r7, #28]
 8006cb8:	f1c3 0207 	rsb	r2, r3, #7
 8006cbc:	69bb      	ldr	r3, [r7, #24]
 8006cbe:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8006cc0:	69bb      	ldr	r3, [r7, #24]
 8006cc2:	6959      	ldr	r1, [r3, #20]
 8006cc4:	693a      	ldr	r2, [r7, #16]
 8006cc6:	4613      	mov	r3, r2
 8006cc8:	009b      	lsls	r3, r3, #2
 8006cca:	4413      	add	r3, r2
 8006ccc:	009b      	lsls	r3, r3, #2
 8006cce:	4a22      	ldr	r2, [pc, #136]	; (8006d58 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8006cd0:	4413      	add	r3, r2
 8006cd2:	4299      	cmp	r1, r3
 8006cd4:	d101      	bne.n	8006cda <vTaskPriorityDisinheritAfterTimeout+0xba>
 8006cd6:	2301      	movs	r3, #1
 8006cd8:	e000      	b.n	8006cdc <vTaskPriorityDisinheritAfterTimeout+0xbc>
 8006cda:	2300      	movs	r3, #0
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d034      	beq.n	8006d4a <vTaskPriorityDisinheritAfterTimeout+0x12a>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006ce0:	69bb      	ldr	r3, [r7, #24]
 8006ce2:	3304      	adds	r3, #4
 8006ce4:	4618      	mov	r0, r3
 8006ce6:	f7fe fa14 	bl	8005112 <uxListRemove>
 8006cea:	4603      	mov	r3, r0
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d115      	bne.n	8006d1c <vTaskPriorityDisinheritAfterTimeout+0xfc>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8006cf0:	69bb      	ldr	r3, [r7, #24]
 8006cf2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006cf4:	4918      	ldr	r1, [pc, #96]	; (8006d58 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8006cf6:	4613      	mov	r3, r2
 8006cf8:	009b      	lsls	r3, r3, #2
 8006cfa:	4413      	add	r3, r2
 8006cfc:	009b      	lsls	r3, r3, #2
 8006cfe:	440b      	add	r3, r1
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d10a      	bne.n	8006d1c <vTaskPriorityDisinheritAfterTimeout+0xfc>
 8006d06:	69bb      	ldr	r3, [r7, #24]
 8006d08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d0a:	2201      	movs	r2, #1
 8006d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8006d10:	43da      	mvns	r2, r3
 8006d12:	4b12      	ldr	r3, [pc, #72]	; (8006d5c <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	4013      	ands	r3, r2
 8006d18:	4a10      	ldr	r2, [pc, #64]	; (8006d5c <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8006d1a:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8006d1c:	69bb      	ldr	r3, [r7, #24]
 8006d1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d20:	2201      	movs	r2, #1
 8006d22:	409a      	lsls	r2, r3
 8006d24:	4b0d      	ldr	r3, [pc, #52]	; (8006d5c <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	4313      	orrs	r3, r2
 8006d2a:	4a0c      	ldr	r2, [pc, #48]	; (8006d5c <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8006d2c:	6013      	str	r3, [r2, #0]
 8006d2e:	69bb      	ldr	r3, [r7, #24]
 8006d30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d32:	4613      	mov	r3, r2
 8006d34:	009b      	lsls	r3, r3, #2
 8006d36:	4413      	add	r3, r2
 8006d38:	009b      	lsls	r3, r3, #2
 8006d3a:	4a07      	ldr	r2, [pc, #28]	; (8006d58 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8006d3c:	441a      	add	r2, r3
 8006d3e:	69bb      	ldr	r3, [r7, #24]
 8006d40:	3304      	adds	r3, #4
 8006d42:	4619      	mov	r1, r3
 8006d44:	4610      	mov	r0, r2
 8006d46:	f7fe f989 	bl	800505c <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006d4a:	bf00      	nop
 8006d4c:	3720      	adds	r7, #32
 8006d4e:	46bd      	mov	sp, r7
 8006d50:	bd80      	pop	{r7, pc}
 8006d52:	bf00      	nop
 8006d54:	20000358 	.word	0x20000358
 8006d58:	2000035c 	.word	0x2000035c
 8006d5c:	20000460 	.word	0x20000460

08006d60 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 8006d60:	b480      	push	{r7}
 8006d62:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8006d64:	4b07      	ldr	r3, [pc, #28]	; (8006d84 <pvTaskIncrementMutexHeldCount+0x24>)
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d004      	beq.n	8006d76 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8006d6c:	4b05      	ldr	r3, [pc, #20]	; (8006d84 <pvTaskIncrementMutexHeldCount+0x24>)
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006d72:	3201      	adds	r2, #1
 8006d74:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 8006d76:	4b03      	ldr	r3, [pc, #12]	; (8006d84 <pvTaskIncrementMutexHeldCount+0x24>)
 8006d78:	681b      	ldr	r3, [r3, #0]
	}
 8006d7a:	4618      	mov	r0, r3
 8006d7c:	46bd      	mov	sp, r7
 8006d7e:	bc80      	pop	{r7}
 8006d80:	4770      	bx	lr
 8006d82:	bf00      	nop
 8006d84:	20000358 	.word	0x20000358

08006d88 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006d88:	b580      	push	{r7, lr}
 8006d8a:	b084      	sub	sp, #16
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	6078      	str	r0, [r7, #4]
 8006d90:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006d92:	4b29      	ldr	r3, [pc, #164]	; (8006e38 <prvAddCurrentTaskToDelayedList+0xb0>)
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006d98:	4b28      	ldr	r3, [pc, #160]	; (8006e3c <prvAddCurrentTaskToDelayedList+0xb4>)
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	3304      	adds	r3, #4
 8006d9e:	4618      	mov	r0, r3
 8006da0:	f7fe f9b7 	bl	8005112 <uxListRemove>
 8006da4:	4603      	mov	r3, r0
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d10b      	bne.n	8006dc2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8006daa:	4b24      	ldr	r3, [pc, #144]	; (8006e3c <prvAddCurrentTaskToDelayedList+0xb4>)
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006db0:	2201      	movs	r2, #1
 8006db2:	fa02 f303 	lsl.w	r3, r2, r3
 8006db6:	43da      	mvns	r2, r3
 8006db8:	4b21      	ldr	r3, [pc, #132]	; (8006e40 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	4013      	ands	r3, r2
 8006dbe:	4a20      	ldr	r2, [pc, #128]	; (8006e40 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006dc0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dc8:	d10a      	bne.n	8006de0 <prvAddCurrentTaskToDelayedList+0x58>
 8006dca:	683b      	ldr	r3, [r7, #0]
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d007      	beq.n	8006de0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006dd0:	4b1a      	ldr	r3, [pc, #104]	; (8006e3c <prvAddCurrentTaskToDelayedList+0xb4>)
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	3304      	adds	r3, #4
 8006dd6:	4619      	mov	r1, r3
 8006dd8:	481a      	ldr	r0, [pc, #104]	; (8006e44 <prvAddCurrentTaskToDelayedList+0xbc>)
 8006dda:	f7fe f93f 	bl	800505c <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006dde:	e026      	b.n	8006e2e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006de0:	68fa      	ldr	r2, [r7, #12]
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	4413      	add	r3, r2
 8006de6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006de8:	4b14      	ldr	r3, [pc, #80]	; (8006e3c <prvAddCurrentTaskToDelayedList+0xb4>)
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	68ba      	ldr	r2, [r7, #8]
 8006dee:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006df0:	68ba      	ldr	r2, [r7, #8]
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	429a      	cmp	r2, r3
 8006df6:	d209      	bcs.n	8006e0c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006df8:	4b13      	ldr	r3, [pc, #76]	; (8006e48 <prvAddCurrentTaskToDelayedList+0xc0>)
 8006dfa:	681a      	ldr	r2, [r3, #0]
 8006dfc:	4b0f      	ldr	r3, [pc, #60]	; (8006e3c <prvAddCurrentTaskToDelayedList+0xb4>)
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	3304      	adds	r3, #4
 8006e02:	4619      	mov	r1, r3
 8006e04:	4610      	mov	r0, r2
 8006e06:	f7fe f94c 	bl	80050a2 <vListInsert>
}
 8006e0a:	e010      	b.n	8006e2e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006e0c:	4b0f      	ldr	r3, [pc, #60]	; (8006e4c <prvAddCurrentTaskToDelayedList+0xc4>)
 8006e0e:	681a      	ldr	r2, [r3, #0]
 8006e10:	4b0a      	ldr	r3, [pc, #40]	; (8006e3c <prvAddCurrentTaskToDelayedList+0xb4>)
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	3304      	adds	r3, #4
 8006e16:	4619      	mov	r1, r3
 8006e18:	4610      	mov	r0, r2
 8006e1a:	f7fe f942 	bl	80050a2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006e1e:	4b0c      	ldr	r3, [pc, #48]	; (8006e50 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	68ba      	ldr	r2, [r7, #8]
 8006e24:	429a      	cmp	r2, r3
 8006e26:	d202      	bcs.n	8006e2e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8006e28:	4a09      	ldr	r2, [pc, #36]	; (8006e50 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006e2a:	68bb      	ldr	r3, [r7, #8]
 8006e2c:	6013      	str	r3, [r2, #0]
}
 8006e2e:	bf00      	nop
 8006e30:	3710      	adds	r7, #16
 8006e32:	46bd      	mov	sp, r7
 8006e34:	bd80      	pop	{r7, pc}
 8006e36:	bf00      	nop
 8006e38:	2000045c 	.word	0x2000045c
 8006e3c:	20000358 	.word	0x20000358
 8006e40:	20000460 	.word	0x20000460
 8006e44:	20000444 	.word	0x20000444
 8006e48:	20000414 	.word	0x20000414
 8006e4c:	20000410 	.word	0x20000410
 8006e50:	20000478 	.word	0x20000478

08006e54 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006e54:	b480      	push	{r7}
 8006e56:	b085      	sub	sp, #20
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	60f8      	str	r0, [r7, #12]
 8006e5c:	60b9      	str	r1, [r7, #8]
 8006e5e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	3b04      	subs	r3, #4
 8006e64:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006e6c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	3b04      	subs	r3, #4
 8006e72:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006e74:	68bb      	ldr	r3, [r7, #8]
 8006e76:	f023 0201 	bic.w	r2, r3, #1
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	3b04      	subs	r3, #4
 8006e82:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006e84:	4a08      	ldr	r2, [pc, #32]	; (8006ea8 <pxPortInitialiseStack+0x54>)
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	3b14      	subs	r3, #20
 8006e8e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006e90:	687a      	ldr	r2, [r7, #4]
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	3b20      	subs	r3, #32
 8006e9a:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006e9c:	68fb      	ldr	r3, [r7, #12]
}
 8006e9e:	4618      	mov	r0, r3
 8006ea0:	3714      	adds	r7, #20
 8006ea2:	46bd      	mov	sp, r7
 8006ea4:	bc80      	pop	{r7}
 8006ea6:	4770      	bx	lr
 8006ea8:	08006ead 	.word	0x08006ead

08006eac <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006eac:	b480      	push	{r7}
 8006eae:	b085      	sub	sp, #20
 8006eb0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8006eb2:	2300      	movs	r3, #0
 8006eb4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006eb6:	4b12      	ldr	r3, [pc, #72]	; (8006f00 <prvTaskExitError+0x54>)
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ebe:	d00a      	beq.n	8006ed6 <prvTaskExitError+0x2a>
	__asm volatile
 8006ec0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ec4:	f383 8811 	msr	BASEPRI, r3
 8006ec8:	f3bf 8f6f 	isb	sy
 8006ecc:	f3bf 8f4f 	dsb	sy
 8006ed0:	60fb      	str	r3, [r7, #12]
}
 8006ed2:	bf00      	nop
 8006ed4:	e7fe      	b.n	8006ed4 <prvTaskExitError+0x28>
	__asm volatile
 8006ed6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006eda:	f383 8811 	msr	BASEPRI, r3
 8006ede:	f3bf 8f6f 	isb	sy
 8006ee2:	f3bf 8f4f 	dsb	sy
 8006ee6:	60bb      	str	r3, [r7, #8]
}
 8006ee8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006eea:	bf00      	nop
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d0fc      	beq.n	8006eec <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006ef2:	bf00      	nop
 8006ef4:	bf00      	nop
 8006ef6:	3714      	adds	r7, #20
 8006ef8:	46bd      	mov	sp, r7
 8006efa:	bc80      	pop	{r7}
 8006efc:	4770      	bx	lr
 8006efe:	bf00      	nop
 8006f00:	20000010 	.word	0x20000010
	...

08006f10 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006f10:	4b07      	ldr	r3, [pc, #28]	; (8006f30 <pxCurrentTCBConst2>)
 8006f12:	6819      	ldr	r1, [r3, #0]
 8006f14:	6808      	ldr	r0, [r1, #0]
 8006f16:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006f1a:	f380 8809 	msr	PSP, r0
 8006f1e:	f3bf 8f6f 	isb	sy
 8006f22:	f04f 0000 	mov.w	r0, #0
 8006f26:	f380 8811 	msr	BASEPRI, r0
 8006f2a:	f04e 0e0d 	orr.w	lr, lr, #13
 8006f2e:	4770      	bx	lr

08006f30 <pxCurrentTCBConst2>:
 8006f30:	20000358 	.word	0x20000358
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006f34:	bf00      	nop
 8006f36:	bf00      	nop

08006f38 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8006f38:	4806      	ldr	r0, [pc, #24]	; (8006f54 <prvPortStartFirstTask+0x1c>)
 8006f3a:	6800      	ldr	r0, [r0, #0]
 8006f3c:	6800      	ldr	r0, [r0, #0]
 8006f3e:	f380 8808 	msr	MSP, r0
 8006f42:	b662      	cpsie	i
 8006f44:	b661      	cpsie	f
 8006f46:	f3bf 8f4f 	dsb	sy
 8006f4a:	f3bf 8f6f 	isb	sy
 8006f4e:	df00      	svc	0
 8006f50:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006f52:	bf00      	nop
 8006f54:	e000ed08 	.word	0xe000ed08

08006f58 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006f58:	b580      	push	{r7, lr}
 8006f5a:	b084      	sub	sp, #16
 8006f5c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006f5e:	4b32      	ldr	r3, [pc, #200]	; (8007028 <xPortStartScheduler+0xd0>)
 8006f60:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	781b      	ldrb	r3, [r3, #0]
 8006f66:	b2db      	uxtb	r3, r3
 8006f68:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	22ff      	movs	r2, #255	; 0xff
 8006f6e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	781b      	ldrb	r3, [r3, #0]
 8006f74:	b2db      	uxtb	r3, r3
 8006f76:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006f78:	78fb      	ldrb	r3, [r7, #3]
 8006f7a:	b2db      	uxtb	r3, r3
 8006f7c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006f80:	b2da      	uxtb	r2, r3
 8006f82:	4b2a      	ldr	r3, [pc, #168]	; (800702c <xPortStartScheduler+0xd4>)
 8006f84:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006f86:	4b2a      	ldr	r3, [pc, #168]	; (8007030 <xPortStartScheduler+0xd8>)
 8006f88:	2207      	movs	r2, #7
 8006f8a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006f8c:	e009      	b.n	8006fa2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8006f8e:	4b28      	ldr	r3, [pc, #160]	; (8007030 <xPortStartScheduler+0xd8>)
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	3b01      	subs	r3, #1
 8006f94:	4a26      	ldr	r2, [pc, #152]	; (8007030 <xPortStartScheduler+0xd8>)
 8006f96:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006f98:	78fb      	ldrb	r3, [r7, #3]
 8006f9a:	b2db      	uxtb	r3, r3
 8006f9c:	005b      	lsls	r3, r3, #1
 8006f9e:	b2db      	uxtb	r3, r3
 8006fa0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006fa2:	78fb      	ldrb	r3, [r7, #3]
 8006fa4:	b2db      	uxtb	r3, r3
 8006fa6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006faa:	2b80      	cmp	r3, #128	; 0x80
 8006fac:	d0ef      	beq.n	8006f8e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006fae:	4b20      	ldr	r3, [pc, #128]	; (8007030 <xPortStartScheduler+0xd8>)
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	f1c3 0307 	rsb	r3, r3, #7
 8006fb6:	2b04      	cmp	r3, #4
 8006fb8:	d00a      	beq.n	8006fd0 <xPortStartScheduler+0x78>
	__asm volatile
 8006fba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fbe:	f383 8811 	msr	BASEPRI, r3
 8006fc2:	f3bf 8f6f 	isb	sy
 8006fc6:	f3bf 8f4f 	dsb	sy
 8006fca:	60bb      	str	r3, [r7, #8]
}
 8006fcc:	bf00      	nop
 8006fce:	e7fe      	b.n	8006fce <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006fd0:	4b17      	ldr	r3, [pc, #92]	; (8007030 <xPortStartScheduler+0xd8>)
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	021b      	lsls	r3, r3, #8
 8006fd6:	4a16      	ldr	r2, [pc, #88]	; (8007030 <xPortStartScheduler+0xd8>)
 8006fd8:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006fda:	4b15      	ldr	r3, [pc, #84]	; (8007030 <xPortStartScheduler+0xd8>)
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006fe2:	4a13      	ldr	r2, [pc, #76]	; (8007030 <xPortStartScheduler+0xd8>)
 8006fe4:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	b2da      	uxtb	r2, r3
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006fee:	4b11      	ldr	r3, [pc, #68]	; (8007034 <xPortStartScheduler+0xdc>)
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	4a10      	ldr	r2, [pc, #64]	; (8007034 <xPortStartScheduler+0xdc>)
 8006ff4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006ff8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006ffa:	4b0e      	ldr	r3, [pc, #56]	; (8007034 <xPortStartScheduler+0xdc>)
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	4a0d      	ldr	r2, [pc, #52]	; (8007034 <xPortStartScheduler+0xdc>)
 8007000:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8007004:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007006:	f000 f8b9 	bl	800717c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800700a:	4b0b      	ldr	r3, [pc, #44]	; (8007038 <xPortStartScheduler+0xe0>)
 800700c:	2200      	movs	r2, #0
 800700e:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007010:	f7ff ff92 	bl	8006f38 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007014:	f7ff fa90 	bl	8006538 <vTaskSwitchContext>
	prvTaskExitError();
 8007018:	f7ff ff48 	bl	8006eac <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800701c:	2300      	movs	r3, #0
}
 800701e:	4618      	mov	r0, r3
 8007020:	3710      	adds	r7, #16
 8007022:	46bd      	mov	sp, r7
 8007024:	bd80      	pop	{r7, pc}
 8007026:	bf00      	nop
 8007028:	e000e400 	.word	0xe000e400
 800702c:	20000484 	.word	0x20000484
 8007030:	20000488 	.word	0x20000488
 8007034:	e000ed20 	.word	0xe000ed20
 8007038:	20000010 	.word	0x20000010

0800703c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800703c:	b480      	push	{r7}
 800703e:	b083      	sub	sp, #12
 8007040:	af00      	add	r7, sp, #0
	__asm volatile
 8007042:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007046:	f383 8811 	msr	BASEPRI, r3
 800704a:	f3bf 8f6f 	isb	sy
 800704e:	f3bf 8f4f 	dsb	sy
 8007052:	607b      	str	r3, [r7, #4]
}
 8007054:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007056:	4b0f      	ldr	r3, [pc, #60]	; (8007094 <vPortEnterCritical+0x58>)
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	3301      	adds	r3, #1
 800705c:	4a0d      	ldr	r2, [pc, #52]	; (8007094 <vPortEnterCritical+0x58>)
 800705e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007060:	4b0c      	ldr	r3, [pc, #48]	; (8007094 <vPortEnterCritical+0x58>)
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	2b01      	cmp	r3, #1
 8007066:	d10f      	bne.n	8007088 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007068:	4b0b      	ldr	r3, [pc, #44]	; (8007098 <vPortEnterCritical+0x5c>)
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	b2db      	uxtb	r3, r3
 800706e:	2b00      	cmp	r3, #0
 8007070:	d00a      	beq.n	8007088 <vPortEnterCritical+0x4c>
	__asm volatile
 8007072:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007076:	f383 8811 	msr	BASEPRI, r3
 800707a:	f3bf 8f6f 	isb	sy
 800707e:	f3bf 8f4f 	dsb	sy
 8007082:	603b      	str	r3, [r7, #0]
}
 8007084:	bf00      	nop
 8007086:	e7fe      	b.n	8007086 <vPortEnterCritical+0x4a>
	}
}
 8007088:	bf00      	nop
 800708a:	370c      	adds	r7, #12
 800708c:	46bd      	mov	sp, r7
 800708e:	bc80      	pop	{r7}
 8007090:	4770      	bx	lr
 8007092:	bf00      	nop
 8007094:	20000010 	.word	0x20000010
 8007098:	e000ed04 	.word	0xe000ed04

0800709c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800709c:	b480      	push	{r7}
 800709e:	b083      	sub	sp, #12
 80070a0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80070a2:	4b11      	ldr	r3, [pc, #68]	; (80070e8 <vPortExitCritical+0x4c>)
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d10a      	bne.n	80070c0 <vPortExitCritical+0x24>
	__asm volatile
 80070aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070ae:	f383 8811 	msr	BASEPRI, r3
 80070b2:	f3bf 8f6f 	isb	sy
 80070b6:	f3bf 8f4f 	dsb	sy
 80070ba:	607b      	str	r3, [r7, #4]
}
 80070bc:	bf00      	nop
 80070be:	e7fe      	b.n	80070be <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80070c0:	4b09      	ldr	r3, [pc, #36]	; (80070e8 <vPortExitCritical+0x4c>)
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	3b01      	subs	r3, #1
 80070c6:	4a08      	ldr	r2, [pc, #32]	; (80070e8 <vPortExitCritical+0x4c>)
 80070c8:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80070ca:	4b07      	ldr	r3, [pc, #28]	; (80070e8 <vPortExitCritical+0x4c>)
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d105      	bne.n	80070de <vPortExitCritical+0x42>
 80070d2:	2300      	movs	r3, #0
 80070d4:	603b      	str	r3, [r7, #0]
	__asm volatile
 80070d6:	683b      	ldr	r3, [r7, #0]
 80070d8:	f383 8811 	msr	BASEPRI, r3
}
 80070dc:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80070de:	bf00      	nop
 80070e0:	370c      	adds	r7, #12
 80070e2:	46bd      	mov	sp, r7
 80070e4:	bc80      	pop	{r7}
 80070e6:	4770      	bx	lr
 80070e8:	20000010 	.word	0x20000010
 80070ec:	00000000 	.word	0x00000000

080070f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80070f0:	f3ef 8009 	mrs	r0, PSP
 80070f4:	f3bf 8f6f 	isb	sy
 80070f8:	4b0d      	ldr	r3, [pc, #52]	; (8007130 <pxCurrentTCBConst>)
 80070fa:	681a      	ldr	r2, [r3, #0]
 80070fc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007100:	6010      	str	r0, [r2, #0]
 8007102:	e92d 4008 	stmdb	sp!, {r3, lr}
 8007106:	f04f 0050 	mov.w	r0, #80	; 0x50
 800710a:	f380 8811 	msr	BASEPRI, r0
 800710e:	f7ff fa13 	bl	8006538 <vTaskSwitchContext>
 8007112:	f04f 0000 	mov.w	r0, #0
 8007116:	f380 8811 	msr	BASEPRI, r0
 800711a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800711e:	6819      	ldr	r1, [r3, #0]
 8007120:	6808      	ldr	r0, [r1, #0]
 8007122:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007126:	f380 8809 	msr	PSP, r0
 800712a:	f3bf 8f6f 	isb	sy
 800712e:	4770      	bx	lr

08007130 <pxCurrentTCBConst>:
 8007130:	20000358 	.word	0x20000358
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007134:	bf00      	nop
 8007136:	bf00      	nop

08007138 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007138:	b580      	push	{r7, lr}
 800713a:	b082      	sub	sp, #8
 800713c:	af00      	add	r7, sp, #0
	__asm volatile
 800713e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007142:	f383 8811 	msr	BASEPRI, r3
 8007146:	f3bf 8f6f 	isb	sy
 800714a:	f3bf 8f4f 	dsb	sy
 800714e:	607b      	str	r3, [r7, #4]
}
 8007150:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007152:	f7ff f933 	bl	80063bc <xTaskIncrementTick>
 8007156:	4603      	mov	r3, r0
 8007158:	2b00      	cmp	r3, #0
 800715a:	d003      	beq.n	8007164 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800715c:	4b06      	ldr	r3, [pc, #24]	; (8007178 <SysTick_Handler+0x40>)
 800715e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007162:	601a      	str	r2, [r3, #0]
 8007164:	2300      	movs	r3, #0
 8007166:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007168:	683b      	ldr	r3, [r7, #0]
 800716a:	f383 8811 	msr	BASEPRI, r3
}
 800716e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007170:	bf00      	nop
 8007172:	3708      	adds	r7, #8
 8007174:	46bd      	mov	sp, r7
 8007176:	bd80      	pop	{r7, pc}
 8007178:	e000ed04 	.word	0xe000ed04

0800717c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800717c:	b480      	push	{r7}
 800717e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007180:	4b0a      	ldr	r3, [pc, #40]	; (80071ac <vPortSetupTimerInterrupt+0x30>)
 8007182:	2200      	movs	r2, #0
 8007184:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007186:	4b0a      	ldr	r3, [pc, #40]	; (80071b0 <vPortSetupTimerInterrupt+0x34>)
 8007188:	2200      	movs	r2, #0
 800718a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800718c:	4b09      	ldr	r3, [pc, #36]	; (80071b4 <vPortSetupTimerInterrupt+0x38>)
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	4a09      	ldr	r2, [pc, #36]	; (80071b8 <vPortSetupTimerInterrupt+0x3c>)
 8007192:	fba2 2303 	umull	r2, r3, r2, r3
 8007196:	099b      	lsrs	r3, r3, #6
 8007198:	4a08      	ldr	r2, [pc, #32]	; (80071bc <vPortSetupTimerInterrupt+0x40>)
 800719a:	3b01      	subs	r3, #1
 800719c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800719e:	4b03      	ldr	r3, [pc, #12]	; (80071ac <vPortSetupTimerInterrupt+0x30>)
 80071a0:	2207      	movs	r2, #7
 80071a2:	601a      	str	r2, [r3, #0]
}
 80071a4:	bf00      	nop
 80071a6:	46bd      	mov	sp, r7
 80071a8:	bc80      	pop	{r7}
 80071aa:	4770      	bx	lr
 80071ac:	e000e010 	.word	0xe000e010
 80071b0:	e000e018 	.word	0xe000e018
 80071b4:	20000000 	.word	0x20000000
 80071b8:	10624dd3 	.word	0x10624dd3
 80071bc:	e000e014 	.word	0xe000e014

080071c0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80071c0:	b480      	push	{r7}
 80071c2:	b085      	sub	sp, #20
 80071c4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80071c6:	f3ef 8305 	mrs	r3, IPSR
 80071ca:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	2b0f      	cmp	r3, #15
 80071d0:	d914      	bls.n	80071fc <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80071d2:	4a16      	ldr	r2, [pc, #88]	; (800722c <vPortValidateInterruptPriority+0x6c>)
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	4413      	add	r3, r2
 80071d8:	781b      	ldrb	r3, [r3, #0]
 80071da:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80071dc:	4b14      	ldr	r3, [pc, #80]	; (8007230 <vPortValidateInterruptPriority+0x70>)
 80071de:	781b      	ldrb	r3, [r3, #0]
 80071e0:	7afa      	ldrb	r2, [r7, #11]
 80071e2:	429a      	cmp	r2, r3
 80071e4:	d20a      	bcs.n	80071fc <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80071e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071ea:	f383 8811 	msr	BASEPRI, r3
 80071ee:	f3bf 8f6f 	isb	sy
 80071f2:	f3bf 8f4f 	dsb	sy
 80071f6:	607b      	str	r3, [r7, #4]
}
 80071f8:	bf00      	nop
 80071fa:	e7fe      	b.n	80071fa <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80071fc:	4b0d      	ldr	r3, [pc, #52]	; (8007234 <vPortValidateInterruptPriority+0x74>)
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8007204:	4b0c      	ldr	r3, [pc, #48]	; (8007238 <vPortValidateInterruptPriority+0x78>)
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	429a      	cmp	r2, r3
 800720a:	d90a      	bls.n	8007222 <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800720c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007210:	f383 8811 	msr	BASEPRI, r3
 8007214:	f3bf 8f6f 	isb	sy
 8007218:	f3bf 8f4f 	dsb	sy
 800721c:	603b      	str	r3, [r7, #0]
}
 800721e:	bf00      	nop
 8007220:	e7fe      	b.n	8007220 <vPortValidateInterruptPriority+0x60>
	}
 8007222:	bf00      	nop
 8007224:	3714      	adds	r7, #20
 8007226:	46bd      	mov	sp, r7
 8007228:	bc80      	pop	{r7}
 800722a:	4770      	bx	lr
 800722c:	e000e3f0 	.word	0xe000e3f0
 8007230:	20000484 	.word	0x20000484
 8007234:	e000ed0c 	.word	0xe000ed0c
 8007238:	20000488 	.word	0x20000488

0800723c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800723c:	b580      	push	{r7, lr}
 800723e:	b08a      	sub	sp, #40	; 0x28
 8007240:	af00      	add	r7, sp, #0
 8007242:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007244:	2300      	movs	r3, #0
 8007246:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007248:	f7ff f80e 	bl	8006268 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800724c:	4b58      	ldr	r3, [pc, #352]	; (80073b0 <pvPortMalloc+0x174>)
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	2b00      	cmp	r3, #0
 8007252:	d101      	bne.n	8007258 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007254:	f000 f910 	bl	8007478 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007258:	4b56      	ldr	r3, [pc, #344]	; (80073b4 <pvPortMalloc+0x178>)
 800725a:	681a      	ldr	r2, [r3, #0]
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	4013      	ands	r3, r2
 8007260:	2b00      	cmp	r3, #0
 8007262:	f040 808e 	bne.w	8007382 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	2b00      	cmp	r3, #0
 800726a:	d01d      	beq.n	80072a8 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800726c:	2208      	movs	r2, #8
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	4413      	add	r3, r2
 8007272:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	f003 0307 	and.w	r3, r3, #7
 800727a:	2b00      	cmp	r3, #0
 800727c:	d014      	beq.n	80072a8 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	f023 0307 	bic.w	r3, r3, #7
 8007284:	3308      	adds	r3, #8
 8007286:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	f003 0307 	and.w	r3, r3, #7
 800728e:	2b00      	cmp	r3, #0
 8007290:	d00a      	beq.n	80072a8 <pvPortMalloc+0x6c>
	__asm volatile
 8007292:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007296:	f383 8811 	msr	BASEPRI, r3
 800729a:	f3bf 8f6f 	isb	sy
 800729e:	f3bf 8f4f 	dsb	sy
 80072a2:	617b      	str	r3, [r7, #20]
}
 80072a4:	bf00      	nop
 80072a6:	e7fe      	b.n	80072a6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d069      	beq.n	8007382 <pvPortMalloc+0x146>
 80072ae:	4b42      	ldr	r3, [pc, #264]	; (80073b8 <pvPortMalloc+0x17c>)
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	687a      	ldr	r2, [r7, #4]
 80072b4:	429a      	cmp	r2, r3
 80072b6:	d864      	bhi.n	8007382 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80072b8:	4b40      	ldr	r3, [pc, #256]	; (80073bc <pvPortMalloc+0x180>)
 80072ba:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80072bc:	4b3f      	ldr	r3, [pc, #252]	; (80073bc <pvPortMalloc+0x180>)
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80072c2:	e004      	b.n	80072ce <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80072c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072c6:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80072c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80072ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072d0:	685b      	ldr	r3, [r3, #4]
 80072d2:	687a      	ldr	r2, [r7, #4]
 80072d4:	429a      	cmp	r2, r3
 80072d6:	d903      	bls.n	80072e0 <pvPortMalloc+0xa4>
 80072d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d1f1      	bne.n	80072c4 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80072e0:	4b33      	ldr	r3, [pc, #204]	; (80073b0 <pvPortMalloc+0x174>)
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80072e6:	429a      	cmp	r2, r3
 80072e8:	d04b      	beq.n	8007382 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80072ea:	6a3b      	ldr	r3, [r7, #32]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	2208      	movs	r2, #8
 80072f0:	4413      	add	r3, r2
 80072f2:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80072f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072f6:	681a      	ldr	r2, [r3, #0]
 80072f8:	6a3b      	ldr	r3, [r7, #32]
 80072fa:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80072fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072fe:	685a      	ldr	r2, [r3, #4]
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	1ad2      	subs	r2, r2, r3
 8007304:	2308      	movs	r3, #8
 8007306:	005b      	lsls	r3, r3, #1
 8007308:	429a      	cmp	r2, r3
 800730a:	d91f      	bls.n	800734c <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800730c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	4413      	add	r3, r2
 8007312:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007314:	69bb      	ldr	r3, [r7, #24]
 8007316:	f003 0307 	and.w	r3, r3, #7
 800731a:	2b00      	cmp	r3, #0
 800731c:	d00a      	beq.n	8007334 <pvPortMalloc+0xf8>
	__asm volatile
 800731e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007322:	f383 8811 	msr	BASEPRI, r3
 8007326:	f3bf 8f6f 	isb	sy
 800732a:	f3bf 8f4f 	dsb	sy
 800732e:	613b      	str	r3, [r7, #16]
}
 8007330:	bf00      	nop
 8007332:	e7fe      	b.n	8007332 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007334:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007336:	685a      	ldr	r2, [r3, #4]
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	1ad2      	subs	r2, r2, r3
 800733c:	69bb      	ldr	r3, [r7, #24]
 800733e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007340:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007342:	687a      	ldr	r2, [r7, #4]
 8007344:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007346:	69b8      	ldr	r0, [r7, #24]
 8007348:	f000 f8f8 	bl	800753c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800734c:	4b1a      	ldr	r3, [pc, #104]	; (80073b8 <pvPortMalloc+0x17c>)
 800734e:	681a      	ldr	r2, [r3, #0]
 8007350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007352:	685b      	ldr	r3, [r3, #4]
 8007354:	1ad3      	subs	r3, r2, r3
 8007356:	4a18      	ldr	r2, [pc, #96]	; (80073b8 <pvPortMalloc+0x17c>)
 8007358:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800735a:	4b17      	ldr	r3, [pc, #92]	; (80073b8 <pvPortMalloc+0x17c>)
 800735c:	681a      	ldr	r2, [r3, #0]
 800735e:	4b18      	ldr	r3, [pc, #96]	; (80073c0 <pvPortMalloc+0x184>)
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	429a      	cmp	r2, r3
 8007364:	d203      	bcs.n	800736e <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007366:	4b14      	ldr	r3, [pc, #80]	; (80073b8 <pvPortMalloc+0x17c>)
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	4a15      	ldr	r2, [pc, #84]	; (80073c0 <pvPortMalloc+0x184>)
 800736c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800736e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007370:	685a      	ldr	r2, [r3, #4]
 8007372:	4b10      	ldr	r3, [pc, #64]	; (80073b4 <pvPortMalloc+0x178>)
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	431a      	orrs	r2, r3
 8007378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800737a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800737c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800737e:	2200      	movs	r2, #0
 8007380:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007382:	f7fe ff7f 	bl	8006284 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007386:	69fb      	ldr	r3, [r7, #28]
 8007388:	f003 0307 	and.w	r3, r3, #7
 800738c:	2b00      	cmp	r3, #0
 800738e:	d00a      	beq.n	80073a6 <pvPortMalloc+0x16a>
	__asm volatile
 8007390:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007394:	f383 8811 	msr	BASEPRI, r3
 8007398:	f3bf 8f6f 	isb	sy
 800739c:	f3bf 8f4f 	dsb	sy
 80073a0:	60fb      	str	r3, [r7, #12]
}
 80073a2:	bf00      	nop
 80073a4:	e7fe      	b.n	80073a4 <pvPortMalloc+0x168>
	return pvReturn;
 80073a6:	69fb      	ldr	r3, [r7, #28]
}
 80073a8:	4618      	mov	r0, r3
 80073aa:	3728      	adds	r7, #40	; 0x28
 80073ac:	46bd      	mov	sp, r7
 80073ae:	bd80      	pop	{r7, pc}
 80073b0:	20004494 	.word	0x20004494
 80073b4:	200044a0 	.word	0x200044a0
 80073b8:	20004498 	.word	0x20004498
 80073bc:	2000448c 	.word	0x2000448c
 80073c0:	2000449c 	.word	0x2000449c

080073c4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80073c4:	b580      	push	{r7, lr}
 80073c6:	b086      	sub	sp, #24
 80073c8:	af00      	add	r7, sp, #0
 80073ca:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d048      	beq.n	8007468 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80073d6:	2308      	movs	r3, #8
 80073d8:	425b      	negs	r3, r3
 80073da:	697a      	ldr	r2, [r7, #20]
 80073dc:	4413      	add	r3, r2
 80073de:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80073e0:	697b      	ldr	r3, [r7, #20]
 80073e2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80073e4:	693b      	ldr	r3, [r7, #16]
 80073e6:	685a      	ldr	r2, [r3, #4]
 80073e8:	4b21      	ldr	r3, [pc, #132]	; (8007470 <vPortFree+0xac>)
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	4013      	ands	r3, r2
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d10a      	bne.n	8007408 <vPortFree+0x44>
	__asm volatile
 80073f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073f6:	f383 8811 	msr	BASEPRI, r3
 80073fa:	f3bf 8f6f 	isb	sy
 80073fe:	f3bf 8f4f 	dsb	sy
 8007402:	60fb      	str	r3, [r7, #12]
}
 8007404:	bf00      	nop
 8007406:	e7fe      	b.n	8007406 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007408:	693b      	ldr	r3, [r7, #16]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	2b00      	cmp	r3, #0
 800740e:	d00a      	beq.n	8007426 <vPortFree+0x62>
	__asm volatile
 8007410:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007414:	f383 8811 	msr	BASEPRI, r3
 8007418:	f3bf 8f6f 	isb	sy
 800741c:	f3bf 8f4f 	dsb	sy
 8007420:	60bb      	str	r3, [r7, #8]
}
 8007422:	bf00      	nop
 8007424:	e7fe      	b.n	8007424 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007426:	693b      	ldr	r3, [r7, #16]
 8007428:	685a      	ldr	r2, [r3, #4]
 800742a:	4b11      	ldr	r3, [pc, #68]	; (8007470 <vPortFree+0xac>)
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	4013      	ands	r3, r2
 8007430:	2b00      	cmp	r3, #0
 8007432:	d019      	beq.n	8007468 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007434:	693b      	ldr	r3, [r7, #16]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	2b00      	cmp	r3, #0
 800743a:	d115      	bne.n	8007468 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800743c:	693b      	ldr	r3, [r7, #16]
 800743e:	685a      	ldr	r2, [r3, #4]
 8007440:	4b0b      	ldr	r3, [pc, #44]	; (8007470 <vPortFree+0xac>)
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	43db      	mvns	r3, r3
 8007446:	401a      	ands	r2, r3
 8007448:	693b      	ldr	r3, [r7, #16]
 800744a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800744c:	f7fe ff0c 	bl	8006268 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007450:	693b      	ldr	r3, [r7, #16]
 8007452:	685a      	ldr	r2, [r3, #4]
 8007454:	4b07      	ldr	r3, [pc, #28]	; (8007474 <vPortFree+0xb0>)
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	4413      	add	r3, r2
 800745a:	4a06      	ldr	r2, [pc, #24]	; (8007474 <vPortFree+0xb0>)
 800745c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800745e:	6938      	ldr	r0, [r7, #16]
 8007460:	f000 f86c 	bl	800753c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8007464:	f7fe ff0e 	bl	8006284 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007468:	bf00      	nop
 800746a:	3718      	adds	r7, #24
 800746c:	46bd      	mov	sp, r7
 800746e:	bd80      	pop	{r7, pc}
 8007470:	200044a0 	.word	0x200044a0
 8007474:	20004498 	.word	0x20004498

08007478 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007478:	b480      	push	{r7}
 800747a:	b085      	sub	sp, #20
 800747c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800747e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8007482:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007484:	4b27      	ldr	r3, [pc, #156]	; (8007524 <prvHeapInit+0xac>)
 8007486:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	f003 0307 	and.w	r3, r3, #7
 800748e:	2b00      	cmp	r3, #0
 8007490:	d00c      	beq.n	80074ac <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	3307      	adds	r3, #7
 8007496:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	f023 0307 	bic.w	r3, r3, #7
 800749e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80074a0:	68ba      	ldr	r2, [r7, #8]
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	1ad3      	subs	r3, r2, r3
 80074a6:	4a1f      	ldr	r2, [pc, #124]	; (8007524 <prvHeapInit+0xac>)
 80074a8:	4413      	add	r3, r2
 80074aa:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80074b0:	4a1d      	ldr	r2, [pc, #116]	; (8007528 <prvHeapInit+0xb0>)
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80074b6:	4b1c      	ldr	r3, [pc, #112]	; (8007528 <prvHeapInit+0xb0>)
 80074b8:	2200      	movs	r2, #0
 80074ba:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	68ba      	ldr	r2, [r7, #8]
 80074c0:	4413      	add	r3, r2
 80074c2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80074c4:	2208      	movs	r2, #8
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	1a9b      	subs	r3, r3, r2
 80074ca:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	f023 0307 	bic.w	r3, r3, #7
 80074d2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	4a15      	ldr	r2, [pc, #84]	; (800752c <prvHeapInit+0xb4>)
 80074d8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80074da:	4b14      	ldr	r3, [pc, #80]	; (800752c <prvHeapInit+0xb4>)
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	2200      	movs	r2, #0
 80074e0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80074e2:	4b12      	ldr	r3, [pc, #72]	; (800752c <prvHeapInit+0xb4>)
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	2200      	movs	r2, #0
 80074e8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80074ee:	683b      	ldr	r3, [r7, #0]
 80074f0:	68fa      	ldr	r2, [r7, #12]
 80074f2:	1ad2      	subs	r2, r2, r3
 80074f4:	683b      	ldr	r3, [r7, #0]
 80074f6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80074f8:	4b0c      	ldr	r3, [pc, #48]	; (800752c <prvHeapInit+0xb4>)
 80074fa:	681a      	ldr	r2, [r3, #0]
 80074fc:	683b      	ldr	r3, [r7, #0]
 80074fe:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007500:	683b      	ldr	r3, [r7, #0]
 8007502:	685b      	ldr	r3, [r3, #4]
 8007504:	4a0a      	ldr	r2, [pc, #40]	; (8007530 <prvHeapInit+0xb8>)
 8007506:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007508:	683b      	ldr	r3, [r7, #0]
 800750a:	685b      	ldr	r3, [r3, #4]
 800750c:	4a09      	ldr	r2, [pc, #36]	; (8007534 <prvHeapInit+0xbc>)
 800750e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007510:	4b09      	ldr	r3, [pc, #36]	; (8007538 <prvHeapInit+0xc0>)
 8007512:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007516:	601a      	str	r2, [r3, #0]
}
 8007518:	bf00      	nop
 800751a:	3714      	adds	r7, #20
 800751c:	46bd      	mov	sp, r7
 800751e:	bc80      	pop	{r7}
 8007520:	4770      	bx	lr
 8007522:	bf00      	nop
 8007524:	2000048c 	.word	0x2000048c
 8007528:	2000448c 	.word	0x2000448c
 800752c:	20004494 	.word	0x20004494
 8007530:	2000449c 	.word	0x2000449c
 8007534:	20004498 	.word	0x20004498
 8007538:	200044a0 	.word	0x200044a0

0800753c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800753c:	b480      	push	{r7}
 800753e:	b085      	sub	sp, #20
 8007540:	af00      	add	r7, sp, #0
 8007542:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007544:	4b27      	ldr	r3, [pc, #156]	; (80075e4 <prvInsertBlockIntoFreeList+0xa8>)
 8007546:	60fb      	str	r3, [r7, #12]
 8007548:	e002      	b.n	8007550 <prvInsertBlockIntoFreeList+0x14>
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	60fb      	str	r3, [r7, #12]
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	687a      	ldr	r2, [r7, #4]
 8007556:	429a      	cmp	r2, r3
 8007558:	d8f7      	bhi.n	800754a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	685b      	ldr	r3, [r3, #4]
 8007562:	68ba      	ldr	r2, [r7, #8]
 8007564:	4413      	add	r3, r2
 8007566:	687a      	ldr	r2, [r7, #4]
 8007568:	429a      	cmp	r2, r3
 800756a:	d108      	bne.n	800757e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	685a      	ldr	r2, [r3, #4]
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	685b      	ldr	r3, [r3, #4]
 8007574:	441a      	add	r2, r3
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	685b      	ldr	r3, [r3, #4]
 8007586:	68ba      	ldr	r2, [r7, #8]
 8007588:	441a      	add	r2, r3
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	429a      	cmp	r2, r3
 8007590:	d118      	bne.n	80075c4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	681a      	ldr	r2, [r3, #0]
 8007596:	4b14      	ldr	r3, [pc, #80]	; (80075e8 <prvInsertBlockIntoFreeList+0xac>)
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	429a      	cmp	r2, r3
 800759c:	d00d      	beq.n	80075ba <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	685a      	ldr	r2, [r3, #4]
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	685b      	ldr	r3, [r3, #4]
 80075a8:	441a      	add	r2, r3
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	681a      	ldr	r2, [r3, #0]
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	601a      	str	r2, [r3, #0]
 80075b8:	e008      	b.n	80075cc <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80075ba:	4b0b      	ldr	r3, [pc, #44]	; (80075e8 <prvInsertBlockIntoFreeList+0xac>)
 80075bc:	681a      	ldr	r2, [r3, #0]
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	601a      	str	r2, [r3, #0]
 80075c2:	e003      	b.n	80075cc <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	681a      	ldr	r2, [r3, #0]
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80075cc:	68fa      	ldr	r2, [r7, #12]
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	429a      	cmp	r2, r3
 80075d2:	d002      	beq.n	80075da <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	687a      	ldr	r2, [r7, #4]
 80075d8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80075da:	bf00      	nop
 80075dc:	3714      	adds	r7, #20
 80075de:	46bd      	mov	sp, r7
 80075e0:	bc80      	pop	{r7}
 80075e2:	4770      	bx	lr
 80075e4:	2000448c 	.word	0x2000448c
 80075e8:	20004494 	.word	0x20004494

080075ec <__errno>:
 80075ec:	4b01      	ldr	r3, [pc, #4]	; (80075f4 <__errno+0x8>)
 80075ee:	6818      	ldr	r0, [r3, #0]
 80075f0:	4770      	bx	lr
 80075f2:	bf00      	nop
 80075f4:	20000014 	.word	0x20000014

080075f8 <std>:
 80075f8:	2300      	movs	r3, #0
 80075fa:	b510      	push	{r4, lr}
 80075fc:	4604      	mov	r4, r0
 80075fe:	e9c0 3300 	strd	r3, r3, [r0]
 8007602:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007606:	6083      	str	r3, [r0, #8]
 8007608:	8181      	strh	r1, [r0, #12]
 800760a:	6643      	str	r3, [r0, #100]	; 0x64
 800760c:	81c2      	strh	r2, [r0, #14]
 800760e:	6183      	str	r3, [r0, #24]
 8007610:	4619      	mov	r1, r3
 8007612:	2208      	movs	r2, #8
 8007614:	305c      	adds	r0, #92	; 0x5c
 8007616:	f000 f91a 	bl	800784e <memset>
 800761a:	4b05      	ldr	r3, [pc, #20]	; (8007630 <std+0x38>)
 800761c:	6224      	str	r4, [r4, #32]
 800761e:	6263      	str	r3, [r4, #36]	; 0x24
 8007620:	4b04      	ldr	r3, [pc, #16]	; (8007634 <std+0x3c>)
 8007622:	62a3      	str	r3, [r4, #40]	; 0x28
 8007624:	4b04      	ldr	r3, [pc, #16]	; (8007638 <std+0x40>)
 8007626:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007628:	4b04      	ldr	r3, [pc, #16]	; (800763c <std+0x44>)
 800762a:	6323      	str	r3, [r4, #48]	; 0x30
 800762c:	bd10      	pop	{r4, pc}
 800762e:	bf00      	nop
 8007630:	08007b4d 	.word	0x08007b4d
 8007634:	08007b6f 	.word	0x08007b6f
 8007638:	08007ba7 	.word	0x08007ba7
 800763c:	08007bcb 	.word	0x08007bcb

08007640 <_cleanup_r>:
 8007640:	4901      	ldr	r1, [pc, #4]	; (8007648 <_cleanup_r+0x8>)
 8007642:	f000 b8af 	b.w	80077a4 <_fwalk_reent>
 8007646:	bf00      	nop
 8007648:	080080f5 	.word	0x080080f5

0800764c <__sfmoreglue>:
 800764c:	b570      	push	{r4, r5, r6, lr}
 800764e:	2568      	movs	r5, #104	; 0x68
 8007650:	1e4a      	subs	r2, r1, #1
 8007652:	4355      	muls	r5, r2
 8007654:	460e      	mov	r6, r1
 8007656:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800765a:	f000 f901 	bl	8007860 <_malloc_r>
 800765e:	4604      	mov	r4, r0
 8007660:	b140      	cbz	r0, 8007674 <__sfmoreglue+0x28>
 8007662:	2100      	movs	r1, #0
 8007664:	e9c0 1600 	strd	r1, r6, [r0]
 8007668:	300c      	adds	r0, #12
 800766a:	60a0      	str	r0, [r4, #8]
 800766c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007670:	f000 f8ed 	bl	800784e <memset>
 8007674:	4620      	mov	r0, r4
 8007676:	bd70      	pop	{r4, r5, r6, pc}

08007678 <__sfp_lock_acquire>:
 8007678:	4801      	ldr	r0, [pc, #4]	; (8007680 <__sfp_lock_acquire+0x8>)
 800767a:	f000 b8d8 	b.w	800782e <__retarget_lock_acquire_recursive>
 800767e:	bf00      	nop
 8007680:	200045f4 	.word	0x200045f4

08007684 <__sfp_lock_release>:
 8007684:	4801      	ldr	r0, [pc, #4]	; (800768c <__sfp_lock_release+0x8>)
 8007686:	f000 b8d3 	b.w	8007830 <__retarget_lock_release_recursive>
 800768a:	bf00      	nop
 800768c:	200045f4 	.word	0x200045f4

08007690 <__sinit_lock_acquire>:
 8007690:	4801      	ldr	r0, [pc, #4]	; (8007698 <__sinit_lock_acquire+0x8>)
 8007692:	f000 b8cc 	b.w	800782e <__retarget_lock_acquire_recursive>
 8007696:	bf00      	nop
 8007698:	200045ef 	.word	0x200045ef

0800769c <__sinit_lock_release>:
 800769c:	4801      	ldr	r0, [pc, #4]	; (80076a4 <__sinit_lock_release+0x8>)
 800769e:	f000 b8c7 	b.w	8007830 <__retarget_lock_release_recursive>
 80076a2:	bf00      	nop
 80076a4:	200045ef 	.word	0x200045ef

080076a8 <__sinit>:
 80076a8:	b510      	push	{r4, lr}
 80076aa:	4604      	mov	r4, r0
 80076ac:	f7ff fff0 	bl	8007690 <__sinit_lock_acquire>
 80076b0:	69a3      	ldr	r3, [r4, #24]
 80076b2:	b11b      	cbz	r3, 80076bc <__sinit+0x14>
 80076b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80076b8:	f7ff bff0 	b.w	800769c <__sinit_lock_release>
 80076bc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80076c0:	6523      	str	r3, [r4, #80]	; 0x50
 80076c2:	4b13      	ldr	r3, [pc, #76]	; (8007710 <__sinit+0x68>)
 80076c4:	4a13      	ldr	r2, [pc, #76]	; (8007714 <__sinit+0x6c>)
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	62a2      	str	r2, [r4, #40]	; 0x28
 80076ca:	42a3      	cmp	r3, r4
 80076cc:	bf08      	it	eq
 80076ce:	2301      	moveq	r3, #1
 80076d0:	4620      	mov	r0, r4
 80076d2:	bf08      	it	eq
 80076d4:	61a3      	streq	r3, [r4, #24]
 80076d6:	f000 f81f 	bl	8007718 <__sfp>
 80076da:	6060      	str	r0, [r4, #4]
 80076dc:	4620      	mov	r0, r4
 80076de:	f000 f81b 	bl	8007718 <__sfp>
 80076e2:	60a0      	str	r0, [r4, #8]
 80076e4:	4620      	mov	r0, r4
 80076e6:	f000 f817 	bl	8007718 <__sfp>
 80076ea:	2200      	movs	r2, #0
 80076ec:	2104      	movs	r1, #4
 80076ee:	60e0      	str	r0, [r4, #12]
 80076f0:	6860      	ldr	r0, [r4, #4]
 80076f2:	f7ff ff81 	bl	80075f8 <std>
 80076f6:	2201      	movs	r2, #1
 80076f8:	2109      	movs	r1, #9
 80076fa:	68a0      	ldr	r0, [r4, #8]
 80076fc:	f7ff ff7c 	bl	80075f8 <std>
 8007700:	2202      	movs	r2, #2
 8007702:	2112      	movs	r1, #18
 8007704:	68e0      	ldr	r0, [r4, #12]
 8007706:	f7ff ff77 	bl	80075f8 <std>
 800770a:	2301      	movs	r3, #1
 800770c:	61a3      	str	r3, [r4, #24]
 800770e:	e7d1      	b.n	80076b4 <__sinit+0xc>
 8007710:	080083f0 	.word	0x080083f0
 8007714:	08007641 	.word	0x08007641

08007718 <__sfp>:
 8007718:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800771a:	4607      	mov	r7, r0
 800771c:	f7ff ffac 	bl	8007678 <__sfp_lock_acquire>
 8007720:	4b1e      	ldr	r3, [pc, #120]	; (800779c <__sfp+0x84>)
 8007722:	681e      	ldr	r6, [r3, #0]
 8007724:	69b3      	ldr	r3, [r6, #24]
 8007726:	b913      	cbnz	r3, 800772e <__sfp+0x16>
 8007728:	4630      	mov	r0, r6
 800772a:	f7ff ffbd 	bl	80076a8 <__sinit>
 800772e:	3648      	adds	r6, #72	; 0x48
 8007730:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007734:	3b01      	subs	r3, #1
 8007736:	d503      	bpl.n	8007740 <__sfp+0x28>
 8007738:	6833      	ldr	r3, [r6, #0]
 800773a:	b30b      	cbz	r3, 8007780 <__sfp+0x68>
 800773c:	6836      	ldr	r6, [r6, #0]
 800773e:	e7f7      	b.n	8007730 <__sfp+0x18>
 8007740:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007744:	b9d5      	cbnz	r5, 800777c <__sfp+0x64>
 8007746:	4b16      	ldr	r3, [pc, #88]	; (80077a0 <__sfp+0x88>)
 8007748:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800774c:	60e3      	str	r3, [r4, #12]
 800774e:	6665      	str	r5, [r4, #100]	; 0x64
 8007750:	f000 f86c 	bl	800782c <__retarget_lock_init_recursive>
 8007754:	f7ff ff96 	bl	8007684 <__sfp_lock_release>
 8007758:	2208      	movs	r2, #8
 800775a:	4629      	mov	r1, r5
 800775c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007760:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007764:	6025      	str	r5, [r4, #0]
 8007766:	61a5      	str	r5, [r4, #24]
 8007768:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800776c:	f000 f86f 	bl	800784e <memset>
 8007770:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007774:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007778:	4620      	mov	r0, r4
 800777a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800777c:	3468      	adds	r4, #104	; 0x68
 800777e:	e7d9      	b.n	8007734 <__sfp+0x1c>
 8007780:	2104      	movs	r1, #4
 8007782:	4638      	mov	r0, r7
 8007784:	f7ff ff62 	bl	800764c <__sfmoreglue>
 8007788:	4604      	mov	r4, r0
 800778a:	6030      	str	r0, [r6, #0]
 800778c:	2800      	cmp	r0, #0
 800778e:	d1d5      	bne.n	800773c <__sfp+0x24>
 8007790:	f7ff ff78 	bl	8007684 <__sfp_lock_release>
 8007794:	230c      	movs	r3, #12
 8007796:	603b      	str	r3, [r7, #0]
 8007798:	e7ee      	b.n	8007778 <__sfp+0x60>
 800779a:	bf00      	nop
 800779c:	080083f0 	.word	0x080083f0
 80077a0:	ffff0001 	.word	0xffff0001

080077a4 <_fwalk_reent>:
 80077a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80077a8:	4606      	mov	r6, r0
 80077aa:	4688      	mov	r8, r1
 80077ac:	2700      	movs	r7, #0
 80077ae:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80077b2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80077b6:	f1b9 0901 	subs.w	r9, r9, #1
 80077ba:	d505      	bpl.n	80077c8 <_fwalk_reent+0x24>
 80077bc:	6824      	ldr	r4, [r4, #0]
 80077be:	2c00      	cmp	r4, #0
 80077c0:	d1f7      	bne.n	80077b2 <_fwalk_reent+0xe>
 80077c2:	4638      	mov	r0, r7
 80077c4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80077c8:	89ab      	ldrh	r3, [r5, #12]
 80077ca:	2b01      	cmp	r3, #1
 80077cc:	d907      	bls.n	80077de <_fwalk_reent+0x3a>
 80077ce:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80077d2:	3301      	adds	r3, #1
 80077d4:	d003      	beq.n	80077de <_fwalk_reent+0x3a>
 80077d6:	4629      	mov	r1, r5
 80077d8:	4630      	mov	r0, r6
 80077da:	47c0      	blx	r8
 80077dc:	4307      	orrs	r7, r0
 80077de:	3568      	adds	r5, #104	; 0x68
 80077e0:	e7e9      	b.n	80077b6 <_fwalk_reent+0x12>
	...

080077e4 <__libc_init_array>:
 80077e4:	b570      	push	{r4, r5, r6, lr}
 80077e6:	2600      	movs	r6, #0
 80077e8:	4d0c      	ldr	r5, [pc, #48]	; (800781c <__libc_init_array+0x38>)
 80077ea:	4c0d      	ldr	r4, [pc, #52]	; (8007820 <__libc_init_array+0x3c>)
 80077ec:	1b64      	subs	r4, r4, r5
 80077ee:	10a4      	asrs	r4, r4, #2
 80077f0:	42a6      	cmp	r6, r4
 80077f2:	d109      	bne.n	8007808 <__libc_init_array+0x24>
 80077f4:	f000 fd74 	bl	80082e0 <_init>
 80077f8:	2600      	movs	r6, #0
 80077fa:	4d0a      	ldr	r5, [pc, #40]	; (8007824 <__libc_init_array+0x40>)
 80077fc:	4c0a      	ldr	r4, [pc, #40]	; (8007828 <__libc_init_array+0x44>)
 80077fe:	1b64      	subs	r4, r4, r5
 8007800:	10a4      	asrs	r4, r4, #2
 8007802:	42a6      	cmp	r6, r4
 8007804:	d105      	bne.n	8007812 <__libc_init_array+0x2e>
 8007806:	bd70      	pop	{r4, r5, r6, pc}
 8007808:	f855 3b04 	ldr.w	r3, [r5], #4
 800780c:	4798      	blx	r3
 800780e:	3601      	adds	r6, #1
 8007810:	e7ee      	b.n	80077f0 <__libc_init_array+0xc>
 8007812:	f855 3b04 	ldr.w	r3, [r5], #4
 8007816:	4798      	blx	r3
 8007818:	3601      	adds	r6, #1
 800781a:	e7f2      	b.n	8007802 <__libc_init_array+0x1e>
 800781c:	08008a90 	.word	0x08008a90
 8007820:	08008a90 	.word	0x08008a90
 8007824:	08008a90 	.word	0x08008a90
 8007828:	08008a94 	.word	0x08008a94

0800782c <__retarget_lock_init_recursive>:
 800782c:	4770      	bx	lr

0800782e <__retarget_lock_acquire_recursive>:
 800782e:	4770      	bx	lr

08007830 <__retarget_lock_release_recursive>:
 8007830:	4770      	bx	lr

08007832 <memcpy>:
 8007832:	440a      	add	r2, r1
 8007834:	4291      	cmp	r1, r2
 8007836:	f100 33ff 	add.w	r3, r0, #4294967295
 800783a:	d100      	bne.n	800783e <memcpy+0xc>
 800783c:	4770      	bx	lr
 800783e:	b510      	push	{r4, lr}
 8007840:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007844:	4291      	cmp	r1, r2
 8007846:	f803 4f01 	strb.w	r4, [r3, #1]!
 800784a:	d1f9      	bne.n	8007840 <memcpy+0xe>
 800784c:	bd10      	pop	{r4, pc}

0800784e <memset>:
 800784e:	4603      	mov	r3, r0
 8007850:	4402      	add	r2, r0
 8007852:	4293      	cmp	r3, r2
 8007854:	d100      	bne.n	8007858 <memset+0xa>
 8007856:	4770      	bx	lr
 8007858:	f803 1b01 	strb.w	r1, [r3], #1
 800785c:	e7f9      	b.n	8007852 <memset+0x4>
	...

08007860 <_malloc_r>:
 8007860:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007862:	1ccd      	adds	r5, r1, #3
 8007864:	f025 0503 	bic.w	r5, r5, #3
 8007868:	3508      	adds	r5, #8
 800786a:	2d0c      	cmp	r5, #12
 800786c:	bf38      	it	cc
 800786e:	250c      	movcc	r5, #12
 8007870:	2d00      	cmp	r5, #0
 8007872:	4606      	mov	r6, r0
 8007874:	db01      	blt.n	800787a <_malloc_r+0x1a>
 8007876:	42a9      	cmp	r1, r5
 8007878:	d903      	bls.n	8007882 <_malloc_r+0x22>
 800787a:	230c      	movs	r3, #12
 800787c:	6033      	str	r3, [r6, #0]
 800787e:	2000      	movs	r0, #0
 8007880:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007882:	f000 fcc3 	bl	800820c <__malloc_lock>
 8007886:	4921      	ldr	r1, [pc, #132]	; (800790c <_malloc_r+0xac>)
 8007888:	680a      	ldr	r2, [r1, #0]
 800788a:	4614      	mov	r4, r2
 800788c:	b99c      	cbnz	r4, 80078b6 <_malloc_r+0x56>
 800788e:	4f20      	ldr	r7, [pc, #128]	; (8007910 <_malloc_r+0xb0>)
 8007890:	683b      	ldr	r3, [r7, #0]
 8007892:	b923      	cbnz	r3, 800789e <_malloc_r+0x3e>
 8007894:	4621      	mov	r1, r4
 8007896:	4630      	mov	r0, r6
 8007898:	f000 f948 	bl	8007b2c <_sbrk_r>
 800789c:	6038      	str	r0, [r7, #0]
 800789e:	4629      	mov	r1, r5
 80078a0:	4630      	mov	r0, r6
 80078a2:	f000 f943 	bl	8007b2c <_sbrk_r>
 80078a6:	1c43      	adds	r3, r0, #1
 80078a8:	d123      	bne.n	80078f2 <_malloc_r+0x92>
 80078aa:	230c      	movs	r3, #12
 80078ac:	4630      	mov	r0, r6
 80078ae:	6033      	str	r3, [r6, #0]
 80078b0:	f000 fcb2 	bl	8008218 <__malloc_unlock>
 80078b4:	e7e3      	b.n	800787e <_malloc_r+0x1e>
 80078b6:	6823      	ldr	r3, [r4, #0]
 80078b8:	1b5b      	subs	r3, r3, r5
 80078ba:	d417      	bmi.n	80078ec <_malloc_r+0x8c>
 80078bc:	2b0b      	cmp	r3, #11
 80078be:	d903      	bls.n	80078c8 <_malloc_r+0x68>
 80078c0:	6023      	str	r3, [r4, #0]
 80078c2:	441c      	add	r4, r3
 80078c4:	6025      	str	r5, [r4, #0]
 80078c6:	e004      	b.n	80078d2 <_malloc_r+0x72>
 80078c8:	6863      	ldr	r3, [r4, #4]
 80078ca:	42a2      	cmp	r2, r4
 80078cc:	bf0c      	ite	eq
 80078ce:	600b      	streq	r3, [r1, #0]
 80078d0:	6053      	strne	r3, [r2, #4]
 80078d2:	4630      	mov	r0, r6
 80078d4:	f000 fca0 	bl	8008218 <__malloc_unlock>
 80078d8:	f104 000b 	add.w	r0, r4, #11
 80078dc:	1d23      	adds	r3, r4, #4
 80078de:	f020 0007 	bic.w	r0, r0, #7
 80078e2:	1ac2      	subs	r2, r0, r3
 80078e4:	d0cc      	beq.n	8007880 <_malloc_r+0x20>
 80078e6:	1a1b      	subs	r3, r3, r0
 80078e8:	50a3      	str	r3, [r4, r2]
 80078ea:	e7c9      	b.n	8007880 <_malloc_r+0x20>
 80078ec:	4622      	mov	r2, r4
 80078ee:	6864      	ldr	r4, [r4, #4]
 80078f0:	e7cc      	b.n	800788c <_malloc_r+0x2c>
 80078f2:	1cc4      	adds	r4, r0, #3
 80078f4:	f024 0403 	bic.w	r4, r4, #3
 80078f8:	42a0      	cmp	r0, r4
 80078fa:	d0e3      	beq.n	80078c4 <_malloc_r+0x64>
 80078fc:	1a21      	subs	r1, r4, r0
 80078fe:	4630      	mov	r0, r6
 8007900:	f000 f914 	bl	8007b2c <_sbrk_r>
 8007904:	3001      	adds	r0, #1
 8007906:	d1dd      	bne.n	80078c4 <_malloc_r+0x64>
 8007908:	e7cf      	b.n	80078aa <_malloc_r+0x4a>
 800790a:	bf00      	nop
 800790c:	200044a4 	.word	0x200044a4
 8007910:	200044a8 	.word	0x200044a8

08007914 <_perror_r>:
 8007914:	6983      	ldr	r3, [r0, #24]
 8007916:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007918:	4605      	mov	r5, r0
 800791a:	460e      	mov	r6, r1
 800791c:	68c4      	ldr	r4, [r0, #12]
 800791e:	b90b      	cbnz	r3, 8007924 <_perror_r+0x10>
 8007920:	f7ff fec2 	bl	80076a8 <__sinit>
 8007924:	4b43      	ldr	r3, [pc, #268]	; (8007a34 <_perror_r+0x120>)
 8007926:	429c      	cmp	r4, r3
 8007928:	d132      	bne.n	8007990 <_perror_r+0x7c>
 800792a:	686c      	ldr	r4, [r5, #4]
 800792c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800792e:	07d8      	lsls	r0, r3, #31
 8007930:	d405      	bmi.n	800793e <_perror_r+0x2a>
 8007932:	89a3      	ldrh	r3, [r4, #12]
 8007934:	0599      	lsls	r1, r3, #22
 8007936:	d402      	bmi.n	800793e <_perror_r+0x2a>
 8007938:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800793a:	f7ff ff78 	bl	800782e <__retarget_lock_acquire_recursive>
 800793e:	4621      	mov	r1, r4
 8007940:	4628      	mov	r0, r5
 8007942:	f000 fbd7 	bl	80080f4 <_fflush_r>
 8007946:	bb6e      	cbnz	r6, 80079a4 <_perror_r+0x90>
 8007948:	2201      	movs	r2, #1
 800794a:	4628      	mov	r0, r5
 800794c:	6829      	ldr	r1, [r5, #0]
 800794e:	ab01      	add	r3, sp, #4
 8007950:	f000 f940 	bl	8007bd4 <_strerror_r>
 8007954:	4607      	mov	r7, r0
 8007956:	2800      	cmp	r0, #0
 8007958:	d14f      	bne.n	80079fa <_perror_r+0xe6>
 800795a:	4837      	ldr	r0, [pc, #220]	; (8007a38 <_perror_r+0x124>)
 800795c:	f7f8 fbf8 	bl	8000150 <strlen>
 8007960:	4606      	mov	r6, r0
 8007962:	4f35      	ldr	r7, [pc, #212]	; (8007a38 <_perror_r+0x124>)
 8007964:	b156      	cbz	r6, 800797c <_perror_r+0x68>
 8007966:	4620      	mov	r0, r4
 8007968:	f000 fc00 	bl	800816c <fileno>
 800796c:	4633      	mov	r3, r6
 800796e:	4601      	mov	r1, r0
 8007970:	463a      	mov	r2, r7
 8007972:	4628      	mov	r0, r5
 8007974:	f000 fb16 	bl	8007fa4 <_write_r>
 8007978:	2800      	cmp	r0, #0
 800797a:	da51      	bge.n	8007a20 <_perror_r+0x10c>
 800797c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007980:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007982:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007986:	07d2      	lsls	r2, r2, #31
 8007988:	81a3      	strh	r3, [r4, #12]
 800798a:	d54c      	bpl.n	8007a26 <_perror_r+0x112>
 800798c:	b003      	add	sp, #12
 800798e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007990:	4b2a      	ldr	r3, [pc, #168]	; (8007a3c <_perror_r+0x128>)
 8007992:	429c      	cmp	r4, r3
 8007994:	d101      	bne.n	800799a <_perror_r+0x86>
 8007996:	68ac      	ldr	r4, [r5, #8]
 8007998:	e7c8      	b.n	800792c <_perror_r+0x18>
 800799a:	4b29      	ldr	r3, [pc, #164]	; (8007a40 <_perror_r+0x12c>)
 800799c:	429c      	cmp	r4, r3
 800799e:	bf08      	it	eq
 80079a0:	68ec      	ldreq	r4, [r5, #12]
 80079a2:	e7c3      	b.n	800792c <_perror_r+0x18>
 80079a4:	7833      	ldrb	r3, [r6, #0]
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d0ce      	beq.n	8007948 <_perror_r+0x34>
 80079aa:	4630      	mov	r0, r6
 80079ac:	f7f8 fbd0 	bl	8000150 <strlen>
 80079b0:	4607      	mov	r7, r0
 80079b2:	b157      	cbz	r7, 80079ca <_perror_r+0xb6>
 80079b4:	4620      	mov	r0, r4
 80079b6:	f000 fbd9 	bl	800816c <fileno>
 80079ba:	463b      	mov	r3, r7
 80079bc:	4601      	mov	r1, r0
 80079be:	4632      	mov	r2, r6
 80079c0:	4628      	mov	r0, r5
 80079c2:	f000 faef 	bl	8007fa4 <_write_r>
 80079c6:	2800      	cmp	r0, #0
 80079c8:	da14      	bge.n	80079f4 <_perror_r+0xe0>
 80079ca:	481e      	ldr	r0, [pc, #120]	; (8007a44 <_perror_r+0x130>)
 80079cc:	f7f8 fbc0 	bl	8000150 <strlen>
 80079d0:	4606      	mov	r6, r0
 80079d2:	4f1c      	ldr	r7, [pc, #112]	; (8007a44 <_perror_r+0x130>)
 80079d4:	2e00      	cmp	r6, #0
 80079d6:	d0b7      	beq.n	8007948 <_perror_r+0x34>
 80079d8:	4620      	mov	r0, r4
 80079da:	f000 fbc7 	bl	800816c <fileno>
 80079de:	4633      	mov	r3, r6
 80079e0:	4601      	mov	r1, r0
 80079e2:	463a      	mov	r2, r7
 80079e4:	4628      	mov	r0, r5
 80079e6:	f000 fadd 	bl	8007fa4 <_write_r>
 80079ea:	2800      	cmp	r0, #0
 80079ec:	dbac      	blt.n	8007948 <_perror_r+0x34>
 80079ee:	1a36      	subs	r6, r6, r0
 80079f0:	4407      	add	r7, r0
 80079f2:	e7ef      	b.n	80079d4 <_perror_r+0xc0>
 80079f4:	1a3f      	subs	r7, r7, r0
 80079f6:	4406      	add	r6, r0
 80079f8:	e7db      	b.n	80079b2 <_perror_r+0x9e>
 80079fa:	f7f8 fba9 	bl	8000150 <strlen>
 80079fe:	4606      	mov	r6, r0
 8007a00:	2e00      	cmp	r6, #0
 8007a02:	d0aa      	beq.n	800795a <_perror_r+0x46>
 8007a04:	4620      	mov	r0, r4
 8007a06:	f000 fbb1 	bl	800816c <fileno>
 8007a0a:	4633      	mov	r3, r6
 8007a0c:	4601      	mov	r1, r0
 8007a0e:	463a      	mov	r2, r7
 8007a10:	4628      	mov	r0, r5
 8007a12:	f000 fac7 	bl	8007fa4 <_write_r>
 8007a16:	2800      	cmp	r0, #0
 8007a18:	db9f      	blt.n	800795a <_perror_r+0x46>
 8007a1a:	1a36      	subs	r6, r6, r0
 8007a1c:	4407      	add	r7, r0
 8007a1e:	e7ef      	b.n	8007a00 <_perror_r+0xec>
 8007a20:	1a36      	subs	r6, r6, r0
 8007a22:	4407      	add	r7, r0
 8007a24:	e79e      	b.n	8007964 <_perror_r+0x50>
 8007a26:	059b      	lsls	r3, r3, #22
 8007a28:	d4b0      	bmi.n	800798c <_perror_r+0x78>
 8007a2a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007a2c:	f7ff ff00 	bl	8007830 <__retarget_lock_release_recursive>
 8007a30:	e7ac      	b.n	800798c <_perror_r+0x78>
 8007a32:	bf00      	nop
 8007a34:	080083b0 	.word	0x080083b0
 8007a38:	080083f7 	.word	0x080083f7
 8007a3c:	080083d0 	.word	0x080083d0
 8007a40:	08008390 	.word	0x08008390
 8007a44:	080083f4 	.word	0x080083f4

08007a48 <perror>:
 8007a48:	4b02      	ldr	r3, [pc, #8]	; (8007a54 <perror+0xc>)
 8007a4a:	4601      	mov	r1, r0
 8007a4c:	6818      	ldr	r0, [r3, #0]
 8007a4e:	f7ff bf61 	b.w	8007914 <_perror_r>
 8007a52:	bf00      	nop
 8007a54:	20000014 	.word	0x20000014

08007a58 <cleanup_glue>:
 8007a58:	b538      	push	{r3, r4, r5, lr}
 8007a5a:	460c      	mov	r4, r1
 8007a5c:	6809      	ldr	r1, [r1, #0]
 8007a5e:	4605      	mov	r5, r0
 8007a60:	b109      	cbz	r1, 8007a66 <cleanup_glue+0xe>
 8007a62:	f7ff fff9 	bl	8007a58 <cleanup_glue>
 8007a66:	4621      	mov	r1, r4
 8007a68:	4628      	mov	r0, r5
 8007a6a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007a6e:	f000 bbd9 	b.w	8008224 <_free_r>
	...

08007a74 <_reclaim_reent>:
 8007a74:	4b2c      	ldr	r3, [pc, #176]	; (8007b28 <_reclaim_reent+0xb4>)
 8007a76:	b570      	push	{r4, r5, r6, lr}
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	4604      	mov	r4, r0
 8007a7c:	4283      	cmp	r3, r0
 8007a7e:	d051      	beq.n	8007b24 <_reclaim_reent+0xb0>
 8007a80:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8007a82:	b143      	cbz	r3, 8007a96 <_reclaim_reent+0x22>
 8007a84:	68db      	ldr	r3, [r3, #12]
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d14a      	bne.n	8007b20 <_reclaim_reent+0xac>
 8007a8a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007a8c:	6819      	ldr	r1, [r3, #0]
 8007a8e:	b111      	cbz	r1, 8007a96 <_reclaim_reent+0x22>
 8007a90:	4620      	mov	r0, r4
 8007a92:	f000 fbc7 	bl	8008224 <_free_r>
 8007a96:	6961      	ldr	r1, [r4, #20]
 8007a98:	b111      	cbz	r1, 8007aa0 <_reclaim_reent+0x2c>
 8007a9a:	4620      	mov	r0, r4
 8007a9c:	f000 fbc2 	bl	8008224 <_free_r>
 8007aa0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8007aa2:	b111      	cbz	r1, 8007aaa <_reclaim_reent+0x36>
 8007aa4:	4620      	mov	r0, r4
 8007aa6:	f000 fbbd 	bl	8008224 <_free_r>
 8007aaa:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8007aac:	b111      	cbz	r1, 8007ab4 <_reclaim_reent+0x40>
 8007aae:	4620      	mov	r0, r4
 8007ab0:	f000 fbb8 	bl	8008224 <_free_r>
 8007ab4:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8007ab6:	b111      	cbz	r1, 8007abe <_reclaim_reent+0x4a>
 8007ab8:	4620      	mov	r0, r4
 8007aba:	f000 fbb3 	bl	8008224 <_free_r>
 8007abe:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8007ac0:	b111      	cbz	r1, 8007ac8 <_reclaim_reent+0x54>
 8007ac2:	4620      	mov	r0, r4
 8007ac4:	f000 fbae 	bl	8008224 <_free_r>
 8007ac8:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8007aca:	b111      	cbz	r1, 8007ad2 <_reclaim_reent+0x5e>
 8007acc:	4620      	mov	r0, r4
 8007ace:	f000 fba9 	bl	8008224 <_free_r>
 8007ad2:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8007ad4:	b111      	cbz	r1, 8007adc <_reclaim_reent+0x68>
 8007ad6:	4620      	mov	r0, r4
 8007ad8:	f000 fba4 	bl	8008224 <_free_r>
 8007adc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007ade:	b111      	cbz	r1, 8007ae6 <_reclaim_reent+0x72>
 8007ae0:	4620      	mov	r0, r4
 8007ae2:	f000 fb9f 	bl	8008224 <_free_r>
 8007ae6:	69a3      	ldr	r3, [r4, #24]
 8007ae8:	b1e3      	cbz	r3, 8007b24 <_reclaim_reent+0xb0>
 8007aea:	4620      	mov	r0, r4
 8007aec:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8007aee:	4798      	blx	r3
 8007af0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8007af2:	b1b9      	cbz	r1, 8007b24 <_reclaim_reent+0xb0>
 8007af4:	4620      	mov	r0, r4
 8007af6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007afa:	f7ff bfad 	b.w	8007a58 <cleanup_glue>
 8007afe:	5949      	ldr	r1, [r1, r5]
 8007b00:	b941      	cbnz	r1, 8007b14 <_reclaim_reent+0xa0>
 8007b02:	3504      	adds	r5, #4
 8007b04:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007b06:	2d80      	cmp	r5, #128	; 0x80
 8007b08:	68d9      	ldr	r1, [r3, #12]
 8007b0a:	d1f8      	bne.n	8007afe <_reclaim_reent+0x8a>
 8007b0c:	4620      	mov	r0, r4
 8007b0e:	f000 fb89 	bl	8008224 <_free_r>
 8007b12:	e7ba      	b.n	8007a8a <_reclaim_reent+0x16>
 8007b14:	680e      	ldr	r6, [r1, #0]
 8007b16:	4620      	mov	r0, r4
 8007b18:	f000 fb84 	bl	8008224 <_free_r>
 8007b1c:	4631      	mov	r1, r6
 8007b1e:	e7ef      	b.n	8007b00 <_reclaim_reent+0x8c>
 8007b20:	2500      	movs	r5, #0
 8007b22:	e7ef      	b.n	8007b04 <_reclaim_reent+0x90>
 8007b24:	bd70      	pop	{r4, r5, r6, pc}
 8007b26:	bf00      	nop
 8007b28:	20000014 	.word	0x20000014

08007b2c <_sbrk_r>:
 8007b2c:	b538      	push	{r3, r4, r5, lr}
 8007b2e:	2300      	movs	r3, #0
 8007b30:	4d05      	ldr	r5, [pc, #20]	; (8007b48 <_sbrk_r+0x1c>)
 8007b32:	4604      	mov	r4, r0
 8007b34:	4608      	mov	r0, r1
 8007b36:	602b      	str	r3, [r5, #0]
 8007b38:	f7f9 fc5a 	bl	80013f0 <_sbrk>
 8007b3c:	1c43      	adds	r3, r0, #1
 8007b3e:	d102      	bne.n	8007b46 <_sbrk_r+0x1a>
 8007b40:	682b      	ldr	r3, [r5, #0]
 8007b42:	b103      	cbz	r3, 8007b46 <_sbrk_r+0x1a>
 8007b44:	6023      	str	r3, [r4, #0]
 8007b46:	bd38      	pop	{r3, r4, r5, pc}
 8007b48:	200045f8 	.word	0x200045f8

08007b4c <__sread>:
 8007b4c:	b510      	push	{r4, lr}
 8007b4e:	460c      	mov	r4, r1
 8007b50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b54:	f000 fbb2 	bl	80082bc <_read_r>
 8007b58:	2800      	cmp	r0, #0
 8007b5a:	bfab      	itete	ge
 8007b5c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007b5e:	89a3      	ldrhlt	r3, [r4, #12]
 8007b60:	181b      	addge	r3, r3, r0
 8007b62:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007b66:	bfac      	ite	ge
 8007b68:	6563      	strge	r3, [r4, #84]	; 0x54
 8007b6a:	81a3      	strhlt	r3, [r4, #12]
 8007b6c:	bd10      	pop	{r4, pc}

08007b6e <__swrite>:
 8007b6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b72:	461f      	mov	r7, r3
 8007b74:	898b      	ldrh	r3, [r1, #12]
 8007b76:	4605      	mov	r5, r0
 8007b78:	05db      	lsls	r3, r3, #23
 8007b7a:	460c      	mov	r4, r1
 8007b7c:	4616      	mov	r6, r2
 8007b7e:	d505      	bpl.n	8007b8c <__swrite+0x1e>
 8007b80:	2302      	movs	r3, #2
 8007b82:	2200      	movs	r2, #0
 8007b84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b88:	f000 fb2e 	bl	80081e8 <_lseek_r>
 8007b8c:	89a3      	ldrh	r3, [r4, #12]
 8007b8e:	4632      	mov	r2, r6
 8007b90:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007b94:	81a3      	strh	r3, [r4, #12]
 8007b96:	4628      	mov	r0, r5
 8007b98:	463b      	mov	r3, r7
 8007b9a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007b9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007ba2:	f000 b9ff 	b.w	8007fa4 <_write_r>

08007ba6 <__sseek>:
 8007ba6:	b510      	push	{r4, lr}
 8007ba8:	460c      	mov	r4, r1
 8007baa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007bae:	f000 fb1b 	bl	80081e8 <_lseek_r>
 8007bb2:	1c43      	adds	r3, r0, #1
 8007bb4:	89a3      	ldrh	r3, [r4, #12]
 8007bb6:	bf15      	itete	ne
 8007bb8:	6560      	strne	r0, [r4, #84]	; 0x54
 8007bba:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007bbe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007bc2:	81a3      	strheq	r3, [r4, #12]
 8007bc4:	bf18      	it	ne
 8007bc6:	81a3      	strhne	r3, [r4, #12]
 8007bc8:	bd10      	pop	{r4, pc}

08007bca <__sclose>:
 8007bca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007bce:	f000 b9fb 	b.w	8007fc8 <_close_r>
	...

08007bd4 <_strerror_r>:
 8007bd4:	b510      	push	{r4, lr}
 8007bd6:	4604      	mov	r4, r0
 8007bd8:	4608      	mov	r0, r1
 8007bda:	4611      	mov	r1, r2
 8007bdc:	288e      	cmp	r0, #142	; 0x8e
 8007bde:	f200 812f 	bhi.w	8007e40 <_strerror_r+0x26c>
 8007be2:	e8df f010 	tbh	[pc, r0, lsl #1]
 8007be6:	0138      	.short	0x0138
 8007be8:	0091008f 	.word	0x0091008f
 8007bec:	00950093 	.word	0x00950093
 8007bf0:	00990097 	.word	0x00990097
 8007bf4:	009d009b 	.word	0x009d009b
 8007bf8:	00a300a1 	.word	0x00a300a1
 8007bfc:	00a900a7 	.word	0x00a900a7
 8007c00:	00ad00ab 	.word	0x00ad00ab
 8007c04:	00af012d 	.word	0x00af012d
 8007c08:	00b300b1 	.word	0x00b300b1
 8007c0c:	00b700b5 	.word	0x00b700b5
 8007c10:	00bf00bd 	.word	0x00bf00bd
 8007c14:	00c700c5 	.word	0x00c700c5
 8007c18:	00cb00c9 	.word	0x00cb00c9
 8007c1c:	00d100cd 	.word	0x00d100cd
 8007c20:	00d700d5 	.word	0x00d700d5
 8007c24:	00db00d9 	.word	0x00db00d9
 8007c28:	00df00dd 	.word	0x00df00dd
 8007c2c:	00e300e1 	.word	0x00e300e1
 8007c30:	012d012d 	.word	0x012d012d
 8007c34:	012d012d 	.word	0x012d012d
 8007c38:	012d012d 	.word	0x012d012d
 8007c3c:	012d012d 	.word	0x012d012d
 8007c40:	00eb00e7 	.word	0x00eb00e7
 8007c44:	012d012d 	.word	0x012d012d
 8007c48:	012d012d 	.word	0x012d012d
 8007c4c:	012d012d 	.word	0x012d012d
 8007c50:	012d012d 	.word	0x012d012d
 8007c54:	012d012d 	.word	0x012d012d
 8007c58:	012d012d 	.word	0x012d012d
 8007c5c:	00ed012d 	.word	0x00ed012d
 8007c60:	00ef0107 	.word	0x00ef0107
 8007c64:	012d00f1 	.word	0x012d00f1
 8007c68:	012d012d 	.word	0x012d012d
 8007c6c:	012d00f3 	.word	0x012d00f3
 8007c70:	012d012d 	.word	0x012d012d
 8007c74:	012d00f5 	.word	0x012d00f5
 8007c78:	00f9012d 	.word	0x00f9012d
 8007c7c:	012d012d 	.word	0x012d012d
 8007c80:	012d00fb 	.word	0x012d00fb
 8007c84:	012d012d 	.word	0x012d012d
 8007c88:	012d012d 	.word	0x012d012d
 8007c8c:	012d012d 	.word	0x012d012d
 8007c90:	012d012d 	.word	0x012d012d
 8007c94:	00fd012d 	.word	0x00fd012d
 8007c98:	00ff012d 	.word	0x00ff012d
 8007c9c:	01030101 	.word	0x01030101
 8007ca0:	012d012d 	.word	0x012d012d
 8007ca4:	012d0125 	.word	0x012d0125
 8007ca8:	012d012d 	.word	0x012d012d
 8007cac:	012d012d 	.word	0x012d012d
 8007cb0:	012d012d 	.word	0x012d012d
 8007cb4:	0113012d 	.word	0x0113012d
 8007cb8:	01090105 	.word	0x01090105
 8007cbc:	010d010b 	.word	0x010d010b
 8007cc0:	012d010f 	.word	0x012d010f
 8007cc4:	01150111 	.word	0x01150111
 8007cc8:	00e90119 	.word	0x00e90119
 8007ccc:	012b00c1 	.word	0x012b00c1
 8007cd0:	00cf00b9 	.word	0x00cf00b9
 8007cd4:	009f00bb 	.word	0x009f00bb
 8007cd8:	012900a5 	.word	0x012900a5
 8007cdc:	012d00f7 	.word	0x012d00f7
 8007ce0:	00c30117 	.word	0x00c30117
 8007ce4:	011b011d 	.word	0x011b011d
 8007ce8:	012d012d 	.word	0x012d012d
 8007cec:	012d012d 	.word	0x012d012d
 8007cf0:	00d3012d 	.word	0x00d3012d
 8007cf4:	012d012d 	.word	0x012d012d
 8007cf8:	00e5012d 	.word	0x00e5012d
 8007cfc:	011f0127 	.word	0x011f0127
 8007d00:	01230121 	.word	0x01230121
 8007d04:	4855      	ldr	r0, [pc, #340]	; (8007e5c <_strerror_r+0x288>)
 8007d06:	bd10      	pop	{r4, pc}
 8007d08:	4855      	ldr	r0, [pc, #340]	; (8007e60 <_strerror_r+0x28c>)
 8007d0a:	e7fc      	b.n	8007d06 <_strerror_r+0x132>
 8007d0c:	4855      	ldr	r0, [pc, #340]	; (8007e64 <_strerror_r+0x290>)
 8007d0e:	e7fa      	b.n	8007d06 <_strerror_r+0x132>
 8007d10:	4855      	ldr	r0, [pc, #340]	; (8007e68 <_strerror_r+0x294>)
 8007d12:	e7f8      	b.n	8007d06 <_strerror_r+0x132>
 8007d14:	4855      	ldr	r0, [pc, #340]	; (8007e6c <_strerror_r+0x298>)
 8007d16:	e7f6      	b.n	8007d06 <_strerror_r+0x132>
 8007d18:	4855      	ldr	r0, [pc, #340]	; (8007e70 <_strerror_r+0x29c>)
 8007d1a:	e7f4      	b.n	8007d06 <_strerror_r+0x132>
 8007d1c:	4855      	ldr	r0, [pc, #340]	; (8007e74 <_strerror_r+0x2a0>)
 8007d1e:	e7f2      	b.n	8007d06 <_strerror_r+0x132>
 8007d20:	4855      	ldr	r0, [pc, #340]	; (8007e78 <_strerror_r+0x2a4>)
 8007d22:	e7f0      	b.n	8007d06 <_strerror_r+0x132>
 8007d24:	4855      	ldr	r0, [pc, #340]	; (8007e7c <_strerror_r+0x2a8>)
 8007d26:	e7ee      	b.n	8007d06 <_strerror_r+0x132>
 8007d28:	4855      	ldr	r0, [pc, #340]	; (8007e80 <_strerror_r+0x2ac>)
 8007d2a:	e7ec      	b.n	8007d06 <_strerror_r+0x132>
 8007d2c:	4855      	ldr	r0, [pc, #340]	; (8007e84 <_strerror_r+0x2b0>)
 8007d2e:	e7ea      	b.n	8007d06 <_strerror_r+0x132>
 8007d30:	4855      	ldr	r0, [pc, #340]	; (8007e88 <_strerror_r+0x2b4>)
 8007d32:	e7e8      	b.n	8007d06 <_strerror_r+0x132>
 8007d34:	4855      	ldr	r0, [pc, #340]	; (8007e8c <_strerror_r+0x2b8>)
 8007d36:	e7e6      	b.n	8007d06 <_strerror_r+0x132>
 8007d38:	4855      	ldr	r0, [pc, #340]	; (8007e90 <_strerror_r+0x2bc>)
 8007d3a:	e7e4      	b.n	8007d06 <_strerror_r+0x132>
 8007d3c:	4855      	ldr	r0, [pc, #340]	; (8007e94 <_strerror_r+0x2c0>)
 8007d3e:	e7e2      	b.n	8007d06 <_strerror_r+0x132>
 8007d40:	4855      	ldr	r0, [pc, #340]	; (8007e98 <_strerror_r+0x2c4>)
 8007d42:	e7e0      	b.n	8007d06 <_strerror_r+0x132>
 8007d44:	4855      	ldr	r0, [pc, #340]	; (8007e9c <_strerror_r+0x2c8>)
 8007d46:	e7de      	b.n	8007d06 <_strerror_r+0x132>
 8007d48:	4855      	ldr	r0, [pc, #340]	; (8007ea0 <_strerror_r+0x2cc>)
 8007d4a:	e7dc      	b.n	8007d06 <_strerror_r+0x132>
 8007d4c:	4855      	ldr	r0, [pc, #340]	; (8007ea4 <_strerror_r+0x2d0>)
 8007d4e:	e7da      	b.n	8007d06 <_strerror_r+0x132>
 8007d50:	4855      	ldr	r0, [pc, #340]	; (8007ea8 <_strerror_r+0x2d4>)
 8007d52:	e7d8      	b.n	8007d06 <_strerror_r+0x132>
 8007d54:	4855      	ldr	r0, [pc, #340]	; (8007eac <_strerror_r+0x2d8>)
 8007d56:	e7d6      	b.n	8007d06 <_strerror_r+0x132>
 8007d58:	4855      	ldr	r0, [pc, #340]	; (8007eb0 <_strerror_r+0x2dc>)
 8007d5a:	e7d4      	b.n	8007d06 <_strerror_r+0x132>
 8007d5c:	4855      	ldr	r0, [pc, #340]	; (8007eb4 <_strerror_r+0x2e0>)
 8007d5e:	e7d2      	b.n	8007d06 <_strerror_r+0x132>
 8007d60:	4855      	ldr	r0, [pc, #340]	; (8007eb8 <_strerror_r+0x2e4>)
 8007d62:	e7d0      	b.n	8007d06 <_strerror_r+0x132>
 8007d64:	4855      	ldr	r0, [pc, #340]	; (8007ebc <_strerror_r+0x2e8>)
 8007d66:	e7ce      	b.n	8007d06 <_strerror_r+0x132>
 8007d68:	4855      	ldr	r0, [pc, #340]	; (8007ec0 <_strerror_r+0x2ec>)
 8007d6a:	e7cc      	b.n	8007d06 <_strerror_r+0x132>
 8007d6c:	4855      	ldr	r0, [pc, #340]	; (8007ec4 <_strerror_r+0x2f0>)
 8007d6e:	e7ca      	b.n	8007d06 <_strerror_r+0x132>
 8007d70:	4855      	ldr	r0, [pc, #340]	; (8007ec8 <_strerror_r+0x2f4>)
 8007d72:	e7c8      	b.n	8007d06 <_strerror_r+0x132>
 8007d74:	4855      	ldr	r0, [pc, #340]	; (8007ecc <_strerror_r+0x2f8>)
 8007d76:	e7c6      	b.n	8007d06 <_strerror_r+0x132>
 8007d78:	4855      	ldr	r0, [pc, #340]	; (8007ed0 <_strerror_r+0x2fc>)
 8007d7a:	e7c4      	b.n	8007d06 <_strerror_r+0x132>
 8007d7c:	4855      	ldr	r0, [pc, #340]	; (8007ed4 <_strerror_r+0x300>)
 8007d7e:	e7c2      	b.n	8007d06 <_strerror_r+0x132>
 8007d80:	4855      	ldr	r0, [pc, #340]	; (8007ed8 <_strerror_r+0x304>)
 8007d82:	e7c0      	b.n	8007d06 <_strerror_r+0x132>
 8007d84:	4855      	ldr	r0, [pc, #340]	; (8007edc <_strerror_r+0x308>)
 8007d86:	e7be      	b.n	8007d06 <_strerror_r+0x132>
 8007d88:	4855      	ldr	r0, [pc, #340]	; (8007ee0 <_strerror_r+0x30c>)
 8007d8a:	e7bc      	b.n	8007d06 <_strerror_r+0x132>
 8007d8c:	4855      	ldr	r0, [pc, #340]	; (8007ee4 <_strerror_r+0x310>)
 8007d8e:	e7ba      	b.n	8007d06 <_strerror_r+0x132>
 8007d90:	4855      	ldr	r0, [pc, #340]	; (8007ee8 <_strerror_r+0x314>)
 8007d92:	e7b8      	b.n	8007d06 <_strerror_r+0x132>
 8007d94:	4855      	ldr	r0, [pc, #340]	; (8007eec <_strerror_r+0x318>)
 8007d96:	e7b6      	b.n	8007d06 <_strerror_r+0x132>
 8007d98:	4855      	ldr	r0, [pc, #340]	; (8007ef0 <_strerror_r+0x31c>)
 8007d9a:	e7b4      	b.n	8007d06 <_strerror_r+0x132>
 8007d9c:	4855      	ldr	r0, [pc, #340]	; (8007ef4 <_strerror_r+0x320>)
 8007d9e:	e7b2      	b.n	8007d06 <_strerror_r+0x132>
 8007da0:	4855      	ldr	r0, [pc, #340]	; (8007ef8 <_strerror_r+0x324>)
 8007da2:	e7b0      	b.n	8007d06 <_strerror_r+0x132>
 8007da4:	4855      	ldr	r0, [pc, #340]	; (8007efc <_strerror_r+0x328>)
 8007da6:	e7ae      	b.n	8007d06 <_strerror_r+0x132>
 8007da8:	4855      	ldr	r0, [pc, #340]	; (8007f00 <_strerror_r+0x32c>)
 8007daa:	e7ac      	b.n	8007d06 <_strerror_r+0x132>
 8007dac:	4855      	ldr	r0, [pc, #340]	; (8007f04 <_strerror_r+0x330>)
 8007dae:	e7aa      	b.n	8007d06 <_strerror_r+0x132>
 8007db0:	4855      	ldr	r0, [pc, #340]	; (8007f08 <_strerror_r+0x334>)
 8007db2:	e7a8      	b.n	8007d06 <_strerror_r+0x132>
 8007db4:	4855      	ldr	r0, [pc, #340]	; (8007f0c <_strerror_r+0x338>)
 8007db6:	e7a6      	b.n	8007d06 <_strerror_r+0x132>
 8007db8:	4855      	ldr	r0, [pc, #340]	; (8007f10 <_strerror_r+0x33c>)
 8007dba:	e7a4      	b.n	8007d06 <_strerror_r+0x132>
 8007dbc:	4855      	ldr	r0, [pc, #340]	; (8007f14 <_strerror_r+0x340>)
 8007dbe:	e7a2      	b.n	8007d06 <_strerror_r+0x132>
 8007dc0:	4855      	ldr	r0, [pc, #340]	; (8007f18 <_strerror_r+0x344>)
 8007dc2:	e7a0      	b.n	8007d06 <_strerror_r+0x132>
 8007dc4:	4855      	ldr	r0, [pc, #340]	; (8007f1c <_strerror_r+0x348>)
 8007dc6:	e79e      	b.n	8007d06 <_strerror_r+0x132>
 8007dc8:	4855      	ldr	r0, [pc, #340]	; (8007f20 <_strerror_r+0x34c>)
 8007dca:	e79c      	b.n	8007d06 <_strerror_r+0x132>
 8007dcc:	4855      	ldr	r0, [pc, #340]	; (8007f24 <_strerror_r+0x350>)
 8007dce:	e79a      	b.n	8007d06 <_strerror_r+0x132>
 8007dd0:	4855      	ldr	r0, [pc, #340]	; (8007f28 <_strerror_r+0x354>)
 8007dd2:	e798      	b.n	8007d06 <_strerror_r+0x132>
 8007dd4:	4855      	ldr	r0, [pc, #340]	; (8007f2c <_strerror_r+0x358>)
 8007dd6:	e796      	b.n	8007d06 <_strerror_r+0x132>
 8007dd8:	4855      	ldr	r0, [pc, #340]	; (8007f30 <_strerror_r+0x35c>)
 8007dda:	e794      	b.n	8007d06 <_strerror_r+0x132>
 8007ddc:	4855      	ldr	r0, [pc, #340]	; (8007f34 <_strerror_r+0x360>)
 8007dde:	e792      	b.n	8007d06 <_strerror_r+0x132>
 8007de0:	4855      	ldr	r0, [pc, #340]	; (8007f38 <_strerror_r+0x364>)
 8007de2:	e790      	b.n	8007d06 <_strerror_r+0x132>
 8007de4:	4855      	ldr	r0, [pc, #340]	; (8007f3c <_strerror_r+0x368>)
 8007de6:	e78e      	b.n	8007d06 <_strerror_r+0x132>
 8007de8:	4855      	ldr	r0, [pc, #340]	; (8007f40 <_strerror_r+0x36c>)
 8007dea:	e78c      	b.n	8007d06 <_strerror_r+0x132>
 8007dec:	4855      	ldr	r0, [pc, #340]	; (8007f44 <_strerror_r+0x370>)
 8007dee:	e78a      	b.n	8007d06 <_strerror_r+0x132>
 8007df0:	4855      	ldr	r0, [pc, #340]	; (8007f48 <_strerror_r+0x374>)
 8007df2:	e788      	b.n	8007d06 <_strerror_r+0x132>
 8007df4:	4855      	ldr	r0, [pc, #340]	; (8007f4c <_strerror_r+0x378>)
 8007df6:	e786      	b.n	8007d06 <_strerror_r+0x132>
 8007df8:	4855      	ldr	r0, [pc, #340]	; (8007f50 <_strerror_r+0x37c>)
 8007dfa:	e784      	b.n	8007d06 <_strerror_r+0x132>
 8007dfc:	4855      	ldr	r0, [pc, #340]	; (8007f54 <_strerror_r+0x380>)
 8007dfe:	e782      	b.n	8007d06 <_strerror_r+0x132>
 8007e00:	4855      	ldr	r0, [pc, #340]	; (8007f58 <_strerror_r+0x384>)
 8007e02:	e780      	b.n	8007d06 <_strerror_r+0x132>
 8007e04:	4855      	ldr	r0, [pc, #340]	; (8007f5c <_strerror_r+0x388>)
 8007e06:	e77e      	b.n	8007d06 <_strerror_r+0x132>
 8007e08:	4855      	ldr	r0, [pc, #340]	; (8007f60 <_strerror_r+0x38c>)
 8007e0a:	e77c      	b.n	8007d06 <_strerror_r+0x132>
 8007e0c:	4855      	ldr	r0, [pc, #340]	; (8007f64 <_strerror_r+0x390>)
 8007e0e:	e77a      	b.n	8007d06 <_strerror_r+0x132>
 8007e10:	4855      	ldr	r0, [pc, #340]	; (8007f68 <_strerror_r+0x394>)
 8007e12:	e778      	b.n	8007d06 <_strerror_r+0x132>
 8007e14:	4855      	ldr	r0, [pc, #340]	; (8007f6c <_strerror_r+0x398>)
 8007e16:	e776      	b.n	8007d06 <_strerror_r+0x132>
 8007e18:	4855      	ldr	r0, [pc, #340]	; (8007f70 <_strerror_r+0x39c>)
 8007e1a:	e774      	b.n	8007d06 <_strerror_r+0x132>
 8007e1c:	4855      	ldr	r0, [pc, #340]	; (8007f74 <_strerror_r+0x3a0>)
 8007e1e:	e772      	b.n	8007d06 <_strerror_r+0x132>
 8007e20:	4855      	ldr	r0, [pc, #340]	; (8007f78 <_strerror_r+0x3a4>)
 8007e22:	e770      	b.n	8007d06 <_strerror_r+0x132>
 8007e24:	4855      	ldr	r0, [pc, #340]	; (8007f7c <_strerror_r+0x3a8>)
 8007e26:	e76e      	b.n	8007d06 <_strerror_r+0x132>
 8007e28:	4855      	ldr	r0, [pc, #340]	; (8007f80 <_strerror_r+0x3ac>)
 8007e2a:	e76c      	b.n	8007d06 <_strerror_r+0x132>
 8007e2c:	4855      	ldr	r0, [pc, #340]	; (8007f84 <_strerror_r+0x3b0>)
 8007e2e:	e76a      	b.n	8007d06 <_strerror_r+0x132>
 8007e30:	4855      	ldr	r0, [pc, #340]	; (8007f88 <_strerror_r+0x3b4>)
 8007e32:	e768      	b.n	8007d06 <_strerror_r+0x132>
 8007e34:	4855      	ldr	r0, [pc, #340]	; (8007f8c <_strerror_r+0x3b8>)
 8007e36:	e766      	b.n	8007d06 <_strerror_r+0x132>
 8007e38:	4855      	ldr	r0, [pc, #340]	; (8007f90 <_strerror_r+0x3bc>)
 8007e3a:	e764      	b.n	8007d06 <_strerror_r+0x132>
 8007e3c:	4855      	ldr	r0, [pc, #340]	; (8007f94 <_strerror_r+0x3c0>)
 8007e3e:	e762      	b.n	8007d06 <_strerror_r+0x132>
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	bf14      	ite	ne
 8007e44:	461a      	movne	r2, r3
 8007e46:	4622      	moveq	r2, r4
 8007e48:	f000 f8aa 	bl	8007fa0 <_user_strerror>
 8007e4c:	4b52      	ldr	r3, [pc, #328]	; (8007f98 <_strerror_r+0x3c4>)
 8007e4e:	2800      	cmp	r0, #0
 8007e50:	bf08      	it	eq
 8007e52:	4618      	moveq	r0, r3
 8007e54:	e757      	b.n	8007d06 <_strerror_r+0x132>
 8007e56:	4851      	ldr	r0, [pc, #324]	; (8007f9c <_strerror_r+0x3c8>)
 8007e58:	e755      	b.n	8007d06 <_strerror_r+0x132>
 8007e5a:	bf00      	nop
 8007e5c:	080083f9 	.word	0x080083f9
 8007e60:	08008403 	.word	0x08008403
 8007e64:	0800841d 	.word	0x0800841d
 8007e68:	0800842d 	.word	0x0800842d
 8007e6c:	08008445 	.word	0x08008445
 8007e70:	0800844f 	.word	0x0800844f
 8007e74:	08008469 	.word	0x08008469
 8007e78:	0800847b 	.word	0x0800847b
 8007e7c:	0800848d 	.word	0x0800848d
 8007e80:	080084a6 	.word	0x080084a6
 8007e84:	080084b6 	.word	0x080084b6
 8007e88:	080084c2 	.word	0x080084c2
 8007e8c:	080084df 	.word	0x080084df
 8007e90:	080084f1 	.word	0x080084f1
 8007e94:	08008502 	.word	0x08008502
 8007e98:	08008514 	.word	0x08008514
 8007e9c:	08008520 	.word	0x08008520
 8007ea0:	08008538 	.word	0x08008538
 8007ea4:	08008544 	.word	0x08008544
 8007ea8:	08008556 	.word	0x08008556
 8007eac:	08008565 	.word	0x08008565
 8007eb0:	08008575 	.word	0x08008575
 8007eb4:	08008582 	.word	0x08008582
 8007eb8:	080085a1 	.word	0x080085a1
 8007ebc:	080085b0 	.word	0x080085b0
 8007ec0:	080085c1 	.word	0x080085c1
 8007ec4:	080085e5 	.word	0x080085e5
 8007ec8:	08008603 	.word	0x08008603
 8007ecc:	08008621 	.word	0x08008621
 8007ed0:	08008641 	.word	0x08008641
 8007ed4:	08008658 	.word	0x08008658
 8007ed8:	08008667 	.word	0x08008667
 8007edc:	08008676 	.word	0x08008676
 8007ee0:	0800868a 	.word	0x0800868a
 8007ee4:	080086a2 	.word	0x080086a2
 8007ee8:	080086b0 	.word	0x080086b0
 8007eec:	080086bd 	.word	0x080086bd
 8007ef0:	080086d3 	.word	0x080086d3
 8007ef4:	080086e2 	.word	0x080086e2
 8007ef8:	080086ee 	.word	0x080086ee
 8007efc:	0800871d 	.word	0x0800871d
 8007f00:	0800872e 	.word	0x0800872e
 8007f04:	08008749 	.word	0x08008749
 8007f08:	0800875c 	.word	0x0800875c
 8007f0c:	08008772 	.word	0x08008772
 8007f10:	0800877b 	.word	0x0800877b
 8007f14:	08008792 	.word	0x08008792
 8007f18:	0800879a 	.word	0x0800879a
 8007f1c:	080087a7 	.word	0x080087a7
 8007f20:	080087bc 	.word	0x080087bc
 8007f24:	080087d0 	.word	0x080087d0
 8007f28:	080087e8 	.word	0x080087e8
 8007f2c:	080087f7 	.word	0x080087f7
 8007f30:	08008808 	.word	0x08008808
 8007f34:	0800881b 	.word	0x0800881b
 8007f38:	08008827 	.word	0x08008827
 8007f3c:	08008840 	.word	0x08008840
 8007f40:	08008854 	.word	0x08008854
 8007f44:	0800886f 	.word	0x0800886f
 8007f48:	08008887 	.word	0x08008887
 8007f4c:	080088a1 	.word	0x080088a1
 8007f50:	080088a9 	.word	0x080088a9
 8007f54:	080088d9 	.word	0x080088d9
 8007f58:	080088f8 	.word	0x080088f8
 8007f5c:	08008917 	.word	0x08008917
 8007f60:	0800892e 	.word	0x0800892e
 8007f64:	08008941 	.word	0x08008941
 8007f68:	0800895a 	.word	0x0800895a
 8007f6c:	08008971 	.word	0x08008971
 8007f70:	08008987 	.word	0x08008987
 8007f74:	080089a8 	.word	0x080089a8
 8007f78:	080089c0 	.word	0x080089c0
 8007f7c:	080089dc 	.word	0x080089dc
 8007f80:	080089ef 	.word	0x080089ef
 8007f84:	08008a05 	.word	0x08008a05
 8007f88:	08008a19 	.word	0x08008a19
 8007f8c:	08008a3b 	.word	0x08008a3b
 8007f90:	08008a61 	.word	0x08008a61
 8007f94:	08008a72 	.word	0x08008a72
 8007f98:	080083f8 	.word	0x080083f8
 8007f9c:	08008a87 	.word	0x08008a87

08007fa0 <_user_strerror>:
 8007fa0:	2000      	movs	r0, #0
 8007fa2:	4770      	bx	lr

08007fa4 <_write_r>:
 8007fa4:	b538      	push	{r3, r4, r5, lr}
 8007fa6:	4604      	mov	r4, r0
 8007fa8:	4608      	mov	r0, r1
 8007faa:	4611      	mov	r1, r2
 8007fac:	2200      	movs	r2, #0
 8007fae:	4d05      	ldr	r5, [pc, #20]	; (8007fc4 <_write_r+0x20>)
 8007fb0:	602a      	str	r2, [r5, #0]
 8007fb2:	461a      	mov	r2, r3
 8007fb4:	f7f9 f9e9 	bl	800138a <_write>
 8007fb8:	1c43      	adds	r3, r0, #1
 8007fba:	d102      	bne.n	8007fc2 <_write_r+0x1e>
 8007fbc:	682b      	ldr	r3, [r5, #0]
 8007fbe:	b103      	cbz	r3, 8007fc2 <_write_r+0x1e>
 8007fc0:	6023      	str	r3, [r4, #0]
 8007fc2:	bd38      	pop	{r3, r4, r5, pc}
 8007fc4:	200045f8 	.word	0x200045f8

08007fc8 <_close_r>:
 8007fc8:	b538      	push	{r3, r4, r5, lr}
 8007fca:	2300      	movs	r3, #0
 8007fcc:	4d05      	ldr	r5, [pc, #20]	; (8007fe4 <_close_r+0x1c>)
 8007fce:	4604      	mov	r4, r0
 8007fd0:	4608      	mov	r0, r1
 8007fd2:	602b      	str	r3, [r5, #0]
 8007fd4:	f7f9 f9f5 	bl	80013c2 <_close>
 8007fd8:	1c43      	adds	r3, r0, #1
 8007fda:	d102      	bne.n	8007fe2 <_close_r+0x1a>
 8007fdc:	682b      	ldr	r3, [r5, #0]
 8007fde:	b103      	cbz	r3, 8007fe2 <_close_r+0x1a>
 8007fe0:	6023      	str	r3, [r4, #0]
 8007fe2:	bd38      	pop	{r3, r4, r5, pc}
 8007fe4:	200045f8 	.word	0x200045f8

08007fe8 <__sflush_r>:
 8007fe8:	898a      	ldrh	r2, [r1, #12]
 8007fea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007fee:	4605      	mov	r5, r0
 8007ff0:	0710      	lsls	r0, r2, #28
 8007ff2:	460c      	mov	r4, r1
 8007ff4:	d458      	bmi.n	80080a8 <__sflush_r+0xc0>
 8007ff6:	684b      	ldr	r3, [r1, #4]
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	dc05      	bgt.n	8008008 <__sflush_r+0x20>
 8007ffc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	dc02      	bgt.n	8008008 <__sflush_r+0x20>
 8008002:	2000      	movs	r0, #0
 8008004:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008008:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800800a:	2e00      	cmp	r6, #0
 800800c:	d0f9      	beq.n	8008002 <__sflush_r+0x1a>
 800800e:	2300      	movs	r3, #0
 8008010:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008014:	682f      	ldr	r7, [r5, #0]
 8008016:	602b      	str	r3, [r5, #0]
 8008018:	d032      	beq.n	8008080 <__sflush_r+0x98>
 800801a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800801c:	89a3      	ldrh	r3, [r4, #12]
 800801e:	075a      	lsls	r2, r3, #29
 8008020:	d505      	bpl.n	800802e <__sflush_r+0x46>
 8008022:	6863      	ldr	r3, [r4, #4]
 8008024:	1ac0      	subs	r0, r0, r3
 8008026:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008028:	b10b      	cbz	r3, 800802e <__sflush_r+0x46>
 800802a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800802c:	1ac0      	subs	r0, r0, r3
 800802e:	2300      	movs	r3, #0
 8008030:	4602      	mov	r2, r0
 8008032:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008034:	4628      	mov	r0, r5
 8008036:	6a21      	ldr	r1, [r4, #32]
 8008038:	47b0      	blx	r6
 800803a:	1c43      	adds	r3, r0, #1
 800803c:	89a3      	ldrh	r3, [r4, #12]
 800803e:	d106      	bne.n	800804e <__sflush_r+0x66>
 8008040:	6829      	ldr	r1, [r5, #0]
 8008042:	291d      	cmp	r1, #29
 8008044:	d82c      	bhi.n	80080a0 <__sflush_r+0xb8>
 8008046:	4a2a      	ldr	r2, [pc, #168]	; (80080f0 <__sflush_r+0x108>)
 8008048:	40ca      	lsrs	r2, r1
 800804a:	07d6      	lsls	r6, r2, #31
 800804c:	d528      	bpl.n	80080a0 <__sflush_r+0xb8>
 800804e:	2200      	movs	r2, #0
 8008050:	6062      	str	r2, [r4, #4]
 8008052:	6922      	ldr	r2, [r4, #16]
 8008054:	04d9      	lsls	r1, r3, #19
 8008056:	6022      	str	r2, [r4, #0]
 8008058:	d504      	bpl.n	8008064 <__sflush_r+0x7c>
 800805a:	1c42      	adds	r2, r0, #1
 800805c:	d101      	bne.n	8008062 <__sflush_r+0x7a>
 800805e:	682b      	ldr	r3, [r5, #0]
 8008060:	b903      	cbnz	r3, 8008064 <__sflush_r+0x7c>
 8008062:	6560      	str	r0, [r4, #84]	; 0x54
 8008064:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008066:	602f      	str	r7, [r5, #0]
 8008068:	2900      	cmp	r1, #0
 800806a:	d0ca      	beq.n	8008002 <__sflush_r+0x1a>
 800806c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008070:	4299      	cmp	r1, r3
 8008072:	d002      	beq.n	800807a <__sflush_r+0x92>
 8008074:	4628      	mov	r0, r5
 8008076:	f000 f8d5 	bl	8008224 <_free_r>
 800807a:	2000      	movs	r0, #0
 800807c:	6360      	str	r0, [r4, #52]	; 0x34
 800807e:	e7c1      	b.n	8008004 <__sflush_r+0x1c>
 8008080:	6a21      	ldr	r1, [r4, #32]
 8008082:	2301      	movs	r3, #1
 8008084:	4628      	mov	r0, r5
 8008086:	47b0      	blx	r6
 8008088:	1c41      	adds	r1, r0, #1
 800808a:	d1c7      	bne.n	800801c <__sflush_r+0x34>
 800808c:	682b      	ldr	r3, [r5, #0]
 800808e:	2b00      	cmp	r3, #0
 8008090:	d0c4      	beq.n	800801c <__sflush_r+0x34>
 8008092:	2b1d      	cmp	r3, #29
 8008094:	d001      	beq.n	800809a <__sflush_r+0xb2>
 8008096:	2b16      	cmp	r3, #22
 8008098:	d101      	bne.n	800809e <__sflush_r+0xb6>
 800809a:	602f      	str	r7, [r5, #0]
 800809c:	e7b1      	b.n	8008002 <__sflush_r+0x1a>
 800809e:	89a3      	ldrh	r3, [r4, #12]
 80080a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80080a4:	81a3      	strh	r3, [r4, #12]
 80080a6:	e7ad      	b.n	8008004 <__sflush_r+0x1c>
 80080a8:	690f      	ldr	r7, [r1, #16]
 80080aa:	2f00      	cmp	r7, #0
 80080ac:	d0a9      	beq.n	8008002 <__sflush_r+0x1a>
 80080ae:	0793      	lsls	r3, r2, #30
 80080b0:	bf18      	it	ne
 80080b2:	2300      	movne	r3, #0
 80080b4:	680e      	ldr	r6, [r1, #0]
 80080b6:	bf08      	it	eq
 80080b8:	694b      	ldreq	r3, [r1, #20]
 80080ba:	eba6 0807 	sub.w	r8, r6, r7
 80080be:	600f      	str	r7, [r1, #0]
 80080c0:	608b      	str	r3, [r1, #8]
 80080c2:	f1b8 0f00 	cmp.w	r8, #0
 80080c6:	dd9c      	ble.n	8008002 <__sflush_r+0x1a>
 80080c8:	4643      	mov	r3, r8
 80080ca:	463a      	mov	r2, r7
 80080cc:	4628      	mov	r0, r5
 80080ce:	6a21      	ldr	r1, [r4, #32]
 80080d0:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80080d2:	47b0      	blx	r6
 80080d4:	2800      	cmp	r0, #0
 80080d6:	dc06      	bgt.n	80080e6 <__sflush_r+0xfe>
 80080d8:	89a3      	ldrh	r3, [r4, #12]
 80080da:	f04f 30ff 	mov.w	r0, #4294967295
 80080de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80080e2:	81a3      	strh	r3, [r4, #12]
 80080e4:	e78e      	b.n	8008004 <__sflush_r+0x1c>
 80080e6:	4407      	add	r7, r0
 80080e8:	eba8 0800 	sub.w	r8, r8, r0
 80080ec:	e7e9      	b.n	80080c2 <__sflush_r+0xda>
 80080ee:	bf00      	nop
 80080f0:	20400001 	.word	0x20400001

080080f4 <_fflush_r>:
 80080f4:	b538      	push	{r3, r4, r5, lr}
 80080f6:	690b      	ldr	r3, [r1, #16]
 80080f8:	4605      	mov	r5, r0
 80080fa:	460c      	mov	r4, r1
 80080fc:	b913      	cbnz	r3, 8008104 <_fflush_r+0x10>
 80080fe:	2500      	movs	r5, #0
 8008100:	4628      	mov	r0, r5
 8008102:	bd38      	pop	{r3, r4, r5, pc}
 8008104:	b118      	cbz	r0, 800810e <_fflush_r+0x1a>
 8008106:	6983      	ldr	r3, [r0, #24]
 8008108:	b90b      	cbnz	r3, 800810e <_fflush_r+0x1a>
 800810a:	f7ff facd 	bl	80076a8 <__sinit>
 800810e:	4b14      	ldr	r3, [pc, #80]	; (8008160 <_fflush_r+0x6c>)
 8008110:	429c      	cmp	r4, r3
 8008112:	d11b      	bne.n	800814c <_fflush_r+0x58>
 8008114:	686c      	ldr	r4, [r5, #4]
 8008116:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800811a:	2b00      	cmp	r3, #0
 800811c:	d0ef      	beq.n	80080fe <_fflush_r+0xa>
 800811e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008120:	07d0      	lsls	r0, r2, #31
 8008122:	d404      	bmi.n	800812e <_fflush_r+0x3a>
 8008124:	0599      	lsls	r1, r3, #22
 8008126:	d402      	bmi.n	800812e <_fflush_r+0x3a>
 8008128:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800812a:	f7ff fb80 	bl	800782e <__retarget_lock_acquire_recursive>
 800812e:	4628      	mov	r0, r5
 8008130:	4621      	mov	r1, r4
 8008132:	f7ff ff59 	bl	8007fe8 <__sflush_r>
 8008136:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008138:	4605      	mov	r5, r0
 800813a:	07da      	lsls	r2, r3, #31
 800813c:	d4e0      	bmi.n	8008100 <_fflush_r+0xc>
 800813e:	89a3      	ldrh	r3, [r4, #12]
 8008140:	059b      	lsls	r3, r3, #22
 8008142:	d4dd      	bmi.n	8008100 <_fflush_r+0xc>
 8008144:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008146:	f7ff fb73 	bl	8007830 <__retarget_lock_release_recursive>
 800814a:	e7d9      	b.n	8008100 <_fflush_r+0xc>
 800814c:	4b05      	ldr	r3, [pc, #20]	; (8008164 <_fflush_r+0x70>)
 800814e:	429c      	cmp	r4, r3
 8008150:	d101      	bne.n	8008156 <_fflush_r+0x62>
 8008152:	68ac      	ldr	r4, [r5, #8]
 8008154:	e7df      	b.n	8008116 <_fflush_r+0x22>
 8008156:	4b04      	ldr	r3, [pc, #16]	; (8008168 <_fflush_r+0x74>)
 8008158:	429c      	cmp	r4, r3
 800815a:	bf08      	it	eq
 800815c:	68ec      	ldreq	r4, [r5, #12]
 800815e:	e7da      	b.n	8008116 <_fflush_r+0x22>
 8008160:	080083b0 	.word	0x080083b0
 8008164:	080083d0 	.word	0x080083d0
 8008168:	08008390 	.word	0x08008390

0800816c <fileno>:
 800816c:	b570      	push	{r4, r5, r6, lr}
 800816e:	4e1a      	ldr	r6, [pc, #104]	; (80081d8 <fileno+0x6c>)
 8008170:	4604      	mov	r4, r0
 8008172:	6835      	ldr	r5, [r6, #0]
 8008174:	b125      	cbz	r5, 8008180 <fileno+0x14>
 8008176:	69ab      	ldr	r3, [r5, #24]
 8008178:	b913      	cbnz	r3, 8008180 <fileno+0x14>
 800817a:	4628      	mov	r0, r5
 800817c:	f7ff fa94 	bl	80076a8 <__sinit>
 8008180:	4b16      	ldr	r3, [pc, #88]	; (80081dc <fileno+0x70>)
 8008182:	429c      	cmp	r4, r3
 8008184:	d118      	bne.n	80081b8 <fileno+0x4c>
 8008186:	686c      	ldr	r4, [r5, #4]
 8008188:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800818a:	07d8      	lsls	r0, r3, #31
 800818c:	d405      	bmi.n	800819a <fileno+0x2e>
 800818e:	89a3      	ldrh	r3, [r4, #12]
 8008190:	0599      	lsls	r1, r3, #22
 8008192:	d402      	bmi.n	800819a <fileno+0x2e>
 8008194:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008196:	f7ff fb4a 	bl	800782e <__retarget_lock_acquire_recursive>
 800819a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800819e:	b1ab      	cbz	r3, 80081cc <fileno+0x60>
 80081a0:	f9b4 500e 	ldrsh.w	r5, [r4, #14]
 80081a4:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80081a6:	07d2      	lsls	r2, r2, #31
 80081a8:	d404      	bmi.n	80081b4 <fileno+0x48>
 80081aa:	059b      	lsls	r3, r3, #22
 80081ac:	d402      	bmi.n	80081b4 <fileno+0x48>
 80081ae:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80081b0:	f7ff fb3e 	bl	8007830 <__retarget_lock_release_recursive>
 80081b4:	4628      	mov	r0, r5
 80081b6:	bd70      	pop	{r4, r5, r6, pc}
 80081b8:	4b09      	ldr	r3, [pc, #36]	; (80081e0 <fileno+0x74>)
 80081ba:	429c      	cmp	r4, r3
 80081bc:	d101      	bne.n	80081c2 <fileno+0x56>
 80081be:	68ac      	ldr	r4, [r5, #8]
 80081c0:	e7e2      	b.n	8008188 <fileno+0x1c>
 80081c2:	4b08      	ldr	r3, [pc, #32]	; (80081e4 <fileno+0x78>)
 80081c4:	429c      	cmp	r4, r3
 80081c6:	bf08      	it	eq
 80081c8:	68ec      	ldreq	r4, [r5, #12]
 80081ca:	e7dd      	b.n	8008188 <fileno+0x1c>
 80081cc:	2109      	movs	r1, #9
 80081ce:	6832      	ldr	r2, [r6, #0]
 80081d0:	f04f 35ff 	mov.w	r5, #4294967295
 80081d4:	6011      	str	r1, [r2, #0]
 80081d6:	e7e5      	b.n	80081a4 <fileno+0x38>
 80081d8:	20000014 	.word	0x20000014
 80081dc:	080083b0 	.word	0x080083b0
 80081e0:	080083d0 	.word	0x080083d0
 80081e4:	08008390 	.word	0x08008390

080081e8 <_lseek_r>:
 80081e8:	b538      	push	{r3, r4, r5, lr}
 80081ea:	4604      	mov	r4, r0
 80081ec:	4608      	mov	r0, r1
 80081ee:	4611      	mov	r1, r2
 80081f0:	2200      	movs	r2, #0
 80081f2:	4d05      	ldr	r5, [pc, #20]	; (8008208 <_lseek_r+0x20>)
 80081f4:	602a      	str	r2, [r5, #0]
 80081f6:	461a      	mov	r2, r3
 80081f8:	f7f9 f8ee 	bl	80013d8 <_lseek>
 80081fc:	1c43      	adds	r3, r0, #1
 80081fe:	d102      	bne.n	8008206 <_lseek_r+0x1e>
 8008200:	682b      	ldr	r3, [r5, #0]
 8008202:	b103      	cbz	r3, 8008206 <_lseek_r+0x1e>
 8008204:	6023      	str	r3, [r4, #0]
 8008206:	bd38      	pop	{r3, r4, r5, pc}
 8008208:	200045f8 	.word	0x200045f8

0800820c <__malloc_lock>:
 800820c:	4801      	ldr	r0, [pc, #4]	; (8008214 <__malloc_lock+0x8>)
 800820e:	f7ff bb0e 	b.w	800782e <__retarget_lock_acquire_recursive>
 8008212:	bf00      	nop
 8008214:	200045f0 	.word	0x200045f0

08008218 <__malloc_unlock>:
 8008218:	4801      	ldr	r0, [pc, #4]	; (8008220 <__malloc_unlock+0x8>)
 800821a:	f7ff bb09 	b.w	8007830 <__retarget_lock_release_recursive>
 800821e:	bf00      	nop
 8008220:	200045f0 	.word	0x200045f0

08008224 <_free_r>:
 8008224:	b538      	push	{r3, r4, r5, lr}
 8008226:	4605      	mov	r5, r0
 8008228:	2900      	cmp	r1, #0
 800822a:	d043      	beq.n	80082b4 <_free_r+0x90>
 800822c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008230:	1f0c      	subs	r4, r1, #4
 8008232:	2b00      	cmp	r3, #0
 8008234:	bfb8      	it	lt
 8008236:	18e4      	addlt	r4, r4, r3
 8008238:	f7ff ffe8 	bl	800820c <__malloc_lock>
 800823c:	4a1e      	ldr	r2, [pc, #120]	; (80082b8 <_free_r+0x94>)
 800823e:	6813      	ldr	r3, [r2, #0]
 8008240:	4610      	mov	r0, r2
 8008242:	b933      	cbnz	r3, 8008252 <_free_r+0x2e>
 8008244:	6063      	str	r3, [r4, #4]
 8008246:	6014      	str	r4, [r2, #0]
 8008248:	4628      	mov	r0, r5
 800824a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800824e:	f7ff bfe3 	b.w	8008218 <__malloc_unlock>
 8008252:	42a3      	cmp	r3, r4
 8008254:	d90a      	bls.n	800826c <_free_r+0x48>
 8008256:	6821      	ldr	r1, [r4, #0]
 8008258:	1862      	adds	r2, r4, r1
 800825a:	4293      	cmp	r3, r2
 800825c:	bf01      	itttt	eq
 800825e:	681a      	ldreq	r2, [r3, #0]
 8008260:	685b      	ldreq	r3, [r3, #4]
 8008262:	1852      	addeq	r2, r2, r1
 8008264:	6022      	streq	r2, [r4, #0]
 8008266:	6063      	str	r3, [r4, #4]
 8008268:	6004      	str	r4, [r0, #0]
 800826a:	e7ed      	b.n	8008248 <_free_r+0x24>
 800826c:	461a      	mov	r2, r3
 800826e:	685b      	ldr	r3, [r3, #4]
 8008270:	b10b      	cbz	r3, 8008276 <_free_r+0x52>
 8008272:	42a3      	cmp	r3, r4
 8008274:	d9fa      	bls.n	800826c <_free_r+0x48>
 8008276:	6811      	ldr	r1, [r2, #0]
 8008278:	1850      	adds	r0, r2, r1
 800827a:	42a0      	cmp	r0, r4
 800827c:	d10b      	bne.n	8008296 <_free_r+0x72>
 800827e:	6820      	ldr	r0, [r4, #0]
 8008280:	4401      	add	r1, r0
 8008282:	1850      	adds	r0, r2, r1
 8008284:	4283      	cmp	r3, r0
 8008286:	6011      	str	r1, [r2, #0]
 8008288:	d1de      	bne.n	8008248 <_free_r+0x24>
 800828a:	6818      	ldr	r0, [r3, #0]
 800828c:	685b      	ldr	r3, [r3, #4]
 800828e:	4401      	add	r1, r0
 8008290:	6011      	str	r1, [r2, #0]
 8008292:	6053      	str	r3, [r2, #4]
 8008294:	e7d8      	b.n	8008248 <_free_r+0x24>
 8008296:	d902      	bls.n	800829e <_free_r+0x7a>
 8008298:	230c      	movs	r3, #12
 800829a:	602b      	str	r3, [r5, #0]
 800829c:	e7d4      	b.n	8008248 <_free_r+0x24>
 800829e:	6820      	ldr	r0, [r4, #0]
 80082a0:	1821      	adds	r1, r4, r0
 80082a2:	428b      	cmp	r3, r1
 80082a4:	bf01      	itttt	eq
 80082a6:	6819      	ldreq	r1, [r3, #0]
 80082a8:	685b      	ldreq	r3, [r3, #4]
 80082aa:	1809      	addeq	r1, r1, r0
 80082ac:	6021      	streq	r1, [r4, #0]
 80082ae:	6063      	str	r3, [r4, #4]
 80082b0:	6054      	str	r4, [r2, #4]
 80082b2:	e7c9      	b.n	8008248 <_free_r+0x24>
 80082b4:	bd38      	pop	{r3, r4, r5, pc}
 80082b6:	bf00      	nop
 80082b8:	200044a4 	.word	0x200044a4

080082bc <_read_r>:
 80082bc:	b538      	push	{r3, r4, r5, lr}
 80082be:	4604      	mov	r4, r0
 80082c0:	4608      	mov	r0, r1
 80082c2:	4611      	mov	r1, r2
 80082c4:	2200      	movs	r2, #0
 80082c6:	4d05      	ldr	r5, [pc, #20]	; (80082dc <_read_r+0x20>)
 80082c8:	602a      	str	r2, [r5, #0]
 80082ca:	461a      	mov	r2, r3
 80082cc:	f7f9 f840 	bl	8001350 <_read>
 80082d0:	1c43      	adds	r3, r0, #1
 80082d2:	d102      	bne.n	80082da <_read_r+0x1e>
 80082d4:	682b      	ldr	r3, [r5, #0]
 80082d6:	b103      	cbz	r3, 80082da <_read_r+0x1e>
 80082d8:	6023      	str	r3, [r4, #0]
 80082da:	bd38      	pop	{r3, r4, r5, pc}
 80082dc:	200045f8 	.word	0x200045f8

080082e0 <_init>:
 80082e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082e2:	bf00      	nop
 80082e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80082e6:	bc08      	pop	{r3}
 80082e8:	469e      	mov	lr, r3
 80082ea:	4770      	bx	lr

080082ec <_fini>:
 80082ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082ee:	bf00      	nop
 80082f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80082f2:	bc08      	pop	{r3}
 80082f4:	469e      	mov	lr, r3
 80082f6:	4770      	bx	lr
