###############################################################
## Placement Constraints: xcvu37p-fsvh2892-2-e-es1
###############################################################

set_property PACKAGE_PIN BN31 [get_ports oc0_ocde]
set_property IOSTANDARD LVCMOS18 [get_ports oc0_ocde]
# duplicating the 2 following lines with ocde name for PR purpose
# there is no issue to keep it assigned if PR is not used
# ocde is the name of the IO entering the IBUF in the dynamic action_core code
set_property PACKAGE_PIN BN31 [get_ports ocde]
set_property IOSTANDARD LVCMOS18 [get_ports ocde]


# CAPI0 Clocks - MGTREFCLK0P_128.  I/O bank 129 shares 128 clock
set_property PACKAGE_PIN AJ41 [get_ports oc0_mgtrefclk1_x0y0_n]
set_property PACKAGE_PIN AJ40 [get_ports oc0_mgtrefclk1_x0y0_p]

# Free run clock, FABRIC_SRC_CLK defaults to 300 MHz
set_property PACKAGE_PIN BJ53 [get_ports freerun_clk_n]
set_property PACKAGE_PIN BJ52 [get_ports freerun_clk_p]
set_property IOSTANDARD LVDS [get_ports freerun_clk_p]
set_property IOSTANDARD LVDS [get_ports freerun_clk_n]


# CAPI0 TRANSMIT/RECEIVE Channels
set_property PACKAGE_PIN AL50 [get_ports oc0_ch0_gtyrxn_in]
set_property PACKAGE_PIN AL49 [get_ports oc0_ch0_gtyrxp_in]
set_property PACKAGE_PIN AK52 [get_ports oc0_ch1_gtyrxn_in]
set_property PACKAGE_PIN AK51 [get_ports oc0_ch1_gtyrxp_in]
set_property PACKAGE_PIN AJ54 [get_ports oc0_ch2_gtyrxn_in]
set_property PACKAGE_PIN AJ53 [get_ports oc0_ch2_gtyrxp_in]
set_property PACKAGE_PIN AH52 [get_ports oc0_ch3_gtyrxn_in]
set_property PACKAGE_PIN AH51 [get_ports oc0_ch3_gtyrxp_in]
set_property PACKAGE_PIN AG54 [get_ports oc0_ch4_gtyrxn_in]
set_property PACKAGE_PIN AG53 [get_ports oc0_ch4_gtyrxp_in]
set_property PACKAGE_PIN AF52 [get_ports oc0_ch5_gtyrxn_in]
set_property PACKAGE_PIN AF51 [get_ports oc0_ch5_gtyrxp_in]
set_property PACKAGE_PIN AE54 [get_ports oc0_ch6_gtyrxn_in]
set_property PACKAGE_PIN AE53 [get_ports oc0_ch6_gtyrxp_in]
set_property PACKAGE_PIN AE50 [get_ports oc0_ch7_gtyrxn_in]
set_property PACKAGE_PIN AE49 [get_ports oc0_ch7_gtyrxp_in]

set_property PACKAGE_PIN AK47 [get_ports oc0_ch0_gtytxn_out]
set_property PACKAGE_PIN AK46 [get_ports oc0_ch0_gtytxp_out]
set_property PACKAGE_PIN AJ49 [get_ports oc0_ch1_gtytxn_out]
set_property PACKAGE_PIN AJ48 [get_ports oc0_ch1_gtytxp_out]
set_property PACKAGE_PIN AJ45 [get_ports oc0_ch2_gtytxn_out]
set_property PACKAGE_PIN AJ44 [get_ports oc0_ch2_gtytxp_out]
set_property PACKAGE_PIN AH47 [get_ports oc0_ch3_gtytxn_out]
set_property PACKAGE_PIN AH46 [get_ports oc0_ch3_gtytxp_out]
set_property PACKAGE_PIN AG49 [get_ports oc0_ch4_gtytxn_out]
set_property PACKAGE_PIN AG48 [get_ports oc0_ch4_gtytxp_out]
set_property PACKAGE_PIN AG45 [get_ports oc0_ch5_gtytxn_out]
set_property PACKAGE_PIN AG44 [get_ports oc0_ch5_gtytxp_out]
set_property PACKAGE_PIN AF47 [get_ports oc0_ch6_gtytxn_out]
set_property PACKAGE_PIN AF46 [get_ports oc0_ch6_gtytxp_out]
set_property PACKAGE_PIN AE45 [get_ports oc0_ch7_gtytxn_out]
set_property PACKAGE_PIN AE44 [get_ports oc0_ch7_gtytxp_out]

