
EDS_Logger.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e9bc  080001f8  080001f8  000011f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003a8  0800ebb8  0800ebb8  0000fbb8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ef60  0800ef60  000102a8  2**0
                  CONTENTS
  4 .ARM          00000008  0800ef60  0800ef60  0000ff60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ef68  0800ef68  000102a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ef68  0800ef68  0000ff68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ef6c  0800ef6c  0000ff6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000168  20000000  0800ef70  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  20000168  0800f0d8  00010168  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20000208  0800f178  00010208  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          000702e8  200002a8  0800f218  000102a8  2**2
                  ALLOC
 12 ._user_heap_stack 00000600  20070590  0800f218  00010590  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  000102a8  2**0
                  CONTENTS, READONLY
 14 .debug_info   00024c03  00000000  00000000  000102d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00005366  00000000  00000000  00034ed9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001c80  00000000  00000000  0003a240  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000015d6  00000000  00000000  0003bec0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002e71a  00000000  00000000  0003d496  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00026d2f  00000000  00000000  0006bbb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0010e144  00000000  00000000  000928df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  001a0a23  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00007bec  00000000  00000000  001a0a68  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000004b  00000000  00000000  001a8654  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f8 <__do_global_dtors_aux>:
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4c05      	ldr	r4, [pc, #20]	@ (8000210 <__do_global_dtors_aux+0x18>)
 80001fc:	7823      	ldrb	r3, [r4, #0]
 80001fe:	b933      	cbnz	r3, 800020e <__do_global_dtors_aux+0x16>
 8000200:	4b04      	ldr	r3, [pc, #16]	@ (8000214 <__do_global_dtors_aux+0x1c>)
 8000202:	b113      	cbz	r3, 800020a <__do_global_dtors_aux+0x12>
 8000204:	4804      	ldr	r0, [pc, #16]	@ (8000218 <__do_global_dtors_aux+0x20>)
 8000206:	f3af 8000 	nop.w
 800020a:	2301      	movs	r3, #1
 800020c:	7023      	strb	r3, [r4, #0]
 800020e:	bd10      	pop	{r4, pc}
 8000210:	200002a8 	.word	0x200002a8
 8000214:	00000000 	.word	0x00000000
 8000218:	0800eb9c 	.word	0x0800eb9c

0800021c <frame_dummy>:
 800021c:	b508      	push	{r3, lr}
 800021e:	4b03      	ldr	r3, [pc, #12]	@ (800022c <frame_dummy+0x10>)
 8000220:	b11b      	cbz	r3, 800022a <frame_dummy+0xe>
 8000222:	4903      	ldr	r1, [pc, #12]	@ (8000230 <frame_dummy+0x14>)
 8000224:	4803      	ldr	r0, [pc, #12]	@ (8000234 <frame_dummy+0x18>)
 8000226:	f3af 8000 	nop.w
 800022a:	bd08      	pop	{r3, pc}
 800022c:	00000000 	.word	0x00000000
 8000230:	200002ac 	.word	0x200002ac
 8000234:	0800eb9c 	.word	0x0800eb9c

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	@ 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_uldivmod>:
 80005b0:	b953      	cbnz	r3, 80005c8 <__aeabi_uldivmod+0x18>
 80005b2:	b94a      	cbnz	r2, 80005c8 <__aeabi_uldivmod+0x18>
 80005b4:	2900      	cmp	r1, #0
 80005b6:	bf08      	it	eq
 80005b8:	2800      	cmpeq	r0, #0
 80005ba:	bf1c      	itt	ne
 80005bc:	f04f 31ff 	movne.w	r1, #4294967295
 80005c0:	f04f 30ff 	movne.w	r0, #4294967295
 80005c4:	f000 b96a 	b.w	800089c <__aeabi_idiv0>
 80005c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80005cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80005d0:	f000 f806 	bl	80005e0 <__udivmoddi4>
 80005d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80005d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80005dc:	b004      	add	sp, #16
 80005de:	4770      	bx	lr

080005e0 <__udivmoddi4>:
 80005e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80005e4:	9d08      	ldr	r5, [sp, #32]
 80005e6:	460c      	mov	r4, r1
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	d14e      	bne.n	800068a <__udivmoddi4+0xaa>
 80005ec:	4694      	mov	ip, r2
 80005ee:	458c      	cmp	ip, r1
 80005f0:	4686      	mov	lr, r0
 80005f2:	fab2 f282 	clz	r2, r2
 80005f6:	d962      	bls.n	80006be <__udivmoddi4+0xde>
 80005f8:	b14a      	cbz	r2, 800060e <__udivmoddi4+0x2e>
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	4091      	lsls	r1, r2
 8000600:	fa20 f303 	lsr.w	r3, r0, r3
 8000604:	fa0c fc02 	lsl.w	ip, ip, r2
 8000608:	4319      	orrs	r1, r3
 800060a:	fa00 fe02 	lsl.w	lr, r0, r2
 800060e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000612:	fa1f f68c 	uxth.w	r6, ip
 8000616:	fbb1 f4f7 	udiv	r4, r1, r7
 800061a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800061e:	fb07 1114 	mls	r1, r7, r4, r1
 8000622:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000626:	fb04 f106 	mul.w	r1, r4, r6
 800062a:	4299      	cmp	r1, r3
 800062c:	d90a      	bls.n	8000644 <__udivmoddi4+0x64>
 800062e:	eb1c 0303 	adds.w	r3, ip, r3
 8000632:	f104 30ff 	add.w	r0, r4, #4294967295
 8000636:	f080 8112 	bcs.w	800085e <__udivmoddi4+0x27e>
 800063a:	4299      	cmp	r1, r3
 800063c:	f240 810f 	bls.w	800085e <__udivmoddi4+0x27e>
 8000640:	3c02      	subs	r4, #2
 8000642:	4463      	add	r3, ip
 8000644:	1a59      	subs	r1, r3, r1
 8000646:	fa1f f38e 	uxth.w	r3, lr
 800064a:	fbb1 f0f7 	udiv	r0, r1, r7
 800064e:	fb07 1110 	mls	r1, r7, r0, r1
 8000652:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000656:	fb00 f606 	mul.w	r6, r0, r6
 800065a:	429e      	cmp	r6, r3
 800065c:	d90a      	bls.n	8000674 <__udivmoddi4+0x94>
 800065e:	eb1c 0303 	adds.w	r3, ip, r3
 8000662:	f100 31ff 	add.w	r1, r0, #4294967295
 8000666:	f080 80fc 	bcs.w	8000862 <__udivmoddi4+0x282>
 800066a:	429e      	cmp	r6, r3
 800066c:	f240 80f9 	bls.w	8000862 <__udivmoddi4+0x282>
 8000670:	4463      	add	r3, ip
 8000672:	3802      	subs	r0, #2
 8000674:	1b9b      	subs	r3, r3, r6
 8000676:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800067a:	2100      	movs	r1, #0
 800067c:	b11d      	cbz	r5, 8000686 <__udivmoddi4+0xa6>
 800067e:	40d3      	lsrs	r3, r2
 8000680:	2200      	movs	r2, #0
 8000682:	e9c5 3200 	strd	r3, r2, [r5]
 8000686:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800068a:	428b      	cmp	r3, r1
 800068c:	d905      	bls.n	800069a <__udivmoddi4+0xba>
 800068e:	b10d      	cbz	r5, 8000694 <__udivmoddi4+0xb4>
 8000690:	e9c5 0100 	strd	r0, r1, [r5]
 8000694:	2100      	movs	r1, #0
 8000696:	4608      	mov	r0, r1
 8000698:	e7f5      	b.n	8000686 <__udivmoddi4+0xa6>
 800069a:	fab3 f183 	clz	r1, r3
 800069e:	2900      	cmp	r1, #0
 80006a0:	d146      	bne.n	8000730 <__udivmoddi4+0x150>
 80006a2:	42a3      	cmp	r3, r4
 80006a4:	d302      	bcc.n	80006ac <__udivmoddi4+0xcc>
 80006a6:	4290      	cmp	r0, r2
 80006a8:	f0c0 80f0 	bcc.w	800088c <__udivmoddi4+0x2ac>
 80006ac:	1a86      	subs	r6, r0, r2
 80006ae:	eb64 0303 	sbc.w	r3, r4, r3
 80006b2:	2001      	movs	r0, #1
 80006b4:	2d00      	cmp	r5, #0
 80006b6:	d0e6      	beq.n	8000686 <__udivmoddi4+0xa6>
 80006b8:	e9c5 6300 	strd	r6, r3, [r5]
 80006bc:	e7e3      	b.n	8000686 <__udivmoddi4+0xa6>
 80006be:	2a00      	cmp	r2, #0
 80006c0:	f040 8090 	bne.w	80007e4 <__udivmoddi4+0x204>
 80006c4:	eba1 040c 	sub.w	r4, r1, ip
 80006c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80006cc:	fa1f f78c 	uxth.w	r7, ip
 80006d0:	2101      	movs	r1, #1
 80006d2:	fbb4 f6f8 	udiv	r6, r4, r8
 80006d6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80006da:	fb08 4416 	mls	r4, r8, r6, r4
 80006de:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80006e2:	fb07 f006 	mul.w	r0, r7, r6
 80006e6:	4298      	cmp	r0, r3
 80006e8:	d908      	bls.n	80006fc <__udivmoddi4+0x11c>
 80006ea:	eb1c 0303 	adds.w	r3, ip, r3
 80006ee:	f106 34ff 	add.w	r4, r6, #4294967295
 80006f2:	d202      	bcs.n	80006fa <__udivmoddi4+0x11a>
 80006f4:	4298      	cmp	r0, r3
 80006f6:	f200 80cd 	bhi.w	8000894 <__udivmoddi4+0x2b4>
 80006fa:	4626      	mov	r6, r4
 80006fc:	1a1c      	subs	r4, r3, r0
 80006fe:	fa1f f38e 	uxth.w	r3, lr
 8000702:	fbb4 f0f8 	udiv	r0, r4, r8
 8000706:	fb08 4410 	mls	r4, r8, r0, r4
 800070a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800070e:	fb00 f707 	mul.w	r7, r0, r7
 8000712:	429f      	cmp	r7, r3
 8000714:	d908      	bls.n	8000728 <__udivmoddi4+0x148>
 8000716:	eb1c 0303 	adds.w	r3, ip, r3
 800071a:	f100 34ff 	add.w	r4, r0, #4294967295
 800071e:	d202      	bcs.n	8000726 <__udivmoddi4+0x146>
 8000720:	429f      	cmp	r7, r3
 8000722:	f200 80b0 	bhi.w	8000886 <__udivmoddi4+0x2a6>
 8000726:	4620      	mov	r0, r4
 8000728:	1bdb      	subs	r3, r3, r7
 800072a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800072e:	e7a5      	b.n	800067c <__udivmoddi4+0x9c>
 8000730:	f1c1 0620 	rsb	r6, r1, #32
 8000734:	408b      	lsls	r3, r1
 8000736:	fa22 f706 	lsr.w	r7, r2, r6
 800073a:	431f      	orrs	r7, r3
 800073c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000740:	fa04 f301 	lsl.w	r3, r4, r1
 8000744:	ea43 030c 	orr.w	r3, r3, ip
 8000748:	40f4      	lsrs	r4, r6
 800074a:	fa00 f801 	lsl.w	r8, r0, r1
 800074e:	0c38      	lsrs	r0, r7, #16
 8000750:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000754:	fbb4 fef0 	udiv	lr, r4, r0
 8000758:	fa1f fc87 	uxth.w	ip, r7
 800075c:	fb00 441e 	mls	r4, r0, lr, r4
 8000760:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000764:	fb0e f90c 	mul.w	r9, lr, ip
 8000768:	45a1      	cmp	r9, r4
 800076a:	fa02 f201 	lsl.w	r2, r2, r1
 800076e:	d90a      	bls.n	8000786 <__udivmoddi4+0x1a6>
 8000770:	193c      	adds	r4, r7, r4
 8000772:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000776:	f080 8084 	bcs.w	8000882 <__udivmoddi4+0x2a2>
 800077a:	45a1      	cmp	r9, r4
 800077c:	f240 8081 	bls.w	8000882 <__udivmoddi4+0x2a2>
 8000780:	f1ae 0e02 	sub.w	lr, lr, #2
 8000784:	443c      	add	r4, r7
 8000786:	eba4 0409 	sub.w	r4, r4, r9
 800078a:	fa1f f983 	uxth.w	r9, r3
 800078e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000792:	fb00 4413 	mls	r4, r0, r3, r4
 8000796:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800079a:	fb03 fc0c 	mul.w	ip, r3, ip
 800079e:	45a4      	cmp	ip, r4
 80007a0:	d907      	bls.n	80007b2 <__udivmoddi4+0x1d2>
 80007a2:	193c      	adds	r4, r7, r4
 80007a4:	f103 30ff 	add.w	r0, r3, #4294967295
 80007a8:	d267      	bcs.n	800087a <__udivmoddi4+0x29a>
 80007aa:	45a4      	cmp	ip, r4
 80007ac:	d965      	bls.n	800087a <__udivmoddi4+0x29a>
 80007ae:	3b02      	subs	r3, #2
 80007b0:	443c      	add	r4, r7
 80007b2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80007b6:	fba0 9302 	umull	r9, r3, r0, r2
 80007ba:	eba4 040c 	sub.w	r4, r4, ip
 80007be:	429c      	cmp	r4, r3
 80007c0:	46ce      	mov	lr, r9
 80007c2:	469c      	mov	ip, r3
 80007c4:	d351      	bcc.n	800086a <__udivmoddi4+0x28a>
 80007c6:	d04e      	beq.n	8000866 <__udivmoddi4+0x286>
 80007c8:	b155      	cbz	r5, 80007e0 <__udivmoddi4+0x200>
 80007ca:	ebb8 030e 	subs.w	r3, r8, lr
 80007ce:	eb64 040c 	sbc.w	r4, r4, ip
 80007d2:	fa04 f606 	lsl.w	r6, r4, r6
 80007d6:	40cb      	lsrs	r3, r1
 80007d8:	431e      	orrs	r6, r3
 80007da:	40cc      	lsrs	r4, r1
 80007dc:	e9c5 6400 	strd	r6, r4, [r5]
 80007e0:	2100      	movs	r1, #0
 80007e2:	e750      	b.n	8000686 <__udivmoddi4+0xa6>
 80007e4:	f1c2 0320 	rsb	r3, r2, #32
 80007e8:	fa20 f103 	lsr.w	r1, r0, r3
 80007ec:	fa0c fc02 	lsl.w	ip, ip, r2
 80007f0:	fa24 f303 	lsr.w	r3, r4, r3
 80007f4:	4094      	lsls	r4, r2
 80007f6:	430c      	orrs	r4, r1
 80007f8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80007fc:	fa00 fe02 	lsl.w	lr, r0, r2
 8000800:	fa1f f78c 	uxth.w	r7, ip
 8000804:	fbb3 f0f8 	udiv	r0, r3, r8
 8000808:	fb08 3110 	mls	r1, r8, r0, r3
 800080c:	0c23      	lsrs	r3, r4, #16
 800080e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000812:	fb00 f107 	mul.w	r1, r0, r7
 8000816:	4299      	cmp	r1, r3
 8000818:	d908      	bls.n	800082c <__udivmoddi4+0x24c>
 800081a:	eb1c 0303 	adds.w	r3, ip, r3
 800081e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000822:	d22c      	bcs.n	800087e <__udivmoddi4+0x29e>
 8000824:	4299      	cmp	r1, r3
 8000826:	d92a      	bls.n	800087e <__udivmoddi4+0x29e>
 8000828:	3802      	subs	r0, #2
 800082a:	4463      	add	r3, ip
 800082c:	1a5b      	subs	r3, r3, r1
 800082e:	b2a4      	uxth	r4, r4
 8000830:	fbb3 f1f8 	udiv	r1, r3, r8
 8000834:	fb08 3311 	mls	r3, r8, r1, r3
 8000838:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800083c:	fb01 f307 	mul.w	r3, r1, r7
 8000840:	42a3      	cmp	r3, r4
 8000842:	d908      	bls.n	8000856 <__udivmoddi4+0x276>
 8000844:	eb1c 0404 	adds.w	r4, ip, r4
 8000848:	f101 36ff 	add.w	r6, r1, #4294967295
 800084c:	d213      	bcs.n	8000876 <__udivmoddi4+0x296>
 800084e:	42a3      	cmp	r3, r4
 8000850:	d911      	bls.n	8000876 <__udivmoddi4+0x296>
 8000852:	3902      	subs	r1, #2
 8000854:	4464      	add	r4, ip
 8000856:	1ae4      	subs	r4, r4, r3
 8000858:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800085c:	e739      	b.n	80006d2 <__udivmoddi4+0xf2>
 800085e:	4604      	mov	r4, r0
 8000860:	e6f0      	b.n	8000644 <__udivmoddi4+0x64>
 8000862:	4608      	mov	r0, r1
 8000864:	e706      	b.n	8000674 <__udivmoddi4+0x94>
 8000866:	45c8      	cmp	r8, r9
 8000868:	d2ae      	bcs.n	80007c8 <__udivmoddi4+0x1e8>
 800086a:	ebb9 0e02 	subs.w	lr, r9, r2
 800086e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000872:	3801      	subs	r0, #1
 8000874:	e7a8      	b.n	80007c8 <__udivmoddi4+0x1e8>
 8000876:	4631      	mov	r1, r6
 8000878:	e7ed      	b.n	8000856 <__udivmoddi4+0x276>
 800087a:	4603      	mov	r3, r0
 800087c:	e799      	b.n	80007b2 <__udivmoddi4+0x1d2>
 800087e:	4630      	mov	r0, r6
 8000880:	e7d4      	b.n	800082c <__udivmoddi4+0x24c>
 8000882:	46d6      	mov	lr, sl
 8000884:	e77f      	b.n	8000786 <__udivmoddi4+0x1a6>
 8000886:	4463      	add	r3, ip
 8000888:	3802      	subs	r0, #2
 800088a:	e74d      	b.n	8000728 <__udivmoddi4+0x148>
 800088c:	4606      	mov	r6, r0
 800088e:	4623      	mov	r3, r4
 8000890:	4608      	mov	r0, r1
 8000892:	e70f      	b.n	80006b4 <__udivmoddi4+0xd4>
 8000894:	3e02      	subs	r6, #2
 8000896:	4463      	add	r3, ip
 8000898:	e730      	b.n	80006fc <__udivmoddi4+0x11c>
 800089a:	bf00      	nop

0800089c <__aeabi_idiv0>:
 800089c:	4770      	bx	lr
 800089e:	bf00      	nop

080008a0 <bldc_interface_init>:
static void(*rx_mcconf_received_func)(void) = 0;
static void(*rx_appconf_received_func)(void) = 0;
static void(*motor_control_set_func)(motor_control_mode mode, float value) = 0;
static void(*values_requested_func)(void) = 0;

void bldc_interface_init(void(*func)(unsigned char *data, unsigned int len)) {
 80008a0:	b480      	push	{r7}
 80008a2:	b083      	sub	sp, #12
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
	send_func = func;
 80008a8:	4a04      	ldr	r2, [pc, #16]	@ (80008bc <bldc_interface_init+0x1c>)
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	6013      	str	r3, [r2, #0]
}
 80008ae:	bf00      	nop
 80008b0:	370c      	adds	r7, #12
 80008b2:	46bd      	mov	sp, r7
 80008b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b8:	4770      	bx	lr
 80008ba:	bf00      	nop
 80008bc:	2000098c 	.word	0x2000098c

080008c0 <bldc_interface_send_packet>:
 * The packet data.
 *
 * @param len
 * The data length.
 */
void bldc_interface_send_packet(unsigned char *data, unsigned int len) {
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b082      	sub	sp, #8
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	6078      	str	r0, [r7, #4]
 80008c8:	6039      	str	r1, [r7, #0]
	if (send_func) {
 80008ca:	4b06      	ldr	r3, [pc, #24]	@ (80008e4 <bldc_interface_send_packet+0x24>)
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d004      	beq.n	80008dc <bldc_interface_send_packet+0x1c>
		send_func(data, len);
 80008d2:	4b04      	ldr	r3, [pc, #16]	@ (80008e4 <bldc_interface_send_packet+0x24>)
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	6839      	ldr	r1, [r7, #0]
 80008d8:	6878      	ldr	r0, [r7, #4]
 80008da:	4798      	blx	r3
	}
}
 80008dc:	bf00      	nop
 80008de:	3708      	adds	r7, #8
 80008e0:	46bd      	mov	sp, r7
 80008e2:	bd80      	pop	{r7, pc}
 80008e4:	2000098c 	.word	0x2000098c

080008e8 <bldc_interface_process_packet>:
 * The buffer to process.
 *
 * @param len
 * The length of the buffer.
 */
void bldc_interface_process_packet(unsigned char *data, unsigned int len) {
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b086      	sub	sp, #24
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]
 80008f0:	6039      	str	r1, [r7, #0]
	if (!len) {
 80008f2:	683b      	ldr	r3, [r7, #0]
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	f001 8205 	beq.w	8001d04 <bldc_interface_process_packet+0x141c>
		return;
	}

	if (forward_func) {
 80008fa:	4bc1      	ldr	r3, [pc, #772]	@ (8000c00 <bldc_interface_process_packet+0x318>)
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d006      	beq.n	8000910 <bldc_interface_process_packet+0x28>
		forward_func(data, len);
 8000902:	4bbf      	ldr	r3, [pc, #764]	@ (8000c00 <bldc_interface_process_packet+0x318>)
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	6839      	ldr	r1, [r7, #0]
 8000908:	6878      	ldr	r0, [r7, #4]
 800090a:	4798      	blx	r3
		return;
 800090c:	f001 ba13 	b.w	8001d36 <bldc_interface_process_packet+0x144e>
	}

	int32_t ind = 0;
 8000910:	2300      	movs	r3, #0
 8000912:	60fb      	str	r3, [r7, #12]
	int i = 0;
 8000914:	2300      	movs	r3, #0
 8000916:	617b      	str	r3, [r7, #20]
	unsigned char id = data[0];
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	781b      	ldrb	r3, [r3, #0]
 800091c:	74fb      	strb	r3, [r7, #19]
	data++;
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	3301      	adds	r3, #1
 8000922:	607b      	str	r3, [r7, #4]
	len--;
 8000924:	683b      	ldr	r3, [r7, #0]
 8000926:	3b01      	subs	r3, #1
 8000928:	603b      	str	r3, [r7, #0]

	switch (id) {
 800092a:	7cfb      	ldrb	r3, [r7, #19]
 800092c:	2b21      	cmp	r3, #33	@ 0x21
 800092e:	f201 81eb 	bhi.w	8001d08 <bldc_interface_process_packet+0x1420>
 8000932:	a201      	add	r2, pc, #4	@ (adr r2, 8000938 <bldc_interface_process_packet+0x50>)
 8000934:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000938:	080009c1 	.word	0x080009c1
 800093c:	08001d09 	.word	0x08001d09
 8000940:	08001d09 	.word	0x08001d09
 8000944:	08001d09 	.word	0x08001d09
 8000948:	08000a0b 	.word	0x08000a0b
 800094c:	08001d09 	.word	0x08001d09
 8000950:	08001d09 	.word	0x08001d09
 8000954:	08001d09 	.word	0x08001d09
 8000958:	08001d09 	.word	0x08001d09
 800095c:	08001d09 	.word	0x08001d09
 8000960:	08001d09 	.word	0x08001d09
 8000964:	08001d09 	.word	0x08001d09
 8000968:	08001d09 	.word	0x08001d09
 800096c:	08001ce5 	.word	0x08001ce5
 8000970:	08000c91 	.word	0x08000c91
 8000974:	08000c91 	.word	0x08000c91
 8000978:	08001cf5 	.word	0x08001cf5
 800097c:	0800153d 	.word	0x0800153d
 8000980:	0800153d 	.word	0x0800153d
 8000984:	08001d09 	.word	0x08001d09
 8000988:	08001d09 	.word	0x08001d09
 800098c:	08000c25 	.word	0x08000c25
 8000990:	08000c45 	.word	0x08000c45
 8000994:	08001d09 	.word	0x08001d09
 8000998:	08001b4d 	.word	0x08001b4d
 800099c:	08001d09 	.word	0x08001d09
 80009a0:	08001d09 	.word	0x08001d09
 80009a4:	08001d09 	.word	0x08001d09
 80009a8:	08001d09 	.word	0x08001d09
 80009ac:	08001d09 	.word	0x08001d09
 80009b0:	08001d09 	.word	0x08001d09
 80009b4:	08001bf5 	.word	0x08001bf5
 80009b8:	08001c51 	.word	0x08001c51
 80009bc:	08001cad 	.word	0x08001cad
	case COMM_FW_VERSION:
		if (len == 2) {
 80009c0:	683b      	ldr	r3, [r7, #0]
 80009c2:	2b02      	cmp	r3, #2
 80009c4:	d117      	bne.n	80009f6 <bldc_interface_process_packet+0x10e>
			ind = 0;
 80009c6:	2300      	movs	r3, #0
 80009c8:	60fb      	str	r3, [r7, #12]
			fw_major = data[ind++];
 80009ca:	68fb      	ldr	r3, [r7, #12]
 80009cc:	1c5a      	adds	r2, r3, #1
 80009ce:	60fa      	str	r2, [r7, #12]
 80009d0:	461a      	mov	r2, r3
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	4413      	add	r3, r2
 80009d6:	781b      	ldrb	r3, [r3, #0]
 80009d8:	461a      	mov	r2, r3
 80009da:	4b8a      	ldr	r3, [pc, #552]	@ (8000c04 <bldc_interface_process_packet+0x31c>)
 80009dc:	601a      	str	r2, [r3, #0]
			fw_minor = data[ind++];
 80009de:	68fb      	ldr	r3, [r7, #12]
 80009e0:	1c5a      	adds	r2, r3, #1
 80009e2:	60fa      	str	r2, [r7, #12]
 80009e4:	461a      	mov	r2, r3
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	4413      	add	r3, r2
 80009ea:	781b      	ldrb	r3, [r3, #0]
 80009ec:	461a      	mov	r2, r3
 80009ee:	4b86      	ldr	r3, [pc, #536]	@ (8000c08 <bldc_interface_process_packet+0x320>)
 80009f0:	601a      	str	r2, [r3, #0]
		} else {
			fw_major = -1;
			fw_minor = -1;
		}
		break;
 80009f2:	f001 b9a0 	b.w	8001d36 <bldc_interface_process_packet+0x144e>
			fw_major = -1;
 80009f6:	4b83      	ldr	r3, [pc, #524]	@ (8000c04 <bldc_interface_process_packet+0x31c>)
 80009f8:	f04f 32ff 	mov.w	r2, #4294967295
 80009fc:	601a      	str	r2, [r3, #0]
			fw_minor = -1;
 80009fe:	4b82      	ldr	r3, [pc, #520]	@ (8000c08 <bldc_interface_process_packet+0x320>)
 8000a00:	f04f 32ff 	mov.w	r2, #4294967295
 8000a04:	601a      	str	r2, [r3, #0]
		break;
 8000a06:	f001 b996 	b.w	8001d36 <bldc_interface_process_packet+0x144e>
	case COMM_WRITE_NEW_APP_DATA:
		// TODO
		break;

	case COMM_GET_VALUES:
		ind = 0;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	60fb      	str	r3, [r7, #12]
		values.temp_mos = buffer_get_float16(data, 1e1, &ind);
 8000a0e:	f107 030c 	add.w	r3, r7, #12
 8000a12:	4619      	mov	r1, r3
 8000a14:	eeb2 0a04 	vmov.f32	s0, #36	@ 0x41200000  10.0
 8000a18:	6878      	ldr	r0, [r7, #4]
 8000a1a:	f001 fb32 	bl	8002082 <buffer_get_float16>
 8000a1e:	eef0 7a40 	vmov.f32	s15, s0
 8000a22:	4b7a      	ldr	r3, [pc, #488]	@ (8000c0c <bldc_interface_process_packet+0x324>)
 8000a24:	edc3 7a01 	vstr	s15, [r3, #4]
		values.temp_motor = buffer_get_float16(data, 1e1, &ind);
 8000a28:	f107 030c 	add.w	r3, r7, #12
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	eeb2 0a04 	vmov.f32	s0, #36	@ 0x41200000  10.0
 8000a32:	6878      	ldr	r0, [r7, #4]
 8000a34:	f001 fb25 	bl	8002082 <buffer_get_float16>
 8000a38:	eef0 7a40 	vmov.f32	s15, s0
 8000a3c:	4b73      	ldr	r3, [pc, #460]	@ (8000c0c <bldc_interface_process_packet+0x324>)
 8000a3e:	edc3 7a02 	vstr	s15, [r3, #8]
		values.current_motor = buffer_get_float32(data, 1e2, &ind);
 8000a42:	f107 030c 	add.w	r3, r7, #12
 8000a46:	4619      	mov	r1, r3
 8000a48:	ed9f 0a71 	vldr	s0, [pc, #452]	@ 8000c10 <bldc_interface_process_packet+0x328>
 8000a4c:	6878      	ldr	r0, [r7, #4]
 8000a4e:	f001 fb33 	bl	80020b8 <buffer_get_float32>
 8000a52:	eef0 7a40 	vmov.f32	s15, s0
 8000a56:	4b6d      	ldr	r3, [pc, #436]	@ (8000c0c <bldc_interface_process_packet+0x324>)
 8000a58:	edc3 7a03 	vstr	s15, [r3, #12]
		values.current_in = buffer_get_float32(data, 1e2, &ind);
 8000a5c:	f107 030c 	add.w	r3, r7, #12
 8000a60:	4619      	mov	r1, r3
 8000a62:	ed9f 0a6b 	vldr	s0, [pc, #428]	@ 8000c10 <bldc_interface_process_packet+0x328>
 8000a66:	6878      	ldr	r0, [r7, #4]
 8000a68:	f001 fb26 	bl	80020b8 <buffer_get_float32>
 8000a6c:	eef0 7a40 	vmov.f32	s15, s0
 8000a70:	4b66      	ldr	r3, [pc, #408]	@ (8000c0c <bldc_interface_process_packet+0x324>)
 8000a72:	edc3 7a04 	vstr	s15, [r3, #16]
		values.id = buffer_get_float32(data, 1e2, &ind);
 8000a76:	f107 030c 	add.w	r3, r7, #12
 8000a7a:	4619      	mov	r1, r3
 8000a7c:	ed9f 0a64 	vldr	s0, [pc, #400]	@ 8000c10 <bldc_interface_process_packet+0x328>
 8000a80:	6878      	ldr	r0, [r7, #4]
 8000a82:	f001 fb19 	bl	80020b8 <buffer_get_float32>
 8000a86:	eef0 7a40 	vmov.f32	s15, s0
 8000a8a:	4b60      	ldr	r3, [pc, #384]	@ (8000c0c <bldc_interface_process_packet+0x324>)
 8000a8c:	edc3 7a05 	vstr	s15, [r3, #20]
		values.iq = buffer_get_float32(data, 1e2, &ind);
 8000a90:	f107 030c 	add.w	r3, r7, #12
 8000a94:	4619      	mov	r1, r3
 8000a96:	ed9f 0a5e 	vldr	s0, [pc, #376]	@ 8000c10 <bldc_interface_process_packet+0x328>
 8000a9a:	6878      	ldr	r0, [r7, #4]
 8000a9c:	f001 fb0c 	bl	80020b8 <buffer_get_float32>
 8000aa0:	eef0 7a40 	vmov.f32	s15, s0
 8000aa4:	4b59      	ldr	r3, [pc, #356]	@ (8000c0c <bldc_interface_process_packet+0x324>)
 8000aa6:	edc3 7a06 	vstr	s15, [r3, #24]
		values.duty_now = buffer_get_float16(data, 1e3, &ind);
 8000aaa:	f107 030c 	add.w	r3, r7, #12
 8000aae:	4619      	mov	r1, r3
 8000ab0:	ed9f 0a58 	vldr	s0, [pc, #352]	@ 8000c14 <bldc_interface_process_packet+0x32c>
 8000ab4:	6878      	ldr	r0, [r7, #4]
 8000ab6:	f001 fae4 	bl	8002082 <buffer_get_float16>
 8000aba:	eef0 7a40 	vmov.f32	s15, s0
 8000abe:	4b53      	ldr	r3, [pc, #332]	@ (8000c0c <bldc_interface_process_packet+0x324>)
 8000ac0:	edc3 7a08 	vstr	s15, [r3, #32]
		values.rpm = buffer_get_float32(data, 1e0, &ind);
 8000ac4:	f107 030c 	add.w	r3, r7, #12
 8000ac8:	4619      	mov	r1, r3
 8000aca:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8000ace:	6878      	ldr	r0, [r7, #4]
 8000ad0:	f001 faf2 	bl	80020b8 <buffer_get_float32>
 8000ad4:	eef0 7a40 	vmov.f32	s15, s0
 8000ad8:	4b4c      	ldr	r3, [pc, #304]	@ (8000c0c <bldc_interface_process_packet+0x324>)
 8000ada:	edc3 7a07 	vstr	s15, [r3, #28]
		values.v_in = buffer_get_float16(data, 1e1, &ind);
 8000ade:	f107 030c 	add.w	r3, r7, #12
 8000ae2:	4619      	mov	r1, r3
 8000ae4:	eeb2 0a04 	vmov.f32	s0, #36	@ 0x41200000  10.0
 8000ae8:	6878      	ldr	r0, [r7, #4]
 8000aea:	f001 faca 	bl	8002082 <buffer_get_float16>
 8000aee:	eef0 7a40 	vmov.f32	s15, s0
 8000af2:	4b46      	ldr	r3, [pc, #280]	@ (8000c0c <bldc_interface_process_packet+0x324>)
 8000af4:	edc3 7a00 	vstr	s15, [r3]
		values.amp_hours = buffer_get_float32(data, 1e4, &ind);
 8000af8:	f107 030c 	add.w	r3, r7, #12
 8000afc:	4619      	mov	r1, r3
 8000afe:	ed9f 0a46 	vldr	s0, [pc, #280]	@ 8000c18 <bldc_interface_process_packet+0x330>
 8000b02:	6878      	ldr	r0, [r7, #4]
 8000b04:	f001 fad8 	bl	80020b8 <buffer_get_float32>
 8000b08:	eef0 7a40 	vmov.f32	s15, s0
 8000b0c:	4b3f      	ldr	r3, [pc, #252]	@ (8000c0c <bldc_interface_process_packet+0x324>)
 8000b0e:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
		values.amp_hours_charged = buffer_get_float32(data, 1e4, &ind);
 8000b12:	f107 030c 	add.w	r3, r7, #12
 8000b16:	4619      	mov	r1, r3
 8000b18:	ed9f 0a3f 	vldr	s0, [pc, #252]	@ 8000c18 <bldc_interface_process_packet+0x330>
 8000b1c:	6878      	ldr	r0, [r7, #4]
 8000b1e:	f001 facb 	bl	80020b8 <buffer_get_float32>
 8000b22:	eef0 7a40 	vmov.f32	s15, s0
 8000b26:	4b39      	ldr	r3, [pc, #228]	@ (8000c0c <bldc_interface_process_packet+0x324>)
 8000b28:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
		values.watt_hours = buffer_get_float32(data, 1e4, &ind);
 8000b2c:	f107 030c 	add.w	r3, r7, #12
 8000b30:	4619      	mov	r1, r3
 8000b32:	ed9f 0a39 	vldr	s0, [pc, #228]	@ 8000c18 <bldc_interface_process_packet+0x330>
 8000b36:	6878      	ldr	r0, [r7, #4]
 8000b38:	f001 fabe 	bl	80020b8 <buffer_get_float32>
 8000b3c:	eef0 7a40 	vmov.f32	s15, s0
 8000b40:	4b32      	ldr	r3, [pc, #200]	@ (8000c0c <bldc_interface_process_packet+0x324>)
 8000b42:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
		values.watt_hours_charged = buffer_get_float32(data, 1e4, &ind);
 8000b46:	f107 030c 	add.w	r3, r7, #12
 8000b4a:	4619      	mov	r1, r3
 8000b4c:	ed9f 0a32 	vldr	s0, [pc, #200]	@ 8000c18 <bldc_interface_process_packet+0x330>
 8000b50:	6878      	ldr	r0, [r7, #4]
 8000b52:	f001 fab1 	bl	80020b8 <buffer_get_float32>
 8000b56:	eef0 7a40 	vmov.f32	s15, s0
 8000b5a:	4b2c      	ldr	r3, [pc, #176]	@ (8000c0c <bldc_interface_process_packet+0x324>)
 8000b5c:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
		values.tachometer = buffer_get_int32(data, &ind);
 8000b60:	f107 030c 	add.w	r3, r7, #12
 8000b64:	4619      	mov	r1, r3
 8000b66:	6878      	ldr	r0, [r7, #4]
 8000b68:	f001 fa2b 	bl	8001fc2 <buffer_get_int32>
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	4a27      	ldr	r2, [pc, #156]	@ (8000c0c <bldc_interface_process_packet+0x324>)
 8000b70:	6353      	str	r3, [r2, #52]	@ 0x34
		values.tachometer_abs = buffer_get_int32(data, &ind);
 8000b72:	f107 030c 	add.w	r3, r7, #12
 8000b76:	4619      	mov	r1, r3
 8000b78:	6878      	ldr	r0, [r7, #4]
 8000b7a:	f001 fa22 	bl	8001fc2 <buffer_get_int32>
 8000b7e:	4603      	mov	r3, r0
 8000b80:	4a22      	ldr	r2, [pc, #136]	@ (8000c0c <bldc_interface_process_packet+0x324>)
 8000b82:	6393      	str	r3, [r2, #56]	@ 0x38
		values.fault_code = (mc_fault_code)data[ind++];
 8000b84:	68fb      	ldr	r3, [r7, #12]
 8000b86:	1c5a      	adds	r2, r3, #1
 8000b88:	60fa      	str	r2, [r7, #12]
 8000b8a:	461a      	mov	r2, r3
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	4413      	add	r3, r2
 8000b90:	781a      	ldrb	r2, [r3, #0]
 8000b92:	4b1e      	ldr	r3, [pc, #120]	@ (8000c0c <bldc_interface_process_packet+0x324>)
 8000b94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

		if (ind < (int)len) {
 8000b98:	68fa      	ldr	r2, [r7, #12]
 8000b9a:	683b      	ldr	r3, [r7, #0]
 8000b9c:	429a      	cmp	r2, r3
 8000b9e:	da0d      	bge.n	8000bbc <bldc_interface_process_packet+0x2d4>
			values.pid_pos = buffer_get_float32(data, 1e6, &ind);
 8000ba0:	f107 030c 	add.w	r3, r7, #12
 8000ba4:	4619      	mov	r1, r3
 8000ba6:	ed9f 0a1d 	vldr	s0, [pc, #116]	@ 8000c1c <bldc_interface_process_packet+0x334>
 8000baa:	6878      	ldr	r0, [r7, #4]
 8000bac:	f001 fa84 	bl	80020b8 <buffer_get_float32>
 8000bb0:	eef0 7a40 	vmov.f32	s15, s0
 8000bb4:	4b15      	ldr	r3, [pc, #84]	@ (8000c0c <bldc_interface_process_packet+0x324>)
 8000bb6:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
 8000bba:	e003      	b.n	8000bc4 <bldc_interface_process_packet+0x2dc>
		} else {
			values.pid_pos = 0.0;
 8000bbc:	4b13      	ldr	r3, [pc, #76]	@ (8000c0c <bldc_interface_process_packet+0x324>)
 8000bbe:	f04f 0200 	mov.w	r2, #0
 8000bc2:	641a      	str	r2, [r3, #64]	@ 0x40
		}

		if (ind < (int)len) {
 8000bc4:	68fa      	ldr	r2, [r7, #12]
 8000bc6:	683b      	ldr	r3, [r7, #0]
 8000bc8:	429a      	cmp	r2, r3
 8000bca:	da0a      	bge.n	8000be2 <bldc_interface_process_packet+0x2fa>
			values.vesc_id = data[ind++];
 8000bcc:	68fb      	ldr	r3, [r7, #12]
 8000bce:	1c5a      	adds	r2, r3, #1
 8000bd0:	60fa      	str	r2, [r7, #12]
 8000bd2:	461a      	mov	r2, r3
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	4413      	add	r3, r2
 8000bd8:	781a      	ldrb	r2, [r3, #0]
 8000bda:	4b0c      	ldr	r3, [pc, #48]	@ (8000c0c <bldc_interface_process_packet+0x324>)
 8000bdc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8000be0:	e003      	b.n	8000bea <bldc_interface_process_packet+0x302>
		} else {
			values.vesc_id = 255;
 8000be2:	4b0a      	ldr	r3, [pc, #40]	@ (8000c0c <bldc_interface_process_packet+0x324>)
 8000be4:	22ff      	movs	r2, #255	@ 0xff
 8000be6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		}

		if (rx_value_func) {
 8000bea:	4b0d      	ldr	r3, [pc, #52]	@ (8000c20 <bldc_interface_process_packet+0x338>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	f001 808c 	beq.w	8001d0c <bldc_interface_process_packet+0x1424>
			rx_value_func(&values);
 8000bf4:	4b0a      	ldr	r3, [pc, #40]	@ (8000c20 <bldc_interface_process_packet+0x338>)
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	4804      	ldr	r0, [pc, #16]	@ (8000c0c <bldc_interface_process_packet+0x324>)
 8000bfa:	4798      	blx	r3
		}
		break;
 8000bfc:	f001 b886 	b.w	8001d0c <bldc_interface_process_packet+0x1424>
 8000c00:	20000990 	.word	0x20000990
 8000c04:	2000070c 	.word	0x2000070c
 8000c08:	20000710 	.word	0x20000710
 8000c0c:	200006c4 	.word	0x200006c4
 8000c10:	42c80000 	.word	0x42c80000
 8000c14:	447a0000 	.word	0x447a0000
 8000c18:	461c4000 	.word	0x461c4000
 8000c1c:	49742400 	.word	0x49742400
 8000c20:	20000994 	.word	0x20000994

	case COMM_PRINT:
		if (rx_printf_func) {
 8000c24:	4b16      	ldr	r3, [pc, #88]	@ (8000c80 <bldc_interface_process_packet+0x398>)
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	f001 8071 	beq.w	8001d10 <bldc_interface_process_packet+0x1428>
			data[len] = '\0';
 8000c2e:	687a      	ldr	r2, [r7, #4]
 8000c30:	683b      	ldr	r3, [r7, #0]
 8000c32:	4413      	add	r3, r2
 8000c34:	2200      	movs	r2, #0
 8000c36:	701a      	strb	r2, [r3, #0]
			rx_printf_func((char*)data);
 8000c38:	4b11      	ldr	r3, [pc, #68]	@ (8000c80 <bldc_interface_process_packet+0x398>)
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	6878      	ldr	r0, [r7, #4]
 8000c3e:	4798      	blx	r3
		}
		break;
 8000c40:	f001 b866 	b.w	8001d10 <bldc_interface_process_packet+0x1428>
	case COMM_SAMPLE_PRINT:
		// TODO
		break;

	case COMM_ROTOR_POSITION:
		ind = 0;
 8000c44:	2300      	movs	r3, #0
 8000c46:	60fb      	str	r3, [r7, #12]
		rotor_pos = buffer_get_float32(data, 100000.0, &ind);
 8000c48:	f107 030c 	add.w	r3, r7, #12
 8000c4c:	4619      	mov	r1, r3
 8000c4e:	ed9f 0a0d 	vldr	s0, [pc, #52]	@ 8000c84 <bldc_interface_process_packet+0x39c>
 8000c52:	6878      	ldr	r0, [r7, #4]
 8000c54:	f001 fa30 	bl	80020b8 <buffer_get_float32>
 8000c58:	eef0 7a40 	vmov.f32	s15, s0
 8000c5c:	4b0a      	ldr	r3, [pc, #40]	@ (8000c88 <bldc_interface_process_packet+0x3a0>)
 8000c5e:	edc3 7a00 	vstr	s15, [r3]

		if (rx_rotor_pos_func) {
 8000c62:	4b0a      	ldr	r3, [pc, #40]	@ (8000c8c <bldc_interface_process_packet+0x3a4>)
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	f001 8054 	beq.w	8001d14 <bldc_interface_process_packet+0x142c>
			rx_rotor_pos_func(rotor_pos);
 8000c6c:	4b07      	ldr	r3, [pc, #28]	@ (8000c8c <bldc_interface_process_packet+0x3a4>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	4a05      	ldr	r2, [pc, #20]	@ (8000c88 <bldc_interface_process_packet+0x3a0>)
 8000c72:	edd2 7a00 	vldr	s15, [r2]
 8000c76:	eeb0 0a67 	vmov.f32	s0, s15
 8000c7a:	4798      	blx	r3
		}
		break;
 8000c7c:	f001 b84a 	b.w	8001d14 <bldc_interface_process_packet+0x142c>
 8000c80:	20000998 	.word	0x20000998
 8000c84:	47c35000 	.word	0x47c35000
 8000c88:	20000714 	.word	0x20000714
 8000c8c:	2000099c 	.word	0x2000099c
		// TODO
		break;

	case COMM_GET_MCCONF:
	case COMM_GET_MCCONF_DEFAULT:
		ind = 0;
 8000c90:	2300      	movs	r3, #0
 8000c92:	60fb      	str	r3, [r7, #12]
		mcconf.pwm_mode = data[ind++];
 8000c94:	68fb      	ldr	r3, [r7, #12]
 8000c96:	1c5a      	adds	r2, r3, #1
 8000c98:	60fa      	str	r2, [r7, #12]
 8000c9a:	461a      	mov	r2, r3
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	4413      	add	r3, r2
 8000ca0:	781a      	ldrb	r2, [r3, #0]
 8000ca2:	4bc7      	ldr	r3, [pc, #796]	@ (8000fc0 <bldc_interface_process_packet+0x6d8>)
 8000ca4:	701a      	strb	r2, [r3, #0]
		mcconf.comm_mode = data[ind++];
 8000ca6:	68fb      	ldr	r3, [r7, #12]
 8000ca8:	1c5a      	adds	r2, r3, #1
 8000caa:	60fa      	str	r2, [r7, #12]
 8000cac:	461a      	mov	r2, r3
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	4413      	add	r3, r2
 8000cb2:	781a      	ldrb	r2, [r3, #0]
 8000cb4:	4bc2      	ldr	r3, [pc, #776]	@ (8000fc0 <bldc_interface_process_packet+0x6d8>)
 8000cb6:	705a      	strb	r2, [r3, #1]
		mcconf.motor_type = data[ind++];
 8000cb8:	68fb      	ldr	r3, [r7, #12]
 8000cba:	1c5a      	adds	r2, r3, #1
 8000cbc:	60fa      	str	r2, [r7, #12]
 8000cbe:	461a      	mov	r2, r3
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	4413      	add	r3, r2
 8000cc4:	781a      	ldrb	r2, [r3, #0]
 8000cc6:	4bbe      	ldr	r3, [pc, #760]	@ (8000fc0 <bldc_interface_process_packet+0x6d8>)
 8000cc8:	709a      	strb	r2, [r3, #2]
		mcconf.sensor_mode = data[ind++];
 8000cca:	68fb      	ldr	r3, [r7, #12]
 8000ccc:	1c5a      	adds	r2, r3, #1
 8000cce:	60fa      	str	r2, [r7, #12]
 8000cd0:	461a      	mov	r2, r3
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	4413      	add	r3, r2
 8000cd6:	781a      	ldrb	r2, [r3, #0]
 8000cd8:	4bb9      	ldr	r3, [pc, #740]	@ (8000fc0 <bldc_interface_process_packet+0x6d8>)
 8000cda:	70da      	strb	r2, [r3, #3]

		mcconf.l_current_max = buffer_get_float32_auto(data, &ind);
 8000cdc:	f107 030c 	add.w	r3, r7, #12
 8000ce0:	4619      	mov	r1, r3
 8000ce2:	6878      	ldr	r0, [r7, #4]
 8000ce4:	f001 fa04 	bl	80020f0 <buffer_get_float32_auto>
 8000ce8:	eef0 7a40 	vmov.f32	s15, s0
 8000cec:	4bb4      	ldr	r3, [pc, #720]	@ (8000fc0 <bldc_interface_process_packet+0x6d8>)
 8000cee:	edc3 7a01 	vstr	s15, [r3, #4]
		mcconf.l_current_min = buffer_get_float32_auto(data, &ind);
 8000cf2:	f107 030c 	add.w	r3, r7, #12
 8000cf6:	4619      	mov	r1, r3
 8000cf8:	6878      	ldr	r0, [r7, #4]
 8000cfa:	f001 f9f9 	bl	80020f0 <buffer_get_float32_auto>
 8000cfe:	eef0 7a40 	vmov.f32	s15, s0
 8000d02:	4baf      	ldr	r3, [pc, #700]	@ (8000fc0 <bldc_interface_process_packet+0x6d8>)
 8000d04:	edc3 7a02 	vstr	s15, [r3, #8]
		mcconf.l_in_current_max = buffer_get_float32_auto(data, &ind);
 8000d08:	f107 030c 	add.w	r3, r7, #12
 8000d0c:	4619      	mov	r1, r3
 8000d0e:	6878      	ldr	r0, [r7, #4]
 8000d10:	f001 f9ee 	bl	80020f0 <buffer_get_float32_auto>
 8000d14:	eef0 7a40 	vmov.f32	s15, s0
 8000d18:	4ba9      	ldr	r3, [pc, #676]	@ (8000fc0 <bldc_interface_process_packet+0x6d8>)
 8000d1a:	edc3 7a03 	vstr	s15, [r3, #12]
		mcconf.l_in_current_min = buffer_get_float32_auto(data, &ind);
 8000d1e:	f107 030c 	add.w	r3, r7, #12
 8000d22:	4619      	mov	r1, r3
 8000d24:	6878      	ldr	r0, [r7, #4]
 8000d26:	f001 f9e3 	bl	80020f0 <buffer_get_float32_auto>
 8000d2a:	eef0 7a40 	vmov.f32	s15, s0
 8000d2e:	4ba4      	ldr	r3, [pc, #656]	@ (8000fc0 <bldc_interface_process_packet+0x6d8>)
 8000d30:	edc3 7a04 	vstr	s15, [r3, #16]
		mcconf.l_abs_current_max = buffer_get_float32_auto(data, &ind);
 8000d34:	f107 030c 	add.w	r3, r7, #12
 8000d38:	4619      	mov	r1, r3
 8000d3a:	6878      	ldr	r0, [r7, #4]
 8000d3c:	f001 f9d8 	bl	80020f0 <buffer_get_float32_auto>
 8000d40:	eef0 7a40 	vmov.f32	s15, s0
 8000d44:	4b9e      	ldr	r3, [pc, #632]	@ (8000fc0 <bldc_interface_process_packet+0x6d8>)
 8000d46:	edc3 7a05 	vstr	s15, [r3, #20]
		mcconf.l_min_erpm = buffer_get_float32_auto(data, &ind);
 8000d4a:	f107 030c 	add.w	r3, r7, #12
 8000d4e:	4619      	mov	r1, r3
 8000d50:	6878      	ldr	r0, [r7, #4]
 8000d52:	f001 f9cd 	bl	80020f0 <buffer_get_float32_auto>
 8000d56:	eef0 7a40 	vmov.f32	s15, s0
 8000d5a:	4b99      	ldr	r3, [pc, #612]	@ (8000fc0 <bldc_interface_process_packet+0x6d8>)
 8000d5c:	edc3 7a06 	vstr	s15, [r3, #24]
		mcconf.l_max_erpm = buffer_get_float32_auto(data, &ind);
 8000d60:	f107 030c 	add.w	r3, r7, #12
 8000d64:	4619      	mov	r1, r3
 8000d66:	6878      	ldr	r0, [r7, #4]
 8000d68:	f001 f9c2 	bl	80020f0 <buffer_get_float32_auto>
 8000d6c:	eef0 7a40 	vmov.f32	s15, s0
 8000d70:	4b93      	ldr	r3, [pc, #588]	@ (8000fc0 <bldc_interface_process_packet+0x6d8>)
 8000d72:	edc3 7a07 	vstr	s15, [r3, #28]
		mcconf.l_erpm_start = buffer_get_float32_auto(data, &ind);
 8000d76:	f107 030c 	add.w	r3, r7, #12
 8000d7a:	4619      	mov	r1, r3
 8000d7c:	6878      	ldr	r0, [r7, #4]
 8000d7e:	f001 f9b7 	bl	80020f0 <buffer_get_float32_auto>
 8000d82:	eef0 7a40 	vmov.f32	s15, s0
 8000d86:	4b8e      	ldr	r3, [pc, #568]	@ (8000fc0 <bldc_interface_process_packet+0x6d8>)
 8000d88:	edc3 7a08 	vstr	s15, [r3, #32]
		mcconf.l_max_erpm_fbrake = buffer_get_float32_auto(data, &ind);
 8000d8c:	f107 030c 	add.w	r3, r7, #12
 8000d90:	4619      	mov	r1, r3
 8000d92:	6878      	ldr	r0, [r7, #4]
 8000d94:	f001 f9ac 	bl	80020f0 <buffer_get_float32_auto>
 8000d98:	eef0 7a40 	vmov.f32	s15, s0
 8000d9c:	4b88      	ldr	r3, [pc, #544]	@ (8000fc0 <bldc_interface_process_packet+0x6d8>)
 8000d9e:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
		mcconf.l_max_erpm_fbrake_cc = buffer_get_float32_auto(data, &ind);
 8000da2:	f107 030c 	add.w	r3, r7, #12
 8000da6:	4619      	mov	r1, r3
 8000da8:	6878      	ldr	r0, [r7, #4]
 8000daa:	f001 f9a1 	bl	80020f0 <buffer_get_float32_auto>
 8000dae:	eef0 7a40 	vmov.f32	s15, s0
 8000db2:	4b83      	ldr	r3, [pc, #524]	@ (8000fc0 <bldc_interface_process_packet+0x6d8>)
 8000db4:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
		mcconf.l_min_vin = buffer_get_float32_auto(data, &ind);
 8000db8:	f107 030c 	add.w	r3, r7, #12
 8000dbc:	4619      	mov	r1, r3
 8000dbe:	6878      	ldr	r0, [r7, #4]
 8000dc0:	f001 f996 	bl	80020f0 <buffer_get_float32_auto>
 8000dc4:	eef0 7a40 	vmov.f32	s15, s0
 8000dc8:	4b7d      	ldr	r3, [pc, #500]	@ (8000fc0 <bldc_interface_process_packet+0x6d8>)
 8000dca:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
		mcconf.l_max_vin = buffer_get_float32_auto(data, &ind);
 8000dce:	f107 030c 	add.w	r3, r7, #12
 8000dd2:	4619      	mov	r1, r3
 8000dd4:	6878      	ldr	r0, [r7, #4]
 8000dd6:	f001 f98b 	bl	80020f0 <buffer_get_float32_auto>
 8000dda:	eef0 7a40 	vmov.f32	s15, s0
 8000dde:	4b78      	ldr	r3, [pc, #480]	@ (8000fc0 <bldc_interface_process_packet+0x6d8>)
 8000de0:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
		mcconf.l_battery_cut_start = buffer_get_float32_auto(data, &ind);
 8000de4:	f107 030c 	add.w	r3, r7, #12
 8000de8:	4619      	mov	r1, r3
 8000dea:	6878      	ldr	r0, [r7, #4]
 8000dec:	f001 f980 	bl	80020f0 <buffer_get_float32_auto>
 8000df0:	eef0 7a40 	vmov.f32	s15, s0
 8000df4:	4b72      	ldr	r3, [pc, #456]	@ (8000fc0 <bldc_interface_process_packet+0x6d8>)
 8000df6:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
		mcconf.l_battery_cut_end = buffer_get_float32_auto(data, &ind);
 8000dfa:	f107 030c 	add.w	r3, r7, #12
 8000dfe:	4619      	mov	r1, r3
 8000e00:	6878      	ldr	r0, [r7, #4]
 8000e02:	f001 f975 	bl	80020f0 <buffer_get_float32_auto>
 8000e06:	eef0 7a40 	vmov.f32	s15, s0
 8000e0a:	4b6d      	ldr	r3, [pc, #436]	@ (8000fc0 <bldc_interface_process_packet+0x6d8>)
 8000e0c:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38
		mcconf.l_slow_abs_current = data[ind++];
 8000e10:	68fb      	ldr	r3, [r7, #12]
 8000e12:	1c5a      	adds	r2, r3, #1
 8000e14:	60fa      	str	r2, [r7, #12]
 8000e16:	461a      	mov	r2, r3
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	4413      	add	r3, r2
 8000e1c:	781b      	ldrb	r3, [r3, #0]
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	bf14      	ite	ne
 8000e22:	2301      	movne	r3, #1
 8000e24:	2300      	moveq	r3, #0
 8000e26:	b2da      	uxtb	r2, r3
 8000e28:	4b65      	ldr	r3, [pc, #404]	@ (8000fc0 <bldc_interface_process_packet+0x6d8>)
 8000e2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
		mcconf.l_temp_fet_start = buffer_get_float32_auto(data, &ind);
 8000e2e:	f107 030c 	add.w	r3, r7, #12
 8000e32:	4619      	mov	r1, r3
 8000e34:	6878      	ldr	r0, [r7, #4]
 8000e36:	f001 f95b 	bl	80020f0 <buffer_get_float32_auto>
 8000e3a:	eef0 7a40 	vmov.f32	s15, s0
 8000e3e:	4b60      	ldr	r3, [pc, #384]	@ (8000fc0 <bldc_interface_process_packet+0x6d8>)
 8000e40:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
		mcconf.l_temp_fet_end = buffer_get_float32_auto(data, &ind);
 8000e44:	f107 030c 	add.w	r3, r7, #12
 8000e48:	4619      	mov	r1, r3
 8000e4a:	6878      	ldr	r0, [r7, #4]
 8000e4c:	f001 f950 	bl	80020f0 <buffer_get_float32_auto>
 8000e50:	eef0 7a40 	vmov.f32	s15, s0
 8000e54:	4b5a      	ldr	r3, [pc, #360]	@ (8000fc0 <bldc_interface_process_packet+0x6d8>)
 8000e56:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
		mcconf.l_temp_motor_start = buffer_get_float32_auto(data, &ind);
 8000e5a:	f107 030c 	add.w	r3, r7, #12
 8000e5e:	4619      	mov	r1, r3
 8000e60:	6878      	ldr	r0, [r7, #4]
 8000e62:	f001 f945 	bl	80020f0 <buffer_get_float32_auto>
 8000e66:	eef0 7a40 	vmov.f32	s15, s0
 8000e6a:	4b55      	ldr	r3, [pc, #340]	@ (8000fc0 <bldc_interface_process_packet+0x6d8>)
 8000e6c:	edc3 7a12 	vstr	s15, [r3, #72]	@ 0x48
		mcconf.l_temp_motor_end = buffer_get_float32_auto(data, &ind);
 8000e70:	f107 030c 	add.w	r3, r7, #12
 8000e74:	4619      	mov	r1, r3
 8000e76:	6878      	ldr	r0, [r7, #4]
 8000e78:	f001 f93a 	bl	80020f0 <buffer_get_float32_auto>
 8000e7c:	eef0 7a40 	vmov.f32	s15, s0
 8000e80:	4b4f      	ldr	r3, [pc, #316]	@ (8000fc0 <bldc_interface_process_packet+0x6d8>)
 8000e82:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c
		mcconf.l_temp_accel_dec = buffer_get_float32_auto(data, &ind);
 8000e86:	f107 030c 	add.w	r3, r7, #12
 8000e8a:	4619      	mov	r1, r3
 8000e8c:	6878      	ldr	r0, [r7, #4]
 8000e8e:	f001 f92f 	bl	80020f0 <buffer_get_float32_auto>
 8000e92:	eef0 7a40 	vmov.f32	s15, s0
 8000e96:	4b4a      	ldr	r3, [pc, #296]	@ (8000fc0 <bldc_interface_process_packet+0x6d8>)
 8000e98:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50
		mcconf.l_min_duty = buffer_get_float32_auto(data, &ind);
 8000e9c:	f107 030c 	add.w	r3, r7, #12
 8000ea0:	4619      	mov	r1, r3
 8000ea2:	6878      	ldr	r0, [r7, #4]
 8000ea4:	f001 f924 	bl	80020f0 <buffer_get_float32_auto>
 8000ea8:	eef0 7a40 	vmov.f32	s15, s0
 8000eac:	4b44      	ldr	r3, [pc, #272]	@ (8000fc0 <bldc_interface_process_packet+0x6d8>)
 8000eae:	edc3 7a15 	vstr	s15, [r3, #84]	@ 0x54
		mcconf.l_max_duty = buffer_get_float32_auto(data, &ind);
 8000eb2:	f107 030c 	add.w	r3, r7, #12
 8000eb6:	4619      	mov	r1, r3
 8000eb8:	6878      	ldr	r0, [r7, #4]
 8000eba:	f001 f919 	bl	80020f0 <buffer_get_float32_auto>
 8000ebe:	eef0 7a40 	vmov.f32	s15, s0
 8000ec2:	4b3f      	ldr	r3, [pc, #252]	@ (8000fc0 <bldc_interface_process_packet+0x6d8>)
 8000ec4:	edc3 7a16 	vstr	s15, [r3, #88]	@ 0x58
		mcconf.l_watt_max = buffer_get_float32_auto(data, &ind);
 8000ec8:	f107 030c 	add.w	r3, r7, #12
 8000ecc:	4619      	mov	r1, r3
 8000ece:	6878      	ldr	r0, [r7, #4]
 8000ed0:	f001 f90e 	bl	80020f0 <buffer_get_float32_auto>
 8000ed4:	eef0 7a40 	vmov.f32	s15, s0
 8000ed8:	4b39      	ldr	r3, [pc, #228]	@ (8000fc0 <bldc_interface_process_packet+0x6d8>)
 8000eda:	edc3 7a17 	vstr	s15, [r3, #92]	@ 0x5c
		mcconf.l_watt_min = buffer_get_float32_auto(data, &ind);
 8000ede:	f107 030c 	add.w	r3, r7, #12
 8000ee2:	4619      	mov	r1, r3
 8000ee4:	6878      	ldr	r0, [r7, #4]
 8000ee6:	f001 f903 	bl	80020f0 <buffer_get_float32_auto>
 8000eea:	eef0 7a40 	vmov.f32	s15, s0
 8000eee:	4b34      	ldr	r3, [pc, #208]	@ (8000fc0 <bldc_interface_process_packet+0x6d8>)
 8000ef0:	edc3 7a18 	vstr	s15, [r3, #96]	@ 0x60

		mcconf.lo_current_max = mcconf.l_current_max;
 8000ef4:	4b32      	ldr	r3, [pc, #200]	@ (8000fc0 <bldc_interface_process_packet+0x6d8>)
 8000ef6:	685b      	ldr	r3, [r3, #4]
 8000ef8:	4a31      	ldr	r2, [pc, #196]	@ (8000fc0 <bldc_interface_process_packet+0x6d8>)
 8000efa:	6653      	str	r3, [r2, #100]	@ 0x64
		mcconf.lo_current_min = mcconf.l_current_min;
 8000efc:	4b30      	ldr	r3, [pc, #192]	@ (8000fc0 <bldc_interface_process_packet+0x6d8>)
 8000efe:	689b      	ldr	r3, [r3, #8]
 8000f00:	4a2f      	ldr	r2, [pc, #188]	@ (8000fc0 <bldc_interface_process_packet+0x6d8>)
 8000f02:	6693      	str	r3, [r2, #104]	@ 0x68
		mcconf.lo_in_current_max = mcconf.l_in_current_max;
 8000f04:	4b2e      	ldr	r3, [pc, #184]	@ (8000fc0 <bldc_interface_process_packet+0x6d8>)
 8000f06:	68db      	ldr	r3, [r3, #12]
 8000f08:	4a2d      	ldr	r2, [pc, #180]	@ (8000fc0 <bldc_interface_process_packet+0x6d8>)
 8000f0a:	66d3      	str	r3, [r2, #108]	@ 0x6c
		mcconf.lo_in_current_min = mcconf.l_in_current_min;
 8000f0c:	4b2c      	ldr	r3, [pc, #176]	@ (8000fc0 <bldc_interface_process_packet+0x6d8>)
 8000f0e:	691b      	ldr	r3, [r3, #16]
 8000f10:	4a2b      	ldr	r2, [pc, #172]	@ (8000fc0 <bldc_interface_process_packet+0x6d8>)
 8000f12:	6713      	str	r3, [r2, #112]	@ 0x70
		mcconf.lo_current_motor_max_now = mcconf.l_current_max;
 8000f14:	4b2a      	ldr	r3, [pc, #168]	@ (8000fc0 <bldc_interface_process_packet+0x6d8>)
 8000f16:	685b      	ldr	r3, [r3, #4]
 8000f18:	4a29      	ldr	r2, [pc, #164]	@ (8000fc0 <bldc_interface_process_packet+0x6d8>)
 8000f1a:	6753      	str	r3, [r2, #116]	@ 0x74
		mcconf.lo_current_motor_min_now = mcconf.l_current_min;
 8000f1c:	4b28      	ldr	r3, [pc, #160]	@ (8000fc0 <bldc_interface_process_packet+0x6d8>)
 8000f1e:	689b      	ldr	r3, [r3, #8]
 8000f20:	4a27      	ldr	r2, [pc, #156]	@ (8000fc0 <bldc_interface_process_packet+0x6d8>)
 8000f22:	6793      	str	r3, [r2, #120]	@ 0x78

		mcconf.sl_min_erpm = buffer_get_float32_auto(data, &ind);
 8000f24:	f107 030c 	add.w	r3, r7, #12
 8000f28:	4619      	mov	r1, r3
 8000f2a:	6878      	ldr	r0, [r7, #4]
 8000f2c:	f001 f8e0 	bl	80020f0 <buffer_get_float32_auto>
 8000f30:	eef0 7a40 	vmov.f32	s15, s0
 8000f34:	4b22      	ldr	r3, [pc, #136]	@ (8000fc0 <bldc_interface_process_packet+0x6d8>)
 8000f36:	edc3 7a1f 	vstr	s15, [r3, #124]	@ 0x7c
		mcconf.sl_min_erpm_cycle_int_limit = buffer_get_float32_auto(data, &ind);
 8000f3a:	f107 030c 	add.w	r3, r7, #12
 8000f3e:	4619      	mov	r1, r3
 8000f40:	6878      	ldr	r0, [r7, #4]
 8000f42:	f001 f8d5 	bl	80020f0 <buffer_get_float32_auto>
 8000f46:	eef0 7a40 	vmov.f32	s15, s0
 8000f4a:	4b1d      	ldr	r3, [pc, #116]	@ (8000fc0 <bldc_interface_process_packet+0x6d8>)
 8000f4c:	edc3 7a20 	vstr	s15, [r3, #128]	@ 0x80
		mcconf.sl_max_fullbreak_current_dir_change = buffer_get_float32_auto(data, &ind);
 8000f50:	f107 030c 	add.w	r3, r7, #12
 8000f54:	4619      	mov	r1, r3
 8000f56:	6878      	ldr	r0, [r7, #4]
 8000f58:	f001 f8ca 	bl	80020f0 <buffer_get_float32_auto>
 8000f5c:	eef0 7a40 	vmov.f32	s15, s0
 8000f60:	4b17      	ldr	r3, [pc, #92]	@ (8000fc0 <bldc_interface_process_packet+0x6d8>)
 8000f62:	edc3 7a21 	vstr	s15, [r3, #132]	@ 0x84
		mcconf.sl_cycle_int_limit = buffer_get_float32_auto(data, &ind);
 8000f66:	f107 030c 	add.w	r3, r7, #12
 8000f6a:	4619      	mov	r1, r3
 8000f6c:	6878      	ldr	r0, [r7, #4]
 8000f6e:	f001 f8bf 	bl	80020f0 <buffer_get_float32_auto>
 8000f72:	eef0 7a40 	vmov.f32	s15, s0
 8000f76:	4b12      	ldr	r3, [pc, #72]	@ (8000fc0 <bldc_interface_process_packet+0x6d8>)
 8000f78:	edc3 7a22 	vstr	s15, [r3, #136]	@ 0x88
		mcconf.sl_phase_advance_at_br = buffer_get_float32_auto(data, &ind);
 8000f7c:	f107 030c 	add.w	r3, r7, #12
 8000f80:	4619      	mov	r1, r3
 8000f82:	6878      	ldr	r0, [r7, #4]
 8000f84:	f001 f8b4 	bl	80020f0 <buffer_get_float32_auto>
 8000f88:	eef0 7a40 	vmov.f32	s15, s0
 8000f8c:	4b0c      	ldr	r3, [pc, #48]	@ (8000fc0 <bldc_interface_process_packet+0x6d8>)
 8000f8e:	edc3 7a23 	vstr	s15, [r3, #140]	@ 0x8c
		mcconf.sl_cycle_int_rpm_br = buffer_get_float32_auto(data, &ind);
 8000f92:	f107 030c 	add.w	r3, r7, #12
 8000f96:	4619      	mov	r1, r3
 8000f98:	6878      	ldr	r0, [r7, #4]
 8000f9a:	f001 f8a9 	bl	80020f0 <buffer_get_float32_auto>
 8000f9e:	eef0 7a40 	vmov.f32	s15, s0
 8000fa2:	4b07      	ldr	r3, [pc, #28]	@ (8000fc0 <bldc_interface_process_packet+0x6d8>)
 8000fa4:	edc3 7a24 	vstr	s15, [r3, #144]	@ 0x90
		mcconf.sl_bemf_coupling_k = buffer_get_float32_auto(data, &ind);
 8000fa8:	f107 030c 	add.w	r3, r7, #12
 8000fac:	4619      	mov	r1, r3
 8000fae:	6878      	ldr	r0, [r7, #4]
 8000fb0:	f001 f89e 	bl	80020f0 <buffer_get_float32_auto>
 8000fb4:	eef0 7a40 	vmov.f32	s15, s0
 8000fb8:	4b01      	ldr	r3, [pc, #4]	@ (8000fc0 <bldc_interface_process_packet+0x6d8>)
 8000fba:	edc3 7a25 	vstr	s15, [r3, #148]	@ 0x94
 8000fbe:	e001      	b.n	8000fc4 <bldc_interface_process_packet+0x6dc>
 8000fc0:	20000718 	.word	0x20000718

		memcpy(mcconf.hall_table, data + ind, 8);
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	461a      	mov	r2, r3
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	441a      	add	r2, r3
 8000fcc:	4bc9      	ldr	r3, [pc, #804]	@ (80012f4 <bldc_interface_process_packet+0xa0c>)
 8000fce:	3398      	adds	r3, #152	@ 0x98
 8000fd0:	6810      	ldr	r0, [r2, #0]
 8000fd2:	6851      	ldr	r1, [r2, #4]
 8000fd4:	c303      	stmia	r3!, {r0, r1}
		ind += 8;
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	3308      	adds	r3, #8
 8000fda:	60fb      	str	r3, [r7, #12]
		mcconf.hall_sl_erpm = buffer_get_float32_auto(data, &ind);
 8000fdc:	f107 030c 	add.w	r3, r7, #12
 8000fe0:	4619      	mov	r1, r3
 8000fe2:	6878      	ldr	r0, [r7, #4]
 8000fe4:	f001 f884 	bl	80020f0 <buffer_get_float32_auto>
 8000fe8:	eef0 7a40 	vmov.f32	s15, s0
 8000fec:	4bc1      	ldr	r3, [pc, #772]	@ (80012f4 <bldc_interface_process_packet+0xa0c>)
 8000fee:	edc3 7a28 	vstr	s15, [r3, #160]	@ 0xa0

		mcconf.foc_current_kp = buffer_get_float32_auto(data, &ind);
 8000ff2:	f107 030c 	add.w	r3, r7, #12
 8000ff6:	4619      	mov	r1, r3
 8000ff8:	6878      	ldr	r0, [r7, #4]
 8000ffa:	f001 f879 	bl	80020f0 <buffer_get_float32_auto>
 8000ffe:	eef0 7a40 	vmov.f32	s15, s0
 8001002:	4bbc      	ldr	r3, [pc, #752]	@ (80012f4 <bldc_interface_process_packet+0xa0c>)
 8001004:	edc3 7a29 	vstr	s15, [r3, #164]	@ 0xa4
		mcconf.foc_current_ki = buffer_get_float32_auto(data, &ind);
 8001008:	f107 030c 	add.w	r3, r7, #12
 800100c:	4619      	mov	r1, r3
 800100e:	6878      	ldr	r0, [r7, #4]
 8001010:	f001 f86e 	bl	80020f0 <buffer_get_float32_auto>
 8001014:	eef0 7a40 	vmov.f32	s15, s0
 8001018:	4bb6      	ldr	r3, [pc, #728]	@ (80012f4 <bldc_interface_process_packet+0xa0c>)
 800101a:	edc3 7a2a 	vstr	s15, [r3, #168]	@ 0xa8
		mcconf.foc_f_sw = buffer_get_float32_auto(data, &ind);
 800101e:	f107 030c 	add.w	r3, r7, #12
 8001022:	4619      	mov	r1, r3
 8001024:	6878      	ldr	r0, [r7, #4]
 8001026:	f001 f863 	bl	80020f0 <buffer_get_float32_auto>
 800102a:	eef0 7a40 	vmov.f32	s15, s0
 800102e:	4bb1      	ldr	r3, [pc, #708]	@ (80012f4 <bldc_interface_process_packet+0xa0c>)
 8001030:	edc3 7a2b 	vstr	s15, [r3, #172]	@ 0xac
		mcconf.foc_dt_us = buffer_get_float32_auto(data, &ind);
 8001034:	f107 030c 	add.w	r3, r7, #12
 8001038:	4619      	mov	r1, r3
 800103a:	6878      	ldr	r0, [r7, #4]
 800103c:	f001 f858 	bl	80020f0 <buffer_get_float32_auto>
 8001040:	eef0 7a40 	vmov.f32	s15, s0
 8001044:	4bab      	ldr	r3, [pc, #684]	@ (80012f4 <bldc_interface_process_packet+0xa0c>)
 8001046:	edc3 7a2c 	vstr	s15, [r3, #176]	@ 0xb0
		mcconf.foc_encoder_inverted = data[ind++];
 800104a:	68fb      	ldr	r3, [r7, #12]
 800104c:	1c5a      	adds	r2, r3, #1
 800104e:	60fa      	str	r2, [r7, #12]
 8001050:	461a      	mov	r2, r3
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	4413      	add	r3, r2
 8001056:	781b      	ldrb	r3, [r3, #0]
 8001058:	2b00      	cmp	r3, #0
 800105a:	bf14      	ite	ne
 800105c:	2301      	movne	r3, #1
 800105e:	2300      	moveq	r3, #0
 8001060:	b2da      	uxtb	r2, r3
 8001062:	4ba4      	ldr	r3, [pc, #656]	@ (80012f4 <bldc_interface_process_packet+0xa0c>)
 8001064:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
		mcconf.foc_encoder_offset = buffer_get_float32_auto(data, &ind);
 8001068:	f107 030c 	add.w	r3, r7, #12
 800106c:	4619      	mov	r1, r3
 800106e:	6878      	ldr	r0, [r7, #4]
 8001070:	f001 f83e 	bl	80020f0 <buffer_get_float32_auto>
 8001074:	eef0 7a40 	vmov.f32	s15, s0
 8001078:	4b9e      	ldr	r3, [pc, #632]	@ (80012f4 <bldc_interface_process_packet+0xa0c>)
 800107a:	edc3 7a2d 	vstr	s15, [r3, #180]	@ 0xb4
		mcconf.foc_encoder_ratio = buffer_get_float32_auto(data, &ind);
 800107e:	f107 030c 	add.w	r3, r7, #12
 8001082:	4619      	mov	r1, r3
 8001084:	6878      	ldr	r0, [r7, #4]
 8001086:	f001 f833 	bl	80020f0 <buffer_get_float32_auto>
 800108a:	eef0 7a40 	vmov.f32	s15, s0
 800108e:	4b99      	ldr	r3, [pc, #612]	@ (80012f4 <bldc_interface_process_packet+0xa0c>)
 8001090:	edc3 7a2f 	vstr	s15, [r3, #188]	@ 0xbc
		mcconf.foc_sensor_mode = data[ind++];
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	1c5a      	adds	r2, r3, #1
 8001098:	60fa      	str	r2, [r7, #12]
 800109a:	461a      	mov	r2, r3
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	4413      	add	r3, r2
 80010a0:	781a      	ldrb	r2, [r3, #0]
 80010a2:	4b94      	ldr	r3, [pc, #592]	@ (80012f4 <bldc_interface_process_packet+0xa0c>)
 80010a4:	f883 20f8 	strb.w	r2, [r3, #248]	@ 0xf8
		mcconf.foc_pll_kp = buffer_get_float32_auto(data, &ind);
 80010a8:	f107 030c 	add.w	r3, r7, #12
 80010ac:	4619      	mov	r1, r3
 80010ae:	6878      	ldr	r0, [r7, #4]
 80010b0:	f001 f81e 	bl	80020f0 <buffer_get_float32_auto>
 80010b4:	eef0 7a40 	vmov.f32	s15, s0
 80010b8:	4b8e      	ldr	r3, [pc, #568]	@ (80012f4 <bldc_interface_process_packet+0xa0c>)
 80010ba:	edc3 7a35 	vstr	s15, [r3, #212]	@ 0xd4
		mcconf.foc_pll_ki = buffer_get_float32_auto(data, &ind);
 80010be:	f107 030c 	add.w	r3, r7, #12
 80010c2:	4619      	mov	r1, r3
 80010c4:	6878      	ldr	r0, [r7, #4]
 80010c6:	f001 f813 	bl	80020f0 <buffer_get_float32_auto>
 80010ca:	eef0 7a40 	vmov.f32	s15, s0
 80010ce:	4b89      	ldr	r3, [pc, #548]	@ (80012f4 <bldc_interface_process_packet+0xa0c>)
 80010d0:	edc3 7a36 	vstr	s15, [r3, #216]	@ 0xd8
		mcconf.foc_motor_l = buffer_get_float32_auto(data, &ind);
 80010d4:	f107 030c 	add.w	r3, r7, #12
 80010d8:	4619      	mov	r1, r3
 80010da:	6878      	ldr	r0, [r7, #4]
 80010dc:	f001 f808 	bl	80020f0 <buffer_get_float32_auto>
 80010e0:	eef0 7a40 	vmov.f32	s15, s0
 80010e4:	4b83      	ldr	r3, [pc, #524]	@ (80012f4 <bldc_interface_process_packet+0xa0c>)
 80010e6:	edc3 7a30 	vstr	s15, [r3, #192]	@ 0xc0
		mcconf.foc_motor_r = buffer_get_float32_auto(data, &ind);
 80010ea:	f107 030c 	add.w	r3, r7, #12
 80010ee:	4619      	mov	r1, r3
 80010f0:	6878      	ldr	r0, [r7, #4]
 80010f2:	f000 fffd 	bl	80020f0 <buffer_get_float32_auto>
 80010f6:	eef0 7a40 	vmov.f32	s15, s0
 80010fa:	4b7e      	ldr	r3, [pc, #504]	@ (80012f4 <bldc_interface_process_packet+0xa0c>)
 80010fc:	edc3 7a31 	vstr	s15, [r3, #196]	@ 0xc4
		mcconf.foc_motor_flux_linkage = buffer_get_float32_auto(data, &ind);
 8001100:	f107 030c 	add.w	r3, r7, #12
 8001104:	4619      	mov	r1, r3
 8001106:	6878      	ldr	r0, [r7, #4]
 8001108:	f000 fff2 	bl	80020f0 <buffer_get_float32_auto>
 800110c:	eef0 7a40 	vmov.f32	s15, s0
 8001110:	4b78      	ldr	r3, [pc, #480]	@ (80012f4 <bldc_interface_process_packet+0xa0c>)
 8001112:	edc3 7a32 	vstr	s15, [r3, #200]	@ 0xc8
		mcconf.foc_observer_gain = buffer_get_float32_auto(data, &ind);
 8001116:	f107 030c 	add.w	r3, r7, #12
 800111a:	4619      	mov	r1, r3
 800111c:	6878      	ldr	r0, [r7, #4]
 800111e:	f000 ffe7 	bl	80020f0 <buffer_get_float32_auto>
 8001122:	eef0 7a40 	vmov.f32	s15, s0
 8001126:	4b73      	ldr	r3, [pc, #460]	@ (80012f4 <bldc_interface_process_packet+0xa0c>)
 8001128:	edc3 7a33 	vstr	s15, [r3, #204]	@ 0xcc
		mcconf.foc_observer_gain_slow = buffer_get_float32_auto(data, &ind);
 800112c:	f107 030c 	add.w	r3, r7, #12
 8001130:	4619      	mov	r1, r3
 8001132:	6878      	ldr	r0, [r7, #4]
 8001134:	f000 ffdc 	bl	80020f0 <buffer_get_float32_auto>
 8001138:	eef0 7a40 	vmov.f32	s15, s0
 800113c:	4b6d      	ldr	r3, [pc, #436]	@ (80012f4 <bldc_interface_process_packet+0xa0c>)
 800113e:	edc3 7a34 	vstr	s15, [r3, #208]	@ 0xd0
		mcconf.foc_duty_dowmramp_kp = buffer_get_float32_auto(data, &ind);
 8001142:	f107 030c 	add.w	r3, r7, #12
 8001146:	4619      	mov	r1, r3
 8001148:	6878      	ldr	r0, [r7, #4]
 800114a:	f000 ffd1 	bl	80020f0 <buffer_get_float32_auto>
 800114e:	eef0 7a40 	vmov.f32	s15, s0
 8001152:	4b68      	ldr	r3, [pc, #416]	@ (80012f4 <bldc_interface_process_packet+0xa0c>)
 8001154:	edc3 7a37 	vstr	s15, [r3, #220]	@ 0xdc
		mcconf.foc_duty_dowmramp_ki = buffer_get_float32_auto(data, &ind);
 8001158:	f107 030c 	add.w	r3, r7, #12
 800115c:	4619      	mov	r1, r3
 800115e:	6878      	ldr	r0, [r7, #4]
 8001160:	f000 ffc6 	bl	80020f0 <buffer_get_float32_auto>
 8001164:	eef0 7a40 	vmov.f32	s15, s0
 8001168:	4b62      	ldr	r3, [pc, #392]	@ (80012f4 <bldc_interface_process_packet+0xa0c>)
 800116a:	edc3 7a38 	vstr	s15, [r3, #224]	@ 0xe0
		mcconf.foc_openloop_rpm = buffer_get_float32_auto(data, &ind);
 800116e:	f107 030c 	add.w	r3, r7, #12
 8001172:	4619      	mov	r1, r3
 8001174:	6878      	ldr	r0, [r7, #4]
 8001176:	f000 ffbb 	bl	80020f0 <buffer_get_float32_auto>
 800117a:	eef0 7a40 	vmov.f32	s15, s0
 800117e:	4b5d      	ldr	r3, [pc, #372]	@ (80012f4 <bldc_interface_process_packet+0xa0c>)
 8001180:	edc3 7a39 	vstr	s15, [r3, #228]	@ 0xe4
		mcconf.foc_sl_openloop_hyst = buffer_get_float32_auto(data, &ind);
 8001184:	f107 030c 	add.w	r3, r7, #12
 8001188:	4619      	mov	r1, r3
 800118a:	6878      	ldr	r0, [r7, #4]
 800118c:	f000 ffb0 	bl	80020f0 <buffer_get_float32_auto>
 8001190:	eef0 7a40 	vmov.f32	s15, s0
 8001194:	4b57      	ldr	r3, [pc, #348]	@ (80012f4 <bldc_interface_process_packet+0xa0c>)
 8001196:	edc3 7a3a 	vstr	s15, [r3, #232]	@ 0xe8
		mcconf.foc_sl_openloop_time = buffer_get_float32_auto(data, &ind);
 800119a:	f107 030c 	add.w	r3, r7, #12
 800119e:	4619      	mov	r1, r3
 80011a0:	6878      	ldr	r0, [r7, #4]
 80011a2:	f000 ffa5 	bl	80020f0 <buffer_get_float32_auto>
 80011a6:	eef0 7a40 	vmov.f32	s15, s0
 80011aa:	4b52      	ldr	r3, [pc, #328]	@ (80012f4 <bldc_interface_process_packet+0xa0c>)
 80011ac:	edc3 7a3b 	vstr	s15, [r3, #236]	@ 0xec
		mcconf.foc_sl_d_current_duty = buffer_get_float32_auto(data, &ind);
 80011b0:	f107 030c 	add.w	r3, r7, #12
 80011b4:	4619      	mov	r1, r3
 80011b6:	6878      	ldr	r0, [r7, #4]
 80011b8:	f000 ff9a 	bl	80020f0 <buffer_get_float32_auto>
 80011bc:	eef0 7a40 	vmov.f32	s15, s0
 80011c0:	4b4c      	ldr	r3, [pc, #304]	@ (80012f4 <bldc_interface_process_packet+0xa0c>)
 80011c2:	edc3 7a3c 	vstr	s15, [r3, #240]	@ 0xf0
		mcconf.foc_sl_d_current_factor = buffer_get_float32_auto(data, &ind);
 80011c6:	f107 030c 	add.w	r3, r7, #12
 80011ca:	4619      	mov	r1, r3
 80011cc:	6878      	ldr	r0, [r7, #4]
 80011ce:	f000 ff8f 	bl	80020f0 <buffer_get_float32_auto>
 80011d2:	eef0 7a40 	vmov.f32	s15, s0
 80011d6:	4b47      	ldr	r3, [pc, #284]	@ (80012f4 <bldc_interface_process_packet+0xa0c>)
 80011d8:	edc3 7a3d 	vstr	s15, [r3, #244]	@ 0xf4
		memcpy(mcconf.foc_hall_table, data + ind, 8);
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	461a      	mov	r2, r3
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	441a      	add	r2, r3
 80011e4:	4b43      	ldr	r3, [pc, #268]	@ (80012f4 <bldc_interface_process_packet+0xa0c>)
 80011e6:	33f9      	adds	r3, #249	@ 0xf9
 80011e8:	6811      	ldr	r1, [r2, #0]
 80011ea:	6852      	ldr	r2, [r2, #4]
 80011ec:	6019      	str	r1, [r3, #0]
 80011ee:	605a      	str	r2, [r3, #4]
		ind += 8;
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	3308      	adds	r3, #8
 80011f4:	60fb      	str	r3, [r7, #12]
		mcconf.foc_sl_erpm = buffer_get_float32_auto(data, &ind);
 80011f6:	f107 030c 	add.w	r3, r7, #12
 80011fa:	4619      	mov	r1, r3
 80011fc:	6878      	ldr	r0, [r7, #4]
 80011fe:	f000 ff77 	bl	80020f0 <buffer_get_float32_auto>
 8001202:	eef0 7a40 	vmov.f32	s15, s0
 8001206:	4b3b      	ldr	r3, [pc, #236]	@ (80012f4 <bldc_interface_process_packet+0xa0c>)
 8001208:	edc3 7a41 	vstr	s15, [r3, #260]	@ 0x104
		mcconf.foc_sample_v0_v7 = data[ind++];
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	1c5a      	adds	r2, r3, #1
 8001210:	60fa      	str	r2, [r7, #12]
 8001212:	461a      	mov	r2, r3
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	4413      	add	r3, r2
 8001218:	781b      	ldrb	r3, [r3, #0]
 800121a:	2b00      	cmp	r3, #0
 800121c:	bf14      	ite	ne
 800121e:	2301      	movne	r3, #1
 8001220:	2300      	moveq	r3, #0
 8001222:	b2da      	uxtb	r2, r3
 8001224:	4b33      	ldr	r3, [pc, #204]	@ (80012f4 <bldc_interface_process_packet+0xa0c>)
 8001226:	f883 2108 	strb.w	r2, [r3, #264]	@ 0x108
		mcconf.foc_sample_high_current = data[ind++];
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	1c5a      	adds	r2, r3, #1
 800122e:	60fa      	str	r2, [r7, #12]
 8001230:	461a      	mov	r2, r3
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	4413      	add	r3, r2
 8001236:	781b      	ldrb	r3, [r3, #0]
 8001238:	2b00      	cmp	r3, #0
 800123a:	bf14      	ite	ne
 800123c:	2301      	movne	r3, #1
 800123e:	2300      	moveq	r3, #0
 8001240:	b2da      	uxtb	r2, r3
 8001242:	4b2c      	ldr	r3, [pc, #176]	@ (80012f4 <bldc_interface_process_packet+0xa0c>)
 8001244:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
		mcconf.foc_sat_comp = buffer_get_float32_auto(data, &ind);
 8001248:	f107 030c 	add.w	r3, r7, #12
 800124c:	4619      	mov	r1, r3
 800124e:	6878      	ldr	r0, [r7, #4]
 8001250:	f000 ff4e 	bl	80020f0 <buffer_get_float32_auto>
 8001254:	eef0 7a40 	vmov.f32	s15, s0
 8001258:	4b26      	ldr	r3, [pc, #152]	@ (80012f4 <bldc_interface_process_packet+0xa0c>)
 800125a:	edc3 7a43 	vstr	s15, [r3, #268]	@ 0x10c
		mcconf.foc_temp_comp = data[ind++];
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	1c5a      	adds	r2, r3, #1
 8001262:	60fa      	str	r2, [r7, #12]
 8001264:	461a      	mov	r2, r3
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	4413      	add	r3, r2
 800126a:	781b      	ldrb	r3, [r3, #0]
 800126c:	2b00      	cmp	r3, #0
 800126e:	bf14      	ite	ne
 8001270:	2301      	movne	r3, #1
 8001272:	2300      	moveq	r3, #0
 8001274:	b2da      	uxtb	r2, r3
 8001276:	4b1f      	ldr	r3, [pc, #124]	@ (80012f4 <bldc_interface_process_packet+0xa0c>)
 8001278:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
		mcconf.foc_temp_comp_base_temp = buffer_get_float32_auto(data, &ind);
 800127c:	f107 030c 	add.w	r3, r7, #12
 8001280:	4619      	mov	r1, r3
 8001282:	6878      	ldr	r0, [r7, #4]
 8001284:	f000 ff34 	bl	80020f0 <buffer_get_float32_auto>
 8001288:	eef0 7a40 	vmov.f32	s15, s0
 800128c:	4b19      	ldr	r3, [pc, #100]	@ (80012f4 <bldc_interface_process_packet+0xa0c>)
 800128e:	edc3 7a45 	vstr	s15, [r3, #276]	@ 0x114
		mcconf.foc_current_filter_const = buffer_get_float32_auto(data, &ind);
 8001292:	f107 030c 	add.w	r3, r7, #12
 8001296:	4619      	mov	r1, r3
 8001298:	6878      	ldr	r0, [r7, #4]
 800129a:	f000 ff29 	bl	80020f0 <buffer_get_float32_auto>
 800129e:	eef0 7a40 	vmov.f32	s15, s0
 80012a2:	4b14      	ldr	r3, [pc, #80]	@ (80012f4 <bldc_interface_process_packet+0xa0c>)
 80012a4:	edc3 7a46 	vstr	s15, [r3, #280]	@ 0x118

		mcconf.s_pid_kp = buffer_get_float32_auto(data, &ind);
 80012a8:	f107 030c 	add.w	r3, r7, #12
 80012ac:	4619      	mov	r1, r3
 80012ae:	6878      	ldr	r0, [r7, #4]
 80012b0:	f000 ff1e 	bl	80020f0 <buffer_get_float32_auto>
 80012b4:	eef0 7a40 	vmov.f32	s15, s0
 80012b8:	4b0e      	ldr	r3, [pc, #56]	@ (80012f4 <bldc_interface_process_packet+0xa0c>)
 80012ba:	edc3 7a47 	vstr	s15, [r3, #284]	@ 0x11c
		mcconf.s_pid_ki = buffer_get_float32_auto(data, &ind);
 80012be:	f107 030c 	add.w	r3, r7, #12
 80012c2:	4619      	mov	r1, r3
 80012c4:	6878      	ldr	r0, [r7, #4]
 80012c6:	f000 ff13 	bl	80020f0 <buffer_get_float32_auto>
 80012ca:	eef0 7a40 	vmov.f32	s15, s0
 80012ce:	4b09      	ldr	r3, [pc, #36]	@ (80012f4 <bldc_interface_process_packet+0xa0c>)
 80012d0:	edc3 7a48 	vstr	s15, [r3, #288]	@ 0x120
		mcconf.s_pid_kd = buffer_get_float32_auto(data, &ind);
 80012d4:	f107 030c 	add.w	r3, r7, #12
 80012d8:	4619      	mov	r1, r3
 80012da:	6878      	ldr	r0, [r7, #4]
 80012dc:	f000 ff08 	bl	80020f0 <buffer_get_float32_auto>
 80012e0:	eef0 7a40 	vmov.f32	s15, s0
 80012e4:	4b03      	ldr	r3, [pc, #12]	@ (80012f4 <bldc_interface_process_packet+0xa0c>)
 80012e6:	edc3 7a49 	vstr	s15, [r3, #292]	@ 0x124
		mcconf.s_pid_kd_filter = buffer_get_float32_auto(data, &ind);
 80012ea:	f107 030c 	add.w	r3, r7, #12
 80012ee:	4619      	mov	r1, r3
 80012f0:	e002      	b.n	80012f8 <bldc_interface_process_packet+0xa10>
 80012f2:	bf00      	nop
 80012f4:	20000718 	.word	0x20000718
 80012f8:	6878      	ldr	r0, [r7, #4]
 80012fa:	f000 fef9 	bl	80020f0 <buffer_get_float32_auto>
 80012fe:	eef0 7a40 	vmov.f32	s15, s0
 8001302:	4b8c      	ldr	r3, [pc, #560]	@ (8001534 <bldc_interface_process_packet+0xc4c>)
 8001304:	edc3 7a4a 	vstr	s15, [r3, #296]	@ 0x128
		mcconf.s_pid_min_erpm = buffer_get_float32_auto(data, &ind);
 8001308:	f107 030c 	add.w	r3, r7, #12
 800130c:	4619      	mov	r1, r3
 800130e:	6878      	ldr	r0, [r7, #4]
 8001310:	f000 feee 	bl	80020f0 <buffer_get_float32_auto>
 8001314:	eef0 7a40 	vmov.f32	s15, s0
 8001318:	4b86      	ldr	r3, [pc, #536]	@ (8001534 <bldc_interface_process_packet+0xc4c>)
 800131a:	edc3 7a4b 	vstr	s15, [r3, #300]	@ 0x12c
		mcconf.s_pid_allow_braking = data[ind++];
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	1c5a      	adds	r2, r3, #1
 8001322:	60fa      	str	r2, [r7, #12]
 8001324:	461a      	mov	r2, r3
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	4413      	add	r3, r2
 800132a:	781b      	ldrb	r3, [r3, #0]
 800132c:	2b00      	cmp	r3, #0
 800132e:	bf14      	ite	ne
 8001330:	2301      	movne	r3, #1
 8001332:	2300      	moveq	r3, #0
 8001334:	b2da      	uxtb	r2, r3
 8001336:	4b7f      	ldr	r3, [pc, #508]	@ (8001534 <bldc_interface_process_packet+0xc4c>)
 8001338:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130

		mcconf.p_pid_kp = buffer_get_float32_auto(data, &ind);
 800133c:	f107 030c 	add.w	r3, r7, #12
 8001340:	4619      	mov	r1, r3
 8001342:	6878      	ldr	r0, [r7, #4]
 8001344:	f000 fed4 	bl	80020f0 <buffer_get_float32_auto>
 8001348:	eef0 7a40 	vmov.f32	s15, s0
 800134c:	4b79      	ldr	r3, [pc, #484]	@ (8001534 <bldc_interface_process_packet+0xc4c>)
 800134e:	edc3 7a4d 	vstr	s15, [r3, #308]	@ 0x134
		mcconf.p_pid_ki = buffer_get_float32_auto(data, &ind);
 8001352:	f107 030c 	add.w	r3, r7, #12
 8001356:	4619      	mov	r1, r3
 8001358:	6878      	ldr	r0, [r7, #4]
 800135a:	f000 fec9 	bl	80020f0 <buffer_get_float32_auto>
 800135e:	eef0 7a40 	vmov.f32	s15, s0
 8001362:	4b74      	ldr	r3, [pc, #464]	@ (8001534 <bldc_interface_process_packet+0xc4c>)
 8001364:	edc3 7a4e 	vstr	s15, [r3, #312]	@ 0x138
		mcconf.p_pid_kd = buffer_get_float32_auto(data, &ind);
 8001368:	f107 030c 	add.w	r3, r7, #12
 800136c:	4619      	mov	r1, r3
 800136e:	6878      	ldr	r0, [r7, #4]
 8001370:	f000 febe 	bl	80020f0 <buffer_get_float32_auto>
 8001374:	eef0 7a40 	vmov.f32	s15, s0
 8001378:	4b6e      	ldr	r3, [pc, #440]	@ (8001534 <bldc_interface_process_packet+0xc4c>)
 800137a:	edc3 7a4f 	vstr	s15, [r3, #316]	@ 0x13c
		mcconf.p_pid_kd_filter = buffer_get_float32_auto(data, &ind);
 800137e:	f107 030c 	add.w	r3, r7, #12
 8001382:	4619      	mov	r1, r3
 8001384:	6878      	ldr	r0, [r7, #4]
 8001386:	f000 feb3 	bl	80020f0 <buffer_get_float32_auto>
 800138a:	eef0 7a40 	vmov.f32	s15, s0
 800138e:	4b69      	ldr	r3, [pc, #420]	@ (8001534 <bldc_interface_process_packet+0xc4c>)
 8001390:	edc3 7a50 	vstr	s15, [r3, #320]	@ 0x140
		mcconf.p_pid_ang_div = buffer_get_float32_auto(data, &ind);
 8001394:	f107 030c 	add.w	r3, r7, #12
 8001398:	4619      	mov	r1, r3
 800139a:	6878      	ldr	r0, [r7, #4]
 800139c:	f000 fea8 	bl	80020f0 <buffer_get_float32_auto>
 80013a0:	eef0 7a40 	vmov.f32	s15, s0
 80013a4:	4b63      	ldr	r3, [pc, #396]	@ (8001534 <bldc_interface_process_packet+0xc4c>)
 80013a6:	edc3 7a51 	vstr	s15, [r3, #324]	@ 0x144

		mcconf.cc_startup_boost_duty = buffer_get_float32_auto(data, &ind);
 80013aa:	f107 030c 	add.w	r3, r7, #12
 80013ae:	4619      	mov	r1, r3
 80013b0:	6878      	ldr	r0, [r7, #4]
 80013b2:	f000 fe9d 	bl	80020f0 <buffer_get_float32_auto>
 80013b6:	eef0 7a40 	vmov.f32	s15, s0
 80013ba:	4b5e      	ldr	r3, [pc, #376]	@ (8001534 <bldc_interface_process_packet+0xc4c>)
 80013bc:	edc3 7a52 	vstr	s15, [r3, #328]	@ 0x148
		mcconf.cc_min_current = buffer_get_float32_auto(data, &ind);
 80013c0:	f107 030c 	add.w	r3, r7, #12
 80013c4:	4619      	mov	r1, r3
 80013c6:	6878      	ldr	r0, [r7, #4]
 80013c8:	f000 fe92 	bl	80020f0 <buffer_get_float32_auto>
 80013cc:	eef0 7a40 	vmov.f32	s15, s0
 80013d0:	4b58      	ldr	r3, [pc, #352]	@ (8001534 <bldc_interface_process_packet+0xc4c>)
 80013d2:	edc3 7a53 	vstr	s15, [r3, #332]	@ 0x14c
		mcconf.cc_gain = buffer_get_float32_auto(data, &ind);
 80013d6:	f107 030c 	add.w	r3, r7, #12
 80013da:	4619      	mov	r1, r3
 80013dc:	6878      	ldr	r0, [r7, #4]
 80013de:	f000 fe87 	bl	80020f0 <buffer_get_float32_auto>
 80013e2:	eef0 7a40 	vmov.f32	s15, s0
 80013e6:	4b53      	ldr	r3, [pc, #332]	@ (8001534 <bldc_interface_process_packet+0xc4c>)
 80013e8:	edc3 7a54 	vstr	s15, [r3, #336]	@ 0x150
		mcconf.cc_ramp_step_max = buffer_get_float32_auto(data, &ind);
 80013ec:	f107 030c 	add.w	r3, r7, #12
 80013f0:	4619      	mov	r1, r3
 80013f2:	6878      	ldr	r0, [r7, #4]
 80013f4:	f000 fe7c 	bl	80020f0 <buffer_get_float32_auto>
 80013f8:	eef0 7a40 	vmov.f32	s15, s0
 80013fc:	4b4d      	ldr	r3, [pc, #308]	@ (8001534 <bldc_interface_process_packet+0xc4c>)
 80013fe:	edc3 7a55 	vstr	s15, [r3, #340]	@ 0x154

		mcconf.m_fault_stop_time_ms = buffer_get_int32(data, &ind);
 8001402:	f107 030c 	add.w	r3, r7, #12
 8001406:	4619      	mov	r1, r3
 8001408:	6878      	ldr	r0, [r7, #4]
 800140a:	f000 fdda 	bl	8001fc2 <buffer_get_int32>
 800140e:	4603      	mov	r3, r0
 8001410:	4a48      	ldr	r2, [pc, #288]	@ (8001534 <bldc_interface_process_packet+0xc4c>)
 8001412:	f8c2 3158 	str.w	r3, [r2, #344]	@ 0x158
		mcconf.m_duty_ramp_step = buffer_get_float32_auto(data, &ind);
 8001416:	f107 030c 	add.w	r3, r7, #12
 800141a:	4619      	mov	r1, r3
 800141c:	6878      	ldr	r0, [r7, #4]
 800141e:	f000 fe67 	bl	80020f0 <buffer_get_float32_auto>
 8001422:	eef0 7a40 	vmov.f32	s15, s0
 8001426:	4b43      	ldr	r3, [pc, #268]	@ (8001534 <bldc_interface_process_packet+0xc4c>)
 8001428:	edc3 7a57 	vstr	s15, [r3, #348]	@ 0x15c
		mcconf.m_current_backoff_gain = buffer_get_float32_auto(data, &ind);
 800142c:	f107 030c 	add.w	r3, r7, #12
 8001430:	4619      	mov	r1, r3
 8001432:	6878      	ldr	r0, [r7, #4]
 8001434:	f000 fe5c 	bl	80020f0 <buffer_get_float32_auto>
 8001438:	eef0 7a40 	vmov.f32	s15, s0
 800143c:	4b3d      	ldr	r3, [pc, #244]	@ (8001534 <bldc_interface_process_packet+0xc4c>)
 800143e:	edc3 7a58 	vstr	s15, [r3, #352]	@ 0x160
		mcconf.m_encoder_counts = buffer_get_uint32(data, &ind);
 8001442:	f107 030c 	add.w	r3, r7, #12
 8001446:	4619      	mov	r1, r3
 8001448:	6878      	ldr	r0, [r7, #4]
 800144a:	f000 fdea 	bl	8002022 <buffer_get_uint32>
 800144e:	4603      	mov	r3, r0
 8001450:	4a38      	ldr	r2, [pc, #224]	@ (8001534 <bldc_interface_process_packet+0xc4c>)
 8001452:	f8c2 3164 	str.w	r3, [r2, #356]	@ 0x164
		mcconf.m_sensor_port_mode = data[ind++];
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	1c5a      	adds	r2, r3, #1
 800145a:	60fa      	str	r2, [r7, #12]
 800145c:	461a      	mov	r2, r3
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	4413      	add	r3, r2
 8001462:	781a      	ldrb	r2, [r3, #0]
 8001464:	4b33      	ldr	r3, [pc, #204]	@ (8001534 <bldc_interface_process_packet+0xc4c>)
 8001466:	f883 2168 	strb.w	r2, [r3, #360]	@ 0x168
		mcconf.m_invert_direction = data[ind++];
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	1c5a      	adds	r2, r3, #1
 800146e:	60fa      	str	r2, [r7, #12]
 8001470:	461a      	mov	r2, r3
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	4413      	add	r3, r2
 8001476:	781b      	ldrb	r3, [r3, #0]
 8001478:	2b00      	cmp	r3, #0
 800147a:	bf14      	ite	ne
 800147c:	2301      	movne	r3, #1
 800147e:	2300      	moveq	r3, #0
 8001480:	b2da      	uxtb	r2, r3
 8001482:	4b2c      	ldr	r3, [pc, #176]	@ (8001534 <bldc_interface_process_packet+0xc4c>)
 8001484:	f883 2169 	strb.w	r2, [r3, #361]	@ 0x169
		mcconf.m_drv8301_oc_mode = data[ind++];
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	1c5a      	adds	r2, r3, #1
 800148c:	60fa      	str	r2, [r7, #12]
 800148e:	461a      	mov	r2, r3
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	4413      	add	r3, r2
 8001494:	781a      	ldrb	r2, [r3, #0]
 8001496:	4b27      	ldr	r3, [pc, #156]	@ (8001534 <bldc_interface_process_packet+0xc4c>)
 8001498:	f883 216a 	strb.w	r2, [r3, #362]	@ 0x16a
		mcconf.m_drv8301_oc_adj = data[ind++];
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	1c5a      	adds	r2, r3, #1
 80014a0:	60fa      	str	r2, [r7, #12]
 80014a2:	461a      	mov	r2, r3
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	4413      	add	r3, r2
 80014a8:	781b      	ldrb	r3, [r3, #0]
 80014aa:	461a      	mov	r2, r3
 80014ac:	4b21      	ldr	r3, [pc, #132]	@ (8001534 <bldc_interface_process_packet+0xc4c>)
 80014ae:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
		mcconf.m_bldc_f_sw_min = buffer_get_float32_auto(data, &ind);
 80014b2:	f107 030c 	add.w	r3, r7, #12
 80014b6:	4619      	mov	r1, r3
 80014b8:	6878      	ldr	r0, [r7, #4]
 80014ba:	f000 fe19 	bl	80020f0 <buffer_get_float32_auto>
 80014be:	eef0 7a40 	vmov.f32	s15, s0
 80014c2:	4b1c      	ldr	r3, [pc, #112]	@ (8001534 <bldc_interface_process_packet+0xc4c>)
 80014c4:	edc3 7a5c 	vstr	s15, [r3, #368]	@ 0x170
		mcconf.m_bldc_f_sw_max = buffer_get_float32_auto(data, &ind);
 80014c8:	f107 030c 	add.w	r3, r7, #12
 80014cc:	4619      	mov	r1, r3
 80014ce:	6878      	ldr	r0, [r7, #4]
 80014d0:	f000 fe0e 	bl	80020f0 <buffer_get_float32_auto>
 80014d4:	eef0 7a40 	vmov.f32	s15, s0
 80014d8:	4b16      	ldr	r3, [pc, #88]	@ (8001534 <bldc_interface_process_packet+0xc4c>)
 80014da:	edc3 7a5d 	vstr	s15, [r3, #372]	@ 0x174
		mcconf.m_dc_f_sw = buffer_get_float32_auto(data, &ind);
 80014de:	f107 030c 	add.w	r3, r7, #12
 80014e2:	4619      	mov	r1, r3
 80014e4:	6878      	ldr	r0, [r7, #4]
 80014e6:	f000 fe03 	bl	80020f0 <buffer_get_float32_auto>
 80014ea:	eef0 7a40 	vmov.f32	s15, s0
 80014ee:	4b11      	ldr	r3, [pc, #68]	@ (8001534 <bldc_interface_process_packet+0xc4c>)
 80014f0:	edc3 7a5e 	vstr	s15, [r3, #376]	@ 0x178
		mcconf.m_ntc_motor_beta = buffer_get_float32_auto(data, &ind);
 80014f4:	f107 030c 	add.w	r3, r7, #12
 80014f8:	4619      	mov	r1, r3
 80014fa:	6878      	ldr	r0, [r7, #4]
 80014fc:	f000 fdf8 	bl	80020f0 <buffer_get_float32_auto>
 8001500:	eef0 7a40 	vmov.f32	s15, s0
 8001504:	4b0b      	ldr	r3, [pc, #44]	@ (8001534 <bldc_interface_process_packet+0xc4c>)
 8001506:	edc3 7a5f 	vstr	s15, [r3, #380]	@ 0x17c
		mcconf.m_out_aux_mode = data[ind++];
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	1c5a      	adds	r2, r3, #1
 800150e:	60fa      	str	r2, [r7, #12]
 8001510:	461a      	mov	r2, r3
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	4413      	add	r3, r2
 8001516:	781a      	ldrb	r2, [r3, #0]
 8001518:	4b06      	ldr	r3, [pc, #24]	@ (8001534 <bldc_interface_process_packet+0xc4c>)
 800151a:	f883 2180 	strb.w	r2, [r3, #384]	@ 0x180

		if (rx_mcconf_func) {
 800151e:	4b06      	ldr	r3, [pc, #24]	@ (8001538 <bldc_interface_process_packet+0xc50>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	2b00      	cmp	r3, #0
 8001524:	f000 83f8 	beq.w	8001d18 <bldc_interface_process_packet+0x1430>
			rx_mcconf_func(&mcconf);
 8001528:	4b03      	ldr	r3, [pc, #12]	@ (8001538 <bldc_interface_process_packet+0xc50>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	4801      	ldr	r0, [pc, #4]	@ (8001534 <bldc_interface_process_packet+0xc4c>)
 800152e:	4798      	blx	r3
		}
		break;
 8001530:	e3f2      	b.n	8001d18 <bldc_interface_process_packet+0x1430>
 8001532:	bf00      	nop
 8001534:	20000718 	.word	0x20000718
 8001538:	200009a0 	.word	0x200009a0

	case COMM_GET_APPCONF:
	case COMM_GET_APPCONF_DEFAULT:
		ind = 0;
 800153c:	2300      	movs	r3, #0
 800153e:	60fb      	str	r3, [r7, #12]
		appconf.controller_id = data[ind++];
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	1c5a      	adds	r2, r3, #1
 8001544:	60fa      	str	r2, [r7, #12]
 8001546:	461a      	mov	r2, r3
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	4413      	add	r3, r2
 800154c:	781a      	ldrb	r2, [r3, #0]
 800154e:	4bba      	ldr	r3, [pc, #744]	@ (8001838 <bldc_interface_process_packet+0xf50>)
 8001550:	701a      	strb	r2, [r3, #0]
		appconf.timeout_msec = buffer_get_uint32(data, &ind);
 8001552:	f107 030c 	add.w	r3, r7, #12
 8001556:	4619      	mov	r1, r3
 8001558:	6878      	ldr	r0, [r7, #4]
 800155a:	f000 fd62 	bl	8002022 <buffer_get_uint32>
 800155e:	4603      	mov	r3, r0
 8001560:	4ab5      	ldr	r2, [pc, #724]	@ (8001838 <bldc_interface_process_packet+0xf50>)
 8001562:	6053      	str	r3, [r2, #4]
		appconf.timeout_brake_current = buffer_get_float32_auto(data, &ind);
 8001564:	f107 030c 	add.w	r3, r7, #12
 8001568:	4619      	mov	r1, r3
 800156a:	6878      	ldr	r0, [r7, #4]
 800156c:	f000 fdc0 	bl	80020f0 <buffer_get_float32_auto>
 8001570:	eef0 7a40 	vmov.f32	s15, s0
 8001574:	4bb0      	ldr	r3, [pc, #704]	@ (8001838 <bldc_interface_process_packet+0xf50>)
 8001576:	edc3 7a02 	vstr	s15, [r3, #8]
		appconf.send_can_status = data[ind++];
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	1c5a      	adds	r2, r3, #1
 800157e:	60fa      	str	r2, [r7, #12]
 8001580:	461a      	mov	r2, r3
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	4413      	add	r3, r2
 8001586:	781b      	ldrb	r3, [r3, #0]
 8001588:	2b00      	cmp	r3, #0
 800158a:	bf14      	ite	ne
 800158c:	2301      	movne	r3, #1
 800158e:	2300      	moveq	r3, #0
 8001590:	b2da      	uxtb	r2, r3
 8001592:	4ba9      	ldr	r3, [pc, #676]	@ (8001838 <bldc_interface_process_packet+0xf50>)
 8001594:	731a      	strb	r2, [r3, #12]
		appconf.send_can_status_rate_hz = buffer_get_uint16(data, &ind);
 8001596:	f107 030c 	add.w	r3, r7, #12
 800159a:	4619      	mov	r1, r3
 800159c:	6878      	ldr	r0, [r7, #4]
 800159e:	f000 fced 	bl	8001f7c <buffer_get_uint16>
 80015a2:	4603      	mov	r3, r0
 80015a4:	461a      	mov	r2, r3
 80015a6:	4ba4      	ldr	r3, [pc, #656]	@ (8001838 <bldc_interface_process_packet+0xf50>)
 80015a8:	611a      	str	r2, [r3, #16]
		appconf.can_baud_rate = data[ind++];
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	1c5a      	adds	r2, r3, #1
 80015ae:	60fa      	str	r2, [r7, #12]
 80015b0:	461a      	mov	r2, r3
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	4413      	add	r3, r2
 80015b6:	781a      	ldrb	r2, [r3, #0]
 80015b8:	4b9f      	ldr	r3, [pc, #636]	@ (8001838 <bldc_interface_process_packet+0xf50>)
 80015ba:	751a      	strb	r2, [r3, #20]

		appconf.app_to_use = data[ind++];
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	1c5a      	adds	r2, r3, #1
 80015c0:	60fa      	str	r2, [r7, #12]
 80015c2:	461a      	mov	r2, r3
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	4413      	add	r3, r2
 80015c8:	781a      	ldrb	r2, [r3, #0]
 80015ca:	4b9b      	ldr	r3, [pc, #620]	@ (8001838 <bldc_interface_process_packet+0xf50>)
 80015cc:	755a      	strb	r2, [r3, #21]

		appconf.app_ppm_conf.ctrl_type = data[ind++];
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	1c5a      	adds	r2, r3, #1
 80015d2:	60fa      	str	r2, [r7, #12]
 80015d4:	461a      	mov	r2, r3
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	4413      	add	r3, r2
 80015da:	781a      	ldrb	r2, [r3, #0]
 80015dc:	4b96      	ldr	r3, [pc, #600]	@ (8001838 <bldc_interface_process_packet+0xf50>)
 80015de:	761a      	strb	r2, [r3, #24]
		appconf.app_ppm_conf.pid_max_erpm = buffer_get_float32_auto(data, &ind);
 80015e0:	f107 030c 	add.w	r3, r7, #12
 80015e4:	4619      	mov	r1, r3
 80015e6:	6878      	ldr	r0, [r7, #4]
 80015e8:	f000 fd82 	bl	80020f0 <buffer_get_float32_auto>
 80015ec:	eef0 7a40 	vmov.f32	s15, s0
 80015f0:	4b91      	ldr	r3, [pc, #580]	@ (8001838 <bldc_interface_process_packet+0xf50>)
 80015f2:	edc3 7a07 	vstr	s15, [r3, #28]
		appconf.app_ppm_conf.hyst = buffer_get_float32_auto(data, &ind);
 80015f6:	f107 030c 	add.w	r3, r7, #12
 80015fa:	4619      	mov	r1, r3
 80015fc:	6878      	ldr	r0, [r7, #4]
 80015fe:	f000 fd77 	bl	80020f0 <buffer_get_float32_auto>
 8001602:	eef0 7a40 	vmov.f32	s15, s0
 8001606:	4b8c      	ldr	r3, [pc, #560]	@ (8001838 <bldc_interface_process_packet+0xf50>)
 8001608:	edc3 7a08 	vstr	s15, [r3, #32]
		appconf.app_ppm_conf.pulse_start = buffer_get_float32_auto(data, &ind);
 800160c:	f107 030c 	add.w	r3, r7, #12
 8001610:	4619      	mov	r1, r3
 8001612:	6878      	ldr	r0, [r7, #4]
 8001614:	f000 fd6c 	bl	80020f0 <buffer_get_float32_auto>
 8001618:	eef0 7a40 	vmov.f32	s15, s0
 800161c:	4b86      	ldr	r3, [pc, #536]	@ (8001838 <bldc_interface_process_packet+0xf50>)
 800161e:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
		appconf.app_ppm_conf.pulse_end = buffer_get_float32_auto(data, &ind);
 8001622:	f107 030c 	add.w	r3, r7, #12
 8001626:	4619      	mov	r1, r3
 8001628:	6878      	ldr	r0, [r7, #4]
 800162a:	f000 fd61 	bl	80020f0 <buffer_get_float32_auto>
 800162e:	eef0 7a40 	vmov.f32	s15, s0
 8001632:	4b81      	ldr	r3, [pc, #516]	@ (8001838 <bldc_interface_process_packet+0xf50>)
 8001634:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
		appconf.app_ppm_conf.pulse_center = buffer_get_float32_auto(data, &ind);
 8001638:	f107 030c 	add.w	r3, r7, #12
 800163c:	4619      	mov	r1, r3
 800163e:	6878      	ldr	r0, [r7, #4]
 8001640:	f000 fd56 	bl	80020f0 <buffer_get_float32_auto>
 8001644:	eef0 7a40 	vmov.f32	s15, s0
 8001648:	4b7b      	ldr	r3, [pc, #492]	@ (8001838 <bldc_interface_process_packet+0xf50>)
 800164a:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
		appconf.app_ppm_conf.median_filter = data[ind++];
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	1c5a      	adds	r2, r3, #1
 8001652:	60fa      	str	r2, [r7, #12]
 8001654:	461a      	mov	r2, r3
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	4413      	add	r3, r2
 800165a:	781b      	ldrb	r3, [r3, #0]
 800165c:	2b00      	cmp	r3, #0
 800165e:	bf14      	ite	ne
 8001660:	2301      	movne	r3, #1
 8001662:	2300      	moveq	r3, #0
 8001664:	b2da      	uxtb	r2, r3
 8001666:	4b74      	ldr	r3, [pc, #464]	@ (8001838 <bldc_interface_process_packet+0xf50>)
 8001668:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
		appconf.app_ppm_conf.safe_start = data[ind++];
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	1c5a      	adds	r2, r3, #1
 8001670:	60fa      	str	r2, [r7, #12]
 8001672:	461a      	mov	r2, r3
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	4413      	add	r3, r2
 8001678:	781b      	ldrb	r3, [r3, #0]
 800167a:	2b00      	cmp	r3, #0
 800167c:	bf14      	ite	ne
 800167e:	2301      	movne	r3, #1
 8001680:	2300      	moveq	r3, #0
 8001682:	b2da      	uxtb	r2, r3
 8001684:	4b6c      	ldr	r3, [pc, #432]	@ (8001838 <bldc_interface_process_packet+0xf50>)
 8001686:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
		appconf.app_ppm_conf.throttle_exp = buffer_get_float32_auto(data, &ind);
 800168a:	f107 030c 	add.w	r3, r7, #12
 800168e:	4619      	mov	r1, r3
 8001690:	6878      	ldr	r0, [r7, #4]
 8001692:	f000 fd2d 	bl	80020f0 <buffer_get_float32_auto>
 8001696:	eef0 7a40 	vmov.f32	s15, s0
 800169a:	4b67      	ldr	r3, [pc, #412]	@ (8001838 <bldc_interface_process_packet+0xf50>)
 800169c:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
		appconf.app_ppm_conf.throttle_exp_brake = buffer_get_float32_auto(data, &ind);
 80016a0:	f107 030c 	add.w	r3, r7, #12
 80016a4:	4619      	mov	r1, r3
 80016a6:	6878      	ldr	r0, [r7, #4]
 80016a8:	f000 fd22 	bl	80020f0 <buffer_get_float32_auto>
 80016ac:	eef0 7a40 	vmov.f32	s15, s0
 80016b0:	4b61      	ldr	r3, [pc, #388]	@ (8001838 <bldc_interface_process_packet+0xf50>)
 80016b2:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38
		appconf.app_ppm_conf.throttle_exp_mode = data[ind++];
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	1c5a      	adds	r2, r3, #1
 80016ba:	60fa      	str	r2, [r7, #12]
 80016bc:	461a      	mov	r2, r3
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	4413      	add	r3, r2
 80016c2:	781a      	ldrb	r2, [r3, #0]
 80016c4:	4b5c      	ldr	r3, [pc, #368]	@ (8001838 <bldc_interface_process_packet+0xf50>)
 80016c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
		appconf.app_ppm_conf.ramp_time_pos = buffer_get_float32_auto(data, &ind);
 80016ca:	f107 030c 	add.w	r3, r7, #12
 80016ce:	4619      	mov	r1, r3
 80016d0:	6878      	ldr	r0, [r7, #4]
 80016d2:	f000 fd0d 	bl	80020f0 <buffer_get_float32_auto>
 80016d6:	eef0 7a40 	vmov.f32	s15, s0
 80016da:	4b57      	ldr	r3, [pc, #348]	@ (8001838 <bldc_interface_process_packet+0xf50>)
 80016dc:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
		appconf.app_ppm_conf.ramp_time_neg = buffer_get_float32_auto(data, &ind);
 80016e0:	f107 030c 	add.w	r3, r7, #12
 80016e4:	4619      	mov	r1, r3
 80016e6:	6878      	ldr	r0, [r7, #4]
 80016e8:	f000 fd02 	bl	80020f0 <buffer_get_float32_auto>
 80016ec:	eef0 7a40 	vmov.f32	s15, s0
 80016f0:	4b51      	ldr	r3, [pc, #324]	@ (8001838 <bldc_interface_process_packet+0xf50>)
 80016f2:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
		appconf.app_ppm_conf.multi_esc = data[ind++];
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	1c5a      	adds	r2, r3, #1
 80016fa:	60fa      	str	r2, [r7, #12]
 80016fc:	461a      	mov	r2, r3
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	4413      	add	r3, r2
 8001702:	781b      	ldrb	r3, [r3, #0]
 8001704:	2b00      	cmp	r3, #0
 8001706:	bf14      	ite	ne
 8001708:	2301      	movne	r3, #1
 800170a:	2300      	moveq	r3, #0
 800170c:	b2da      	uxtb	r2, r3
 800170e:	4b4a      	ldr	r3, [pc, #296]	@ (8001838 <bldc_interface_process_packet+0xf50>)
 8001710:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
		appconf.app_ppm_conf.tc = data[ind++];
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	1c5a      	adds	r2, r3, #1
 8001718:	60fa      	str	r2, [r7, #12]
 800171a:	461a      	mov	r2, r3
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	4413      	add	r3, r2
 8001720:	781b      	ldrb	r3, [r3, #0]
 8001722:	2b00      	cmp	r3, #0
 8001724:	bf14      	ite	ne
 8001726:	2301      	movne	r3, #1
 8001728:	2300      	moveq	r3, #0
 800172a:	b2da      	uxtb	r2, r3
 800172c:	4b42      	ldr	r3, [pc, #264]	@ (8001838 <bldc_interface_process_packet+0xf50>)
 800172e:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
		appconf.app_ppm_conf.tc_max_diff = buffer_get_float32_auto(data, &ind);
 8001732:	f107 030c 	add.w	r3, r7, #12
 8001736:	4619      	mov	r1, r3
 8001738:	6878      	ldr	r0, [r7, #4]
 800173a:	f000 fcd9 	bl	80020f0 <buffer_get_float32_auto>
 800173e:	eef0 7a40 	vmov.f32	s15, s0
 8001742:	4b3d      	ldr	r3, [pc, #244]	@ (8001838 <bldc_interface_process_packet+0xf50>)
 8001744:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c

		appconf.app_adc_conf.ctrl_type = data[ind++];
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	1c5a      	adds	r2, r3, #1
 800174c:	60fa      	str	r2, [r7, #12]
 800174e:	461a      	mov	r2, r3
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	4413      	add	r3, r2
 8001754:	781a      	ldrb	r2, [r3, #0]
 8001756:	4b38      	ldr	r3, [pc, #224]	@ (8001838 <bldc_interface_process_packet+0xf50>)
 8001758:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
		appconf.app_adc_conf.hyst = buffer_get_float32_auto(data, &ind);
 800175c:	f107 030c 	add.w	r3, r7, #12
 8001760:	4619      	mov	r1, r3
 8001762:	6878      	ldr	r0, [r7, #4]
 8001764:	f000 fcc4 	bl	80020f0 <buffer_get_float32_auto>
 8001768:	eef0 7a40 	vmov.f32	s15, s0
 800176c:	4b32      	ldr	r3, [pc, #200]	@ (8001838 <bldc_interface_process_packet+0xf50>)
 800176e:	edc3 7a15 	vstr	s15, [r3, #84]	@ 0x54
		appconf.app_adc_conf.voltage_start = buffer_get_float32_auto(data, &ind);
 8001772:	f107 030c 	add.w	r3, r7, #12
 8001776:	4619      	mov	r1, r3
 8001778:	6878      	ldr	r0, [r7, #4]
 800177a:	f000 fcb9 	bl	80020f0 <buffer_get_float32_auto>
 800177e:	eef0 7a40 	vmov.f32	s15, s0
 8001782:	4b2d      	ldr	r3, [pc, #180]	@ (8001838 <bldc_interface_process_packet+0xf50>)
 8001784:	edc3 7a16 	vstr	s15, [r3, #88]	@ 0x58
		appconf.app_adc_conf.voltage_end = buffer_get_float32_auto(data, &ind);
 8001788:	f107 030c 	add.w	r3, r7, #12
 800178c:	4619      	mov	r1, r3
 800178e:	6878      	ldr	r0, [r7, #4]
 8001790:	f000 fcae 	bl	80020f0 <buffer_get_float32_auto>
 8001794:	eef0 7a40 	vmov.f32	s15, s0
 8001798:	4b27      	ldr	r3, [pc, #156]	@ (8001838 <bldc_interface_process_packet+0xf50>)
 800179a:	edc3 7a17 	vstr	s15, [r3, #92]	@ 0x5c
		appconf.app_adc_conf.voltage_center = buffer_get_float32_auto(data, &ind);
 800179e:	f107 030c 	add.w	r3, r7, #12
 80017a2:	4619      	mov	r1, r3
 80017a4:	6878      	ldr	r0, [r7, #4]
 80017a6:	f000 fca3 	bl	80020f0 <buffer_get_float32_auto>
 80017aa:	eef0 7a40 	vmov.f32	s15, s0
 80017ae:	4b22      	ldr	r3, [pc, #136]	@ (8001838 <bldc_interface_process_packet+0xf50>)
 80017b0:	edc3 7a18 	vstr	s15, [r3, #96]	@ 0x60
		appconf.app_adc_conf.voltage2_start = buffer_get_float32_auto(data, &ind);
 80017b4:	f107 030c 	add.w	r3, r7, #12
 80017b8:	4619      	mov	r1, r3
 80017ba:	6878      	ldr	r0, [r7, #4]
 80017bc:	f000 fc98 	bl	80020f0 <buffer_get_float32_auto>
 80017c0:	eef0 7a40 	vmov.f32	s15, s0
 80017c4:	4b1c      	ldr	r3, [pc, #112]	@ (8001838 <bldc_interface_process_packet+0xf50>)
 80017c6:	edc3 7a19 	vstr	s15, [r3, #100]	@ 0x64
		appconf.app_adc_conf.voltage2_end = buffer_get_float32_auto(data, &ind);
 80017ca:	f107 030c 	add.w	r3, r7, #12
 80017ce:	4619      	mov	r1, r3
 80017d0:	6878      	ldr	r0, [r7, #4]
 80017d2:	f000 fc8d 	bl	80020f0 <buffer_get_float32_auto>
 80017d6:	eef0 7a40 	vmov.f32	s15, s0
 80017da:	4b17      	ldr	r3, [pc, #92]	@ (8001838 <bldc_interface_process_packet+0xf50>)
 80017dc:	edc3 7a1a 	vstr	s15, [r3, #104]	@ 0x68
		appconf.app_adc_conf.use_filter = data[ind++];
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	1c5a      	adds	r2, r3, #1
 80017e4:	60fa      	str	r2, [r7, #12]
 80017e6:	461a      	mov	r2, r3
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	4413      	add	r3, r2
 80017ec:	781b      	ldrb	r3, [r3, #0]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	bf14      	ite	ne
 80017f2:	2301      	movne	r3, #1
 80017f4:	2300      	moveq	r3, #0
 80017f6:	b2da      	uxtb	r2, r3
 80017f8:	4b0f      	ldr	r3, [pc, #60]	@ (8001838 <bldc_interface_process_packet+0xf50>)
 80017fa:	f883 206c 	strb.w	r2, [r3, #108]	@ 0x6c
		appconf.app_adc_conf.safe_start = data[ind++];
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	1c5a      	adds	r2, r3, #1
 8001802:	60fa      	str	r2, [r7, #12]
 8001804:	461a      	mov	r2, r3
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	4413      	add	r3, r2
 800180a:	781b      	ldrb	r3, [r3, #0]
 800180c:	2b00      	cmp	r3, #0
 800180e:	bf14      	ite	ne
 8001810:	2301      	movne	r3, #1
 8001812:	2300      	moveq	r3, #0
 8001814:	b2da      	uxtb	r2, r3
 8001816:	4b08      	ldr	r3, [pc, #32]	@ (8001838 <bldc_interface_process_packet+0xf50>)
 8001818:	f883 206d 	strb.w	r2, [r3, #109]	@ 0x6d
		appconf.app_adc_conf.cc_button_inverted = data[ind++];
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	1c5a      	adds	r2, r3, #1
 8001820:	60fa      	str	r2, [r7, #12]
 8001822:	461a      	mov	r2, r3
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	4413      	add	r3, r2
 8001828:	781b      	ldrb	r3, [r3, #0]
 800182a:	2b00      	cmp	r3, #0
 800182c:	bf14      	ite	ne
 800182e:	2301      	movne	r3, #1
 8001830:	2300      	moveq	r3, #0
 8001832:	b2da      	uxtb	r2, r3
 8001834:	e002      	b.n	800183c <bldc_interface_process_packet+0xf54>
 8001836:	bf00      	nop
 8001838:	2000089c 	.word	0x2000089c
 800183c:	4bb6      	ldr	r3, [pc, #728]	@ (8001b18 <bldc_interface_process_packet+0x1230>)
 800183e:	f883 206e 	strb.w	r2, [r3, #110]	@ 0x6e
		appconf.app_adc_conf.rev_button_inverted = data[ind++];
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	1c5a      	adds	r2, r3, #1
 8001846:	60fa      	str	r2, [r7, #12]
 8001848:	461a      	mov	r2, r3
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	4413      	add	r3, r2
 800184e:	781b      	ldrb	r3, [r3, #0]
 8001850:	2b00      	cmp	r3, #0
 8001852:	bf14      	ite	ne
 8001854:	2301      	movne	r3, #1
 8001856:	2300      	moveq	r3, #0
 8001858:	b2da      	uxtb	r2, r3
 800185a:	4baf      	ldr	r3, [pc, #700]	@ (8001b18 <bldc_interface_process_packet+0x1230>)
 800185c:	f883 206f 	strb.w	r2, [r3, #111]	@ 0x6f
		appconf.app_adc_conf.voltage_inverted = data[ind++];
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	1c5a      	adds	r2, r3, #1
 8001864:	60fa      	str	r2, [r7, #12]
 8001866:	461a      	mov	r2, r3
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	4413      	add	r3, r2
 800186c:	781b      	ldrb	r3, [r3, #0]
 800186e:	2b00      	cmp	r3, #0
 8001870:	bf14      	ite	ne
 8001872:	2301      	movne	r3, #1
 8001874:	2300      	moveq	r3, #0
 8001876:	b2da      	uxtb	r2, r3
 8001878:	4ba7      	ldr	r3, [pc, #668]	@ (8001b18 <bldc_interface_process_packet+0x1230>)
 800187a:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
		appconf.app_adc_conf.voltage2_inverted = data[ind++];
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	1c5a      	adds	r2, r3, #1
 8001882:	60fa      	str	r2, [r7, #12]
 8001884:	461a      	mov	r2, r3
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	4413      	add	r3, r2
 800188a:	781b      	ldrb	r3, [r3, #0]
 800188c:	2b00      	cmp	r3, #0
 800188e:	bf14      	ite	ne
 8001890:	2301      	movne	r3, #1
 8001892:	2300      	moveq	r3, #0
 8001894:	b2da      	uxtb	r2, r3
 8001896:	4ba0      	ldr	r3, [pc, #640]	@ (8001b18 <bldc_interface_process_packet+0x1230>)
 8001898:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
		appconf.app_adc_conf.throttle_exp = buffer_get_float32_auto(data, &ind);
 800189c:	f107 030c 	add.w	r3, r7, #12
 80018a0:	4619      	mov	r1, r3
 80018a2:	6878      	ldr	r0, [r7, #4]
 80018a4:	f000 fc24 	bl	80020f0 <buffer_get_float32_auto>
 80018a8:	eef0 7a40 	vmov.f32	s15, s0
 80018ac:	4b9a      	ldr	r3, [pc, #616]	@ (8001b18 <bldc_interface_process_packet+0x1230>)
 80018ae:	edc3 7a1d 	vstr	s15, [r3, #116]	@ 0x74
		appconf.app_adc_conf.throttle_exp_brake = buffer_get_float32_auto(data, &ind);
 80018b2:	f107 030c 	add.w	r3, r7, #12
 80018b6:	4619      	mov	r1, r3
 80018b8:	6878      	ldr	r0, [r7, #4]
 80018ba:	f000 fc19 	bl	80020f0 <buffer_get_float32_auto>
 80018be:	eef0 7a40 	vmov.f32	s15, s0
 80018c2:	4b95      	ldr	r3, [pc, #596]	@ (8001b18 <bldc_interface_process_packet+0x1230>)
 80018c4:	edc3 7a1e 	vstr	s15, [r3, #120]	@ 0x78
		appconf.app_adc_conf.throttle_exp_mode = data[ind++];
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	1c5a      	adds	r2, r3, #1
 80018cc:	60fa      	str	r2, [r7, #12]
 80018ce:	461a      	mov	r2, r3
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	4413      	add	r3, r2
 80018d4:	781a      	ldrb	r2, [r3, #0]
 80018d6:	4b90      	ldr	r3, [pc, #576]	@ (8001b18 <bldc_interface_process_packet+0x1230>)
 80018d8:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
		appconf.app_adc_conf.ramp_time_pos = buffer_get_float32_auto(data, &ind);
 80018dc:	f107 030c 	add.w	r3, r7, #12
 80018e0:	4619      	mov	r1, r3
 80018e2:	6878      	ldr	r0, [r7, #4]
 80018e4:	f000 fc04 	bl	80020f0 <buffer_get_float32_auto>
 80018e8:	eef0 7a40 	vmov.f32	s15, s0
 80018ec:	4b8a      	ldr	r3, [pc, #552]	@ (8001b18 <bldc_interface_process_packet+0x1230>)
 80018ee:	edc3 7a20 	vstr	s15, [r3, #128]	@ 0x80
		appconf.app_adc_conf.ramp_time_neg = buffer_get_float32_auto(data, &ind);
 80018f2:	f107 030c 	add.w	r3, r7, #12
 80018f6:	4619      	mov	r1, r3
 80018f8:	6878      	ldr	r0, [r7, #4]
 80018fa:	f000 fbf9 	bl	80020f0 <buffer_get_float32_auto>
 80018fe:	eef0 7a40 	vmov.f32	s15, s0
 8001902:	4b85      	ldr	r3, [pc, #532]	@ (8001b18 <bldc_interface_process_packet+0x1230>)
 8001904:	edc3 7a21 	vstr	s15, [r3, #132]	@ 0x84
		appconf.app_adc_conf.multi_esc = data[ind++];
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	1c5a      	adds	r2, r3, #1
 800190c:	60fa      	str	r2, [r7, #12]
 800190e:	461a      	mov	r2, r3
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	4413      	add	r3, r2
 8001914:	781b      	ldrb	r3, [r3, #0]
 8001916:	2b00      	cmp	r3, #0
 8001918:	bf14      	ite	ne
 800191a:	2301      	movne	r3, #1
 800191c:	2300      	moveq	r3, #0
 800191e:	b2da      	uxtb	r2, r3
 8001920:	4b7d      	ldr	r3, [pc, #500]	@ (8001b18 <bldc_interface_process_packet+0x1230>)
 8001922:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
		appconf.app_adc_conf.tc = data[ind++];
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	1c5a      	adds	r2, r3, #1
 800192a:	60fa      	str	r2, [r7, #12]
 800192c:	461a      	mov	r2, r3
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	4413      	add	r3, r2
 8001932:	781b      	ldrb	r3, [r3, #0]
 8001934:	2b00      	cmp	r3, #0
 8001936:	bf14      	ite	ne
 8001938:	2301      	movne	r3, #1
 800193a:	2300      	moveq	r3, #0
 800193c:	b2da      	uxtb	r2, r3
 800193e:	4b76      	ldr	r3, [pc, #472]	@ (8001b18 <bldc_interface_process_packet+0x1230>)
 8001940:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
		appconf.app_adc_conf.tc_max_diff = buffer_get_float32_auto(data, &ind);
 8001944:	f107 030c 	add.w	r3, r7, #12
 8001948:	4619      	mov	r1, r3
 800194a:	6878      	ldr	r0, [r7, #4]
 800194c:	f000 fbd0 	bl	80020f0 <buffer_get_float32_auto>
 8001950:	eef0 7a40 	vmov.f32	s15, s0
 8001954:	4b70      	ldr	r3, [pc, #448]	@ (8001b18 <bldc_interface_process_packet+0x1230>)
 8001956:	edc3 7a23 	vstr	s15, [r3, #140]	@ 0x8c
		appconf.app_adc_conf.update_rate_hz = buffer_get_uint16(data, &ind);
 800195a:	f107 030c 	add.w	r3, r7, #12
 800195e:	4619      	mov	r1, r3
 8001960:	6878      	ldr	r0, [r7, #4]
 8001962:	f000 fb0b 	bl	8001f7c <buffer_get_uint16>
 8001966:	4603      	mov	r3, r0
 8001968:	461a      	mov	r2, r3
 800196a:	4b6b      	ldr	r3, [pc, #428]	@ (8001b18 <bldc_interface_process_packet+0x1230>)
 800196c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

		appconf.app_uart_baudrate = buffer_get_uint32(data, &ind);
 8001970:	f107 030c 	add.w	r3, r7, #12
 8001974:	4619      	mov	r1, r3
 8001976:	6878      	ldr	r0, [r7, #4]
 8001978:	f000 fb53 	bl	8002022 <buffer_get_uint32>
 800197c:	4603      	mov	r3, r0
 800197e:	4a66      	ldr	r2, [pc, #408]	@ (8001b18 <bldc_interface_process_packet+0x1230>)
 8001980:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

		appconf.app_chuk_conf.ctrl_type = data[ind++];
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	1c5a      	adds	r2, r3, #1
 8001988:	60fa      	str	r2, [r7, #12]
 800198a:	461a      	mov	r2, r3
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	4413      	add	r3, r2
 8001990:	781a      	ldrb	r2, [r3, #0]
 8001992:	4b61      	ldr	r3, [pc, #388]	@ (8001b18 <bldc_interface_process_packet+0x1230>)
 8001994:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
		appconf.app_chuk_conf.hyst = buffer_get_float32_auto(data, &ind);
 8001998:	f107 030c 	add.w	r3, r7, #12
 800199c:	4619      	mov	r1, r3
 800199e:	6878      	ldr	r0, [r7, #4]
 80019a0:	f000 fba6 	bl	80020f0 <buffer_get_float32_auto>
 80019a4:	eef0 7a40 	vmov.f32	s15, s0
 80019a8:	4b5b      	ldr	r3, [pc, #364]	@ (8001b18 <bldc_interface_process_packet+0x1230>)
 80019aa:	edc3 7a27 	vstr	s15, [r3, #156]	@ 0x9c
		appconf.app_chuk_conf.ramp_time_pos = buffer_get_float32_auto(data, &ind);
 80019ae:	f107 030c 	add.w	r3, r7, #12
 80019b2:	4619      	mov	r1, r3
 80019b4:	6878      	ldr	r0, [r7, #4]
 80019b6:	f000 fb9b 	bl	80020f0 <buffer_get_float32_auto>
 80019ba:	eef0 7a40 	vmov.f32	s15, s0
 80019be:	4b56      	ldr	r3, [pc, #344]	@ (8001b18 <bldc_interface_process_packet+0x1230>)
 80019c0:	edc3 7a28 	vstr	s15, [r3, #160]	@ 0xa0
		appconf.app_chuk_conf.ramp_time_neg = buffer_get_float32_auto(data, &ind);
 80019c4:	f107 030c 	add.w	r3, r7, #12
 80019c8:	4619      	mov	r1, r3
 80019ca:	6878      	ldr	r0, [r7, #4]
 80019cc:	f000 fb90 	bl	80020f0 <buffer_get_float32_auto>
 80019d0:	eef0 7a40 	vmov.f32	s15, s0
 80019d4:	4b50      	ldr	r3, [pc, #320]	@ (8001b18 <bldc_interface_process_packet+0x1230>)
 80019d6:	edc3 7a29 	vstr	s15, [r3, #164]	@ 0xa4
		appconf.app_chuk_conf.stick_erpm_per_s_in_cc = buffer_get_float32_auto(data, &ind);
 80019da:	f107 030c 	add.w	r3, r7, #12
 80019de:	4619      	mov	r1, r3
 80019e0:	6878      	ldr	r0, [r7, #4]
 80019e2:	f000 fb85 	bl	80020f0 <buffer_get_float32_auto>
 80019e6:	eef0 7a40 	vmov.f32	s15, s0
 80019ea:	4b4b      	ldr	r3, [pc, #300]	@ (8001b18 <bldc_interface_process_packet+0x1230>)
 80019ec:	edc3 7a2a 	vstr	s15, [r3, #168]	@ 0xa8
		appconf.app_chuk_conf.throttle_exp = buffer_get_float32_auto(data, &ind);
 80019f0:	f107 030c 	add.w	r3, r7, #12
 80019f4:	4619      	mov	r1, r3
 80019f6:	6878      	ldr	r0, [r7, #4]
 80019f8:	f000 fb7a 	bl	80020f0 <buffer_get_float32_auto>
 80019fc:	eef0 7a40 	vmov.f32	s15, s0
 8001a00:	4b45      	ldr	r3, [pc, #276]	@ (8001b18 <bldc_interface_process_packet+0x1230>)
 8001a02:	edc3 7a2b 	vstr	s15, [r3, #172]	@ 0xac
		appconf.app_chuk_conf.throttle_exp_brake = buffer_get_float32_auto(data, &ind);
 8001a06:	f107 030c 	add.w	r3, r7, #12
 8001a0a:	4619      	mov	r1, r3
 8001a0c:	6878      	ldr	r0, [r7, #4]
 8001a0e:	f000 fb6f 	bl	80020f0 <buffer_get_float32_auto>
 8001a12:	eef0 7a40 	vmov.f32	s15, s0
 8001a16:	4b40      	ldr	r3, [pc, #256]	@ (8001b18 <bldc_interface_process_packet+0x1230>)
 8001a18:	edc3 7a2c 	vstr	s15, [r3, #176]	@ 0xb0
		appconf.app_chuk_conf.throttle_exp_mode = data[ind++];
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	1c5a      	adds	r2, r3, #1
 8001a20:	60fa      	str	r2, [r7, #12]
 8001a22:	461a      	mov	r2, r3
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	4413      	add	r3, r2
 8001a28:	781a      	ldrb	r2, [r3, #0]
 8001a2a:	4b3b      	ldr	r3, [pc, #236]	@ (8001b18 <bldc_interface_process_packet+0x1230>)
 8001a2c:	f883 20b4 	strb.w	r2, [r3, #180]	@ 0xb4
		appconf.app_chuk_conf.multi_esc = data[ind++];
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	1c5a      	adds	r2, r3, #1
 8001a34:	60fa      	str	r2, [r7, #12]
 8001a36:	461a      	mov	r2, r3
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	4413      	add	r3, r2
 8001a3c:	781b      	ldrb	r3, [r3, #0]
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	bf14      	ite	ne
 8001a42:	2301      	movne	r3, #1
 8001a44:	2300      	moveq	r3, #0
 8001a46:	b2da      	uxtb	r2, r3
 8001a48:	4b33      	ldr	r3, [pc, #204]	@ (8001b18 <bldc_interface_process_packet+0x1230>)
 8001a4a:	f883 20b5 	strb.w	r2, [r3, #181]	@ 0xb5
		appconf.app_chuk_conf.tc = data[ind++];
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	1c5a      	adds	r2, r3, #1
 8001a52:	60fa      	str	r2, [r7, #12]
 8001a54:	461a      	mov	r2, r3
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	4413      	add	r3, r2
 8001a5a:	781b      	ldrb	r3, [r3, #0]
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	bf14      	ite	ne
 8001a60:	2301      	movne	r3, #1
 8001a62:	2300      	moveq	r3, #0
 8001a64:	b2da      	uxtb	r2, r3
 8001a66:	4b2c      	ldr	r3, [pc, #176]	@ (8001b18 <bldc_interface_process_packet+0x1230>)
 8001a68:	f883 20b6 	strb.w	r2, [r3, #182]	@ 0xb6
		appconf.app_chuk_conf.tc_max_diff = buffer_get_float32_auto(data, &ind);
 8001a6c:	f107 030c 	add.w	r3, r7, #12
 8001a70:	4619      	mov	r1, r3
 8001a72:	6878      	ldr	r0, [r7, #4]
 8001a74:	f000 fb3c 	bl	80020f0 <buffer_get_float32_auto>
 8001a78:	eef0 7a40 	vmov.f32	s15, s0
 8001a7c:	4b26      	ldr	r3, [pc, #152]	@ (8001b18 <bldc_interface_process_packet+0x1230>)
 8001a7e:	edc3 7a2e 	vstr	s15, [r3, #184]	@ 0xb8

		appconf.app_nrf_conf.speed = data[ind++];
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	1c5a      	adds	r2, r3, #1
 8001a86:	60fa      	str	r2, [r7, #12]
 8001a88:	461a      	mov	r2, r3
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	4413      	add	r3, r2
 8001a8e:	781a      	ldrb	r2, [r3, #0]
 8001a90:	4b21      	ldr	r3, [pc, #132]	@ (8001b18 <bldc_interface_process_packet+0x1230>)
 8001a92:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
		appconf.app_nrf_conf.power = data[ind++];
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	1c5a      	adds	r2, r3, #1
 8001a9a:	60fa      	str	r2, [r7, #12]
 8001a9c:	461a      	mov	r2, r3
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	4413      	add	r3, r2
 8001aa2:	781a      	ldrb	r2, [r3, #0]
 8001aa4:	4b1c      	ldr	r3, [pc, #112]	@ (8001b18 <bldc_interface_process_packet+0x1230>)
 8001aa6:	f883 20bd 	strb.w	r2, [r3, #189]	@ 0xbd
		appconf.app_nrf_conf.crc_type = data[ind++];
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	1c5a      	adds	r2, r3, #1
 8001aae:	60fa      	str	r2, [r7, #12]
 8001ab0:	461a      	mov	r2, r3
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	4413      	add	r3, r2
 8001ab6:	781a      	ldrb	r2, [r3, #0]
 8001ab8:	4b17      	ldr	r3, [pc, #92]	@ (8001b18 <bldc_interface_process_packet+0x1230>)
 8001aba:	f883 20be 	strb.w	r2, [r3, #190]	@ 0xbe
		appconf.app_nrf_conf.retry_delay = data[ind++];
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	1c5a      	adds	r2, r3, #1
 8001ac2:	60fa      	str	r2, [r7, #12]
 8001ac4:	461a      	mov	r2, r3
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	4413      	add	r3, r2
 8001aca:	781a      	ldrb	r2, [r3, #0]
 8001acc:	4b12      	ldr	r3, [pc, #72]	@ (8001b18 <bldc_interface_process_packet+0x1230>)
 8001ace:	f883 20bf 	strb.w	r2, [r3, #191]	@ 0xbf
		appconf.app_nrf_conf.retries = data[ind++];
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	1c5a      	adds	r2, r3, #1
 8001ad6:	60fa      	str	r2, [r7, #12]
 8001ad8:	461a      	mov	r2, r3
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	4413      	add	r3, r2
 8001ade:	781a      	ldrb	r2, [r3, #0]
 8001ae0:	4b0d      	ldr	r3, [pc, #52]	@ (8001b18 <bldc_interface_process_packet+0x1230>)
 8001ae2:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
		appconf.app_nrf_conf.channel = data[ind++];
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	1c5a      	adds	r2, r3, #1
 8001aea:	60fa      	str	r2, [r7, #12]
 8001aec:	461a      	mov	r2, r3
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	4413      	add	r3, r2
 8001af2:	781a      	ldrb	r2, [r3, #0]
 8001af4:	4b08      	ldr	r3, [pc, #32]	@ (8001b18 <bldc_interface_process_packet+0x1230>)
 8001af6:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1
		memcpy(appconf.app_nrf_conf.address, data + ind, 3);
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	461a      	mov	r2, r3
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	441a      	add	r2, r3
 8001b02:	4b05      	ldr	r3, [pc, #20]	@ (8001b18 <bldc_interface_process_packet+0x1230>)
 8001b04:	33c2      	adds	r3, #194	@ 0xc2
 8001b06:	8811      	ldrh	r1, [r2, #0]
 8001b08:	7892      	ldrb	r2, [r2, #2]
 8001b0a:	8019      	strh	r1, [r3, #0]
 8001b0c:	709a      	strb	r2, [r3, #2]
		ind += 3;
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	3303      	adds	r3, #3
 8001b12:	60fb      	str	r3, [r7, #12]
		appconf.app_nrf_conf.send_crc_ack = data[ind++];
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	e001      	b.n	8001b1c <bldc_interface_process_packet+0x1234>
 8001b18:	2000089c 	.word	0x2000089c
 8001b1c:	1c5a      	adds	r2, r3, #1
 8001b1e:	60fa      	str	r2, [r7, #12]
 8001b20:	461a      	mov	r2, r3
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	4413      	add	r3, r2
 8001b26:	781b      	ldrb	r3, [r3, #0]
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	bf14      	ite	ne
 8001b2c:	2301      	movne	r3, #1
 8001b2e:	2300      	moveq	r3, #0
 8001b30:	b2da      	uxtb	r2, r3
 8001b32:	4b82      	ldr	r3, [pc, #520]	@ (8001d3c <bldc_interface_process_packet+0x1454>)
 8001b34:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5

		if (rx_appconf_func) {
 8001b38:	4b81      	ldr	r3, [pc, #516]	@ (8001d40 <bldc_interface_process_packet+0x1458>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	f000 80ed 	beq.w	8001d1c <bldc_interface_process_packet+0x1434>
			rx_appconf_func(&appconf);
 8001b42:	4b7f      	ldr	r3, [pc, #508]	@ (8001d40 <bldc_interface_process_packet+0x1458>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	487d      	ldr	r0, [pc, #500]	@ (8001d3c <bldc_interface_process_packet+0x1454>)
 8001b48:	4798      	blx	r3
		}
		break;
 8001b4a:	e0e7      	b.n	8001d1c <bldc_interface_process_packet+0x1434>

	case COMM_DETECT_MOTOR_PARAM:
		ind = 0;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	60fb      	str	r3, [r7, #12]
		detect_cycle_int_limit = buffer_get_float32(data, 1000.0, &ind);
 8001b50:	f107 030c 	add.w	r3, r7, #12
 8001b54:	4619      	mov	r1, r3
 8001b56:	ed9f 0a7b 	vldr	s0, [pc, #492]	@ 8001d44 <bldc_interface_process_packet+0x145c>
 8001b5a:	6878      	ldr	r0, [r7, #4]
 8001b5c:	f000 faac 	bl	80020b8 <buffer_get_float32>
 8001b60:	eef0 7a40 	vmov.f32	s15, s0
 8001b64:	4b78      	ldr	r3, [pc, #480]	@ (8001d48 <bldc_interface_process_packet+0x1460>)
 8001b66:	edc3 7a00 	vstr	s15, [r3]
		detect_coupling_k = buffer_get_float32(data, 1000.0, &ind);
 8001b6a:	f107 030c 	add.w	r3, r7, #12
 8001b6e:	4619      	mov	r1, r3
 8001b70:	ed9f 0a74 	vldr	s0, [pc, #464]	@ 8001d44 <bldc_interface_process_packet+0x145c>
 8001b74:	6878      	ldr	r0, [r7, #4]
 8001b76:	f000 fa9f 	bl	80020b8 <buffer_get_float32>
 8001b7a:	eef0 7a40 	vmov.f32	s15, s0
 8001b7e:	4b73      	ldr	r3, [pc, #460]	@ (8001d4c <bldc_interface_process_packet+0x1464>)
 8001b80:	edc3 7a00 	vstr	s15, [r3]
		for (i = 0;i < 8;i++) {
 8001b84:	2300      	movs	r3, #0
 8001b86:	617b      	str	r3, [r7, #20]
 8001b88:	e00f      	b.n	8001baa <bldc_interface_process_packet+0x12c2>
			detect_hall_table[i] = (const signed char)(data[ind++]);
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	1c5a      	adds	r2, r3, #1
 8001b8e:	60fa      	str	r2, [r7, #12]
 8001b90:	461a      	mov	r2, r3
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	4413      	add	r3, r2
 8001b96:	781b      	ldrb	r3, [r3, #0]
 8001b98:	b259      	sxtb	r1, r3
 8001b9a:	4a6d      	ldr	r2, [pc, #436]	@ (8001d50 <bldc_interface_process_packet+0x1468>)
 8001b9c:	697b      	ldr	r3, [r7, #20]
 8001b9e:	4413      	add	r3, r2
 8001ba0:	460a      	mov	r2, r1
 8001ba2:	701a      	strb	r2, [r3, #0]
		for (i = 0;i < 8;i++) {
 8001ba4:	697b      	ldr	r3, [r7, #20]
 8001ba6:	3301      	adds	r3, #1
 8001ba8:	617b      	str	r3, [r7, #20]
 8001baa:	697b      	ldr	r3, [r7, #20]
 8001bac:	2b07      	cmp	r3, #7
 8001bae:	ddec      	ble.n	8001b8a <bldc_interface_process_packet+0x12a2>
		}
		detect_hall_res = (const signed char)(data[ind++]);
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	1c5a      	adds	r2, r3, #1
 8001bb4:	60fa      	str	r2, [r7, #12]
 8001bb6:	461a      	mov	r2, r3
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	4413      	add	r3, r2
 8001bbc:	781b      	ldrb	r3, [r3, #0]
 8001bbe:	b25a      	sxtb	r2, r3
 8001bc0:	4b64      	ldr	r3, [pc, #400]	@ (8001d54 <bldc_interface_process_packet+0x146c>)
 8001bc2:	701a      	strb	r2, [r3, #0]

		if (rx_detect_func) {
 8001bc4:	4b64      	ldr	r3, [pc, #400]	@ (8001d58 <bldc_interface_process_packet+0x1470>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	f000 80a9 	beq.w	8001d20 <bldc_interface_process_packet+0x1438>
			rx_detect_func(detect_cycle_int_limit, detect_coupling_k,
 8001bce:	4b62      	ldr	r3, [pc, #392]	@ (8001d58 <bldc_interface_process_packet+0x1470>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	4a5d      	ldr	r2, [pc, #372]	@ (8001d48 <bldc_interface_process_packet+0x1460>)
 8001bd4:	edd2 7a00 	vldr	s15, [r2]
 8001bd8:	4a5c      	ldr	r2, [pc, #368]	@ (8001d4c <bldc_interface_process_packet+0x1464>)
 8001bda:	ed92 7a00 	vldr	s14, [r2]
 8001bde:	4a5d      	ldr	r2, [pc, #372]	@ (8001d54 <bldc_interface_process_packet+0x146c>)
 8001be0:	f992 2000 	ldrsb.w	r2, [r2]
 8001be4:	4611      	mov	r1, r2
 8001be6:	485a      	ldr	r0, [pc, #360]	@ (8001d50 <bldc_interface_process_packet+0x1468>)
 8001be8:	eef0 0a47 	vmov.f32	s1, s14
 8001bec:	eeb0 0a67 	vmov.f32	s0, s15
 8001bf0:	4798      	blx	r3
					detect_hall_table, detect_hall_res);
		}
		break;
 8001bf2:	e095      	b.n	8001d20 <bldc_interface_process_packet+0x1438>
	case COMM_DETECT_HALL_FOC: {
		// TODO!
	} break;

	case COMM_GET_DECODED_PPM:
		ind = 0;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	60fb      	str	r3, [r7, #12]
		dec_ppm = buffer_get_float32(data, 1000000.0, &ind);
 8001bf8:	f107 030c 	add.w	r3, r7, #12
 8001bfc:	4619      	mov	r1, r3
 8001bfe:	ed9f 0a57 	vldr	s0, [pc, #348]	@ 8001d5c <bldc_interface_process_packet+0x1474>
 8001c02:	6878      	ldr	r0, [r7, #4]
 8001c04:	f000 fa58 	bl	80020b8 <buffer_get_float32>
 8001c08:	eef0 7a40 	vmov.f32	s15, s0
 8001c0c:	4b54      	ldr	r3, [pc, #336]	@ (8001d60 <bldc_interface_process_packet+0x1478>)
 8001c0e:	edc3 7a00 	vstr	s15, [r3]
		dec_ppm_len = buffer_get_float32(data, 1000000.0, &ind);
 8001c12:	f107 030c 	add.w	r3, r7, #12
 8001c16:	4619      	mov	r1, r3
 8001c18:	ed9f 0a50 	vldr	s0, [pc, #320]	@ 8001d5c <bldc_interface_process_packet+0x1474>
 8001c1c:	6878      	ldr	r0, [r7, #4]
 8001c1e:	f000 fa4b 	bl	80020b8 <buffer_get_float32>
 8001c22:	eef0 7a40 	vmov.f32	s15, s0
 8001c26:	4b4f      	ldr	r3, [pc, #316]	@ (8001d64 <bldc_interface_process_packet+0x147c>)
 8001c28:	edc3 7a00 	vstr	s15, [r3]

		if (rx_dec_ppm_func) {
 8001c2c:	4b4e      	ldr	r3, [pc, #312]	@ (8001d68 <bldc_interface_process_packet+0x1480>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d077      	beq.n	8001d24 <bldc_interface_process_packet+0x143c>
			rx_dec_ppm_func(dec_ppm, dec_ppm_len);
 8001c34:	4b4c      	ldr	r3, [pc, #304]	@ (8001d68 <bldc_interface_process_packet+0x1480>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4a49      	ldr	r2, [pc, #292]	@ (8001d60 <bldc_interface_process_packet+0x1478>)
 8001c3a:	edd2 7a00 	vldr	s15, [r2]
 8001c3e:	4a49      	ldr	r2, [pc, #292]	@ (8001d64 <bldc_interface_process_packet+0x147c>)
 8001c40:	ed92 7a00 	vldr	s14, [r2]
 8001c44:	eef0 0a47 	vmov.f32	s1, s14
 8001c48:	eeb0 0a67 	vmov.f32	s0, s15
 8001c4c:	4798      	blx	r3
		}
		break;
 8001c4e:	e069      	b.n	8001d24 <bldc_interface_process_packet+0x143c>

	case COMM_GET_DECODED_ADC:
		ind = 0;
 8001c50:	2300      	movs	r3, #0
 8001c52:	60fb      	str	r3, [r7, #12]
		dec_adc = buffer_get_float32(data, 1000000.0, &ind);
 8001c54:	f107 030c 	add.w	r3, r7, #12
 8001c58:	4619      	mov	r1, r3
 8001c5a:	ed9f 0a40 	vldr	s0, [pc, #256]	@ 8001d5c <bldc_interface_process_packet+0x1474>
 8001c5e:	6878      	ldr	r0, [r7, #4]
 8001c60:	f000 fa2a 	bl	80020b8 <buffer_get_float32>
 8001c64:	eef0 7a40 	vmov.f32	s15, s0
 8001c68:	4b40      	ldr	r3, [pc, #256]	@ (8001d6c <bldc_interface_process_packet+0x1484>)
 8001c6a:	edc3 7a00 	vstr	s15, [r3]
		dec_adc_voltage = buffer_get_float32(data, 1000000.0, &ind);
 8001c6e:	f107 030c 	add.w	r3, r7, #12
 8001c72:	4619      	mov	r1, r3
 8001c74:	ed9f 0a39 	vldr	s0, [pc, #228]	@ 8001d5c <bldc_interface_process_packet+0x1474>
 8001c78:	6878      	ldr	r0, [r7, #4]
 8001c7a:	f000 fa1d 	bl	80020b8 <buffer_get_float32>
 8001c7e:	eef0 7a40 	vmov.f32	s15, s0
 8001c82:	4b3b      	ldr	r3, [pc, #236]	@ (8001d70 <bldc_interface_process_packet+0x1488>)
 8001c84:	edc3 7a00 	vstr	s15, [r3]
		// TODO for adc2

		if (rx_dec_adc_func) {
 8001c88:	4b3a      	ldr	r3, [pc, #232]	@ (8001d74 <bldc_interface_process_packet+0x148c>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d04b      	beq.n	8001d28 <bldc_interface_process_packet+0x1440>
			rx_dec_adc_func(dec_adc, dec_adc_voltage);
 8001c90:	4b38      	ldr	r3, [pc, #224]	@ (8001d74 <bldc_interface_process_packet+0x148c>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	4a35      	ldr	r2, [pc, #212]	@ (8001d6c <bldc_interface_process_packet+0x1484>)
 8001c96:	edd2 7a00 	vldr	s15, [r2]
 8001c9a:	4a35      	ldr	r2, [pc, #212]	@ (8001d70 <bldc_interface_process_packet+0x1488>)
 8001c9c:	ed92 7a00 	vldr	s14, [r2]
 8001ca0:	eef0 0a47 	vmov.f32	s1, s14
 8001ca4:	eeb0 0a67 	vmov.f32	s0, s15
 8001ca8:	4798      	blx	r3
		}
		break;
 8001caa:	e03d      	b.n	8001d28 <bldc_interface_process_packet+0x1440>

	case COMM_GET_DECODED_CHUK:
		ind = 0;
 8001cac:	2300      	movs	r3, #0
 8001cae:	60fb      	str	r3, [r7, #12]
		dec_chuk = buffer_get_float32(data, 1000000.0, &ind);
 8001cb0:	f107 030c 	add.w	r3, r7, #12
 8001cb4:	4619      	mov	r1, r3
 8001cb6:	ed9f 0a29 	vldr	s0, [pc, #164]	@ 8001d5c <bldc_interface_process_packet+0x1474>
 8001cba:	6878      	ldr	r0, [r7, #4]
 8001cbc:	f000 f9fc 	bl	80020b8 <buffer_get_float32>
 8001cc0:	eef0 7a40 	vmov.f32	s15, s0
 8001cc4:	4b2c      	ldr	r3, [pc, #176]	@ (8001d78 <bldc_interface_process_packet+0x1490>)
 8001cc6:	edc3 7a00 	vstr	s15, [r3]

		if (rx_dec_chuk_func) {
 8001cca:	4b2c      	ldr	r3, [pc, #176]	@ (8001d7c <bldc_interface_process_packet+0x1494>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d02c      	beq.n	8001d2c <bldc_interface_process_packet+0x1444>
			rx_dec_chuk_func(dec_chuk);
 8001cd2:	4b2a      	ldr	r3, [pc, #168]	@ (8001d7c <bldc_interface_process_packet+0x1494>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	4a28      	ldr	r2, [pc, #160]	@ (8001d78 <bldc_interface_process_packet+0x1490>)
 8001cd8:	edd2 7a00 	vldr	s15, [r2]
 8001cdc:	eeb0 0a67 	vmov.f32	s0, s15
 8001ce0:	4798      	blx	r3
		}
		break;
 8001ce2:	e023      	b.n	8001d2c <bldc_interface_process_packet+0x1444>

	case COMM_SET_MCCONF:
		// This is a confirmation that the new mcconf is received.
		if (rx_mcconf_received_func) {
 8001ce4:	4b26      	ldr	r3, [pc, #152]	@ (8001d80 <bldc_interface_process_packet+0x1498>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d021      	beq.n	8001d30 <bldc_interface_process_packet+0x1448>
			rx_mcconf_received_func();
 8001cec:	4b24      	ldr	r3, [pc, #144]	@ (8001d80 <bldc_interface_process_packet+0x1498>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	4798      	blx	r3
		}
		break;
 8001cf2:	e01d      	b.n	8001d30 <bldc_interface_process_packet+0x1448>

	case COMM_SET_APPCONF:
		// This is a confirmation that the new appconf is received.
		if (rx_appconf_received_func) {
 8001cf4:	4b23      	ldr	r3, [pc, #140]	@ (8001d84 <bldc_interface_process_packet+0x149c>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d01b      	beq.n	8001d34 <bldc_interface_process_packet+0x144c>
			rx_appconf_received_func();
 8001cfc:	4b21      	ldr	r3, [pc, #132]	@ (8001d84 <bldc_interface_process_packet+0x149c>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	4798      	blx	r3
		}
		break;
 8001d02:	e017      	b.n	8001d34 <bldc_interface_process_packet+0x144c>
		return;
 8001d04:	bf00      	nop
 8001d06:	e016      	b.n	8001d36 <bldc_interface_process_packet+0x144e>

	default:
		break;
 8001d08:	bf00      	nop
 8001d0a:	e014      	b.n	8001d36 <bldc_interface_process_packet+0x144e>
		break;
 8001d0c:	bf00      	nop
 8001d0e:	e012      	b.n	8001d36 <bldc_interface_process_packet+0x144e>
		break;
 8001d10:	bf00      	nop
 8001d12:	e010      	b.n	8001d36 <bldc_interface_process_packet+0x144e>
		break;
 8001d14:	bf00      	nop
 8001d16:	e00e      	b.n	8001d36 <bldc_interface_process_packet+0x144e>
		break;
 8001d18:	bf00      	nop
 8001d1a:	e00c      	b.n	8001d36 <bldc_interface_process_packet+0x144e>
		break;
 8001d1c:	bf00      	nop
 8001d1e:	e00a      	b.n	8001d36 <bldc_interface_process_packet+0x144e>
		break;
 8001d20:	bf00      	nop
 8001d22:	e008      	b.n	8001d36 <bldc_interface_process_packet+0x144e>
		break;
 8001d24:	bf00      	nop
 8001d26:	e006      	b.n	8001d36 <bldc_interface_process_packet+0x144e>
		break;
 8001d28:	bf00      	nop
 8001d2a:	e004      	b.n	8001d36 <bldc_interface_process_packet+0x144e>
		break;
 8001d2c:	bf00      	nop
 8001d2e:	e002      	b.n	8001d36 <bldc_interface_process_packet+0x144e>
		break;
 8001d30:	bf00      	nop
 8001d32:	e000      	b.n	8001d36 <bldc_interface_process_packet+0x144e>
		break;
 8001d34:	bf00      	nop
	}
}
 8001d36:	3718      	adds	r7, #24
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bd80      	pop	{r7, pc}
 8001d3c:	2000089c 	.word	0x2000089c
 8001d40:	200009a4 	.word	0x200009a4
 8001d44:	447a0000 	.word	0x447a0000
 8001d48:	20000964 	.word	0x20000964
 8001d4c:	20000968 	.word	0x20000968
 8001d50:	2000096c 	.word	0x2000096c
 8001d54:	20000974 	.word	0x20000974
 8001d58:	200009a8 	.word	0x200009a8
 8001d5c:	49742400 	.word	0x49742400
 8001d60:	20000978 	.word	0x20000978
 8001d64:	2000097c 	.word	0x2000097c
 8001d68:	200009ac 	.word	0x200009ac
 8001d6c:	20000980 	.word	0x20000980
 8001d70:	20000984 	.word	0x20000984
 8001d74:	200009b0 	.word	0x200009b0
 8001d78:	20000988 	.word	0x20000988
 8001d7c:	200009b4 	.word	0x200009b4
 8001d80:	200009b8 	.word	0x200009b8
 8001d84:	200009bc 	.word	0x200009bc

08001d88 <bldc_interface_set_rpm>:
	send_buffer[send_index++] = COMM_SET_CURRENT_BRAKE;
	buffer_append_float32(send_buffer, current, 1000.0, &send_index);
	send_packet_no_fwd(send_buffer, send_index);
}

void bldc_interface_set_rpm(int rpm) {
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b084      	sub	sp, #16
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
	if (motor_control_set_func) {
 8001d90:	4b13      	ldr	r3, [pc, #76]	@ (8001de0 <bldc_interface_set_rpm+0x58>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d00b      	beq.n	8001db0 <bldc_interface_set_rpm+0x28>
		motor_control_set_func(MOTOR_CONTROL_RPM, rpm);
 8001d98:	4b11      	ldr	r3, [pc, #68]	@ (8001de0 <bldc_interface_set_rpm+0x58>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	687a      	ldr	r2, [r7, #4]
 8001d9e:	ee07 2a90 	vmov	s15, r2
 8001da2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001da6:	eeb0 0a67 	vmov.f32	s0, s15
 8001daa:	2003      	movs	r0, #3
 8001dac:	4798      	blx	r3
 8001dae:	e013      	b.n	8001dd8 <bldc_interface_set_rpm+0x50>
		return;
	}
	int32_t send_index = 0;
 8001db0:	2300      	movs	r3, #0
 8001db2:	60fb      	str	r3, [r7, #12]
	send_buffer[send_index++] = COMM_SET_RPM;
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	1c5a      	adds	r2, r3, #1
 8001db8:	60fa      	str	r2, [r7, #12]
 8001dba:	4a0a      	ldr	r2, [pc, #40]	@ (8001de4 <bldc_interface_set_rpm+0x5c>)
 8001dbc:	2108      	movs	r1, #8
 8001dbe:	54d1      	strb	r1, [r2, r3]
	buffer_append_int32(send_buffer, rpm, &send_index);
 8001dc0:	f107 030c 	add.w	r3, r7, #12
 8001dc4:	461a      	mov	r2, r3
 8001dc6:	6879      	ldr	r1, [r7, #4]
 8001dc8:	4806      	ldr	r0, [pc, #24]	@ (8001de4 <bldc_interface_set_rpm+0x5c>)
 8001dca:	f000 f879 	bl	8001ec0 <buffer_append_int32>
	send_packet_no_fwd(send_buffer, send_index);
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	4619      	mov	r1, r3
 8001dd2:	4804      	ldr	r0, [pc, #16]	@ (8001de4 <bldc_interface_set_rpm+0x5c>)
 8001dd4:	f000 f808 	bl	8001de8 <send_packet_no_fwd>
}
 8001dd8:	3710      	adds	r7, #16
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}
 8001dde:	bf00      	nop
 8001de0:	200009c0 	.word	0x200009c0
 8001de4:	200002c4 	.word	0x200002c4

08001de8 <send_packet_no_fwd>:
	default: return "Unknown fault";
	}
}

// Private functions
void send_packet_no_fwd(unsigned char *data, unsigned int len) {
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b082      	sub	sp, #8
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
 8001df0:	6039      	str	r1, [r7, #0]
	if (!forward_func) {
 8001df2:	4b06      	ldr	r3, [pc, #24]	@ (8001e0c <send_packet_no_fwd+0x24>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d103      	bne.n	8001e02 <send_packet_no_fwd+0x1a>
		bldc_interface_send_packet(data, len);
 8001dfa:	6839      	ldr	r1, [r7, #0]
 8001dfc:	6878      	ldr	r0, [r7, #4]
 8001dfe:	f7fe fd5f 	bl	80008c0 <bldc_interface_send_packet>
	}
}
 8001e02:	bf00      	nop
 8001e04:	3708      	adds	r7, #8
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bd80      	pop	{r7, pc}
 8001e0a:	bf00      	nop
 8001e0c:	20000990 	.word	0x20000990

08001e10 <bldc_interface_uart_init>:
 * sending packets.
 *
 * @param func
 * Function provided for sending packets.
 */
void bldc_interface_uart_init(void(*func)(unsigned char *data, unsigned int len)) {
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b082      	sub	sp, #8
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
	// Initialize packet handler
	packet_init(func, process_packet, PACKET_HANDLER);
 8001e18:	2200      	movs	r2, #0
 8001e1a:	4905      	ldr	r1, [pc, #20]	@ (8001e30 <bldc_interface_uart_init+0x20>)
 8001e1c:	6878      	ldr	r0, [r7, #4]
 8001e1e:	f001 f843 	bl	8002ea8 <packet_init>

	// Initialize the bldc interface and provide a send function
	bldc_interface_init(send_packet_bldc_interface);
 8001e22:	4804      	ldr	r0, [pc, #16]	@ (8001e34 <bldc_interface_uart_init+0x24>)
 8001e24:	f7fe fd3c 	bl	80008a0 <bldc_interface_init>
}
 8001e28:	bf00      	nop
 8001e2a:	3708      	adds	r7, #8
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}
 8001e30:	08001e39 	.word	0x08001e39
 8001e34:	08001e53 	.word	0x08001e53

08001e38 <process_packet>:
 * @param data
 * Data array pointer
 * @param len
 * Data array length
 */
static void process_packet(unsigned char *data, unsigned int len) {
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b082      	sub	sp, #8
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
 8001e40:	6039      	str	r1, [r7, #0]
	// Let bldc_interface process the packet.
	bldc_interface_process_packet(data, len);
 8001e42:	6839      	ldr	r1, [r7, #0]
 8001e44:	6878      	ldr	r0, [r7, #4]
 8001e46:	f7fe fd4f 	bl	80008e8 <bldc_interface_process_packet>
}
 8001e4a:	bf00      	nop
 8001e4c:	3708      	adds	r7, #8
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bd80      	pop	{r7, pc}

08001e52 <send_packet_bldc_interface>:
 * @param data
 * Data array pointer
 * @param len
 * Data array length
 */
static void send_packet_bldc_interface(unsigned char *data, unsigned int len) {
 8001e52:	b580      	push	{r7, lr}
 8001e54:	b082      	sub	sp, #8
 8001e56:	af00      	add	r7, sp, #0
 8001e58:	6078      	str	r0, [r7, #4]
 8001e5a:	6039      	str	r1, [r7, #0]
	// Pass the packet to the packet handler to add checksum, length, start and stop bytes.
	packet_send_packet(data, len, PACKET_HANDLER);
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	6839      	ldr	r1, [r7, #0]
 8001e60:	6878      	ldr	r0, [r7, #4]
 8001e62:	f001 f843 	bl	8002eec <packet_send_packet>
}
 8001e66:	bf00      	nop
 8001e68:	3708      	adds	r7, #8
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bd80      	pop	{r7, pc}
	...

08001e70 <send_packet>:


void send_packet(unsigned char *data, unsigned int len)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b082      	sub	sp, #8
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
 8001e78:	6039      	str	r1, [r7, #0]
	if (len > (PACKET_MAX_PL_LEN + 5)) {
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	f240 2205 	movw	r2, #517	@ 0x205
 8001e80:	4293      	cmp	r3, r2
 8001e82:	d812      	bhi.n	8001eaa <send_packet+0x3a>
		return;
	}

	// Copy the data to a new buffer to ensure it's not overwritten
	static uint8_t buffer[PACKET_MAX_PL_LEN + 5];
	memcpy(buffer, data, len);
 8001e84:	683a      	ldr	r2, [r7, #0]
 8001e86:	6879      	ldr	r1, [r7, #4]
 8001e88:	480a      	ldr	r0, [pc, #40]	@ (8001eb4 <send_packet+0x44>)
 8001e8a:	f00c fcb9 	bl	800e800 <memcpy>

	HAL_GPIO_WritePin(GPIOB, LD3_Pin,GPIO_PIN_SET);
 8001e8e:	2201      	movs	r2, #1
 8001e90:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001e94:	4808      	ldr	r0, [pc, #32]	@ (8001eb8 <send_packet+0x48>)
 8001e96:	f003 fcbb 	bl	8005810 <HAL_GPIO_WritePin>
	// Send the data over UART
	HAL_UART_Transmit_DMA(&huart2, buffer, len);
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	b29b      	uxth	r3, r3
 8001e9e:	461a      	mov	r2, r3
 8001ea0:	4904      	ldr	r1, [pc, #16]	@ (8001eb4 <send_packet+0x44>)
 8001ea2:	4806      	ldr	r0, [pc, #24]	@ (8001ebc <send_packet+0x4c>)
 8001ea4:	f007 f9c2 	bl	800922c <HAL_UART_Transmit_DMA>
 8001ea8:	e000      	b.n	8001eac <send_packet+0x3c>
		return;
 8001eaa:	bf00      	nop

}
 8001eac:	3708      	adds	r7, #8
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bd80      	pop	{r7, pc}
 8001eb2:	bf00      	nop
 8001eb4:	200009c4 	.word	0x200009c4
 8001eb8:	40020400 	.word	0x40020400
 8001ebc:	20000e58 	.word	0x20000e58

08001ec0 <buffer_append_int32>:
void buffer_append_uint16(uint8_t* buffer, uint16_t number, int32_t *index) {
	buffer[(*index)++] = number >> 8;
	buffer[(*index)++] = number;
}

void buffer_append_int32(uint8_t* buffer, int32_t number, int32_t *index) {
 8001ec0:	b480      	push	{r7}
 8001ec2:	b085      	sub	sp, #20
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	60f8      	str	r0, [r7, #12]
 8001ec8:	60b9      	str	r1, [r7, #8]
 8001eca:	607a      	str	r2, [r7, #4]
	buffer[(*index)++] = number >> 24;
 8001ecc:	68bb      	ldr	r3, [r7, #8]
 8001ece:	1618      	asrs	r0, r3, #24
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	1c59      	adds	r1, r3, #1
 8001ed6:	687a      	ldr	r2, [r7, #4]
 8001ed8:	6011      	str	r1, [r2, #0]
 8001eda:	461a      	mov	r2, r3
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	4413      	add	r3, r2
 8001ee0:	b2c2      	uxtb	r2, r0
 8001ee2:	701a      	strb	r2, [r3, #0]
	buffer[(*index)++] = number >> 16;
 8001ee4:	68bb      	ldr	r3, [r7, #8]
 8001ee6:	1418      	asrs	r0, r3, #16
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	1c59      	adds	r1, r3, #1
 8001eee:	687a      	ldr	r2, [r7, #4]
 8001ef0:	6011      	str	r1, [r2, #0]
 8001ef2:	461a      	mov	r2, r3
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	4413      	add	r3, r2
 8001ef8:	b2c2      	uxtb	r2, r0
 8001efa:	701a      	strb	r2, [r3, #0]
	buffer[(*index)++] = number >> 8;
 8001efc:	68bb      	ldr	r3, [r7, #8]
 8001efe:	1218      	asrs	r0, r3, #8
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	1c59      	adds	r1, r3, #1
 8001f06:	687a      	ldr	r2, [r7, #4]
 8001f08:	6011      	str	r1, [r2, #0]
 8001f0a:	461a      	mov	r2, r3
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	4413      	add	r3, r2
 8001f10:	b2c2      	uxtb	r2, r0
 8001f12:	701a      	strb	r2, [r3, #0]
	buffer[(*index)++] = number;
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	1c59      	adds	r1, r3, #1
 8001f1a:	687a      	ldr	r2, [r7, #4]
 8001f1c:	6011      	str	r1, [r2, #0]
 8001f1e:	461a      	mov	r2, r3
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	4413      	add	r3, r2
 8001f24:	68ba      	ldr	r2, [r7, #8]
 8001f26:	b2d2      	uxtb	r2, r2
 8001f28:	701a      	strb	r2, [r3, #0]
}
 8001f2a:	bf00      	nop
 8001f2c:	3714      	adds	r7, #20
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f34:	4770      	bx	lr

08001f36 <buffer_get_int16>:
	}

	buffer_append_uint32(buffer, res, index);
}

int16_t buffer_get_int16(const uint8_t *buffer, int32_t *index) {
 8001f36:	b480      	push	{r7}
 8001f38:	b085      	sub	sp, #20
 8001f3a:	af00      	add	r7, sp, #0
 8001f3c:	6078      	str	r0, [r7, #4]
 8001f3e:	6039      	str	r1, [r7, #0]
	int16_t res =	((uint16_t) buffer[*index]) << 8 |
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	461a      	mov	r2, r3
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	4413      	add	r3, r2
 8001f4a:	781b      	ldrb	r3, [r3, #0]
 8001f4c:	021b      	lsls	r3, r3, #8
 8001f4e:	b21a      	sxth	r2, r3
					((uint16_t) buffer[*index + 1]);
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	3301      	adds	r3, #1
 8001f56:	6879      	ldr	r1, [r7, #4]
 8001f58:	440b      	add	r3, r1
 8001f5a:	781b      	ldrb	r3, [r3, #0]
 8001f5c:	b21b      	sxth	r3, r3
	int16_t res =	((uint16_t) buffer[*index]) << 8 |
 8001f5e:	4313      	orrs	r3, r2
 8001f60:	81fb      	strh	r3, [r7, #14]
	*index += 2;
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	1c9a      	adds	r2, r3, #2
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	601a      	str	r2, [r3, #0]
	return res;
 8001f6c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8001f70:	4618      	mov	r0, r3
 8001f72:	3714      	adds	r7, #20
 8001f74:	46bd      	mov	sp, r7
 8001f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7a:	4770      	bx	lr

08001f7c <buffer_get_uint16>:

uint16_t buffer_get_uint16(const uint8_t *buffer, int32_t *index) {
 8001f7c:	b480      	push	{r7}
 8001f7e:	b085      	sub	sp, #20
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
 8001f84:	6039      	str	r1, [r7, #0]
	uint16_t res = 	((uint16_t) buffer[*index]) << 8 |
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	461a      	mov	r2, r3
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	4413      	add	r3, r2
 8001f90:	781b      	ldrb	r3, [r3, #0]
 8001f92:	021b      	lsls	r3, r3, #8
 8001f94:	b21a      	sxth	r2, r3
					((uint16_t) buffer[*index + 1]);
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	3301      	adds	r3, #1
 8001f9c:	6879      	ldr	r1, [r7, #4]
 8001f9e:	440b      	add	r3, r1
 8001fa0:	781b      	ldrb	r3, [r3, #0]
 8001fa2:	b21b      	sxth	r3, r3
	uint16_t res = 	((uint16_t) buffer[*index]) << 8 |
 8001fa4:	4313      	orrs	r3, r2
 8001fa6:	b21b      	sxth	r3, r3
 8001fa8:	81fb      	strh	r3, [r7, #14]
	*index += 2;
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	1c9a      	adds	r2, r3, #2
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	601a      	str	r2, [r3, #0]
	return res;
 8001fb4:	89fb      	ldrh	r3, [r7, #14]
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	3714      	adds	r7, #20
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc0:	4770      	bx	lr

08001fc2 <buffer_get_int32>:

int32_t buffer_get_int32(const uint8_t *buffer, int32_t *index) {
 8001fc2:	b480      	push	{r7}
 8001fc4:	b085      	sub	sp, #20
 8001fc6:	af00      	add	r7, sp, #0
 8001fc8:	6078      	str	r0, [r7, #4]
 8001fca:	6039      	str	r1, [r7, #0]
	int32_t res =	((uint32_t) buffer[*index]) << 24 |
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	461a      	mov	r2, r3
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	4413      	add	r3, r2
 8001fd6:	781b      	ldrb	r3, [r3, #0]
 8001fd8:	061a      	lsls	r2, r3, #24
					((uint32_t) buffer[*index + 1]) << 16 |
 8001fda:	683b      	ldr	r3, [r7, #0]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	3301      	adds	r3, #1
 8001fe0:	6879      	ldr	r1, [r7, #4]
 8001fe2:	440b      	add	r3, r1
 8001fe4:	781b      	ldrb	r3, [r3, #0]
 8001fe6:	041b      	lsls	r3, r3, #16
	int32_t res =	((uint32_t) buffer[*index]) << 24 |
 8001fe8:	431a      	orrs	r2, r3
					((uint32_t) buffer[*index + 2]) << 8 |
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	3302      	adds	r3, #2
 8001ff0:	6879      	ldr	r1, [r7, #4]
 8001ff2:	440b      	add	r3, r1
 8001ff4:	781b      	ldrb	r3, [r3, #0]
 8001ff6:	021b      	lsls	r3, r3, #8
					((uint32_t) buffer[*index + 1]) << 16 |
 8001ff8:	4313      	orrs	r3, r2
					((uint32_t) buffer[*index + 3]);
 8001ffa:	683a      	ldr	r2, [r7, #0]
 8001ffc:	6812      	ldr	r2, [r2, #0]
 8001ffe:	3203      	adds	r2, #3
 8002000:	6879      	ldr	r1, [r7, #4]
 8002002:	440a      	add	r2, r1
 8002004:	7812      	ldrb	r2, [r2, #0]
					((uint32_t) buffer[*index + 2]) << 8 |
 8002006:	4313      	orrs	r3, r2
	int32_t res =	((uint32_t) buffer[*index]) << 24 |
 8002008:	60fb      	str	r3, [r7, #12]
	*index += 4;
 800200a:	683b      	ldr	r3, [r7, #0]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	1d1a      	adds	r2, r3, #4
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	601a      	str	r2, [r3, #0]
	return res;
 8002014:	68fb      	ldr	r3, [r7, #12]
}
 8002016:	4618      	mov	r0, r3
 8002018:	3714      	adds	r7, #20
 800201a:	46bd      	mov	sp, r7
 800201c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002020:	4770      	bx	lr

08002022 <buffer_get_uint32>:

uint32_t buffer_get_uint32(const uint8_t *buffer, int32_t *index) {
 8002022:	b480      	push	{r7}
 8002024:	b085      	sub	sp, #20
 8002026:	af00      	add	r7, sp, #0
 8002028:	6078      	str	r0, [r7, #4]
 800202a:	6039      	str	r1, [r7, #0]
	uint32_t res =	((uint32_t) buffer[*index]) << 24 |
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	461a      	mov	r2, r3
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	4413      	add	r3, r2
 8002036:	781b      	ldrb	r3, [r3, #0]
 8002038:	061a      	lsls	r2, r3, #24
					((uint32_t) buffer[*index + 1]) << 16 |
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	3301      	adds	r3, #1
 8002040:	6879      	ldr	r1, [r7, #4]
 8002042:	440b      	add	r3, r1
 8002044:	781b      	ldrb	r3, [r3, #0]
 8002046:	041b      	lsls	r3, r3, #16
	uint32_t res =	((uint32_t) buffer[*index]) << 24 |
 8002048:	431a      	orrs	r2, r3
					((uint32_t) buffer[*index + 2]) << 8 |
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	3302      	adds	r3, #2
 8002050:	6879      	ldr	r1, [r7, #4]
 8002052:	440b      	add	r3, r1
 8002054:	781b      	ldrb	r3, [r3, #0]
 8002056:	021b      	lsls	r3, r3, #8
					((uint32_t) buffer[*index + 1]) << 16 |
 8002058:	4313      	orrs	r3, r2
					((uint32_t) buffer[*index + 3]);
 800205a:	683a      	ldr	r2, [r7, #0]
 800205c:	6812      	ldr	r2, [r2, #0]
 800205e:	3203      	adds	r2, #3
 8002060:	6879      	ldr	r1, [r7, #4]
 8002062:	440a      	add	r2, r1
 8002064:	7812      	ldrb	r2, [r2, #0]
	uint32_t res =	((uint32_t) buffer[*index]) << 24 |
 8002066:	4313      	orrs	r3, r2
 8002068:	60fb      	str	r3, [r7, #12]
	*index += 4;
 800206a:	683b      	ldr	r3, [r7, #0]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	1d1a      	adds	r2, r3, #4
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	601a      	str	r2, [r3, #0]
	return res;
 8002074:	68fb      	ldr	r3, [r7, #12]
}
 8002076:	4618      	mov	r0, r3
 8002078:	3714      	adds	r7, #20
 800207a:	46bd      	mov	sp, r7
 800207c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002080:	4770      	bx	lr

08002082 <buffer_get_float16>:
					((uint64_t) buffer[*index + 7]);
	*index += 8;
	return res;
}

float buffer_get_float16(const uint8_t *buffer, float scale, int32_t *index) {
 8002082:	b580      	push	{r7, lr}
 8002084:	b084      	sub	sp, #16
 8002086:	af00      	add	r7, sp, #0
 8002088:	60f8      	str	r0, [r7, #12]
 800208a:	ed87 0a02 	vstr	s0, [r7, #8]
 800208e:	6079      	str	r1, [r7, #4]
    return (float)buffer_get_int16(buffer, index) / scale;
 8002090:	6879      	ldr	r1, [r7, #4]
 8002092:	68f8      	ldr	r0, [r7, #12]
 8002094:	f7ff ff4f 	bl	8001f36 <buffer_get_int16>
 8002098:	4603      	mov	r3, r0
 800209a:	ee07 3a90 	vmov	s15, r3
 800209e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80020a2:	edd7 7a02 	vldr	s15, [r7, #8]
 80020a6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80020aa:	eef0 7a66 	vmov.f32	s15, s13
}
 80020ae:	eeb0 0a67 	vmov.f32	s0, s15
 80020b2:	3710      	adds	r7, #16
 80020b4:	46bd      	mov	sp, r7
 80020b6:	bd80      	pop	{r7, pc}

080020b8 <buffer_get_float32>:

float buffer_get_float32(const uint8_t *buffer, float scale, int32_t *index) {
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b084      	sub	sp, #16
 80020bc:	af00      	add	r7, sp, #0
 80020be:	60f8      	str	r0, [r7, #12]
 80020c0:	ed87 0a02 	vstr	s0, [r7, #8]
 80020c4:	6079      	str	r1, [r7, #4]
    return (float)buffer_get_int32(buffer, index) / scale;
 80020c6:	6879      	ldr	r1, [r7, #4]
 80020c8:	68f8      	ldr	r0, [r7, #12]
 80020ca:	f7ff ff7a 	bl	8001fc2 <buffer_get_int32>
 80020ce:	ee07 0a90 	vmov	s15, r0
 80020d2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80020d6:	edd7 7a02 	vldr	s15, [r7, #8]
 80020da:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80020de:	eef0 7a66 	vmov.f32	s15, s13
}
 80020e2:	eeb0 0a67 	vmov.f32	s0, s15
 80020e6:	3710      	adds	r7, #16
 80020e8:	46bd      	mov	sp, r7
 80020ea:	bd80      	pop	{r7, pc}
 80020ec:	0000      	movs	r0, r0
	...

080020f0 <buffer_get_float32_auto>:

double buffer_get_double64(const uint8_t *buffer, double scale, int32_t *index) {
    return (double)buffer_get_int64(buffer, index) / scale;
}

float buffer_get_float32_auto(const uint8_t *buffer, int32_t *index) {
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b088      	sub	sp, #32
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
 80020f8:	6039      	str	r1, [r7, #0]
	uint32_t res = buffer_get_uint32(buffer, index);
 80020fa:	6839      	ldr	r1, [r7, #0]
 80020fc:	6878      	ldr	r0, [r7, #4]
 80020fe:	f7ff ff90 	bl	8002022 <buffer_get_uint32>
 8002102:	6178      	str	r0, [r7, #20]

	int e = (res >> 23) & 0xFF;
 8002104:	697b      	ldr	r3, [r7, #20]
 8002106:	0ddb      	lsrs	r3, r3, #23
 8002108:	b2db      	uxtb	r3, r3
 800210a:	61fb      	str	r3, [r7, #28]
	uint32_t sig_i = res & 0x7FFFFF;
 800210c:	697b      	ldr	r3, [r7, #20]
 800210e:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8002112:	613b      	str	r3, [r7, #16]
	bool neg = res & (1 << 31);
 8002114:	697b      	ldr	r3, [r7, #20]
 8002116:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800211a:	2b00      	cmp	r3, #0
 800211c:	bf14      	ite	ne
 800211e:	2301      	movne	r3, #1
 8002120:	2300      	moveq	r3, #0
 8002122:	73fb      	strb	r3, [r7, #15]

	float sig = 0.0;
 8002124:	f04f 0300 	mov.w	r3, #0
 8002128:	61bb      	str	r3, [r7, #24]
	if (e != 0 || sig_i != 0) {
 800212a:	69fb      	ldr	r3, [r7, #28]
 800212c:	2b00      	cmp	r3, #0
 800212e:	d102      	bne.n	8002136 <buffer_get_float32_auto+0x46>
 8002130:	693b      	ldr	r3, [r7, #16]
 8002132:	2b00      	cmp	r3, #0
 8002134:	d015      	beq.n	8002162 <buffer_get_float32_auto+0x72>
		sig = (float)sig_i / (8388608.0 * 2.0) + 0.5;
 8002136:	693b      	ldr	r3, [r7, #16]
 8002138:	ee07 3a90 	vmov	s15, r3
 800213c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002140:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8002144:	ed9f 5b12 	vldr	d5, [pc, #72]	@ 8002190 <buffer_get_float32_auto+0xa0>
 8002148:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800214c:	eeb6 6b00 	vmov.f64	d6, #96	@ 0x3f000000  0.5
 8002150:	ee37 7b06 	vadd.f64	d7, d7, d6
 8002154:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002158:	edc7 7a06 	vstr	s15, [r7, #24]
		e -= 126;
 800215c:	69fb      	ldr	r3, [r7, #28]
 800215e:	3b7e      	subs	r3, #126	@ 0x7e
 8002160:	61fb      	str	r3, [r7, #28]
	}

	if (neg) {
 8002162:	7bfb      	ldrb	r3, [r7, #15]
 8002164:	2b00      	cmp	r3, #0
 8002166:	d005      	beq.n	8002174 <buffer_get_float32_auto+0x84>
		sig = -sig;
 8002168:	edd7 7a06 	vldr	s15, [r7, #24]
 800216c:	eef1 7a67 	vneg.f32	s15, s15
 8002170:	edc7 7a06 	vstr	s15, [r7, #24]
	}

	return ldexpf(sig, e);
 8002174:	69f8      	ldr	r0, [r7, #28]
 8002176:	ed97 0a06 	vldr	s0, [r7, #24]
 800217a:	f00c fb4f 	bl	800e81c <ldexpf>
 800217e:	eef0 7a40 	vmov.f32	s15, s0
}
 8002182:	eeb0 0a67 	vmov.f32	s0, s15
 8002186:	3720      	adds	r7, #32
 8002188:	46bd      	mov	sp, r7
 800218a:	bd80      	pop	{r7, pc}
 800218c:	f3af 8000 	nop.w
 8002190:	00000000 	.word	0x00000000
 8002194:	41700000 	.word	0x41700000

08002198 <Motor_Input>:
float sine_amplitude = 1000.0f;
float set_rpm;


float Motor_Input(void)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b082      	sub	sp, #8
 800219c:	af00      	add	r7, sp, #0
	/*EXAMPLE Sine Wave */
	float time = Get_MilliSecond()/1000.0f; // Time in seconds
 800219e:	f000 f9a5 	bl	80024ec <Get_MilliSecond>
 80021a2:	ee07 0a90 	vmov	s15, r0
 80021a6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80021aa:	eddf 6a35 	vldr	s13, [pc, #212]	@ 8002280 <Motor_Input+0xe8>
 80021ae:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80021b2:	edc7 7a01 	vstr	s15, [r7, #4]
	sine1 = sinf(2*M_PI*f_sine*time);
 80021b6:	4b33      	ldr	r3, [pc, #204]	@ (8002284 <Motor_Input+0xec>)
 80021b8:	edd3 7a00 	vldr	s15, [r3]
 80021bc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80021c0:	ed9f 6b2d 	vldr	d6, [pc, #180]	@ 8002278 <Motor_Input+0xe0>
 80021c4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80021c8:	edd7 7a01 	vldr	s15, [r7, #4]
 80021cc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80021d0:	ee26 7b07 	vmul.f64	d7, d6, d7
 80021d4:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80021d8:	eeb0 0a67 	vmov.f32	s0, s15
 80021dc:	f00c fc28 	bl	800ea30 <sinf>
 80021e0:	eef0 7a40 	vmov.f32	s15, s0
 80021e4:	4b28      	ldr	r3, [pc, #160]	@ (8002288 <Motor_Input+0xf0>)
 80021e6:	edc3 7a00 	vstr	s15, [r3]
	sine2 = sinf(2*M_PI*f_sine*time);
 80021ea:	4b26      	ldr	r3, [pc, #152]	@ (8002284 <Motor_Input+0xec>)
 80021ec:	edd3 7a00 	vldr	s15, [r3]
 80021f0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80021f4:	ed9f 6b20 	vldr	d6, [pc, #128]	@ 8002278 <Motor_Input+0xe0>
 80021f8:	ee27 6b06 	vmul.f64	d6, d7, d6
 80021fc:	edd7 7a01 	vldr	s15, [r7, #4]
 8002200:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002204:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002208:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800220c:	eeb0 0a67 	vmov.f32	s0, s15
 8002210:	f00c fc0e 	bl	800ea30 <sinf>
 8002214:	eef0 7a40 	vmov.f32	s15, s0
 8002218:	4b1c      	ldr	r3, [pc, #112]	@ (800228c <Motor_Input+0xf4>)
 800221a:	edc3 7a00 	vstr	s15, [r3]
	set_rpm = sine_bias+ sine_amplitude*sine1 + sine_amplitude/2*sine2;
 800221e:	4b1c      	ldr	r3, [pc, #112]	@ (8002290 <Motor_Input+0xf8>)
 8002220:	ed93 7a00 	vldr	s14, [r3]
 8002224:	4b18      	ldr	r3, [pc, #96]	@ (8002288 <Motor_Input+0xf0>)
 8002226:	edd3 7a00 	vldr	s15, [r3]
 800222a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800222e:	4b19      	ldr	r3, [pc, #100]	@ (8002294 <Motor_Input+0xfc>)
 8002230:	edd3 7a00 	vldr	s15, [r3]
 8002234:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002238:	4b15      	ldr	r3, [pc, #84]	@ (8002290 <Motor_Input+0xf8>)
 800223a:	edd3 7a00 	vldr	s15, [r3]
 800223e:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 8002242:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8002246:	4b11      	ldr	r3, [pc, #68]	@ (800228c <Motor_Input+0xf4>)
 8002248:	edd3 7a00 	vldr	s15, [r3]
 800224c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002250:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002254:	4b10      	ldr	r3, [pc, #64]	@ (8002298 <Motor_Input+0x100>)
 8002256:	edc3 7a00 	vstr	s15, [r3]

	set_rpm = 1500.0f;
 800225a:	4b0f      	ldr	r3, [pc, #60]	@ (8002298 <Motor_Input+0x100>)
 800225c:	4a0f      	ldr	r2, [pc, #60]	@ (800229c <Motor_Input+0x104>)
 800225e:	601a      	str	r2, [r3, #0]

	return set_rpm;
 8002260:	4b0d      	ldr	r3, [pc, #52]	@ (8002298 <Motor_Input+0x100>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	ee07 3a90 	vmov	s15, r3
}
 8002268:	eeb0 0a67 	vmov.f32	s0, s15
 800226c:	3708      	adds	r7, #8
 800226e:	46bd      	mov	sp, r7
 8002270:	bd80      	pop	{r7, pc}
 8002272:	bf00      	nop
 8002274:	f3af 8000 	nop.w
 8002278:	54442d18 	.word	0x54442d18
 800227c:	401921fb 	.word	0x401921fb
 8002280:	447a0000 	.word	0x447a0000
 8002284:	20000000 	.word	0x20000000
 8002288:	20000bcc 	.word	0x20000bcc
 800228c:	20000bd0 	.word	0x20000bd0
 8002290:	20000008 	.word	0x20000008
 8002294:	20000004 	.word	0x20000004
 8002298:	20000bd4 	.word	0x20000bd4
 800229c:	44bb8000 	.word	0x44bb8000

080022a0 <crc16>:
		0x1ad0, 0x2ab3, 0x3a92, 0xfd2e, 0xed0f, 0xdd6c, 0xcd4d, 0xbdaa, 0xad8b,
		0x9de8, 0x8dc9, 0x7c26, 0x6c07, 0x5c64, 0x4c45, 0x3ca2, 0x2c83, 0x1ce0,
		0x0cc1, 0xef1f, 0xff3e, 0xcf5d, 0xdf7c, 0xaf9b, 0xbfba, 0x8fd9, 0x9ff8,
		0x6e17, 0x7e36, 0x4e55, 0x5e74, 0x2e93, 0x3eb2, 0x0ed1, 0x1ef0 };

unsigned short crc16(unsigned char *buf, unsigned int len) {
 80022a0:	b480      	push	{r7}
 80022a2:	b085      	sub	sp, #20
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
 80022a8:	6039      	str	r1, [r7, #0]
	unsigned int i;
	unsigned short cksum = 0;
 80022aa:	2300      	movs	r3, #0
 80022ac:	817b      	strh	r3, [r7, #10]
	for (i = 0; i < len; i++) {
 80022ae:	2300      	movs	r3, #0
 80022b0:	60fb      	str	r3, [r7, #12]
 80022b2:	e016      	b.n	80022e2 <crc16+0x42>
		cksum = crc16_tab[(((cksum >> 8) ^ *buf++) & 0xFF)] ^ (cksum << 8);
 80022b4:	897b      	ldrh	r3, [r7, #10]
 80022b6:	0a1b      	lsrs	r3, r3, #8
 80022b8:	b29b      	uxth	r3, r3
 80022ba:	4619      	mov	r1, r3
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	1c5a      	adds	r2, r3, #1
 80022c0:	607a      	str	r2, [r7, #4]
 80022c2:	781b      	ldrb	r3, [r3, #0]
 80022c4:	404b      	eors	r3, r1
 80022c6:	b2db      	uxtb	r3, r3
 80022c8:	4a0b      	ldr	r2, [pc, #44]	@ (80022f8 <crc16+0x58>)
 80022ca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80022ce:	b21a      	sxth	r2, r3
 80022d0:	897b      	ldrh	r3, [r7, #10]
 80022d2:	021b      	lsls	r3, r3, #8
 80022d4:	b21b      	sxth	r3, r3
 80022d6:	4053      	eors	r3, r2
 80022d8:	b21b      	sxth	r3, r3
 80022da:	817b      	strh	r3, [r7, #10]
	for (i = 0; i < len; i++) {
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	3301      	adds	r3, #1
 80022e0:	60fb      	str	r3, [r7, #12]
 80022e2:	68fa      	ldr	r2, [r7, #12]
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	429a      	cmp	r2, r3
 80022e8:	d3e4      	bcc.n	80022b4 <crc16+0x14>
	}
	return cksum;
 80022ea:	897b      	ldrh	r3, [r7, #10]
}
 80022ec:	4618      	mov	r0, r3
 80022ee:	3714      	adds	r7, #20
 80022f0:	46bd      	mov	sp, r7
 80022f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f6:	4770      	bx	lr
 80022f8:	0800ec00 	.word	0x0800ec00

080022fc <DataAcq_Init>:

/**
 * @brief Initialize the data acquisition module
 */
HAL_StatusTypeDef DataAcq_Init(void)
{
 80022fc:	b480      	push	{r7}
 80022fe:	af00      	add	r7, sp, #0
    // Initialize counters and flags
    usb_buffer_cnt = 0;
 8002300:	4b08      	ldr	r3, [pc, #32]	@ (8002324 <DataAcq_Init+0x28>)
 8002302:	2200      	movs	r2, #0
 8002304:	601a      	str	r2, [r3, #0]
    active_buffer = 0;
 8002306:	4b08      	ldr	r3, [pc, #32]	@ (8002328 <DataAcq_Init+0x2c>)
 8002308:	2200      	movs	r2, #0
 800230a:	701a      	strb	r2, [r3, #0]
    buffer_ready_flag = 3;
 800230c:	4b07      	ldr	r3, [pc, #28]	@ (800232c <DataAcq_Init+0x30>)
 800230e:	2203      	movs	r2, #3
 8002310:	701a      	strb	r2, [r3, #0]
    time_ms = 0;
 8002312:	4b07      	ldr	r3, [pc, #28]	@ (8002330 <DataAcq_Init+0x34>)
 8002314:	2200      	movs	r2, #0
 8002316:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8002318:	2300      	movs	r3, #0
}
 800231a:	4618      	mov	r0, r3
 800231c:	46bd      	mov	sp, r7
 800231e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002322:	4770      	bx	lr
 8002324:	20000bd8 	.word	0x20000bd8
 8002328:	20000bdc 	.word	0x20000bdc
 800232c:	20000bdd 	.word	0x20000bdd
 8002330:	20000be0 	.word	0x20000be0

08002334 <DataAcq_ScaleFloatValue>:

/**
 * @brief Scale float value to uint32_t with defined scaling factor
 */
static uint32_t DataAcq_ScaleFloatValue(float value)
{
 8002334:	b480      	push	{r7}
 8002336:	b083      	sub	sp, #12
 8002338:	af00      	add	r7, sp, #0
 800233a:	ed87 0a01 	vstr	s0, [r7, #4]
    return (uint32_t)(value * SCALING_FACTOR);
 800233e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002342:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8002360 <DataAcq_ScaleFloatValue+0x2c>
 8002346:	ee67 7a87 	vmul.f32	s15, s15, s14
 800234a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800234e:	ee17 3a90 	vmov	r3, s15
}
 8002352:	4618      	mov	r0, r3
 8002354:	370c      	adds	r7, #12
 8002356:	46bd      	mov	sp, r7
 8002358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235c:	4770      	bx	lr
 800235e:	bf00      	nop
 8002360:	447a0000 	.word	0x447a0000

08002364 <DataAcq_SwitchBuffers>:

/**
 * @brief Switch between double buffers
 */
static void DataAcq_SwitchBuffers(void)
{
 8002364:	b480      	push	{r7}
 8002366:	af00      	add	r7, sp, #0
    active_buffer = 1 - active_buffer;  // Toggle between 0 and 1
 8002368:	4b0d      	ldr	r3, [pc, #52]	@ (80023a0 <DataAcq_SwitchBuffers+0x3c>)
 800236a:	781b      	ldrb	r3, [r3, #0]
 800236c:	b2db      	uxtb	r3, r3
 800236e:	f1c3 0301 	rsb	r3, r3, #1
 8002372:	b2da      	uxtb	r2, r3
 8002374:	4b0a      	ldr	r3, [pc, #40]	@ (80023a0 <DataAcq_SwitchBuffers+0x3c>)
 8002376:	701a      	strb	r2, [r3, #0]
    usb_buffer_cnt = 0;
 8002378:	4b0a      	ldr	r3, [pc, #40]	@ (80023a4 <DataAcq_SwitchBuffers+0x40>)
 800237a:	2200      	movs	r2, #0
 800237c:	601a      	str	r2, [r3, #0]

    // Update buffer ready flag
    buffer_ready_flag = active_buffer ? BUFFER_STATE_READY_0 : BUFFER_STATE_READY_1;
 800237e:	4b08      	ldr	r3, [pc, #32]	@ (80023a0 <DataAcq_SwitchBuffers+0x3c>)
 8002380:	781b      	ldrb	r3, [r3, #0]
 8002382:	b2db      	uxtb	r3, r3
 8002384:	2b00      	cmp	r3, #0
 8002386:	bf0c      	ite	eq
 8002388:	2301      	moveq	r3, #1
 800238a:	2300      	movne	r3, #0
 800238c:	b2db      	uxtb	r3, r3
 800238e:	461a      	mov	r2, r3
 8002390:	4b05      	ldr	r3, [pc, #20]	@ (80023a8 <DataAcq_SwitchBuffers+0x44>)
 8002392:	701a      	strb	r2, [r3, #0]
}
 8002394:	bf00      	nop
 8002396:	46bd      	mov	sp, r7
 8002398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239c:	4770      	bx	lr
 800239e:	bf00      	nop
 80023a0:	20000bdc 	.word	0x20000bdc
 80023a4:	20000bd8 	.word	0x20000bd8
 80023a8:	20000bdd 	.word	0x20000bdd

080023ac <DataAcq_ProcessSamples>:

/**
 * @brief Process new data samples in timer interrupt
 */
void DataAcq_ProcessSamples(TIM_HandleTypeDef* htim)
{
 80023ac:	b590      	push	{r4, r7, lr}
 80023ae:	b087      	sub	sp, #28
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
    if (htim->Instance != TIM3) {
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	4a46      	ldr	r2, [pc, #280]	@ (80024d4 <DataAcq_ProcessSamples+0x128>)
 80023ba:	4293      	cmp	r3, r2
 80023bc:	f040 8085 	bne.w	80024ca <DataAcq_ProcessSamples+0x11e>
    // Toggle LED to indicate sampling
    //HAL_GPIO_TogglePin(GPIOB, LD1_Pin);


    // Get motor data
    float set_rpm = Motor_Input();
 80023c0:	f7ff feea 	bl	8002198 <Motor_Input>
 80023c4:	ed87 0a05 	vstr	s0, [r7, #20]
    bldc_interface_set_rpm(Motor_Input());
 80023c8:	f7ff fee6 	bl	8002198 <Motor_Input>
 80023cc:	eef0 7a40 	vmov.f32	s15, s0
 80023d0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80023d4:	ee17 0a90 	vmov	r0, s15
 80023d8:	f7ff fcd6 	bl	8001d88 <bldc_interface_set_rpm>
    float current_speed = MotorSpeed_GetRPM();
 80023dc:	f000 fcda 	bl	8002d94 <MotorSpeed_GetRPM>
 80023e0:	ed87 0a04 	vstr	s0, [r7, #16]

    // Scale float values to integers
    uint32_t scaled_set_rpm = DataAcq_ScaleFloatValue(set_rpm);
 80023e4:	ed97 0a05 	vldr	s0, [r7, #20]
 80023e8:	f7ff ffa4 	bl	8002334 <DataAcq_ScaleFloatValue>
 80023ec:	60f8      	str	r0, [r7, #12]
    uint32_t scaled_current_speed = DataAcq_ScaleFloatValue(current_speed);
 80023ee:	ed97 0a04 	vldr	s0, [r7, #16]
 80023f2:	f7ff ff9f 	bl	8002334 <DataAcq_ScaleFloatValue>
 80023f6:	60b8      	str	r0, [r7, #8]

    // Update time counter
    time_ms++;
 80023f8:	4b37      	ldr	r3, [pc, #220]	@ (80024d8 <DataAcq_ProcessSamples+0x12c>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	3301      	adds	r3, #1
 80023fe:	4a36      	ldr	r2, [pc, #216]	@ (80024d8 <DataAcq_ProcessSamples+0x12c>)
 8002400:	6013      	str	r3, [r2, #0]

    // Store data in active buffer
    usb_buffer[active_buffer][0][usb_buffer_cnt] = time_ms;
 8002402:	4b36      	ldr	r3, [pc, #216]	@ (80024dc <DataAcq_ProcessSamples+0x130>)
 8002404:	781b      	ldrb	r3, [r3, #0]
 8002406:	b2db      	uxtb	r3, r3
 8002408:	461c      	mov	r4, r3
 800240a:	4b35      	ldr	r3, [pc, #212]	@ (80024e0 <DataAcq_ProcessSamples+0x134>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	4a32      	ldr	r2, [pc, #200]	@ (80024d8 <DataAcq_ProcessSamples+0x12c>)
 8002410:	6812      	ldr	r2, [r2, #0]
 8002412:	4834      	ldr	r0, [pc, #208]	@ (80024e4 <DataAcq_ProcessSamples+0x138>)
 8002414:	f64d 21c0 	movw	r1, #56000	@ 0xdac0
 8002418:	fb04 f101 	mul.w	r1, r4, r1
 800241c:	440b      	add	r3, r1
 800241e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
    usb_buffer[active_buffer][1][usb_buffer_cnt] = adc_buffer[0];  // Panasonic
 8002422:	4b2e      	ldr	r3, [pc, #184]	@ (80024dc <DataAcq_ProcessSamples+0x130>)
 8002424:	781b      	ldrb	r3, [r3, #0]
 8002426:	b2db      	uxtb	r3, r3
 8002428:	461c      	mov	r4, r3
 800242a:	4b2d      	ldr	r3, [pc, #180]	@ (80024e0 <DataAcq_ProcessSamples+0x134>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	4a2e      	ldr	r2, [pc, #184]	@ (80024e8 <DataAcq_ProcessSamples+0x13c>)
 8002430:	6812      	ldr	r2, [r2, #0]
 8002432:	482c      	ldr	r0, [pc, #176]	@ (80024e4 <DataAcq_ProcessSamples+0x138>)
 8002434:	f64d 21c0 	movw	r1, #56000	@ 0xdac0
 8002438:	fb04 f101 	mul.w	r1, r4, r1
 800243c:	440b      	add	r3, r1
 800243e:	f503 53fa 	add.w	r3, r3, #8000	@ 0x1f40
 8002442:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
    usb_buffer[active_buffer][2][usb_buffer_cnt] = adc_buffer[1];  // Load Cell 1
 8002446:	4b25      	ldr	r3, [pc, #148]	@ (80024dc <DataAcq_ProcessSamples+0x130>)
 8002448:	781b      	ldrb	r3, [r3, #0]
 800244a:	b2db      	uxtb	r3, r3
 800244c:	461c      	mov	r4, r3
 800244e:	4b24      	ldr	r3, [pc, #144]	@ (80024e0 <DataAcq_ProcessSamples+0x134>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	4a25      	ldr	r2, [pc, #148]	@ (80024e8 <DataAcq_ProcessSamples+0x13c>)
 8002454:	6852      	ldr	r2, [r2, #4]
 8002456:	4823      	ldr	r0, [pc, #140]	@ (80024e4 <DataAcq_ProcessSamples+0x138>)
 8002458:	f64d 21c0 	movw	r1, #56000	@ 0xdac0
 800245c:	fb04 f101 	mul.w	r1, r4, r1
 8002460:	440b      	add	r3, r1
 8002462:	f503 537a 	add.w	r3, r3, #16000	@ 0x3e80
 8002466:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
    usb_buffer[active_buffer][3][usb_buffer_cnt] = scaled_set_rpm; // Motor setpoint
 800246a:	4b1c      	ldr	r3, [pc, #112]	@ (80024dc <DataAcq_ProcessSamples+0x130>)
 800246c:	781b      	ldrb	r3, [r3, #0]
 800246e:	b2db      	uxtb	r3, r3
 8002470:	4618      	mov	r0, r3
 8002472:	4b1b      	ldr	r3, [pc, #108]	@ (80024e0 <DataAcq_ProcessSamples+0x134>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	491b      	ldr	r1, [pc, #108]	@ (80024e4 <DataAcq_ProcessSamples+0x138>)
 8002478:	f64d 22c0 	movw	r2, #56000	@ 0xdac0
 800247c:	fb00 f202 	mul.w	r2, r0, r2
 8002480:	441a      	add	r2, r3
 8002482:	f645 53c0 	movw	r3, #24000	@ 0x5dc0
 8002486:	4413      	add	r3, r2
 8002488:	68fa      	ldr	r2, [r7, #12]
 800248a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    usb_buffer[active_buffer][4][usb_buffer_cnt] = scaled_current_speed; // Current speed
 800248e:	4b13      	ldr	r3, [pc, #76]	@ (80024dc <DataAcq_ProcessSamples+0x130>)
 8002490:	781b      	ldrb	r3, [r3, #0]
 8002492:	b2db      	uxtb	r3, r3
 8002494:	4618      	mov	r0, r3
 8002496:	4b12      	ldr	r3, [pc, #72]	@ (80024e0 <DataAcq_ProcessSamples+0x134>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	4912      	ldr	r1, [pc, #72]	@ (80024e4 <DataAcq_ProcessSamples+0x138>)
 800249c:	f64d 22c0 	movw	r2, #56000	@ 0xdac0
 80024a0:	fb00 f202 	mul.w	r2, r0, r2
 80024a4:	4413      	add	r3, r2
 80024a6:	f503 43fa 	add.w	r3, r3, #32000	@ 0x7d00
 80024aa:	68ba      	ldr	r2, [r7, #8]
 80024ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

    // Increment buffer counter
    usb_buffer_cnt++;
 80024b0:	4b0b      	ldr	r3, [pc, #44]	@ (80024e0 <DataAcq_ProcessSamples+0x134>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	3301      	adds	r3, #1
 80024b6:	4a0a      	ldr	r2, [pc, #40]	@ (80024e0 <DataAcq_ProcessSamples+0x134>)
 80024b8:	6013      	str	r3, [r2, #0]

    // Check if buffer is full
    if (usb_buffer_cnt >= USB_BUFFER_SIZE) {
 80024ba:	4b09      	ldr	r3, [pc, #36]	@ (80024e0 <DataAcq_ProcessSamples+0x134>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 80024c2:	d303      	bcc.n	80024cc <DataAcq_ProcessSamples+0x120>
        DataAcq_SwitchBuffers();
 80024c4:	f7ff ff4e 	bl	8002364 <DataAcq_SwitchBuffers>
 80024c8:	e000      	b.n	80024cc <DataAcq_ProcessSamples+0x120>
        return;
 80024ca:	bf00      	nop
    }
}
 80024cc:	371c      	adds	r7, #28
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd90      	pop	{r4, r7, pc}
 80024d2:	bf00      	nop
 80024d4:	40000400 	.word	0x40000400
 80024d8:	20000be0 	.word	0x20000be0
 80024dc:	20000bdc 	.word	0x20000bdc
 80024e0:	20000bd8 	.word	0x20000bd8
 80024e4:	2000147c 	.word	0x2000147c
 80024e8:	20001028 	.word	0x20001028

080024ec <Get_MilliSecond>:
{
    return buffer_ready_flag;
}

uint32_t Get_MilliSecond(void)
{
 80024ec:	b480      	push	{r7}
 80024ee:	af00      	add	r7, sp, #0
    return time_ms;
 80024f0:	4b03      	ldr	r3, [pc, #12]	@ (8002500 <Get_MilliSecond+0x14>)
 80024f2:	681b      	ldr	r3, [r3, #0]
}
 80024f4:	4618      	mov	r0, r3
 80024f6:	46bd      	mov	sp, r7
 80024f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fc:	4770      	bx	lr
 80024fe:	bf00      	nop
 8002500:	20000be0 	.word	0x20000be0

08002504 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002508:	f001 fac7 	bl	8003a9a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800250c:	f000 f81e 	bl	800254c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002510:	f000 fb22 	bl	8002b58 <MX_GPIO_Init>
  MX_DMA_Init();
 8002514:	f000 fae6 	bl	8002ae4 <MX_DMA_Init>
  MX_ETH_Init();
 8002518:	f000 f912 	bl	8002740 <MX_ETH_Init>
  MX_USART3_UART_Init();
 800251c:	f000 fab2 	bl	8002a84 <MX_USART3_UART_Init>
  MX_ADC1_Init();
 8002520:	f000 f884 	bl	800262c <MX_ADC1_Init>
  MX_TIM2_Init();
 8002524:	f000 f95a 	bl	80027dc <MX_TIM2_Init>
  MX_TIM3_Init();
 8002528:	f000 f9a6 	bl	8002878 <MX_TIM3_Init>
  MX_USB_DEVICE_Init();
 800252c:	f00b facc 	bl	800dac8 <MX_USB_DEVICE_Init>
  MX_TIM4_Init();
 8002530:	f000 f9f0 	bl	8002914 <MX_TIM4_Init>
  MX_USART2_UART_Init();
 8002534:	f000 fa76 	bl	8002a24 <MX_USART2_UART_Init>


  /* USER CODE BEGIN 2 */
  /* Initialize Application Modules */
  if (ApplicationInit_Sequence() != HAL_OK) {
 8002538:	f000 fbb0 	bl	8002c9c <ApplicationInit_Sequence>
 800253c:	4603      	mov	r3, r0
 800253e:	2b00      	cmp	r3, #0
 8002540:	d001      	beq.n	8002546 <main+0x42>
      Error_Handler();
 8002542:	f000 fbf5 	bl	8002d30 <Error_Handler>
  /* USER CODE BEGIN WHILE */
	while (1)
	{
    /* USER CODE END WHILE */
    /* USER CODE BEGIN 3 */
	Application();
 8002546:	f000 fbed 	bl	8002d24 <Application>
 800254a:	e7fc      	b.n	8002546 <main+0x42>

0800254c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b094      	sub	sp, #80	@ 0x50
 8002550:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002552:	f107 031c 	add.w	r3, r7, #28
 8002556:	2234      	movs	r2, #52	@ 0x34
 8002558:	2100      	movs	r1, #0
 800255a:	4618      	mov	r0, r3
 800255c:	f00c f90c 	bl	800e778 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002560:	f107 0308 	add.w	r3, r7, #8
 8002564:	2200      	movs	r2, #0
 8002566:	601a      	str	r2, [r3, #0]
 8002568:	605a      	str	r2, [r3, #4]
 800256a:	609a      	str	r2, [r3, #8]
 800256c:	60da      	str	r2, [r3, #12]
 800256e:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8002570:	f004 fbf0 	bl	8006d54 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002574:	4b2b      	ldr	r3, [pc, #172]	@ (8002624 <SystemClock_Config+0xd8>)
 8002576:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002578:	4a2a      	ldr	r2, [pc, #168]	@ (8002624 <SystemClock_Config+0xd8>)
 800257a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800257e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002580:	4b28      	ldr	r3, [pc, #160]	@ (8002624 <SystemClock_Config+0xd8>)
 8002582:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002584:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002588:	607b      	str	r3, [r7, #4]
 800258a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800258c:	4b26      	ldr	r3, [pc, #152]	@ (8002628 <SystemClock_Config+0xdc>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	4a25      	ldr	r2, [pc, #148]	@ (8002628 <SystemClock_Config+0xdc>)
 8002592:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002596:	6013      	str	r3, [r2, #0]
 8002598:	4b23      	ldr	r3, [pc, #140]	@ (8002628 <SystemClock_Config+0xdc>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80025a0:	603b      	str	r3, [r7, #0]
 80025a2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80025a4:	2301      	movs	r3, #1
 80025a6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80025a8:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80025ac:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80025ae:	2302      	movs	r3, #2
 80025b0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80025b2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80025b6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 80025b8:	2304      	movs	r3, #4
 80025ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 216;
 80025bc:	23d8      	movs	r3, #216	@ 0xd8
 80025be:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80025c0:	2302      	movs	r3, #2
 80025c2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 9;
 80025c4:	2309      	movs	r3, #9
 80025c6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80025c8:	2302      	movs	r3, #2
 80025ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80025cc:	f107 031c 	add.w	r3, r7, #28
 80025d0:	4618      	mov	r0, r3
 80025d2:	f004 fc1f 	bl	8006e14 <HAL_RCC_OscConfig>
 80025d6:	4603      	mov	r3, r0
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d001      	beq.n	80025e0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80025dc:	f000 fba8 	bl	8002d30 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80025e0:	f004 fbc8 	bl	8006d74 <HAL_PWREx_EnableOverDrive>
 80025e4:	4603      	mov	r3, r0
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d001      	beq.n	80025ee <SystemClock_Config+0xa2>
  {
    Error_Handler();
 80025ea:	f000 fba1 	bl	8002d30 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80025ee:	230f      	movs	r3, #15
 80025f0:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80025f2:	2302      	movs	r3, #2
 80025f4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80025f6:	2300      	movs	r3, #0
 80025f8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80025fa:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80025fe:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002600:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002604:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8002606:	f107 0308 	add.w	r3, r7, #8
 800260a:	2107      	movs	r1, #7
 800260c:	4618      	mov	r0, r3
 800260e:	f004 feaf 	bl	8007370 <HAL_RCC_ClockConfig>
 8002612:	4603      	mov	r3, r0
 8002614:	2b00      	cmp	r3, #0
 8002616:	d001      	beq.n	800261c <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8002618:	f000 fb8a 	bl	8002d30 <Error_Handler>
  }
}
 800261c:	bf00      	nop
 800261e:	3750      	adds	r7, #80	@ 0x50
 8002620:	46bd      	mov	sp, r7
 8002622:	bd80      	pop	{r7, pc}
 8002624:	40023800 	.word	0x40023800
 8002628:	40007000 	.word	0x40007000

0800262c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b084      	sub	sp, #16
 8002630:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002632:	463b      	mov	r3, r7
 8002634:	2200      	movs	r2, #0
 8002636:	601a      	str	r2, [r3, #0]
 8002638:	605a      	str	r2, [r3, #4]
 800263a:	609a      	str	r2, [r3, #8]
 800263c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800263e:	4b3e      	ldr	r3, [pc, #248]	@ (8002738 <MX_ADC1_Init+0x10c>)
 8002640:	4a3e      	ldr	r2, [pc, #248]	@ (800273c <MX_ADC1_Init+0x110>)
 8002642:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8002644:	4b3c      	ldr	r3, [pc, #240]	@ (8002738 <MX_ADC1_Init+0x10c>)
 8002646:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800264a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800264c:	4b3a      	ldr	r3, [pc, #232]	@ (8002738 <MX_ADC1_Init+0x10c>)
 800264e:	2200      	movs	r2, #0
 8002650:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8002652:	4b39      	ldr	r3, [pc, #228]	@ (8002738 <MX_ADC1_Init+0x10c>)
 8002654:	2201      	movs	r2, #1
 8002656:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002658:	4b37      	ldr	r3, [pc, #220]	@ (8002738 <MX_ADC1_Init+0x10c>)
 800265a:	2201      	movs	r2, #1
 800265c:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800265e:	4b36      	ldr	r3, [pc, #216]	@ (8002738 <MX_ADC1_Init+0x10c>)
 8002660:	2200      	movs	r2, #0
 8002662:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8002666:	4b34      	ldr	r3, [pc, #208]	@ (8002738 <MX_ADC1_Init+0x10c>)
 8002668:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800266c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 800266e:	4b32      	ldr	r3, [pc, #200]	@ (8002738 <MX_ADC1_Init+0x10c>)
 8002670:	f04f 6230 	mov.w	r2, #184549376	@ 0xb000000
 8002674:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002676:	4b30      	ldr	r3, [pc, #192]	@ (8002738 <MX_ADC1_Init+0x10c>)
 8002678:	2200      	movs	r2, #0
 800267a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 5;
 800267c:	4b2e      	ldr	r3, [pc, #184]	@ (8002738 <MX_ADC1_Init+0x10c>)
 800267e:	2205      	movs	r2, #5
 8002680:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8002682:	4b2d      	ldr	r3, [pc, #180]	@ (8002738 <MX_ADC1_Init+0x10c>)
 8002684:	2201      	movs	r2, #1
 8002686:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800268a:	4b2b      	ldr	r3, [pc, #172]	@ (8002738 <MX_ADC1_Init+0x10c>)
 800268c:	2200      	movs	r2, #0
 800268e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002690:	4829      	ldr	r0, [pc, #164]	@ (8002738 <MX_ADC1_Init+0x10c>)
 8002692:	f001 fa83 	bl	8003b9c <HAL_ADC_Init>
 8002696:	4603      	mov	r3, r0
 8002698:	2b00      	cmp	r3, #0
 800269a:	d001      	beq.n	80026a0 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 800269c:	f000 fb48 	bl	8002d30 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80026a0:	2300      	movs	r3, #0
 80026a2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80026a4:	2301      	movs	r3, #1
 80026a6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 80026a8:	2304      	movs	r3, #4
 80026aa:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80026ac:	463b      	mov	r3, r7
 80026ae:	4619      	mov	r1, r3
 80026b0:	4821      	ldr	r0, [pc, #132]	@ (8002738 <MX_ADC1_Init+0x10c>)
 80026b2:	f001 fbc5 	bl	8003e40 <HAL_ADC_ConfigChannel>
 80026b6:	4603      	mov	r3, r0
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d001      	beq.n	80026c0 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 80026bc:	f000 fb38 	bl	8002d30 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80026c0:	2303      	movs	r3, #3
 80026c2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80026c4:	2302      	movs	r3, #2
 80026c6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80026c8:	463b      	mov	r3, r7
 80026ca:	4619      	mov	r1, r3
 80026cc:	481a      	ldr	r0, [pc, #104]	@ (8002738 <MX_ADC1_Init+0x10c>)
 80026ce:	f001 fbb7 	bl	8003e40 <HAL_ADC_ConfigChannel>
 80026d2:	4603      	mov	r3, r0
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d001      	beq.n	80026dc <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 80026d8:	f000 fb2a 	bl	8002d30 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80026dc:	2304      	movs	r3, #4
 80026de:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80026e0:	2303      	movs	r3, #3
 80026e2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80026e4:	463b      	mov	r3, r7
 80026e6:	4619      	mov	r1, r3
 80026e8:	4813      	ldr	r0, [pc, #76]	@ (8002738 <MX_ADC1_Init+0x10c>)
 80026ea:	f001 fba9 	bl	8003e40 <HAL_ADC_ConfigChannel>
 80026ee:	4603      	mov	r3, r0
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d001      	beq.n	80026f8 <MX_ADC1_Init+0xcc>
  {
    Error_Handler();
 80026f4:	f000 fb1c 	bl	8002d30 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80026f8:	2305      	movs	r3, #5
 80026fa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80026fc:	2304      	movs	r3, #4
 80026fe:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002700:	463b      	mov	r3, r7
 8002702:	4619      	mov	r1, r3
 8002704:	480c      	ldr	r0, [pc, #48]	@ (8002738 <MX_ADC1_Init+0x10c>)
 8002706:	f001 fb9b 	bl	8003e40 <HAL_ADC_ConfigChannel>
 800270a:	4603      	mov	r3, r0
 800270c:	2b00      	cmp	r3, #0
 800270e:	d001      	beq.n	8002714 <MX_ADC1_Init+0xe8>
  {
    Error_Handler();
 8002710:	f000 fb0e 	bl	8002d30 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8002714:	2306      	movs	r3, #6
 8002716:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8002718:	2305      	movs	r3, #5
 800271a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800271c:	463b      	mov	r3, r7
 800271e:	4619      	mov	r1, r3
 8002720:	4805      	ldr	r0, [pc, #20]	@ (8002738 <MX_ADC1_Init+0x10c>)
 8002722:	f001 fb8d 	bl	8003e40 <HAL_ADC_ConfigChannel>
 8002726:	4603      	mov	r3, r0
 8002728:	2b00      	cmp	r3, #0
 800272a:	d001      	beq.n	8002730 <MX_ADC1_Init+0x104>
  {
    Error_Handler();
 800272c:	f000 fb00 	bl	8002d30 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002730:	bf00      	nop
 8002732:	3710      	adds	r7, #16
 8002734:	46bd      	mov	sp, r7
 8002736:	bd80      	pop	{r7, pc}
 8002738:	20000c1c 	.word	0x20000c1c
 800273c:	40012000 	.word	0x40012000

08002740 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8002744:	4b1f      	ldr	r3, [pc, #124]	@ (80027c4 <MX_ETH_Init+0x84>)
 8002746:	4a20      	ldr	r2, [pc, #128]	@ (80027c8 <MX_ETH_Init+0x88>)
 8002748:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800274a:	4b20      	ldr	r3, [pc, #128]	@ (80027cc <MX_ETH_Init+0x8c>)
 800274c:	2200      	movs	r2, #0
 800274e:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8002750:	4b1e      	ldr	r3, [pc, #120]	@ (80027cc <MX_ETH_Init+0x8c>)
 8002752:	2280      	movs	r2, #128	@ 0x80
 8002754:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8002756:	4b1d      	ldr	r3, [pc, #116]	@ (80027cc <MX_ETH_Init+0x8c>)
 8002758:	22e1      	movs	r2, #225	@ 0xe1
 800275a:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 800275c:	4b1b      	ldr	r3, [pc, #108]	@ (80027cc <MX_ETH_Init+0x8c>)
 800275e:	2200      	movs	r2, #0
 8002760:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8002762:	4b1a      	ldr	r3, [pc, #104]	@ (80027cc <MX_ETH_Init+0x8c>)
 8002764:	2200      	movs	r2, #0
 8002766:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8002768:	4b18      	ldr	r3, [pc, #96]	@ (80027cc <MX_ETH_Init+0x8c>)
 800276a:	2200      	movs	r2, #0
 800276c:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 800276e:	4b15      	ldr	r3, [pc, #84]	@ (80027c4 <MX_ETH_Init+0x84>)
 8002770:	4a16      	ldr	r2, [pc, #88]	@ (80027cc <MX_ETH_Init+0x8c>)
 8002772:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8002774:	4b13      	ldr	r3, [pc, #76]	@ (80027c4 <MX_ETH_Init+0x84>)
 8002776:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800277a:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800277c:	4b11      	ldr	r3, [pc, #68]	@ (80027c4 <MX_ETH_Init+0x84>)
 800277e:	4a14      	ldr	r2, [pc, #80]	@ (80027d0 <MX_ETH_Init+0x90>)
 8002780:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8002782:	4b10      	ldr	r3, [pc, #64]	@ (80027c4 <MX_ETH_Init+0x84>)
 8002784:	4a13      	ldr	r2, [pc, #76]	@ (80027d4 <MX_ETH_Init+0x94>)
 8002786:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8002788:	4b0e      	ldr	r3, [pc, #56]	@ (80027c4 <MX_ETH_Init+0x84>)
 800278a:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 800278e:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8002790:	480c      	ldr	r0, [pc, #48]	@ (80027c4 <MX_ETH_Init+0x84>)
 8002792:	f002 fb43 	bl	8004e1c <HAL_ETH_Init>
 8002796:	4603      	mov	r3, r0
 8002798:	2b00      	cmp	r3, #0
 800279a:	d001      	beq.n	80027a0 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 800279c:	f000 fac8 	bl	8002d30 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80027a0:	2238      	movs	r2, #56	@ 0x38
 80027a2:	2100      	movs	r1, #0
 80027a4:	480c      	ldr	r0, [pc, #48]	@ (80027d8 <MX_ETH_Init+0x98>)
 80027a6:	f00b ffe7 	bl	800e778 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 80027aa:	4b0b      	ldr	r3, [pc, #44]	@ (80027d8 <MX_ETH_Init+0x98>)
 80027ac:	2221      	movs	r2, #33	@ 0x21
 80027ae:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 80027b0:	4b09      	ldr	r3, [pc, #36]	@ (80027d8 <MX_ETH_Init+0x98>)
 80027b2:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 80027b6:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 80027b8:	4b07      	ldr	r3, [pc, #28]	@ (80027d8 <MX_ETH_Init+0x98>)
 80027ba:	2200      	movs	r2, #0
 80027bc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 80027be:	bf00      	nop
 80027c0:	bd80      	pop	{r7, pc}
 80027c2:	bf00      	nop
 80027c4:	20000cc4 	.word	0x20000cc4
 80027c8:	40028000 	.word	0x40028000
 80027cc:	2000103c 	.word	0x2000103c
 80027d0:	20000208 	.word	0x20000208
 80027d4:	20000168 	.word	0x20000168
 80027d8:	20000be4 	.word	0x20000be4

080027dc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b088      	sub	sp, #32
 80027e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80027e2:	f107 0310 	add.w	r3, r7, #16
 80027e6:	2200      	movs	r2, #0
 80027e8:	601a      	str	r2, [r3, #0]
 80027ea:	605a      	str	r2, [r3, #4]
 80027ec:	609a      	str	r2, [r3, #8]
 80027ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027f0:	1d3b      	adds	r3, r7, #4
 80027f2:	2200      	movs	r2, #0
 80027f4:	601a      	str	r2, [r3, #0]
 80027f6:	605a      	str	r2, [r3, #4]
 80027f8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80027fa:	4b1e      	ldr	r3, [pc, #120]	@ (8002874 <MX_TIM2_Init+0x98>)
 80027fc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002800:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8002802:	4b1c      	ldr	r3, [pc, #112]	@ (8002874 <MX_TIM2_Init+0x98>)
 8002804:	2247      	movs	r2, #71	@ 0x47
 8002806:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002808:	4b1a      	ldr	r3, [pc, #104]	@ (8002874 <MX_TIM2_Init+0x98>)
 800280a:	2200      	movs	r2, #0
 800280c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1499;
 800280e:	4b19      	ldr	r3, [pc, #100]	@ (8002874 <MX_TIM2_Init+0x98>)
 8002810:	f240 52db 	movw	r2, #1499	@ 0x5db
 8002814:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002816:	4b17      	ldr	r3, [pc, #92]	@ (8002874 <MX_TIM2_Init+0x98>)
 8002818:	2200      	movs	r2, #0
 800281a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800281c:	4b15      	ldr	r3, [pc, #84]	@ (8002874 <MX_TIM2_Init+0x98>)
 800281e:	2280      	movs	r2, #128	@ 0x80
 8002820:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002822:	4814      	ldr	r0, [pc, #80]	@ (8002874 <MX_TIM2_Init+0x98>)
 8002824:	f005 fbf2 	bl	800800c <HAL_TIM_Base_Init>
 8002828:	4603      	mov	r3, r0
 800282a:	2b00      	cmp	r3, #0
 800282c:	d001      	beq.n	8002832 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800282e:	f000 fa7f 	bl	8002d30 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002832:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002836:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002838:	f107 0310 	add.w	r3, r7, #16
 800283c:	4619      	mov	r1, r3
 800283e:	480d      	ldr	r0, [pc, #52]	@ (8002874 <MX_TIM2_Init+0x98>)
 8002840:	f006 f838 	bl	80088b4 <HAL_TIM_ConfigClockSource>
 8002844:	4603      	mov	r3, r0
 8002846:	2b00      	cmp	r3, #0
 8002848:	d001      	beq.n	800284e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800284a:	f000 fa71 	bl	8002d30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800284e:	2320      	movs	r3, #32
 8002850:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002852:	2300      	movs	r3, #0
 8002854:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002856:	1d3b      	adds	r3, r7, #4
 8002858:	4619      	mov	r1, r3
 800285a:	4806      	ldr	r0, [pc, #24]	@ (8002874 <MX_TIM2_Init+0x98>)
 800285c:	f006 fbec 	bl	8009038 <HAL_TIMEx_MasterConfigSynchronization>
 8002860:	4603      	mov	r3, r0
 8002862:	2b00      	cmp	r3, #0
 8002864:	d001      	beq.n	800286a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8002866:	f000 fa63 	bl	8002d30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800286a:	bf00      	nop
 800286c:	3720      	adds	r7, #32
 800286e:	46bd      	mov	sp, r7
 8002870:	bd80      	pop	{r7, pc}
 8002872:	bf00      	nop
 8002874:	20000d74 	.word	0x20000d74

08002878 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b088      	sub	sp, #32
 800287c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800287e:	f107 0310 	add.w	r3, r7, #16
 8002882:	2200      	movs	r2, #0
 8002884:	601a      	str	r2, [r3, #0]
 8002886:	605a      	str	r2, [r3, #4]
 8002888:	609a      	str	r2, [r3, #8]
 800288a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800288c:	1d3b      	adds	r3, r7, #4
 800288e:	2200      	movs	r2, #0
 8002890:	601a      	str	r2, [r3, #0]
 8002892:	605a      	str	r2, [r3, #4]
 8002894:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002896:	4b1d      	ldr	r3, [pc, #116]	@ (800290c <MX_TIM3_Init+0x94>)
 8002898:	4a1d      	ldr	r2, [pc, #116]	@ (8002910 <MX_TIM3_Init+0x98>)
 800289a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 10799;
 800289c:	4b1b      	ldr	r3, [pc, #108]	@ (800290c <MX_TIM3_Init+0x94>)
 800289e:	f642 222f 	movw	r2, #10799	@ 0x2a2f
 80028a2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028a4:	4b19      	ldr	r3, [pc, #100]	@ (800290c <MX_TIM3_Init+0x94>)
 80028a6:	2200      	movs	r2, #0
 80028a8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9;
 80028aa:	4b18      	ldr	r3, [pc, #96]	@ (800290c <MX_TIM3_Init+0x94>)
 80028ac:	2209      	movs	r2, #9
 80028ae:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028b0:	4b16      	ldr	r3, [pc, #88]	@ (800290c <MX_TIM3_Init+0x94>)
 80028b2:	2200      	movs	r2, #0
 80028b4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80028b6:	4b15      	ldr	r3, [pc, #84]	@ (800290c <MX_TIM3_Init+0x94>)
 80028b8:	2280      	movs	r2, #128	@ 0x80
 80028ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80028bc:	4813      	ldr	r0, [pc, #76]	@ (800290c <MX_TIM3_Init+0x94>)
 80028be:	f005 fba5 	bl	800800c <HAL_TIM_Base_Init>
 80028c2:	4603      	mov	r3, r0
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d001      	beq.n	80028cc <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80028c8:	f000 fa32 	bl	8002d30 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80028cc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80028d0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80028d2:	f107 0310 	add.w	r3, r7, #16
 80028d6:	4619      	mov	r1, r3
 80028d8:	480c      	ldr	r0, [pc, #48]	@ (800290c <MX_TIM3_Init+0x94>)
 80028da:	f005 ffeb 	bl	80088b4 <HAL_TIM_ConfigClockSource>
 80028de:	4603      	mov	r3, r0
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d001      	beq.n	80028e8 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80028e4:	f000 fa24 	bl	8002d30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80028e8:	2300      	movs	r3, #0
 80028ea:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028ec:	2300      	movs	r3, #0
 80028ee:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80028f0:	1d3b      	adds	r3, r7, #4
 80028f2:	4619      	mov	r1, r3
 80028f4:	4805      	ldr	r0, [pc, #20]	@ (800290c <MX_TIM3_Init+0x94>)
 80028f6:	f006 fb9f 	bl	8009038 <HAL_TIMEx_MasterConfigSynchronization>
 80028fa:	4603      	mov	r3, r0
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d001      	beq.n	8002904 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8002900:	f000 fa16 	bl	8002d30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002904:	bf00      	nop
 8002906:	3720      	adds	r7, #32
 8002908:	46bd      	mov	sp, r7
 800290a:	bd80      	pop	{r7, pc}
 800290c:	20000dc0 	.word	0x20000dc0
 8002910:	40000400 	.word	0x40000400

08002914 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	b08c      	sub	sp, #48	@ 0x30
 8002918:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800291a:	f107 0320 	add.w	r3, r7, #32
 800291e:	2200      	movs	r2, #0
 8002920:	601a      	str	r2, [r3, #0]
 8002922:	605a      	str	r2, [r3, #4]
 8002924:	609a      	str	r2, [r3, #8]
 8002926:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002928:	f107 0314 	add.w	r3, r7, #20
 800292c:	2200      	movs	r2, #0
 800292e:	601a      	str	r2, [r3, #0]
 8002930:	605a      	str	r2, [r3, #4]
 8002932:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002934:	1d3b      	adds	r3, r7, #4
 8002936:	2200      	movs	r2, #0
 8002938:	601a      	str	r2, [r3, #0]
 800293a:	605a      	str	r2, [r3, #4]
 800293c:	609a      	str	r2, [r3, #8]
 800293e:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002940:	4b36      	ldr	r3, [pc, #216]	@ (8002a1c <MX_TIM4_Init+0x108>)
 8002942:	4a37      	ldr	r2, [pc, #220]	@ (8002a20 <MX_TIM4_Init+0x10c>)
 8002944:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 107;
 8002946:	4b35      	ldr	r3, [pc, #212]	@ (8002a1c <MX_TIM4_Init+0x108>)
 8002948:	226b      	movs	r2, #107	@ 0x6b
 800294a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800294c:	4b33      	ldr	r3, [pc, #204]	@ (8002a1c <MX_TIM4_Init+0x108>)
 800294e:	2200      	movs	r2, #0
 8002950:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002952:	4b32      	ldr	r3, [pc, #200]	@ (8002a1c <MX_TIM4_Init+0x108>)
 8002954:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002958:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800295a:	4b30      	ldr	r3, [pc, #192]	@ (8002a1c <MX_TIM4_Init+0x108>)
 800295c:	2200      	movs	r2, #0
 800295e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002960:	4b2e      	ldr	r3, [pc, #184]	@ (8002a1c <MX_TIM4_Init+0x108>)
 8002962:	2200      	movs	r2, #0
 8002964:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002966:	482d      	ldr	r0, [pc, #180]	@ (8002a1c <MX_TIM4_Init+0x108>)
 8002968:	f005 fb50 	bl	800800c <HAL_TIM_Base_Init>
 800296c:	4603      	mov	r3, r0
 800296e:	2b00      	cmp	r3, #0
 8002970:	d001      	beq.n	8002976 <MX_TIM4_Init+0x62>
  {
    Error_Handler();
 8002972:	f000 f9dd 	bl	8002d30 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002976:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800297a:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800297c:	f107 0320 	add.w	r3, r7, #32
 8002980:	4619      	mov	r1, r3
 8002982:	4826      	ldr	r0, [pc, #152]	@ (8002a1c <MX_TIM4_Init+0x108>)
 8002984:	f005 ff96 	bl	80088b4 <HAL_TIM_ConfigClockSource>
 8002988:	4603      	mov	r3, r0
 800298a:	2b00      	cmp	r3, #0
 800298c:	d001      	beq.n	8002992 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 800298e:	f000 f9cf 	bl	8002d30 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 8002992:	4822      	ldr	r0, [pc, #136]	@ (8002a1c <MX_TIM4_Init+0x108>)
 8002994:	f005 fc39 	bl	800820a <HAL_TIM_IC_Init>
 8002998:	4603      	mov	r3, r0
 800299a:	2b00      	cmp	r3, #0
 800299c:	d001      	beq.n	80029a2 <MX_TIM4_Init+0x8e>
  {
    Error_Handler();
 800299e:	f000 f9c7 	bl	8002d30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029a2:	2300      	movs	r3, #0
 80029a4:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029a6:	2300      	movs	r3, #0
 80029a8:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80029aa:	f107 0314 	add.w	r3, r7, #20
 80029ae:	4619      	mov	r1, r3
 80029b0:	481a      	ldr	r0, [pc, #104]	@ (8002a1c <MX_TIM4_Init+0x108>)
 80029b2:	f006 fb41 	bl	8009038 <HAL_TIMEx_MasterConfigSynchronization>
 80029b6:	4603      	mov	r3, r0
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d001      	beq.n	80029c0 <MX_TIM4_Init+0xac>
  {
    Error_Handler();
 80029bc:	f000 f9b8 	bl	8002d30 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80029c0:	2300      	movs	r3, #0
 80029c2:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80029c4:	2301      	movs	r3, #1
 80029c6:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80029c8:	2300      	movs	r3, #0
 80029ca:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 15;
 80029cc:	230f      	movs	r3, #15
 80029ce:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80029d0:	1d3b      	adds	r3, r7, #4
 80029d2:	2200      	movs	r2, #0
 80029d4:	4619      	mov	r1, r3
 80029d6:	4811      	ldr	r0, [pc, #68]	@ (8002a1c <MX_TIM4_Init+0x108>)
 80029d8:	f005 fecf 	bl	800877a <HAL_TIM_IC_ConfigChannel>
 80029dc:	4603      	mov	r3, r0
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d001      	beq.n	80029e6 <MX_TIM4_Init+0xd2>
  {
    Error_Handler();
 80029e2:	f000 f9a5 	bl	8002d30 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80029e6:	1d3b      	adds	r3, r7, #4
 80029e8:	2204      	movs	r2, #4
 80029ea:	4619      	mov	r1, r3
 80029ec:	480b      	ldr	r0, [pc, #44]	@ (8002a1c <MX_TIM4_Init+0x108>)
 80029ee:	f005 fec4 	bl	800877a <HAL_TIM_IC_ConfigChannel>
 80029f2:	4603      	mov	r3, r0
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d001      	beq.n	80029fc <MX_TIM4_Init+0xe8>
  {
    Error_Handler();
 80029f8:	f000 f99a 	bl	8002d30 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 80029fc:	1d3b      	adds	r3, r7, #4
 80029fe:	2208      	movs	r2, #8
 8002a00:	4619      	mov	r1, r3
 8002a02:	4806      	ldr	r0, [pc, #24]	@ (8002a1c <MX_TIM4_Init+0x108>)
 8002a04:	f005 feb9 	bl	800877a <HAL_TIM_IC_ConfigChannel>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d001      	beq.n	8002a12 <MX_TIM4_Init+0xfe>
  {
    Error_Handler();
 8002a0e:	f000 f98f 	bl	8002d30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002a12:	bf00      	nop
 8002a14:	3730      	adds	r7, #48	@ 0x30
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bd80      	pop	{r7, pc}
 8002a1a:	bf00      	nop
 8002a1c:	20000e0c 	.word	0x20000e0c
 8002a20:	40000800 	.word	0x40000800

08002a24 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002a28:	4b14      	ldr	r3, [pc, #80]	@ (8002a7c <MX_USART2_UART_Init+0x58>)
 8002a2a:	4a15      	ldr	r2, [pc, #84]	@ (8002a80 <MX_USART2_UART_Init+0x5c>)
 8002a2c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002a2e:	4b13      	ldr	r3, [pc, #76]	@ (8002a7c <MX_USART2_UART_Init+0x58>)
 8002a30:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002a34:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002a36:	4b11      	ldr	r3, [pc, #68]	@ (8002a7c <MX_USART2_UART_Init+0x58>)
 8002a38:	2200      	movs	r2, #0
 8002a3a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002a3c:	4b0f      	ldr	r3, [pc, #60]	@ (8002a7c <MX_USART2_UART_Init+0x58>)
 8002a3e:	2200      	movs	r2, #0
 8002a40:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002a42:	4b0e      	ldr	r3, [pc, #56]	@ (8002a7c <MX_USART2_UART_Init+0x58>)
 8002a44:	2200      	movs	r2, #0
 8002a46:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002a48:	4b0c      	ldr	r3, [pc, #48]	@ (8002a7c <MX_USART2_UART_Init+0x58>)
 8002a4a:	220c      	movs	r2, #12
 8002a4c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a4e:	4b0b      	ldr	r3, [pc, #44]	@ (8002a7c <MX_USART2_UART_Init+0x58>)
 8002a50:	2200      	movs	r2, #0
 8002a52:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a54:	4b09      	ldr	r3, [pc, #36]	@ (8002a7c <MX_USART2_UART_Init+0x58>)
 8002a56:	2200      	movs	r2, #0
 8002a58:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002a5a:	4b08      	ldr	r3, [pc, #32]	@ (8002a7c <MX_USART2_UART_Init+0x58>)
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002a60:	4b06      	ldr	r3, [pc, #24]	@ (8002a7c <MX_USART2_UART_Init+0x58>)
 8002a62:	2200      	movs	r2, #0
 8002a64:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002a66:	4805      	ldr	r0, [pc, #20]	@ (8002a7c <MX_USART2_UART_Init+0x58>)
 8002a68:	f006 fb92 	bl	8009190 <HAL_UART_Init>
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d001      	beq.n	8002a76 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002a72:	f000 f95d 	bl	8002d30 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002a76:	bf00      	nop
 8002a78:	bd80      	pop	{r7, pc}
 8002a7a:	bf00      	nop
 8002a7c:	20000e58 	.word	0x20000e58
 8002a80:	40004400 	.word	0x40004400

08002a84 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002a88:	4b14      	ldr	r3, [pc, #80]	@ (8002adc <MX_USART3_UART_Init+0x58>)
 8002a8a:	4a15      	ldr	r2, [pc, #84]	@ (8002ae0 <MX_USART3_UART_Init+0x5c>)
 8002a8c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002a8e:	4b13      	ldr	r3, [pc, #76]	@ (8002adc <MX_USART3_UART_Init+0x58>)
 8002a90:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002a94:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002a96:	4b11      	ldr	r3, [pc, #68]	@ (8002adc <MX_USART3_UART_Init+0x58>)
 8002a98:	2200      	movs	r2, #0
 8002a9a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002a9c:	4b0f      	ldr	r3, [pc, #60]	@ (8002adc <MX_USART3_UART_Init+0x58>)
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002aa2:	4b0e      	ldr	r3, [pc, #56]	@ (8002adc <MX_USART3_UART_Init+0x58>)
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002aa8:	4b0c      	ldr	r3, [pc, #48]	@ (8002adc <MX_USART3_UART_Init+0x58>)
 8002aaa:	220c      	movs	r2, #12
 8002aac:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002aae:	4b0b      	ldr	r3, [pc, #44]	@ (8002adc <MX_USART3_UART_Init+0x58>)
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ab4:	4b09      	ldr	r3, [pc, #36]	@ (8002adc <MX_USART3_UART_Init+0x58>)
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002aba:	4b08      	ldr	r3, [pc, #32]	@ (8002adc <MX_USART3_UART_Init+0x58>)
 8002abc:	2200      	movs	r2, #0
 8002abe:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002ac0:	4b06      	ldr	r3, [pc, #24]	@ (8002adc <MX_USART3_UART_Init+0x58>)
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002ac6:	4805      	ldr	r0, [pc, #20]	@ (8002adc <MX_USART3_UART_Init+0x58>)
 8002ac8:	f006 fb62 	bl	8009190 <HAL_UART_Init>
 8002acc:	4603      	mov	r3, r0
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d001      	beq.n	8002ad6 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8002ad2:	f000 f92d 	bl	8002d30 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002ad6:	bf00      	nop
 8002ad8:	bd80      	pop	{r7, pc}
 8002ada:	bf00      	nop
 8002adc:	20000ee0 	.word	0x20000ee0
 8002ae0:	40004800 	.word	0x40004800

08002ae4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b082      	sub	sp, #8
 8002ae8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002aea:	4b1a      	ldr	r3, [pc, #104]	@ (8002b54 <MX_DMA_Init+0x70>)
 8002aec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aee:	4a19      	ldr	r2, [pc, #100]	@ (8002b54 <MX_DMA_Init+0x70>)
 8002af0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002af4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002af6:	4b17      	ldr	r3, [pc, #92]	@ (8002b54 <MX_DMA_Init+0x70>)
 8002af8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002afa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002afe:	607b      	str	r3, [r7, #4]
 8002b00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002b02:	4b14      	ldr	r3, [pc, #80]	@ (8002b54 <MX_DMA_Init+0x70>)
 8002b04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b06:	4a13      	ldr	r2, [pc, #76]	@ (8002b54 <MX_DMA_Init+0x70>)
 8002b08:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002b0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b0e:	4b11      	ldr	r3, [pc, #68]	@ (8002b54 <MX_DMA_Init+0x70>)
 8002b10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b12:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b16:	603b      	str	r3, [r7, #0]
 8002b18:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 1, 0);
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	2101      	movs	r1, #1
 8002b1e:	2010      	movs	r0, #16
 8002b20:	f001 fd3b 	bl	800459a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8002b24:	2010      	movs	r0, #16
 8002b26:	f001 fd54 	bl	80045d2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 1, 0);
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	2101      	movs	r1, #1
 8002b2e:	2011      	movs	r0, #17
 8002b30:	f001 fd33 	bl	800459a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8002b34:	2011      	movs	r0, #17
 8002b36:	f001 fd4c 	bl	80045d2 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 1, 0);
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	2101      	movs	r1, #1
 8002b3e:	2038      	movs	r0, #56	@ 0x38
 8002b40:	f001 fd2b 	bl	800459a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002b44:	2038      	movs	r0, #56	@ 0x38
 8002b46:	f001 fd44 	bl	80045d2 <HAL_NVIC_EnableIRQ>

}
 8002b4a:	bf00      	nop
 8002b4c:	3708      	adds	r7, #8
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}
 8002b52:	bf00      	nop
 8002b54:	40023800 	.word	0x40023800

08002b58 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b08c      	sub	sp, #48	@ 0x30
 8002b5c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b5e:	f107 031c 	add.w	r3, r7, #28
 8002b62:	2200      	movs	r2, #0
 8002b64:	601a      	str	r2, [r3, #0]
 8002b66:	605a      	str	r2, [r3, #4]
 8002b68:	609a      	str	r2, [r3, #8]
 8002b6a:	60da      	str	r2, [r3, #12]
 8002b6c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b6e:	4b47      	ldr	r3, [pc, #284]	@ (8002c8c <MX_GPIO_Init+0x134>)
 8002b70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b72:	4a46      	ldr	r2, [pc, #280]	@ (8002c8c <MX_GPIO_Init+0x134>)
 8002b74:	f043 0304 	orr.w	r3, r3, #4
 8002b78:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b7a:	4b44      	ldr	r3, [pc, #272]	@ (8002c8c <MX_GPIO_Init+0x134>)
 8002b7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b7e:	f003 0304 	and.w	r3, r3, #4
 8002b82:	61bb      	str	r3, [r7, #24]
 8002b84:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002b86:	4b41      	ldr	r3, [pc, #260]	@ (8002c8c <MX_GPIO_Init+0x134>)
 8002b88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b8a:	4a40      	ldr	r2, [pc, #256]	@ (8002c8c <MX_GPIO_Init+0x134>)
 8002b8c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002b90:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b92:	4b3e      	ldr	r3, [pc, #248]	@ (8002c8c <MX_GPIO_Init+0x134>)
 8002b94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b9a:	617b      	str	r3, [r7, #20]
 8002b9c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b9e:	4b3b      	ldr	r3, [pc, #236]	@ (8002c8c <MX_GPIO_Init+0x134>)
 8002ba0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ba2:	4a3a      	ldr	r2, [pc, #232]	@ (8002c8c <MX_GPIO_Init+0x134>)
 8002ba4:	f043 0301 	orr.w	r3, r3, #1
 8002ba8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002baa:	4b38      	ldr	r3, [pc, #224]	@ (8002c8c <MX_GPIO_Init+0x134>)
 8002bac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bae:	f003 0301 	and.w	r3, r3, #1
 8002bb2:	613b      	str	r3, [r7, #16]
 8002bb4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bb6:	4b35      	ldr	r3, [pc, #212]	@ (8002c8c <MX_GPIO_Init+0x134>)
 8002bb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bba:	4a34      	ldr	r2, [pc, #208]	@ (8002c8c <MX_GPIO_Init+0x134>)
 8002bbc:	f043 0302 	orr.w	r3, r3, #2
 8002bc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002bc2:	4b32      	ldr	r3, [pc, #200]	@ (8002c8c <MX_GPIO_Init+0x134>)
 8002bc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bc6:	f003 0302 	and.w	r3, r3, #2
 8002bca:	60fb      	str	r3, [r7, #12]
 8002bcc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002bce:	4b2f      	ldr	r3, [pc, #188]	@ (8002c8c <MX_GPIO_Init+0x134>)
 8002bd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bd2:	4a2e      	ldr	r2, [pc, #184]	@ (8002c8c <MX_GPIO_Init+0x134>)
 8002bd4:	f043 0308 	orr.w	r3, r3, #8
 8002bd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002bda:	4b2c      	ldr	r3, [pc, #176]	@ (8002c8c <MX_GPIO_Init+0x134>)
 8002bdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bde:	f003 0308 	and.w	r3, r3, #8
 8002be2:	60bb      	str	r3, [r7, #8]
 8002be4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002be6:	4b29      	ldr	r3, [pc, #164]	@ (8002c8c <MX_GPIO_Init+0x134>)
 8002be8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bea:	4a28      	ldr	r2, [pc, #160]	@ (8002c8c <MX_GPIO_Init+0x134>)
 8002bec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002bf0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002bf2:	4b26      	ldr	r3, [pc, #152]	@ (8002c8c <MX_GPIO_Init+0x134>)
 8002bf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bf6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002bfa:	607b      	str	r3, [r7, #4]
 8002bfc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8002bfe:	2200      	movs	r2, #0
 8002c00:	f244 0181 	movw	r1, #16513	@ 0x4081
 8002c04:	4822      	ldr	r0, [pc, #136]	@ (8002c90 <MX_GPIO_Init+0x138>)
 8002c06:	f002 fe03 	bl	8005810 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	2140      	movs	r1, #64	@ 0x40
 8002c0e:	4821      	ldr	r0, [pc, #132]	@ (8002c94 <MX_GPIO_Init+0x13c>)
 8002c10:	f002 fdfe 	bl	8005810 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8002c14:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002c18:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002c1a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002c1e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c20:	2300      	movs	r3, #0
 8002c22:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8002c24:	f107 031c 	add.w	r3, r7, #28
 8002c28:	4619      	mov	r1, r3
 8002c2a:	481b      	ldr	r0, [pc, #108]	@ (8002c98 <MX_GPIO_Init+0x140>)
 8002c2c:	f002 fc44 	bl	80054b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8002c30:	f244 0381 	movw	r3, #16513	@ 0x4081
 8002c34:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c36:	2301      	movs	r3, #1
 8002c38:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c3e:	2300      	movs	r3, #0
 8002c40:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c42:	f107 031c 	add.w	r3, r7, #28
 8002c46:	4619      	mov	r1, r3
 8002c48:	4811      	ldr	r0, [pc, #68]	@ (8002c90 <MX_GPIO_Init+0x138>)
 8002c4a:	f002 fc35 	bl	80054b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8002c4e:	2340      	movs	r3, #64	@ 0x40
 8002c50:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c52:	2301      	movs	r3, #1
 8002c54:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c56:	2300      	movs	r3, #0
 8002c58:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8002c5e:	f107 031c 	add.w	r3, r7, #28
 8002c62:	4619      	mov	r1, r3
 8002c64:	480b      	ldr	r0, [pc, #44]	@ (8002c94 <MX_GPIO_Init+0x13c>)
 8002c66:	f002 fc27 	bl	80054b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8002c6a:	2380      	movs	r3, #128	@ 0x80
 8002c6c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002c6e:	2300      	movs	r3, #0
 8002c70:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c72:	2300      	movs	r3, #0
 8002c74:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002c76:	f107 031c 	add.w	r3, r7, #28
 8002c7a:	4619      	mov	r1, r3
 8002c7c:	4805      	ldr	r0, [pc, #20]	@ (8002c94 <MX_GPIO_Init+0x13c>)
 8002c7e:	f002 fc1b 	bl	80054b8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002c82:	bf00      	nop
 8002c84:	3730      	adds	r7, #48	@ 0x30
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bd80      	pop	{r7, pc}
 8002c8a:	bf00      	nop
 8002c8c:	40023800 	.word	0x40023800
 8002c90:	40020400 	.word	0x40020400
 8002c94:	40021800 	.word	0x40021800
 8002c98:	40020800 	.word	0x40020800

08002c9c <ApplicationInit_Sequence>:

/* USER CODE BEGIN 4 */


static HAL_StatusTypeDef ApplicationInit_Sequence(void)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	af00      	add	r7, sp, #0
    /* Start ADC with DMA */
    if (HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buffer, ADC_BUFFER_SIZE) != HAL_OK) {
 8002ca0:	2205      	movs	r2, #5
 8002ca2:	491c      	ldr	r1, [pc, #112]	@ (8002d14 <ApplicationInit_Sequence+0x78>)
 8002ca4:	481c      	ldr	r0, [pc, #112]	@ (8002d18 <ApplicationInit_Sequence+0x7c>)
 8002ca6:	f000 ffbd 	bl	8003c24 <HAL_ADC_Start_DMA>
 8002caa:	4603      	mov	r3, r0
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d001      	beq.n	8002cb4 <ApplicationInit_Sequence+0x18>
        return HAL_ERROR;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	e02d      	b.n	8002d10 <ApplicationInit_Sequence+0x74>
       }

    /* Initialize motor speed monitoring */
    if (MotorSpeed_Init(&htim4) != HAL_OK) {
 8002cb4:	4819      	ldr	r0, [pc, #100]	@ (8002d1c <ApplicationInit_Sequence+0x80>)
 8002cb6:	f000 f841 	bl	8002d3c <MotorSpeed_Init>
 8002cba:	4603      	mov	r3, r0
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d001      	beq.n	8002cc4 <ApplicationInit_Sequence+0x28>
        return HAL_ERROR;
 8002cc0:	2301      	movs	r3, #1
 8002cc2:	e025      	b.n	8002d10 <ApplicationInit_Sequence+0x74>
    }

    /* Start timer input capture for all channels */
    if (HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_1) != HAL_OK) return HAL_ERROR;
 8002cc4:	2100      	movs	r1, #0
 8002cc6:	4815      	ldr	r0, [pc, #84]	@ (8002d1c <ApplicationInit_Sequence+0x80>)
 8002cc8:	f005 fb00 	bl	80082cc <HAL_TIM_IC_Start_IT>
 8002ccc:	4603      	mov	r3, r0
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d001      	beq.n	8002cd6 <ApplicationInit_Sequence+0x3a>
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	e01c      	b.n	8002d10 <ApplicationInit_Sequence+0x74>
    if (HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_2) != HAL_OK) return HAL_ERROR;
 8002cd6:	2104      	movs	r1, #4
 8002cd8:	4810      	ldr	r0, [pc, #64]	@ (8002d1c <ApplicationInit_Sequence+0x80>)
 8002cda:	f005 faf7 	bl	80082cc <HAL_TIM_IC_Start_IT>
 8002cde:	4603      	mov	r3, r0
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d001      	beq.n	8002ce8 <ApplicationInit_Sequence+0x4c>
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	e013      	b.n	8002d10 <ApplicationInit_Sequence+0x74>
    if (HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_3) != HAL_OK) return HAL_ERROR;
 8002ce8:	2108      	movs	r1, #8
 8002cea:	480c      	ldr	r0, [pc, #48]	@ (8002d1c <ApplicationInit_Sequence+0x80>)
 8002cec:	f005 faee 	bl	80082cc <HAL_TIM_IC_Start_IT>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d001      	beq.n	8002cfa <ApplicationInit_Sequence+0x5e>
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	e00a      	b.n	8002d10 <ApplicationInit_Sequence+0x74>

    /* Initialize data acquisition system */
    if (DataAcq_Init() != HAL_OK) {
 8002cfa:	f7ff faff 	bl	80022fc <DataAcq_Init>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d001      	beq.n	8002d08 <ApplicationInit_Sequence+0x6c>
    	return HAL_ERROR;
 8002d04:	2301      	movs	r3, #1
 8002d06:	e003      	b.n	8002d10 <ApplicationInit_Sequence+0x74>
    }

    /* Initialize BLDC interface */
    bldc_interface_uart_init(send_packet);
 8002d08:	4805      	ldr	r0, [pc, #20]	@ (8002d20 <ApplicationInit_Sequence+0x84>)
 8002d0a:	f7ff f881 	bl	8001e10 <bldc_interface_uart_init>

    return HAL_OK;
 8002d0e:	2300      	movs	r3, #0
}
 8002d10:	4618      	mov	r0, r3
 8002d12:	bd80      	pop	{r7, pc}
 8002d14:	20001028 	.word	0x20001028
 8002d18:	20000c1c 	.word	0x20000c1c
 8002d1c:	20000e0c 	.word	0x20000e0c
 8002d20:	08001e71 	.word	0x08001e71

08002d24 <Application>:


static void Application(void)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	af00      	add	r7, sp, #0
	usb_transmit_task();
 8002d28:	f000 fe16 	bl	8003958 <usb_transmit_task>

}
 8002d2c:	bf00      	nop
 8002d2e:	bd80      	pop	{r7, pc}

08002d30 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002d30:	b480      	push	{r7}
 8002d32:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002d34:	b672      	cpsid	i
}
 8002d36:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8002d38:	bf00      	nop
 8002d3a:	e7fd      	b.n	8002d38 <Error_Handler+0x8>

08002d3c <MotorSpeed_Init>:

/**
 * @brief Initialize the motor speed monitoring module
 */
HAL_StatusTypeDef MotorSpeed_Init(TIM_HandleTypeDef* htim)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	b083      	sub	sp, #12
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
    if (htim == NULL || htim->Instance != TIM4) {
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d004      	beq.n	8002d54 <MotorSpeed_Init+0x18>
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	4a0c      	ldr	r2, [pc, #48]	@ (8002d80 <MotorSpeed_Init+0x44>)
 8002d50:	4293      	cmp	r3, r2
 8002d52:	d001      	beq.n	8002d58 <MotorSpeed_Init+0x1c>
        return HAL_ERROR;
 8002d54:	2301      	movs	r3, #1
 8002d56:	e00d      	b.n	8002d74 <MotorSpeed_Init+0x38>
    }

    motor_timer = htim;
 8002d58:	4a0a      	ldr	r2, [pc, #40]	@ (8002d84 <MotorSpeed_Init+0x48>)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6013      	str	r3, [r2, #0]
    last_capture = 0;
 8002d5e:	4b0a      	ldr	r3, [pc, #40]	@ (8002d88 <MotorSpeed_Init+0x4c>)
 8002d60:	2200      	movs	r2, #0
 8002d62:	601a      	str	r2, [r3, #0]
    pulse_period = 0;
 8002d64:	4b09      	ldr	r3, [pc, #36]	@ (8002d8c <MotorSpeed_Init+0x50>)
 8002d66:	2200      	movs	r2, #0
 8002d68:	601a      	str	r2, [r3, #0]
    current_rpm = 0.0f;
 8002d6a:	4b09      	ldr	r3, [pc, #36]	@ (8002d90 <MotorSpeed_Init+0x54>)
 8002d6c:	f04f 0200 	mov.w	r2, #0
 8002d70:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8002d72:	2300      	movs	r3, #0
}
 8002d74:	4618      	mov	r0, r3
 8002d76:	370c      	adds	r7, #12
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7e:	4770      	bx	lr
 8002d80:	40000800 	.word	0x40000800
 8002d84:	20001044 	.word	0x20001044
 8002d88:	20001048 	.word	0x20001048
 8002d8c:	2000104c 	.word	0x2000104c
 8002d90:	20001050 	.word	0x20001050

08002d94 <MotorSpeed_GetRPM>:

/**
 * @brief Get the current motor speed in RPM
 */
float MotorSpeed_GetRPM(void)
{
 8002d94:	b480      	push	{r7}
 8002d96:	af00      	add	r7, sp, #0
    return current_rpm;
 8002d98:	4b04      	ldr	r3, [pc, #16]	@ (8002dac <MotorSpeed_GetRPM+0x18>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	ee07 3a90 	vmov	s15, r3
}
 8002da0:	eeb0 0a67 	vmov.f32	s0, s15
 8002da4:	46bd      	mov	sp, r7
 8002da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002daa:	4770      	bx	lr
 8002dac:	20001050 	.word	0x20001050

08002db0 <MotorSpeed_CalculatePeriod>:

/**
 * @brief Calculate time period between two captures, handling timer overflow
 */
static uint32_t MotorSpeed_CalculatePeriod(uint32_t current_capture)
{
 8002db0:	b480      	push	{r7}
 8002db2:	b083      	sub	sp, #12
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
    if (current_capture > last_capture) {
 8002db8:	4b0b      	ldr	r3, [pc, #44]	@ (8002de8 <MotorSpeed_CalculatePeriod+0x38>)
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	687a      	ldr	r2, [r7, #4]
 8002dbe:	429a      	cmp	r2, r3
 8002dc0:	d904      	bls.n	8002dcc <MotorSpeed_CalculatePeriod+0x1c>
        return current_capture - last_capture;
 8002dc2:	4b09      	ldr	r3, [pc, #36]	@ (8002de8 <MotorSpeed_CalculatePeriod+0x38>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	687a      	ldr	r2, [r7, #4]
 8002dc8:	1ad3      	subs	r3, r2, r3
 8002dca:	e006      	b.n	8002dda <MotorSpeed_CalculatePeriod+0x2a>
    } else {
        // Handle timer overflow
        return (0xFFFF - last_capture) + current_capture;
 8002dcc:	4b06      	ldr	r3, [pc, #24]	@ (8002de8 <MotorSpeed_CalculatePeriod+0x38>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	687a      	ldr	r2, [r7, #4]
 8002dd2:	1ad2      	subs	r2, r2, r3
 8002dd4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002dd8:	4413      	add	r3, r2
    }
}
 8002dda:	4618      	mov	r0, r3
 8002ddc:	370c      	adds	r7, #12
 8002dde:	46bd      	mov	sp, r7
 8002de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de4:	4770      	bx	lr
 8002de6:	bf00      	nop
 8002de8:	20001048 	.word	0x20001048

08002dec <MotorSpeed_TimerCallback>:

/**
 * @brief Timer input capture callback handler
 */
void MotorSpeed_TimerCallback(TIM_HandleTypeDef* htim)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b084      	sub	sp, #16
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
    if (htim->Instance != TIM4) {
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	4a26      	ldr	r2, [pc, #152]	@ (8002e94 <MotorSpeed_TimerCallback+0xa8>)
 8002dfa:	4293      	cmp	r3, r2
 8002dfc:	d143      	bne.n	8002e86 <MotorSpeed_TimerCallback+0x9a>
        return;
    }

    uint32_t current_capture = 0;
 8002dfe:	2300      	movs	r3, #0
 8002e00:	60fb      	str	r3, [r7, #12]

    // Determine which channel triggered the interrupt
    switch (htim->Channel) {
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	7f1b      	ldrb	r3, [r3, #28]
 8002e06:	2b04      	cmp	r3, #4
 8002e08:	d012      	beq.n	8002e30 <MotorSpeed_TimerCallback+0x44>
 8002e0a:	2b04      	cmp	r3, #4
 8002e0c:	dc3d      	bgt.n	8002e8a <MotorSpeed_TimerCallback+0x9e>
 8002e0e:	2b01      	cmp	r3, #1
 8002e10:	d002      	beq.n	8002e18 <MotorSpeed_TimerCallback+0x2c>
 8002e12:	2b02      	cmp	r3, #2
 8002e14:	d006      	beq.n	8002e24 <MotorSpeed_TimerCallback+0x38>
        case HAL_TIM_ACTIVE_CHANNEL_3:
            current_capture = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_3);
            break;

        default:
            return;  // Invalid channel
 8002e16:	e038      	b.n	8002e8a <MotorSpeed_TimerCallback+0x9e>
            current_capture = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8002e18:	2100      	movs	r1, #0
 8002e1a:	6878      	ldr	r0, [r7, #4]
 8002e1c:	f005 fe14 	bl	8008a48 <HAL_TIM_ReadCapturedValue>
 8002e20:	60f8      	str	r0, [r7, #12]
            break;
 8002e22:	e00b      	b.n	8002e3c <MotorSpeed_TimerCallback+0x50>
            current_capture = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 8002e24:	2104      	movs	r1, #4
 8002e26:	6878      	ldr	r0, [r7, #4]
 8002e28:	f005 fe0e 	bl	8008a48 <HAL_TIM_ReadCapturedValue>
 8002e2c:	60f8      	str	r0, [r7, #12]
            break;
 8002e2e:	e005      	b.n	8002e3c <MotorSpeed_TimerCallback+0x50>
            current_capture = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_3);
 8002e30:	2108      	movs	r1, #8
 8002e32:	6878      	ldr	r0, [r7, #4]
 8002e34:	f005 fe08 	bl	8008a48 <HAL_TIM_ReadCapturedValue>
 8002e38:	60f8      	str	r0, [r7, #12]
            break;
 8002e3a:	bf00      	nop
    }

    // Calculate period between pulses
    pulse_period = MotorSpeed_CalculatePeriod(current_capture);
 8002e3c:	68f8      	ldr	r0, [r7, #12]
 8002e3e:	f7ff ffb7 	bl	8002db0 <MotorSpeed_CalculatePeriod>
 8002e42:	4603      	mov	r3, r0
 8002e44:	4a14      	ldr	r2, [pc, #80]	@ (8002e98 <MotorSpeed_TimerCallback+0xac>)
 8002e46:	6013      	str	r3, [r2, #0]
    last_capture = current_capture;
 8002e48:	4a14      	ldr	r2, [pc, #80]	@ (8002e9c <MotorSpeed_TimerCallback+0xb0>)
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	6013      	str	r3, [r2, #0]

    // Calculate RPM
    if (pulse_period > 0) {
 8002e4e:	4b12      	ldr	r3, [pc, #72]	@ (8002e98 <MotorSpeed_TimerCallback+0xac>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d012      	beq.n	8002e7c <MotorSpeed_TimerCallback+0x90>
        // RPM = (60 * timer_clock) / (pulses_per_rev * pulse_period)
    	current_rpm = 60000000.0f / (MOTOR_SPEED_HALL_PULSES_PER_REV * pulse_period);
 8002e56:	4b10      	ldr	r3, [pc, #64]	@ (8002e98 <MotorSpeed_TimerCallback+0xac>)
 8002e58:	681a      	ldr	r2, [r3, #0]
 8002e5a:	4613      	mov	r3, r2
 8002e5c:	005b      	lsls	r3, r3, #1
 8002e5e:	4413      	add	r3, r2
 8002e60:	00da      	lsls	r2, r3, #3
 8002e62:	1ad3      	subs	r3, r2, r3
 8002e64:	ee07 3a90 	vmov	s15, r3
 8002e68:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002e6c:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 8002ea0 <MotorSpeed_TimerCallback+0xb4>
 8002e70:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002e74:	4b0b      	ldr	r3, [pc, #44]	@ (8002ea4 <MotorSpeed_TimerCallback+0xb8>)
 8002e76:	edc3 7a00 	vstr	s15, [r3]
 8002e7a:	e007      	b.n	8002e8c <MotorSpeed_TimerCallback+0xa0>
    } else {
        current_rpm = 0.0f;  // Motor stopped
 8002e7c:	4b09      	ldr	r3, [pc, #36]	@ (8002ea4 <MotorSpeed_TimerCallback+0xb8>)
 8002e7e:	f04f 0200 	mov.w	r2, #0
 8002e82:	601a      	str	r2, [r3, #0]
 8002e84:	e002      	b.n	8002e8c <MotorSpeed_TimerCallback+0xa0>
        return;
 8002e86:	bf00      	nop
 8002e88:	e000      	b.n	8002e8c <MotorSpeed_TimerCallback+0xa0>
            return;  // Invalid channel
 8002e8a:	bf00      	nop
    }
}
 8002e8c:	3710      	adds	r7, #16
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bd80      	pop	{r7, pc}
 8002e92:	bf00      	nop
 8002e94:	40000800 	.word	0x40000800
 8002e98:	2000104c 	.word	0x2000104c
 8002e9c:	20001048 	.word	0x20001048
 8002ea0:	4c64e1c0 	.word	0x4c64e1c0
 8002ea4:	20001050 	.word	0x20001050

08002ea8 <packet_init>:
} PACKET_STATE_t;

static PACKET_STATE_t handler_states[PACKET_HANDLERS];

void packet_init(void (*s_func)(unsigned char *data, unsigned int len),
		void (*p_func)(unsigned char *data, unsigned int len), int handler_num) {
 8002ea8:	b480      	push	{r7}
 8002eaa:	b085      	sub	sp, #20
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	60f8      	str	r0, [r7, #12]
 8002eb0:	60b9      	str	r1, [r7, #8]
 8002eb2:	607a      	str	r2, [r7, #4]
	handler_states[handler_num].send_func = s_func;
 8002eb4:	490c      	ldr	r1, [pc, #48]	@ (8002ee8 <packet_init+0x40>)
 8002eb6:	687a      	ldr	r2, [r7, #4]
 8002eb8:	4613      	mov	r3, r2
 8002eba:	015b      	lsls	r3, r3, #5
 8002ebc:	4413      	add	r3, r2
 8002ebe:	015b      	lsls	r3, r3, #5
 8002ec0:	440b      	add	r3, r1
 8002ec2:	3304      	adds	r3, #4
 8002ec4:	68fa      	ldr	r2, [r7, #12]
 8002ec6:	601a      	str	r2, [r3, #0]
	handler_states[handler_num].process_func = p_func;
 8002ec8:	4907      	ldr	r1, [pc, #28]	@ (8002ee8 <packet_init+0x40>)
 8002eca:	687a      	ldr	r2, [r7, #4]
 8002ecc:	4613      	mov	r3, r2
 8002ece:	015b      	lsls	r3, r3, #5
 8002ed0:	4413      	add	r3, r2
 8002ed2:	015b      	lsls	r3, r3, #5
 8002ed4:	440b      	add	r3, r1
 8002ed6:	3308      	adds	r3, #8
 8002ed8:	68ba      	ldr	r2, [r7, #8]
 8002eda:	601a      	str	r2, [r3, #0]
}
 8002edc:	bf00      	nop
 8002ede:	3714      	adds	r7, #20
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee6:	4770      	bx	lr
 8002ee8:	20001054 	.word	0x20001054

08002eec <packet_send_packet>:

void packet_send_packet(unsigned char *data, unsigned int len, int handler_num) {
 8002eec:	b590      	push	{r4, r7, lr}
 8002eee:	b087      	sub	sp, #28
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	60f8      	str	r0, [r7, #12]
 8002ef4:	60b9      	str	r1, [r7, #8]
 8002ef6:	607a      	str	r2, [r7, #4]
	if (len > PACKET_MAX_PL_LEN) {
 8002ef8:	68bb      	ldr	r3, [r7, #8]
 8002efa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002efe:	f200 80c8 	bhi.w	8003092 <packet_send_packet+0x1a6>
		return;
	}

	int b_ind = 0;
 8002f02:	2300      	movs	r3, #0
 8002f04:	617b      	str	r3, [r7, #20]

	if (len <= 256) {
 8002f06:	68bb      	ldr	r3, [r7, #8]
 8002f08:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002f0c:	d820      	bhi.n	8002f50 <packet_send_packet+0x64>
		handler_states[handler_num].tx_buffer[b_ind++] = 2;
 8002f0e:	697a      	ldr	r2, [r7, #20]
 8002f10:	1c53      	adds	r3, r2, #1
 8002f12:	617b      	str	r3, [r7, #20]
 8002f14:	4861      	ldr	r0, [pc, #388]	@ (800309c <packet_send_packet+0x1b0>)
 8002f16:	6879      	ldr	r1, [r7, #4]
 8002f18:	460b      	mov	r3, r1
 8002f1a:	015b      	lsls	r3, r3, #5
 8002f1c:	440b      	add	r3, r1
 8002f1e:	015b      	lsls	r3, r3, #5
 8002f20:	4403      	add	r3, r0
 8002f22:	4413      	add	r3, r2
 8002f24:	f503 7304 	add.w	r3, r3, #528	@ 0x210
 8002f28:	2202      	movs	r2, #2
 8002f2a:	701a      	strb	r2, [r3, #0]
		handler_states[handler_num].tx_buffer[b_ind++] = len;
 8002f2c:	697a      	ldr	r2, [r7, #20]
 8002f2e:	1c53      	adds	r3, r2, #1
 8002f30:	617b      	str	r3, [r7, #20]
 8002f32:	68bb      	ldr	r3, [r7, #8]
 8002f34:	b2dc      	uxtb	r4, r3
 8002f36:	4859      	ldr	r0, [pc, #356]	@ (800309c <packet_send_packet+0x1b0>)
 8002f38:	6879      	ldr	r1, [r7, #4]
 8002f3a:	460b      	mov	r3, r1
 8002f3c:	015b      	lsls	r3, r3, #5
 8002f3e:	440b      	add	r3, r1
 8002f40:	015b      	lsls	r3, r3, #5
 8002f42:	4403      	add	r3, r0
 8002f44:	4413      	add	r3, r2
 8002f46:	f503 7304 	add.w	r3, r3, #528	@ 0x210
 8002f4a:	4622      	mov	r2, r4
 8002f4c:	701a      	strb	r2, [r3, #0]
 8002f4e:	e031      	b.n	8002fb4 <packet_send_packet+0xc8>
	} else {
		handler_states[handler_num].tx_buffer[b_ind++] = 3;
 8002f50:	697a      	ldr	r2, [r7, #20]
 8002f52:	1c53      	adds	r3, r2, #1
 8002f54:	617b      	str	r3, [r7, #20]
 8002f56:	4851      	ldr	r0, [pc, #324]	@ (800309c <packet_send_packet+0x1b0>)
 8002f58:	6879      	ldr	r1, [r7, #4]
 8002f5a:	460b      	mov	r3, r1
 8002f5c:	015b      	lsls	r3, r3, #5
 8002f5e:	440b      	add	r3, r1
 8002f60:	015b      	lsls	r3, r3, #5
 8002f62:	4403      	add	r3, r0
 8002f64:	4413      	add	r3, r2
 8002f66:	f503 7304 	add.w	r3, r3, #528	@ 0x210
 8002f6a:	2203      	movs	r2, #3
 8002f6c:	701a      	strb	r2, [r3, #0]
		handler_states[handler_num].tx_buffer[b_ind++] = len >> 8;
 8002f6e:	68bb      	ldr	r3, [r7, #8]
 8002f70:	0a19      	lsrs	r1, r3, #8
 8002f72:	697a      	ldr	r2, [r7, #20]
 8002f74:	1c53      	adds	r3, r2, #1
 8002f76:	617b      	str	r3, [r7, #20]
 8002f78:	b2cc      	uxtb	r4, r1
 8002f7a:	4848      	ldr	r0, [pc, #288]	@ (800309c <packet_send_packet+0x1b0>)
 8002f7c:	6879      	ldr	r1, [r7, #4]
 8002f7e:	460b      	mov	r3, r1
 8002f80:	015b      	lsls	r3, r3, #5
 8002f82:	440b      	add	r3, r1
 8002f84:	015b      	lsls	r3, r3, #5
 8002f86:	4403      	add	r3, r0
 8002f88:	4413      	add	r3, r2
 8002f8a:	f503 7304 	add.w	r3, r3, #528	@ 0x210
 8002f8e:	4622      	mov	r2, r4
 8002f90:	701a      	strb	r2, [r3, #0]
		handler_states[handler_num].tx_buffer[b_ind++] = len & 0xFF;
 8002f92:	697a      	ldr	r2, [r7, #20]
 8002f94:	1c53      	adds	r3, r2, #1
 8002f96:	617b      	str	r3, [r7, #20]
 8002f98:	68bb      	ldr	r3, [r7, #8]
 8002f9a:	b2dc      	uxtb	r4, r3
 8002f9c:	483f      	ldr	r0, [pc, #252]	@ (800309c <packet_send_packet+0x1b0>)
 8002f9e:	6879      	ldr	r1, [r7, #4]
 8002fa0:	460b      	mov	r3, r1
 8002fa2:	015b      	lsls	r3, r3, #5
 8002fa4:	440b      	add	r3, r1
 8002fa6:	015b      	lsls	r3, r3, #5
 8002fa8:	4403      	add	r3, r0
 8002faa:	4413      	add	r3, r2
 8002fac:	f503 7304 	add.w	r3, r3, #528	@ 0x210
 8002fb0:	4622      	mov	r2, r4
 8002fb2:	701a      	strb	r2, [r3, #0]
	}

	memcpy(handler_states[handler_num].tx_buffer + b_ind, data, len);
 8002fb4:	687a      	ldr	r2, [r7, #4]
 8002fb6:	4613      	mov	r3, r2
 8002fb8:	015b      	lsls	r3, r3, #5
 8002fba:	4413      	add	r3, r2
 8002fbc:	015b      	lsls	r3, r3, #5
 8002fbe:	f503 7304 	add.w	r3, r3, #528	@ 0x210
 8002fc2:	4a36      	ldr	r2, [pc, #216]	@ (800309c <packet_send_packet+0x1b0>)
 8002fc4:	441a      	add	r2, r3
 8002fc6:	697b      	ldr	r3, [r7, #20]
 8002fc8:	4413      	add	r3, r2
 8002fca:	68ba      	ldr	r2, [r7, #8]
 8002fcc:	68f9      	ldr	r1, [r7, #12]
 8002fce:	4618      	mov	r0, r3
 8002fd0:	f00b fc16 	bl	800e800 <memcpy>
	b_ind += len;
 8002fd4:	697a      	ldr	r2, [r7, #20]
 8002fd6:	68bb      	ldr	r3, [r7, #8]
 8002fd8:	4413      	add	r3, r2
 8002fda:	617b      	str	r3, [r7, #20]

	unsigned short crc = crc16(data, len);
 8002fdc:	68b9      	ldr	r1, [r7, #8]
 8002fde:	68f8      	ldr	r0, [r7, #12]
 8002fe0:	f7ff f95e 	bl	80022a0 <crc16>
 8002fe4:	4603      	mov	r3, r0
 8002fe6:	827b      	strh	r3, [r7, #18]
	handler_states[handler_num].tx_buffer[b_ind++] = (uint8_t)(crc >> 8);
 8002fe8:	8a7b      	ldrh	r3, [r7, #18]
 8002fea:	0a1b      	lsrs	r3, r3, #8
 8002fec:	b299      	uxth	r1, r3
 8002fee:	697a      	ldr	r2, [r7, #20]
 8002ff0:	1c53      	adds	r3, r2, #1
 8002ff2:	617b      	str	r3, [r7, #20]
 8002ff4:	b2cc      	uxtb	r4, r1
 8002ff6:	4829      	ldr	r0, [pc, #164]	@ (800309c <packet_send_packet+0x1b0>)
 8002ff8:	6879      	ldr	r1, [r7, #4]
 8002ffa:	460b      	mov	r3, r1
 8002ffc:	015b      	lsls	r3, r3, #5
 8002ffe:	440b      	add	r3, r1
 8003000:	015b      	lsls	r3, r3, #5
 8003002:	4403      	add	r3, r0
 8003004:	4413      	add	r3, r2
 8003006:	f503 7304 	add.w	r3, r3, #528	@ 0x210
 800300a:	4622      	mov	r2, r4
 800300c:	701a      	strb	r2, [r3, #0]
	handler_states[handler_num].tx_buffer[b_ind++] = (uint8_t)(crc & 0xFF);
 800300e:	697a      	ldr	r2, [r7, #20]
 8003010:	1c53      	adds	r3, r2, #1
 8003012:	617b      	str	r3, [r7, #20]
 8003014:	8a7b      	ldrh	r3, [r7, #18]
 8003016:	b2dc      	uxtb	r4, r3
 8003018:	4820      	ldr	r0, [pc, #128]	@ (800309c <packet_send_packet+0x1b0>)
 800301a:	6879      	ldr	r1, [r7, #4]
 800301c:	460b      	mov	r3, r1
 800301e:	015b      	lsls	r3, r3, #5
 8003020:	440b      	add	r3, r1
 8003022:	015b      	lsls	r3, r3, #5
 8003024:	4403      	add	r3, r0
 8003026:	4413      	add	r3, r2
 8003028:	f503 7304 	add.w	r3, r3, #528	@ 0x210
 800302c:	4622      	mov	r2, r4
 800302e:	701a      	strb	r2, [r3, #0]
	handler_states[handler_num].tx_buffer[b_ind++] = 3;
 8003030:	697a      	ldr	r2, [r7, #20]
 8003032:	1c53      	adds	r3, r2, #1
 8003034:	617b      	str	r3, [r7, #20]
 8003036:	4819      	ldr	r0, [pc, #100]	@ (800309c <packet_send_packet+0x1b0>)
 8003038:	6879      	ldr	r1, [r7, #4]
 800303a:	460b      	mov	r3, r1
 800303c:	015b      	lsls	r3, r3, #5
 800303e:	440b      	add	r3, r1
 8003040:	015b      	lsls	r3, r3, #5
 8003042:	4403      	add	r3, r0
 8003044:	4413      	add	r3, r2
 8003046:	f503 7304 	add.w	r3, r3, #528	@ 0x210
 800304a:	2203      	movs	r2, #3
 800304c:	701a      	strb	r2, [r3, #0]

	if (handler_states[handler_num].send_func) {
 800304e:	4913      	ldr	r1, [pc, #76]	@ (800309c <packet_send_packet+0x1b0>)
 8003050:	687a      	ldr	r2, [r7, #4]
 8003052:	4613      	mov	r3, r2
 8003054:	015b      	lsls	r3, r3, #5
 8003056:	4413      	add	r3, r2
 8003058:	015b      	lsls	r3, r3, #5
 800305a:	440b      	add	r3, r1
 800305c:	3304      	adds	r3, #4
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	2b00      	cmp	r3, #0
 8003062:	d017      	beq.n	8003094 <packet_send_packet+0x1a8>
		handler_states[handler_num].send_func(handler_states[handler_num].tx_buffer, b_ind);
 8003064:	490d      	ldr	r1, [pc, #52]	@ (800309c <packet_send_packet+0x1b0>)
 8003066:	687a      	ldr	r2, [r7, #4]
 8003068:	4613      	mov	r3, r2
 800306a:	015b      	lsls	r3, r3, #5
 800306c:	4413      	add	r3, r2
 800306e:	015b      	lsls	r3, r3, #5
 8003070:	440b      	add	r3, r1
 8003072:	3304      	adds	r3, #4
 8003074:	681c      	ldr	r4, [r3, #0]
 8003076:	687a      	ldr	r2, [r7, #4]
 8003078:	4613      	mov	r3, r2
 800307a:	015b      	lsls	r3, r3, #5
 800307c:	4413      	add	r3, r2
 800307e:	015b      	lsls	r3, r3, #5
 8003080:	f503 7304 	add.w	r3, r3, #528	@ 0x210
 8003084:	4a05      	ldr	r2, [pc, #20]	@ (800309c <packet_send_packet+0x1b0>)
 8003086:	4413      	add	r3, r2
 8003088:	697a      	ldr	r2, [r7, #20]
 800308a:	4611      	mov	r1, r2
 800308c:	4618      	mov	r0, r3
 800308e:	47a0      	blx	r4
 8003090:	e000      	b.n	8003094 <packet_send_packet+0x1a8>
		return;
 8003092:	bf00      	nop
	}
}
 8003094:	371c      	adds	r7, #28
 8003096:	46bd      	mov	sp, r7
 8003098:	bd90      	pop	{r4, r7, pc}
 800309a:	bf00      	nop
 800309c:	20001054 	.word	0x20001054

080030a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80030a0:	b480      	push	{r7}
 80030a2:	b083      	sub	sp, #12
 80030a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80030a6:	4b0f      	ldr	r3, [pc, #60]	@ (80030e4 <HAL_MspInit+0x44>)
 80030a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030aa:	4a0e      	ldr	r2, [pc, #56]	@ (80030e4 <HAL_MspInit+0x44>)
 80030ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80030b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80030b2:	4b0c      	ldr	r3, [pc, #48]	@ (80030e4 <HAL_MspInit+0x44>)
 80030b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030ba:	607b      	str	r3, [r7, #4]
 80030bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030be:	4b09      	ldr	r3, [pc, #36]	@ (80030e4 <HAL_MspInit+0x44>)
 80030c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030c2:	4a08      	ldr	r2, [pc, #32]	@ (80030e4 <HAL_MspInit+0x44>)
 80030c4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80030c8:	6453      	str	r3, [r2, #68]	@ 0x44
 80030ca:	4b06      	ldr	r3, [pc, #24]	@ (80030e4 <HAL_MspInit+0x44>)
 80030cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80030d2:	603b      	str	r3, [r7, #0]
 80030d4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80030d6:	bf00      	nop
 80030d8:	370c      	adds	r7, #12
 80030da:	46bd      	mov	sp, r7
 80030dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e0:	4770      	bx	lr
 80030e2:	bf00      	nop
 80030e4:	40023800 	.word	0x40023800

080030e8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b08a      	sub	sp, #40	@ 0x28
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030f0:	f107 0314 	add.w	r3, r7, #20
 80030f4:	2200      	movs	r2, #0
 80030f6:	601a      	str	r2, [r3, #0]
 80030f8:	605a      	str	r2, [r3, #4]
 80030fa:	609a      	str	r2, [r3, #8]
 80030fc:	60da      	str	r2, [r3, #12]
 80030fe:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	4a2d      	ldr	r2, [pc, #180]	@ (80031bc <HAL_ADC_MspInit+0xd4>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d154      	bne.n	80031b4 <HAL_ADC_MspInit+0xcc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800310a:	4b2d      	ldr	r3, [pc, #180]	@ (80031c0 <HAL_ADC_MspInit+0xd8>)
 800310c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800310e:	4a2c      	ldr	r2, [pc, #176]	@ (80031c0 <HAL_ADC_MspInit+0xd8>)
 8003110:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003114:	6453      	str	r3, [r2, #68]	@ 0x44
 8003116:	4b2a      	ldr	r3, [pc, #168]	@ (80031c0 <HAL_ADC_MspInit+0xd8>)
 8003118:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800311a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800311e:	613b      	str	r3, [r7, #16]
 8003120:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003122:	4b27      	ldr	r3, [pc, #156]	@ (80031c0 <HAL_ADC_MspInit+0xd8>)
 8003124:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003126:	4a26      	ldr	r2, [pc, #152]	@ (80031c0 <HAL_ADC_MspInit+0xd8>)
 8003128:	f043 0301 	orr.w	r3, r3, #1
 800312c:	6313      	str	r3, [r2, #48]	@ 0x30
 800312e:	4b24      	ldr	r3, [pc, #144]	@ (80031c0 <HAL_ADC_MspInit+0xd8>)
 8003130:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003132:	f003 0301 	and.w	r3, r3, #1
 8003136:	60fb      	str	r3, [r7, #12]
 8003138:	68fb      	ldr	r3, [r7, #12]
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 800313a:	2379      	movs	r3, #121	@ 0x79
 800313c:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800313e:	2303      	movs	r3, #3
 8003140:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003142:	2300      	movs	r3, #0
 8003144:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003146:	f107 0314 	add.w	r3, r7, #20
 800314a:	4619      	mov	r1, r3
 800314c:	481d      	ldr	r0, [pc, #116]	@ (80031c4 <HAL_ADC_MspInit+0xdc>)
 800314e:	f002 f9b3 	bl	80054b8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8003152:	4b1d      	ldr	r3, [pc, #116]	@ (80031c8 <HAL_ADC_MspInit+0xe0>)
 8003154:	4a1d      	ldr	r2, [pc, #116]	@ (80031cc <HAL_ADC_MspInit+0xe4>)
 8003156:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8003158:	4b1b      	ldr	r3, [pc, #108]	@ (80031c8 <HAL_ADC_MspInit+0xe0>)
 800315a:	2200      	movs	r2, #0
 800315c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800315e:	4b1a      	ldr	r3, [pc, #104]	@ (80031c8 <HAL_ADC_MspInit+0xe0>)
 8003160:	2200      	movs	r2, #0
 8003162:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003164:	4b18      	ldr	r3, [pc, #96]	@ (80031c8 <HAL_ADC_MspInit+0xe0>)
 8003166:	2200      	movs	r2, #0
 8003168:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800316a:	4b17      	ldr	r3, [pc, #92]	@ (80031c8 <HAL_ADC_MspInit+0xe0>)
 800316c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003170:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003172:	4b15      	ldr	r3, [pc, #84]	@ (80031c8 <HAL_ADC_MspInit+0xe0>)
 8003174:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003178:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800317a:	4b13      	ldr	r3, [pc, #76]	@ (80031c8 <HAL_ADC_MspInit+0xe0>)
 800317c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003180:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8003182:	4b11      	ldr	r3, [pc, #68]	@ (80031c8 <HAL_ADC_MspInit+0xe0>)
 8003184:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003188:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 800318a:	4b0f      	ldr	r3, [pc, #60]	@ (80031c8 <HAL_ADC_MspInit+0xe0>)
 800318c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003190:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003192:	4b0d      	ldr	r3, [pc, #52]	@ (80031c8 <HAL_ADC_MspInit+0xe0>)
 8003194:	2200      	movs	r2, #0
 8003196:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003198:	480b      	ldr	r0, [pc, #44]	@ (80031c8 <HAL_ADC_MspInit+0xe0>)
 800319a:	f001 fa35 	bl	8004608 <HAL_DMA_Init>
 800319e:	4603      	mov	r3, r0
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d001      	beq.n	80031a8 <HAL_ADC_MspInit+0xc0>
    {
      Error_Handler();
 80031a4:	f7ff fdc4 	bl	8002d30 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	4a07      	ldr	r2, [pc, #28]	@ (80031c8 <HAL_ADC_MspInit+0xe0>)
 80031ac:	639a      	str	r2, [r3, #56]	@ 0x38
 80031ae:	4a06      	ldr	r2, [pc, #24]	@ (80031c8 <HAL_ADC_MspInit+0xe0>)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 80031b4:	bf00      	nop
 80031b6:	3728      	adds	r7, #40	@ 0x28
 80031b8:	46bd      	mov	sp, r7
 80031ba:	bd80      	pop	{r7, pc}
 80031bc:	40012000 	.word	0x40012000
 80031c0:	40023800 	.word	0x40023800
 80031c4:	40020000 	.word	0x40020000
 80031c8:	20000c64 	.word	0x20000c64
 80031cc:	40026410 	.word	0x40026410

080031d0 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b08e      	sub	sp, #56	@ 0x38
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031d8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80031dc:	2200      	movs	r2, #0
 80031de:	601a      	str	r2, [r3, #0]
 80031e0:	605a      	str	r2, [r3, #4]
 80031e2:	609a      	str	r2, [r3, #8]
 80031e4:	60da      	str	r2, [r3, #12]
 80031e6:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4a4e      	ldr	r2, [pc, #312]	@ (8003328 <HAL_ETH_MspInit+0x158>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	f040 8096 	bne.w	8003320 <HAL_ETH_MspInit+0x150>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 80031f4:	4b4d      	ldr	r3, [pc, #308]	@ (800332c <HAL_ETH_MspInit+0x15c>)
 80031f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031f8:	4a4c      	ldr	r2, [pc, #304]	@ (800332c <HAL_ETH_MspInit+0x15c>)
 80031fa:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80031fe:	6313      	str	r3, [r2, #48]	@ 0x30
 8003200:	4b4a      	ldr	r3, [pc, #296]	@ (800332c <HAL_ETH_MspInit+0x15c>)
 8003202:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003204:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003208:	623b      	str	r3, [r7, #32]
 800320a:	6a3b      	ldr	r3, [r7, #32]
 800320c:	4b47      	ldr	r3, [pc, #284]	@ (800332c <HAL_ETH_MspInit+0x15c>)
 800320e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003210:	4a46      	ldr	r2, [pc, #280]	@ (800332c <HAL_ETH_MspInit+0x15c>)
 8003212:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003216:	6313      	str	r3, [r2, #48]	@ 0x30
 8003218:	4b44      	ldr	r3, [pc, #272]	@ (800332c <HAL_ETH_MspInit+0x15c>)
 800321a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800321c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003220:	61fb      	str	r3, [r7, #28]
 8003222:	69fb      	ldr	r3, [r7, #28]
 8003224:	4b41      	ldr	r3, [pc, #260]	@ (800332c <HAL_ETH_MspInit+0x15c>)
 8003226:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003228:	4a40      	ldr	r2, [pc, #256]	@ (800332c <HAL_ETH_MspInit+0x15c>)
 800322a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800322e:	6313      	str	r3, [r2, #48]	@ 0x30
 8003230:	4b3e      	ldr	r3, [pc, #248]	@ (800332c <HAL_ETH_MspInit+0x15c>)
 8003232:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003234:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003238:	61bb      	str	r3, [r7, #24]
 800323a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800323c:	4b3b      	ldr	r3, [pc, #236]	@ (800332c <HAL_ETH_MspInit+0x15c>)
 800323e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003240:	4a3a      	ldr	r2, [pc, #232]	@ (800332c <HAL_ETH_MspInit+0x15c>)
 8003242:	f043 0304 	orr.w	r3, r3, #4
 8003246:	6313      	str	r3, [r2, #48]	@ 0x30
 8003248:	4b38      	ldr	r3, [pc, #224]	@ (800332c <HAL_ETH_MspInit+0x15c>)
 800324a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800324c:	f003 0304 	and.w	r3, r3, #4
 8003250:	617b      	str	r3, [r7, #20]
 8003252:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003254:	4b35      	ldr	r3, [pc, #212]	@ (800332c <HAL_ETH_MspInit+0x15c>)
 8003256:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003258:	4a34      	ldr	r2, [pc, #208]	@ (800332c <HAL_ETH_MspInit+0x15c>)
 800325a:	f043 0301 	orr.w	r3, r3, #1
 800325e:	6313      	str	r3, [r2, #48]	@ 0x30
 8003260:	4b32      	ldr	r3, [pc, #200]	@ (800332c <HAL_ETH_MspInit+0x15c>)
 8003262:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003264:	f003 0301 	and.w	r3, r3, #1
 8003268:	613b      	str	r3, [r7, #16]
 800326a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800326c:	4b2f      	ldr	r3, [pc, #188]	@ (800332c <HAL_ETH_MspInit+0x15c>)
 800326e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003270:	4a2e      	ldr	r2, [pc, #184]	@ (800332c <HAL_ETH_MspInit+0x15c>)
 8003272:	f043 0302 	orr.w	r3, r3, #2
 8003276:	6313      	str	r3, [r2, #48]	@ 0x30
 8003278:	4b2c      	ldr	r3, [pc, #176]	@ (800332c <HAL_ETH_MspInit+0x15c>)
 800327a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800327c:	f003 0302 	and.w	r3, r3, #2
 8003280:	60fb      	str	r3, [r7, #12]
 8003282:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8003284:	4b29      	ldr	r3, [pc, #164]	@ (800332c <HAL_ETH_MspInit+0x15c>)
 8003286:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003288:	4a28      	ldr	r2, [pc, #160]	@ (800332c <HAL_ETH_MspInit+0x15c>)
 800328a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800328e:	6313      	str	r3, [r2, #48]	@ 0x30
 8003290:	4b26      	ldr	r3, [pc, #152]	@ (800332c <HAL_ETH_MspInit+0x15c>)
 8003292:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003294:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003298:	60bb      	str	r3, [r7, #8]
 800329a:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800329c:	2332      	movs	r3, #50	@ 0x32
 800329e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032a0:	2302      	movs	r3, #2
 80032a2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032a4:	2300      	movs	r3, #0
 80032a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032a8:	2303      	movs	r3, #3
 80032aa:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80032ac:	230b      	movs	r3, #11
 80032ae:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80032b0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80032b4:	4619      	mov	r1, r3
 80032b6:	481e      	ldr	r0, [pc, #120]	@ (8003330 <HAL_ETH_MspInit+0x160>)
 80032b8:	f002 f8fe 	bl	80054b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80032bc:	2386      	movs	r3, #134	@ 0x86
 80032be:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032c0:	2302      	movs	r3, #2
 80032c2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032c4:	2300      	movs	r3, #0
 80032c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032c8:	2303      	movs	r3, #3
 80032ca:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80032cc:	230b      	movs	r3, #11
 80032ce:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032d0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80032d4:	4619      	mov	r1, r3
 80032d6:	4817      	ldr	r0, [pc, #92]	@ (8003334 <HAL_ETH_MspInit+0x164>)
 80032d8:	f002 f8ee 	bl	80054b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80032dc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80032e0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032e2:	2302      	movs	r3, #2
 80032e4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032e6:	2300      	movs	r3, #0
 80032e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032ea:	2303      	movs	r3, #3
 80032ec:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80032ee:	230b      	movs	r3, #11
 80032f0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80032f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80032f6:	4619      	mov	r1, r3
 80032f8:	480f      	ldr	r0, [pc, #60]	@ (8003338 <HAL_ETH_MspInit+0x168>)
 80032fa:	f002 f8dd 	bl	80054b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80032fe:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8003302:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003304:	2302      	movs	r3, #2
 8003306:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003308:	2300      	movs	r3, #0
 800330a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800330c:	2303      	movs	r3, #3
 800330e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8003310:	230b      	movs	r3, #11
 8003312:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003314:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003318:	4619      	mov	r1, r3
 800331a:	4808      	ldr	r0, [pc, #32]	@ (800333c <HAL_ETH_MspInit+0x16c>)
 800331c:	f002 f8cc 	bl	80054b8 <HAL_GPIO_Init>

  /* USER CODE END ETH_MspInit 1 */

  }

}
 8003320:	bf00      	nop
 8003322:	3738      	adds	r7, #56	@ 0x38
 8003324:	46bd      	mov	sp, r7
 8003326:	bd80      	pop	{r7, pc}
 8003328:	40028000 	.word	0x40028000
 800332c:	40023800 	.word	0x40023800
 8003330:	40020800 	.word	0x40020800
 8003334:	40020000 	.word	0x40020000
 8003338:	40020400 	.word	0x40020400
 800333c:	40021800 	.word	0x40021800

08003340 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b08c      	sub	sp, #48	@ 0x30
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003348:	f107 031c 	add.w	r3, r7, #28
 800334c:	2200      	movs	r2, #0
 800334e:	601a      	str	r2, [r3, #0]
 8003350:	605a      	str	r2, [r3, #4]
 8003352:	609a      	str	r2, [r3, #8]
 8003354:	60da      	str	r2, [r3, #12]
 8003356:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003360:	d114      	bne.n	800338c <HAL_TIM_Base_MspInit+0x4c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003362:	4b34      	ldr	r3, [pc, #208]	@ (8003434 <HAL_TIM_Base_MspInit+0xf4>)
 8003364:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003366:	4a33      	ldr	r2, [pc, #204]	@ (8003434 <HAL_TIM_Base_MspInit+0xf4>)
 8003368:	f043 0301 	orr.w	r3, r3, #1
 800336c:	6413      	str	r3, [r2, #64]	@ 0x40
 800336e:	4b31      	ldr	r3, [pc, #196]	@ (8003434 <HAL_TIM_Base_MspInit+0xf4>)
 8003370:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003372:	f003 0301 	and.w	r3, r3, #1
 8003376:	61bb      	str	r3, [r7, #24]
 8003378:	69bb      	ldr	r3, [r7, #24]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 800337a:	2200      	movs	r2, #0
 800337c:	2101      	movs	r1, #1
 800337e:	201c      	movs	r0, #28
 8003380:	f001 f90b 	bl	800459a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003384:	201c      	movs	r0, #28
 8003386:	f001 f924 	bl	80045d2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800338a:	e04f      	b.n	800342c <HAL_TIM_Base_MspInit+0xec>
  else if(htim_base->Instance==TIM3)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4a29      	ldr	r2, [pc, #164]	@ (8003438 <HAL_TIM_Base_MspInit+0xf8>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d114      	bne.n	80033c0 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003396:	4b27      	ldr	r3, [pc, #156]	@ (8003434 <HAL_TIM_Base_MspInit+0xf4>)
 8003398:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800339a:	4a26      	ldr	r2, [pc, #152]	@ (8003434 <HAL_TIM_Base_MspInit+0xf4>)
 800339c:	f043 0302 	orr.w	r3, r3, #2
 80033a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80033a2:	4b24      	ldr	r3, [pc, #144]	@ (8003434 <HAL_TIM_Base_MspInit+0xf4>)
 80033a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033a6:	f003 0302 	and.w	r3, r3, #2
 80033aa:	617b      	str	r3, [r7, #20]
 80033ac:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 80033ae:	2200      	movs	r2, #0
 80033b0:	2101      	movs	r1, #1
 80033b2:	201d      	movs	r0, #29
 80033b4:	f001 f8f1 	bl	800459a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80033b8:	201d      	movs	r0, #29
 80033ba:	f001 f90a 	bl	80045d2 <HAL_NVIC_EnableIRQ>
}
 80033be:	e035      	b.n	800342c <HAL_TIM_Base_MspInit+0xec>
  else if(htim_base->Instance==TIM4)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a1d      	ldr	r2, [pc, #116]	@ (800343c <HAL_TIM_Base_MspInit+0xfc>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d130      	bne.n	800342c <HAL_TIM_Base_MspInit+0xec>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80033ca:	4b1a      	ldr	r3, [pc, #104]	@ (8003434 <HAL_TIM_Base_MspInit+0xf4>)
 80033cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033ce:	4a19      	ldr	r2, [pc, #100]	@ (8003434 <HAL_TIM_Base_MspInit+0xf4>)
 80033d0:	f043 0304 	orr.w	r3, r3, #4
 80033d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80033d6:	4b17      	ldr	r3, [pc, #92]	@ (8003434 <HAL_TIM_Base_MspInit+0xf4>)
 80033d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033da:	f003 0304 	and.w	r3, r3, #4
 80033de:	613b      	str	r3, [r7, #16]
 80033e0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80033e2:	4b14      	ldr	r3, [pc, #80]	@ (8003434 <HAL_TIM_Base_MspInit+0xf4>)
 80033e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033e6:	4a13      	ldr	r2, [pc, #76]	@ (8003434 <HAL_TIM_Base_MspInit+0xf4>)
 80033e8:	f043 0308 	orr.w	r3, r3, #8
 80033ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80033ee:	4b11      	ldr	r3, [pc, #68]	@ (8003434 <HAL_TIM_Base_MspInit+0xf4>)
 80033f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033f2:	f003 0308 	and.w	r3, r3, #8
 80033f6:	60fb      	str	r3, [r7, #12]
 80033f8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 80033fa:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 80033fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003400:	2302      	movs	r3, #2
 8003402:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003404:	2300      	movs	r3, #0
 8003406:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003408:	2300      	movs	r3, #0
 800340a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800340c:	2302      	movs	r3, #2
 800340e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003410:	f107 031c 	add.w	r3, r7, #28
 8003414:	4619      	mov	r1, r3
 8003416:	480a      	ldr	r0, [pc, #40]	@ (8003440 <HAL_TIM_Base_MspInit+0x100>)
 8003418:	f002 f84e 	bl	80054b8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800341c:	2200      	movs	r2, #0
 800341e:	2100      	movs	r1, #0
 8003420:	201e      	movs	r0, #30
 8003422:	f001 f8ba 	bl	800459a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003426:	201e      	movs	r0, #30
 8003428:	f001 f8d3 	bl	80045d2 <HAL_NVIC_EnableIRQ>
}
 800342c:	bf00      	nop
 800342e:	3730      	adds	r7, #48	@ 0x30
 8003430:	46bd      	mov	sp, r7
 8003432:	bd80      	pop	{r7, pc}
 8003434:	40023800 	.word	0x40023800
 8003438:	40000400 	.word	0x40000400
 800343c:	40000800 	.word	0x40000800
 8003440:	40020c00 	.word	0x40020c00

08003444 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	b0b0      	sub	sp, #192	@ 0xc0
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800344c:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8003450:	2200      	movs	r2, #0
 8003452:	601a      	str	r2, [r3, #0]
 8003454:	605a      	str	r2, [r3, #4]
 8003456:	609a      	str	r2, [r3, #8]
 8003458:	60da      	str	r2, [r3, #12]
 800345a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800345c:	f107 031c 	add.w	r3, r7, #28
 8003460:	2290      	movs	r2, #144	@ 0x90
 8003462:	2100      	movs	r1, #0
 8003464:	4618      	mov	r0, r3
 8003466:	f00b f987 	bl	800e778 <memset>
  if(huart->Instance==USART2)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	4a76      	ldr	r2, [pc, #472]	@ (8003648 <HAL_UART_MspInit+0x204>)
 8003470:	4293      	cmp	r3, r2
 8003472:	f040 80a2 	bne.w	80035ba <HAL_UART_MspInit+0x176>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003476:	2380      	movs	r3, #128	@ 0x80
 8003478:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800347a:	2300      	movs	r3, #0
 800347c:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800347e:	f107 031c 	add.w	r3, r7, #28
 8003482:	4618      	mov	r0, r3
 8003484:	f004 f99a 	bl	80077bc <HAL_RCCEx_PeriphCLKConfig>
 8003488:	4603      	mov	r3, r0
 800348a:	2b00      	cmp	r3, #0
 800348c:	d001      	beq.n	8003492 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800348e:	f7ff fc4f 	bl	8002d30 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003492:	4b6e      	ldr	r3, [pc, #440]	@ (800364c <HAL_UART_MspInit+0x208>)
 8003494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003496:	4a6d      	ldr	r2, [pc, #436]	@ (800364c <HAL_UART_MspInit+0x208>)
 8003498:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800349c:	6413      	str	r3, [r2, #64]	@ 0x40
 800349e:	4b6b      	ldr	r3, [pc, #428]	@ (800364c <HAL_UART_MspInit+0x208>)
 80034a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034a6:	61bb      	str	r3, [r7, #24]
 80034a8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80034aa:	4b68      	ldr	r3, [pc, #416]	@ (800364c <HAL_UART_MspInit+0x208>)
 80034ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034ae:	4a67      	ldr	r2, [pc, #412]	@ (800364c <HAL_UART_MspInit+0x208>)
 80034b0:	f043 0308 	orr.w	r3, r3, #8
 80034b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80034b6:	4b65      	ldr	r3, [pc, #404]	@ (800364c <HAL_UART_MspInit+0x208>)
 80034b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034ba:	f003 0308 	and.w	r3, r3, #8
 80034be:	617b      	str	r3, [r7, #20]
 80034c0:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80034c2:	2360      	movs	r3, #96	@ 0x60
 80034c4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034c8:	2302      	movs	r3, #2
 80034ca:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034ce:	2300      	movs	r3, #0
 80034d0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80034d4:	2303      	movs	r3, #3
 80034d6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80034da:	2307      	movs	r3, #7
 80034dc:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80034e0:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80034e4:	4619      	mov	r1, r3
 80034e6:	485a      	ldr	r0, [pc, #360]	@ (8003650 <HAL_UART_MspInit+0x20c>)
 80034e8:	f001 ffe6 	bl	80054b8 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 80034ec:	4b59      	ldr	r3, [pc, #356]	@ (8003654 <HAL_UART_MspInit+0x210>)
 80034ee:	4a5a      	ldr	r2, [pc, #360]	@ (8003658 <HAL_UART_MspInit+0x214>)
 80034f0:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 80034f2:	4b58      	ldr	r3, [pc, #352]	@ (8003654 <HAL_UART_MspInit+0x210>)
 80034f4:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80034f8:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80034fa:	4b56      	ldr	r3, [pc, #344]	@ (8003654 <HAL_UART_MspInit+0x210>)
 80034fc:	2200      	movs	r2, #0
 80034fe:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003500:	4b54      	ldr	r3, [pc, #336]	@ (8003654 <HAL_UART_MspInit+0x210>)
 8003502:	2200      	movs	r2, #0
 8003504:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003506:	4b53      	ldr	r3, [pc, #332]	@ (8003654 <HAL_UART_MspInit+0x210>)
 8003508:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800350c:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800350e:	4b51      	ldr	r3, [pc, #324]	@ (8003654 <HAL_UART_MspInit+0x210>)
 8003510:	2200      	movs	r2, #0
 8003512:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003514:	4b4f      	ldr	r3, [pc, #316]	@ (8003654 <HAL_UART_MspInit+0x210>)
 8003516:	2200      	movs	r2, #0
 8003518:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 800351a:	4b4e      	ldr	r3, [pc, #312]	@ (8003654 <HAL_UART_MspInit+0x210>)
 800351c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003520:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003522:	4b4c      	ldr	r3, [pc, #304]	@ (8003654 <HAL_UART_MspInit+0x210>)
 8003524:	2200      	movs	r2, #0
 8003526:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003528:	4b4a      	ldr	r3, [pc, #296]	@ (8003654 <HAL_UART_MspInit+0x210>)
 800352a:	2200      	movs	r2, #0
 800352c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800352e:	4849      	ldr	r0, [pc, #292]	@ (8003654 <HAL_UART_MspInit+0x210>)
 8003530:	f001 f86a 	bl	8004608 <HAL_DMA_Init>
 8003534:	4603      	mov	r3, r0
 8003536:	2b00      	cmp	r3, #0
 8003538:	d001      	beq.n	800353e <HAL_UART_MspInit+0xfa>
    {
      Error_Handler();
 800353a:	f7ff fbf9 	bl	8002d30 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	4a44      	ldr	r2, [pc, #272]	@ (8003654 <HAL_UART_MspInit+0x210>)
 8003542:	675a      	str	r2, [r3, #116]	@ 0x74
 8003544:	4a43      	ldr	r2, [pc, #268]	@ (8003654 <HAL_UART_MspInit+0x210>)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 800354a:	4b44      	ldr	r3, [pc, #272]	@ (800365c <HAL_UART_MspInit+0x218>)
 800354c:	4a44      	ldr	r2, [pc, #272]	@ (8003660 <HAL_UART_MspInit+0x21c>)
 800354e:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8003550:	4b42      	ldr	r3, [pc, #264]	@ (800365c <HAL_UART_MspInit+0x218>)
 8003552:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003556:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003558:	4b40      	ldr	r3, [pc, #256]	@ (800365c <HAL_UART_MspInit+0x218>)
 800355a:	2240      	movs	r2, #64	@ 0x40
 800355c:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800355e:	4b3f      	ldr	r3, [pc, #252]	@ (800365c <HAL_UART_MspInit+0x218>)
 8003560:	2200      	movs	r2, #0
 8003562:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003564:	4b3d      	ldr	r3, [pc, #244]	@ (800365c <HAL_UART_MspInit+0x218>)
 8003566:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800356a:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800356c:	4b3b      	ldr	r3, [pc, #236]	@ (800365c <HAL_UART_MspInit+0x218>)
 800356e:	2200      	movs	r2, #0
 8003570:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003572:	4b3a      	ldr	r3, [pc, #232]	@ (800365c <HAL_UART_MspInit+0x218>)
 8003574:	2200      	movs	r2, #0
 8003576:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8003578:	4b38      	ldr	r3, [pc, #224]	@ (800365c <HAL_UART_MspInit+0x218>)
 800357a:	2200      	movs	r2, #0
 800357c:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800357e:	4b37      	ldr	r3, [pc, #220]	@ (800365c <HAL_UART_MspInit+0x218>)
 8003580:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8003584:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003586:	4b35      	ldr	r3, [pc, #212]	@ (800365c <HAL_UART_MspInit+0x218>)
 8003588:	2200      	movs	r2, #0
 800358a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800358c:	4833      	ldr	r0, [pc, #204]	@ (800365c <HAL_UART_MspInit+0x218>)
 800358e:	f001 f83b 	bl	8004608 <HAL_DMA_Init>
 8003592:	4603      	mov	r3, r0
 8003594:	2b00      	cmp	r3, #0
 8003596:	d001      	beq.n	800359c <HAL_UART_MspInit+0x158>
    {
      Error_Handler();
 8003598:	f7ff fbca 	bl	8002d30 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	4a2f      	ldr	r2, [pc, #188]	@ (800365c <HAL_UART_MspInit+0x218>)
 80035a0:	671a      	str	r2, [r3, #112]	@ 0x70
 80035a2:	4a2e      	ldr	r2, [pc, #184]	@ (800365c <HAL_UART_MspInit+0x218>)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 80035a8:	2200      	movs	r2, #0
 80035aa:	2101      	movs	r1, #1
 80035ac:	2026      	movs	r0, #38	@ 0x26
 80035ae:	f000 fff4 	bl	800459a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80035b2:	2026      	movs	r0, #38	@ 0x26
 80035b4:	f001 f80d 	bl	80045d2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80035b8:	e041      	b.n	800363e <HAL_UART_MspInit+0x1fa>
  else if(huart->Instance==USART3)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	4a29      	ldr	r2, [pc, #164]	@ (8003664 <HAL_UART_MspInit+0x220>)
 80035c0:	4293      	cmp	r3, r2
 80035c2:	d13c      	bne.n	800363e <HAL_UART_MspInit+0x1fa>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80035c4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80035c8:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80035ca:	2300      	movs	r3, #0
 80035cc:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80035ce:	f107 031c 	add.w	r3, r7, #28
 80035d2:	4618      	mov	r0, r3
 80035d4:	f004 f8f2 	bl	80077bc <HAL_RCCEx_PeriphCLKConfig>
 80035d8:	4603      	mov	r3, r0
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d001      	beq.n	80035e2 <HAL_UART_MspInit+0x19e>
      Error_Handler();
 80035de:	f7ff fba7 	bl	8002d30 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80035e2:	4b1a      	ldr	r3, [pc, #104]	@ (800364c <HAL_UART_MspInit+0x208>)
 80035e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035e6:	4a19      	ldr	r2, [pc, #100]	@ (800364c <HAL_UART_MspInit+0x208>)
 80035e8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80035ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80035ee:	4b17      	ldr	r3, [pc, #92]	@ (800364c <HAL_UART_MspInit+0x208>)
 80035f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035f2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80035f6:	613b      	str	r3, [r7, #16]
 80035f8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80035fa:	4b14      	ldr	r3, [pc, #80]	@ (800364c <HAL_UART_MspInit+0x208>)
 80035fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035fe:	4a13      	ldr	r2, [pc, #76]	@ (800364c <HAL_UART_MspInit+0x208>)
 8003600:	f043 0308 	orr.w	r3, r3, #8
 8003604:	6313      	str	r3, [r2, #48]	@ 0x30
 8003606:	4b11      	ldr	r3, [pc, #68]	@ (800364c <HAL_UART_MspInit+0x208>)
 8003608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800360a:	f003 0308 	and.w	r3, r3, #8
 800360e:	60fb      	str	r3, [r7, #12]
 8003610:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8003612:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003616:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800361a:	2302      	movs	r3, #2
 800361c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003620:	2300      	movs	r3, #0
 8003622:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003626:	2303      	movs	r3, #3
 8003628:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800362c:	2307      	movs	r3, #7
 800362e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003632:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8003636:	4619      	mov	r1, r3
 8003638:	4805      	ldr	r0, [pc, #20]	@ (8003650 <HAL_UART_MspInit+0x20c>)
 800363a:	f001 ff3d 	bl	80054b8 <HAL_GPIO_Init>
}
 800363e:	bf00      	nop
 8003640:	37c0      	adds	r7, #192	@ 0xc0
 8003642:	46bd      	mov	sp, r7
 8003644:	bd80      	pop	{r7, pc}
 8003646:	bf00      	nop
 8003648:	40004400 	.word	0x40004400
 800364c:	40023800 	.word	0x40023800
 8003650:	40020c00 	.word	0x40020c00
 8003654:	20000f68 	.word	0x20000f68
 8003658:	40026088 	.word	0x40026088
 800365c:	20000fc8 	.word	0x20000fc8
 8003660:	400260a0 	.word	0x400260a0
 8003664:	40004800 	.word	0x40004800

08003668 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003668:	b480      	push	{r7}
 800366a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1)
 800366c:	bf00      	nop
 800366e:	e7fd      	b.n	800366c <NMI_Handler+0x4>

08003670 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003670:	b480      	push	{r7}
 8003672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003674:	bf00      	nop
 8003676:	e7fd      	b.n	8003674 <HardFault_Handler+0x4>

08003678 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003678:	b480      	push	{r7}
 800367a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800367c:	bf00      	nop
 800367e:	e7fd      	b.n	800367c <MemManage_Handler+0x4>

08003680 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003680:	b480      	push	{r7}
 8003682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003684:	bf00      	nop
 8003686:	e7fd      	b.n	8003684 <BusFault_Handler+0x4>

08003688 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003688:	b480      	push	{r7}
 800368a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800368c:	bf00      	nop
 800368e:	e7fd      	b.n	800368c <UsageFault_Handler+0x4>

08003690 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003690:	b480      	push	{r7}
 8003692:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003694:	bf00      	nop
 8003696:	46bd      	mov	sp, r7
 8003698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369c:	4770      	bx	lr

0800369e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800369e:	b480      	push	{r7}
 80036a0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80036a2:	bf00      	nop
 80036a4:	46bd      	mov	sp, r7
 80036a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036aa:	4770      	bx	lr

080036ac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80036ac:	b480      	push	{r7}
 80036ae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80036b0:	bf00      	nop
 80036b2:	46bd      	mov	sp, r7
 80036b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b8:	4770      	bx	lr

080036ba <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80036ba:	b580      	push	{r7, lr}
 80036bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80036be:	f000 fa29 	bl	8003b14 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80036c2:	bf00      	nop
 80036c4:	bd80      	pop	{r7, pc}
	...

080036c8 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80036cc:	4802      	ldr	r0, [pc, #8]	@ (80036d8 <DMA1_Stream5_IRQHandler+0x10>)
 80036ce:	f001 f93b 	bl	8004948 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80036d2:	bf00      	nop
 80036d4:	bd80      	pop	{r7, pc}
 80036d6:	bf00      	nop
 80036d8:	20000f68 	.word	0x20000f68

080036dc <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80036e0:	4802      	ldr	r0, [pc, #8]	@ (80036ec <DMA1_Stream6_IRQHandler+0x10>)
 80036e2:	f001 f931 	bl	8004948 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80036e6:	bf00      	nop
 80036e8:	bd80      	pop	{r7, pc}
 80036ea:	bf00      	nop
 80036ec:	20000fc8 	.word	0x20000fc8

080036f0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80036f4:	4802      	ldr	r0, [pc, #8]	@ (8003700 <TIM2_IRQHandler+0x10>)
 80036f6:	f004 ff39 	bl	800856c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80036fa:	bf00      	nop
 80036fc:	bd80      	pop	{r7, pc}
 80036fe:	bf00      	nop
 8003700:	20000d74 	.word	0x20000d74

08003704 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003708:	4802      	ldr	r0, [pc, #8]	@ (8003714 <TIM3_IRQHandler+0x10>)
 800370a:	f004 ff2f 	bl	800856c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800370e:	bf00      	nop
 8003710:	bd80      	pop	{r7, pc}
 8003712:	bf00      	nop
 8003714:	20000dc0 	.word	0x20000dc0

08003718 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800371c:	4802      	ldr	r0, [pc, #8]	@ (8003728 <TIM4_IRQHandler+0x10>)
 800371e:	f004 ff25 	bl	800856c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8003722:	bf00      	nop
 8003724:	bd80      	pop	{r7, pc}
 8003726:	bf00      	nop
 8003728:	20000e0c 	.word	0x20000e0c

0800372c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003730:	4802      	ldr	r0, [pc, #8]	@ (800373c <USART2_IRQHandler+0x10>)
 8003732:	f005 fdf7 	bl	8009324 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003736:	bf00      	nop
 8003738:	bd80      	pop	{r7, pc}
 800373a:	bf00      	nop
 800373c:	20000e58 	.word	0x20000e58

08003740 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003744:	4802      	ldr	r0, [pc, #8]	@ (8003750 <DMA2_Stream0_IRQHandler+0x10>)
 8003746:	f001 f8ff 	bl	8004948 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800374a:	bf00      	nop
 800374c:	bd80      	pop	{r7, pc}
 800374e:	bf00      	nop
 8003750:	20000c64 	.word	0x20000c64

08003754 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8003758:	4802      	ldr	r0, [pc, #8]	@ (8003764 <OTG_FS_IRQHandler+0x10>)
 800375a:	f002 f9aa 	bl	8005ab2 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800375e:	bf00      	nop
 8003760:	bd80      	pop	{r7, pc}
 8003762:	bf00      	nop
 8003764:	2006ff68 	.word	0x2006ff68

08003768 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 1 */


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b082      	sub	sp, #8
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM3)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4a04      	ldr	r2, [pc, #16]	@ (8003788 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d102      	bne.n	8003780 <HAL_TIM_PeriodElapsedCallback+0x18>
	{
		DataAcq_ProcessSamples(htim);
 800377a:	6878      	ldr	r0, [r7, #4]
 800377c:	f7fe fe16 	bl	80023ac <DataAcq_ProcessSamples>
	}


}
 8003780:	bf00      	nop
 8003782:	3708      	adds	r7, #8
 8003784:	46bd      	mov	sp, r7
 8003786:	bd80      	pop	{r7, pc}
 8003788:	40000400 	.word	0x40000400

0800378c <HAL_ADC_ConvCpltCallback>:


/*ADC Measurement*/
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 800378c:	b480      	push	{r7}
 800378e:	b083      	sub	sp, #12
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
	// Called when DMA fills the ENTIRE buffer
}
 8003794:	bf00      	nop
 8003796:	370c      	adds	r7, #12
 8003798:	46bd      	mov	sp, r7
 800379a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379e:	4770      	bx	lr

080037a0 <HAL_TIM_IC_CaptureCallback>:




void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b082      	sub	sp, #8
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
	MotorSpeed_TimerCallback(htim);
 80037a8:	6878      	ldr	r0, [r7, #4]
 80037aa:	f7ff fb1f 	bl	8002dec <MotorSpeed_TimerCallback>
}
 80037ae:	bf00      	nop
 80037b0:	3708      	adds	r7, #8
 80037b2:	46bd      	mov	sp, r7
 80037b4:	bd80      	pop	{r7, pc}
	...

080037b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b086      	sub	sp, #24
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80037c0:	4a14      	ldr	r2, [pc, #80]	@ (8003814 <_sbrk+0x5c>)
 80037c2:	4b15      	ldr	r3, [pc, #84]	@ (8003818 <_sbrk+0x60>)
 80037c4:	1ad3      	subs	r3, r2, r3
 80037c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80037c8:	697b      	ldr	r3, [r7, #20]
 80037ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80037cc:	4b13      	ldr	r3, [pc, #76]	@ (800381c <_sbrk+0x64>)
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d102      	bne.n	80037da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80037d4:	4b11      	ldr	r3, [pc, #68]	@ (800381c <_sbrk+0x64>)
 80037d6:	4a12      	ldr	r2, [pc, #72]	@ (8003820 <_sbrk+0x68>)
 80037d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80037da:	4b10      	ldr	r3, [pc, #64]	@ (800381c <_sbrk+0x64>)
 80037dc:	681a      	ldr	r2, [r3, #0]
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	4413      	add	r3, r2
 80037e2:	693a      	ldr	r2, [r7, #16]
 80037e4:	429a      	cmp	r2, r3
 80037e6:	d207      	bcs.n	80037f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80037e8:	f00a ffde 	bl	800e7a8 <__errno>
 80037ec:	4603      	mov	r3, r0
 80037ee:	220c      	movs	r2, #12
 80037f0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80037f2:	f04f 33ff 	mov.w	r3, #4294967295
 80037f6:	e009      	b.n	800380c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80037f8:	4b08      	ldr	r3, [pc, #32]	@ (800381c <_sbrk+0x64>)
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80037fe:	4b07      	ldr	r3, [pc, #28]	@ (800381c <_sbrk+0x64>)
 8003800:	681a      	ldr	r2, [r3, #0]
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	4413      	add	r3, r2
 8003806:	4a05      	ldr	r2, [pc, #20]	@ (800381c <_sbrk+0x64>)
 8003808:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800380a:	68fb      	ldr	r3, [r7, #12]
}
 800380c:	4618      	mov	r0, r3
 800380e:	3718      	adds	r7, #24
 8003810:	46bd      	mov	sp, r7
 8003812:	bd80      	pop	{r7, pc}
 8003814:	20080000 	.word	0x20080000
 8003818:	00000400 	.word	0x00000400
 800381c:	20001474 	.word	0x20001474
 8003820:	20070590 	.word	0x20070590

08003824 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003824:	b480      	push	{r7}
 8003826:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003828:	4b06      	ldr	r3, [pc, #24]	@ (8003844 <SystemInit+0x20>)
 800382a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800382e:	4a05      	ldr	r2, [pc, #20]	@ (8003844 <SystemInit+0x20>)
 8003830:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003834:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003838:	bf00      	nop
 800383a:	46bd      	mov	sp, r7
 800383c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003840:	4770      	bx	lr
 8003842:	bf00      	nop
 8003844:	e000ed00 	.word	0xe000ed00

08003848 <transmit_usb_packet>:
extern uint32_t time_ms;

// Assuming usb_buffer is defined like this (adjust types if needed):
// uint32_t usb_buffer[2][5][USB_BUFFER_SIZE];
// Function to transmit a single USB packet
static uint8_t transmit_usb_packet(uint32_t* data, uint16_t data_len) {
 8003848:	b580      	push	{r7, lr}
 800384a:	b086      	sub	sp, #24
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
 8003850:	460b      	mov	r3, r1
 8003852:	807b      	strh	r3, [r7, #2]
    uint8_t status;
    uint32_t start_time = HAL_GetTick();
 8003854:	f000 f972 	bl	8003b3c <HAL_GetTick>
 8003858:	6178      	str	r0, [r7, #20]

    do {
        status = CDC_Transmit_FS((uint8_t*)data, data_len);
 800385a:	887b      	ldrh	r3, [r7, #2]
 800385c:	4619      	mov	r1, r3
 800385e:	6878      	ldr	r0, [r7, #4]
 8003860:	f00a f9f4 	bl	800dc4c <CDC_Transmit_FS>
 8003864:	4603      	mov	r3, r0
 8003866:	74fb      	strb	r3, [r7, #19]
    } while (status != USBD_OK);
 8003868:	7cfb      	ldrb	r3, [r7, #19]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d1f5      	bne.n	800385a <transmit_usb_packet+0x12>

    uint32_t transmit_time = HAL_GetTick() - start_time;
 800386e:	f000 f965 	bl	8003b3c <HAL_GetTick>
 8003872:	4602      	mov	r2, r0
 8003874:	697b      	ldr	r3, [r7, #20]
 8003876:	1ad3      	subs	r3, r2, r3
 8003878:	60fb      	str	r3, [r7, #12]

    if (transmit_time > 10) {
        // Log or debug if transmit time exceeds threshold
    }
    return status; // Return the status of transmission.
 800387a:	7cfb      	ldrb	r3, [r7, #19]
}
 800387c:	4618      	mov	r0, r3
 800387e:	3718      	adds	r7, #24
 8003880:	46bd      	mov	sp, r7
 8003882:	bd80      	pop	{r7, pc}

08003884 <process_and_transmit_buffer>:


// Function to process and transmit a buffer
static void process_and_transmit_buffer(uint8_t buffer_index, uint32_t* packet_counter) {
 8003884:	b580      	push	{r7, lr}
 8003886:	b08c      	sub	sp, #48	@ 0x30
 8003888:	af00      	add	r7, sp, #0
 800388a:	4603      	mov	r3, r0
 800388c:	6039      	str	r1, [r7, #0]
 800388e:	71fb      	strb	r3, [r7, #7]
    for (uint16_t i = 0; i < USB_BUFFER_SIZE; i++) {
 8003890:	2300      	movs	r3, #0
 8003892:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8003894:	e052      	b.n	800393c <process_and_transmit_buffer+0xb8>
        uint32_t header = 0xddccbbaa;
 8003896:	4b2e      	ldr	r3, [pc, #184]	@ (8003950 <process_and_transmit_buffer+0xcc>)
 8003898:	62bb      	str	r3, [r7, #40]	@ 0x28
        uint32_t values[7] = {
 800389a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800389c:	60fb      	str	r3, [r7, #12]
            header,
            (*packet_counter)++, // Increment and use the packet counter. Important to dereference it.
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	1c59      	adds	r1, r3, #1
 80038a4:	683a      	ldr	r2, [r7, #0]
 80038a6:	6011      	str	r1, [r2, #0]
        uint32_t values[7] = {
 80038a8:	613b      	str	r3, [r7, #16]
            usb_buffer[buffer_index][0][i],
 80038aa:	79fa      	ldrb	r2, [r7, #7]
 80038ac:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80038ae:	4929      	ldr	r1, [pc, #164]	@ (8003954 <process_and_transmit_buffer+0xd0>)
 80038b0:	f64d 20c0 	movw	r0, #56000	@ 0xdac0
 80038b4:	fb00 f202 	mul.w	r2, r0, r2
 80038b8:	4413      	add	r3, r2
 80038ba:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
        uint32_t values[7] = {
 80038be:	617b      	str	r3, [r7, #20]
            usb_buffer[buffer_index][1][i],
 80038c0:	79fa      	ldrb	r2, [r7, #7]
 80038c2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80038c4:	4923      	ldr	r1, [pc, #140]	@ (8003954 <process_and_transmit_buffer+0xd0>)
 80038c6:	f64d 20c0 	movw	r0, #56000	@ 0xdac0
 80038ca:	fb00 f202 	mul.w	r2, r0, r2
 80038ce:	4413      	add	r3, r2
 80038d0:	f503 53fa 	add.w	r3, r3, #8000	@ 0x1f40
 80038d4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
        uint32_t values[7] = {
 80038d8:	61bb      	str	r3, [r7, #24]
            usb_buffer[buffer_index][2][i],
 80038da:	79fa      	ldrb	r2, [r7, #7]
 80038dc:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80038de:	491d      	ldr	r1, [pc, #116]	@ (8003954 <process_and_transmit_buffer+0xd0>)
 80038e0:	f64d 20c0 	movw	r0, #56000	@ 0xdac0
 80038e4:	fb00 f202 	mul.w	r2, r0, r2
 80038e8:	4413      	add	r3, r2
 80038ea:	f503 537a 	add.w	r3, r3, #16000	@ 0x3e80
 80038ee:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
        uint32_t values[7] = {
 80038f2:	61fb      	str	r3, [r7, #28]
            usb_buffer[buffer_index][3][i],
 80038f4:	79fa      	ldrb	r2, [r7, #7]
 80038f6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80038f8:	4916      	ldr	r1, [pc, #88]	@ (8003954 <process_and_transmit_buffer+0xd0>)
 80038fa:	f64d 20c0 	movw	r0, #56000	@ 0xdac0
 80038fe:	fb00 f202 	mul.w	r2, r0, r2
 8003902:	441a      	add	r2, r3
 8003904:	f645 53c0 	movw	r3, #24000	@ 0x5dc0
 8003908:	4413      	add	r3, r2
 800390a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
        uint32_t values[7] = {
 800390e:	623b      	str	r3, [r7, #32]
            usb_buffer[buffer_index][4][i]
 8003910:	79fa      	ldrb	r2, [r7, #7]
 8003912:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8003914:	490f      	ldr	r1, [pc, #60]	@ (8003954 <process_and_transmit_buffer+0xd0>)
 8003916:	f64d 20c0 	movw	r0, #56000	@ 0xdac0
 800391a:	fb00 f202 	mul.w	r2, r0, r2
 800391e:	4413      	add	r3, r2
 8003920:	f503 43fa 	add.w	r3, r3, #32000	@ 0x7d00
 8003924:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
        uint32_t values[7] = {
 8003928:	627b      	str	r3, [r7, #36]	@ 0x24
        };

        transmit_usb_packet(values, sizeof(values));
 800392a:	f107 030c 	add.w	r3, r7, #12
 800392e:	211c      	movs	r1, #28
 8003930:	4618      	mov	r0, r3
 8003932:	f7ff ff89 	bl	8003848 <transmit_usb_packet>
    for (uint16_t i = 0; i < USB_BUFFER_SIZE; i++) {
 8003936:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8003938:	3301      	adds	r3, #1
 800393a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800393c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800393e:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8003942:	d3a8      	bcc.n	8003896 <process_and_transmit_buffer+0x12>
    }
}
 8003944:	bf00      	nop
 8003946:	bf00      	nop
 8003948:	3730      	adds	r7, #48	@ 0x30
 800394a:	46bd      	mov	sp, r7
 800394c:	bd80      	pop	{r7, pc}
 800394e:	bf00      	nop
 8003950:	ddccbbaa 	.word	0xddccbbaa
 8003954:	2000147c 	.word	0x2000147c

08003958 <usb_transmit_task>:


void usb_transmit_task() {
 8003958:	b580      	push	{r7, lr}
 800395a:	af00      	add	r7, sp, #0
    if (buffer_ready_flag == BUFFER_STATE_READY_0) {
 800395c:	4b0d      	ldr	r3, [pc, #52]	@ (8003994 <usb_transmit_task+0x3c>)
 800395e:	781b      	ldrb	r3, [r3, #0]
 8003960:	b2db      	uxtb	r3, r3
 8003962:	2b00      	cmp	r3, #0
 8003964:	d107      	bne.n	8003976 <usb_transmit_task+0x1e>
        process_and_transmit_buffer(0, &packet_counter);
 8003966:	490c      	ldr	r1, [pc, #48]	@ (8003998 <usb_transmit_task+0x40>)
 8003968:	2000      	movs	r0, #0
 800396a:	f7ff ff8b 	bl	8003884 <process_and_transmit_buffer>
        buffer_ready_flag = BUFFER_STATE_BUSY;
 800396e:	4b09      	ldr	r3, [pc, #36]	@ (8003994 <usb_transmit_task+0x3c>)
 8003970:	2203      	movs	r2, #3
 8003972:	701a      	strb	r2, [r3, #0]
    } else if (buffer_ready_flag == BUFFER_STATE_READY_1) {
        process_and_transmit_buffer(1, &packet_counter);
        buffer_ready_flag = BUFFER_STATE_BUSY;
    }
}
 8003974:	e00b      	b.n	800398e <usb_transmit_task+0x36>
    } else if (buffer_ready_flag == BUFFER_STATE_READY_1) {
 8003976:	4b07      	ldr	r3, [pc, #28]	@ (8003994 <usb_transmit_task+0x3c>)
 8003978:	781b      	ldrb	r3, [r3, #0]
 800397a:	b2db      	uxtb	r3, r3
 800397c:	2b01      	cmp	r3, #1
 800397e:	d106      	bne.n	800398e <usb_transmit_task+0x36>
        process_and_transmit_buffer(1, &packet_counter);
 8003980:	4905      	ldr	r1, [pc, #20]	@ (8003998 <usb_transmit_task+0x40>)
 8003982:	2001      	movs	r0, #1
 8003984:	f7ff ff7e 	bl	8003884 <process_and_transmit_buffer>
        buffer_ready_flag = BUFFER_STATE_BUSY;
 8003988:	4b02      	ldr	r3, [pc, #8]	@ (8003994 <usb_transmit_task+0x3c>)
 800398a:	2203      	movs	r2, #3
 800398c:	701a      	strb	r2, [r3, #0]
}
 800398e:	bf00      	nop
 8003990:	bd80      	pop	{r7, pc}
 8003992:	bf00      	nop
 8003994:	20000bdd 	.word	0x20000bdd
 8003998:	2006ea7c 	.word	0x2006ea7c

0800399c <CDC_Receive_FS_App>:

uint8_t CDC_Receive_FS_App(uint8_t *Buf, uint32_t *Len)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b082      	sub	sp, #8
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
 80039a4:	6039      	str	r1, [r7, #0]

  //HAL_GPIO_TogglePin(GPIOB, LD2_Pin); // Example: Toggle an LED
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, Buf); // Re-arm the receive buffer
 80039a6:	6879      	ldr	r1, [r7, #4]
 80039a8:	481f      	ldr	r0, [pc, #124]	@ (8003a28 <CDC_Receive_FS_App+0x8c>)
 80039aa:	f008 fccd 	bl	800c348 <USBD_CDC_SetRxBuffer>
  // Process received command
  if (*Len > 0) {
 80039ae:	683b      	ldr	r3, [r7, #0]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d033      	beq.n	8003a1e <CDC_Receive_FS_App+0x82>
    if (Buf[0] == 'S') { // Start command
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	781b      	ldrb	r3, [r3, #0]
 80039ba:	2b53      	cmp	r3, #83	@ 0x53
 80039bc:	d11b      	bne.n	80039f6 <CDC_Receive_FS_App+0x5a>
      if (!data_acquisition_running) {
 80039be:	4b1b      	ldr	r3, [pc, #108]	@ (8003a2c <CDC_Receive_FS_App+0x90>)
 80039c0:	781b      	ldrb	r3, [r3, #0]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d12b      	bne.n	8003a1e <CDC_Receive_FS_App+0x82>
        HAL_TIM_Base_Start_IT(&htim3); // Start TIM3 and interrupts
 80039c6:	481a      	ldr	r0, [pc, #104]	@ (8003a30 <CDC_Receive_FS_App+0x94>)
 80039c8:	f004 fb78 	bl	80080bc <HAL_TIM_Base_Start_IT>
        HAL_TIM_Base_Start_IT(&htim2); // Start TIM2 and interrupts (if needed for toggling)
 80039cc:	4819      	ldr	r0, [pc, #100]	@ (8003a34 <CDC_Receive_FS_App+0x98>)
 80039ce:	f004 fb75 	bl	80080bc <HAL_TIM_Base_Start_IT>
        data_acquisition_running = 1;
 80039d2:	4b16      	ldr	r3, [pc, #88]	@ (8003a2c <CDC_Receive_FS_App+0x90>)
 80039d4:	2201      	movs	r2, #1
 80039d6:	701a      	strb	r2, [r3, #0]
        buffer_ready_flag = 3; // Set to initial not ready value.
 80039d8:	4b17      	ldr	r3, [pc, #92]	@ (8003a38 <CDC_Receive_FS_App+0x9c>)
 80039da:	2203      	movs	r2, #3
 80039dc:	701a      	strb	r2, [r3, #0]
        packet_counter = 0; // Reset packet counter
 80039de:	4b17      	ldr	r3, [pc, #92]	@ (8003a3c <CDC_Receive_FS_App+0xa0>)
 80039e0:	2200      	movs	r2, #0
 80039e2:	601a      	str	r2, [r3, #0]
        DataAcq_Init();
 80039e4:	f7fe fc8a 	bl	80022fc <DataAcq_Init>
        MotorSpeed_Init(&htim4);
 80039e8:	4815      	ldr	r0, [pc, #84]	@ (8003a40 <CDC_Receive_FS_App+0xa4>)
 80039ea:	f7ff f9a7 	bl	8002d3c <MotorSpeed_Init>
        active_buffer = 0;
 80039ee:	4b15      	ldr	r3, [pc, #84]	@ (8003a44 <CDC_Receive_FS_App+0xa8>)
 80039f0:	2200      	movs	r2, #0
 80039f2:	701a      	strb	r2, [r3, #0]
 80039f4:	e013      	b.n	8003a1e <CDC_Receive_FS_App+0x82>
      } else {
      }
    } else if (Buf[0] == 'T') { // Stop command
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	781b      	ldrb	r3, [r3, #0]
 80039fa:	2b54      	cmp	r3, #84	@ 0x54
 80039fc:	d10f      	bne.n	8003a1e <CDC_Receive_FS_App+0x82>
      if (data_acquisition_running) {
 80039fe:	4b0b      	ldr	r3, [pc, #44]	@ (8003a2c <CDC_Receive_FS_App+0x90>)
 8003a00:	781b      	ldrb	r3, [r3, #0]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d00b      	beq.n	8003a1e <CDC_Receive_FS_App+0x82>
        HAL_TIM_Base_Stop_IT(&htim3); // Stop TIM3 and interrupts
 8003a06:	480a      	ldr	r0, [pc, #40]	@ (8003a30 <CDC_Receive_FS_App+0x94>)
 8003a08:	f004 fbd0 	bl	80081ac <HAL_TIM_Base_Stop_IT>
        HAL_TIM_Base_Stop_IT(&htim2); // Stop TIM2 and interrupts
 8003a0c:	4809      	ldr	r0, [pc, #36]	@ (8003a34 <CDC_Receive_FS_App+0x98>)
 8003a0e:	f004 fbcd 	bl	80081ac <HAL_TIM_Base_Stop_IT>
        data_acquisition_running = 0;
 8003a12:	4b06      	ldr	r3, [pc, #24]	@ (8003a2c <CDC_Receive_FS_App+0x90>)
 8003a14:	2200      	movs	r2, #0
 8003a16:	701a      	strb	r2, [r3, #0]
        buffer_ready_flag = 3; // Ensure sending loop stops gracefully
 8003a18:	4b07      	ldr	r3, [pc, #28]	@ (8003a38 <CDC_Receive_FS_App+0x9c>)
 8003a1a:	2203      	movs	r2, #3
 8003a1c:	701a      	strb	r2, [r3, #0]
      } else {
      }
    } else {
    }
  }
  return USBD_OK;
 8003a1e:	2300      	movs	r3, #0
}
 8003a20:	4618      	mov	r0, r3
 8003a22:	3708      	adds	r7, #8
 8003a24:	46bd      	mov	sp, r7
 8003a26:	bd80      	pop	{r7, pc}
 8003a28:	2006ea8c 	.word	0x2006ea8c
 8003a2c:	2006ea80 	.word	0x2006ea80
 8003a30:	20000dc0 	.word	0x20000dc0
 8003a34:	20000d74 	.word	0x20000d74
 8003a38:	20000bdd 	.word	0x20000bdd
 8003a3c:	2006ea7c 	.word	0x2006ea7c
 8003a40:	20000e0c 	.word	0x20000e0c
 8003a44:	20001478 	.word	0x20001478

08003a48 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003a48:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003a80 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003a4c:	f7ff feea 	bl	8003824 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003a50:	480c      	ldr	r0, [pc, #48]	@ (8003a84 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003a52:	490d      	ldr	r1, [pc, #52]	@ (8003a88 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003a54:	4a0d      	ldr	r2, [pc, #52]	@ (8003a8c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003a56:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003a58:	e002      	b.n	8003a60 <LoopCopyDataInit>

08003a5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003a5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003a5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003a5e:	3304      	adds	r3, #4

08003a60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003a60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003a62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003a64:	d3f9      	bcc.n	8003a5a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003a66:	4a0a      	ldr	r2, [pc, #40]	@ (8003a90 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003a68:	4c0a      	ldr	r4, [pc, #40]	@ (8003a94 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003a6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003a6c:	e001      	b.n	8003a72 <LoopFillZerobss>

08003a6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003a6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003a70:	3204      	adds	r2, #4

08003a72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003a72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003a74:	d3fb      	bcc.n	8003a6e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8003a76:	f00a fe9d 	bl	800e7b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003a7a:	f7fe fd43 	bl	8002504 <main>
  bx  lr    
 8003a7e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003a80:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8003a84:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003a88:	20000168 	.word	0x20000168
  ldr r2, =_sidata
 8003a8c:	0800ef70 	.word	0x0800ef70
  ldr r2, =_sbss
 8003a90:	200002a8 	.word	0x200002a8
  ldr r4, =_ebss
 8003a94:	20070590 	.word	0x20070590

08003a98 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003a98:	e7fe      	b.n	8003a98 <ADC_IRQHandler>

08003a9a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003a9a:	b580      	push	{r7, lr}
 8003a9c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003a9e:	2003      	movs	r0, #3
 8003aa0:	f000 fd70 	bl	8004584 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003aa4:	2000      	movs	r0, #0
 8003aa6:	f000 f805 	bl	8003ab4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003aaa:	f7ff faf9 	bl	80030a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003aae:	2300      	movs	r3, #0
}
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	bd80      	pop	{r7, pc}

08003ab4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b082      	sub	sp, #8
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003abc:	4b12      	ldr	r3, [pc, #72]	@ (8003b08 <HAL_InitTick+0x54>)
 8003abe:	681a      	ldr	r2, [r3, #0]
 8003ac0:	4b12      	ldr	r3, [pc, #72]	@ (8003b0c <HAL_InitTick+0x58>)
 8003ac2:	781b      	ldrb	r3, [r3, #0]
 8003ac4:	4619      	mov	r1, r3
 8003ac6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003aca:	fbb3 f3f1 	udiv	r3, r3, r1
 8003ace:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	f000 fd8b 	bl	80045ee <HAL_SYSTICK_Config>
 8003ad8:	4603      	mov	r3, r0
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d001      	beq.n	8003ae2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003ade:	2301      	movs	r3, #1
 8003ae0:	e00e      	b.n	8003b00 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	2b0f      	cmp	r3, #15
 8003ae6:	d80a      	bhi.n	8003afe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003ae8:	2200      	movs	r2, #0
 8003aea:	6879      	ldr	r1, [r7, #4]
 8003aec:	f04f 30ff 	mov.w	r0, #4294967295
 8003af0:	f000 fd53 	bl	800459a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003af4:	4a06      	ldr	r2, [pc, #24]	@ (8003b10 <HAL_InitTick+0x5c>)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003afa:	2300      	movs	r3, #0
 8003afc:	e000      	b.n	8003b00 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003afe:	2301      	movs	r3, #1
}
 8003b00:	4618      	mov	r0, r3
 8003b02:	3708      	adds	r7, #8
 8003b04:	46bd      	mov	sp, r7
 8003b06:	bd80      	pop	{r7, pc}
 8003b08:	2000000c 	.word	0x2000000c
 8003b0c:	20000014 	.word	0x20000014
 8003b10:	20000010 	.word	0x20000010

08003b14 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003b14:	b480      	push	{r7}
 8003b16:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003b18:	4b06      	ldr	r3, [pc, #24]	@ (8003b34 <HAL_IncTick+0x20>)
 8003b1a:	781b      	ldrb	r3, [r3, #0]
 8003b1c:	461a      	mov	r2, r3
 8003b1e:	4b06      	ldr	r3, [pc, #24]	@ (8003b38 <HAL_IncTick+0x24>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	4413      	add	r3, r2
 8003b24:	4a04      	ldr	r2, [pc, #16]	@ (8003b38 <HAL_IncTick+0x24>)
 8003b26:	6013      	str	r3, [r2, #0]
}
 8003b28:	bf00      	nop
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b30:	4770      	bx	lr
 8003b32:	bf00      	nop
 8003b34:	20000014 	.word	0x20000014
 8003b38:	2006ea84 	.word	0x2006ea84

08003b3c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003b3c:	b480      	push	{r7}
 8003b3e:	af00      	add	r7, sp, #0
  return uwTick;
 8003b40:	4b03      	ldr	r3, [pc, #12]	@ (8003b50 <HAL_GetTick+0x14>)
 8003b42:	681b      	ldr	r3, [r3, #0]
}
 8003b44:	4618      	mov	r0, r3
 8003b46:	46bd      	mov	sp, r7
 8003b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4c:	4770      	bx	lr
 8003b4e:	bf00      	nop
 8003b50:	2006ea84 	.word	0x2006ea84

08003b54 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b084      	sub	sp, #16
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003b5c:	f7ff ffee 	bl	8003b3c <HAL_GetTick>
 8003b60:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b6c:	d005      	beq.n	8003b7a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003b6e:	4b0a      	ldr	r3, [pc, #40]	@ (8003b98 <HAL_Delay+0x44>)
 8003b70:	781b      	ldrb	r3, [r3, #0]
 8003b72:	461a      	mov	r2, r3
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	4413      	add	r3, r2
 8003b78:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003b7a:	bf00      	nop
 8003b7c:	f7ff ffde 	bl	8003b3c <HAL_GetTick>
 8003b80:	4602      	mov	r2, r0
 8003b82:	68bb      	ldr	r3, [r7, #8]
 8003b84:	1ad3      	subs	r3, r2, r3
 8003b86:	68fa      	ldr	r2, [r7, #12]
 8003b88:	429a      	cmp	r2, r3
 8003b8a:	d8f7      	bhi.n	8003b7c <HAL_Delay+0x28>
  {
  }
}
 8003b8c:	bf00      	nop
 8003b8e:	bf00      	nop
 8003b90:	3710      	adds	r7, #16
 8003b92:	46bd      	mov	sp, r7
 8003b94:	bd80      	pop	{r7, pc}
 8003b96:	bf00      	nop
 8003b98:	20000014 	.word	0x20000014

08003b9c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	b084      	sub	sp, #16
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d101      	bne.n	8003bb2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003bae:	2301      	movs	r3, #1
 8003bb0:	e031      	b.n	8003c16 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d109      	bne.n	8003bce <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003bba:	6878      	ldr	r0, [r7, #4]
 8003bbc:	f7ff fa94 	bl	80030e8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	2200      	movs	r2, #0
 8003bca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bd2:	f003 0310 	and.w	r3, r3, #16
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d116      	bne.n	8003c08 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003bde:	4b10      	ldr	r3, [pc, #64]	@ (8003c20 <HAL_ADC_Init+0x84>)
 8003be0:	4013      	ands	r3, r2
 8003be2:	f043 0202 	orr.w	r2, r3, #2
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003bea:	6878      	ldr	r0, [r7, #4]
 8003bec:	f000 fa7e 	bl	80040ec <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bfa:	f023 0303 	bic.w	r3, r3, #3
 8003bfe:	f043 0201 	orr.w	r2, r3, #1
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	641a      	str	r2, [r3, #64]	@ 0x40
 8003c06:	e001      	b.n	8003c0c <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003c08:	2301      	movs	r3, #1
 8003c0a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2200      	movs	r2, #0
 8003c10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003c14:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c16:	4618      	mov	r0, r3
 8003c18:	3710      	adds	r7, #16
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	bd80      	pop	{r7, pc}
 8003c1e:	bf00      	nop
 8003c20:	ffffeefd 	.word	0xffffeefd

08003c24 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b086      	sub	sp, #24
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	60f8      	str	r0, [r7, #12]
 8003c2c:	60b9      	str	r1, [r7, #8]
 8003c2e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0;
 8003c30:	2300      	movs	r3, #0
 8003c32:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003c3a:	2b01      	cmp	r3, #1
 8003c3c:	d101      	bne.n	8003c42 <HAL_ADC_Start_DMA+0x1e>
 8003c3e:	2302      	movs	r3, #2
 8003c40:	e0d4      	b.n	8003dec <HAL_ADC_Start_DMA+0x1c8>
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	2201      	movs	r2, #1
 8003c46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	689b      	ldr	r3, [r3, #8]
 8003c50:	f003 0301 	and.w	r3, r3, #1
 8003c54:	2b01      	cmp	r3, #1
 8003c56:	d018      	beq.n	8003c8a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	689a      	ldr	r2, [r3, #8]
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f042 0201 	orr.w	r2, r2, #1
 8003c66:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8003c68:	4b62      	ldr	r3, [pc, #392]	@ (8003df4 <HAL_ADC_Start_DMA+0x1d0>)
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	4a62      	ldr	r2, [pc, #392]	@ (8003df8 <HAL_ADC_Start_DMA+0x1d4>)
 8003c6e:	fba2 2303 	umull	r2, r3, r2, r3
 8003c72:	0c9a      	lsrs	r2, r3, #18
 8003c74:	4613      	mov	r3, r2
 8003c76:	005b      	lsls	r3, r3, #1
 8003c78:	4413      	add	r3, r2
 8003c7a:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 8003c7c:	e002      	b.n	8003c84 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8003c7e:	697b      	ldr	r3, [r7, #20]
 8003c80:	3b01      	subs	r3, #1
 8003c82:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 8003c84:	697b      	ldr	r3, [r7, #20]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d1f9      	bne.n	8003c7e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	689b      	ldr	r3, [r3, #8]
 8003c90:	f003 0301 	and.w	r3, r3, #1
 8003c94:	2b01      	cmp	r3, #1
 8003c96:	f040 809c 	bne.w	8003dd2 <HAL_ADC_Start_DMA+0x1ae>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003c9e:	4b57      	ldr	r3, [pc, #348]	@ (8003dfc <HAL_ADC_Start_DMA+0x1d8>)
 8003ca0:	4013      	ands	r3, r2
 8003ca2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	685b      	ldr	r3, [r3, #4]
 8003cb0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d007      	beq.n	8003cc8 <HAL_ADC_Start_DMA+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cbc:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003cc0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ccc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003cd0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003cd4:	d106      	bne.n	8003ce4 <HAL_ADC_Start_DMA+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cda:	f023 0206 	bic.w	r2, r3, #6
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	645a      	str	r2, [r3, #68]	@ 0x44
 8003ce2:	e002      	b.n	8003cea <HAL_ADC_Start_DMA+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	645a      	str	r2, [r3, #68]	@ 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	2200      	movs	r2, #0
 8003cee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cf6:	4a42      	ldr	r2, [pc, #264]	@ (8003e00 <HAL_ADC_Start_DMA+0x1dc>)
 8003cf8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cfe:	4a41      	ldr	r2, [pc, #260]	@ (8003e04 <HAL_ADC_Start_DMA+0x1e0>)
 8003d00:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d06:	4a40      	ldr	r2, [pc, #256]	@ (8003e08 <HAL_ADC_Start_DMA+0x1e4>)
 8003d08:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8003d12:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	685a      	ldr	r2, [r3, #4]
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8003d22:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	689a      	ldr	r2, [r3, #8]
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003d32:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	334c      	adds	r3, #76	@ 0x4c
 8003d3e:	4619      	mov	r1, r3
 8003d40:	68ba      	ldr	r2, [r7, #8]
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	f000 fd0e 	bl	8004764 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8003d48:	4b30      	ldr	r3, [pc, #192]	@ (8003e0c <HAL_ADC_Start_DMA+0x1e8>)
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	f003 031f 	and.w	r3, r3, #31
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d10f      	bne.n	8003d74 <HAL_ADC_Start_DMA+0x150>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	689b      	ldr	r3, [r3, #8]
 8003d5a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d143      	bne.n	8003dea <HAL_ADC_Start_DMA+0x1c6>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	689a      	ldr	r2, [r3, #8]
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003d70:	609a      	str	r2, [r3, #8]
 8003d72:	e03a      	b.n	8003dea <HAL_ADC_Start_DMA+0x1c6>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4a25      	ldr	r2, [pc, #148]	@ (8003e10 <HAL_ADC_Start_DMA+0x1ec>)
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d10e      	bne.n	8003d9c <HAL_ADC_Start_DMA+0x178>
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	689b      	ldr	r3, [r3, #8]
 8003d84:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d107      	bne.n	8003d9c <HAL_ADC_Start_DMA+0x178>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	689a      	ldr	r2, [r3, #8]
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003d9a:	609a      	str	r2, [r3, #8]
      }
      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8003d9c:	4b1b      	ldr	r3, [pc, #108]	@ (8003e0c <HAL_ADC_Start_DMA+0x1e8>)
 8003d9e:	685b      	ldr	r3, [r3, #4]
 8003da0:	f003 0310 	and.w	r3, r3, #16
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d120      	bne.n	8003dea <HAL_ADC_Start_DMA+0x1c6>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	4a19      	ldr	r2, [pc, #100]	@ (8003e14 <HAL_ADC_Start_DMA+0x1f0>)
 8003dae:	4293      	cmp	r3, r2
 8003db0:	d11b      	bne.n	8003dea <HAL_ADC_Start_DMA+0x1c6>
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	689b      	ldr	r3, [r3, #8]
 8003db8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d114      	bne.n	8003dea <HAL_ADC_Start_DMA+0x1c6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	689a      	ldr	r2, [r3, #8]
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003dce:	609a      	str	r2, [r3, #8]
 8003dd0:	e00b      	b.n	8003dea <HAL_ADC_Start_DMA+0x1c6>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dd6:	f043 0210 	orr.w	r2, r3, #16
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003de2:	f043 0201 	orr.w	r2, r3, #1
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8003dea:	2300      	movs	r3, #0
}
 8003dec:	4618      	mov	r0, r3
 8003dee:	3718      	adds	r7, #24
 8003df0:	46bd      	mov	sp, r7
 8003df2:	bd80      	pop	{r7, pc}
 8003df4:	2000000c 	.word	0x2000000c
 8003df8:	431bde83 	.word	0x431bde83
 8003dfc:	fffff8fe 	.word	0xfffff8fe
 8003e00:	080042e1 	.word	0x080042e1
 8003e04:	0800439b 	.word	0x0800439b
 8003e08:	080043b7 	.word	0x080043b7
 8003e0c:	40012300 	.word	0x40012300
 8003e10:	40012000 	.word	0x40012000
 8003e14:	40012200 	.word	0x40012200

08003e18 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003e18:	b480      	push	{r7}
 8003e1a:	b083      	sub	sp, #12
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003e20:	bf00      	nop
 8003e22:	370c      	adds	r7, #12
 8003e24:	46bd      	mov	sp, r7
 8003e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2a:	4770      	bx	lr

08003e2c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003e2c:	b480      	push	{r7}
 8003e2e:	b083      	sub	sp, #12
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003e34:	bf00      	nop
 8003e36:	370c      	adds	r7, #12
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3e:	4770      	bx	lr

08003e40 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003e40:	b480      	push	{r7}
 8003e42:	b085      	sub	sp, #20
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	6078      	str	r0, [r7, #4]
 8003e48:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003e54:	2b01      	cmp	r3, #1
 8003e56:	d101      	bne.n	8003e5c <HAL_ADC_ConfigChannel+0x1c>
 8003e58:	2302      	movs	r3, #2
 8003e5a:	e136      	b.n	80040ca <HAL_ADC_ConfigChannel+0x28a>
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2201      	movs	r2, #1
 8003e60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	2b09      	cmp	r3, #9
 8003e6a:	d93a      	bls.n	8003ee2 <HAL_ADC_ConfigChannel+0xa2>
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003e74:	d035      	beq.n	8003ee2 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	68d9      	ldr	r1, [r3, #12]
 8003e7c:	683b      	ldr	r3, [r7, #0]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	b29b      	uxth	r3, r3
 8003e82:	461a      	mov	r2, r3
 8003e84:	4613      	mov	r3, r2
 8003e86:	005b      	lsls	r3, r3, #1
 8003e88:	4413      	add	r3, r2
 8003e8a:	3b1e      	subs	r3, #30
 8003e8c:	2207      	movs	r2, #7
 8003e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e92:	43da      	mvns	r2, r3
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	400a      	ands	r2, r1
 8003e9a:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	4a8d      	ldr	r2, [pc, #564]	@ (80040d8 <HAL_ADC_ConfigChannel+0x298>)
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	d10a      	bne.n	8003ebc <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	68d9      	ldr	r1, [r3, #12]
 8003eac:	683b      	ldr	r3, [r7, #0]
 8003eae:	689b      	ldr	r3, [r3, #8]
 8003eb0:	061a      	lsls	r2, r3, #24
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	430a      	orrs	r2, r1
 8003eb8:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003eba:	e035      	b.n	8003f28 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	68d9      	ldr	r1, [r3, #12]
 8003ec2:	683b      	ldr	r3, [r7, #0]
 8003ec4:	689a      	ldr	r2, [r3, #8]
 8003ec6:	683b      	ldr	r3, [r7, #0]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	b29b      	uxth	r3, r3
 8003ecc:	4618      	mov	r0, r3
 8003ece:	4603      	mov	r3, r0
 8003ed0:	005b      	lsls	r3, r3, #1
 8003ed2:	4403      	add	r3, r0
 8003ed4:	3b1e      	subs	r3, #30
 8003ed6:	409a      	lsls	r2, r3
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	430a      	orrs	r2, r1
 8003ede:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003ee0:	e022      	b.n	8003f28 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	6919      	ldr	r1, [r3, #16]
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	b29b      	uxth	r3, r3
 8003eee:	461a      	mov	r2, r3
 8003ef0:	4613      	mov	r3, r2
 8003ef2:	005b      	lsls	r3, r3, #1
 8003ef4:	4413      	add	r3, r2
 8003ef6:	2207      	movs	r2, #7
 8003ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8003efc:	43da      	mvns	r2, r3
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	400a      	ands	r2, r1
 8003f04:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	6919      	ldr	r1, [r3, #16]
 8003f0c:	683b      	ldr	r3, [r7, #0]
 8003f0e:	689a      	ldr	r2, [r3, #8]
 8003f10:	683b      	ldr	r3, [r7, #0]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	b29b      	uxth	r3, r3
 8003f16:	4618      	mov	r0, r3
 8003f18:	4603      	mov	r3, r0
 8003f1a:	005b      	lsls	r3, r3, #1
 8003f1c:	4403      	add	r3, r0
 8003f1e:	409a      	lsls	r2, r3
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	430a      	orrs	r2, r1
 8003f26:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	685b      	ldr	r3, [r3, #4]
 8003f2c:	2b06      	cmp	r3, #6
 8003f2e:	d824      	bhi.n	8003f7a <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003f36:	683b      	ldr	r3, [r7, #0]
 8003f38:	685a      	ldr	r2, [r3, #4]
 8003f3a:	4613      	mov	r3, r2
 8003f3c:	009b      	lsls	r3, r3, #2
 8003f3e:	4413      	add	r3, r2
 8003f40:	3b05      	subs	r3, #5
 8003f42:	221f      	movs	r2, #31
 8003f44:	fa02 f303 	lsl.w	r3, r2, r3
 8003f48:	43da      	mvns	r2, r3
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	400a      	ands	r2, r1
 8003f50:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	b29b      	uxth	r3, r3
 8003f5e:	4618      	mov	r0, r3
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	685a      	ldr	r2, [r3, #4]
 8003f64:	4613      	mov	r3, r2
 8003f66:	009b      	lsls	r3, r3, #2
 8003f68:	4413      	add	r3, r2
 8003f6a:	3b05      	subs	r3, #5
 8003f6c:	fa00 f203 	lsl.w	r2, r0, r3
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	430a      	orrs	r2, r1
 8003f76:	635a      	str	r2, [r3, #52]	@ 0x34
 8003f78:	e04c      	b.n	8004014 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	685b      	ldr	r3, [r3, #4]
 8003f7e:	2b0c      	cmp	r3, #12
 8003f80:	d824      	bhi.n	8003fcc <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	685a      	ldr	r2, [r3, #4]
 8003f8c:	4613      	mov	r3, r2
 8003f8e:	009b      	lsls	r3, r3, #2
 8003f90:	4413      	add	r3, r2
 8003f92:	3b23      	subs	r3, #35	@ 0x23
 8003f94:	221f      	movs	r2, #31
 8003f96:	fa02 f303 	lsl.w	r3, r2, r3
 8003f9a:	43da      	mvns	r2, r3
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	400a      	ands	r2, r1
 8003fa2:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	b29b      	uxth	r3, r3
 8003fb0:	4618      	mov	r0, r3
 8003fb2:	683b      	ldr	r3, [r7, #0]
 8003fb4:	685a      	ldr	r2, [r3, #4]
 8003fb6:	4613      	mov	r3, r2
 8003fb8:	009b      	lsls	r3, r3, #2
 8003fba:	4413      	add	r3, r2
 8003fbc:	3b23      	subs	r3, #35	@ 0x23
 8003fbe:	fa00 f203 	lsl.w	r2, r0, r3
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	430a      	orrs	r2, r1
 8003fc8:	631a      	str	r2, [r3, #48]	@ 0x30
 8003fca:	e023      	b.n	8004014 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	685a      	ldr	r2, [r3, #4]
 8003fd6:	4613      	mov	r3, r2
 8003fd8:	009b      	lsls	r3, r3, #2
 8003fda:	4413      	add	r3, r2
 8003fdc:	3b41      	subs	r3, #65	@ 0x41
 8003fde:	221f      	movs	r2, #31
 8003fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8003fe4:	43da      	mvns	r2, r3
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	400a      	ands	r2, r1
 8003fec:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003ff4:	683b      	ldr	r3, [r7, #0]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	b29b      	uxth	r3, r3
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	683b      	ldr	r3, [r7, #0]
 8003ffe:	685a      	ldr	r2, [r3, #4]
 8004000:	4613      	mov	r3, r2
 8004002:	009b      	lsls	r3, r3, #2
 8004004:	4413      	add	r3, r2
 8004006:	3b41      	subs	r3, #65	@ 0x41
 8004008:	fa00 f203 	lsl.w	r2, r0, r3
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	430a      	orrs	r2, r1
 8004012:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	4a30      	ldr	r2, [pc, #192]	@ (80040dc <HAL_ADC_ConfigChannel+0x29c>)
 800401a:	4293      	cmp	r3, r2
 800401c:	d10a      	bne.n	8004034 <HAL_ADC_ConfigChannel+0x1f4>
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004026:	d105      	bne.n	8004034 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8004028:	4b2d      	ldr	r3, [pc, #180]	@ (80040e0 <HAL_ADC_ConfigChannel+0x2a0>)
 800402a:	685b      	ldr	r3, [r3, #4]
 800402c:	4a2c      	ldr	r2, [pc, #176]	@ (80040e0 <HAL_ADC_ConfigChannel+0x2a0>)
 800402e:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8004032:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4a28      	ldr	r2, [pc, #160]	@ (80040dc <HAL_ADC_ConfigChannel+0x29c>)
 800403a:	4293      	cmp	r3, r2
 800403c:	d10f      	bne.n	800405e <HAL_ADC_ConfigChannel+0x21e>
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	2b12      	cmp	r3, #18
 8004044:	d10b      	bne.n	800405e <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8004046:	4b26      	ldr	r3, [pc, #152]	@ (80040e0 <HAL_ADC_ConfigChannel+0x2a0>)
 8004048:	685b      	ldr	r3, [r3, #4]
 800404a:	4a25      	ldr	r2, [pc, #148]	@ (80040e0 <HAL_ADC_ConfigChannel+0x2a0>)
 800404c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004050:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8004052:	4b23      	ldr	r3, [pc, #140]	@ (80040e0 <HAL_ADC_ConfigChannel+0x2a0>)
 8004054:	685b      	ldr	r3, [r3, #4]
 8004056:	4a22      	ldr	r2, [pc, #136]	@ (80040e0 <HAL_ADC_ConfigChannel+0x2a0>)
 8004058:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800405c:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	4a1e      	ldr	r2, [pc, #120]	@ (80040dc <HAL_ADC_ConfigChannel+0x29c>)
 8004064:	4293      	cmp	r3, r2
 8004066:	d12b      	bne.n	80040c0 <HAL_ADC_ConfigChannel+0x280>
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	4a1a      	ldr	r2, [pc, #104]	@ (80040d8 <HAL_ADC_ConfigChannel+0x298>)
 800406e:	4293      	cmp	r3, r2
 8004070:	d003      	beq.n	800407a <HAL_ADC_ConfigChannel+0x23a>
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	2b11      	cmp	r3, #17
 8004078:	d122      	bne.n	80040c0 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 800407a:	4b19      	ldr	r3, [pc, #100]	@ (80040e0 <HAL_ADC_ConfigChannel+0x2a0>)
 800407c:	685b      	ldr	r3, [r3, #4]
 800407e:	4a18      	ldr	r2, [pc, #96]	@ (80040e0 <HAL_ADC_ConfigChannel+0x2a0>)
 8004080:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8004084:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8004086:	4b16      	ldr	r3, [pc, #88]	@ (80040e0 <HAL_ADC_ConfigChannel+0x2a0>)
 8004088:	685b      	ldr	r3, [r3, #4]
 800408a:	4a15      	ldr	r2, [pc, #84]	@ (80040e0 <HAL_ADC_ConfigChannel+0x2a0>)
 800408c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004090:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4a10      	ldr	r2, [pc, #64]	@ (80040d8 <HAL_ADC_ConfigChannel+0x298>)
 8004098:	4293      	cmp	r3, r2
 800409a:	d111      	bne.n	80040c0 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 800409c:	4b11      	ldr	r3, [pc, #68]	@ (80040e4 <HAL_ADC_ConfigChannel+0x2a4>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4a11      	ldr	r2, [pc, #68]	@ (80040e8 <HAL_ADC_ConfigChannel+0x2a8>)
 80040a2:	fba2 2303 	umull	r2, r3, r2, r3
 80040a6:	0c9a      	lsrs	r2, r3, #18
 80040a8:	4613      	mov	r3, r2
 80040aa:	009b      	lsls	r3, r3, #2
 80040ac:	4413      	add	r3, r2
 80040ae:	005b      	lsls	r3, r3, #1
 80040b0:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80040b2:	e002      	b.n	80040ba <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	3b01      	subs	r3, #1
 80040b8:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d1f9      	bne.n	80040b4 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2200      	movs	r2, #0
 80040c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 80040c8:	2300      	movs	r3, #0
}
 80040ca:	4618      	mov	r0, r3
 80040cc:	3714      	adds	r7, #20
 80040ce:	46bd      	mov	sp, r7
 80040d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d4:	4770      	bx	lr
 80040d6:	bf00      	nop
 80040d8:	10000012 	.word	0x10000012
 80040dc:	40012000 	.word	0x40012000
 80040e0:	40012300 	.word	0x40012300
 80040e4:	2000000c 	.word	0x2000000c
 80040e8:	431bde83 	.word	0x431bde83

080040ec <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80040ec:	b480      	push	{r7}
 80040ee:	b083      	sub	sp, #12
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80040f4:	4b78      	ldr	r3, [pc, #480]	@ (80042d8 <ADC_Init+0x1ec>)
 80040f6:	685b      	ldr	r3, [r3, #4]
 80040f8:	4a77      	ldr	r2, [pc, #476]	@ (80042d8 <ADC_Init+0x1ec>)
 80040fa:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 80040fe:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8004100:	4b75      	ldr	r3, [pc, #468]	@ (80042d8 <ADC_Init+0x1ec>)
 8004102:	685a      	ldr	r2, [r3, #4]
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	685b      	ldr	r3, [r3, #4]
 8004108:	4973      	ldr	r1, [pc, #460]	@ (80042d8 <ADC_Init+0x1ec>)
 800410a:	4313      	orrs	r3, r2
 800410c:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	685a      	ldr	r2, [r3, #4]
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800411c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	6859      	ldr	r1, [r3, #4]
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	691b      	ldr	r3, [r3, #16]
 8004128:	021a      	lsls	r2, r3, #8
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	430a      	orrs	r2, r1
 8004130:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	685a      	ldr	r2, [r3, #4]
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8004140:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	6859      	ldr	r1, [r3, #4]
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	689a      	ldr	r2, [r3, #8]
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	430a      	orrs	r2, r1
 8004152:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	689a      	ldr	r2, [r3, #8]
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004162:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	6899      	ldr	r1, [r3, #8]
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	68da      	ldr	r2, [r3, #12]
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	430a      	orrs	r2, r1
 8004174:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800417a:	4a58      	ldr	r2, [pc, #352]	@ (80042dc <ADC_Init+0x1f0>)
 800417c:	4293      	cmp	r3, r2
 800417e:	d022      	beq.n	80041c6 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	689a      	ldr	r2, [r3, #8]
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800418e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	6899      	ldr	r1, [r3, #8]
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	430a      	orrs	r2, r1
 80041a0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	689a      	ldr	r2, [r3, #8]
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80041b0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	6899      	ldr	r1, [r3, #8]
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	430a      	orrs	r2, r1
 80041c2:	609a      	str	r2, [r3, #8]
 80041c4:	e00f      	b.n	80041e6 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	689a      	ldr	r2, [r3, #8]
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80041d4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	689a      	ldr	r2, [r3, #8]
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80041e4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	689a      	ldr	r2, [r3, #8]
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f022 0202 	bic.w	r2, r2, #2
 80041f4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	6899      	ldr	r1, [r3, #8]
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	699b      	ldr	r3, [r3, #24]
 8004200:	005a      	lsls	r2, r3, #1
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	430a      	orrs	r2, r1
 8004208:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004210:	2b00      	cmp	r3, #0
 8004212:	d01b      	beq.n	800424c <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	685a      	ldr	r2, [r3, #4]
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004222:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	685a      	ldr	r2, [r3, #4]
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8004232:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	6859      	ldr	r1, [r3, #4]
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800423e:	3b01      	subs	r3, #1
 8004240:	035a      	lsls	r2, r3, #13
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	430a      	orrs	r2, r1
 8004248:	605a      	str	r2, [r3, #4]
 800424a:	e007      	b.n	800425c <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	685a      	ldr	r2, [r3, #4]
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800425a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800426a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	69db      	ldr	r3, [r3, #28]
 8004276:	3b01      	subs	r3, #1
 8004278:	051a      	lsls	r2, r3, #20
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	430a      	orrs	r2, r1
 8004280:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	689a      	ldr	r2, [r3, #8]
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8004290:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	6899      	ldr	r1, [r3, #8]
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800429e:	025a      	lsls	r2, r3, #9
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	430a      	orrs	r2, r1
 80042a6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	689a      	ldr	r2, [r3, #8]
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80042b6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	6899      	ldr	r1, [r3, #8]
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	695b      	ldr	r3, [r3, #20]
 80042c2:	029a      	lsls	r2, r3, #10
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	430a      	orrs	r2, r1
 80042ca:	609a      	str	r2, [r3, #8]
}
 80042cc:	bf00      	nop
 80042ce:	370c      	adds	r7, #12
 80042d0:	46bd      	mov	sp, r7
 80042d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d6:	4770      	bx	lr
 80042d8:	40012300 	.word	0x40012300
 80042dc:	0f000001 	.word	0x0f000001

080042e0 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b084      	sub	sp, #16
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042ec:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042f2:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d13c      	bne.n	8004374 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042fe:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	689b      	ldr	r3, [r3, #8]
 800430c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004310:	2b00      	cmp	r3, #0
 8004312:	d12b      	bne.n	800436c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004318:	2b00      	cmp	r3, #0
 800431a:	d127      	bne.n	800436c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004322:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004326:	2b00      	cmp	r3, #0
 8004328:	d006      	beq.n	8004338 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	689b      	ldr	r3, [r3, #8]
 8004330:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004334:	2b00      	cmp	r3, #0
 8004336:	d119      	bne.n	800436c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	685a      	ldr	r2, [r3, #4]
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f022 0220 	bic.w	r2, r2, #32
 8004346:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800434c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	641a      	str	r2, [r3, #64]	@ 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004358:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800435c:	2b00      	cmp	r3, #0
 800435e:	d105      	bne.n	800436c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004364:	f043 0201 	orr.w	r2, r3, #1
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800436c:	68f8      	ldr	r0, [r7, #12]
 800436e:	f7ff fa0d 	bl	800378c <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004372:	e00e      	b.n	8004392 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004378:	f003 0310 	and.w	r3, r3, #16
 800437c:	2b00      	cmp	r3, #0
 800437e:	d003      	beq.n	8004388 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8004380:	68f8      	ldr	r0, [r7, #12]
 8004382:	f7ff fd53 	bl	8003e2c <HAL_ADC_ErrorCallback>
}
 8004386:	e004      	b.n	8004392 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800438c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800438e:	6878      	ldr	r0, [r7, #4]
 8004390:	4798      	blx	r3
}
 8004392:	bf00      	nop
 8004394:	3710      	adds	r7, #16
 8004396:	46bd      	mov	sp, r7
 8004398:	bd80      	pop	{r7, pc}

0800439a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800439a:	b580      	push	{r7, lr}
 800439c:	b084      	sub	sp, #16
 800439e:	af00      	add	r7, sp, #0
 80043a0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043a6:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80043a8:	68f8      	ldr	r0, [r7, #12]
 80043aa:	f7ff fd35 	bl	8003e18 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80043ae:	bf00      	nop
 80043b0:	3710      	adds	r7, #16
 80043b2:	46bd      	mov	sp, r7
 80043b4:	bd80      	pop	{r7, pc}

080043b6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80043b6:	b580      	push	{r7, lr}
 80043b8:	b084      	sub	sp, #16
 80043ba:	af00      	add	r7, sp, #0
 80043bc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043c2:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	2240      	movs	r2, #64	@ 0x40
 80043c8:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043ce:	f043 0204 	orr.w	r2, r3, #4
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80043d6:	68f8      	ldr	r0, [r7, #12]
 80043d8:	f7ff fd28 	bl	8003e2c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80043dc:	bf00      	nop
 80043de:	3710      	adds	r7, #16
 80043e0:	46bd      	mov	sp, r7
 80043e2:	bd80      	pop	{r7, pc}

080043e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80043e4:	b480      	push	{r7}
 80043e6:	b085      	sub	sp, #20
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	f003 0307 	and.w	r3, r3, #7
 80043f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80043f4:	4b0b      	ldr	r3, [pc, #44]	@ (8004424 <__NVIC_SetPriorityGrouping+0x40>)
 80043f6:	68db      	ldr	r3, [r3, #12]
 80043f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80043fa:	68ba      	ldr	r2, [r7, #8]
 80043fc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004400:	4013      	ands	r3, r2
 8004402:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004408:	68bb      	ldr	r3, [r7, #8]
 800440a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800440c:	4b06      	ldr	r3, [pc, #24]	@ (8004428 <__NVIC_SetPriorityGrouping+0x44>)
 800440e:	4313      	orrs	r3, r2
 8004410:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004412:	4a04      	ldr	r2, [pc, #16]	@ (8004424 <__NVIC_SetPriorityGrouping+0x40>)
 8004414:	68bb      	ldr	r3, [r7, #8]
 8004416:	60d3      	str	r3, [r2, #12]
}
 8004418:	bf00      	nop
 800441a:	3714      	adds	r7, #20
 800441c:	46bd      	mov	sp, r7
 800441e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004422:	4770      	bx	lr
 8004424:	e000ed00 	.word	0xe000ed00
 8004428:	05fa0000 	.word	0x05fa0000

0800442c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800442c:	b480      	push	{r7}
 800442e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004430:	4b04      	ldr	r3, [pc, #16]	@ (8004444 <__NVIC_GetPriorityGrouping+0x18>)
 8004432:	68db      	ldr	r3, [r3, #12]
 8004434:	0a1b      	lsrs	r3, r3, #8
 8004436:	f003 0307 	and.w	r3, r3, #7
}
 800443a:	4618      	mov	r0, r3
 800443c:	46bd      	mov	sp, r7
 800443e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004442:	4770      	bx	lr
 8004444:	e000ed00 	.word	0xe000ed00

08004448 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004448:	b480      	push	{r7}
 800444a:	b083      	sub	sp, #12
 800444c:	af00      	add	r7, sp, #0
 800444e:	4603      	mov	r3, r0
 8004450:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004452:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004456:	2b00      	cmp	r3, #0
 8004458:	db0b      	blt.n	8004472 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800445a:	79fb      	ldrb	r3, [r7, #7]
 800445c:	f003 021f 	and.w	r2, r3, #31
 8004460:	4907      	ldr	r1, [pc, #28]	@ (8004480 <__NVIC_EnableIRQ+0x38>)
 8004462:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004466:	095b      	lsrs	r3, r3, #5
 8004468:	2001      	movs	r0, #1
 800446a:	fa00 f202 	lsl.w	r2, r0, r2
 800446e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004472:	bf00      	nop
 8004474:	370c      	adds	r7, #12
 8004476:	46bd      	mov	sp, r7
 8004478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447c:	4770      	bx	lr
 800447e:	bf00      	nop
 8004480:	e000e100 	.word	0xe000e100

08004484 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004484:	b480      	push	{r7}
 8004486:	b083      	sub	sp, #12
 8004488:	af00      	add	r7, sp, #0
 800448a:	4603      	mov	r3, r0
 800448c:	6039      	str	r1, [r7, #0]
 800448e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004490:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004494:	2b00      	cmp	r3, #0
 8004496:	db0a      	blt.n	80044ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004498:	683b      	ldr	r3, [r7, #0]
 800449a:	b2da      	uxtb	r2, r3
 800449c:	490c      	ldr	r1, [pc, #48]	@ (80044d0 <__NVIC_SetPriority+0x4c>)
 800449e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044a2:	0112      	lsls	r2, r2, #4
 80044a4:	b2d2      	uxtb	r2, r2
 80044a6:	440b      	add	r3, r1
 80044a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80044ac:	e00a      	b.n	80044c4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	b2da      	uxtb	r2, r3
 80044b2:	4908      	ldr	r1, [pc, #32]	@ (80044d4 <__NVIC_SetPriority+0x50>)
 80044b4:	79fb      	ldrb	r3, [r7, #7]
 80044b6:	f003 030f 	and.w	r3, r3, #15
 80044ba:	3b04      	subs	r3, #4
 80044bc:	0112      	lsls	r2, r2, #4
 80044be:	b2d2      	uxtb	r2, r2
 80044c0:	440b      	add	r3, r1
 80044c2:	761a      	strb	r2, [r3, #24]
}
 80044c4:	bf00      	nop
 80044c6:	370c      	adds	r7, #12
 80044c8:	46bd      	mov	sp, r7
 80044ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ce:	4770      	bx	lr
 80044d0:	e000e100 	.word	0xe000e100
 80044d4:	e000ed00 	.word	0xe000ed00

080044d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80044d8:	b480      	push	{r7}
 80044da:	b089      	sub	sp, #36	@ 0x24
 80044dc:	af00      	add	r7, sp, #0
 80044de:	60f8      	str	r0, [r7, #12]
 80044e0:	60b9      	str	r1, [r7, #8]
 80044e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	f003 0307 	and.w	r3, r3, #7
 80044ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80044ec:	69fb      	ldr	r3, [r7, #28]
 80044ee:	f1c3 0307 	rsb	r3, r3, #7
 80044f2:	2b04      	cmp	r3, #4
 80044f4:	bf28      	it	cs
 80044f6:	2304      	movcs	r3, #4
 80044f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80044fa:	69fb      	ldr	r3, [r7, #28]
 80044fc:	3304      	adds	r3, #4
 80044fe:	2b06      	cmp	r3, #6
 8004500:	d902      	bls.n	8004508 <NVIC_EncodePriority+0x30>
 8004502:	69fb      	ldr	r3, [r7, #28]
 8004504:	3b03      	subs	r3, #3
 8004506:	e000      	b.n	800450a <NVIC_EncodePriority+0x32>
 8004508:	2300      	movs	r3, #0
 800450a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800450c:	f04f 32ff 	mov.w	r2, #4294967295
 8004510:	69bb      	ldr	r3, [r7, #24]
 8004512:	fa02 f303 	lsl.w	r3, r2, r3
 8004516:	43da      	mvns	r2, r3
 8004518:	68bb      	ldr	r3, [r7, #8]
 800451a:	401a      	ands	r2, r3
 800451c:	697b      	ldr	r3, [r7, #20]
 800451e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004520:	f04f 31ff 	mov.w	r1, #4294967295
 8004524:	697b      	ldr	r3, [r7, #20]
 8004526:	fa01 f303 	lsl.w	r3, r1, r3
 800452a:	43d9      	mvns	r1, r3
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004530:	4313      	orrs	r3, r2
         );
}
 8004532:	4618      	mov	r0, r3
 8004534:	3724      	adds	r7, #36	@ 0x24
 8004536:	46bd      	mov	sp, r7
 8004538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453c:	4770      	bx	lr
	...

08004540 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004540:	b580      	push	{r7, lr}
 8004542:	b082      	sub	sp, #8
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	3b01      	subs	r3, #1
 800454c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004550:	d301      	bcc.n	8004556 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004552:	2301      	movs	r3, #1
 8004554:	e00f      	b.n	8004576 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004556:	4a0a      	ldr	r2, [pc, #40]	@ (8004580 <SysTick_Config+0x40>)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	3b01      	subs	r3, #1
 800455c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800455e:	210f      	movs	r1, #15
 8004560:	f04f 30ff 	mov.w	r0, #4294967295
 8004564:	f7ff ff8e 	bl	8004484 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004568:	4b05      	ldr	r3, [pc, #20]	@ (8004580 <SysTick_Config+0x40>)
 800456a:	2200      	movs	r2, #0
 800456c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800456e:	4b04      	ldr	r3, [pc, #16]	@ (8004580 <SysTick_Config+0x40>)
 8004570:	2207      	movs	r2, #7
 8004572:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004574:	2300      	movs	r3, #0
}
 8004576:	4618      	mov	r0, r3
 8004578:	3708      	adds	r7, #8
 800457a:	46bd      	mov	sp, r7
 800457c:	bd80      	pop	{r7, pc}
 800457e:	bf00      	nop
 8004580:	e000e010 	.word	0xe000e010

08004584 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b082      	sub	sp, #8
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800458c:	6878      	ldr	r0, [r7, #4]
 800458e:	f7ff ff29 	bl	80043e4 <__NVIC_SetPriorityGrouping>
}
 8004592:	bf00      	nop
 8004594:	3708      	adds	r7, #8
 8004596:	46bd      	mov	sp, r7
 8004598:	bd80      	pop	{r7, pc}

0800459a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800459a:	b580      	push	{r7, lr}
 800459c:	b086      	sub	sp, #24
 800459e:	af00      	add	r7, sp, #0
 80045a0:	4603      	mov	r3, r0
 80045a2:	60b9      	str	r1, [r7, #8]
 80045a4:	607a      	str	r2, [r7, #4]
 80045a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80045a8:	2300      	movs	r3, #0
 80045aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80045ac:	f7ff ff3e 	bl	800442c <__NVIC_GetPriorityGrouping>
 80045b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80045b2:	687a      	ldr	r2, [r7, #4]
 80045b4:	68b9      	ldr	r1, [r7, #8]
 80045b6:	6978      	ldr	r0, [r7, #20]
 80045b8:	f7ff ff8e 	bl	80044d8 <NVIC_EncodePriority>
 80045bc:	4602      	mov	r2, r0
 80045be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80045c2:	4611      	mov	r1, r2
 80045c4:	4618      	mov	r0, r3
 80045c6:	f7ff ff5d 	bl	8004484 <__NVIC_SetPriority>
}
 80045ca:	bf00      	nop
 80045cc:	3718      	adds	r7, #24
 80045ce:	46bd      	mov	sp, r7
 80045d0:	bd80      	pop	{r7, pc}

080045d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80045d2:	b580      	push	{r7, lr}
 80045d4:	b082      	sub	sp, #8
 80045d6:	af00      	add	r7, sp, #0
 80045d8:	4603      	mov	r3, r0
 80045da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80045dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045e0:	4618      	mov	r0, r3
 80045e2:	f7ff ff31 	bl	8004448 <__NVIC_EnableIRQ>
}
 80045e6:	bf00      	nop
 80045e8:	3708      	adds	r7, #8
 80045ea:	46bd      	mov	sp, r7
 80045ec:	bd80      	pop	{r7, pc}

080045ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80045ee:	b580      	push	{r7, lr}
 80045f0:	b082      	sub	sp, #8
 80045f2:	af00      	add	r7, sp, #0
 80045f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80045f6:	6878      	ldr	r0, [r7, #4]
 80045f8:	f7ff ffa2 	bl	8004540 <SysTick_Config>
 80045fc:	4603      	mov	r3, r0
}
 80045fe:	4618      	mov	r0, r3
 8004600:	3708      	adds	r7, #8
 8004602:	46bd      	mov	sp, r7
 8004604:	bd80      	pop	{r7, pc}
	...

08004608 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004608:	b580      	push	{r7, lr}
 800460a:	b086      	sub	sp, #24
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004610:	2300      	movs	r3, #0
 8004612:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004614:	f7ff fa92 	bl	8003b3c <HAL_GetTick>
 8004618:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	2b00      	cmp	r3, #0
 800461e:	d101      	bne.n	8004624 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004620:	2301      	movs	r3, #1
 8004622:	e099      	b.n	8004758 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2202      	movs	r2, #2
 8004628:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2200      	movs	r2, #0
 8004630:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	681a      	ldr	r2, [r3, #0]
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f022 0201 	bic.w	r2, r2, #1
 8004642:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004644:	e00f      	b.n	8004666 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004646:	f7ff fa79 	bl	8003b3c <HAL_GetTick>
 800464a:	4602      	mov	r2, r0
 800464c:	693b      	ldr	r3, [r7, #16]
 800464e:	1ad3      	subs	r3, r2, r3
 8004650:	2b05      	cmp	r3, #5
 8004652:	d908      	bls.n	8004666 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2220      	movs	r2, #32
 8004658:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	2203      	movs	r2, #3
 800465e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8004662:	2303      	movs	r3, #3
 8004664:	e078      	b.n	8004758 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f003 0301 	and.w	r3, r3, #1
 8004670:	2b00      	cmp	r3, #0
 8004672:	d1e8      	bne.n	8004646 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800467c:	697a      	ldr	r2, [r7, #20]
 800467e:	4b38      	ldr	r3, [pc, #224]	@ (8004760 <HAL_DMA_Init+0x158>)
 8004680:	4013      	ands	r3, r2
 8004682:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	685a      	ldr	r2, [r3, #4]
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	689b      	ldr	r3, [r3, #8]
 800468c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004692:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	691b      	ldr	r3, [r3, #16]
 8004698:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800469e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	699b      	ldr	r3, [r3, #24]
 80046a4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80046aa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	6a1b      	ldr	r3, [r3, #32]
 80046b0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80046b2:	697a      	ldr	r2, [r7, #20]
 80046b4:	4313      	orrs	r3, r2
 80046b6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046bc:	2b04      	cmp	r3, #4
 80046be:	d107      	bne.n	80046d0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046c8:	4313      	orrs	r3, r2
 80046ca:	697a      	ldr	r2, [r7, #20]
 80046cc:	4313      	orrs	r3, r2
 80046ce:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	697a      	ldr	r2, [r7, #20]
 80046d6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	695b      	ldr	r3, [r3, #20]
 80046de:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80046e0:	697b      	ldr	r3, [r7, #20]
 80046e2:	f023 0307 	bic.w	r3, r3, #7
 80046e6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046ec:	697a      	ldr	r2, [r7, #20]
 80046ee:	4313      	orrs	r3, r2
 80046f0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046f6:	2b04      	cmp	r3, #4
 80046f8:	d117      	bne.n	800472a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046fe:	697a      	ldr	r2, [r7, #20]
 8004700:	4313      	orrs	r3, r2
 8004702:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004708:	2b00      	cmp	r3, #0
 800470a:	d00e      	beq.n	800472a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800470c:	6878      	ldr	r0, [r7, #4]
 800470e:	f000 fb09 	bl	8004d24 <DMA_CheckFifoParam>
 8004712:	4603      	mov	r3, r0
 8004714:	2b00      	cmp	r3, #0
 8004716:	d008      	beq.n	800472a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2240      	movs	r2, #64	@ 0x40
 800471c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2200      	movs	r2, #0
 8004722:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8004726:	2301      	movs	r3, #1
 8004728:	e016      	b.n	8004758 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	697a      	ldr	r2, [r7, #20]
 8004730:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004732:	6878      	ldr	r0, [r7, #4]
 8004734:	f000 fac0 	bl	8004cb8 <DMA_CalcBaseAndBitshift>
 8004738:	4603      	mov	r3, r0
 800473a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004740:	223f      	movs	r2, #63	@ 0x3f
 8004742:	409a      	lsls	r2, r3
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2200      	movs	r2, #0
 800474c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	2201      	movs	r2, #1
 8004752:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8004756:	2300      	movs	r3, #0
}
 8004758:	4618      	mov	r0, r3
 800475a:	3718      	adds	r7, #24
 800475c:	46bd      	mov	sp, r7
 800475e:	bd80      	pop	{r7, pc}
 8004760:	e010803f 	.word	0xe010803f

08004764 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004764:	b580      	push	{r7, lr}
 8004766:	b086      	sub	sp, #24
 8004768:	af00      	add	r7, sp, #0
 800476a:	60f8      	str	r0, [r7, #12]
 800476c:	60b9      	str	r1, [r7, #8]
 800476e:	607a      	str	r2, [r7, #4]
 8004770:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004772:	2300      	movs	r3, #0
 8004774:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800477a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004782:	2b01      	cmp	r3, #1
 8004784:	d101      	bne.n	800478a <HAL_DMA_Start_IT+0x26>
 8004786:	2302      	movs	r3, #2
 8004788:	e048      	b.n	800481c <HAL_DMA_Start_IT+0xb8>
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	2201      	movs	r2, #1
 800478e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004798:	b2db      	uxtb	r3, r3
 800479a:	2b01      	cmp	r3, #1
 800479c:	d137      	bne.n	800480e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	2202      	movs	r2, #2
 80047a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	2200      	movs	r2, #0
 80047aa:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	687a      	ldr	r2, [r7, #4]
 80047b0:	68b9      	ldr	r1, [r7, #8]
 80047b2:	68f8      	ldr	r0, [r7, #12]
 80047b4:	f000 fa52 	bl	8004c5c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047bc:	223f      	movs	r2, #63	@ 0x3f
 80047be:	409a      	lsls	r2, r3
 80047c0:	693b      	ldr	r3, [r7, #16]
 80047c2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	681a      	ldr	r2, [r3, #0]
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f042 0216 	orr.w	r2, r2, #22
 80047d2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	695a      	ldr	r2, [r3, #20]
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80047e2:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d007      	beq.n	80047fc <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	681a      	ldr	r2, [r3, #0]
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f042 0208 	orr.w	r2, r2, #8
 80047fa:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	681a      	ldr	r2, [r3, #0]
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f042 0201 	orr.w	r2, r2, #1
 800480a:	601a      	str	r2, [r3, #0]
 800480c:	e005      	b.n	800481a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	2200      	movs	r2, #0
 8004812:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004816:	2302      	movs	r3, #2
 8004818:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800481a:	7dfb      	ldrb	r3, [r7, #23]
}
 800481c:	4618      	mov	r0, r3
 800481e:	3718      	adds	r7, #24
 8004820:	46bd      	mov	sp, r7
 8004822:	bd80      	pop	{r7, pc}

08004824 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	b084      	sub	sp, #16
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004830:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004832:	f7ff f983 	bl	8003b3c <HAL_GetTick>
 8004836:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800483e:	b2db      	uxtb	r3, r3
 8004840:	2b02      	cmp	r3, #2
 8004842:	d008      	beq.n	8004856 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2280      	movs	r2, #128	@ 0x80
 8004848:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2200      	movs	r2, #0
 800484e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8004852:	2301      	movs	r3, #1
 8004854:	e052      	b.n	80048fc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	681a      	ldr	r2, [r3, #0]
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f022 0216 	bic.w	r2, r2, #22
 8004864:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	695a      	ldr	r2, [r3, #20]
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004874:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800487a:	2b00      	cmp	r3, #0
 800487c:	d103      	bne.n	8004886 <HAL_DMA_Abort+0x62>
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004882:	2b00      	cmp	r3, #0
 8004884:	d007      	beq.n	8004896 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	681a      	ldr	r2, [r3, #0]
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f022 0208 	bic.w	r2, r2, #8
 8004894:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	681a      	ldr	r2, [r3, #0]
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f022 0201 	bic.w	r2, r2, #1
 80048a4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80048a6:	e013      	b.n	80048d0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80048a8:	f7ff f948 	bl	8003b3c <HAL_GetTick>
 80048ac:	4602      	mov	r2, r0
 80048ae:	68bb      	ldr	r3, [r7, #8]
 80048b0:	1ad3      	subs	r3, r2, r3
 80048b2:	2b05      	cmp	r3, #5
 80048b4:	d90c      	bls.n	80048d0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	2220      	movs	r2, #32
 80048ba:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2203      	movs	r2, #3
 80048c0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2200      	movs	r2, #0
 80048c8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 80048cc:	2303      	movs	r3, #3
 80048ce:	e015      	b.n	80048fc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f003 0301 	and.w	r3, r3, #1
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d1e4      	bne.n	80048a8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048e2:	223f      	movs	r2, #63	@ 0x3f
 80048e4:	409a      	lsls	r2, r3
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	2201      	movs	r2, #1
 80048ee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2200      	movs	r2, #0
 80048f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 80048fa:	2300      	movs	r3, #0
}
 80048fc:	4618      	mov	r0, r3
 80048fe:	3710      	adds	r7, #16
 8004900:	46bd      	mov	sp, r7
 8004902:	bd80      	pop	{r7, pc}

08004904 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004904:	b480      	push	{r7}
 8004906:	b083      	sub	sp, #12
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004912:	b2db      	uxtb	r3, r3
 8004914:	2b02      	cmp	r3, #2
 8004916:	d004      	beq.n	8004922 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2280      	movs	r2, #128	@ 0x80
 800491c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800491e:	2301      	movs	r3, #1
 8004920:	e00c      	b.n	800493c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	2205      	movs	r2, #5
 8004926:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	681a      	ldr	r2, [r3, #0]
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f022 0201 	bic.w	r2, r2, #1
 8004938:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800493a:	2300      	movs	r3, #0
}
 800493c:	4618      	mov	r0, r3
 800493e:	370c      	adds	r7, #12
 8004940:	46bd      	mov	sp, r7
 8004942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004946:	4770      	bx	lr

08004948 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b086      	sub	sp, #24
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8004950:	2300      	movs	r3, #0
 8004952:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8004954:	4b8e      	ldr	r3, [pc, #568]	@ (8004b90 <HAL_DMA_IRQHandler+0x248>)
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	4a8e      	ldr	r2, [pc, #568]	@ (8004b94 <HAL_DMA_IRQHandler+0x24c>)
 800495a:	fba2 2303 	umull	r2, r3, r2, r3
 800495e:	0a9b      	lsrs	r3, r3, #10
 8004960:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004966:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004968:	693b      	ldr	r3, [r7, #16]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004972:	2208      	movs	r2, #8
 8004974:	409a      	lsls	r2, r3
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	4013      	ands	r3, r2
 800497a:	2b00      	cmp	r3, #0
 800497c:	d01a      	beq.n	80049b4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f003 0304 	and.w	r3, r3, #4
 8004988:	2b00      	cmp	r3, #0
 800498a:	d013      	beq.n	80049b4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	681a      	ldr	r2, [r3, #0]
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f022 0204 	bic.w	r2, r2, #4
 800499a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049a0:	2208      	movs	r2, #8
 80049a2:	409a      	lsls	r2, r3
 80049a4:	693b      	ldr	r3, [r7, #16]
 80049a6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049ac:	f043 0201 	orr.w	r2, r3, #1
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049b8:	2201      	movs	r2, #1
 80049ba:	409a      	lsls	r2, r3
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	4013      	ands	r3, r2
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d012      	beq.n	80049ea <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	695b      	ldr	r3, [r3, #20]
 80049ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d00b      	beq.n	80049ea <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049d6:	2201      	movs	r2, #1
 80049d8:	409a      	lsls	r2, r3
 80049da:	693b      	ldr	r3, [r7, #16]
 80049dc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049e2:	f043 0202 	orr.w	r2, r3, #2
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049ee:	2204      	movs	r2, #4
 80049f0:	409a      	lsls	r2, r3
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	4013      	ands	r3, r2
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d012      	beq.n	8004a20 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f003 0302 	and.w	r3, r3, #2
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d00b      	beq.n	8004a20 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a0c:	2204      	movs	r2, #4
 8004a0e:	409a      	lsls	r2, r3
 8004a10:	693b      	ldr	r3, [r7, #16]
 8004a12:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a18:	f043 0204 	orr.w	r2, r3, #4
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a24:	2210      	movs	r2, #16
 8004a26:	409a      	lsls	r2, r3
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	4013      	ands	r3, r2
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d043      	beq.n	8004ab8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f003 0308 	and.w	r3, r3, #8
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d03c      	beq.n	8004ab8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a42:	2210      	movs	r2, #16
 8004a44:	409a      	lsls	r2, r3
 8004a46:	693b      	ldr	r3, [r7, #16]
 8004a48:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d018      	beq.n	8004a8a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d108      	bne.n	8004a78 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d024      	beq.n	8004ab8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a72:	6878      	ldr	r0, [r7, #4]
 8004a74:	4798      	blx	r3
 8004a76:	e01f      	b.n	8004ab8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d01b      	beq.n	8004ab8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a84:	6878      	ldr	r0, [r7, #4]
 8004a86:	4798      	blx	r3
 8004a88:	e016      	b.n	8004ab8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d107      	bne.n	8004aa8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	681a      	ldr	r2, [r3, #0]
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f022 0208 	bic.w	r2, r2, #8
 8004aa6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d003      	beq.n	8004ab8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ab4:	6878      	ldr	r0, [r7, #4]
 8004ab6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004abc:	2220      	movs	r2, #32
 8004abe:	409a      	lsls	r2, r3
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	4013      	ands	r3, r2
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	f000 808f 	beq.w	8004be8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f003 0310 	and.w	r3, r3, #16
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	f000 8087 	beq.w	8004be8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ade:	2220      	movs	r2, #32
 8004ae0:	409a      	lsls	r2, r3
 8004ae2:	693b      	ldr	r3, [r7, #16]
 8004ae4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004aec:	b2db      	uxtb	r3, r3
 8004aee:	2b05      	cmp	r3, #5
 8004af0:	d136      	bne.n	8004b60 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	681a      	ldr	r2, [r3, #0]
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f022 0216 	bic.w	r2, r2, #22
 8004b00:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	695a      	ldr	r2, [r3, #20]
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004b10:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d103      	bne.n	8004b22 <HAL_DMA_IRQHandler+0x1da>
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d007      	beq.n	8004b32 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	681a      	ldr	r2, [r3, #0]
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f022 0208 	bic.w	r2, r2, #8
 8004b30:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b36:	223f      	movs	r2, #63	@ 0x3f
 8004b38:	409a      	lsls	r2, r3
 8004b3a:	693b      	ldr	r3, [r7, #16]
 8004b3c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	2201      	movs	r2, #1
 8004b42:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	2200      	movs	r2, #0
 8004b4a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d07e      	beq.n	8004c54 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b5a:	6878      	ldr	r0, [r7, #4]
 8004b5c:	4798      	blx	r3
        }
        return;
 8004b5e:	e079      	b.n	8004c54 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d01d      	beq.n	8004baa <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d10d      	bne.n	8004b98 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d031      	beq.n	8004be8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b88:	6878      	ldr	r0, [r7, #4]
 8004b8a:	4798      	blx	r3
 8004b8c:	e02c      	b.n	8004be8 <HAL_DMA_IRQHandler+0x2a0>
 8004b8e:	bf00      	nop
 8004b90:	2000000c 	.word	0x2000000c
 8004b94:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d023      	beq.n	8004be8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ba4:	6878      	ldr	r0, [r7, #4]
 8004ba6:	4798      	blx	r3
 8004ba8:	e01e      	b.n	8004be8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d10f      	bne.n	8004bd8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	681a      	ldr	r2, [r3, #0]
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f022 0210 	bic.w	r2, r2, #16
 8004bc6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2201      	movs	r2, #1
 8004bcc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d003      	beq.n	8004be8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004be4:	6878      	ldr	r0, [r7, #4]
 8004be6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d032      	beq.n	8004c56 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004bf4:	f003 0301 	and.w	r3, r3, #1
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d022      	beq.n	8004c42 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2205      	movs	r2, #5
 8004c00:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	681a      	ldr	r2, [r3, #0]
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f022 0201 	bic.w	r2, r2, #1
 8004c12:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004c14:	68bb      	ldr	r3, [r7, #8]
 8004c16:	3301      	adds	r3, #1
 8004c18:	60bb      	str	r3, [r7, #8]
 8004c1a:	697a      	ldr	r2, [r7, #20]
 8004c1c:	429a      	cmp	r2, r3
 8004c1e:	d307      	bcc.n	8004c30 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f003 0301 	and.w	r3, r3, #1
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d1f2      	bne.n	8004c14 <HAL_DMA_IRQHandler+0x2cc>
 8004c2e:	e000      	b.n	8004c32 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004c30:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	2201      	movs	r2, #1
 8004c36:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d005      	beq.n	8004c56 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c4e:	6878      	ldr	r0, [r7, #4]
 8004c50:	4798      	blx	r3
 8004c52:	e000      	b.n	8004c56 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004c54:	bf00      	nop
    }
  }
}
 8004c56:	3718      	adds	r7, #24
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	bd80      	pop	{r7, pc}

08004c5c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004c5c:	b480      	push	{r7}
 8004c5e:	b085      	sub	sp, #20
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	60f8      	str	r0, [r7, #12]
 8004c64:	60b9      	str	r1, [r7, #8]
 8004c66:	607a      	str	r2, [r7, #4]
 8004c68:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	681a      	ldr	r2, [r3, #0]
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004c78:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	683a      	ldr	r2, [r7, #0]
 8004c80:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	689b      	ldr	r3, [r3, #8]
 8004c86:	2b40      	cmp	r3, #64	@ 0x40
 8004c88:	d108      	bne.n	8004c9c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	687a      	ldr	r2, [r7, #4]
 8004c90:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	68ba      	ldr	r2, [r7, #8]
 8004c98:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004c9a:	e007      	b.n	8004cac <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	68ba      	ldr	r2, [r7, #8]
 8004ca2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	687a      	ldr	r2, [r7, #4]
 8004caa:	60da      	str	r2, [r3, #12]
}
 8004cac:	bf00      	nop
 8004cae:	3714      	adds	r7, #20
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb6:	4770      	bx	lr

08004cb8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004cb8:	b480      	push	{r7}
 8004cba:	b085      	sub	sp, #20
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	b2db      	uxtb	r3, r3
 8004cc6:	3b10      	subs	r3, #16
 8004cc8:	4a13      	ldr	r2, [pc, #76]	@ (8004d18 <DMA_CalcBaseAndBitshift+0x60>)
 8004cca:	fba2 2303 	umull	r2, r3, r2, r3
 8004cce:	091b      	lsrs	r3, r3, #4
 8004cd0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004cd2:	4a12      	ldr	r2, [pc, #72]	@ (8004d1c <DMA_CalcBaseAndBitshift+0x64>)
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	4413      	add	r3, r2
 8004cd8:	781b      	ldrb	r3, [r3, #0]
 8004cda:	461a      	mov	r2, r3
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	2b03      	cmp	r3, #3
 8004ce4:	d908      	bls.n	8004cf8 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	461a      	mov	r2, r3
 8004cec:	4b0c      	ldr	r3, [pc, #48]	@ (8004d20 <DMA_CalcBaseAndBitshift+0x68>)
 8004cee:	4013      	ands	r3, r2
 8004cf0:	1d1a      	adds	r2, r3, #4
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	659a      	str	r2, [r3, #88]	@ 0x58
 8004cf6:	e006      	b.n	8004d06 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	461a      	mov	r2, r3
 8004cfe:	4b08      	ldr	r3, [pc, #32]	@ (8004d20 <DMA_CalcBaseAndBitshift+0x68>)
 8004d00:	4013      	ands	r3, r2
 8004d02:	687a      	ldr	r2, [r7, #4]
 8004d04:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	3714      	adds	r7, #20
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d14:	4770      	bx	lr
 8004d16:	bf00      	nop
 8004d18:	aaaaaaab 	.word	0xaaaaaaab
 8004d1c:	0800ee18 	.word	0x0800ee18
 8004d20:	fffffc00 	.word	0xfffffc00

08004d24 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004d24:	b480      	push	{r7}
 8004d26:	b085      	sub	sp, #20
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d2c:	2300      	movs	r3, #0
 8004d2e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d34:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	699b      	ldr	r3, [r3, #24]
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d11f      	bne.n	8004d7e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004d3e:	68bb      	ldr	r3, [r7, #8]
 8004d40:	2b03      	cmp	r3, #3
 8004d42:	d856      	bhi.n	8004df2 <DMA_CheckFifoParam+0xce>
 8004d44:	a201      	add	r2, pc, #4	@ (adr r2, 8004d4c <DMA_CheckFifoParam+0x28>)
 8004d46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d4a:	bf00      	nop
 8004d4c:	08004d5d 	.word	0x08004d5d
 8004d50:	08004d6f 	.word	0x08004d6f
 8004d54:	08004d5d 	.word	0x08004d5d
 8004d58:	08004df3 	.word	0x08004df3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d60:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d046      	beq.n	8004df6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004d68:	2301      	movs	r3, #1
 8004d6a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d6c:	e043      	b.n	8004df6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d72:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004d76:	d140      	bne.n	8004dfa <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004d78:	2301      	movs	r3, #1
 8004d7a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d7c:	e03d      	b.n	8004dfa <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	699b      	ldr	r3, [r3, #24]
 8004d82:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d86:	d121      	bne.n	8004dcc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004d88:	68bb      	ldr	r3, [r7, #8]
 8004d8a:	2b03      	cmp	r3, #3
 8004d8c:	d837      	bhi.n	8004dfe <DMA_CheckFifoParam+0xda>
 8004d8e:	a201      	add	r2, pc, #4	@ (adr r2, 8004d94 <DMA_CheckFifoParam+0x70>)
 8004d90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d94:	08004da5 	.word	0x08004da5
 8004d98:	08004dab 	.word	0x08004dab
 8004d9c:	08004da5 	.word	0x08004da5
 8004da0:	08004dbd 	.word	0x08004dbd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004da4:	2301      	movs	r3, #1
 8004da6:	73fb      	strb	r3, [r7, #15]
      break;
 8004da8:	e030      	b.n	8004e0c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dae:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d025      	beq.n	8004e02 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004db6:	2301      	movs	r3, #1
 8004db8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004dba:	e022      	b.n	8004e02 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dc0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004dc4:	d11f      	bne.n	8004e06 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004dc6:	2301      	movs	r3, #1
 8004dc8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004dca:	e01c      	b.n	8004e06 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004dcc:	68bb      	ldr	r3, [r7, #8]
 8004dce:	2b02      	cmp	r3, #2
 8004dd0:	d903      	bls.n	8004dda <DMA_CheckFifoParam+0xb6>
 8004dd2:	68bb      	ldr	r3, [r7, #8]
 8004dd4:	2b03      	cmp	r3, #3
 8004dd6:	d003      	beq.n	8004de0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004dd8:	e018      	b.n	8004e0c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004dda:	2301      	movs	r3, #1
 8004ddc:	73fb      	strb	r3, [r7, #15]
      break;
 8004dde:	e015      	b.n	8004e0c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004de4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d00e      	beq.n	8004e0a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004dec:	2301      	movs	r3, #1
 8004dee:	73fb      	strb	r3, [r7, #15]
      break;
 8004df0:	e00b      	b.n	8004e0a <DMA_CheckFifoParam+0xe6>
      break;
 8004df2:	bf00      	nop
 8004df4:	e00a      	b.n	8004e0c <DMA_CheckFifoParam+0xe8>
      break;
 8004df6:	bf00      	nop
 8004df8:	e008      	b.n	8004e0c <DMA_CheckFifoParam+0xe8>
      break;
 8004dfa:	bf00      	nop
 8004dfc:	e006      	b.n	8004e0c <DMA_CheckFifoParam+0xe8>
      break;
 8004dfe:	bf00      	nop
 8004e00:	e004      	b.n	8004e0c <DMA_CheckFifoParam+0xe8>
      break;
 8004e02:	bf00      	nop
 8004e04:	e002      	b.n	8004e0c <DMA_CheckFifoParam+0xe8>
      break;   
 8004e06:	bf00      	nop
 8004e08:	e000      	b.n	8004e0c <DMA_CheckFifoParam+0xe8>
      break;
 8004e0a:	bf00      	nop
    }
  } 
  
  return status; 
 8004e0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e0e:	4618      	mov	r0, r3
 8004e10:	3714      	adds	r7, #20
 8004e12:	46bd      	mov	sp, r7
 8004e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e18:	4770      	bx	lr
 8004e1a:	bf00      	nop

08004e1c <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8004e1c:	b580      	push	{r7, lr}
 8004e1e:	b084      	sub	sp, #16
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d101      	bne.n	8004e2e <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	e086      	b.n	8004f3c <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d106      	bne.n	8004e46 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2223      	movs	r2, #35	@ 0x23
 8004e3c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8004e40:	6878      	ldr	r0, [r7, #4]
 8004e42:	f7fe f9c5 	bl	80031d0 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004e46:	4b3f      	ldr	r3, [pc, #252]	@ (8004f44 <HAL_ETH_Init+0x128>)
 8004e48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e4a:	4a3e      	ldr	r2, [pc, #248]	@ (8004f44 <HAL_ETH_Init+0x128>)
 8004e4c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004e50:	6453      	str	r3, [r2, #68]	@ 0x44
 8004e52:	4b3c      	ldr	r3, [pc, #240]	@ (8004f44 <HAL_ETH_Init+0x128>)
 8004e54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e56:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004e5a:	60bb      	str	r3, [r7, #8]
 8004e5c:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8004e5e:	4b3a      	ldr	r3, [pc, #232]	@ (8004f48 <HAL_ETH_Init+0x12c>)
 8004e60:	685b      	ldr	r3, [r3, #4]
 8004e62:	4a39      	ldr	r2, [pc, #228]	@ (8004f48 <HAL_ETH_Init+0x12c>)
 8004e64:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004e68:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8004e6a:	4b37      	ldr	r3, [pc, #220]	@ (8004f48 <HAL_ETH_Init+0x12c>)
 8004e6c:	685a      	ldr	r2, [r3, #4]
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	689b      	ldr	r3, [r3, #8]
 8004e72:	4935      	ldr	r1, [pc, #212]	@ (8004f48 <HAL_ETH_Init+0x12c>)
 8004e74:	4313      	orrs	r3, r2
 8004e76:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8004e78:	4b33      	ldr	r3, [pc, #204]	@ (8004f48 <HAL_ETH_Init+0x12c>)
 8004e7a:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	687a      	ldr	r2, [r7, #4]
 8004e88:	6812      	ldr	r2, [r2, #0]
 8004e8a:	f043 0301 	orr.w	r3, r3, #1
 8004e8e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004e92:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004e94:	f7fe fe52 	bl	8003b3c <HAL_GetTick>
 8004e98:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8004e9a:	e011      	b.n	8004ec0 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8004e9c:	f7fe fe4e 	bl	8003b3c <HAL_GetTick>
 8004ea0:	4602      	mov	r2, r0
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	1ad3      	subs	r3, r2, r3
 8004ea6:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8004eaa:	d909      	bls.n	8004ec0 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2204      	movs	r2, #4
 8004eb0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	22e0      	movs	r2, #224	@ 0xe0
 8004eb8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8004ebc:	2301      	movs	r3, #1
 8004ebe:	e03d      	b.n	8004f3c <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f003 0301 	and.w	r3, r3, #1
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d1e4      	bne.n	8004e9c <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8004ed2:	6878      	ldr	r0, [r7, #4]
 8004ed4:	f000 f97a 	bl	80051cc <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8004ed8:	6878      	ldr	r0, [r7, #4]
 8004eda:	f000 fa25 	bl	8005328 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8004ede:	6878      	ldr	r0, [r7, #4]
 8004ee0:	f000 fa7b 	bl	80053da <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	685b      	ldr	r3, [r3, #4]
 8004ee8:	461a      	mov	r2, r3
 8004eea:	2100      	movs	r1, #0
 8004eec:	6878      	ldr	r0, [r7, #4]
 8004eee:	f000 f9e3 	bl	80052b8 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8004f00:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681a      	ldr	r2, [r3, #0]
 8004f0e:	4b0f      	ldr	r3, [pc, #60]	@ (8004f4c <HAL_ETH_Init+0x130>)
 8004f10:	430b      	orrs	r3, r1
 8004f12:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8004f26:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	2210      	movs	r2, #16
 8004f36:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004f3a:	2300      	movs	r3, #0
}
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	3710      	adds	r7, #16
 8004f40:	46bd      	mov	sp, r7
 8004f42:	bd80      	pop	{r7, pc}
 8004f44:	40023800 	.word	0x40023800
 8004f48:	40013800 	.word	0x40013800
 8004f4c:	00020060 	.word	0x00020060

08004f50 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b084      	sub	sp, #16
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
 8004f58:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8004f62:	68fa      	ldr	r2, [r7, #12]
 8004f64:	4b53      	ldr	r3, [pc, #332]	@ (80050b4 <ETH_SetMACConfig+0x164>)
 8004f66:	4013      	ands	r3, r2
 8004f68:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	7b9b      	ldrb	r3, [r3, #14]
 8004f6e:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8004f70:	683a      	ldr	r2, [r7, #0]
 8004f72:	7c12      	ldrb	r2, [r2, #16]
 8004f74:	2a00      	cmp	r2, #0
 8004f76:	d102      	bne.n	8004f7e <ETH_SetMACConfig+0x2e>
 8004f78:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8004f7c:	e000      	b.n	8004f80 <ETH_SetMACConfig+0x30>
 8004f7e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8004f80:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8004f82:	683a      	ldr	r2, [r7, #0]
 8004f84:	7c52      	ldrb	r2, [r2, #17]
 8004f86:	2a00      	cmp	r2, #0
 8004f88:	d102      	bne.n	8004f90 <ETH_SetMACConfig+0x40>
 8004f8a:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8004f8e:	e000      	b.n	8004f92 <ETH_SetMACConfig+0x42>
 8004f90:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8004f92:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8004f94:	683b      	ldr	r3, [r7, #0]
 8004f96:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8004f98:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8004f9a:	683b      	ldr	r3, [r7, #0]
 8004f9c:	7fdb      	ldrb	r3, [r3, #31]
 8004f9e:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8004fa0:	431a      	orrs	r2, r3
                        macconf->Speed |
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8004fa6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8004fa8:	683a      	ldr	r2, [r7, #0]
 8004faa:	7f92      	ldrb	r2, [r2, #30]
 8004fac:	2a00      	cmp	r2, #0
 8004fae:	d102      	bne.n	8004fb6 <ETH_SetMACConfig+0x66>
 8004fb0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004fb4:	e000      	b.n	8004fb8 <ETH_SetMACConfig+0x68>
 8004fb6:	2200      	movs	r2, #0
                        macconf->Speed |
 8004fb8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	7f1b      	ldrb	r3, [r3, #28]
 8004fbe:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8004fc0:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8004fc2:	683b      	ldr	r3, [r7, #0]
 8004fc4:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8004fc6:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	791b      	ldrb	r3, [r3, #4]
 8004fcc:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8004fce:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8004fd0:	683a      	ldr	r2, [r7, #0]
 8004fd2:	f892 2020 	ldrb.w	r2, [r2, #32]
 8004fd6:	2a00      	cmp	r2, #0
 8004fd8:	d102      	bne.n	8004fe0 <ETH_SetMACConfig+0x90>
 8004fda:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004fde:	e000      	b.n	8004fe2 <ETH_SetMACConfig+0x92>
 8004fe0:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8004fe2:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8004fe4:	683b      	ldr	r3, [r7, #0]
 8004fe6:	7bdb      	ldrb	r3, [r3, #15]
 8004fe8:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8004fea:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8004ff0:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8004ff2:	683b      	ldr	r3, [r7, #0]
 8004ff4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004ff8:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8004ffa:	4313      	orrs	r3, r2
 8004ffc:	68fa      	ldr	r2, [r7, #12]
 8004ffe:	4313      	orrs	r3, r2
 8005000:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	68fa      	ldr	r2, [r7, #12]
 8005008:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005012:	2001      	movs	r0, #1
 8005014:	f7fe fd9e 	bl	8003b54 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	68fa      	ldr	r2, [r7, #12]
 800501e:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	699b      	ldr	r3, [r3, #24]
 8005026:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8005028:	68fa      	ldr	r2, [r7, #12]
 800502a:	f64f 7341 	movw	r3, #65345	@ 0xff41
 800502e:	4013      	ands	r3, r2
 8005030:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8005032:	683b      	ldr	r3, [r7, #0]
 8005034:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005036:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8005038:	683a      	ldr	r2, [r7, #0]
 800503a:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 800503e:	2a00      	cmp	r2, #0
 8005040:	d101      	bne.n	8005046 <ETH_SetMACConfig+0xf6>
 8005042:	2280      	movs	r2, #128	@ 0x80
 8005044:	e000      	b.n	8005048 <ETH_SetMACConfig+0xf8>
 8005046:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8005048:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 800504a:	683b      	ldr	r3, [r7, #0]
 800504c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800504e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8005050:	683a      	ldr	r2, [r7, #0]
 8005052:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8005056:	2a01      	cmp	r2, #1
 8005058:	d101      	bne.n	800505e <ETH_SetMACConfig+0x10e>
 800505a:	2208      	movs	r2, #8
 800505c:	e000      	b.n	8005060 <ETH_SetMACConfig+0x110>
 800505e:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8005060:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8005062:	683a      	ldr	r2, [r7, #0]
 8005064:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8005068:	2a01      	cmp	r2, #1
 800506a:	d101      	bne.n	8005070 <ETH_SetMACConfig+0x120>
 800506c:	2204      	movs	r2, #4
 800506e:	e000      	b.n	8005072 <ETH_SetMACConfig+0x122>
 8005070:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8005072:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8005074:	683a      	ldr	r2, [r7, #0]
 8005076:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 800507a:	2a01      	cmp	r2, #1
 800507c:	d101      	bne.n	8005082 <ETH_SetMACConfig+0x132>
 800507e:	2202      	movs	r2, #2
 8005080:	e000      	b.n	8005084 <ETH_SetMACConfig+0x134>
 8005082:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8005084:	4313      	orrs	r3, r2
 8005086:	68fa      	ldr	r2, [r7, #12]
 8005088:	4313      	orrs	r3, r2
 800508a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	68fa      	ldr	r2, [r7, #12]
 8005092:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	699b      	ldr	r3, [r3, #24]
 800509a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800509c:	2001      	movs	r0, #1
 800509e:	f7fe fd59 	bl	8003b54 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	68fa      	ldr	r2, [r7, #12]
 80050a8:	619a      	str	r2, [r3, #24]
}
 80050aa:	bf00      	nop
 80050ac:	3710      	adds	r7, #16
 80050ae:	46bd      	mov	sp, r7
 80050b0:	bd80      	pop	{r7, pc}
 80050b2:	bf00      	nop
 80050b4:	fd20810f 	.word	0xfd20810f

080050b8 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 80050b8:	b580      	push	{r7, lr}
 80050ba:	b084      	sub	sp, #16
 80050bc:	af00      	add	r7, sp, #0
 80050be:	6078      	str	r0, [r7, #4]
 80050c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80050ca:	699b      	ldr	r3, [r3, #24]
 80050cc:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80050ce:	68fa      	ldr	r2, [r7, #12]
 80050d0:	4b3d      	ldr	r3, [pc, #244]	@ (80051c8 <ETH_SetDMAConfig+0x110>)
 80050d2:	4013      	ands	r3, r2
 80050d4:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80050d6:	683b      	ldr	r3, [r7, #0]
 80050d8:	7b1b      	ldrb	r3, [r3, #12]
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d102      	bne.n	80050e4 <ETH_SetDMAConfig+0x2c>
 80050de:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80050e2:	e000      	b.n	80050e6 <ETH_SetDMAConfig+0x2e>
 80050e4:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	7b5b      	ldrb	r3, [r3, #13]
 80050ea:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80050ec:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80050ee:	683a      	ldr	r2, [r7, #0]
 80050f0:	7f52      	ldrb	r2, [r2, #29]
 80050f2:	2a00      	cmp	r2, #0
 80050f4:	d102      	bne.n	80050fc <ETH_SetDMAConfig+0x44>
 80050f6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80050fa:	e000      	b.n	80050fe <ETH_SetDMAConfig+0x46>
 80050fc:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80050fe:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8005100:	683b      	ldr	r3, [r7, #0]
 8005102:	7b9b      	ldrb	r3, [r3, #14]
 8005104:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8005106:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 800510c:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 800510e:	683b      	ldr	r3, [r7, #0]
 8005110:	7f1b      	ldrb	r3, [r3, #28]
 8005112:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8005114:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8005116:	683b      	ldr	r3, [r7, #0]
 8005118:	7f9b      	ldrb	r3, [r3, #30]
 800511a:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 800511c:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 800511e:	683b      	ldr	r3, [r7, #0]
 8005120:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8005122:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8005124:	683b      	ldr	r3, [r7, #0]
 8005126:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800512a:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800512c:	4313      	orrs	r3, r2
 800512e:	68fa      	ldr	r2, [r7, #12]
 8005130:	4313      	orrs	r3, r2
 8005132:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800513c:	461a      	mov	r2, r3
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800514a:	699b      	ldr	r3, [r3, #24]
 800514c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800514e:	2001      	movs	r0, #1
 8005150:	f7fe fd00 	bl	8003b54 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800515c:	461a      	mov	r2, r3
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	791b      	ldrb	r3, [r3, #4]
 8005166:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800516c:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 800516e:	683b      	ldr	r3, [r7, #0]
 8005170:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8005172:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8005178:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005180:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8005182:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8005184:	683b      	ldr	r3, [r7, #0]
 8005186:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005188:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800518a:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 800518c:	683b      	ldr	r3, [r7, #0]
 800518e:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8005190:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8005192:	687a      	ldr	r2, [r7, #4]
 8005194:	6812      	ldr	r2, [r2, #0]
 8005196:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800519a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800519e:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80051ac:	2001      	movs	r0, #1
 80051ae:	f7fe fcd1 	bl	8003b54 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80051ba:	461a      	mov	r2, r3
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	6013      	str	r3, [r2, #0]
}
 80051c0:	bf00      	nop
 80051c2:	3710      	adds	r7, #16
 80051c4:	46bd      	mov	sp, r7
 80051c6:	bd80      	pop	{r7, pc}
 80051c8:	f8de3f23 	.word	0xf8de3f23

080051cc <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 80051cc:	b580      	push	{r7, lr}
 80051ce:	b0a6      	sub	sp, #152	@ 0x98
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 80051d4:	2301      	movs	r3, #1
 80051d6:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 80051da:	2301      	movs	r3, #1
 80051dc:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 80051e0:	2300      	movs	r3, #0
 80051e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80051e4:	2300      	movs	r3, #0
 80051e6:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 80051ea:	2301      	movs	r3, #1
 80051ec:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 80051f0:	2300      	movs	r3, #0
 80051f2:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 80051f6:	2301      	movs	r3, #1
 80051f8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 80051fc:	2301      	movs	r3, #1
 80051fe:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8005202:	2300      	movs	r3, #0
 8005204:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8005208:	2300      	movs	r3, #0
 800520a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800520e:	2300      	movs	r3, #0
 8005210:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8005212:	2300      	movs	r3, #0
 8005214:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8005218:	2300      	movs	r3, #0
 800521a:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 800521c:	2300      	movs	r3, #0
 800521e:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8005222:	2300      	movs	r3, #0
 8005224:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8005228:	2300      	movs	r3, #0
 800522a:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 800522e:	2300      	movs	r3, #0
 8005230:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8005234:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8005238:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 800523a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800523e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8005240:	2300      	movs	r3, #0
 8005242:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8005246:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800524a:	4619      	mov	r1, r3
 800524c:	6878      	ldr	r0, [r7, #4]
 800524e:	f7ff fe7f 	bl	8004f50 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8005252:	2301      	movs	r3, #1
 8005254:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8005256:	2301      	movs	r3, #1
 8005258:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 800525a:	2301      	movs	r3, #1
 800525c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8005260:	2301      	movs	r3, #1
 8005262:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8005264:	2300      	movs	r3, #0
 8005266:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8005268:	2300      	movs	r3, #0
 800526a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 800526e:	2300      	movs	r3, #0
 8005270:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8005274:	2300      	movs	r3, #0
 8005276:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8005278:	2301      	movs	r3, #1
 800527a:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 800527e:	2301      	movs	r3, #1
 8005280:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8005282:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005286:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8005288:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800528c:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 800528e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005292:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8005294:	2301      	movs	r3, #1
 8005296:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 800529a:	2300      	movs	r3, #0
 800529c:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 800529e:	2300      	movs	r3, #0
 80052a0:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 80052a2:	f107 0308 	add.w	r3, r7, #8
 80052a6:	4619      	mov	r1, r3
 80052a8:	6878      	ldr	r0, [r7, #4]
 80052aa:	f7ff ff05 	bl	80050b8 <ETH_SetDMAConfig>
}
 80052ae:	bf00      	nop
 80052b0:	3798      	adds	r7, #152	@ 0x98
 80052b2:	46bd      	mov	sp, r7
 80052b4:	bd80      	pop	{r7, pc}
	...

080052b8 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 80052b8:	b480      	push	{r7}
 80052ba:	b087      	sub	sp, #28
 80052bc:	af00      	add	r7, sp, #0
 80052be:	60f8      	str	r0, [r7, #12]
 80052c0:	60b9      	str	r1, [r7, #8]
 80052c2:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	3305      	adds	r3, #5
 80052c8:	781b      	ldrb	r3, [r3, #0]
 80052ca:	021b      	lsls	r3, r3, #8
 80052cc:	687a      	ldr	r2, [r7, #4]
 80052ce:	3204      	adds	r2, #4
 80052d0:	7812      	ldrb	r2, [r2, #0]
 80052d2:	4313      	orrs	r3, r2
 80052d4:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 80052d6:	68ba      	ldr	r2, [r7, #8]
 80052d8:	4b11      	ldr	r3, [pc, #68]	@ (8005320 <ETH_MACAddressConfig+0x68>)
 80052da:	4413      	add	r3, r2
 80052dc:	461a      	mov	r2, r3
 80052de:	697b      	ldr	r3, [r7, #20]
 80052e0:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	3303      	adds	r3, #3
 80052e6:	781b      	ldrb	r3, [r3, #0]
 80052e8:	061a      	lsls	r2, r3, #24
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	3302      	adds	r3, #2
 80052ee:	781b      	ldrb	r3, [r3, #0]
 80052f0:	041b      	lsls	r3, r3, #16
 80052f2:	431a      	orrs	r2, r3
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	3301      	adds	r3, #1
 80052f8:	781b      	ldrb	r3, [r3, #0]
 80052fa:	021b      	lsls	r3, r3, #8
 80052fc:	4313      	orrs	r3, r2
 80052fe:	687a      	ldr	r2, [r7, #4]
 8005300:	7812      	ldrb	r2, [r2, #0]
 8005302:	4313      	orrs	r3, r2
 8005304:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8005306:	68ba      	ldr	r2, [r7, #8]
 8005308:	4b06      	ldr	r3, [pc, #24]	@ (8005324 <ETH_MACAddressConfig+0x6c>)
 800530a:	4413      	add	r3, r2
 800530c:	461a      	mov	r2, r3
 800530e:	697b      	ldr	r3, [r7, #20]
 8005310:	6013      	str	r3, [r2, #0]
}
 8005312:	bf00      	nop
 8005314:	371c      	adds	r7, #28
 8005316:	46bd      	mov	sp, r7
 8005318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531c:	4770      	bx	lr
 800531e:	bf00      	nop
 8005320:	40028040 	.word	0x40028040
 8005324:	40028044 	.word	0x40028044

08005328 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8005328:	b480      	push	{r7}
 800532a:	b085      	sub	sp, #20
 800532c:	af00      	add	r7, sp, #0
 800532e:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8005330:	2300      	movs	r3, #0
 8005332:	60fb      	str	r3, [r7, #12]
 8005334:	e03e      	b.n	80053b4 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	68d9      	ldr	r1, [r3, #12]
 800533a:	68fa      	ldr	r2, [r7, #12]
 800533c:	4613      	mov	r3, r2
 800533e:	009b      	lsls	r3, r3, #2
 8005340:	4413      	add	r3, r2
 8005342:	00db      	lsls	r3, r3, #3
 8005344:	440b      	add	r3, r1
 8005346:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8005348:	68bb      	ldr	r3, [r7, #8]
 800534a:	2200      	movs	r2, #0
 800534c:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 800534e:	68bb      	ldr	r3, [r7, #8]
 8005350:	2200      	movs	r2, #0
 8005352:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8005354:	68bb      	ldr	r3, [r7, #8]
 8005356:	2200      	movs	r2, #0
 8005358:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 800535a:	68bb      	ldr	r3, [r7, #8]
 800535c:	2200      	movs	r2, #0
 800535e:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8005360:	68b9      	ldr	r1, [r7, #8]
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	68fa      	ldr	r2, [r7, #12]
 8005366:	3206      	adds	r2, #6
 8005368:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 800536c:	68bb      	ldr	r3, [r7, #8]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005374:	68bb      	ldr	r3, [r7, #8]
 8005376:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	2b02      	cmp	r3, #2
 800537c:	d80c      	bhi.n	8005398 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	68d9      	ldr	r1, [r3, #12]
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	1c5a      	adds	r2, r3, #1
 8005386:	4613      	mov	r3, r2
 8005388:	009b      	lsls	r3, r3, #2
 800538a:	4413      	add	r3, r2
 800538c:	00db      	lsls	r3, r3, #3
 800538e:	440b      	add	r3, r1
 8005390:	461a      	mov	r2, r3
 8005392:	68bb      	ldr	r3, [r7, #8]
 8005394:	60da      	str	r2, [r3, #12]
 8005396:	e004      	b.n	80053a2 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	68db      	ldr	r3, [r3, #12]
 800539c:	461a      	mov	r2, r3
 800539e:	68bb      	ldr	r3, [r7, #8]
 80053a0:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 80053a2:	68bb      	ldr	r3, [r7, #8]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 80053aa:	68bb      	ldr	r3, [r7, #8]
 80053ac:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	3301      	adds	r3, #1
 80053b2:	60fb      	str	r3, [r7, #12]
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	2b03      	cmp	r3, #3
 80053b8:	d9bd      	bls.n	8005336 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2200      	movs	r2, #0
 80053be:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	68da      	ldr	r2, [r3, #12]
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80053cc:	611a      	str	r2, [r3, #16]
}
 80053ce:	bf00      	nop
 80053d0:	3714      	adds	r7, #20
 80053d2:	46bd      	mov	sp, r7
 80053d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d8:	4770      	bx	lr

080053da <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80053da:	b480      	push	{r7}
 80053dc:	b085      	sub	sp, #20
 80053de:	af00      	add	r7, sp, #0
 80053e0:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80053e2:	2300      	movs	r3, #0
 80053e4:	60fb      	str	r3, [r7, #12]
 80053e6:	e048      	b.n	800547a <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	6919      	ldr	r1, [r3, #16]
 80053ec:	68fa      	ldr	r2, [r7, #12]
 80053ee:	4613      	mov	r3, r2
 80053f0:	009b      	lsls	r3, r3, #2
 80053f2:	4413      	add	r3, r2
 80053f4:	00db      	lsls	r3, r3, #3
 80053f6:	440b      	add	r3, r1
 80053f8:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 80053fa:	68bb      	ldr	r3, [r7, #8]
 80053fc:	2200      	movs	r2, #0
 80053fe:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8005400:	68bb      	ldr	r3, [r7, #8]
 8005402:	2200      	movs	r2, #0
 8005404:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8005406:	68bb      	ldr	r3, [r7, #8]
 8005408:	2200      	movs	r2, #0
 800540a:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 800540c:	68bb      	ldr	r3, [r7, #8]
 800540e:	2200      	movs	r2, #0
 8005410:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8005412:	68bb      	ldr	r3, [r7, #8]
 8005414:	2200      	movs	r2, #0
 8005416:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8005418:	68bb      	ldr	r3, [r7, #8]
 800541a:	2200      	movs	r2, #0
 800541c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 800541e:	68bb      	ldr	r3, [r7, #8]
 8005420:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8005424:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	695b      	ldr	r3, [r3, #20]
 800542a:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800542e:	68bb      	ldr	r3, [r7, #8]
 8005430:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8005432:	68bb      	ldr	r3, [r7, #8]
 8005434:	685b      	ldr	r3, [r3, #4]
 8005436:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800543a:	68bb      	ldr	r3, [r7, #8]
 800543c:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 800543e:	68b9      	ldr	r1, [r7, #8]
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	68fa      	ldr	r2, [r7, #12]
 8005444:	3212      	adds	r2, #18
 8005446:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	2b02      	cmp	r3, #2
 800544e:	d80c      	bhi.n	800546a <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	6919      	ldr	r1, [r3, #16]
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	1c5a      	adds	r2, r3, #1
 8005458:	4613      	mov	r3, r2
 800545a:	009b      	lsls	r3, r3, #2
 800545c:	4413      	add	r3, r2
 800545e:	00db      	lsls	r3, r3, #3
 8005460:	440b      	add	r3, r1
 8005462:	461a      	mov	r2, r3
 8005464:	68bb      	ldr	r3, [r7, #8]
 8005466:	60da      	str	r2, [r3, #12]
 8005468:	e004      	b.n	8005474 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	691b      	ldr	r3, [r3, #16]
 800546e:	461a      	mov	r2, r3
 8005470:	68bb      	ldr	r3, [r7, #8]
 8005472:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	3301      	adds	r3, #1
 8005478:	60fb      	str	r3, [r7, #12]
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	2b03      	cmp	r3, #3
 800547e:	d9b3      	bls.n	80053e8 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2200      	movs	r2, #0
 8005484:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	2200      	movs	r2, #0
 800548a:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2200      	movs	r2, #0
 8005490:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	2200      	movs	r2, #0
 8005496:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2200      	movs	r2, #0
 800549c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	691a      	ldr	r2, [r3, #16]
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80054aa:	60da      	str	r2, [r3, #12]
}
 80054ac:	bf00      	nop
 80054ae:	3714      	adds	r7, #20
 80054b0:	46bd      	mov	sp, r7
 80054b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b6:	4770      	bx	lr

080054b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80054b8:	b480      	push	{r7}
 80054ba:	b089      	sub	sp, #36	@ 0x24
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
 80054c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80054c2:	2300      	movs	r3, #0
 80054c4:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80054c6:	2300      	movs	r3, #0
 80054c8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80054ca:	2300      	movs	r3, #0
 80054cc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80054ce:	2300      	movs	r3, #0
 80054d0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 80054d2:	2300      	movs	r3, #0
 80054d4:	61fb      	str	r3, [r7, #28]
 80054d6:	e175      	b.n	80057c4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80054d8:	2201      	movs	r2, #1
 80054da:	69fb      	ldr	r3, [r7, #28]
 80054dc:	fa02 f303 	lsl.w	r3, r2, r3
 80054e0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80054e2:	683b      	ldr	r3, [r7, #0]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	697a      	ldr	r2, [r7, #20]
 80054e8:	4013      	ands	r3, r2
 80054ea:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 80054ec:	693a      	ldr	r2, [r7, #16]
 80054ee:	697b      	ldr	r3, [r7, #20]
 80054f0:	429a      	cmp	r2, r3
 80054f2:	f040 8164 	bne.w	80057be <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80054f6:	683b      	ldr	r3, [r7, #0]
 80054f8:	685b      	ldr	r3, [r3, #4]
 80054fa:	f003 0303 	and.w	r3, r3, #3
 80054fe:	2b01      	cmp	r3, #1
 8005500:	d005      	beq.n	800550e <HAL_GPIO_Init+0x56>
 8005502:	683b      	ldr	r3, [r7, #0]
 8005504:	685b      	ldr	r3, [r3, #4]
 8005506:	f003 0303 	and.w	r3, r3, #3
 800550a:	2b02      	cmp	r3, #2
 800550c:	d130      	bne.n	8005570 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	689b      	ldr	r3, [r3, #8]
 8005512:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8005514:	69fb      	ldr	r3, [r7, #28]
 8005516:	005b      	lsls	r3, r3, #1
 8005518:	2203      	movs	r2, #3
 800551a:	fa02 f303 	lsl.w	r3, r2, r3
 800551e:	43db      	mvns	r3, r3
 8005520:	69ba      	ldr	r2, [r7, #24]
 8005522:	4013      	ands	r3, r2
 8005524:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	68da      	ldr	r2, [r3, #12]
 800552a:	69fb      	ldr	r3, [r7, #28]
 800552c:	005b      	lsls	r3, r3, #1
 800552e:	fa02 f303 	lsl.w	r3, r2, r3
 8005532:	69ba      	ldr	r2, [r7, #24]
 8005534:	4313      	orrs	r3, r2
 8005536:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	69ba      	ldr	r2, [r7, #24]
 800553c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	685b      	ldr	r3, [r3, #4]
 8005542:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005544:	2201      	movs	r2, #1
 8005546:	69fb      	ldr	r3, [r7, #28]
 8005548:	fa02 f303 	lsl.w	r3, r2, r3
 800554c:	43db      	mvns	r3, r3
 800554e:	69ba      	ldr	r2, [r7, #24]
 8005550:	4013      	ands	r3, r2
 8005552:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005554:	683b      	ldr	r3, [r7, #0]
 8005556:	685b      	ldr	r3, [r3, #4]
 8005558:	091b      	lsrs	r3, r3, #4
 800555a:	f003 0201 	and.w	r2, r3, #1
 800555e:	69fb      	ldr	r3, [r7, #28]
 8005560:	fa02 f303 	lsl.w	r3, r2, r3
 8005564:	69ba      	ldr	r2, [r7, #24]
 8005566:	4313      	orrs	r3, r2
 8005568:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	69ba      	ldr	r2, [r7, #24]
 800556e:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	685b      	ldr	r3, [r3, #4]
 8005574:	f003 0303 	and.w	r3, r3, #3
 8005578:	2b03      	cmp	r3, #3
 800557a:	d017      	beq.n	80055ac <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	68db      	ldr	r3, [r3, #12]
 8005580:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8005582:	69fb      	ldr	r3, [r7, #28]
 8005584:	005b      	lsls	r3, r3, #1
 8005586:	2203      	movs	r2, #3
 8005588:	fa02 f303 	lsl.w	r3, r2, r3
 800558c:	43db      	mvns	r3, r3
 800558e:	69ba      	ldr	r2, [r7, #24]
 8005590:	4013      	ands	r3, r2
 8005592:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8005594:	683b      	ldr	r3, [r7, #0]
 8005596:	689a      	ldr	r2, [r3, #8]
 8005598:	69fb      	ldr	r3, [r7, #28]
 800559a:	005b      	lsls	r3, r3, #1
 800559c:	fa02 f303 	lsl.w	r3, r2, r3
 80055a0:	69ba      	ldr	r2, [r7, #24]
 80055a2:	4313      	orrs	r3, r2
 80055a4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	69ba      	ldr	r2, [r7, #24]
 80055aa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80055ac:	683b      	ldr	r3, [r7, #0]
 80055ae:	685b      	ldr	r3, [r3, #4]
 80055b0:	f003 0303 	and.w	r3, r3, #3
 80055b4:	2b02      	cmp	r3, #2
 80055b6:	d123      	bne.n	8005600 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80055b8:	69fb      	ldr	r3, [r7, #28]
 80055ba:	08da      	lsrs	r2, r3, #3
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	3208      	adds	r2, #8
 80055c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80055c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80055c6:	69fb      	ldr	r3, [r7, #28]
 80055c8:	f003 0307 	and.w	r3, r3, #7
 80055cc:	009b      	lsls	r3, r3, #2
 80055ce:	220f      	movs	r2, #15
 80055d0:	fa02 f303 	lsl.w	r3, r2, r3
 80055d4:	43db      	mvns	r3, r3
 80055d6:	69ba      	ldr	r2, [r7, #24]
 80055d8:	4013      	ands	r3, r2
 80055da:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80055dc:	683b      	ldr	r3, [r7, #0]
 80055de:	691a      	ldr	r2, [r3, #16]
 80055e0:	69fb      	ldr	r3, [r7, #28]
 80055e2:	f003 0307 	and.w	r3, r3, #7
 80055e6:	009b      	lsls	r3, r3, #2
 80055e8:	fa02 f303 	lsl.w	r3, r2, r3
 80055ec:	69ba      	ldr	r2, [r7, #24]
 80055ee:	4313      	orrs	r3, r2
 80055f0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80055f2:	69fb      	ldr	r3, [r7, #28]
 80055f4:	08da      	lsrs	r2, r3, #3
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	3208      	adds	r2, #8
 80055fa:	69b9      	ldr	r1, [r7, #24]
 80055fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8005606:	69fb      	ldr	r3, [r7, #28]
 8005608:	005b      	lsls	r3, r3, #1
 800560a:	2203      	movs	r2, #3
 800560c:	fa02 f303 	lsl.w	r3, r2, r3
 8005610:	43db      	mvns	r3, r3
 8005612:	69ba      	ldr	r2, [r7, #24]
 8005614:	4013      	ands	r3, r2
 8005616:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	685b      	ldr	r3, [r3, #4]
 800561c:	f003 0203 	and.w	r2, r3, #3
 8005620:	69fb      	ldr	r3, [r7, #28]
 8005622:	005b      	lsls	r3, r3, #1
 8005624:	fa02 f303 	lsl.w	r3, r2, r3
 8005628:	69ba      	ldr	r2, [r7, #24]
 800562a:	4313      	orrs	r3, r2
 800562c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	69ba      	ldr	r2, [r7, #24]
 8005632:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005634:	683b      	ldr	r3, [r7, #0]
 8005636:	685b      	ldr	r3, [r3, #4]
 8005638:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800563c:	2b00      	cmp	r3, #0
 800563e:	f000 80be 	beq.w	80057be <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005642:	4b66      	ldr	r3, [pc, #408]	@ (80057dc <HAL_GPIO_Init+0x324>)
 8005644:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005646:	4a65      	ldr	r2, [pc, #404]	@ (80057dc <HAL_GPIO_Init+0x324>)
 8005648:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800564c:	6453      	str	r3, [r2, #68]	@ 0x44
 800564e:	4b63      	ldr	r3, [pc, #396]	@ (80057dc <HAL_GPIO_Init+0x324>)
 8005650:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005652:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005656:	60fb      	str	r3, [r7, #12]
 8005658:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800565a:	4a61      	ldr	r2, [pc, #388]	@ (80057e0 <HAL_GPIO_Init+0x328>)
 800565c:	69fb      	ldr	r3, [r7, #28]
 800565e:	089b      	lsrs	r3, r3, #2
 8005660:	3302      	adds	r3, #2
 8005662:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005666:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8005668:	69fb      	ldr	r3, [r7, #28]
 800566a:	f003 0303 	and.w	r3, r3, #3
 800566e:	009b      	lsls	r3, r3, #2
 8005670:	220f      	movs	r2, #15
 8005672:	fa02 f303 	lsl.w	r3, r2, r3
 8005676:	43db      	mvns	r3, r3
 8005678:	69ba      	ldr	r2, [r7, #24]
 800567a:	4013      	ands	r3, r2
 800567c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	4a58      	ldr	r2, [pc, #352]	@ (80057e4 <HAL_GPIO_Init+0x32c>)
 8005682:	4293      	cmp	r3, r2
 8005684:	d037      	beq.n	80056f6 <HAL_GPIO_Init+0x23e>
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	4a57      	ldr	r2, [pc, #348]	@ (80057e8 <HAL_GPIO_Init+0x330>)
 800568a:	4293      	cmp	r3, r2
 800568c:	d031      	beq.n	80056f2 <HAL_GPIO_Init+0x23a>
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	4a56      	ldr	r2, [pc, #344]	@ (80057ec <HAL_GPIO_Init+0x334>)
 8005692:	4293      	cmp	r3, r2
 8005694:	d02b      	beq.n	80056ee <HAL_GPIO_Init+0x236>
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	4a55      	ldr	r2, [pc, #340]	@ (80057f0 <HAL_GPIO_Init+0x338>)
 800569a:	4293      	cmp	r3, r2
 800569c:	d025      	beq.n	80056ea <HAL_GPIO_Init+0x232>
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	4a54      	ldr	r2, [pc, #336]	@ (80057f4 <HAL_GPIO_Init+0x33c>)
 80056a2:	4293      	cmp	r3, r2
 80056a4:	d01f      	beq.n	80056e6 <HAL_GPIO_Init+0x22e>
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	4a53      	ldr	r2, [pc, #332]	@ (80057f8 <HAL_GPIO_Init+0x340>)
 80056aa:	4293      	cmp	r3, r2
 80056ac:	d019      	beq.n	80056e2 <HAL_GPIO_Init+0x22a>
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	4a52      	ldr	r2, [pc, #328]	@ (80057fc <HAL_GPIO_Init+0x344>)
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d013      	beq.n	80056de <HAL_GPIO_Init+0x226>
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	4a51      	ldr	r2, [pc, #324]	@ (8005800 <HAL_GPIO_Init+0x348>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d00d      	beq.n	80056da <HAL_GPIO_Init+0x222>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	4a50      	ldr	r2, [pc, #320]	@ (8005804 <HAL_GPIO_Init+0x34c>)
 80056c2:	4293      	cmp	r3, r2
 80056c4:	d007      	beq.n	80056d6 <HAL_GPIO_Init+0x21e>
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	4a4f      	ldr	r2, [pc, #316]	@ (8005808 <HAL_GPIO_Init+0x350>)
 80056ca:	4293      	cmp	r3, r2
 80056cc:	d101      	bne.n	80056d2 <HAL_GPIO_Init+0x21a>
 80056ce:	2309      	movs	r3, #9
 80056d0:	e012      	b.n	80056f8 <HAL_GPIO_Init+0x240>
 80056d2:	230a      	movs	r3, #10
 80056d4:	e010      	b.n	80056f8 <HAL_GPIO_Init+0x240>
 80056d6:	2308      	movs	r3, #8
 80056d8:	e00e      	b.n	80056f8 <HAL_GPIO_Init+0x240>
 80056da:	2307      	movs	r3, #7
 80056dc:	e00c      	b.n	80056f8 <HAL_GPIO_Init+0x240>
 80056de:	2306      	movs	r3, #6
 80056e0:	e00a      	b.n	80056f8 <HAL_GPIO_Init+0x240>
 80056e2:	2305      	movs	r3, #5
 80056e4:	e008      	b.n	80056f8 <HAL_GPIO_Init+0x240>
 80056e6:	2304      	movs	r3, #4
 80056e8:	e006      	b.n	80056f8 <HAL_GPIO_Init+0x240>
 80056ea:	2303      	movs	r3, #3
 80056ec:	e004      	b.n	80056f8 <HAL_GPIO_Init+0x240>
 80056ee:	2302      	movs	r3, #2
 80056f0:	e002      	b.n	80056f8 <HAL_GPIO_Init+0x240>
 80056f2:	2301      	movs	r3, #1
 80056f4:	e000      	b.n	80056f8 <HAL_GPIO_Init+0x240>
 80056f6:	2300      	movs	r3, #0
 80056f8:	69fa      	ldr	r2, [r7, #28]
 80056fa:	f002 0203 	and.w	r2, r2, #3
 80056fe:	0092      	lsls	r2, r2, #2
 8005700:	4093      	lsls	r3, r2
 8005702:	69ba      	ldr	r2, [r7, #24]
 8005704:	4313      	orrs	r3, r2
 8005706:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8005708:	4935      	ldr	r1, [pc, #212]	@ (80057e0 <HAL_GPIO_Init+0x328>)
 800570a:	69fb      	ldr	r3, [r7, #28]
 800570c:	089b      	lsrs	r3, r3, #2
 800570e:	3302      	adds	r3, #2
 8005710:	69ba      	ldr	r2, [r7, #24]
 8005712:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005716:	4b3d      	ldr	r3, [pc, #244]	@ (800580c <HAL_GPIO_Init+0x354>)
 8005718:	689b      	ldr	r3, [r3, #8]
 800571a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800571c:	693b      	ldr	r3, [r7, #16]
 800571e:	43db      	mvns	r3, r3
 8005720:	69ba      	ldr	r2, [r7, #24]
 8005722:	4013      	ands	r3, r2
 8005724:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005726:	683b      	ldr	r3, [r7, #0]
 8005728:	685b      	ldr	r3, [r3, #4]
 800572a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800572e:	2b00      	cmp	r3, #0
 8005730:	d003      	beq.n	800573a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8005732:	69ba      	ldr	r2, [r7, #24]
 8005734:	693b      	ldr	r3, [r7, #16]
 8005736:	4313      	orrs	r3, r2
 8005738:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800573a:	4a34      	ldr	r2, [pc, #208]	@ (800580c <HAL_GPIO_Init+0x354>)
 800573c:	69bb      	ldr	r3, [r7, #24]
 800573e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005740:	4b32      	ldr	r3, [pc, #200]	@ (800580c <HAL_GPIO_Init+0x354>)
 8005742:	68db      	ldr	r3, [r3, #12]
 8005744:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005746:	693b      	ldr	r3, [r7, #16]
 8005748:	43db      	mvns	r3, r3
 800574a:	69ba      	ldr	r2, [r7, #24]
 800574c:	4013      	ands	r3, r2
 800574e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	685b      	ldr	r3, [r3, #4]
 8005754:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005758:	2b00      	cmp	r3, #0
 800575a:	d003      	beq.n	8005764 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800575c:	69ba      	ldr	r2, [r7, #24]
 800575e:	693b      	ldr	r3, [r7, #16]
 8005760:	4313      	orrs	r3, r2
 8005762:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005764:	4a29      	ldr	r2, [pc, #164]	@ (800580c <HAL_GPIO_Init+0x354>)
 8005766:	69bb      	ldr	r3, [r7, #24]
 8005768:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800576a:	4b28      	ldr	r3, [pc, #160]	@ (800580c <HAL_GPIO_Init+0x354>)
 800576c:	685b      	ldr	r3, [r3, #4]
 800576e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005770:	693b      	ldr	r3, [r7, #16]
 8005772:	43db      	mvns	r3, r3
 8005774:	69ba      	ldr	r2, [r7, #24]
 8005776:	4013      	ands	r3, r2
 8005778:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800577a:	683b      	ldr	r3, [r7, #0]
 800577c:	685b      	ldr	r3, [r3, #4]
 800577e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005782:	2b00      	cmp	r3, #0
 8005784:	d003      	beq.n	800578e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8005786:	69ba      	ldr	r2, [r7, #24]
 8005788:	693b      	ldr	r3, [r7, #16]
 800578a:	4313      	orrs	r3, r2
 800578c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800578e:	4a1f      	ldr	r2, [pc, #124]	@ (800580c <HAL_GPIO_Init+0x354>)
 8005790:	69bb      	ldr	r3, [r7, #24]
 8005792:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005794:	4b1d      	ldr	r3, [pc, #116]	@ (800580c <HAL_GPIO_Init+0x354>)
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800579a:	693b      	ldr	r3, [r7, #16]
 800579c:	43db      	mvns	r3, r3
 800579e:	69ba      	ldr	r2, [r7, #24]
 80057a0:	4013      	ands	r3, r2
 80057a2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80057a4:	683b      	ldr	r3, [r7, #0]
 80057a6:	685b      	ldr	r3, [r3, #4]
 80057a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d003      	beq.n	80057b8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80057b0:	69ba      	ldr	r2, [r7, #24]
 80057b2:	693b      	ldr	r3, [r7, #16]
 80057b4:	4313      	orrs	r3, r2
 80057b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80057b8:	4a14      	ldr	r2, [pc, #80]	@ (800580c <HAL_GPIO_Init+0x354>)
 80057ba:	69bb      	ldr	r3, [r7, #24]
 80057bc:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 80057be:	69fb      	ldr	r3, [r7, #28]
 80057c0:	3301      	adds	r3, #1
 80057c2:	61fb      	str	r3, [r7, #28]
 80057c4:	69fb      	ldr	r3, [r7, #28]
 80057c6:	2b0f      	cmp	r3, #15
 80057c8:	f67f ae86 	bls.w	80054d8 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80057cc:	bf00      	nop
 80057ce:	bf00      	nop
 80057d0:	3724      	adds	r7, #36	@ 0x24
 80057d2:	46bd      	mov	sp, r7
 80057d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d8:	4770      	bx	lr
 80057da:	bf00      	nop
 80057dc:	40023800 	.word	0x40023800
 80057e0:	40013800 	.word	0x40013800
 80057e4:	40020000 	.word	0x40020000
 80057e8:	40020400 	.word	0x40020400
 80057ec:	40020800 	.word	0x40020800
 80057f0:	40020c00 	.word	0x40020c00
 80057f4:	40021000 	.word	0x40021000
 80057f8:	40021400 	.word	0x40021400
 80057fc:	40021800 	.word	0x40021800
 8005800:	40021c00 	.word	0x40021c00
 8005804:	40022000 	.word	0x40022000
 8005808:	40022400 	.word	0x40022400
 800580c:	40013c00 	.word	0x40013c00

08005810 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005810:	b480      	push	{r7}
 8005812:	b083      	sub	sp, #12
 8005814:	af00      	add	r7, sp, #0
 8005816:	6078      	str	r0, [r7, #4]
 8005818:	460b      	mov	r3, r1
 800581a:	807b      	strh	r3, [r7, #2]
 800581c:	4613      	mov	r3, r2
 800581e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005820:	787b      	ldrb	r3, [r7, #1]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d003      	beq.n	800582e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005826:	887a      	ldrh	r2, [r7, #2]
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800582c:	e003      	b.n	8005836 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800582e:	887b      	ldrh	r3, [r7, #2]
 8005830:	041a      	lsls	r2, r3, #16
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	619a      	str	r2, [r3, #24]
}
 8005836:	bf00      	nop
 8005838:	370c      	adds	r7, #12
 800583a:	46bd      	mov	sp, r7
 800583c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005840:	4770      	bx	lr

08005842 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005842:	b580      	push	{r7, lr}
 8005844:	b086      	sub	sp, #24
 8005846:	af02      	add	r7, sp, #8
 8005848:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	2b00      	cmp	r3, #0
 800584e:	d101      	bne.n	8005854 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005850:	2301      	movs	r3, #1
 8005852:	e108      	b.n	8005a66 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8005860:	b2db      	uxtb	r3, r3
 8005862:	2b00      	cmp	r3, #0
 8005864:	d106      	bne.n	8005874 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	2200      	movs	r2, #0
 800586a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800586e:	6878      	ldr	r0, [r7, #4]
 8005870:	f008 fb46 	bl	800df00 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2203      	movs	r2, #3
 8005878:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800587c:	68bb      	ldr	r3, [r7, #8]
 800587e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005882:	d102      	bne.n	800588a <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2200      	movs	r2, #0
 8005888:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	4618      	mov	r0, r3
 8005890:	f004 feef 	bl	800a672 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	6818      	ldr	r0, [r3, #0]
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	7c1a      	ldrb	r2, [r3, #16]
 800589c:	f88d 2000 	strb.w	r2, [sp]
 80058a0:	3304      	adds	r3, #4
 80058a2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80058a4:	f004 fdd8 	bl	800a458 <USB_CoreInit>
 80058a8:	4603      	mov	r3, r0
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d005      	beq.n	80058ba <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	2202      	movs	r2, #2
 80058b2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80058b6:	2301      	movs	r3, #1
 80058b8:	e0d5      	b.n	8005a66 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	2100      	movs	r1, #0
 80058c0:	4618      	mov	r0, r3
 80058c2:	f004 fee7 	bl	800a694 <USB_SetCurrentMode>
 80058c6:	4603      	mov	r3, r0
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d005      	beq.n	80058d8 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2202      	movs	r2, #2
 80058d0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80058d4:	2301      	movs	r3, #1
 80058d6:	e0c6      	b.n	8005a66 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80058d8:	2300      	movs	r3, #0
 80058da:	73fb      	strb	r3, [r7, #15]
 80058dc:	e04a      	b.n	8005974 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80058de:	7bfa      	ldrb	r2, [r7, #15]
 80058e0:	6879      	ldr	r1, [r7, #4]
 80058e2:	4613      	mov	r3, r2
 80058e4:	00db      	lsls	r3, r3, #3
 80058e6:	4413      	add	r3, r2
 80058e8:	009b      	lsls	r3, r3, #2
 80058ea:	440b      	add	r3, r1
 80058ec:	3315      	adds	r3, #21
 80058ee:	2201      	movs	r2, #1
 80058f0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80058f2:	7bfa      	ldrb	r2, [r7, #15]
 80058f4:	6879      	ldr	r1, [r7, #4]
 80058f6:	4613      	mov	r3, r2
 80058f8:	00db      	lsls	r3, r3, #3
 80058fa:	4413      	add	r3, r2
 80058fc:	009b      	lsls	r3, r3, #2
 80058fe:	440b      	add	r3, r1
 8005900:	3314      	adds	r3, #20
 8005902:	7bfa      	ldrb	r2, [r7, #15]
 8005904:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005906:	7bfa      	ldrb	r2, [r7, #15]
 8005908:	7bfb      	ldrb	r3, [r7, #15]
 800590a:	b298      	uxth	r0, r3
 800590c:	6879      	ldr	r1, [r7, #4]
 800590e:	4613      	mov	r3, r2
 8005910:	00db      	lsls	r3, r3, #3
 8005912:	4413      	add	r3, r2
 8005914:	009b      	lsls	r3, r3, #2
 8005916:	440b      	add	r3, r1
 8005918:	332e      	adds	r3, #46	@ 0x2e
 800591a:	4602      	mov	r2, r0
 800591c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800591e:	7bfa      	ldrb	r2, [r7, #15]
 8005920:	6879      	ldr	r1, [r7, #4]
 8005922:	4613      	mov	r3, r2
 8005924:	00db      	lsls	r3, r3, #3
 8005926:	4413      	add	r3, r2
 8005928:	009b      	lsls	r3, r3, #2
 800592a:	440b      	add	r3, r1
 800592c:	3318      	adds	r3, #24
 800592e:	2200      	movs	r2, #0
 8005930:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005932:	7bfa      	ldrb	r2, [r7, #15]
 8005934:	6879      	ldr	r1, [r7, #4]
 8005936:	4613      	mov	r3, r2
 8005938:	00db      	lsls	r3, r3, #3
 800593a:	4413      	add	r3, r2
 800593c:	009b      	lsls	r3, r3, #2
 800593e:	440b      	add	r3, r1
 8005940:	331c      	adds	r3, #28
 8005942:	2200      	movs	r2, #0
 8005944:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005946:	7bfa      	ldrb	r2, [r7, #15]
 8005948:	6879      	ldr	r1, [r7, #4]
 800594a:	4613      	mov	r3, r2
 800594c:	00db      	lsls	r3, r3, #3
 800594e:	4413      	add	r3, r2
 8005950:	009b      	lsls	r3, r3, #2
 8005952:	440b      	add	r3, r1
 8005954:	3320      	adds	r3, #32
 8005956:	2200      	movs	r2, #0
 8005958:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800595a:	7bfa      	ldrb	r2, [r7, #15]
 800595c:	6879      	ldr	r1, [r7, #4]
 800595e:	4613      	mov	r3, r2
 8005960:	00db      	lsls	r3, r3, #3
 8005962:	4413      	add	r3, r2
 8005964:	009b      	lsls	r3, r3, #2
 8005966:	440b      	add	r3, r1
 8005968:	3324      	adds	r3, #36	@ 0x24
 800596a:	2200      	movs	r2, #0
 800596c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800596e:	7bfb      	ldrb	r3, [r7, #15]
 8005970:	3301      	adds	r3, #1
 8005972:	73fb      	strb	r3, [r7, #15]
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	791b      	ldrb	r3, [r3, #4]
 8005978:	7bfa      	ldrb	r2, [r7, #15]
 800597a:	429a      	cmp	r2, r3
 800597c:	d3af      	bcc.n	80058de <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800597e:	2300      	movs	r3, #0
 8005980:	73fb      	strb	r3, [r7, #15]
 8005982:	e044      	b.n	8005a0e <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005984:	7bfa      	ldrb	r2, [r7, #15]
 8005986:	6879      	ldr	r1, [r7, #4]
 8005988:	4613      	mov	r3, r2
 800598a:	00db      	lsls	r3, r3, #3
 800598c:	4413      	add	r3, r2
 800598e:	009b      	lsls	r3, r3, #2
 8005990:	440b      	add	r3, r1
 8005992:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8005996:	2200      	movs	r2, #0
 8005998:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800599a:	7bfa      	ldrb	r2, [r7, #15]
 800599c:	6879      	ldr	r1, [r7, #4]
 800599e:	4613      	mov	r3, r2
 80059a0:	00db      	lsls	r3, r3, #3
 80059a2:	4413      	add	r3, r2
 80059a4:	009b      	lsls	r3, r3, #2
 80059a6:	440b      	add	r3, r1
 80059a8:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80059ac:	7bfa      	ldrb	r2, [r7, #15]
 80059ae:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80059b0:	7bfa      	ldrb	r2, [r7, #15]
 80059b2:	6879      	ldr	r1, [r7, #4]
 80059b4:	4613      	mov	r3, r2
 80059b6:	00db      	lsls	r3, r3, #3
 80059b8:	4413      	add	r3, r2
 80059ba:	009b      	lsls	r3, r3, #2
 80059bc:	440b      	add	r3, r1
 80059be:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80059c2:	2200      	movs	r2, #0
 80059c4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80059c6:	7bfa      	ldrb	r2, [r7, #15]
 80059c8:	6879      	ldr	r1, [r7, #4]
 80059ca:	4613      	mov	r3, r2
 80059cc:	00db      	lsls	r3, r3, #3
 80059ce:	4413      	add	r3, r2
 80059d0:	009b      	lsls	r3, r3, #2
 80059d2:	440b      	add	r3, r1
 80059d4:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80059d8:	2200      	movs	r2, #0
 80059da:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80059dc:	7bfa      	ldrb	r2, [r7, #15]
 80059de:	6879      	ldr	r1, [r7, #4]
 80059e0:	4613      	mov	r3, r2
 80059e2:	00db      	lsls	r3, r3, #3
 80059e4:	4413      	add	r3, r2
 80059e6:	009b      	lsls	r3, r3, #2
 80059e8:	440b      	add	r3, r1
 80059ea:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80059ee:	2200      	movs	r2, #0
 80059f0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80059f2:	7bfa      	ldrb	r2, [r7, #15]
 80059f4:	6879      	ldr	r1, [r7, #4]
 80059f6:	4613      	mov	r3, r2
 80059f8:	00db      	lsls	r3, r3, #3
 80059fa:	4413      	add	r3, r2
 80059fc:	009b      	lsls	r3, r3, #2
 80059fe:	440b      	add	r3, r1
 8005a00:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8005a04:	2200      	movs	r2, #0
 8005a06:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005a08:	7bfb      	ldrb	r3, [r7, #15]
 8005a0a:	3301      	adds	r3, #1
 8005a0c:	73fb      	strb	r3, [r7, #15]
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	791b      	ldrb	r3, [r3, #4]
 8005a12:	7bfa      	ldrb	r2, [r7, #15]
 8005a14:	429a      	cmp	r2, r3
 8005a16:	d3b5      	bcc.n	8005984 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	6818      	ldr	r0, [r3, #0]
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	7c1a      	ldrb	r2, [r3, #16]
 8005a20:	f88d 2000 	strb.w	r2, [sp]
 8005a24:	3304      	adds	r3, #4
 8005a26:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005a28:	f004 fe80 	bl	800a72c <USB_DevInit>
 8005a2c:	4603      	mov	r3, r0
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d005      	beq.n	8005a3e <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	2202      	movs	r2, #2
 8005a36:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005a3a:	2301      	movs	r3, #1
 8005a3c:	e013      	b.n	8005a66 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	2200      	movs	r2, #0
 8005a42:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2201      	movs	r2, #1
 8005a48:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	7b1b      	ldrb	r3, [r3, #12]
 8005a50:	2b01      	cmp	r3, #1
 8005a52:	d102      	bne.n	8005a5a <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8005a54:	6878      	ldr	r0, [r7, #4]
 8005a56:	f001 f959 	bl	8006d0c <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	4618      	mov	r0, r3
 8005a60:	f005 febf 	bl	800b7e2 <USB_DevDisconnect>

  return HAL_OK;
 8005a64:	2300      	movs	r3, #0
}
 8005a66:	4618      	mov	r0, r3
 8005a68:	3710      	adds	r7, #16
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	bd80      	pop	{r7, pc}

08005a6e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8005a6e:	b580      	push	{r7, lr}
 8005a70:	b082      	sub	sp, #8
 8005a72:	af00      	add	r7, sp, #0
 8005a74:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005a7c:	2b01      	cmp	r3, #1
 8005a7e:	d101      	bne.n	8005a84 <HAL_PCD_Start+0x16>
 8005a80:	2302      	movs	r3, #2
 8005a82:	e012      	b.n	8005aaa <HAL_PCD_Start+0x3c>
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2201      	movs	r2, #1
 8005a88:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  __HAL_PCD_ENABLE(hpcd);
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	4618      	mov	r0, r3
 8005a92:	f004 fddd 	bl	800a650 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	4618      	mov	r0, r3
 8005a9c:	f005 fe80 	bl	800b7a0 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2200      	movs	r2, #0
 8005aa4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005aa8:	2300      	movs	r3, #0
}
 8005aaa:	4618      	mov	r0, r3
 8005aac:	3708      	adds	r7, #8
 8005aae:	46bd      	mov	sp, r7
 8005ab0:	bd80      	pop	{r7, pc}

08005ab2 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8005ab2:	b590      	push	{r4, r7, lr}
 8005ab4:	b08d      	sub	sp, #52	@ 0x34
 8005ab6:	af00      	add	r7, sp, #0
 8005ab8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ac0:	6a3b      	ldr	r3, [r7, #32]
 8005ac2:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	4618      	mov	r0, r3
 8005aca:	f005 ff3e 	bl	800b94a <USB_GetMode>
 8005ace:	4603      	mov	r3, r0
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	f040 84b9 	bne.w	8006448 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	4618      	mov	r0, r3
 8005adc:	f005 fea2 	bl	800b824 <USB_ReadInterrupts>
 8005ae0:	4603      	mov	r3, r0
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	f000 84af 	beq.w	8006446 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8005ae8:	69fb      	ldr	r3, [r7, #28]
 8005aea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005aee:	689b      	ldr	r3, [r3, #8]
 8005af0:	0a1b      	lsrs	r3, r3, #8
 8005af2:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	4618      	mov	r0, r3
 8005b02:	f005 fe8f 	bl	800b824 <USB_ReadInterrupts>
 8005b06:	4603      	mov	r3, r0
 8005b08:	f003 0302 	and.w	r3, r3, #2
 8005b0c:	2b02      	cmp	r3, #2
 8005b0e:	d107      	bne.n	8005b20 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	695a      	ldr	r2, [r3, #20]
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	f002 0202 	and.w	r2, r2, #2
 8005b1e:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	4618      	mov	r0, r3
 8005b26:	f005 fe7d 	bl	800b824 <USB_ReadInterrupts>
 8005b2a:	4603      	mov	r3, r0
 8005b2c:	f003 0310 	and.w	r3, r3, #16
 8005b30:	2b10      	cmp	r3, #16
 8005b32:	d161      	bne.n	8005bf8 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	699a      	ldr	r2, [r3, #24]
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f022 0210 	bic.w	r2, r2, #16
 8005b42:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8005b44:	6a3b      	ldr	r3, [r7, #32]
 8005b46:	6a1b      	ldr	r3, [r3, #32]
 8005b48:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8005b4a:	69bb      	ldr	r3, [r7, #24]
 8005b4c:	f003 020f 	and.w	r2, r3, #15
 8005b50:	4613      	mov	r3, r2
 8005b52:	00db      	lsls	r3, r3, #3
 8005b54:	4413      	add	r3, r2
 8005b56:	009b      	lsls	r3, r3, #2
 8005b58:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005b5c:	687a      	ldr	r2, [r7, #4]
 8005b5e:	4413      	add	r3, r2
 8005b60:	3304      	adds	r3, #4
 8005b62:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8005b64:	69bb      	ldr	r3, [r7, #24]
 8005b66:	0c5b      	lsrs	r3, r3, #17
 8005b68:	f003 030f 	and.w	r3, r3, #15
 8005b6c:	2b02      	cmp	r3, #2
 8005b6e:	d124      	bne.n	8005bba <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8005b70:	69ba      	ldr	r2, [r7, #24]
 8005b72:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8005b76:	4013      	ands	r3, r2
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d035      	beq.n	8005be8 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005b7c:	697b      	ldr	r3, [r7, #20]
 8005b7e:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8005b80:	69bb      	ldr	r3, [r7, #24]
 8005b82:	091b      	lsrs	r3, r3, #4
 8005b84:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005b86:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005b8a:	b29b      	uxth	r3, r3
 8005b8c:	461a      	mov	r2, r3
 8005b8e:	6a38      	ldr	r0, [r7, #32]
 8005b90:	f005 fcb4 	bl	800b4fc <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005b94:	697b      	ldr	r3, [r7, #20]
 8005b96:	68da      	ldr	r2, [r3, #12]
 8005b98:	69bb      	ldr	r3, [r7, #24]
 8005b9a:	091b      	lsrs	r3, r3, #4
 8005b9c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005ba0:	441a      	add	r2, r3
 8005ba2:	697b      	ldr	r3, [r7, #20]
 8005ba4:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005ba6:	697b      	ldr	r3, [r7, #20]
 8005ba8:	695a      	ldr	r2, [r3, #20]
 8005baa:	69bb      	ldr	r3, [r7, #24]
 8005bac:	091b      	lsrs	r3, r3, #4
 8005bae:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005bb2:	441a      	add	r2, r3
 8005bb4:	697b      	ldr	r3, [r7, #20]
 8005bb6:	615a      	str	r2, [r3, #20]
 8005bb8:	e016      	b.n	8005be8 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8005bba:	69bb      	ldr	r3, [r7, #24]
 8005bbc:	0c5b      	lsrs	r3, r3, #17
 8005bbe:	f003 030f 	and.w	r3, r3, #15
 8005bc2:	2b06      	cmp	r3, #6
 8005bc4:	d110      	bne.n	8005be8 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005bcc:	2208      	movs	r2, #8
 8005bce:	4619      	mov	r1, r3
 8005bd0:	6a38      	ldr	r0, [r7, #32]
 8005bd2:	f005 fc93 	bl	800b4fc <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005bd6:	697b      	ldr	r3, [r7, #20]
 8005bd8:	695a      	ldr	r2, [r3, #20]
 8005bda:	69bb      	ldr	r3, [r7, #24]
 8005bdc:	091b      	lsrs	r3, r3, #4
 8005bde:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005be2:	441a      	add	r2, r3
 8005be4:	697b      	ldr	r3, [r7, #20]
 8005be6:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	699a      	ldr	r2, [r3, #24]
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	f042 0210 	orr.w	r2, r2, #16
 8005bf6:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	4618      	mov	r0, r3
 8005bfe:	f005 fe11 	bl	800b824 <USB_ReadInterrupts>
 8005c02:	4603      	mov	r3, r0
 8005c04:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005c08:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005c0c:	f040 80a7 	bne.w	8005d5e <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8005c10:	2300      	movs	r3, #0
 8005c12:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	4618      	mov	r0, r3
 8005c1a:	f005 fe16 	bl	800b84a <USB_ReadDevAllOutEpInterrupt>
 8005c1e:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8005c20:	e099      	b.n	8005d56 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8005c22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c24:	f003 0301 	and.w	r3, r3, #1
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	f000 808e 	beq.w	8005d4a <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c34:	b2d2      	uxtb	r2, r2
 8005c36:	4611      	mov	r1, r2
 8005c38:	4618      	mov	r0, r3
 8005c3a:	f005 fe3a 	bl	800b8b2 <USB_ReadDevOutEPInterrupt>
 8005c3e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8005c40:	693b      	ldr	r3, [r7, #16]
 8005c42:	f003 0301 	and.w	r3, r3, #1
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d00c      	beq.n	8005c64 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8005c4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c4c:	015a      	lsls	r2, r3, #5
 8005c4e:	69fb      	ldr	r3, [r7, #28]
 8005c50:	4413      	add	r3, r2
 8005c52:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c56:	461a      	mov	r2, r3
 8005c58:	2301      	movs	r3, #1
 8005c5a:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8005c5c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005c5e:	6878      	ldr	r0, [r7, #4]
 8005c60:	f000 fece 	bl	8006a00 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8005c64:	693b      	ldr	r3, [r7, #16]
 8005c66:	f003 0308 	and.w	r3, r3, #8
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d00c      	beq.n	8005c88 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8005c6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c70:	015a      	lsls	r2, r3, #5
 8005c72:	69fb      	ldr	r3, [r7, #28]
 8005c74:	4413      	add	r3, r2
 8005c76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c7a:	461a      	mov	r2, r3
 8005c7c:	2308      	movs	r3, #8
 8005c7e:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8005c80:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005c82:	6878      	ldr	r0, [r7, #4]
 8005c84:	f000 ffa4 	bl	8006bd0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8005c88:	693b      	ldr	r3, [r7, #16]
 8005c8a:	f003 0310 	and.w	r3, r3, #16
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d008      	beq.n	8005ca4 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8005c92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c94:	015a      	lsls	r2, r3, #5
 8005c96:	69fb      	ldr	r3, [r7, #28]
 8005c98:	4413      	add	r3, r2
 8005c9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c9e:	461a      	mov	r2, r3
 8005ca0:	2310      	movs	r3, #16
 8005ca2:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8005ca4:	693b      	ldr	r3, [r7, #16]
 8005ca6:	f003 0302 	and.w	r3, r3, #2
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d030      	beq.n	8005d10 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8005cae:	6a3b      	ldr	r3, [r7, #32]
 8005cb0:	695b      	ldr	r3, [r3, #20]
 8005cb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005cb6:	2b80      	cmp	r3, #128	@ 0x80
 8005cb8:	d109      	bne.n	8005cce <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8005cba:	69fb      	ldr	r3, [r7, #28]
 8005cbc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005cc0:	685b      	ldr	r3, [r3, #4]
 8005cc2:	69fa      	ldr	r2, [r7, #28]
 8005cc4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005cc8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005ccc:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8005cce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005cd0:	4613      	mov	r3, r2
 8005cd2:	00db      	lsls	r3, r3, #3
 8005cd4:	4413      	add	r3, r2
 8005cd6:	009b      	lsls	r3, r3, #2
 8005cd8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005cdc:	687a      	ldr	r2, [r7, #4]
 8005cde:	4413      	add	r3, r2
 8005ce0:	3304      	adds	r3, #4
 8005ce2:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005ce4:	697b      	ldr	r3, [r7, #20]
 8005ce6:	78db      	ldrb	r3, [r3, #3]
 8005ce8:	2b01      	cmp	r3, #1
 8005cea:	d108      	bne.n	8005cfe <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8005cec:	697b      	ldr	r3, [r7, #20]
 8005cee:	2200      	movs	r2, #0
 8005cf0:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8005cf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cf4:	b2db      	uxtb	r3, r3
 8005cf6:	4619      	mov	r1, r3
 8005cf8:	6878      	ldr	r0, [r7, #4]
 8005cfa:	f008 fa35 	bl	800e168 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8005cfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d00:	015a      	lsls	r2, r3, #5
 8005d02:	69fb      	ldr	r3, [r7, #28]
 8005d04:	4413      	add	r3, r2
 8005d06:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d0a:	461a      	mov	r2, r3
 8005d0c:	2302      	movs	r3, #2
 8005d0e:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005d10:	693b      	ldr	r3, [r7, #16]
 8005d12:	f003 0320 	and.w	r3, r3, #32
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d008      	beq.n	8005d2c <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005d1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d1c:	015a      	lsls	r2, r3, #5
 8005d1e:	69fb      	ldr	r3, [r7, #28]
 8005d20:	4413      	add	r3, r2
 8005d22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d26:	461a      	mov	r2, r3
 8005d28:	2320      	movs	r3, #32
 8005d2a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8005d2c:	693b      	ldr	r3, [r7, #16]
 8005d2e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d009      	beq.n	8005d4a <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8005d36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d38:	015a      	lsls	r2, r3, #5
 8005d3a:	69fb      	ldr	r3, [r7, #28]
 8005d3c:	4413      	add	r3, r2
 8005d3e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d42:	461a      	mov	r2, r3
 8005d44:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005d48:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8005d4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d4c:	3301      	adds	r3, #1
 8005d4e:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8005d50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d52:	085b      	lsrs	r3, r3, #1
 8005d54:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8005d56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	f47f af62 	bne.w	8005c22 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	4618      	mov	r0, r3
 8005d64:	f005 fd5e 	bl	800b824 <USB_ReadInterrupts>
 8005d68:	4603      	mov	r3, r0
 8005d6a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005d6e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005d72:	f040 80db 	bne.w	8005f2c <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	f005 fd7f 	bl	800b87e <USB_ReadDevAllInEpInterrupt>
 8005d80:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8005d82:	2300      	movs	r3, #0
 8005d84:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8005d86:	e0cd      	b.n	8005f24 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8005d88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d8a:	f003 0301 	and.w	r3, r3, #1
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	f000 80c2 	beq.w	8005f18 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d9a:	b2d2      	uxtb	r2, r2
 8005d9c:	4611      	mov	r1, r2
 8005d9e:	4618      	mov	r0, r3
 8005da0:	f005 fda5 	bl	800b8ee <USB_ReadDevInEPInterrupt>
 8005da4:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8005da6:	693b      	ldr	r3, [r7, #16]
 8005da8:	f003 0301 	and.w	r3, r3, #1
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d057      	beq.n	8005e60 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005db0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005db2:	f003 030f 	and.w	r3, r3, #15
 8005db6:	2201      	movs	r2, #1
 8005db8:	fa02 f303 	lsl.w	r3, r2, r3
 8005dbc:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005dbe:	69fb      	ldr	r3, [r7, #28]
 8005dc0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005dc4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	43db      	mvns	r3, r3
 8005dca:	69f9      	ldr	r1, [r7, #28]
 8005dcc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005dd0:	4013      	ands	r3, r2
 8005dd2:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8005dd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dd6:	015a      	lsls	r2, r3, #5
 8005dd8:	69fb      	ldr	r3, [r7, #28]
 8005dda:	4413      	add	r3, r2
 8005ddc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005de0:	461a      	mov	r2, r3
 8005de2:	2301      	movs	r3, #1
 8005de4:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	799b      	ldrb	r3, [r3, #6]
 8005dea:	2b01      	cmp	r3, #1
 8005dec:	d132      	bne.n	8005e54 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8005dee:	6879      	ldr	r1, [r7, #4]
 8005df0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005df2:	4613      	mov	r3, r2
 8005df4:	00db      	lsls	r3, r3, #3
 8005df6:	4413      	add	r3, r2
 8005df8:	009b      	lsls	r3, r3, #2
 8005dfa:	440b      	add	r3, r1
 8005dfc:	3320      	adds	r3, #32
 8005dfe:	6819      	ldr	r1, [r3, #0]
 8005e00:	6878      	ldr	r0, [r7, #4]
 8005e02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e04:	4613      	mov	r3, r2
 8005e06:	00db      	lsls	r3, r3, #3
 8005e08:	4413      	add	r3, r2
 8005e0a:	009b      	lsls	r3, r3, #2
 8005e0c:	4403      	add	r3, r0
 8005e0e:	331c      	adds	r3, #28
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	4419      	add	r1, r3
 8005e14:	6878      	ldr	r0, [r7, #4]
 8005e16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e18:	4613      	mov	r3, r2
 8005e1a:	00db      	lsls	r3, r3, #3
 8005e1c:	4413      	add	r3, r2
 8005e1e:	009b      	lsls	r3, r3, #2
 8005e20:	4403      	add	r3, r0
 8005e22:	3320      	adds	r3, #32
 8005e24:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8005e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d113      	bne.n	8005e54 <HAL_PCD_IRQHandler+0x3a2>
 8005e2c:	6879      	ldr	r1, [r7, #4]
 8005e2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e30:	4613      	mov	r3, r2
 8005e32:	00db      	lsls	r3, r3, #3
 8005e34:	4413      	add	r3, r2
 8005e36:	009b      	lsls	r3, r3, #2
 8005e38:	440b      	add	r3, r1
 8005e3a:	3324      	adds	r3, #36	@ 0x24
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d108      	bne.n	8005e54 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	6818      	ldr	r0, [r3, #0]
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005e4c:	461a      	mov	r2, r3
 8005e4e:	2101      	movs	r1, #1
 8005e50:	f005 fdae 	bl	800b9b0 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8005e54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e56:	b2db      	uxtb	r3, r3
 8005e58:	4619      	mov	r1, r3
 8005e5a:	6878      	ldr	r0, [r7, #4]
 8005e5c:	f008 f8ff 	bl	800e05e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8005e60:	693b      	ldr	r3, [r7, #16]
 8005e62:	f003 0308 	and.w	r3, r3, #8
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d008      	beq.n	8005e7c <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8005e6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e6c:	015a      	lsls	r2, r3, #5
 8005e6e:	69fb      	ldr	r3, [r7, #28]
 8005e70:	4413      	add	r3, r2
 8005e72:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e76:	461a      	mov	r2, r3
 8005e78:	2308      	movs	r3, #8
 8005e7a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8005e7c:	693b      	ldr	r3, [r7, #16]
 8005e7e:	f003 0310 	and.w	r3, r3, #16
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d008      	beq.n	8005e98 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8005e86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e88:	015a      	lsls	r2, r3, #5
 8005e8a:	69fb      	ldr	r3, [r7, #28]
 8005e8c:	4413      	add	r3, r2
 8005e8e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e92:	461a      	mov	r2, r3
 8005e94:	2310      	movs	r3, #16
 8005e96:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8005e98:	693b      	ldr	r3, [r7, #16]
 8005e9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d008      	beq.n	8005eb4 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8005ea2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ea4:	015a      	lsls	r2, r3, #5
 8005ea6:	69fb      	ldr	r3, [r7, #28]
 8005ea8:	4413      	add	r3, r2
 8005eaa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005eae:	461a      	mov	r2, r3
 8005eb0:	2340      	movs	r3, #64	@ 0x40
 8005eb2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8005eb4:	693b      	ldr	r3, [r7, #16]
 8005eb6:	f003 0302 	and.w	r3, r3, #2
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d023      	beq.n	8005f06 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8005ebe:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005ec0:	6a38      	ldr	r0, [r7, #32]
 8005ec2:	f004 fd91 	bl	800a9e8 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8005ec6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ec8:	4613      	mov	r3, r2
 8005eca:	00db      	lsls	r3, r3, #3
 8005ecc:	4413      	add	r3, r2
 8005ece:	009b      	lsls	r3, r3, #2
 8005ed0:	3310      	adds	r3, #16
 8005ed2:	687a      	ldr	r2, [r7, #4]
 8005ed4:	4413      	add	r3, r2
 8005ed6:	3304      	adds	r3, #4
 8005ed8:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005eda:	697b      	ldr	r3, [r7, #20]
 8005edc:	78db      	ldrb	r3, [r3, #3]
 8005ede:	2b01      	cmp	r3, #1
 8005ee0:	d108      	bne.n	8005ef4 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8005ee2:	697b      	ldr	r3, [r7, #20]
 8005ee4:	2200      	movs	r2, #0
 8005ee6:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8005ee8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eea:	b2db      	uxtb	r3, r3
 8005eec:	4619      	mov	r1, r3
 8005eee:	6878      	ldr	r0, [r7, #4]
 8005ef0:	f008 f94c 	bl	800e18c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8005ef4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ef6:	015a      	lsls	r2, r3, #5
 8005ef8:	69fb      	ldr	r3, [r7, #28]
 8005efa:	4413      	add	r3, r2
 8005efc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f00:	461a      	mov	r2, r3
 8005f02:	2302      	movs	r3, #2
 8005f04:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8005f06:	693b      	ldr	r3, [r7, #16]
 8005f08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d003      	beq.n	8005f18 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8005f10:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005f12:	6878      	ldr	r0, [r7, #4]
 8005f14:	f000 fce8 	bl	80068e8 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8005f18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f1a:	3301      	adds	r3, #1
 8005f1c:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8005f1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f20:	085b      	lsrs	r3, r3, #1
 8005f22:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8005f24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	f47f af2e 	bne.w	8005d88 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	4618      	mov	r0, r3
 8005f32:	f005 fc77 	bl	800b824 <USB_ReadInterrupts>
 8005f36:	4603      	mov	r3, r0
 8005f38:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005f3c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005f40:	d122      	bne.n	8005f88 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005f42:	69fb      	ldr	r3, [r7, #28]
 8005f44:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005f48:	685b      	ldr	r3, [r3, #4]
 8005f4a:	69fa      	ldr	r2, [r7, #28]
 8005f4c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005f50:	f023 0301 	bic.w	r3, r3, #1
 8005f54:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8005f5c:	2b01      	cmp	r3, #1
 8005f5e:	d108      	bne.n	8005f72 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2200      	movs	r2, #0
 8005f64:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005f68:	2100      	movs	r1, #0
 8005f6a:	6878      	ldr	r0, [r7, #4]
 8005f6c:	f008 fac6 	bl	800e4fc <HAL_PCDEx_LPM_Callback>
 8005f70:	e002      	b.n	8005f78 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8005f72:	6878      	ldr	r0, [r7, #4]
 8005f74:	f008 f8ea 	bl	800e14c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	695a      	ldr	r2, [r3, #20]
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8005f86:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	4618      	mov	r0, r3
 8005f8e:	f005 fc49 	bl	800b824 <USB_ReadInterrupts>
 8005f92:	4603      	mov	r3, r0
 8005f94:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005f98:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005f9c:	d112      	bne.n	8005fc4 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8005f9e:	69fb      	ldr	r3, [r7, #28]
 8005fa0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005fa4:	689b      	ldr	r3, [r3, #8]
 8005fa6:	f003 0301 	and.w	r3, r3, #1
 8005faa:	2b01      	cmp	r3, #1
 8005fac:	d102      	bne.n	8005fb4 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005fae:	6878      	ldr	r0, [r7, #4]
 8005fb0:	f008 f8a6 	bl	800e100 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	695a      	ldr	r2, [r3, #20]
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8005fc2:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	4618      	mov	r0, r3
 8005fca:	f005 fc2b 	bl	800b824 <USB_ReadInterrupts>
 8005fce:	4603      	mov	r3, r0
 8005fd0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005fd4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005fd8:	d121      	bne.n	800601e <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	695a      	ldr	r2, [r3, #20]
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8005fe8:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d111      	bne.n	8006018 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2201      	movs	r2, #1
 8005ff8:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006002:	089b      	lsrs	r3, r3, #2
 8006004:	f003 020f 	and.w	r2, r3, #15
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800600e:	2101      	movs	r1, #1
 8006010:	6878      	ldr	r0, [r7, #4]
 8006012:	f008 fa73 	bl	800e4fc <HAL_PCDEx_LPM_Callback>
 8006016:	e002      	b.n	800601e <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8006018:	6878      	ldr	r0, [r7, #4]
 800601a:	f008 f871 	bl	800e100 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	4618      	mov	r0, r3
 8006024:	f005 fbfe 	bl	800b824 <USB_ReadInterrupts>
 8006028:	4603      	mov	r3, r0
 800602a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800602e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006032:	f040 80b7 	bne.w	80061a4 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8006036:	69fb      	ldr	r3, [r7, #28]
 8006038:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800603c:	685b      	ldr	r3, [r3, #4]
 800603e:	69fa      	ldr	r2, [r7, #28]
 8006040:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006044:	f023 0301 	bic.w	r3, r3, #1
 8006048:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	2110      	movs	r1, #16
 8006050:	4618      	mov	r0, r3
 8006052:	f004 fcc9 	bl	800a9e8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006056:	2300      	movs	r3, #0
 8006058:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800605a:	e046      	b.n	80060ea <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800605c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800605e:	015a      	lsls	r2, r3, #5
 8006060:	69fb      	ldr	r3, [r7, #28]
 8006062:	4413      	add	r3, r2
 8006064:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006068:	461a      	mov	r2, r3
 800606a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800606e:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006070:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006072:	015a      	lsls	r2, r3, #5
 8006074:	69fb      	ldr	r3, [r7, #28]
 8006076:	4413      	add	r3, r2
 8006078:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006080:	0151      	lsls	r1, r2, #5
 8006082:	69fa      	ldr	r2, [r7, #28]
 8006084:	440a      	add	r2, r1
 8006086:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800608a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800608e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8006090:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006092:	015a      	lsls	r2, r3, #5
 8006094:	69fb      	ldr	r3, [r7, #28]
 8006096:	4413      	add	r3, r2
 8006098:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800609c:	461a      	mov	r2, r3
 800609e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80060a2:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80060a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060a6:	015a      	lsls	r2, r3, #5
 80060a8:	69fb      	ldr	r3, [r7, #28]
 80060aa:	4413      	add	r3, r2
 80060ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80060b4:	0151      	lsls	r1, r2, #5
 80060b6:	69fa      	ldr	r2, [r7, #28]
 80060b8:	440a      	add	r2, r1
 80060ba:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80060be:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80060c2:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80060c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060c6:	015a      	lsls	r2, r3, #5
 80060c8:	69fb      	ldr	r3, [r7, #28]
 80060ca:	4413      	add	r3, r2
 80060cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80060d4:	0151      	lsls	r1, r2, #5
 80060d6:	69fa      	ldr	r2, [r7, #28]
 80060d8:	440a      	add	r2, r1
 80060da:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80060de:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80060e2:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80060e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060e6:	3301      	adds	r3, #1
 80060e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	791b      	ldrb	r3, [r3, #4]
 80060ee:	461a      	mov	r2, r3
 80060f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060f2:	4293      	cmp	r3, r2
 80060f4:	d3b2      	bcc.n	800605c <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80060f6:	69fb      	ldr	r3, [r7, #28]
 80060f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80060fc:	69db      	ldr	r3, [r3, #28]
 80060fe:	69fa      	ldr	r2, [r7, #28]
 8006100:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006104:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8006108:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	7bdb      	ldrb	r3, [r3, #15]
 800610e:	2b00      	cmp	r3, #0
 8006110:	d016      	beq.n	8006140 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8006112:	69fb      	ldr	r3, [r7, #28]
 8006114:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006118:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800611c:	69fa      	ldr	r2, [r7, #28]
 800611e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006122:	f043 030b 	orr.w	r3, r3, #11
 8006126:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800612a:	69fb      	ldr	r3, [r7, #28]
 800612c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006130:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006132:	69fa      	ldr	r2, [r7, #28]
 8006134:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006138:	f043 030b 	orr.w	r3, r3, #11
 800613c:	6453      	str	r3, [r2, #68]	@ 0x44
 800613e:	e015      	b.n	800616c <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8006140:	69fb      	ldr	r3, [r7, #28]
 8006142:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006146:	695a      	ldr	r2, [r3, #20]
 8006148:	69fb      	ldr	r3, [r7, #28]
 800614a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800614e:	4619      	mov	r1, r3
 8006150:	f242 032b 	movw	r3, #8235	@ 0x202b
 8006154:	4313      	orrs	r3, r2
 8006156:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8006158:	69fb      	ldr	r3, [r7, #28]
 800615a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800615e:	691b      	ldr	r3, [r3, #16]
 8006160:	69fa      	ldr	r2, [r7, #28]
 8006162:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006166:	f043 030b 	orr.w	r3, r3, #11
 800616a:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800616c:	69fb      	ldr	r3, [r7, #28]
 800616e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	69fa      	ldr	r2, [r7, #28]
 8006176:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800617a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800617e:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	6818      	ldr	r0, [r3, #0]
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800618e:	461a      	mov	r2, r3
 8006190:	f005 fc0e 	bl	800b9b0 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	695a      	ldr	r2, [r3, #20]
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80061a2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	4618      	mov	r0, r3
 80061aa:	f005 fb3b 	bl	800b824 <USB_ReadInterrupts>
 80061ae:	4603      	mov	r3, r0
 80061b0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80061b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80061b8:	d123      	bne.n	8006202 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	4618      	mov	r0, r3
 80061c0:	f005 fbd2 	bl	800b968 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	4618      	mov	r0, r3
 80061ca:	f004 fc86 	bl	800aada <USB_GetDevSpeed>
 80061ce:	4603      	mov	r3, r0
 80061d0:	461a      	mov	r2, r3
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681c      	ldr	r4, [r3, #0]
 80061da:	f001 fabb 	bl	8007754 <HAL_RCC_GetHCLKFreq>
 80061de:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80061e4:	461a      	mov	r2, r3
 80061e6:	4620      	mov	r0, r4
 80061e8:	f004 f990 	bl	800a50c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80061ec:	6878      	ldr	r0, [r7, #4]
 80061ee:	f007 ff5e 	bl	800e0ae <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	695a      	ldr	r2, [r3, #20]
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8006200:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	4618      	mov	r0, r3
 8006208:	f005 fb0c 	bl	800b824 <USB_ReadInterrupts>
 800620c:	4603      	mov	r3, r0
 800620e:	f003 0308 	and.w	r3, r3, #8
 8006212:	2b08      	cmp	r3, #8
 8006214:	d10a      	bne.n	800622c <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8006216:	6878      	ldr	r0, [r7, #4]
 8006218:	f007 ff3b 	bl	800e092 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	695a      	ldr	r2, [r3, #20]
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	f002 0208 	and.w	r2, r2, #8
 800622a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	4618      	mov	r0, r3
 8006232:	f005 faf7 	bl	800b824 <USB_ReadInterrupts>
 8006236:	4603      	mov	r3, r0
 8006238:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800623c:	2b80      	cmp	r3, #128	@ 0x80
 800623e:	d123      	bne.n	8006288 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8006240:	6a3b      	ldr	r3, [r7, #32]
 8006242:	699b      	ldr	r3, [r3, #24]
 8006244:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006248:	6a3b      	ldr	r3, [r7, #32]
 800624a:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800624c:	2301      	movs	r3, #1
 800624e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006250:	e014      	b.n	800627c <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8006252:	6879      	ldr	r1, [r7, #4]
 8006254:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006256:	4613      	mov	r3, r2
 8006258:	00db      	lsls	r3, r3, #3
 800625a:	4413      	add	r3, r2
 800625c:	009b      	lsls	r3, r3, #2
 800625e:	440b      	add	r3, r1
 8006260:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8006264:	781b      	ldrb	r3, [r3, #0]
 8006266:	2b01      	cmp	r3, #1
 8006268:	d105      	bne.n	8006276 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800626a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800626c:	b2db      	uxtb	r3, r3
 800626e:	4619      	mov	r1, r3
 8006270:	6878      	ldr	r0, [r7, #4]
 8006272:	f000 fb08 	bl	8006886 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006278:	3301      	adds	r3, #1
 800627a:	627b      	str	r3, [r7, #36]	@ 0x24
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	791b      	ldrb	r3, [r3, #4]
 8006280:	461a      	mov	r2, r3
 8006282:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006284:	4293      	cmp	r3, r2
 8006286:	d3e4      	bcc.n	8006252 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	4618      	mov	r0, r3
 800628e:	f005 fac9 	bl	800b824 <USB_ReadInterrupts>
 8006292:	4603      	mov	r3, r0
 8006294:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006298:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800629c:	d13c      	bne.n	8006318 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800629e:	2301      	movs	r3, #1
 80062a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80062a2:	e02b      	b.n	80062fc <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80062a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062a6:	015a      	lsls	r2, r3, #5
 80062a8:	69fb      	ldr	r3, [r7, #28]
 80062aa:	4413      	add	r3, r2
 80062ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80062b4:	6879      	ldr	r1, [r7, #4]
 80062b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062b8:	4613      	mov	r3, r2
 80062ba:	00db      	lsls	r3, r3, #3
 80062bc:	4413      	add	r3, r2
 80062be:	009b      	lsls	r3, r3, #2
 80062c0:	440b      	add	r3, r1
 80062c2:	3318      	adds	r3, #24
 80062c4:	781b      	ldrb	r3, [r3, #0]
 80062c6:	2b01      	cmp	r3, #1
 80062c8:	d115      	bne.n	80062f6 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80062ca:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	da12      	bge.n	80062f6 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80062d0:	6879      	ldr	r1, [r7, #4]
 80062d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062d4:	4613      	mov	r3, r2
 80062d6:	00db      	lsls	r3, r3, #3
 80062d8:	4413      	add	r3, r2
 80062da:	009b      	lsls	r3, r3, #2
 80062dc:	440b      	add	r3, r1
 80062de:	3317      	adds	r3, #23
 80062e0:	2201      	movs	r2, #1
 80062e2:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80062e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062e6:	b2db      	uxtb	r3, r3
 80062e8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80062ec:	b2db      	uxtb	r3, r3
 80062ee:	4619      	mov	r1, r3
 80062f0:	6878      	ldr	r0, [r7, #4]
 80062f2:	f000 fac8 	bl	8006886 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80062f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062f8:	3301      	adds	r3, #1
 80062fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	791b      	ldrb	r3, [r3, #4]
 8006300:	461a      	mov	r2, r3
 8006302:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006304:	4293      	cmp	r3, r2
 8006306:	d3cd      	bcc.n	80062a4 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	695a      	ldr	r2, [r3, #20]
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8006316:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	4618      	mov	r0, r3
 800631e:	f005 fa81 	bl	800b824 <USB_ReadInterrupts>
 8006322:	4603      	mov	r3, r0
 8006324:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006328:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800632c:	d156      	bne.n	80063dc <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800632e:	2301      	movs	r3, #1
 8006330:	627b      	str	r3, [r7, #36]	@ 0x24
 8006332:	e045      	b.n	80063c0 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8006334:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006336:	015a      	lsls	r2, r3, #5
 8006338:	69fb      	ldr	r3, [r7, #28]
 800633a:	4413      	add	r3, r2
 800633c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8006344:	6879      	ldr	r1, [r7, #4]
 8006346:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006348:	4613      	mov	r3, r2
 800634a:	00db      	lsls	r3, r3, #3
 800634c:	4413      	add	r3, r2
 800634e:	009b      	lsls	r3, r3, #2
 8006350:	440b      	add	r3, r1
 8006352:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8006356:	781b      	ldrb	r3, [r3, #0]
 8006358:	2b01      	cmp	r3, #1
 800635a:	d12e      	bne.n	80063ba <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800635c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800635e:	2b00      	cmp	r3, #0
 8006360:	da2b      	bge.n	80063ba <HAL_PCD_IRQHandler+0x908>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8006362:	69bb      	ldr	r3, [r7, #24]
 8006364:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800636e:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8006372:	429a      	cmp	r2, r3
 8006374:	d121      	bne.n	80063ba <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8006376:	6879      	ldr	r1, [r7, #4]
 8006378:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800637a:	4613      	mov	r3, r2
 800637c:	00db      	lsls	r3, r3, #3
 800637e:	4413      	add	r3, r2
 8006380:	009b      	lsls	r3, r3, #2
 8006382:	440b      	add	r3, r1
 8006384:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8006388:	2201      	movs	r2, #1
 800638a:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800638c:	6a3b      	ldr	r3, [r7, #32]
 800638e:	699b      	ldr	r3, [r3, #24]
 8006390:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006394:	6a3b      	ldr	r3, [r7, #32]
 8006396:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8006398:	6a3b      	ldr	r3, [r7, #32]
 800639a:	695b      	ldr	r3, [r3, #20]
 800639c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d10a      	bne.n	80063ba <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80063a4:	69fb      	ldr	r3, [r7, #28]
 80063a6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80063aa:	685b      	ldr	r3, [r3, #4]
 80063ac:	69fa      	ldr	r2, [r7, #28]
 80063ae:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80063b2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80063b6:	6053      	str	r3, [r2, #4]
            break;
 80063b8:	e008      	b.n	80063cc <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80063ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063bc:	3301      	adds	r3, #1
 80063be:	627b      	str	r3, [r7, #36]	@ 0x24
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	791b      	ldrb	r3, [r3, #4]
 80063c4:	461a      	mov	r2, r3
 80063c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063c8:	4293      	cmp	r3, r2
 80063ca:	d3b3      	bcc.n	8006334 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	695a      	ldr	r2, [r3, #20]
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80063da:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	4618      	mov	r0, r3
 80063e2:	f005 fa1f 	bl	800b824 <USB_ReadInterrupts>
 80063e6:	4603      	mov	r3, r0
 80063e8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80063ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80063f0:	d10a      	bne.n	8006408 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80063f2:	6878      	ldr	r0, [r7, #4]
 80063f4:	f007 fedc 	bl	800e1b0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	695a      	ldr	r2, [r3, #20]
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8006406:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	4618      	mov	r0, r3
 800640e:	f005 fa09 	bl	800b824 <USB_ReadInterrupts>
 8006412:	4603      	mov	r3, r0
 8006414:	f003 0304 	and.w	r3, r3, #4
 8006418:	2b04      	cmp	r3, #4
 800641a:	d115      	bne.n	8006448 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	685b      	ldr	r3, [r3, #4]
 8006422:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8006424:	69bb      	ldr	r3, [r7, #24]
 8006426:	f003 0304 	and.w	r3, r3, #4
 800642a:	2b00      	cmp	r3, #0
 800642c:	d002      	beq.n	8006434 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800642e:	6878      	ldr	r0, [r7, #4]
 8006430:	f007 fecc 	bl	800e1cc <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	6859      	ldr	r1, [r3, #4]
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	69ba      	ldr	r2, [r7, #24]
 8006440:	430a      	orrs	r2, r1
 8006442:	605a      	str	r2, [r3, #4]
 8006444:	e000      	b.n	8006448 <HAL_PCD_IRQHandler+0x996>
      return;
 8006446:	bf00      	nop
    }
  }
}
 8006448:	3734      	adds	r7, #52	@ 0x34
 800644a:	46bd      	mov	sp, r7
 800644c:	bd90      	pop	{r4, r7, pc}

0800644e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800644e:	b580      	push	{r7, lr}
 8006450:	b082      	sub	sp, #8
 8006452:	af00      	add	r7, sp, #0
 8006454:	6078      	str	r0, [r7, #4]
 8006456:	460b      	mov	r3, r1
 8006458:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006460:	2b01      	cmp	r3, #1
 8006462:	d101      	bne.n	8006468 <HAL_PCD_SetAddress+0x1a>
 8006464:	2302      	movs	r3, #2
 8006466:	e012      	b.n	800648e <HAL_PCD_SetAddress+0x40>
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2201      	movs	r2, #1
 800646c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	78fa      	ldrb	r2, [r7, #3]
 8006474:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	78fa      	ldrb	r2, [r7, #3]
 800647c:	4611      	mov	r1, r2
 800647e:	4618      	mov	r0, r3
 8006480:	f005 f968 	bl	800b754 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	2200      	movs	r2, #0
 8006488:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800648c:	2300      	movs	r3, #0
}
 800648e:	4618      	mov	r0, r3
 8006490:	3708      	adds	r7, #8
 8006492:	46bd      	mov	sp, r7
 8006494:	bd80      	pop	{r7, pc}

08006496 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8006496:	b580      	push	{r7, lr}
 8006498:	b084      	sub	sp, #16
 800649a:	af00      	add	r7, sp, #0
 800649c:	6078      	str	r0, [r7, #4]
 800649e:	4608      	mov	r0, r1
 80064a0:	4611      	mov	r1, r2
 80064a2:	461a      	mov	r2, r3
 80064a4:	4603      	mov	r3, r0
 80064a6:	70fb      	strb	r3, [r7, #3]
 80064a8:	460b      	mov	r3, r1
 80064aa:	803b      	strh	r3, [r7, #0]
 80064ac:	4613      	mov	r3, r2
 80064ae:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80064b0:	2300      	movs	r3, #0
 80064b2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80064b4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	da0f      	bge.n	80064dc <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80064bc:	78fb      	ldrb	r3, [r7, #3]
 80064be:	f003 020f 	and.w	r2, r3, #15
 80064c2:	4613      	mov	r3, r2
 80064c4:	00db      	lsls	r3, r3, #3
 80064c6:	4413      	add	r3, r2
 80064c8:	009b      	lsls	r3, r3, #2
 80064ca:	3310      	adds	r3, #16
 80064cc:	687a      	ldr	r2, [r7, #4]
 80064ce:	4413      	add	r3, r2
 80064d0:	3304      	adds	r3, #4
 80064d2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	2201      	movs	r2, #1
 80064d8:	705a      	strb	r2, [r3, #1]
 80064da:	e00f      	b.n	80064fc <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80064dc:	78fb      	ldrb	r3, [r7, #3]
 80064de:	f003 020f 	and.w	r2, r3, #15
 80064e2:	4613      	mov	r3, r2
 80064e4:	00db      	lsls	r3, r3, #3
 80064e6:	4413      	add	r3, r2
 80064e8:	009b      	lsls	r3, r3, #2
 80064ea:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80064ee:	687a      	ldr	r2, [r7, #4]
 80064f0:	4413      	add	r3, r2
 80064f2:	3304      	adds	r3, #4
 80064f4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	2200      	movs	r2, #0
 80064fa:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80064fc:	78fb      	ldrb	r3, [r7, #3]
 80064fe:	f003 030f 	and.w	r3, r3, #15
 8006502:	b2da      	uxtb	r2, r3
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8006508:	883a      	ldrh	r2, [r7, #0]
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	78ba      	ldrb	r2, [r7, #2]
 8006512:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	785b      	ldrb	r3, [r3, #1]
 8006518:	2b00      	cmp	r3, #0
 800651a:	d004      	beq.n	8006526 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	781b      	ldrb	r3, [r3, #0]
 8006520:	461a      	mov	r2, r3
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8006526:	78bb      	ldrb	r3, [r7, #2]
 8006528:	2b02      	cmp	r3, #2
 800652a:	d102      	bne.n	8006532 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	2200      	movs	r2, #0
 8006530:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006538:	2b01      	cmp	r3, #1
 800653a:	d101      	bne.n	8006540 <HAL_PCD_EP_Open+0xaa>
 800653c:	2302      	movs	r3, #2
 800653e:	e00e      	b.n	800655e <HAL_PCD_EP_Open+0xc8>
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2201      	movs	r2, #1
 8006544:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	68f9      	ldr	r1, [r7, #12]
 800654e:	4618      	mov	r0, r3
 8006550:	f004 fae8 	bl	800ab24 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	2200      	movs	r2, #0
 8006558:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800655c:	7afb      	ldrb	r3, [r7, #11]
}
 800655e:	4618      	mov	r0, r3
 8006560:	3710      	adds	r7, #16
 8006562:	46bd      	mov	sp, r7
 8006564:	bd80      	pop	{r7, pc}

08006566 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006566:	b580      	push	{r7, lr}
 8006568:	b084      	sub	sp, #16
 800656a:	af00      	add	r7, sp, #0
 800656c:	6078      	str	r0, [r7, #4]
 800656e:	460b      	mov	r3, r1
 8006570:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006572:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006576:	2b00      	cmp	r3, #0
 8006578:	da0f      	bge.n	800659a <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800657a:	78fb      	ldrb	r3, [r7, #3]
 800657c:	f003 020f 	and.w	r2, r3, #15
 8006580:	4613      	mov	r3, r2
 8006582:	00db      	lsls	r3, r3, #3
 8006584:	4413      	add	r3, r2
 8006586:	009b      	lsls	r3, r3, #2
 8006588:	3310      	adds	r3, #16
 800658a:	687a      	ldr	r2, [r7, #4]
 800658c:	4413      	add	r3, r2
 800658e:	3304      	adds	r3, #4
 8006590:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	2201      	movs	r2, #1
 8006596:	705a      	strb	r2, [r3, #1]
 8006598:	e00f      	b.n	80065ba <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800659a:	78fb      	ldrb	r3, [r7, #3]
 800659c:	f003 020f 	and.w	r2, r3, #15
 80065a0:	4613      	mov	r3, r2
 80065a2:	00db      	lsls	r3, r3, #3
 80065a4:	4413      	add	r3, r2
 80065a6:	009b      	lsls	r3, r3, #2
 80065a8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80065ac:	687a      	ldr	r2, [r7, #4]
 80065ae:	4413      	add	r3, r2
 80065b0:	3304      	adds	r3, #4
 80065b2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	2200      	movs	r2, #0
 80065b8:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80065ba:	78fb      	ldrb	r3, [r7, #3]
 80065bc:	f003 030f 	and.w	r3, r3, #15
 80065c0:	b2da      	uxtb	r2, r3
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80065cc:	2b01      	cmp	r3, #1
 80065ce:	d101      	bne.n	80065d4 <HAL_PCD_EP_Close+0x6e>
 80065d0:	2302      	movs	r3, #2
 80065d2:	e00e      	b.n	80065f2 <HAL_PCD_EP_Close+0x8c>
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	2201      	movs	r2, #1
 80065d8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	68f9      	ldr	r1, [r7, #12]
 80065e2:	4618      	mov	r0, r3
 80065e4:	f004 fb26 	bl	800ac34 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	2200      	movs	r2, #0
 80065ec:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 80065f0:	2300      	movs	r3, #0
}
 80065f2:	4618      	mov	r0, r3
 80065f4:	3710      	adds	r7, #16
 80065f6:	46bd      	mov	sp, r7
 80065f8:	bd80      	pop	{r7, pc}

080065fa <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80065fa:	b580      	push	{r7, lr}
 80065fc:	b086      	sub	sp, #24
 80065fe:	af00      	add	r7, sp, #0
 8006600:	60f8      	str	r0, [r7, #12]
 8006602:	607a      	str	r2, [r7, #4]
 8006604:	603b      	str	r3, [r7, #0]
 8006606:	460b      	mov	r3, r1
 8006608:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800660a:	7afb      	ldrb	r3, [r7, #11]
 800660c:	f003 020f 	and.w	r2, r3, #15
 8006610:	4613      	mov	r3, r2
 8006612:	00db      	lsls	r3, r3, #3
 8006614:	4413      	add	r3, r2
 8006616:	009b      	lsls	r3, r3, #2
 8006618:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800661c:	68fa      	ldr	r2, [r7, #12]
 800661e:	4413      	add	r3, r2
 8006620:	3304      	adds	r3, #4
 8006622:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006624:	697b      	ldr	r3, [r7, #20]
 8006626:	687a      	ldr	r2, [r7, #4]
 8006628:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800662a:	697b      	ldr	r3, [r7, #20]
 800662c:	683a      	ldr	r2, [r7, #0]
 800662e:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8006630:	697b      	ldr	r3, [r7, #20]
 8006632:	2200      	movs	r2, #0
 8006634:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8006636:	697b      	ldr	r3, [r7, #20]
 8006638:	2200      	movs	r2, #0
 800663a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800663c:	7afb      	ldrb	r3, [r7, #11]
 800663e:	f003 030f 	and.w	r3, r3, #15
 8006642:	b2da      	uxtb	r2, r3
 8006644:	697b      	ldr	r3, [r7, #20]
 8006646:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	799b      	ldrb	r3, [r3, #6]
 800664c:	2b01      	cmp	r3, #1
 800664e:	d102      	bne.n	8006656 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006650:	687a      	ldr	r2, [r7, #4]
 8006652:	697b      	ldr	r3, [r7, #20]
 8006654:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	6818      	ldr	r0, [r3, #0]
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	799b      	ldrb	r3, [r3, #6]
 800665e:	461a      	mov	r2, r3
 8006660:	6979      	ldr	r1, [r7, #20]
 8006662:	f004 fbc3 	bl	800adec <USB_EPStartXfer>

  return HAL_OK;
 8006666:	2300      	movs	r3, #0
}
 8006668:	4618      	mov	r0, r3
 800666a:	3718      	adds	r7, #24
 800666c:	46bd      	mov	sp, r7
 800666e:	bd80      	pop	{r7, pc}

08006670 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8006670:	b480      	push	{r7}
 8006672:	b083      	sub	sp, #12
 8006674:	af00      	add	r7, sp, #0
 8006676:	6078      	str	r0, [r7, #4]
 8006678:	460b      	mov	r3, r1
 800667a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800667c:	78fb      	ldrb	r3, [r7, #3]
 800667e:	f003 020f 	and.w	r2, r3, #15
 8006682:	6879      	ldr	r1, [r7, #4]
 8006684:	4613      	mov	r3, r2
 8006686:	00db      	lsls	r3, r3, #3
 8006688:	4413      	add	r3, r2
 800668a:	009b      	lsls	r3, r3, #2
 800668c:	440b      	add	r3, r1
 800668e:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8006692:	681b      	ldr	r3, [r3, #0]
}
 8006694:	4618      	mov	r0, r3
 8006696:	370c      	adds	r7, #12
 8006698:	46bd      	mov	sp, r7
 800669a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669e:	4770      	bx	lr

080066a0 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80066a0:	b580      	push	{r7, lr}
 80066a2:	b086      	sub	sp, #24
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	60f8      	str	r0, [r7, #12]
 80066a8:	607a      	str	r2, [r7, #4]
 80066aa:	603b      	str	r3, [r7, #0]
 80066ac:	460b      	mov	r3, r1
 80066ae:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80066b0:	7afb      	ldrb	r3, [r7, #11]
 80066b2:	f003 020f 	and.w	r2, r3, #15
 80066b6:	4613      	mov	r3, r2
 80066b8:	00db      	lsls	r3, r3, #3
 80066ba:	4413      	add	r3, r2
 80066bc:	009b      	lsls	r3, r3, #2
 80066be:	3310      	adds	r3, #16
 80066c0:	68fa      	ldr	r2, [r7, #12]
 80066c2:	4413      	add	r3, r2
 80066c4:	3304      	adds	r3, #4
 80066c6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80066c8:	697b      	ldr	r3, [r7, #20]
 80066ca:	687a      	ldr	r2, [r7, #4]
 80066cc:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80066ce:	697b      	ldr	r3, [r7, #20]
 80066d0:	683a      	ldr	r2, [r7, #0]
 80066d2:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80066d4:	697b      	ldr	r3, [r7, #20]
 80066d6:	2200      	movs	r2, #0
 80066d8:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80066da:	697b      	ldr	r3, [r7, #20]
 80066dc:	2201      	movs	r2, #1
 80066de:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80066e0:	7afb      	ldrb	r3, [r7, #11]
 80066e2:	f003 030f 	and.w	r3, r3, #15
 80066e6:	b2da      	uxtb	r2, r3
 80066e8:	697b      	ldr	r3, [r7, #20]
 80066ea:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	799b      	ldrb	r3, [r3, #6]
 80066f0:	2b01      	cmp	r3, #1
 80066f2:	d102      	bne.n	80066fa <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80066f4:	687a      	ldr	r2, [r7, #4]
 80066f6:	697b      	ldr	r3, [r7, #20]
 80066f8:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	6818      	ldr	r0, [r3, #0]
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	799b      	ldrb	r3, [r3, #6]
 8006702:	461a      	mov	r2, r3
 8006704:	6979      	ldr	r1, [r7, #20]
 8006706:	f004 fb71 	bl	800adec <USB_EPStartXfer>

  return HAL_OK;
 800670a:	2300      	movs	r3, #0
}
 800670c:	4618      	mov	r0, r3
 800670e:	3718      	adds	r7, #24
 8006710:	46bd      	mov	sp, r7
 8006712:	bd80      	pop	{r7, pc}

08006714 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006714:	b580      	push	{r7, lr}
 8006716:	b084      	sub	sp, #16
 8006718:	af00      	add	r7, sp, #0
 800671a:	6078      	str	r0, [r7, #4]
 800671c:	460b      	mov	r3, r1
 800671e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8006720:	78fb      	ldrb	r3, [r7, #3]
 8006722:	f003 030f 	and.w	r3, r3, #15
 8006726:	687a      	ldr	r2, [r7, #4]
 8006728:	7912      	ldrb	r2, [r2, #4]
 800672a:	4293      	cmp	r3, r2
 800672c:	d901      	bls.n	8006732 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800672e:	2301      	movs	r3, #1
 8006730:	e04f      	b.n	80067d2 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006732:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006736:	2b00      	cmp	r3, #0
 8006738:	da0f      	bge.n	800675a <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800673a:	78fb      	ldrb	r3, [r7, #3]
 800673c:	f003 020f 	and.w	r2, r3, #15
 8006740:	4613      	mov	r3, r2
 8006742:	00db      	lsls	r3, r3, #3
 8006744:	4413      	add	r3, r2
 8006746:	009b      	lsls	r3, r3, #2
 8006748:	3310      	adds	r3, #16
 800674a:	687a      	ldr	r2, [r7, #4]
 800674c:	4413      	add	r3, r2
 800674e:	3304      	adds	r3, #4
 8006750:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	2201      	movs	r2, #1
 8006756:	705a      	strb	r2, [r3, #1]
 8006758:	e00d      	b.n	8006776 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800675a:	78fa      	ldrb	r2, [r7, #3]
 800675c:	4613      	mov	r3, r2
 800675e:	00db      	lsls	r3, r3, #3
 8006760:	4413      	add	r3, r2
 8006762:	009b      	lsls	r3, r3, #2
 8006764:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006768:	687a      	ldr	r2, [r7, #4]
 800676a:	4413      	add	r3, r2
 800676c:	3304      	adds	r3, #4
 800676e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	2200      	movs	r2, #0
 8006774:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	2201      	movs	r2, #1
 800677a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800677c:	78fb      	ldrb	r3, [r7, #3]
 800677e:	f003 030f 	and.w	r3, r3, #15
 8006782:	b2da      	uxtb	r2, r3
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800678e:	2b01      	cmp	r3, #1
 8006790:	d101      	bne.n	8006796 <HAL_PCD_EP_SetStall+0x82>
 8006792:	2302      	movs	r3, #2
 8006794:	e01d      	b.n	80067d2 <HAL_PCD_EP_SetStall+0xbe>
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	2201      	movs	r2, #1
 800679a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	68f9      	ldr	r1, [r7, #12]
 80067a4:	4618      	mov	r0, r3
 80067a6:	f004 ff01 	bl	800b5ac <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80067aa:	78fb      	ldrb	r3, [r7, #3]
 80067ac:	f003 030f 	and.w	r3, r3, #15
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d109      	bne.n	80067c8 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	6818      	ldr	r0, [r3, #0]
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	7999      	ldrb	r1, [r3, #6]
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80067c2:	461a      	mov	r2, r3
 80067c4:	f005 f8f4 	bl	800b9b0 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	2200      	movs	r2, #0
 80067cc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80067d0:	2300      	movs	r3, #0
}
 80067d2:	4618      	mov	r0, r3
 80067d4:	3710      	adds	r7, #16
 80067d6:	46bd      	mov	sp, r7
 80067d8:	bd80      	pop	{r7, pc}

080067da <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80067da:	b580      	push	{r7, lr}
 80067dc:	b084      	sub	sp, #16
 80067de:	af00      	add	r7, sp, #0
 80067e0:	6078      	str	r0, [r7, #4]
 80067e2:	460b      	mov	r3, r1
 80067e4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80067e6:	78fb      	ldrb	r3, [r7, #3]
 80067e8:	f003 030f 	and.w	r3, r3, #15
 80067ec:	687a      	ldr	r2, [r7, #4]
 80067ee:	7912      	ldrb	r2, [r2, #4]
 80067f0:	4293      	cmp	r3, r2
 80067f2:	d901      	bls.n	80067f8 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80067f4:	2301      	movs	r3, #1
 80067f6:	e042      	b.n	800687e <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80067f8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	da0f      	bge.n	8006820 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006800:	78fb      	ldrb	r3, [r7, #3]
 8006802:	f003 020f 	and.w	r2, r3, #15
 8006806:	4613      	mov	r3, r2
 8006808:	00db      	lsls	r3, r3, #3
 800680a:	4413      	add	r3, r2
 800680c:	009b      	lsls	r3, r3, #2
 800680e:	3310      	adds	r3, #16
 8006810:	687a      	ldr	r2, [r7, #4]
 8006812:	4413      	add	r3, r2
 8006814:	3304      	adds	r3, #4
 8006816:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	2201      	movs	r2, #1
 800681c:	705a      	strb	r2, [r3, #1]
 800681e:	e00f      	b.n	8006840 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006820:	78fb      	ldrb	r3, [r7, #3]
 8006822:	f003 020f 	and.w	r2, r3, #15
 8006826:	4613      	mov	r3, r2
 8006828:	00db      	lsls	r3, r3, #3
 800682a:	4413      	add	r3, r2
 800682c:	009b      	lsls	r3, r3, #2
 800682e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006832:	687a      	ldr	r2, [r7, #4]
 8006834:	4413      	add	r3, r2
 8006836:	3304      	adds	r3, #4
 8006838:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	2200      	movs	r2, #0
 800683e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	2200      	movs	r2, #0
 8006844:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006846:	78fb      	ldrb	r3, [r7, #3]
 8006848:	f003 030f 	and.w	r3, r3, #15
 800684c:	b2da      	uxtb	r2, r3
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006858:	2b01      	cmp	r3, #1
 800685a:	d101      	bne.n	8006860 <HAL_PCD_EP_ClrStall+0x86>
 800685c:	2302      	movs	r3, #2
 800685e:	e00e      	b.n	800687e <HAL_PCD_EP_ClrStall+0xa4>
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2201      	movs	r2, #1
 8006864:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	68f9      	ldr	r1, [r7, #12]
 800686e:	4618      	mov	r0, r3
 8006870:	f004 ff0a 	bl	800b688 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2200      	movs	r2, #0
 8006878:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800687c:	2300      	movs	r3, #0
}
 800687e:	4618      	mov	r0, r3
 8006880:	3710      	adds	r7, #16
 8006882:	46bd      	mov	sp, r7
 8006884:	bd80      	pop	{r7, pc}

08006886 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006886:	b580      	push	{r7, lr}
 8006888:	b084      	sub	sp, #16
 800688a:	af00      	add	r7, sp, #0
 800688c:	6078      	str	r0, [r7, #4]
 800688e:	460b      	mov	r3, r1
 8006890:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8006892:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006896:	2b00      	cmp	r3, #0
 8006898:	da0c      	bge.n	80068b4 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800689a:	78fb      	ldrb	r3, [r7, #3]
 800689c:	f003 020f 	and.w	r2, r3, #15
 80068a0:	4613      	mov	r3, r2
 80068a2:	00db      	lsls	r3, r3, #3
 80068a4:	4413      	add	r3, r2
 80068a6:	009b      	lsls	r3, r3, #2
 80068a8:	3310      	adds	r3, #16
 80068aa:	687a      	ldr	r2, [r7, #4]
 80068ac:	4413      	add	r3, r2
 80068ae:	3304      	adds	r3, #4
 80068b0:	60fb      	str	r3, [r7, #12]
 80068b2:	e00c      	b.n	80068ce <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80068b4:	78fb      	ldrb	r3, [r7, #3]
 80068b6:	f003 020f 	and.w	r2, r3, #15
 80068ba:	4613      	mov	r3, r2
 80068bc:	00db      	lsls	r3, r3, #3
 80068be:	4413      	add	r3, r2
 80068c0:	009b      	lsls	r3, r3, #2
 80068c2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80068c6:	687a      	ldr	r2, [r7, #4]
 80068c8:	4413      	add	r3, r2
 80068ca:	3304      	adds	r3, #4
 80068cc:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	68f9      	ldr	r1, [r7, #12]
 80068d4:	4618      	mov	r0, r3
 80068d6:	f004 fd29 	bl	800b32c <USB_EPStopXfer>
 80068da:	4603      	mov	r3, r0
 80068dc:	72fb      	strb	r3, [r7, #11]

  return ret;
 80068de:	7afb      	ldrb	r3, [r7, #11]
}
 80068e0:	4618      	mov	r0, r3
 80068e2:	3710      	adds	r7, #16
 80068e4:	46bd      	mov	sp, r7
 80068e6:	bd80      	pop	{r7, pc}

080068e8 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80068e8:	b580      	push	{r7, lr}
 80068ea:	b08a      	sub	sp, #40	@ 0x28
 80068ec:	af02      	add	r7, sp, #8
 80068ee:	6078      	str	r0, [r7, #4]
 80068f0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80068f8:	697b      	ldr	r3, [r7, #20]
 80068fa:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80068fc:	683a      	ldr	r2, [r7, #0]
 80068fe:	4613      	mov	r3, r2
 8006900:	00db      	lsls	r3, r3, #3
 8006902:	4413      	add	r3, r2
 8006904:	009b      	lsls	r3, r3, #2
 8006906:	3310      	adds	r3, #16
 8006908:	687a      	ldr	r2, [r7, #4]
 800690a:	4413      	add	r3, r2
 800690c:	3304      	adds	r3, #4
 800690e:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	695a      	ldr	r2, [r3, #20]
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	691b      	ldr	r3, [r3, #16]
 8006918:	429a      	cmp	r2, r3
 800691a:	d901      	bls.n	8006920 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800691c:	2301      	movs	r3, #1
 800691e:	e06b      	b.n	80069f8 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	691a      	ldr	r2, [r3, #16]
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	695b      	ldr	r3, [r3, #20]
 8006928:	1ad3      	subs	r3, r2, r3
 800692a:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	689b      	ldr	r3, [r3, #8]
 8006930:	69fa      	ldr	r2, [r7, #28]
 8006932:	429a      	cmp	r2, r3
 8006934:	d902      	bls.n	800693c <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	689b      	ldr	r3, [r3, #8]
 800693a:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800693c:	69fb      	ldr	r3, [r7, #28]
 800693e:	3303      	adds	r3, #3
 8006940:	089b      	lsrs	r3, r3, #2
 8006942:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006944:	e02a      	b.n	800699c <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	691a      	ldr	r2, [r3, #16]
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	695b      	ldr	r3, [r3, #20]
 800694e:	1ad3      	subs	r3, r2, r3
 8006950:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	689b      	ldr	r3, [r3, #8]
 8006956:	69fa      	ldr	r2, [r7, #28]
 8006958:	429a      	cmp	r2, r3
 800695a:	d902      	bls.n	8006962 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	689b      	ldr	r3, [r3, #8]
 8006960:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8006962:	69fb      	ldr	r3, [r7, #28]
 8006964:	3303      	adds	r3, #3
 8006966:	089b      	lsrs	r3, r3, #2
 8006968:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	68d9      	ldr	r1, [r3, #12]
 800696e:	683b      	ldr	r3, [r7, #0]
 8006970:	b2da      	uxtb	r2, r3
 8006972:	69fb      	ldr	r3, [r7, #28]
 8006974:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800697a:	9300      	str	r3, [sp, #0]
 800697c:	4603      	mov	r3, r0
 800697e:	6978      	ldr	r0, [r7, #20]
 8006980:	f004 fd7e 	bl	800b480 <USB_WritePacket>

    ep->xfer_buff  += len;
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	68da      	ldr	r2, [r3, #12]
 8006988:	69fb      	ldr	r3, [r7, #28]
 800698a:	441a      	add	r2, r3
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	695a      	ldr	r2, [r3, #20]
 8006994:	69fb      	ldr	r3, [r7, #28]
 8006996:	441a      	add	r2, r3
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800699c:	683b      	ldr	r3, [r7, #0]
 800699e:	015a      	lsls	r2, r3, #5
 80069a0:	693b      	ldr	r3, [r7, #16]
 80069a2:	4413      	add	r3, r2
 80069a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80069a8:	699b      	ldr	r3, [r3, #24]
 80069aa:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80069ac:	69ba      	ldr	r2, [r7, #24]
 80069ae:	429a      	cmp	r2, r3
 80069b0:	d809      	bhi.n	80069c6 <PCD_WriteEmptyTxFifo+0xde>
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	695a      	ldr	r2, [r3, #20]
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80069ba:	429a      	cmp	r2, r3
 80069bc:	d203      	bcs.n	80069c6 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	691b      	ldr	r3, [r3, #16]
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d1bf      	bne.n	8006946 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	691a      	ldr	r2, [r3, #16]
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	695b      	ldr	r3, [r3, #20]
 80069ce:	429a      	cmp	r2, r3
 80069d0:	d811      	bhi.n	80069f6 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80069d2:	683b      	ldr	r3, [r7, #0]
 80069d4:	f003 030f 	and.w	r3, r3, #15
 80069d8:	2201      	movs	r2, #1
 80069da:	fa02 f303 	lsl.w	r3, r2, r3
 80069de:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80069e0:	693b      	ldr	r3, [r7, #16]
 80069e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80069e6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80069e8:	68bb      	ldr	r3, [r7, #8]
 80069ea:	43db      	mvns	r3, r3
 80069ec:	6939      	ldr	r1, [r7, #16]
 80069ee:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80069f2:	4013      	ands	r3, r2
 80069f4:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80069f6:	2300      	movs	r3, #0
}
 80069f8:	4618      	mov	r0, r3
 80069fa:	3720      	adds	r7, #32
 80069fc:	46bd      	mov	sp, r7
 80069fe:	bd80      	pop	{r7, pc}

08006a00 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006a00:	b580      	push	{r7, lr}
 8006a02:	b088      	sub	sp, #32
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	6078      	str	r0, [r7, #4]
 8006a08:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a10:	69fb      	ldr	r3, [r7, #28]
 8006a12:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006a14:	69fb      	ldr	r3, [r7, #28]
 8006a16:	333c      	adds	r3, #60	@ 0x3c
 8006a18:	3304      	adds	r3, #4
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006a1e:	683b      	ldr	r3, [r7, #0]
 8006a20:	015a      	lsls	r2, r3, #5
 8006a22:	69bb      	ldr	r3, [r7, #24]
 8006a24:	4413      	add	r3, r2
 8006a26:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a2a:	689b      	ldr	r3, [r3, #8]
 8006a2c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	799b      	ldrb	r3, [r3, #6]
 8006a32:	2b01      	cmp	r3, #1
 8006a34:	d17b      	bne.n	8006b2e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8006a36:	693b      	ldr	r3, [r7, #16]
 8006a38:	f003 0308 	and.w	r3, r3, #8
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d015      	beq.n	8006a6c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006a40:	697b      	ldr	r3, [r7, #20]
 8006a42:	4a61      	ldr	r2, [pc, #388]	@ (8006bc8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8006a44:	4293      	cmp	r3, r2
 8006a46:	f240 80b9 	bls.w	8006bbc <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006a4a:	693b      	ldr	r3, [r7, #16]
 8006a4c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	f000 80b3 	beq.w	8006bbc <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006a56:	683b      	ldr	r3, [r7, #0]
 8006a58:	015a      	lsls	r2, r3, #5
 8006a5a:	69bb      	ldr	r3, [r7, #24]
 8006a5c:	4413      	add	r3, r2
 8006a5e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a62:	461a      	mov	r2, r3
 8006a64:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006a68:	6093      	str	r3, [r2, #8]
 8006a6a:	e0a7      	b.n	8006bbc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8006a6c:	693b      	ldr	r3, [r7, #16]
 8006a6e:	f003 0320 	and.w	r3, r3, #32
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d009      	beq.n	8006a8a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006a76:	683b      	ldr	r3, [r7, #0]
 8006a78:	015a      	lsls	r2, r3, #5
 8006a7a:	69bb      	ldr	r3, [r7, #24]
 8006a7c:	4413      	add	r3, r2
 8006a7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a82:	461a      	mov	r2, r3
 8006a84:	2320      	movs	r3, #32
 8006a86:	6093      	str	r3, [r2, #8]
 8006a88:	e098      	b.n	8006bbc <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8006a8a:	693b      	ldr	r3, [r7, #16]
 8006a8c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	f040 8093 	bne.w	8006bbc <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006a96:	697b      	ldr	r3, [r7, #20]
 8006a98:	4a4b      	ldr	r2, [pc, #300]	@ (8006bc8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8006a9a:	4293      	cmp	r3, r2
 8006a9c:	d90f      	bls.n	8006abe <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006a9e:	693b      	ldr	r3, [r7, #16]
 8006aa0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d00a      	beq.n	8006abe <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006aa8:	683b      	ldr	r3, [r7, #0]
 8006aaa:	015a      	lsls	r2, r3, #5
 8006aac:	69bb      	ldr	r3, [r7, #24]
 8006aae:	4413      	add	r3, r2
 8006ab0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ab4:	461a      	mov	r2, r3
 8006ab6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006aba:	6093      	str	r3, [r2, #8]
 8006abc:	e07e      	b.n	8006bbc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8006abe:	683a      	ldr	r2, [r7, #0]
 8006ac0:	4613      	mov	r3, r2
 8006ac2:	00db      	lsls	r3, r3, #3
 8006ac4:	4413      	add	r3, r2
 8006ac6:	009b      	lsls	r3, r3, #2
 8006ac8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006acc:	687a      	ldr	r2, [r7, #4]
 8006ace:	4413      	add	r3, r2
 8006ad0:	3304      	adds	r3, #4
 8006ad2:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	6a1a      	ldr	r2, [r3, #32]
 8006ad8:	683b      	ldr	r3, [r7, #0]
 8006ada:	0159      	lsls	r1, r3, #5
 8006adc:	69bb      	ldr	r3, [r7, #24]
 8006ade:	440b      	add	r3, r1
 8006ae0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ae4:	691b      	ldr	r3, [r3, #16]
 8006ae6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006aea:	1ad2      	subs	r2, r2, r3
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8006af0:	683b      	ldr	r3, [r7, #0]
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d114      	bne.n	8006b20 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	691b      	ldr	r3, [r3, #16]
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d109      	bne.n	8006b12 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	6818      	ldr	r0, [r3, #0]
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006b08:	461a      	mov	r2, r3
 8006b0a:	2101      	movs	r1, #1
 8006b0c:	f004 ff50 	bl	800b9b0 <USB_EP0_OutStart>
 8006b10:	e006      	b.n	8006b20 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	68da      	ldr	r2, [r3, #12]
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	695b      	ldr	r3, [r3, #20]
 8006b1a:	441a      	add	r2, r3
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006b20:	683b      	ldr	r3, [r7, #0]
 8006b22:	b2db      	uxtb	r3, r3
 8006b24:	4619      	mov	r1, r3
 8006b26:	6878      	ldr	r0, [r7, #4]
 8006b28:	f007 fa7e 	bl	800e028 <HAL_PCD_DataOutStageCallback>
 8006b2c:	e046      	b.n	8006bbc <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8006b2e:	697b      	ldr	r3, [r7, #20]
 8006b30:	4a26      	ldr	r2, [pc, #152]	@ (8006bcc <PCD_EP_OutXfrComplete_int+0x1cc>)
 8006b32:	4293      	cmp	r3, r2
 8006b34:	d124      	bne.n	8006b80 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8006b36:	693b      	ldr	r3, [r7, #16]
 8006b38:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d00a      	beq.n	8006b56 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006b40:	683b      	ldr	r3, [r7, #0]
 8006b42:	015a      	lsls	r2, r3, #5
 8006b44:	69bb      	ldr	r3, [r7, #24]
 8006b46:	4413      	add	r3, r2
 8006b48:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b4c:	461a      	mov	r2, r3
 8006b4e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006b52:	6093      	str	r3, [r2, #8]
 8006b54:	e032      	b.n	8006bbc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006b56:	693b      	ldr	r3, [r7, #16]
 8006b58:	f003 0320 	and.w	r3, r3, #32
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d008      	beq.n	8006b72 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006b60:	683b      	ldr	r3, [r7, #0]
 8006b62:	015a      	lsls	r2, r3, #5
 8006b64:	69bb      	ldr	r3, [r7, #24]
 8006b66:	4413      	add	r3, r2
 8006b68:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b6c:	461a      	mov	r2, r3
 8006b6e:	2320      	movs	r3, #32
 8006b70:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006b72:	683b      	ldr	r3, [r7, #0]
 8006b74:	b2db      	uxtb	r3, r3
 8006b76:	4619      	mov	r1, r3
 8006b78:	6878      	ldr	r0, [r7, #4]
 8006b7a:	f007 fa55 	bl	800e028 <HAL_PCD_DataOutStageCallback>
 8006b7e:	e01d      	b.n	8006bbc <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8006b80:	683b      	ldr	r3, [r7, #0]
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d114      	bne.n	8006bb0 <PCD_EP_OutXfrComplete_int+0x1b0>
 8006b86:	6879      	ldr	r1, [r7, #4]
 8006b88:	683a      	ldr	r2, [r7, #0]
 8006b8a:	4613      	mov	r3, r2
 8006b8c:	00db      	lsls	r3, r3, #3
 8006b8e:	4413      	add	r3, r2
 8006b90:	009b      	lsls	r3, r3, #2
 8006b92:	440b      	add	r3, r1
 8006b94:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d108      	bne.n	8006bb0 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	6818      	ldr	r0, [r3, #0]
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006ba8:	461a      	mov	r2, r3
 8006baa:	2100      	movs	r1, #0
 8006bac:	f004 ff00 	bl	800b9b0 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006bb0:	683b      	ldr	r3, [r7, #0]
 8006bb2:	b2db      	uxtb	r3, r3
 8006bb4:	4619      	mov	r1, r3
 8006bb6:	6878      	ldr	r0, [r7, #4]
 8006bb8:	f007 fa36 	bl	800e028 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8006bbc:	2300      	movs	r3, #0
}
 8006bbe:	4618      	mov	r0, r3
 8006bc0:	3720      	adds	r7, #32
 8006bc2:	46bd      	mov	sp, r7
 8006bc4:	bd80      	pop	{r7, pc}
 8006bc6:	bf00      	nop
 8006bc8:	4f54300a 	.word	0x4f54300a
 8006bcc:	4f54310a 	.word	0x4f54310a

08006bd0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006bd0:	b580      	push	{r7, lr}
 8006bd2:	b086      	sub	sp, #24
 8006bd4:	af00      	add	r7, sp, #0
 8006bd6:	6078      	str	r0, [r7, #4]
 8006bd8:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006be0:	697b      	ldr	r3, [r7, #20]
 8006be2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006be4:	697b      	ldr	r3, [r7, #20]
 8006be6:	333c      	adds	r3, #60	@ 0x3c
 8006be8:	3304      	adds	r3, #4
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006bee:	683b      	ldr	r3, [r7, #0]
 8006bf0:	015a      	lsls	r2, r3, #5
 8006bf2:	693b      	ldr	r3, [r7, #16]
 8006bf4:	4413      	add	r3, r2
 8006bf6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006bfa:	689b      	ldr	r3, [r3, #8]
 8006bfc:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	4a15      	ldr	r2, [pc, #84]	@ (8006c58 <PCD_EP_OutSetupPacket_int+0x88>)
 8006c02:	4293      	cmp	r3, r2
 8006c04:	d90e      	bls.n	8006c24 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006c06:	68bb      	ldr	r3, [r7, #8]
 8006c08:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d009      	beq.n	8006c24 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006c10:	683b      	ldr	r3, [r7, #0]
 8006c12:	015a      	lsls	r2, r3, #5
 8006c14:	693b      	ldr	r3, [r7, #16]
 8006c16:	4413      	add	r3, r2
 8006c18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c1c:	461a      	mov	r2, r3
 8006c1e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006c22:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8006c24:	6878      	ldr	r0, [r7, #4]
 8006c26:	f007 f9ed 	bl	800e004 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	4a0a      	ldr	r2, [pc, #40]	@ (8006c58 <PCD_EP_OutSetupPacket_int+0x88>)
 8006c2e:	4293      	cmp	r3, r2
 8006c30:	d90c      	bls.n	8006c4c <PCD_EP_OutSetupPacket_int+0x7c>
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	799b      	ldrb	r3, [r3, #6]
 8006c36:	2b01      	cmp	r3, #1
 8006c38:	d108      	bne.n	8006c4c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	6818      	ldr	r0, [r3, #0]
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006c44:	461a      	mov	r2, r3
 8006c46:	2101      	movs	r1, #1
 8006c48:	f004 feb2 	bl	800b9b0 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8006c4c:	2300      	movs	r3, #0
}
 8006c4e:	4618      	mov	r0, r3
 8006c50:	3718      	adds	r7, #24
 8006c52:	46bd      	mov	sp, r7
 8006c54:	bd80      	pop	{r7, pc}
 8006c56:	bf00      	nop
 8006c58:	4f54300a 	.word	0x4f54300a

08006c5c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8006c5c:	b480      	push	{r7}
 8006c5e:	b085      	sub	sp, #20
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	6078      	str	r0, [r7, #4]
 8006c64:	460b      	mov	r3, r1
 8006c66:	70fb      	strb	r3, [r7, #3]
 8006c68:	4613      	mov	r3, r2
 8006c6a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c72:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8006c74:	78fb      	ldrb	r3, [r7, #3]
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d107      	bne.n	8006c8a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8006c7a:	883b      	ldrh	r3, [r7, #0]
 8006c7c:	0419      	lsls	r1, r3, #16
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	68ba      	ldr	r2, [r7, #8]
 8006c84:	430a      	orrs	r2, r1
 8006c86:	629a      	str	r2, [r3, #40]	@ 0x28
 8006c88:	e028      	b.n	8006cdc <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c90:	0c1b      	lsrs	r3, r3, #16
 8006c92:	68ba      	ldr	r2, [r7, #8]
 8006c94:	4413      	add	r3, r2
 8006c96:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006c98:	2300      	movs	r3, #0
 8006c9a:	73fb      	strb	r3, [r7, #15]
 8006c9c:	e00d      	b.n	8006cba <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681a      	ldr	r2, [r3, #0]
 8006ca2:	7bfb      	ldrb	r3, [r7, #15]
 8006ca4:	3340      	adds	r3, #64	@ 0x40
 8006ca6:	009b      	lsls	r3, r3, #2
 8006ca8:	4413      	add	r3, r2
 8006caa:	685b      	ldr	r3, [r3, #4]
 8006cac:	0c1b      	lsrs	r3, r3, #16
 8006cae:	68ba      	ldr	r2, [r7, #8]
 8006cb0:	4413      	add	r3, r2
 8006cb2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006cb4:	7bfb      	ldrb	r3, [r7, #15]
 8006cb6:	3301      	adds	r3, #1
 8006cb8:	73fb      	strb	r3, [r7, #15]
 8006cba:	7bfa      	ldrb	r2, [r7, #15]
 8006cbc:	78fb      	ldrb	r3, [r7, #3]
 8006cbe:	3b01      	subs	r3, #1
 8006cc0:	429a      	cmp	r2, r3
 8006cc2:	d3ec      	bcc.n	8006c9e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8006cc4:	883b      	ldrh	r3, [r7, #0]
 8006cc6:	0418      	lsls	r0, r3, #16
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	6819      	ldr	r1, [r3, #0]
 8006ccc:	78fb      	ldrb	r3, [r7, #3]
 8006cce:	3b01      	subs	r3, #1
 8006cd0:	68ba      	ldr	r2, [r7, #8]
 8006cd2:	4302      	orrs	r2, r0
 8006cd4:	3340      	adds	r3, #64	@ 0x40
 8006cd6:	009b      	lsls	r3, r3, #2
 8006cd8:	440b      	add	r3, r1
 8006cda:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8006cdc:	2300      	movs	r3, #0
}
 8006cde:	4618      	mov	r0, r3
 8006ce0:	3714      	adds	r7, #20
 8006ce2:	46bd      	mov	sp, r7
 8006ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce8:	4770      	bx	lr

08006cea <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8006cea:	b480      	push	{r7}
 8006cec:	b083      	sub	sp, #12
 8006cee:	af00      	add	r7, sp, #0
 8006cf0:	6078      	str	r0, [r7, #4]
 8006cf2:	460b      	mov	r3, r1
 8006cf4:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	887a      	ldrh	r2, [r7, #2]
 8006cfc:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8006cfe:	2300      	movs	r3, #0
}
 8006d00:	4618      	mov	r0, r3
 8006d02:	370c      	adds	r7, #12
 8006d04:	46bd      	mov	sp, r7
 8006d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d0a:	4770      	bx	lr

08006d0c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8006d0c:	b480      	push	{r7}
 8006d0e:	b085      	sub	sp, #20
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	2201      	movs	r2, #1
 8006d1e:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	2200      	movs	r2, #0
 8006d26:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	699b      	ldr	r3, [r3, #24]
 8006d2e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006d3a:	4b05      	ldr	r3, [pc, #20]	@ (8006d50 <HAL_PCDEx_ActivateLPM+0x44>)
 8006d3c:	4313      	orrs	r3, r2
 8006d3e:	68fa      	ldr	r2, [r7, #12]
 8006d40:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8006d42:	2300      	movs	r3, #0
}
 8006d44:	4618      	mov	r0, r3
 8006d46:	3714      	adds	r7, #20
 8006d48:	46bd      	mov	sp, r7
 8006d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d4e:	4770      	bx	lr
 8006d50:	10000003 	.word	0x10000003

08006d54 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8006d54:	b480      	push	{r7}
 8006d56:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006d58:	4b05      	ldr	r3, [pc, #20]	@ (8006d70 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	4a04      	ldr	r2, [pc, #16]	@ (8006d70 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8006d5e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006d62:	6013      	str	r3, [r2, #0]
}
 8006d64:	bf00      	nop
 8006d66:	46bd      	mov	sp, r7
 8006d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6c:	4770      	bx	lr
 8006d6e:	bf00      	nop
 8006d70:	40007000 	.word	0x40007000

08006d74 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8006d74:	b580      	push	{r7, lr}
 8006d76:	b082      	sub	sp, #8
 8006d78:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8006d7a:	2300      	movs	r3, #0
 8006d7c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8006d7e:	4b23      	ldr	r3, [pc, #140]	@ (8006e0c <HAL_PWREx_EnableOverDrive+0x98>)
 8006d80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d82:	4a22      	ldr	r2, [pc, #136]	@ (8006e0c <HAL_PWREx_EnableOverDrive+0x98>)
 8006d84:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006d88:	6413      	str	r3, [r2, #64]	@ 0x40
 8006d8a:	4b20      	ldr	r3, [pc, #128]	@ (8006e0c <HAL_PWREx_EnableOverDrive+0x98>)
 8006d8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006d92:	603b      	str	r3, [r7, #0]
 8006d94:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8006d96:	4b1e      	ldr	r3, [pc, #120]	@ (8006e10 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	4a1d      	ldr	r2, [pc, #116]	@ (8006e10 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006d9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006da0:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006da2:	f7fc fecb 	bl	8003b3c <HAL_GetTick>
 8006da6:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006da8:	e009      	b.n	8006dbe <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006daa:	f7fc fec7 	bl	8003b3c <HAL_GetTick>
 8006dae:	4602      	mov	r2, r0
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	1ad3      	subs	r3, r2, r3
 8006db4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006db8:	d901      	bls.n	8006dbe <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8006dba:	2303      	movs	r3, #3
 8006dbc:	e022      	b.n	8006e04 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006dbe:	4b14      	ldr	r3, [pc, #80]	@ (8006e10 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006dc0:	685b      	ldr	r3, [r3, #4]
 8006dc2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006dc6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006dca:	d1ee      	bne.n	8006daa <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8006dcc:	4b10      	ldr	r3, [pc, #64]	@ (8006e10 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	4a0f      	ldr	r2, [pc, #60]	@ (8006e10 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006dd2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006dd6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006dd8:	f7fc feb0 	bl	8003b3c <HAL_GetTick>
 8006ddc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006dde:	e009      	b.n	8006df4 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006de0:	f7fc feac 	bl	8003b3c <HAL_GetTick>
 8006de4:	4602      	mov	r2, r0
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	1ad3      	subs	r3, r2, r3
 8006dea:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006dee:	d901      	bls.n	8006df4 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8006df0:	2303      	movs	r3, #3
 8006df2:	e007      	b.n	8006e04 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006df4:	4b06      	ldr	r3, [pc, #24]	@ (8006e10 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006df6:	685b      	ldr	r3, [r3, #4]
 8006df8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006dfc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006e00:	d1ee      	bne.n	8006de0 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8006e02:	2300      	movs	r3, #0
}
 8006e04:	4618      	mov	r0, r3
 8006e06:	3708      	adds	r7, #8
 8006e08:	46bd      	mov	sp, r7
 8006e0a:	bd80      	pop	{r7, pc}
 8006e0c:	40023800 	.word	0x40023800
 8006e10:	40007000 	.word	0x40007000

08006e14 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006e14:	b580      	push	{r7, lr}
 8006e16:	b086      	sub	sp, #24
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d101      	bne.n	8006e2a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8006e26:	2301      	movs	r3, #1
 8006e28:	e29b      	b.n	8007362 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	f003 0301 	and.w	r3, r3, #1
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	f000 8087 	beq.w	8006f46 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006e38:	4b96      	ldr	r3, [pc, #600]	@ (8007094 <HAL_RCC_OscConfig+0x280>)
 8006e3a:	689b      	ldr	r3, [r3, #8]
 8006e3c:	f003 030c 	and.w	r3, r3, #12
 8006e40:	2b04      	cmp	r3, #4
 8006e42:	d00c      	beq.n	8006e5e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006e44:	4b93      	ldr	r3, [pc, #588]	@ (8007094 <HAL_RCC_OscConfig+0x280>)
 8006e46:	689b      	ldr	r3, [r3, #8]
 8006e48:	f003 030c 	and.w	r3, r3, #12
 8006e4c:	2b08      	cmp	r3, #8
 8006e4e:	d112      	bne.n	8006e76 <HAL_RCC_OscConfig+0x62>
 8006e50:	4b90      	ldr	r3, [pc, #576]	@ (8007094 <HAL_RCC_OscConfig+0x280>)
 8006e52:	685b      	ldr	r3, [r3, #4]
 8006e54:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006e58:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006e5c:	d10b      	bne.n	8006e76 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006e5e:	4b8d      	ldr	r3, [pc, #564]	@ (8007094 <HAL_RCC_OscConfig+0x280>)
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d06c      	beq.n	8006f44 <HAL_RCC_OscConfig+0x130>
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	685b      	ldr	r3, [r3, #4]
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d168      	bne.n	8006f44 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8006e72:	2301      	movs	r3, #1
 8006e74:	e275      	b.n	8007362 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	685b      	ldr	r3, [r3, #4]
 8006e7a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006e7e:	d106      	bne.n	8006e8e <HAL_RCC_OscConfig+0x7a>
 8006e80:	4b84      	ldr	r3, [pc, #528]	@ (8007094 <HAL_RCC_OscConfig+0x280>)
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	4a83      	ldr	r2, [pc, #524]	@ (8007094 <HAL_RCC_OscConfig+0x280>)
 8006e86:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006e8a:	6013      	str	r3, [r2, #0]
 8006e8c:	e02e      	b.n	8006eec <HAL_RCC_OscConfig+0xd8>
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	685b      	ldr	r3, [r3, #4]
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d10c      	bne.n	8006eb0 <HAL_RCC_OscConfig+0x9c>
 8006e96:	4b7f      	ldr	r3, [pc, #508]	@ (8007094 <HAL_RCC_OscConfig+0x280>)
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	4a7e      	ldr	r2, [pc, #504]	@ (8007094 <HAL_RCC_OscConfig+0x280>)
 8006e9c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006ea0:	6013      	str	r3, [r2, #0]
 8006ea2:	4b7c      	ldr	r3, [pc, #496]	@ (8007094 <HAL_RCC_OscConfig+0x280>)
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	4a7b      	ldr	r2, [pc, #492]	@ (8007094 <HAL_RCC_OscConfig+0x280>)
 8006ea8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006eac:	6013      	str	r3, [r2, #0]
 8006eae:	e01d      	b.n	8006eec <HAL_RCC_OscConfig+0xd8>
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	685b      	ldr	r3, [r3, #4]
 8006eb4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006eb8:	d10c      	bne.n	8006ed4 <HAL_RCC_OscConfig+0xc0>
 8006eba:	4b76      	ldr	r3, [pc, #472]	@ (8007094 <HAL_RCC_OscConfig+0x280>)
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	4a75      	ldr	r2, [pc, #468]	@ (8007094 <HAL_RCC_OscConfig+0x280>)
 8006ec0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006ec4:	6013      	str	r3, [r2, #0]
 8006ec6:	4b73      	ldr	r3, [pc, #460]	@ (8007094 <HAL_RCC_OscConfig+0x280>)
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	4a72      	ldr	r2, [pc, #456]	@ (8007094 <HAL_RCC_OscConfig+0x280>)
 8006ecc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006ed0:	6013      	str	r3, [r2, #0]
 8006ed2:	e00b      	b.n	8006eec <HAL_RCC_OscConfig+0xd8>
 8006ed4:	4b6f      	ldr	r3, [pc, #444]	@ (8007094 <HAL_RCC_OscConfig+0x280>)
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	4a6e      	ldr	r2, [pc, #440]	@ (8007094 <HAL_RCC_OscConfig+0x280>)
 8006eda:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006ede:	6013      	str	r3, [r2, #0]
 8006ee0:	4b6c      	ldr	r3, [pc, #432]	@ (8007094 <HAL_RCC_OscConfig+0x280>)
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	4a6b      	ldr	r2, [pc, #428]	@ (8007094 <HAL_RCC_OscConfig+0x280>)
 8006ee6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006eea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	685b      	ldr	r3, [r3, #4]
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d013      	beq.n	8006f1c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ef4:	f7fc fe22 	bl	8003b3c <HAL_GetTick>
 8006ef8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006efa:	e008      	b.n	8006f0e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006efc:	f7fc fe1e 	bl	8003b3c <HAL_GetTick>
 8006f00:	4602      	mov	r2, r0
 8006f02:	693b      	ldr	r3, [r7, #16]
 8006f04:	1ad3      	subs	r3, r2, r3
 8006f06:	2b64      	cmp	r3, #100	@ 0x64
 8006f08:	d901      	bls.n	8006f0e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006f0a:	2303      	movs	r3, #3
 8006f0c:	e229      	b.n	8007362 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006f0e:	4b61      	ldr	r3, [pc, #388]	@ (8007094 <HAL_RCC_OscConfig+0x280>)
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d0f0      	beq.n	8006efc <HAL_RCC_OscConfig+0xe8>
 8006f1a:	e014      	b.n	8006f46 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f1c:	f7fc fe0e 	bl	8003b3c <HAL_GetTick>
 8006f20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006f22:	e008      	b.n	8006f36 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006f24:	f7fc fe0a 	bl	8003b3c <HAL_GetTick>
 8006f28:	4602      	mov	r2, r0
 8006f2a:	693b      	ldr	r3, [r7, #16]
 8006f2c:	1ad3      	subs	r3, r2, r3
 8006f2e:	2b64      	cmp	r3, #100	@ 0x64
 8006f30:	d901      	bls.n	8006f36 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8006f32:	2303      	movs	r3, #3
 8006f34:	e215      	b.n	8007362 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006f36:	4b57      	ldr	r3, [pc, #348]	@ (8007094 <HAL_RCC_OscConfig+0x280>)
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d1f0      	bne.n	8006f24 <HAL_RCC_OscConfig+0x110>
 8006f42:	e000      	b.n	8006f46 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006f44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	f003 0302 	and.w	r3, r3, #2
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d069      	beq.n	8007026 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006f52:	4b50      	ldr	r3, [pc, #320]	@ (8007094 <HAL_RCC_OscConfig+0x280>)
 8006f54:	689b      	ldr	r3, [r3, #8]
 8006f56:	f003 030c 	and.w	r3, r3, #12
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d00b      	beq.n	8006f76 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006f5e:	4b4d      	ldr	r3, [pc, #308]	@ (8007094 <HAL_RCC_OscConfig+0x280>)
 8006f60:	689b      	ldr	r3, [r3, #8]
 8006f62:	f003 030c 	and.w	r3, r3, #12
 8006f66:	2b08      	cmp	r3, #8
 8006f68:	d11c      	bne.n	8006fa4 <HAL_RCC_OscConfig+0x190>
 8006f6a:	4b4a      	ldr	r3, [pc, #296]	@ (8007094 <HAL_RCC_OscConfig+0x280>)
 8006f6c:	685b      	ldr	r3, [r3, #4]
 8006f6e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d116      	bne.n	8006fa4 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006f76:	4b47      	ldr	r3, [pc, #284]	@ (8007094 <HAL_RCC_OscConfig+0x280>)
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	f003 0302 	and.w	r3, r3, #2
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d005      	beq.n	8006f8e <HAL_RCC_OscConfig+0x17a>
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	68db      	ldr	r3, [r3, #12]
 8006f86:	2b01      	cmp	r3, #1
 8006f88:	d001      	beq.n	8006f8e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8006f8a:	2301      	movs	r3, #1
 8006f8c:	e1e9      	b.n	8007362 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006f8e:	4b41      	ldr	r3, [pc, #260]	@ (8007094 <HAL_RCC_OscConfig+0x280>)
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	691b      	ldr	r3, [r3, #16]
 8006f9a:	00db      	lsls	r3, r3, #3
 8006f9c:	493d      	ldr	r1, [pc, #244]	@ (8007094 <HAL_RCC_OscConfig+0x280>)
 8006f9e:	4313      	orrs	r3, r2
 8006fa0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006fa2:	e040      	b.n	8007026 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	68db      	ldr	r3, [r3, #12]
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d023      	beq.n	8006ff4 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006fac:	4b39      	ldr	r3, [pc, #228]	@ (8007094 <HAL_RCC_OscConfig+0x280>)
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	4a38      	ldr	r2, [pc, #224]	@ (8007094 <HAL_RCC_OscConfig+0x280>)
 8006fb2:	f043 0301 	orr.w	r3, r3, #1
 8006fb6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006fb8:	f7fc fdc0 	bl	8003b3c <HAL_GetTick>
 8006fbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006fbe:	e008      	b.n	8006fd2 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006fc0:	f7fc fdbc 	bl	8003b3c <HAL_GetTick>
 8006fc4:	4602      	mov	r2, r0
 8006fc6:	693b      	ldr	r3, [r7, #16]
 8006fc8:	1ad3      	subs	r3, r2, r3
 8006fca:	2b02      	cmp	r3, #2
 8006fcc:	d901      	bls.n	8006fd2 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8006fce:	2303      	movs	r3, #3
 8006fd0:	e1c7      	b.n	8007362 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006fd2:	4b30      	ldr	r3, [pc, #192]	@ (8007094 <HAL_RCC_OscConfig+0x280>)
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	f003 0302 	and.w	r3, r3, #2
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d0f0      	beq.n	8006fc0 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006fde:	4b2d      	ldr	r3, [pc, #180]	@ (8007094 <HAL_RCC_OscConfig+0x280>)
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	691b      	ldr	r3, [r3, #16]
 8006fea:	00db      	lsls	r3, r3, #3
 8006fec:	4929      	ldr	r1, [pc, #164]	@ (8007094 <HAL_RCC_OscConfig+0x280>)
 8006fee:	4313      	orrs	r3, r2
 8006ff0:	600b      	str	r3, [r1, #0]
 8006ff2:	e018      	b.n	8007026 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006ff4:	4b27      	ldr	r3, [pc, #156]	@ (8007094 <HAL_RCC_OscConfig+0x280>)
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	4a26      	ldr	r2, [pc, #152]	@ (8007094 <HAL_RCC_OscConfig+0x280>)
 8006ffa:	f023 0301 	bic.w	r3, r3, #1
 8006ffe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007000:	f7fc fd9c 	bl	8003b3c <HAL_GetTick>
 8007004:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007006:	e008      	b.n	800701a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007008:	f7fc fd98 	bl	8003b3c <HAL_GetTick>
 800700c:	4602      	mov	r2, r0
 800700e:	693b      	ldr	r3, [r7, #16]
 8007010:	1ad3      	subs	r3, r2, r3
 8007012:	2b02      	cmp	r3, #2
 8007014:	d901      	bls.n	800701a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8007016:	2303      	movs	r3, #3
 8007018:	e1a3      	b.n	8007362 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800701a:	4b1e      	ldr	r3, [pc, #120]	@ (8007094 <HAL_RCC_OscConfig+0x280>)
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	f003 0302 	and.w	r3, r3, #2
 8007022:	2b00      	cmp	r3, #0
 8007024:	d1f0      	bne.n	8007008 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	f003 0308 	and.w	r3, r3, #8
 800702e:	2b00      	cmp	r3, #0
 8007030:	d038      	beq.n	80070a4 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	695b      	ldr	r3, [r3, #20]
 8007036:	2b00      	cmp	r3, #0
 8007038:	d019      	beq.n	800706e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800703a:	4b16      	ldr	r3, [pc, #88]	@ (8007094 <HAL_RCC_OscConfig+0x280>)
 800703c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800703e:	4a15      	ldr	r2, [pc, #84]	@ (8007094 <HAL_RCC_OscConfig+0x280>)
 8007040:	f043 0301 	orr.w	r3, r3, #1
 8007044:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007046:	f7fc fd79 	bl	8003b3c <HAL_GetTick>
 800704a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800704c:	e008      	b.n	8007060 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800704e:	f7fc fd75 	bl	8003b3c <HAL_GetTick>
 8007052:	4602      	mov	r2, r0
 8007054:	693b      	ldr	r3, [r7, #16]
 8007056:	1ad3      	subs	r3, r2, r3
 8007058:	2b02      	cmp	r3, #2
 800705a:	d901      	bls.n	8007060 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800705c:	2303      	movs	r3, #3
 800705e:	e180      	b.n	8007362 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007060:	4b0c      	ldr	r3, [pc, #48]	@ (8007094 <HAL_RCC_OscConfig+0x280>)
 8007062:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007064:	f003 0302 	and.w	r3, r3, #2
 8007068:	2b00      	cmp	r3, #0
 800706a:	d0f0      	beq.n	800704e <HAL_RCC_OscConfig+0x23a>
 800706c:	e01a      	b.n	80070a4 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800706e:	4b09      	ldr	r3, [pc, #36]	@ (8007094 <HAL_RCC_OscConfig+0x280>)
 8007070:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007072:	4a08      	ldr	r2, [pc, #32]	@ (8007094 <HAL_RCC_OscConfig+0x280>)
 8007074:	f023 0301 	bic.w	r3, r3, #1
 8007078:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800707a:	f7fc fd5f 	bl	8003b3c <HAL_GetTick>
 800707e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007080:	e00a      	b.n	8007098 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007082:	f7fc fd5b 	bl	8003b3c <HAL_GetTick>
 8007086:	4602      	mov	r2, r0
 8007088:	693b      	ldr	r3, [r7, #16]
 800708a:	1ad3      	subs	r3, r2, r3
 800708c:	2b02      	cmp	r3, #2
 800708e:	d903      	bls.n	8007098 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8007090:	2303      	movs	r3, #3
 8007092:	e166      	b.n	8007362 <HAL_RCC_OscConfig+0x54e>
 8007094:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007098:	4b92      	ldr	r3, [pc, #584]	@ (80072e4 <HAL_RCC_OscConfig+0x4d0>)
 800709a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800709c:	f003 0302 	and.w	r3, r3, #2
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d1ee      	bne.n	8007082 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	f003 0304 	and.w	r3, r3, #4
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	f000 80a4 	beq.w	80071fa <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80070b2:	4b8c      	ldr	r3, [pc, #560]	@ (80072e4 <HAL_RCC_OscConfig+0x4d0>)
 80070b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d10d      	bne.n	80070da <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80070be:	4b89      	ldr	r3, [pc, #548]	@ (80072e4 <HAL_RCC_OscConfig+0x4d0>)
 80070c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070c2:	4a88      	ldr	r2, [pc, #544]	@ (80072e4 <HAL_RCC_OscConfig+0x4d0>)
 80070c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80070c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80070ca:	4b86      	ldr	r3, [pc, #536]	@ (80072e4 <HAL_RCC_OscConfig+0x4d0>)
 80070cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80070d2:	60bb      	str	r3, [r7, #8]
 80070d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80070d6:	2301      	movs	r3, #1
 80070d8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80070da:	4b83      	ldr	r3, [pc, #524]	@ (80072e8 <HAL_RCC_OscConfig+0x4d4>)
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d118      	bne.n	8007118 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80070e6:	4b80      	ldr	r3, [pc, #512]	@ (80072e8 <HAL_RCC_OscConfig+0x4d4>)
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	4a7f      	ldr	r2, [pc, #508]	@ (80072e8 <HAL_RCC_OscConfig+0x4d4>)
 80070ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80070f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80070f2:	f7fc fd23 	bl	8003b3c <HAL_GetTick>
 80070f6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80070f8:	e008      	b.n	800710c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80070fa:	f7fc fd1f 	bl	8003b3c <HAL_GetTick>
 80070fe:	4602      	mov	r2, r0
 8007100:	693b      	ldr	r3, [r7, #16]
 8007102:	1ad3      	subs	r3, r2, r3
 8007104:	2b64      	cmp	r3, #100	@ 0x64
 8007106:	d901      	bls.n	800710c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8007108:	2303      	movs	r3, #3
 800710a:	e12a      	b.n	8007362 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800710c:	4b76      	ldr	r3, [pc, #472]	@ (80072e8 <HAL_RCC_OscConfig+0x4d4>)
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007114:	2b00      	cmp	r3, #0
 8007116:	d0f0      	beq.n	80070fa <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	689b      	ldr	r3, [r3, #8]
 800711c:	2b01      	cmp	r3, #1
 800711e:	d106      	bne.n	800712e <HAL_RCC_OscConfig+0x31a>
 8007120:	4b70      	ldr	r3, [pc, #448]	@ (80072e4 <HAL_RCC_OscConfig+0x4d0>)
 8007122:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007124:	4a6f      	ldr	r2, [pc, #444]	@ (80072e4 <HAL_RCC_OscConfig+0x4d0>)
 8007126:	f043 0301 	orr.w	r3, r3, #1
 800712a:	6713      	str	r3, [r2, #112]	@ 0x70
 800712c:	e02d      	b.n	800718a <HAL_RCC_OscConfig+0x376>
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	689b      	ldr	r3, [r3, #8]
 8007132:	2b00      	cmp	r3, #0
 8007134:	d10c      	bne.n	8007150 <HAL_RCC_OscConfig+0x33c>
 8007136:	4b6b      	ldr	r3, [pc, #428]	@ (80072e4 <HAL_RCC_OscConfig+0x4d0>)
 8007138:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800713a:	4a6a      	ldr	r2, [pc, #424]	@ (80072e4 <HAL_RCC_OscConfig+0x4d0>)
 800713c:	f023 0301 	bic.w	r3, r3, #1
 8007140:	6713      	str	r3, [r2, #112]	@ 0x70
 8007142:	4b68      	ldr	r3, [pc, #416]	@ (80072e4 <HAL_RCC_OscConfig+0x4d0>)
 8007144:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007146:	4a67      	ldr	r2, [pc, #412]	@ (80072e4 <HAL_RCC_OscConfig+0x4d0>)
 8007148:	f023 0304 	bic.w	r3, r3, #4
 800714c:	6713      	str	r3, [r2, #112]	@ 0x70
 800714e:	e01c      	b.n	800718a <HAL_RCC_OscConfig+0x376>
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	689b      	ldr	r3, [r3, #8]
 8007154:	2b05      	cmp	r3, #5
 8007156:	d10c      	bne.n	8007172 <HAL_RCC_OscConfig+0x35e>
 8007158:	4b62      	ldr	r3, [pc, #392]	@ (80072e4 <HAL_RCC_OscConfig+0x4d0>)
 800715a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800715c:	4a61      	ldr	r2, [pc, #388]	@ (80072e4 <HAL_RCC_OscConfig+0x4d0>)
 800715e:	f043 0304 	orr.w	r3, r3, #4
 8007162:	6713      	str	r3, [r2, #112]	@ 0x70
 8007164:	4b5f      	ldr	r3, [pc, #380]	@ (80072e4 <HAL_RCC_OscConfig+0x4d0>)
 8007166:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007168:	4a5e      	ldr	r2, [pc, #376]	@ (80072e4 <HAL_RCC_OscConfig+0x4d0>)
 800716a:	f043 0301 	orr.w	r3, r3, #1
 800716e:	6713      	str	r3, [r2, #112]	@ 0x70
 8007170:	e00b      	b.n	800718a <HAL_RCC_OscConfig+0x376>
 8007172:	4b5c      	ldr	r3, [pc, #368]	@ (80072e4 <HAL_RCC_OscConfig+0x4d0>)
 8007174:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007176:	4a5b      	ldr	r2, [pc, #364]	@ (80072e4 <HAL_RCC_OscConfig+0x4d0>)
 8007178:	f023 0301 	bic.w	r3, r3, #1
 800717c:	6713      	str	r3, [r2, #112]	@ 0x70
 800717e:	4b59      	ldr	r3, [pc, #356]	@ (80072e4 <HAL_RCC_OscConfig+0x4d0>)
 8007180:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007182:	4a58      	ldr	r2, [pc, #352]	@ (80072e4 <HAL_RCC_OscConfig+0x4d0>)
 8007184:	f023 0304 	bic.w	r3, r3, #4
 8007188:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	689b      	ldr	r3, [r3, #8]
 800718e:	2b00      	cmp	r3, #0
 8007190:	d015      	beq.n	80071be <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007192:	f7fc fcd3 	bl	8003b3c <HAL_GetTick>
 8007196:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007198:	e00a      	b.n	80071b0 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800719a:	f7fc fccf 	bl	8003b3c <HAL_GetTick>
 800719e:	4602      	mov	r2, r0
 80071a0:	693b      	ldr	r3, [r7, #16]
 80071a2:	1ad3      	subs	r3, r2, r3
 80071a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80071a8:	4293      	cmp	r3, r2
 80071aa:	d901      	bls.n	80071b0 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80071ac:	2303      	movs	r3, #3
 80071ae:	e0d8      	b.n	8007362 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80071b0:	4b4c      	ldr	r3, [pc, #304]	@ (80072e4 <HAL_RCC_OscConfig+0x4d0>)
 80071b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80071b4:	f003 0302 	and.w	r3, r3, #2
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d0ee      	beq.n	800719a <HAL_RCC_OscConfig+0x386>
 80071bc:	e014      	b.n	80071e8 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80071be:	f7fc fcbd 	bl	8003b3c <HAL_GetTick>
 80071c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80071c4:	e00a      	b.n	80071dc <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80071c6:	f7fc fcb9 	bl	8003b3c <HAL_GetTick>
 80071ca:	4602      	mov	r2, r0
 80071cc:	693b      	ldr	r3, [r7, #16]
 80071ce:	1ad3      	subs	r3, r2, r3
 80071d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80071d4:	4293      	cmp	r3, r2
 80071d6:	d901      	bls.n	80071dc <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80071d8:	2303      	movs	r3, #3
 80071da:	e0c2      	b.n	8007362 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80071dc:	4b41      	ldr	r3, [pc, #260]	@ (80072e4 <HAL_RCC_OscConfig+0x4d0>)
 80071de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80071e0:	f003 0302 	and.w	r3, r3, #2
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d1ee      	bne.n	80071c6 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80071e8:	7dfb      	ldrb	r3, [r7, #23]
 80071ea:	2b01      	cmp	r3, #1
 80071ec:	d105      	bne.n	80071fa <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80071ee:	4b3d      	ldr	r3, [pc, #244]	@ (80072e4 <HAL_RCC_OscConfig+0x4d0>)
 80071f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071f2:	4a3c      	ldr	r2, [pc, #240]	@ (80072e4 <HAL_RCC_OscConfig+0x4d0>)
 80071f4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80071f8:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	699b      	ldr	r3, [r3, #24]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	f000 80ae 	beq.w	8007360 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007204:	4b37      	ldr	r3, [pc, #220]	@ (80072e4 <HAL_RCC_OscConfig+0x4d0>)
 8007206:	689b      	ldr	r3, [r3, #8]
 8007208:	f003 030c 	and.w	r3, r3, #12
 800720c:	2b08      	cmp	r3, #8
 800720e:	d06d      	beq.n	80072ec <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	699b      	ldr	r3, [r3, #24]
 8007214:	2b02      	cmp	r3, #2
 8007216:	d14b      	bne.n	80072b0 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007218:	4b32      	ldr	r3, [pc, #200]	@ (80072e4 <HAL_RCC_OscConfig+0x4d0>)
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	4a31      	ldr	r2, [pc, #196]	@ (80072e4 <HAL_RCC_OscConfig+0x4d0>)
 800721e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007222:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007224:	f7fc fc8a 	bl	8003b3c <HAL_GetTick>
 8007228:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800722a:	e008      	b.n	800723e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800722c:	f7fc fc86 	bl	8003b3c <HAL_GetTick>
 8007230:	4602      	mov	r2, r0
 8007232:	693b      	ldr	r3, [r7, #16]
 8007234:	1ad3      	subs	r3, r2, r3
 8007236:	2b02      	cmp	r3, #2
 8007238:	d901      	bls.n	800723e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800723a:	2303      	movs	r3, #3
 800723c:	e091      	b.n	8007362 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800723e:	4b29      	ldr	r3, [pc, #164]	@ (80072e4 <HAL_RCC_OscConfig+0x4d0>)
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007246:	2b00      	cmp	r3, #0
 8007248:	d1f0      	bne.n	800722c <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	69da      	ldr	r2, [r3, #28]
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	6a1b      	ldr	r3, [r3, #32]
 8007252:	431a      	orrs	r2, r3
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007258:	019b      	lsls	r3, r3, #6
 800725a:	431a      	orrs	r2, r3
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007260:	085b      	lsrs	r3, r3, #1
 8007262:	3b01      	subs	r3, #1
 8007264:	041b      	lsls	r3, r3, #16
 8007266:	431a      	orrs	r2, r3
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800726c:	061b      	lsls	r3, r3, #24
 800726e:	431a      	orrs	r2, r3
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007274:	071b      	lsls	r3, r3, #28
 8007276:	491b      	ldr	r1, [pc, #108]	@ (80072e4 <HAL_RCC_OscConfig+0x4d0>)
 8007278:	4313      	orrs	r3, r2
 800727a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800727c:	4b19      	ldr	r3, [pc, #100]	@ (80072e4 <HAL_RCC_OscConfig+0x4d0>)
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	4a18      	ldr	r2, [pc, #96]	@ (80072e4 <HAL_RCC_OscConfig+0x4d0>)
 8007282:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007286:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007288:	f7fc fc58 	bl	8003b3c <HAL_GetTick>
 800728c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800728e:	e008      	b.n	80072a2 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007290:	f7fc fc54 	bl	8003b3c <HAL_GetTick>
 8007294:	4602      	mov	r2, r0
 8007296:	693b      	ldr	r3, [r7, #16]
 8007298:	1ad3      	subs	r3, r2, r3
 800729a:	2b02      	cmp	r3, #2
 800729c:	d901      	bls.n	80072a2 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800729e:	2303      	movs	r3, #3
 80072a0:	e05f      	b.n	8007362 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80072a2:	4b10      	ldr	r3, [pc, #64]	@ (80072e4 <HAL_RCC_OscConfig+0x4d0>)
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d0f0      	beq.n	8007290 <HAL_RCC_OscConfig+0x47c>
 80072ae:	e057      	b.n	8007360 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80072b0:	4b0c      	ldr	r3, [pc, #48]	@ (80072e4 <HAL_RCC_OscConfig+0x4d0>)
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	4a0b      	ldr	r2, [pc, #44]	@ (80072e4 <HAL_RCC_OscConfig+0x4d0>)
 80072b6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80072ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072bc:	f7fc fc3e 	bl	8003b3c <HAL_GetTick>
 80072c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80072c2:	e008      	b.n	80072d6 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80072c4:	f7fc fc3a 	bl	8003b3c <HAL_GetTick>
 80072c8:	4602      	mov	r2, r0
 80072ca:	693b      	ldr	r3, [r7, #16]
 80072cc:	1ad3      	subs	r3, r2, r3
 80072ce:	2b02      	cmp	r3, #2
 80072d0:	d901      	bls.n	80072d6 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80072d2:	2303      	movs	r3, #3
 80072d4:	e045      	b.n	8007362 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80072d6:	4b03      	ldr	r3, [pc, #12]	@ (80072e4 <HAL_RCC_OscConfig+0x4d0>)
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d1f0      	bne.n	80072c4 <HAL_RCC_OscConfig+0x4b0>
 80072e2:	e03d      	b.n	8007360 <HAL_RCC_OscConfig+0x54c>
 80072e4:	40023800 	.word	0x40023800
 80072e8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80072ec:	4b1f      	ldr	r3, [pc, #124]	@ (800736c <HAL_RCC_OscConfig+0x558>)
 80072ee:	685b      	ldr	r3, [r3, #4]
 80072f0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	699b      	ldr	r3, [r3, #24]
 80072f6:	2b01      	cmp	r3, #1
 80072f8:	d030      	beq.n	800735c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007304:	429a      	cmp	r2, r3
 8007306:	d129      	bne.n	800735c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007312:	429a      	cmp	r2, r3
 8007314:	d122      	bne.n	800735c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007316:	68fa      	ldr	r2, [r7, #12]
 8007318:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800731c:	4013      	ands	r3, r2
 800731e:	687a      	ldr	r2, [r7, #4]
 8007320:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007322:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007324:	4293      	cmp	r3, r2
 8007326:	d119      	bne.n	800735c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007332:	085b      	lsrs	r3, r3, #1
 8007334:	3b01      	subs	r3, #1
 8007336:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007338:	429a      	cmp	r2, r3
 800733a:	d10f      	bne.n	800735c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007346:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8007348:	429a      	cmp	r2, r3
 800734a:	d107      	bne.n	800735c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007356:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007358:	429a      	cmp	r2, r3
 800735a:	d001      	beq.n	8007360 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 800735c:	2301      	movs	r3, #1
 800735e:	e000      	b.n	8007362 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8007360:	2300      	movs	r3, #0
}
 8007362:	4618      	mov	r0, r3
 8007364:	3718      	adds	r7, #24
 8007366:	46bd      	mov	sp, r7
 8007368:	bd80      	pop	{r7, pc}
 800736a:	bf00      	nop
 800736c:	40023800 	.word	0x40023800

08007370 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007370:	b580      	push	{r7, lr}
 8007372:	b084      	sub	sp, #16
 8007374:	af00      	add	r7, sp, #0
 8007376:	6078      	str	r0, [r7, #4]
 8007378:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800737a:	2300      	movs	r3, #0
 800737c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	2b00      	cmp	r3, #0
 8007382:	d101      	bne.n	8007388 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007384:	2301      	movs	r3, #1
 8007386:	e0d0      	b.n	800752a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007388:	4b6a      	ldr	r3, [pc, #424]	@ (8007534 <HAL_RCC_ClockConfig+0x1c4>)
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	f003 030f 	and.w	r3, r3, #15
 8007390:	683a      	ldr	r2, [r7, #0]
 8007392:	429a      	cmp	r2, r3
 8007394:	d910      	bls.n	80073b8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007396:	4b67      	ldr	r3, [pc, #412]	@ (8007534 <HAL_RCC_ClockConfig+0x1c4>)
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	f023 020f 	bic.w	r2, r3, #15
 800739e:	4965      	ldr	r1, [pc, #404]	@ (8007534 <HAL_RCC_ClockConfig+0x1c4>)
 80073a0:	683b      	ldr	r3, [r7, #0]
 80073a2:	4313      	orrs	r3, r2
 80073a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80073a6:	4b63      	ldr	r3, [pc, #396]	@ (8007534 <HAL_RCC_ClockConfig+0x1c4>)
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	f003 030f 	and.w	r3, r3, #15
 80073ae:	683a      	ldr	r2, [r7, #0]
 80073b0:	429a      	cmp	r2, r3
 80073b2:	d001      	beq.n	80073b8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80073b4:	2301      	movs	r3, #1
 80073b6:	e0b8      	b.n	800752a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	f003 0302 	and.w	r3, r3, #2
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d020      	beq.n	8007406 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	f003 0304 	and.w	r3, r3, #4
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d005      	beq.n	80073dc <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80073d0:	4b59      	ldr	r3, [pc, #356]	@ (8007538 <HAL_RCC_ClockConfig+0x1c8>)
 80073d2:	689b      	ldr	r3, [r3, #8]
 80073d4:	4a58      	ldr	r2, [pc, #352]	@ (8007538 <HAL_RCC_ClockConfig+0x1c8>)
 80073d6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80073da:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	f003 0308 	and.w	r3, r3, #8
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d005      	beq.n	80073f4 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80073e8:	4b53      	ldr	r3, [pc, #332]	@ (8007538 <HAL_RCC_ClockConfig+0x1c8>)
 80073ea:	689b      	ldr	r3, [r3, #8]
 80073ec:	4a52      	ldr	r2, [pc, #328]	@ (8007538 <HAL_RCC_ClockConfig+0x1c8>)
 80073ee:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80073f2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80073f4:	4b50      	ldr	r3, [pc, #320]	@ (8007538 <HAL_RCC_ClockConfig+0x1c8>)
 80073f6:	689b      	ldr	r3, [r3, #8]
 80073f8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	689b      	ldr	r3, [r3, #8]
 8007400:	494d      	ldr	r1, [pc, #308]	@ (8007538 <HAL_RCC_ClockConfig+0x1c8>)
 8007402:	4313      	orrs	r3, r2
 8007404:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	f003 0301 	and.w	r3, r3, #1
 800740e:	2b00      	cmp	r3, #0
 8007410:	d040      	beq.n	8007494 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	685b      	ldr	r3, [r3, #4]
 8007416:	2b01      	cmp	r3, #1
 8007418:	d107      	bne.n	800742a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800741a:	4b47      	ldr	r3, [pc, #284]	@ (8007538 <HAL_RCC_ClockConfig+0x1c8>)
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007422:	2b00      	cmp	r3, #0
 8007424:	d115      	bne.n	8007452 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007426:	2301      	movs	r3, #1
 8007428:	e07f      	b.n	800752a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	685b      	ldr	r3, [r3, #4]
 800742e:	2b02      	cmp	r3, #2
 8007430:	d107      	bne.n	8007442 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007432:	4b41      	ldr	r3, [pc, #260]	@ (8007538 <HAL_RCC_ClockConfig+0x1c8>)
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800743a:	2b00      	cmp	r3, #0
 800743c:	d109      	bne.n	8007452 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800743e:	2301      	movs	r3, #1
 8007440:	e073      	b.n	800752a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007442:	4b3d      	ldr	r3, [pc, #244]	@ (8007538 <HAL_RCC_ClockConfig+0x1c8>)
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	f003 0302 	and.w	r3, r3, #2
 800744a:	2b00      	cmp	r3, #0
 800744c:	d101      	bne.n	8007452 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800744e:	2301      	movs	r3, #1
 8007450:	e06b      	b.n	800752a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007452:	4b39      	ldr	r3, [pc, #228]	@ (8007538 <HAL_RCC_ClockConfig+0x1c8>)
 8007454:	689b      	ldr	r3, [r3, #8]
 8007456:	f023 0203 	bic.w	r2, r3, #3
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	685b      	ldr	r3, [r3, #4]
 800745e:	4936      	ldr	r1, [pc, #216]	@ (8007538 <HAL_RCC_ClockConfig+0x1c8>)
 8007460:	4313      	orrs	r3, r2
 8007462:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007464:	f7fc fb6a 	bl	8003b3c <HAL_GetTick>
 8007468:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800746a:	e00a      	b.n	8007482 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800746c:	f7fc fb66 	bl	8003b3c <HAL_GetTick>
 8007470:	4602      	mov	r2, r0
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	1ad3      	subs	r3, r2, r3
 8007476:	f241 3288 	movw	r2, #5000	@ 0x1388
 800747a:	4293      	cmp	r3, r2
 800747c:	d901      	bls.n	8007482 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800747e:	2303      	movs	r3, #3
 8007480:	e053      	b.n	800752a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007482:	4b2d      	ldr	r3, [pc, #180]	@ (8007538 <HAL_RCC_ClockConfig+0x1c8>)
 8007484:	689b      	ldr	r3, [r3, #8]
 8007486:	f003 020c 	and.w	r2, r3, #12
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	685b      	ldr	r3, [r3, #4]
 800748e:	009b      	lsls	r3, r3, #2
 8007490:	429a      	cmp	r2, r3
 8007492:	d1eb      	bne.n	800746c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007494:	4b27      	ldr	r3, [pc, #156]	@ (8007534 <HAL_RCC_ClockConfig+0x1c4>)
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	f003 030f 	and.w	r3, r3, #15
 800749c:	683a      	ldr	r2, [r7, #0]
 800749e:	429a      	cmp	r2, r3
 80074a0:	d210      	bcs.n	80074c4 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80074a2:	4b24      	ldr	r3, [pc, #144]	@ (8007534 <HAL_RCC_ClockConfig+0x1c4>)
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	f023 020f 	bic.w	r2, r3, #15
 80074aa:	4922      	ldr	r1, [pc, #136]	@ (8007534 <HAL_RCC_ClockConfig+0x1c4>)
 80074ac:	683b      	ldr	r3, [r7, #0]
 80074ae:	4313      	orrs	r3, r2
 80074b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80074b2:	4b20      	ldr	r3, [pc, #128]	@ (8007534 <HAL_RCC_ClockConfig+0x1c4>)
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	f003 030f 	and.w	r3, r3, #15
 80074ba:	683a      	ldr	r2, [r7, #0]
 80074bc:	429a      	cmp	r2, r3
 80074be:	d001      	beq.n	80074c4 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80074c0:	2301      	movs	r3, #1
 80074c2:	e032      	b.n	800752a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	f003 0304 	and.w	r3, r3, #4
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d008      	beq.n	80074e2 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80074d0:	4b19      	ldr	r3, [pc, #100]	@ (8007538 <HAL_RCC_ClockConfig+0x1c8>)
 80074d2:	689b      	ldr	r3, [r3, #8]
 80074d4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	68db      	ldr	r3, [r3, #12]
 80074dc:	4916      	ldr	r1, [pc, #88]	@ (8007538 <HAL_RCC_ClockConfig+0x1c8>)
 80074de:	4313      	orrs	r3, r2
 80074e0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	f003 0308 	and.w	r3, r3, #8
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d009      	beq.n	8007502 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80074ee:	4b12      	ldr	r3, [pc, #72]	@ (8007538 <HAL_RCC_ClockConfig+0x1c8>)
 80074f0:	689b      	ldr	r3, [r3, #8]
 80074f2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	691b      	ldr	r3, [r3, #16]
 80074fa:	00db      	lsls	r3, r3, #3
 80074fc:	490e      	ldr	r1, [pc, #56]	@ (8007538 <HAL_RCC_ClockConfig+0x1c8>)
 80074fe:	4313      	orrs	r3, r2
 8007500:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007502:	f000 f821 	bl	8007548 <HAL_RCC_GetSysClockFreq>
 8007506:	4602      	mov	r2, r0
 8007508:	4b0b      	ldr	r3, [pc, #44]	@ (8007538 <HAL_RCC_ClockConfig+0x1c8>)
 800750a:	689b      	ldr	r3, [r3, #8]
 800750c:	091b      	lsrs	r3, r3, #4
 800750e:	f003 030f 	and.w	r3, r3, #15
 8007512:	490a      	ldr	r1, [pc, #40]	@ (800753c <HAL_RCC_ClockConfig+0x1cc>)
 8007514:	5ccb      	ldrb	r3, [r1, r3]
 8007516:	fa22 f303 	lsr.w	r3, r2, r3
 800751a:	4a09      	ldr	r2, [pc, #36]	@ (8007540 <HAL_RCC_ClockConfig+0x1d0>)
 800751c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800751e:	4b09      	ldr	r3, [pc, #36]	@ (8007544 <HAL_RCC_ClockConfig+0x1d4>)
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	4618      	mov	r0, r3
 8007524:	f7fc fac6 	bl	8003ab4 <HAL_InitTick>

  return HAL_OK;
 8007528:	2300      	movs	r3, #0
}
 800752a:	4618      	mov	r0, r3
 800752c:	3710      	adds	r7, #16
 800752e:	46bd      	mov	sp, r7
 8007530:	bd80      	pop	{r7, pc}
 8007532:	bf00      	nop
 8007534:	40023c00 	.word	0x40023c00
 8007538:	40023800 	.word	0x40023800
 800753c:	0800ee00 	.word	0x0800ee00
 8007540:	2000000c 	.word	0x2000000c
 8007544:	20000010 	.word	0x20000010

08007548 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007548:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800754c:	b094      	sub	sp, #80	@ 0x50
 800754e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8007550:	2300      	movs	r3, #0
 8007552:	647b      	str	r3, [r7, #68]	@ 0x44
 8007554:	2300      	movs	r3, #0
 8007556:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007558:	2300      	movs	r3, #0
 800755a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 800755c:	2300      	movs	r3, #0
 800755e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007560:	4b79      	ldr	r3, [pc, #484]	@ (8007748 <HAL_RCC_GetSysClockFreq+0x200>)
 8007562:	689b      	ldr	r3, [r3, #8]
 8007564:	f003 030c 	and.w	r3, r3, #12
 8007568:	2b08      	cmp	r3, #8
 800756a:	d00d      	beq.n	8007588 <HAL_RCC_GetSysClockFreq+0x40>
 800756c:	2b08      	cmp	r3, #8
 800756e:	f200 80e1 	bhi.w	8007734 <HAL_RCC_GetSysClockFreq+0x1ec>
 8007572:	2b00      	cmp	r3, #0
 8007574:	d002      	beq.n	800757c <HAL_RCC_GetSysClockFreq+0x34>
 8007576:	2b04      	cmp	r3, #4
 8007578:	d003      	beq.n	8007582 <HAL_RCC_GetSysClockFreq+0x3a>
 800757a:	e0db      	b.n	8007734 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800757c:	4b73      	ldr	r3, [pc, #460]	@ (800774c <HAL_RCC_GetSysClockFreq+0x204>)
 800757e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007580:	e0db      	b.n	800773a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007582:	4b73      	ldr	r3, [pc, #460]	@ (8007750 <HAL_RCC_GetSysClockFreq+0x208>)
 8007584:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007586:	e0d8      	b.n	800773a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007588:	4b6f      	ldr	r3, [pc, #444]	@ (8007748 <HAL_RCC_GetSysClockFreq+0x200>)
 800758a:	685b      	ldr	r3, [r3, #4]
 800758c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007590:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8007592:	4b6d      	ldr	r3, [pc, #436]	@ (8007748 <HAL_RCC_GetSysClockFreq+0x200>)
 8007594:	685b      	ldr	r3, [r3, #4]
 8007596:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800759a:	2b00      	cmp	r3, #0
 800759c:	d063      	beq.n	8007666 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800759e:	4b6a      	ldr	r3, [pc, #424]	@ (8007748 <HAL_RCC_GetSysClockFreq+0x200>)
 80075a0:	685b      	ldr	r3, [r3, #4]
 80075a2:	099b      	lsrs	r3, r3, #6
 80075a4:	2200      	movs	r2, #0
 80075a6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80075a8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80075aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80075b0:	633b      	str	r3, [r7, #48]	@ 0x30
 80075b2:	2300      	movs	r3, #0
 80075b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80075b6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80075ba:	4622      	mov	r2, r4
 80075bc:	462b      	mov	r3, r5
 80075be:	f04f 0000 	mov.w	r0, #0
 80075c2:	f04f 0100 	mov.w	r1, #0
 80075c6:	0159      	lsls	r1, r3, #5
 80075c8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80075cc:	0150      	lsls	r0, r2, #5
 80075ce:	4602      	mov	r2, r0
 80075d0:	460b      	mov	r3, r1
 80075d2:	4621      	mov	r1, r4
 80075d4:	1a51      	subs	r1, r2, r1
 80075d6:	6139      	str	r1, [r7, #16]
 80075d8:	4629      	mov	r1, r5
 80075da:	eb63 0301 	sbc.w	r3, r3, r1
 80075de:	617b      	str	r3, [r7, #20]
 80075e0:	f04f 0200 	mov.w	r2, #0
 80075e4:	f04f 0300 	mov.w	r3, #0
 80075e8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80075ec:	4659      	mov	r1, fp
 80075ee:	018b      	lsls	r3, r1, #6
 80075f0:	4651      	mov	r1, sl
 80075f2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80075f6:	4651      	mov	r1, sl
 80075f8:	018a      	lsls	r2, r1, #6
 80075fa:	4651      	mov	r1, sl
 80075fc:	ebb2 0801 	subs.w	r8, r2, r1
 8007600:	4659      	mov	r1, fp
 8007602:	eb63 0901 	sbc.w	r9, r3, r1
 8007606:	f04f 0200 	mov.w	r2, #0
 800760a:	f04f 0300 	mov.w	r3, #0
 800760e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007612:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007616:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800761a:	4690      	mov	r8, r2
 800761c:	4699      	mov	r9, r3
 800761e:	4623      	mov	r3, r4
 8007620:	eb18 0303 	adds.w	r3, r8, r3
 8007624:	60bb      	str	r3, [r7, #8]
 8007626:	462b      	mov	r3, r5
 8007628:	eb49 0303 	adc.w	r3, r9, r3
 800762c:	60fb      	str	r3, [r7, #12]
 800762e:	f04f 0200 	mov.w	r2, #0
 8007632:	f04f 0300 	mov.w	r3, #0
 8007636:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800763a:	4629      	mov	r1, r5
 800763c:	024b      	lsls	r3, r1, #9
 800763e:	4621      	mov	r1, r4
 8007640:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007644:	4621      	mov	r1, r4
 8007646:	024a      	lsls	r2, r1, #9
 8007648:	4610      	mov	r0, r2
 800764a:	4619      	mov	r1, r3
 800764c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800764e:	2200      	movs	r2, #0
 8007650:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007652:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007654:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007658:	f7f8 ffaa 	bl	80005b0 <__aeabi_uldivmod>
 800765c:	4602      	mov	r2, r0
 800765e:	460b      	mov	r3, r1
 8007660:	4613      	mov	r3, r2
 8007662:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007664:	e058      	b.n	8007718 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007666:	4b38      	ldr	r3, [pc, #224]	@ (8007748 <HAL_RCC_GetSysClockFreq+0x200>)
 8007668:	685b      	ldr	r3, [r3, #4]
 800766a:	099b      	lsrs	r3, r3, #6
 800766c:	2200      	movs	r2, #0
 800766e:	4618      	mov	r0, r3
 8007670:	4611      	mov	r1, r2
 8007672:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8007676:	623b      	str	r3, [r7, #32]
 8007678:	2300      	movs	r3, #0
 800767a:	627b      	str	r3, [r7, #36]	@ 0x24
 800767c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8007680:	4642      	mov	r2, r8
 8007682:	464b      	mov	r3, r9
 8007684:	f04f 0000 	mov.w	r0, #0
 8007688:	f04f 0100 	mov.w	r1, #0
 800768c:	0159      	lsls	r1, r3, #5
 800768e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007692:	0150      	lsls	r0, r2, #5
 8007694:	4602      	mov	r2, r0
 8007696:	460b      	mov	r3, r1
 8007698:	4641      	mov	r1, r8
 800769a:	ebb2 0a01 	subs.w	sl, r2, r1
 800769e:	4649      	mov	r1, r9
 80076a0:	eb63 0b01 	sbc.w	fp, r3, r1
 80076a4:	f04f 0200 	mov.w	r2, #0
 80076a8:	f04f 0300 	mov.w	r3, #0
 80076ac:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80076b0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80076b4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80076b8:	ebb2 040a 	subs.w	r4, r2, sl
 80076bc:	eb63 050b 	sbc.w	r5, r3, fp
 80076c0:	f04f 0200 	mov.w	r2, #0
 80076c4:	f04f 0300 	mov.w	r3, #0
 80076c8:	00eb      	lsls	r3, r5, #3
 80076ca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80076ce:	00e2      	lsls	r2, r4, #3
 80076d0:	4614      	mov	r4, r2
 80076d2:	461d      	mov	r5, r3
 80076d4:	4643      	mov	r3, r8
 80076d6:	18e3      	adds	r3, r4, r3
 80076d8:	603b      	str	r3, [r7, #0]
 80076da:	464b      	mov	r3, r9
 80076dc:	eb45 0303 	adc.w	r3, r5, r3
 80076e0:	607b      	str	r3, [r7, #4]
 80076e2:	f04f 0200 	mov.w	r2, #0
 80076e6:	f04f 0300 	mov.w	r3, #0
 80076ea:	e9d7 4500 	ldrd	r4, r5, [r7]
 80076ee:	4629      	mov	r1, r5
 80076f0:	028b      	lsls	r3, r1, #10
 80076f2:	4621      	mov	r1, r4
 80076f4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80076f8:	4621      	mov	r1, r4
 80076fa:	028a      	lsls	r2, r1, #10
 80076fc:	4610      	mov	r0, r2
 80076fe:	4619      	mov	r1, r3
 8007700:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007702:	2200      	movs	r2, #0
 8007704:	61bb      	str	r3, [r7, #24]
 8007706:	61fa      	str	r2, [r7, #28]
 8007708:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800770c:	f7f8 ff50 	bl	80005b0 <__aeabi_uldivmod>
 8007710:	4602      	mov	r2, r0
 8007712:	460b      	mov	r3, r1
 8007714:	4613      	mov	r3, r2
 8007716:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8007718:	4b0b      	ldr	r3, [pc, #44]	@ (8007748 <HAL_RCC_GetSysClockFreq+0x200>)
 800771a:	685b      	ldr	r3, [r3, #4]
 800771c:	0c1b      	lsrs	r3, r3, #16
 800771e:	f003 0303 	and.w	r3, r3, #3
 8007722:	3301      	adds	r3, #1
 8007724:	005b      	lsls	r3, r3, #1
 8007726:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8007728:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800772a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800772c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007730:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007732:	e002      	b.n	800773a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007734:	4b05      	ldr	r3, [pc, #20]	@ (800774c <HAL_RCC_GetSysClockFreq+0x204>)
 8007736:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007738:	bf00      	nop
    }
  }
  return sysclockfreq;
 800773a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800773c:	4618      	mov	r0, r3
 800773e:	3750      	adds	r7, #80	@ 0x50
 8007740:	46bd      	mov	sp, r7
 8007742:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007746:	bf00      	nop
 8007748:	40023800 	.word	0x40023800
 800774c:	00f42400 	.word	0x00f42400
 8007750:	007a1200 	.word	0x007a1200

08007754 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007754:	b480      	push	{r7}
 8007756:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007758:	4b03      	ldr	r3, [pc, #12]	@ (8007768 <HAL_RCC_GetHCLKFreq+0x14>)
 800775a:	681b      	ldr	r3, [r3, #0]
}
 800775c:	4618      	mov	r0, r3
 800775e:	46bd      	mov	sp, r7
 8007760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007764:	4770      	bx	lr
 8007766:	bf00      	nop
 8007768:	2000000c 	.word	0x2000000c

0800776c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800776c:	b580      	push	{r7, lr}
 800776e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007770:	f7ff fff0 	bl	8007754 <HAL_RCC_GetHCLKFreq>
 8007774:	4602      	mov	r2, r0
 8007776:	4b05      	ldr	r3, [pc, #20]	@ (800778c <HAL_RCC_GetPCLK1Freq+0x20>)
 8007778:	689b      	ldr	r3, [r3, #8]
 800777a:	0a9b      	lsrs	r3, r3, #10
 800777c:	f003 0307 	and.w	r3, r3, #7
 8007780:	4903      	ldr	r1, [pc, #12]	@ (8007790 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007782:	5ccb      	ldrb	r3, [r1, r3]
 8007784:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007788:	4618      	mov	r0, r3
 800778a:	bd80      	pop	{r7, pc}
 800778c:	40023800 	.word	0x40023800
 8007790:	0800ee10 	.word	0x0800ee10

08007794 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007794:	b580      	push	{r7, lr}
 8007796:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007798:	f7ff ffdc 	bl	8007754 <HAL_RCC_GetHCLKFreq>
 800779c:	4602      	mov	r2, r0
 800779e:	4b05      	ldr	r3, [pc, #20]	@ (80077b4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80077a0:	689b      	ldr	r3, [r3, #8]
 80077a2:	0b5b      	lsrs	r3, r3, #13
 80077a4:	f003 0307 	and.w	r3, r3, #7
 80077a8:	4903      	ldr	r1, [pc, #12]	@ (80077b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80077aa:	5ccb      	ldrb	r3, [r1, r3]
 80077ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80077b0:	4618      	mov	r0, r3
 80077b2:	bd80      	pop	{r7, pc}
 80077b4:	40023800 	.word	0x40023800
 80077b8:	0800ee10 	.word	0x0800ee10

080077bc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80077bc:	b580      	push	{r7, lr}
 80077be:	b088      	sub	sp, #32
 80077c0:	af00      	add	r7, sp, #0
 80077c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80077c4:	2300      	movs	r3, #0
 80077c6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80077c8:	2300      	movs	r3, #0
 80077ca:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80077cc:	2300      	movs	r3, #0
 80077ce:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80077d0:	2300      	movs	r3, #0
 80077d2:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80077d4:	2300      	movs	r3, #0
 80077d6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	f003 0301 	and.w	r3, r3, #1
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d012      	beq.n	800780a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80077e4:	4b69      	ldr	r3, [pc, #420]	@ (800798c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80077e6:	689b      	ldr	r3, [r3, #8]
 80077e8:	4a68      	ldr	r2, [pc, #416]	@ (800798c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80077ea:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80077ee:	6093      	str	r3, [r2, #8]
 80077f0:	4b66      	ldr	r3, [pc, #408]	@ (800798c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80077f2:	689a      	ldr	r2, [r3, #8]
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80077f8:	4964      	ldr	r1, [pc, #400]	@ (800798c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80077fa:	4313      	orrs	r3, r2
 80077fc:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007802:	2b00      	cmp	r3, #0
 8007804:	d101      	bne.n	800780a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8007806:	2301      	movs	r3, #1
 8007808:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007812:	2b00      	cmp	r3, #0
 8007814:	d017      	beq.n	8007846 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007816:	4b5d      	ldr	r3, [pc, #372]	@ (800798c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007818:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800781c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007824:	4959      	ldr	r1, [pc, #356]	@ (800798c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007826:	4313      	orrs	r3, r2
 8007828:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007830:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007834:	d101      	bne.n	800783a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8007836:	2301      	movs	r3, #1
 8007838:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800783e:	2b00      	cmp	r3, #0
 8007840:	d101      	bne.n	8007846 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8007842:	2301      	movs	r3, #1
 8007844:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800784e:	2b00      	cmp	r3, #0
 8007850:	d017      	beq.n	8007882 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007852:	4b4e      	ldr	r3, [pc, #312]	@ (800798c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007854:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007858:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007860:	494a      	ldr	r1, [pc, #296]	@ (800798c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007862:	4313      	orrs	r3, r2
 8007864:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800786c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007870:	d101      	bne.n	8007876 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8007872:	2301      	movs	r3, #1
 8007874:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800787a:	2b00      	cmp	r3, #0
 800787c:	d101      	bne.n	8007882 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800787e:	2301      	movs	r3, #1
 8007880:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800788a:	2b00      	cmp	r3, #0
 800788c:	d001      	beq.n	8007892 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800788e:	2301      	movs	r3, #1
 8007890:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	f003 0320 	and.w	r3, r3, #32
 800789a:	2b00      	cmp	r3, #0
 800789c:	f000 808b 	beq.w	80079b6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80078a0:	4b3a      	ldr	r3, [pc, #232]	@ (800798c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80078a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078a4:	4a39      	ldr	r2, [pc, #228]	@ (800798c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80078a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80078aa:	6413      	str	r3, [r2, #64]	@ 0x40
 80078ac:	4b37      	ldr	r3, [pc, #220]	@ (800798c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80078ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80078b4:	60bb      	str	r3, [r7, #8]
 80078b6:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80078b8:	4b35      	ldr	r3, [pc, #212]	@ (8007990 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	4a34      	ldr	r2, [pc, #208]	@ (8007990 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80078be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80078c2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80078c4:	f7fc f93a 	bl	8003b3c <HAL_GetTick>
 80078c8:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80078ca:	e008      	b.n	80078de <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80078cc:	f7fc f936 	bl	8003b3c <HAL_GetTick>
 80078d0:	4602      	mov	r2, r0
 80078d2:	697b      	ldr	r3, [r7, #20]
 80078d4:	1ad3      	subs	r3, r2, r3
 80078d6:	2b64      	cmp	r3, #100	@ 0x64
 80078d8:	d901      	bls.n	80078de <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80078da:	2303      	movs	r3, #3
 80078dc:	e38f      	b.n	8007ffe <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80078de:	4b2c      	ldr	r3, [pc, #176]	@ (8007990 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d0f0      	beq.n	80078cc <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80078ea:	4b28      	ldr	r3, [pc, #160]	@ (800798c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80078ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80078ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80078f2:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80078f4:	693b      	ldr	r3, [r7, #16]
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d035      	beq.n	8007966 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007902:	693a      	ldr	r2, [r7, #16]
 8007904:	429a      	cmp	r2, r3
 8007906:	d02e      	beq.n	8007966 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007908:	4b20      	ldr	r3, [pc, #128]	@ (800798c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800790a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800790c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007910:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007912:	4b1e      	ldr	r3, [pc, #120]	@ (800798c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007914:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007916:	4a1d      	ldr	r2, [pc, #116]	@ (800798c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007918:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800791c:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800791e:	4b1b      	ldr	r3, [pc, #108]	@ (800798c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007920:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007922:	4a1a      	ldr	r2, [pc, #104]	@ (800798c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007924:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007928:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800792a:	4a18      	ldr	r2, [pc, #96]	@ (800798c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800792c:	693b      	ldr	r3, [r7, #16]
 800792e:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007930:	4b16      	ldr	r3, [pc, #88]	@ (800798c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007932:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007934:	f003 0301 	and.w	r3, r3, #1
 8007938:	2b01      	cmp	r3, #1
 800793a:	d114      	bne.n	8007966 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800793c:	f7fc f8fe 	bl	8003b3c <HAL_GetTick>
 8007940:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007942:	e00a      	b.n	800795a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007944:	f7fc f8fa 	bl	8003b3c <HAL_GetTick>
 8007948:	4602      	mov	r2, r0
 800794a:	697b      	ldr	r3, [r7, #20]
 800794c:	1ad3      	subs	r3, r2, r3
 800794e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007952:	4293      	cmp	r3, r2
 8007954:	d901      	bls.n	800795a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8007956:	2303      	movs	r3, #3
 8007958:	e351      	b.n	8007ffe <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800795a:	4b0c      	ldr	r3, [pc, #48]	@ (800798c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800795c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800795e:	f003 0302 	and.w	r3, r3, #2
 8007962:	2b00      	cmp	r3, #0
 8007964:	d0ee      	beq.n	8007944 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800796a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800796e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007972:	d111      	bne.n	8007998 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8007974:	4b05      	ldr	r3, [pc, #20]	@ (800798c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007976:	689b      	ldr	r3, [r3, #8]
 8007978:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8007980:	4b04      	ldr	r3, [pc, #16]	@ (8007994 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8007982:	400b      	ands	r3, r1
 8007984:	4901      	ldr	r1, [pc, #4]	@ (800798c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007986:	4313      	orrs	r3, r2
 8007988:	608b      	str	r3, [r1, #8]
 800798a:	e00b      	b.n	80079a4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800798c:	40023800 	.word	0x40023800
 8007990:	40007000 	.word	0x40007000
 8007994:	0ffffcff 	.word	0x0ffffcff
 8007998:	4bac      	ldr	r3, [pc, #688]	@ (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800799a:	689b      	ldr	r3, [r3, #8]
 800799c:	4aab      	ldr	r2, [pc, #684]	@ (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800799e:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80079a2:	6093      	str	r3, [r2, #8]
 80079a4:	4ba9      	ldr	r3, [pc, #676]	@ (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80079a6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80079b0:	49a6      	ldr	r1, [pc, #664]	@ (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80079b2:	4313      	orrs	r3, r2
 80079b4:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	f003 0310 	and.w	r3, r3, #16
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d010      	beq.n	80079e4 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80079c2:	4ba2      	ldr	r3, [pc, #648]	@ (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80079c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80079c8:	4aa0      	ldr	r2, [pc, #640]	@ (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80079ca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80079ce:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80079d2:	4b9e      	ldr	r3, [pc, #632]	@ (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80079d4:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079dc:	499b      	ldr	r1, [pc, #620]	@ (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80079de:	4313      	orrs	r3, r2
 80079e0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d00a      	beq.n	8007a06 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80079f0:	4b96      	ldr	r3, [pc, #600]	@ (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80079f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80079f6:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80079fe:	4993      	ldr	r1, [pc, #588]	@ (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007a00:	4313      	orrs	r3, r2
 8007a02:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d00a      	beq.n	8007a28 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007a12:	4b8e      	ldr	r3, [pc, #568]	@ (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007a14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a18:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007a20:	498a      	ldr	r1, [pc, #552]	@ (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007a22:	4313      	orrs	r3, r2
 8007a24:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d00a      	beq.n	8007a4a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007a34:	4b85      	ldr	r3, [pc, #532]	@ (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007a36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a3a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007a42:	4982      	ldr	r1, [pc, #520]	@ (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007a44:	4313      	orrs	r3, r2
 8007a46:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d00a      	beq.n	8007a6c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007a56:	4b7d      	ldr	r3, [pc, #500]	@ (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007a58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a5c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a64:	4979      	ldr	r1, [pc, #484]	@ (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007a66:	4313      	orrs	r3, r2
 8007a68:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d00a      	beq.n	8007a8e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007a78:	4b74      	ldr	r3, [pc, #464]	@ (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007a7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a7e:	f023 0203 	bic.w	r2, r3, #3
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a86:	4971      	ldr	r1, [pc, #452]	@ (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007a88:	4313      	orrs	r3, r2
 8007a8a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d00a      	beq.n	8007ab0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007a9a:	4b6c      	ldr	r3, [pc, #432]	@ (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007a9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007aa0:	f023 020c 	bic.w	r2, r3, #12
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007aa8:	4968      	ldr	r1, [pc, #416]	@ (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007aaa:	4313      	orrs	r3, r2
 8007aac:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d00a      	beq.n	8007ad2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007abc:	4b63      	ldr	r3, [pc, #396]	@ (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007abe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ac2:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007aca:	4960      	ldr	r1, [pc, #384]	@ (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007acc:	4313      	orrs	r3, r2
 8007ace:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d00a      	beq.n	8007af4 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007ade:	4b5b      	ldr	r3, [pc, #364]	@ (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007ae0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ae4:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007aec:	4957      	ldr	r1, [pc, #348]	@ (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007aee:	4313      	orrs	r3, r2
 8007af0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d00a      	beq.n	8007b16 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007b00:	4b52      	ldr	r3, [pc, #328]	@ (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007b02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b06:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b0e:	494f      	ldr	r1, [pc, #316]	@ (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007b10:	4313      	orrs	r3, r2
 8007b12:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d00a      	beq.n	8007b38 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8007b22:	4b4a      	ldr	r3, [pc, #296]	@ (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007b24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b28:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b30:	4946      	ldr	r1, [pc, #280]	@ (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007b32:	4313      	orrs	r3, r2
 8007b34:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d00a      	beq.n	8007b5a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8007b44:	4b41      	ldr	r3, [pc, #260]	@ (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007b46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b4a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007b52:	493e      	ldr	r1, [pc, #248]	@ (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007b54:	4313      	orrs	r3, r2
 8007b56:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d00a      	beq.n	8007b7c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8007b66:	4b39      	ldr	r3, [pc, #228]	@ (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007b68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b6c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007b74:	4935      	ldr	r1, [pc, #212]	@ (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007b76:	4313      	orrs	r3, r2
 8007b78:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d00a      	beq.n	8007b9e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007b88:	4b30      	ldr	r3, [pc, #192]	@ (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007b8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b8e:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007b96:	492d      	ldr	r1, [pc, #180]	@ (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007b98:	4313      	orrs	r3, r2
 8007b9a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d011      	beq.n	8007bce <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8007baa:	4b28      	ldr	r3, [pc, #160]	@ (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007bac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007bb0:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007bb8:	4924      	ldr	r1, [pc, #144]	@ (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007bba:	4313      	orrs	r3, r2
 8007bbc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007bc4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007bc8:	d101      	bne.n	8007bce <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8007bca:	2301      	movs	r3, #1
 8007bcc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	f003 0308 	and.w	r3, r3, #8
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d001      	beq.n	8007bde <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8007bda:	2301      	movs	r3, #1
 8007bdc:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d00a      	beq.n	8007c00 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007bea:	4b18      	ldr	r3, [pc, #96]	@ (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007bec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007bf0:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007bf8:	4914      	ldr	r1, [pc, #80]	@ (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007bfa:	4313      	orrs	r3, r2
 8007bfc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d00b      	beq.n	8007c24 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8007c0c:	4b0f      	ldr	r3, [pc, #60]	@ (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007c0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c12:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c1c:	490b      	ldr	r1, [pc, #44]	@ (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007c1e:	4313      	orrs	r3, r2
 8007c20:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d00f      	beq.n	8007c50 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8007c30:	4b06      	ldr	r3, [pc, #24]	@ (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007c32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c36:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007c40:	4902      	ldr	r1, [pc, #8]	@ (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007c42:	4313      	orrs	r3, r2
 8007c44:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8007c48:	e002      	b.n	8007c50 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8007c4a:	bf00      	nop
 8007c4c:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d00b      	beq.n	8007c74 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007c5c:	4b8a      	ldr	r3, [pc, #552]	@ (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007c5e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007c62:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c6c:	4986      	ldr	r1, [pc, #536]	@ (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007c6e:	4313      	orrs	r3, r2
 8007c70:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d00b      	beq.n	8007c98 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8007c80:	4b81      	ldr	r3, [pc, #516]	@ (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007c82:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007c86:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007c90:	497d      	ldr	r1, [pc, #500]	@ (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007c92:	4313      	orrs	r3, r2
 8007c94:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8007c98:	69fb      	ldr	r3, [r7, #28]
 8007c9a:	2b01      	cmp	r3, #1
 8007c9c:	d006      	beq.n	8007cac <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	f000 80d6 	beq.w	8007e58 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007cac:	4b76      	ldr	r3, [pc, #472]	@ (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	4a75      	ldr	r2, [pc, #468]	@ (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007cb2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007cb6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007cb8:	f7fb ff40 	bl	8003b3c <HAL_GetTick>
 8007cbc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007cbe:	e008      	b.n	8007cd2 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007cc0:	f7fb ff3c 	bl	8003b3c <HAL_GetTick>
 8007cc4:	4602      	mov	r2, r0
 8007cc6:	697b      	ldr	r3, [r7, #20]
 8007cc8:	1ad3      	subs	r3, r2, r3
 8007cca:	2b64      	cmp	r3, #100	@ 0x64
 8007ccc:	d901      	bls.n	8007cd2 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007cce:	2303      	movs	r3, #3
 8007cd0:	e195      	b.n	8007ffe <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007cd2:	4b6d      	ldr	r3, [pc, #436]	@ (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d1f0      	bne.n	8007cc0 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	f003 0301 	and.w	r3, r3, #1
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d021      	beq.n	8007d2e <HAL_RCCEx_PeriphCLKConfig+0x572>
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d11d      	bne.n	8007d2e <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8007cf2:	4b65      	ldr	r3, [pc, #404]	@ (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007cf4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007cf8:	0c1b      	lsrs	r3, r3, #16
 8007cfa:	f003 0303 	and.w	r3, r3, #3
 8007cfe:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8007d00:	4b61      	ldr	r3, [pc, #388]	@ (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007d02:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007d06:	0e1b      	lsrs	r3, r3, #24
 8007d08:	f003 030f 	and.w	r3, r3, #15
 8007d0c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	685b      	ldr	r3, [r3, #4]
 8007d12:	019a      	lsls	r2, r3, #6
 8007d14:	693b      	ldr	r3, [r7, #16]
 8007d16:	041b      	lsls	r3, r3, #16
 8007d18:	431a      	orrs	r2, r3
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	061b      	lsls	r3, r3, #24
 8007d1e:	431a      	orrs	r2, r3
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	689b      	ldr	r3, [r3, #8]
 8007d24:	071b      	lsls	r3, r3, #28
 8007d26:	4958      	ldr	r1, [pc, #352]	@ (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007d28:	4313      	orrs	r3, r2
 8007d2a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d004      	beq.n	8007d44 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d3e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007d42:	d00a      	beq.n	8007d5a <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d02e      	beq.n	8007dae <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d54:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007d58:	d129      	bne.n	8007dae <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8007d5a:	4b4b      	ldr	r3, [pc, #300]	@ (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007d5c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007d60:	0c1b      	lsrs	r3, r3, #16
 8007d62:	f003 0303 	and.w	r3, r3, #3
 8007d66:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007d68:	4b47      	ldr	r3, [pc, #284]	@ (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007d6a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007d6e:	0f1b      	lsrs	r3, r3, #28
 8007d70:	f003 0307 	and.w	r3, r3, #7
 8007d74:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	685b      	ldr	r3, [r3, #4]
 8007d7a:	019a      	lsls	r2, r3, #6
 8007d7c:	693b      	ldr	r3, [r7, #16]
 8007d7e:	041b      	lsls	r3, r3, #16
 8007d80:	431a      	orrs	r2, r3
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	68db      	ldr	r3, [r3, #12]
 8007d86:	061b      	lsls	r3, r3, #24
 8007d88:	431a      	orrs	r2, r3
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	071b      	lsls	r3, r3, #28
 8007d8e:	493e      	ldr	r1, [pc, #248]	@ (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007d90:	4313      	orrs	r3, r2
 8007d92:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8007d96:	4b3c      	ldr	r3, [pc, #240]	@ (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007d98:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007d9c:	f023 021f 	bic.w	r2, r3, #31
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007da4:	3b01      	subs	r3, #1
 8007da6:	4938      	ldr	r1, [pc, #224]	@ (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007da8:	4313      	orrs	r3, r2
 8007daa:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d01d      	beq.n	8007df6 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8007dba:	4b33      	ldr	r3, [pc, #204]	@ (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007dbc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007dc0:	0e1b      	lsrs	r3, r3, #24
 8007dc2:	f003 030f 	and.w	r3, r3, #15
 8007dc6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007dc8:	4b2f      	ldr	r3, [pc, #188]	@ (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007dca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007dce:	0f1b      	lsrs	r3, r3, #28
 8007dd0:	f003 0307 	and.w	r3, r3, #7
 8007dd4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	685b      	ldr	r3, [r3, #4]
 8007dda:	019a      	lsls	r2, r3, #6
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	691b      	ldr	r3, [r3, #16]
 8007de0:	041b      	lsls	r3, r3, #16
 8007de2:	431a      	orrs	r2, r3
 8007de4:	693b      	ldr	r3, [r7, #16]
 8007de6:	061b      	lsls	r3, r3, #24
 8007de8:	431a      	orrs	r2, r3
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	071b      	lsls	r3, r3, #28
 8007dee:	4926      	ldr	r1, [pc, #152]	@ (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007df0:	4313      	orrs	r3, r2
 8007df2:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d011      	beq.n	8007e26 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	685b      	ldr	r3, [r3, #4]
 8007e06:	019a      	lsls	r2, r3, #6
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	691b      	ldr	r3, [r3, #16]
 8007e0c:	041b      	lsls	r3, r3, #16
 8007e0e:	431a      	orrs	r2, r3
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	68db      	ldr	r3, [r3, #12]
 8007e14:	061b      	lsls	r3, r3, #24
 8007e16:	431a      	orrs	r2, r3
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	689b      	ldr	r3, [r3, #8]
 8007e1c:	071b      	lsls	r3, r3, #28
 8007e1e:	491a      	ldr	r1, [pc, #104]	@ (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007e20:	4313      	orrs	r3, r2
 8007e22:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007e26:	4b18      	ldr	r3, [pc, #96]	@ (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	4a17      	ldr	r2, [pc, #92]	@ (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007e2c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007e30:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007e32:	f7fb fe83 	bl	8003b3c <HAL_GetTick>
 8007e36:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007e38:	e008      	b.n	8007e4c <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007e3a:	f7fb fe7f 	bl	8003b3c <HAL_GetTick>
 8007e3e:	4602      	mov	r2, r0
 8007e40:	697b      	ldr	r3, [r7, #20]
 8007e42:	1ad3      	subs	r3, r2, r3
 8007e44:	2b64      	cmp	r3, #100	@ 0x64
 8007e46:	d901      	bls.n	8007e4c <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007e48:	2303      	movs	r3, #3
 8007e4a:	e0d8      	b.n	8007ffe <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007e4c:	4b0e      	ldr	r3, [pc, #56]	@ (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d0f0      	beq.n	8007e3a <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8007e58:	69bb      	ldr	r3, [r7, #24]
 8007e5a:	2b01      	cmp	r3, #1
 8007e5c:	f040 80ce 	bne.w	8007ffc <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8007e60:	4b09      	ldr	r3, [pc, #36]	@ (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	4a08      	ldr	r2, [pc, #32]	@ (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007e66:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007e6a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007e6c:	f7fb fe66 	bl	8003b3c <HAL_GetTick>
 8007e70:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007e72:	e00b      	b.n	8007e8c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007e74:	f7fb fe62 	bl	8003b3c <HAL_GetTick>
 8007e78:	4602      	mov	r2, r0
 8007e7a:	697b      	ldr	r3, [r7, #20]
 8007e7c:	1ad3      	subs	r3, r2, r3
 8007e7e:	2b64      	cmp	r3, #100	@ 0x64
 8007e80:	d904      	bls.n	8007e8c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007e82:	2303      	movs	r3, #3
 8007e84:	e0bb      	b.n	8007ffe <HAL_RCCEx_PeriphCLKConfig+0x842>
 8007e86:	bf00      	nop
 8007e88:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007e8c:	4b5e      	ldr	r3, [pc, #376]	@ (8008008 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007e94:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007e98:	d0ec      	beq.n	8007e74 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d003      	beq.n	8007eae <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d009      	beq.n	8007ec2 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d02e      	beq.n	8007f18 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d12a      	bne.n	8007f18 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8007ec2:	4b51      	ldr	r3, [pc, #324]	@ (8008008 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007ec4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ec8:	0c1b      	lsrs	r3, r3, #16
 8007eca:	f003 0303 	and.w	r3, r3, #3
 8007ece:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007ed0:	4b4d      	ldr	r3, [pc, #308]	@ (8008008 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007ed2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ed6:	0f1b      	lsrs	r3, r3, #28
 8007ed8:	f003 0307 	and.w	r3, r3, #7
 8007edc:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	695b      	ldr	r3, [r3, #20]
 8007ee2:	019a      	lsls	r2, r3, #6
 8007ee4:	693b      	ldr	r3, [r7, #16]
 8007ee6:	041b      	lsls	r3, r3, #16
 8007ee8:	431a      	orrs	r2, r3
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	699b      	ldr	r3, [r3, #24]
 8007eee:	061b      	lsls	r3, r3, #24
 8007ef0:	431a      	orrs	r2, r3
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	071b      	lsls	r3, r3, #28
 8007ef6:	4944      	ldr	r1, [pc, #272]	@ (8008008 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007ef8:	4313      	orrs	r3, r2
 8007efa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8007efe:	4b42      	ldr	r3, [pc, #264]	@ (8008008 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007f00:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007f04:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f0c:	3b01      	subs	r3, #1
 8007f0e:	021b      	lsls	r3, r3, #8
 8007f10:	493d      	ldr	r1, [pc, #244]	@ (8008008 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007f12:	4313      	orrs	r3, r2
 8007f14:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d022      	beq.n	8007f6a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007f28:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007f2c:	d11d      	bne.n	8007f6a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007f2e:	4b36      	ldr	r3, [pc, #216]	@ (8008008 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007f30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f34:	0e1b      	lsrs	r3, r3, #24
 8007f36:	f003 030f 	and.w	r3, r3, #15
 8007f3a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007f3c:	4b32      	ldr	r3, [pc, #200]	@ (8008008 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007f3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f42:	0f1b      	lsrs	r3, r3, #28
 8007f44:	f003 0307 	and.w	r3, r3, #7
 8007f48:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	695b      	ldr	r3, [r3, #20]
 8007f4e:	019a      	lsls	r2, r3, #6
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	6a1b      	ldr	r3, [r3, #32]
 8007f54:	041b      	lsls	r3, r3, #16
 8007f56:	431a      	orrs	r2, r3
 8007f58:	693b      	ldr	r3, [r7, #16]
 8007f5a:	061b      	lsls	r3, r3, #24
 8007f5c:	431a      	orrs	r2, r3
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	071b      	lsls	r3, r3, #28
 8007f62:	4929      	ldr	r1, [pc, #164]	@ (8008008 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007f64:	4313      	orrs	r3, r2
 8007f66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	f003 0308 	and.w	r3, r3, #8
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d028      	beq.n	8007fc8 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007f76:	4b24      	ldr	r3, [pc, #144]	@ (8008008 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007f78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f7c:	0e1b      	lsrs	r3, r3, #24
 8007f7e:	f003 030f 	and.w	r3, r3, #15
 8007f82:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8007f84:	4b20      	ldr	r3, [pc, #128]	@ (8008008 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007f86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f8a:	0c1b      	lsrs	r3, r3, #16
 8007f8c:	f003 0303 	and.w	r3, r3, #3
 8007f90:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	695b      	ldr	r3, [r3, #20]
 8007f96:	019a      	lsls	r2, r3, #6
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	041b      	lsls	r3, r3, #16
 8007f9c:	431a      	orrs	r2, r3
 8007f9e:	693b      	ldr	r3, [r7, #16]
 8007fa0:	061b      	lsls	r3, r3, #24
 8007fa2:	431a      	orrs	r2, r3
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	69db      	ldr	r3, [r3, #28]
 8007fa8:	071b      	lsls	r3, r3, #28
 8007faa:	4917      	ldr	r1, [pc, #92]	@ (8008008 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007fac:	4313      	orrs	r3, r2
 8007fae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8007fb2:	4b15      	ldr	r3, [pc, #84]	@ (8008008 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007fb4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007fb8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fc0:	4911      	ldr	r1, [pc, #68]	@ (8008008 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007fc2:	4313      	orrs	r3, r2
 8007fc4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8007fc8:	4b0f      	ldr	r3, [pc, #60]	@ (8008008 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	4a0e      	ldr	r2, [pc, #56]	@ (8008008 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007fce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007fd2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007fd4:	f7fb fdb2 	bl	8003b3c <HAL_GetTick>
 8007fd8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007fda:	e008      	b.n	8007fee <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007fdc:	f7fb fdae 	bl	8003b3c <HAL_GetTick>
 8007fe0:	4602      	mov	r2, r0
 8007fe2:	697b      	ldr	r3, [r7, #20]
 8007fe4:	1ad3      	subs	r3, r2, r3
 8007fe6:	2b64      	cmp	r3, #100	@ 0x64
 8007fe8:	d901      	bls.n	8007fee <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007fea:	2303      	movs	r3, #3
 8007fec:	e007      	b.n	8007ffe <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007fee:	4b06      	ldr	r3, [pc, #24]	@ (8008008 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007ff6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007ffa:	d1ef      	bne.n	8007fdc <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8007ffc:	2300      	movs	r3, #0
}
 8007ffe:	4618      	mov	r0, r3
 8008000:	3720      	adds	r7, #32
 8008002:	46bd      	mov	sp, r7
 8008004:	bd80      	pop	{r7, pc}
 8008006:	bf00      	nop
 8008008:	40023800 	.word	0x40023800

0800800c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800800c:	b580      	push	{r7, lr}
 800800e:	b082      	sub	sp, #8
 8008010:	af00      	add	r7, sp, #0
 8008012:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	2b00      	cmp	r3, #0
 8008018:	d101      	bne.n	800801e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800801a:	2301      	movs	r3, #1
 800801c:	e049      	b.n	80080b2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008024:	b2db      	uxtb	r3, r3
 8008026:	2b00      	cmp	r3, #0
 8008028:	d106      	bne.n	8008038 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	2200      	movs	r2, #0
 800802e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008032:	6878      	ldr	r0, [r7, #4]
 8008034:	f7fb f984 	bl	8003340 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	2202      	movs	r2, #2
 800803c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681a      	ldr	r2, [r3, #0]
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	3304      	adds	r3, #4
 8008048:	4619      	mov	r1, r3
 800804a:	4610      	mov	r0, r2
 800804c:	f000 fd5e 	bl	8008b0c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	2201      	movs	r2, #1
 8008054:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	2201      	movs	r2, #1
 800805c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	2201      	movs	r2, #1
 8008064:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	2201      	movs	r2, #1
 800806c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	2201      	movs	r2, #1
 8008074:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	2201      	movs	r2, #1
 800807c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	2201      	movs	r2, #1
 8008084:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	2201      	movs	r2, #1
 800808c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	2201      	movs	r2, #1
 8008094:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	2201      	movs	r2, #1
 800809c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	2201      	movs	r2, #1
 80080a4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	2201      	movs	r2, #1
 80080ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80080b0:	2300      	movs	r3, #0
}
 80080b2:	4618      	mov	r0, r3
 80080b4:	3708      	adds	r7, #8
 80080b6:	46bd      	mov	sp, r7
 80080b8:	bd80      	pop	{r7, pc}
	...

080080bc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80080bc:	b480      	push	{r7}
 80080be:	b085      	sub	sp, #20
 80080c0:	af00      	add	r7, sp, #0
 80080c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80080ca:	b2db      	uxtb	r3, r3
 80080cc:	2b01      	cmp	r3, #1
 80080ce:	d001      	beq.n	80080d4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80080d0:	2301      	movs	r3, #1
 80080d2:	e054      	b.n	800817e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	2202      	movs	r2, #2
 80080d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	68da      	ldr	r2, [r3, #12]
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	f042 0201 	orr.w	r2, r2, #1
 80080ea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	4a26      	ldr	r2, [pc, #152]	@ (800818c <HAL_TIM_Base_Start_IT+0xd0>)
 80080f2:	4293      	cmp	r3, r2
 80080f4:	d022      	beq.n	800813c <HAL_TIM_Base_Start_IT+0x80>
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80080fe:	d01d      	beq.n	800813c <HAL_TIM_Base_Start_IT+0x80>
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	4a22      	ldr	r2, [pc, #136]	@ (8008190 <HAL_TIM_Base_Start_IT+0xd4>)
 8008106:	4293      	cmp	r3, r2
 8008108:	d018      	beq.n	800813c <HAL_TIM_Base_Start_IT+0x80>
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	4a21      	ldr	r2, [pc, #132]	@ (8008194 <HAL_TIM_Base_Start_IT+0xd8>)
 8008110:	4293      	cmp	r3, r2
 8008112:	d013      	beq.n	800813c <HAL_TIM_Base_Start_IT+0x80>
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	4a1f      	ldr	r2, [pc, #124]	@ (8008198 <HAL_TIM_Base_Start_IT+0xdc>)
 800811a:	4293      	cmp	r3, r2
 800811c:	d00e      	beq.n	800813c <HAL_TIM_Base_Start_IT+0x80>
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	4a1e      	ldr	r2, [pc, #120]	@ (800819c <HAL_TIM_Base_Start_IT+0xe0>)
 8008124:	4293      	cmp	r3, r2
 8008126:	d009      	beq.n	800813c <HAL_TIM_Base_Start_IT+0x80>
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	4a1c      	ldr	r2, [pc, #112]	@ (80081a0 <HAL_TIM_Base_Start_IT+0xe4>)
 800812e:	4293      	cmp	r3, r2
 8008130:	d004      	beq.n	800813c <HAL_TIM_Base_Start_IT+0x80>
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	4a1b      	ldr	r2, [pc, #108]	@ (80081a4 <HAL_TIM_Base_Start_IT+0xe8>)
 8008138:	4293      	cmp	r3, r2
 800813a:	d115      	bne.n	8008168 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	689a      	ldr	r2, [r3, #8]
 8008142:	4b19      	ldr	r3, [pc, #100]	@ (80081a8 <HAL_TIM_Base_Start_IT+0xec>)
 8008144:	4013      	ands	r3, r2
 8008146:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	2b06      	cmp	r3, #6
 800814c:	d015      	beq.n	800817a <HAL_TIM_Base_Start_IT+0xbe>
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008154:	d011      	beq.n	800817a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	681a      	ldr	r2, [r3, #0]
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	f042 0201 	orr.w	r2, r2, #1
 8008164:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008166:	e008      	b.n	800817a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	681a      	ldr	r2, [r3, #0]
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	f042 0201 	orr.w	r2, r2, #1
 8008176:	601a      	str	r2, [r3, #0]
 8008178:	e000      	b.n	800817c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800817a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800817c:	2300      	movs	r3, #0
}
 800817e:	4618      	mov	r0, r3
 8008180:	3714      	adds	r7, #20
 8008182:	46bd      	mov	sp, r7
 8008184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008188:	4770      	bx	lr
 800818a:	bf00      	nop
 800818c:	40010000 	.word	0x40010000
 8008190:	40000400 	.word	0x40000400
 8008194:	40000800 	.word	0x40000800
 8008198:	40000c00 	.word	0x40000c00
 800819c:	40010400 	.word	0x40010400
 80081a0:	40014000 	.word	0x40014000
 80081a4:	40001800 	.word	0x40001800
 80081a8:	00010007 	.word	0x00010007

080081ac <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80081ac:	b480      	push	{r7}
 80081ae:	b083      	sub	sp, #12
 80081b0:	af00      	add	r7, sp, #0
 80081b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	68da      	ldr	r2, [r3, #12]
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	f022 0201 	bic.w	r2, r2, #1
 80081c2:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	6a1a      	ldr	r2, [r3, #32]
 80081ca:	f241 1311 	movw	r3, #4369	@ 0x1111
 80081ce:	4013      	ands	r3, r2
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d10f      	bne.n	80081f4 <HAL_TIM_Base_Stop_IT+0x48>
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	6a1a      	ldr	r2, [r3, #32]
 80081da:	f240 4344 	movw	r3, #1092	@ 0x444
 80081de:	4013      	ands	r3, r2
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d107      	bne.n	80081f4 <HAL_TIM_Base_Stop_IT+0x48>
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	681a      	ldr	r2, [r3, #0]
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	f022 0201 	bic.w	r2, r2, #1
 80081f2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	2201      	movs	r2, #1
 80081f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 80081fc:	2300      	movs	r3, #0
}
 80081fe:	4618      	mov	r0, r3
 8008200:	370c      	adds	r7, #12
 8008202:	46bd      	mov	sp, r7
 8008204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008208:	4770      	bx	lr

0800820a <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800820a:	b580      	push	{r7, lr}
 800820c:	b082      	sub	sp, #8
 800820e:	af00      	add	r7, sp, #0
 8008210:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	2b00      	cmp	r3, #0
 8008216:	d101      	bne.n	800821c <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8008218:	2301      	movs	r3, #1
 800821a:	e049      	b.n	80082b0 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008222:	b2db      	uxtb	r3, r3
 8008224:	2b00      	cmp	r3, #0
 8008226:	d106      	bne.n	8008236 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	2200      	movs	r2, #0
 800822c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8008230:	6878      	ldr	r0, [r7, #4]
 8008232:	f000 f841 	bl	80082b8 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	2202      	movs	r2, #2
 800823a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681a      	ldr	r2, [r3, #0]
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	3304      	adds	r3, #4
 8008246:	4619      	mov	r1, r3
 8008248:	4610      	mov	r0, r2
 800824a:	f000 fc5f 	bl	8008b0c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	2201      	movs	r2, #1
 8008252:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	2201      	movs	r2, #1
 800825a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	2201      	movs	r2, #1
 8008262:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	2201      	movs	r2, #1
 800826a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	2201      	movs	r2, #1
 8008272:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	2201      	movs	r2, #1
 800827a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	2201      	movs	r2, #1
 8008282:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	2201      	movs	r2, #1
 800828a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	2201      	movs	r2, #1
 8008292:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	2201      	movs	r2, #1
 800829a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	2201      	movs	r2, #1
 80082a2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	2201      	movs	r2, #1
 80082aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80082ae:	2300      	movs	r3, #0
}
 80082b0:	4618      	mov	r0, r3
 80082b2:	3708      	adds	r7, #8
 80082b4:	46bd      	mov	sp, r7
 80082b6:	bd80      	pop	{r7, pc}

080082b8 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80082b8:	b480      	push	{r7}
 80082ba:	b083      	sub	sp, #12
 80082bc:	af00      	add	r7, sp, #0
 80082be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80082c0:	bf00      	nop
 80082c2:	370c      	adds	r7, #12
 80082c4:	46bd      	mov	sp, r7
 80082c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ca:	4770      	bx	lr

080082cc <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80082cc:	b580      	push	{r7, lr}
 80082ce:	b084      	sub	sp, #16
 80082d0:	af00      	add	r7, sp, #0
 80082d2:	6078      	str	r0, [r7, #4]
 80082d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80082d6:	2300      	movs	r3, #0
 80082d8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80082da:	683b      	ldr	r3, [r7, #0]
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d104      	bne.n	80082ea <HAL_TIM_IC_Start_IT+0x1e>
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80082e6:	b2db      	uxtb	r3, r3
 80082e8:	e023      	b.n	8008332 <HAL_TIM_IC_Start_IT+0x66>
 80082ea:	683b      	ldr	r3, [r7, #0]
 80082ec:	2b04      	cmp	r3, #4
 80082ee:	d104      	bne.n	80082fa <HAL_TIM_IC_Start_IT+0x2e>
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80082f6:	b2db      	uxtb	r3, r3
 80082f8:	e01b      	b.n	8008332 <HAL_TIM_IC_Start_IT+0x66>
 80082fa:	683b      	ldr	r3, [r7, #0]
 80082fc:	2b08      	cmp	r3, #8
 80082fe:	d104      	bne.n	800830a <HAL_TIM_IC_Start_IT+0x3e>
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008306:	b2db      	uxtb	r3, r3
 8008308:	e013      	b.n	8008332 <HAL_TIM_IC_Start_IT+0x66>
 800830a:	683b      	ldr	r3, [r7, #0]
 800830c:	2b0c      	cmp	r3, #12
 800830e:	d104      	bne.n	800831a <HAL_TIM_IC_Start_IT+0x4e>
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008316:	b2db      	uxtb	r3, r3
 8008318:	e00b      	b.n	8008332 <HAL_TIM_IC_Start_IT+0x66>
 800831a:	683b      	ldr	r3, [r7, #0]
 800831c:	2b10      	cmp	r3, #16
 800831e:	d104      	bne.n	800832a <HAL_TIM_IC_Start_IT+0x5e>
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008326:	b2db      	uxtb	r3, r3
 8008328:	e003      	b.n	8008332 <HAL_TIM_IC_Start_IT+0x66>
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8008330:	b2db      	uxtb	r3, r3
 8008332:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8008334:	683b      	ldr	r3, [r7, #0]
 8008336:	2b00      	cmp	r3, #0
 8008338:	d104      	bne.n	8008344 <HAL_TIM_IC_Start_IT+0x78>
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008340:	b2db      	uxtb	r3, r3
 8008342:	e013      	b.n	800836c <HAL_TIM_IC_Start_IT+0xa0>
 8008344:	683b      	ldr	r3, [r7, #0]
 8008346:	2b04      	cmp	r3, #4
 8008348:	d104      	bne.n	8008354 <HAL_TIM_IC_Start_IT+0x88>
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008350:	b2db      	uxtb	r3, r3
 8008352:	e00b      	b.n	800836c <HAL_TIM_IC_Start_IT+0xa0>
 8008354:	683b      	ldr	r3, [r7, #0]
 8008356:	2b08      	cmp	r3, #8
 8008358:	d104      	bne.n	8008364 <HAL_TIM_IC_Start_IT+0x98>
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8008360:	b2db      	uxtb	r3, r3
 8008362:	e003      	b.n	800836c <HAL_TIM_IC_Start_IT+0xa0>
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800836a:	b2db      	uxtb	r3, r3
 800836c:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800836e:	7bbb      	ldrb	r3, [r7, #14]
 8008370:	2b01      	cmp	r3, #1
 8008372:	d102      	bne.n	800837a <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8008374:	7b7b      	ldrb	r3, [r7, #13]
 8008376:	2b01      	cmp	r3, #1
 8008378:	d001      	beq.n	800837e <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 800837a:	2301      	movs	r3, #1
 800837c:	e0e2      	b.n	8008544 <HAL_TIM_IC_Start_IT+0x278>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800837e:	683b      	ldr	r3, [r7, #0]
 8008380:	2b00      	cmp	r3, #0
 8008382:	d104      	bne.n	800838e <HAL_TIM_IC_Start_IT+0xc2>
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	2202      	movs	r2, #2
 8008388:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800838c:	e023      	b.n	80083d6 <HAL_TIM_IC_Start_IT+0x10a>
 800838e:	683b      	ldr	r3, [r7, #0]
 8008390:	2b04      	cmp	r3, #4
 8008392:	d104      	bne.n	800839e <HAL_TIM_IC_Start_IT+0xd2>
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	2202      	movs	r2, #2
 8008398:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800839c:	e01b      	b.n	80083d6 <HAL_TIM_IC_Start_IT+0x10a>
 800839e:	683b      	ldr	r3, [r7, #0]
 80083a0:	2b08      	cmp	r3, #8
 80083a2:	d104      	bne.n	80083ae <HAL_TIM_IC_Start_IT+0xe2>
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	2202      	movs	r2, #2
 80083a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80083ac:	e013      	b.n	80083d6 <HAL_TIM_IC_Start_IT+0x10a>
 80083ae:	683b      	ldr	r3, [r7, #0]
 80083b0:	2b0c      	cmp	r3, #12
 80083b2:	d104      	bne.n	80083be <HAL_TIM_IC_Start_IT+0xf2>
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	2202      	movs	r2, #2
 80083b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80083bc:	e00b      	b.n	80083d6 <HAL_TIM_IC_Start_IT+0x10a>
 80083be:	683b      	ldr	r3, [r7, #0]
 80083c0:	2b10      	cmp	r3, #16
 80083c2:	d104      	bne.n	80083ce <HAL_TIM_IC_Start_IT+0x102>
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	2202      	movs	r2, #2
 80083c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80083cc:	e003      	b.n	80083d6 <HAL_TIM_IC_Start_IT+0x10a>
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	2202      	movs	r2, #2
 80083d2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80083d6:	683b      	ldr	r3, [r7, #0]
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d104      	bne.n	80083e6 <HAL_TIM_IC_Start_IT+0x11a>
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	2202      	movs	r2, #2
 80083e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80083e4:	e013      	b.n	800840e <HAL_TIM_IC_Start_IT+0x142>
 80083e6:	683b      	ldr	r3, [r7, #0]
 80083e8:	2b04      	cmp	r3, #4
 80083ea:	d104      	bne.n	80083f6 <HAL_TIM_IC_Start_IT+0x12a>
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	2202      	movs	r2, #2
 80083f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80083f4:	e00b      	b.n	800840e <HAL_TIM_IC_Start_IT+0x142>
 80083f6:	683b      	ldr	r3, [r7, #0]
 80083f8:	2b08      	cmp	r3, #8
 80083fa:	d104      	bne.n	8008406 <HAL_TIM_IC_Start_IT+0x13a>
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	2202      	movs	r2, #2
 8008400:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008404:	e003      	b.n	800840e <HAL_TIM_IC_Start_IT+0x142>
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	2202      	movs	r2, #2
 800840a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 800840e:	683b      	ldr	r3, [r7, #0]
 8008410:	2b0c      	cmp	r3, #12
 8008412:	d841      	bhi.n	8008498 <HAL_TIM_IC_Start_IT+0x1cc>
 8008414:	a201      	add	r2, pc, #4	@ (adr r2, 800841c <HAL_TIM_IC_Start_IT+0x150>)
 8008416:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800841a:	bf00      	nop
 800841c:	08008451 	.word	0x08008451
 8008420:	08008499 	.word	0x08008499
 8008424:	08008499 	.word	0x08008499
 8008428:	08008499 	.word	0x08008499
 800842c:	08008463 	.word	0x08008463
 8008430:	08008499 	.word	0x08008499
 8008434:	08008499 	.word	0x08008499
 8008438:	08008499 	.word	0x08008499
 800843c:	08008475 	.word	0x08008475
 8008440:	08008499 	.word	0x08008499
 8008444:	08008499 	.word	0x08008499
 8008448:	08008499 	.word	0x08008499
 800844c:	08008487 	.word	0x08008487
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	68da      	ldr	r2, [r3, #12]
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	f042 0202 	orr.w	r2, r2, #2
 800845e:	60da      	str	r2, [r3, #12]
      break;
 8008460:	e01d      	b.n	800849e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	68da      	ldr	r2, [r3, #12]
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	f042 0204 	orr.w	r2, r2, #4
 8008470:	60da      	str	r2, [r3, #12]
      break;
 8008472:	e014      	b.n	800849e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	68da      	ldr	r2, [r3, #12]
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	f042 0208 	orr.w	r2, r2, #8
 8008482:	60da      	str	r2, [r3, #12]
      break;
 8008484:	e00b      	b.n	800849e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	68da      	ldr	r2, [r3, #12]
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	f042 0210 	orr.w	r2, r2, #16
 8008494:	60da      	str	r2, [r3, #12]
      break;
 8008496:	e002      	b.n	800849e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8008498:	2301      	movs	r3, #1
 800849a:	73fb      	strb	r3, [r7, #15]
      break;
 800849c:	bf00      	nop
  }

  if (status == HAL_OK)
 800849e:	7bfb      	ldrb	r3, [r7, #15]
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d14e      	bne.n	8008542 <HAL_TIM_IC_Start_IT+0x276>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	2201      	movs	r2, #1
 80084aa:	6839      	ldr	r1, [r7, #0]
 80084ac:	4618      	mov	r0, r3
 80084ae:	f000 fd9d 	bl	8008fec <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	4a25      	ldr	r2, [pc, #148]	@ (800854c <HAL_TIM_IC_Start_IT+0x280>)
 80084b8:	4293      	cmp	r3, r2
 80084ba:	d022      	beq.n	8008502 <HAL_TIM_IC_Start_IT+0x236>
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80084c4:	d01d      	beq.n	8008502 <HAL_TIM_IC_Start_IT+0x236>
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	4a21      	ldr	r2, [pc, #132]	@ (8008550 <HAL_TIM_IC_Start_IT+0x284>)
 80084cc:	4293      	cmp	r3, r2
 80084ce:	d018      	beq.n	8008502 <HAL_TIM_IC_Start_IT+0x236>
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	4a1f      	ldr	r2, [pc, #124]	@ (8008554 <HAL_TIM_IC_Start_IT+0x288>)
 80084d6:	4293      	cmp	r3, r2
 80084d8:	d013      	beq.n	8008502 <HAL_TIM_IC_Start_IT+0x236>
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	4a1e      	ldr	r2, [pc, #120]	@ (8008558 <HAL_TIM_IC_Start_IT+0x28c>)
 80084e0:	4293      	cmp	r3, r2
 80084e2:	d00e      	beq.n	8008502 <HAL_TIM_IC_Start_IT+0x236>
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	4a1c      	ldr	r2, [pc, #112]	@ (800855c <HAL_TIM_IC_Start_IT+0x290>)
 80084ea:	4293      	cmp	r3, r2
 80084ec:	d009      	beq.n	8008502 <HAL_TIM_IC_Start_IT+0x236>
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	4a1b      	ldr	r2, [pc, #108]	@ (8008560 <HAL_TIM_IC_Start_IT+0x294>)
 80084f4:	4293      	cmp	r3, r2
 80084f6:	d004      	beq.n	8008502 <HAL_TIM_IC_Start_IT+0x236>
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	4a19      	ldr	r2, [pc, #100]	@ (8008564 <HAL_TIM_IC_Start_IT+0x298>)
 80084fe:	4293      	cmp	r3, r2
 8008500:	d115      	bne.n	800852e <HAL_TIM_IC_Start_IT+0x262>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	689a      	ldr	r2, [r3, #8]
 8008508:	4b17      	ldr	r3, [pc, #92]	@ (8008568 <HAL_TIM_IC_Start_IT+0x29c>)
 800850a:	4013      	ands	r3, r2
 800850c:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800850e:	68bb      	ldr	r3, [r7, #8]
 8008510:	2b06      	cmp	r3, #6
 8008512:	d015      	beq.n	8008540 <HAL_TIM_IC_Start_IT+0x274>
 8008514:	68bb      	ldr	r3, [r7, #8]
 8008516:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800851a:	d011      	beq.n	8008540 <HAL_TIM_IC_Start_IT+0x274>
      {
        __HAL_TIM_ENABLE(htim);
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	681a      	ldr	r2, [r3, #0]
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	f042 0201 	orr.w	r2, r2, #1
 800852a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800852c:	e008      	b.n	8008540 <HAL_TIM_IC_Start_IT+0x274>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	681a      	ldr	r2, [r3, #0]
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	f042 0201 	orr.w	r2, r2, #1
 800853c:	601a      	str	r2, [r3, #0]
 800853e:	e000      	b.n	8008542 <HAL_TIM_IC_Start_IT+0x276>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008540:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8008542:	7bfb      	ldrb	r3, [r7, #15]
}
 8008544:	4618      	mov	r0, r3
 8008546:	3710      	adds	r7, #16
 8008548:	46bd      	mov	sp, r7
 800854a:	bd80      	pop	{r7, pc}
 800854c:	40010000 	.word	0x40010000
 8008550:	40000400 	.word	0x40000400
 8008554:	40000800 	.word	0x40000800
 8008558:	40000c00 	.word	0x40000c00
 800855c:	40010400 	.word	0x40010400
 8008560:	40014000 	.word	0x40014000
 8008564:	40001800 	.word	0x40001800
 8008568:	00010007 	.word	0x00010007

0800856c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800856c:	b580      	push	{r7, lr}
 800856e:	b084      	sub	sp, #16
 8008570:	af00      	add	r7, sp, #0
 8008572:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	68db      	ldr	r3, [r3, #12]
 800857a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	691b      	ldr	r3, [r3, #16]
 8008582:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008584:	68bb      	ldr	r3, [r7, #8]
 8008586:	f003 0302 	and.w	r3, r3, #2
 800858a:	2b00      	cmp	r3, #0
 800858c:	d020      	beq.n	80085d0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	f003 0302 	and.w	r3, r3, #2
 8008594:	2b00      	cmp	r3, #0
 8008596:	d01b      	beq.n	80085d0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	f06f 0202 	mvn.w	r2, #2
 80085a0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	2201      	movs	r2, #1
 80085a6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	699b      	ldr	r3, [r3, #24]
 80085ae:	f003 0303 	and.w	r3, r3, #3
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d003      	beq.n	80085be <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80085b6:	6878      	ldr	r0, [r7, #4]
 80085b8:	f7fb f8f2 	bl	80037a0 <HAL_TIM_IC_CaptureCallback>
 80085bc:	e005      	b.n	80085ca <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80085be:	6878      	ldr	r0, [r7, #4]
 80085c0:	f000 fa86 	bl	8008ad0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80085c4:	6878      	ldr	r0, [r7, #4]
 80085c6:	f000 fa8d 	bl	8008ae4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	2200      	movs	r2, #0
 80085ce:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80085d0:	68bb      	ldr	r3, [r7, #8]
 80085d2:	f003 0304 	and.w	r3, r3, #4
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d020      	beq.n	800861c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	f003 0304 	and.w	r3, r3, #4
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d01b      	beq.n	800861c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	f06f 0204 	mvn.w	r2, #4
 80085ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	2202      	movs	r2, #2
 80085f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	699b      	ldr	r3, [r3, #24]
 80085fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d003      	beq.n	800860a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008602:	6878      	ldr	r0, [r7, #4]
 8008604:	f7fb f8cc 	bl	80037a0 <HAL_TIM_IC_CaptureCallback>
 8008608:	e005      	b.n	8008616 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800860a:	6878      	ldr	r0, [r7, #4]
 800860c:	f000 fa60 	bl	8008ad0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008610:	6878      	ldr	r0, [r7, #4]
 8008612:	f000 fa67 	bl	8008ae4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	2200      	movs	r2, #0
 800861a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800861c:	68bb      	ldr	r3, [r7, #8]
 800861e:	f003 0308 	and.w	r3, r3, #8
 8008622:	2b00      	cmp	r3, #0
 8008624:	d020      	beq.n	8008668 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	f003 0308 	and.w	r3, r3, #8
 800862c:	2b00      	cmp	r3, #0
 800862e:	d01b      	beq.n	8008668 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	f06f 0208 	mvn.w	r2, #8
 8008638:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	2204      	movs	r2, #4
 800863e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	69db      	ldr	r3, [r3, #28]
 8008646:	f003 0303 	and.w	r3, r3, #3
 800864a:	2b00      	cmp	r3, #0
 800864c:	d003      	beq.n	8008656 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800864e:	6878      	ldr	r0, [r7, #4]
 8008650:	f7fb f8a6 	bl	80037a0 <HAL_TIM_IC_CaptureCallback>
 8008654:	e005      	b.n	8008662 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008656:	6878      	ldr	r0, [r7, #4]
 8008658:	f000 fa3a 	bl	8008ad0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800865c:	6878      	ldr	r0, [r7, #4]
 800865e:	f000 fa41 	bl	8008ae4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	2200      	movs	r2, #0
 8008666:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008668:	68bb      	ldr	r3, [r7, #8]
 800866a:	f003 0310 	and.w	r3, r3, #16
 800866e:	2b00      	cmp	r3, #0
 8008670:	d020      	beq.n	80086b4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	f003 0310 	and.w	r3, r3, #16
 8008678:	2b00      	cmp	r3, #0
 800867a:	d01b      	beq.n	80086b4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	f06f 0210 	mvn.w	r2, #16
 8008684:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	2208      	movs	r2, #8
 800868a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	69db      	ldr	r3, [r3, #28]
 8008692:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008696:	2b00      	cmp	r3, #0
 8008698:	d003      	beq.n	80086a2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800869a:	6878      	ldr	r0, [r7, #4]
 800869c:	f7fb f880 	bl	80037a0 <HAL_TIM_IC_CaptureCallback>
 80086a0:	e005      	b.n	80086ae <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80086a2:	6878      	ldr	r0, [r7, #4]
 80086a4:	f000 fa14 	bl	8008ad0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80086a8:	6878      	ldr	r0, [r7, #4]
 80086aa:	f000 fa1b 	bl	8008ae4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	2200      	movs	r2, #0
 80086b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80086b4:	68bb      	ldr	r3, [r7, #8]
 80086b6:	f003 0301 	and.w	r3, r3, #1
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d00c      	beq.n	80086d8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	f003 0301 	and.w	r3, r3, #1
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d007      	beq.n	80086d8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	f06f 0201 	mvn.w	r2, #1
 80086d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80086d2:	6878      	ldr	r0, [r7, #4]
 80086d4:	f7fb f848 	bl	8003768 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80086d8:	68bb      	ldr	r3, [r7, #8]
 80086da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d104      	bne.n	80086ec <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80086e2:	68bb      	ldr	r3, [r7, #8]
 80086e4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d00c      	beq.n	8008706 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d007      	beq.n	8008706 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80086fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008700:	6878      	ldr	r0, [r7, #4]
 8008702:	f000 fd31 	bl	8009168 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8008706:	68bb      	ldr	r3, [r7, #8]
 8008708:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800870c:	2b00      	cmp	r3, #0
 800870e:	d00c      	beq.n	800872a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008716:	2b00      	cmp	r3, #0
 8008718:	d007      	beq.n	800872a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8008722:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008724:	6878      	ldr	r0, [r7, #4]
 8008726:	f000 fd29 	bl	800917c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800872a:	68bb      	ldr	r3, [r7, #8]
 800872c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008730:	2b00      	cmp	r3, #0
 8008732:	d00c      	beq.n	800874e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800873a:	2b00      	cmp	r3, #0
 800873c:	d007      	beq.n	800874e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008746:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008748:	6878      	ldr	r0, [r7, #4]
 800874a:	f000 f9d5 	bl	8008af8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800874e:	68bb      	ldr	r3, [r7, #8]
 8008750:	f003 0320 	and.w	r3, r3, #32
 8008754:	2b00      	cmp	r3, #0
 8008756:	d00c      	beq.n	8008772 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	f003 0320 	and.w	r3, r3, #32
 800875e:	2b00      	cmp	r3, #0
 8008760:	d007      	beq.n	8008772 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	f06f 0220 	mvn.w	r2, #32
 800876a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800876c:	6878      	ldr	r0, [r7, #4]
 800876e:	f000 fcf1 	bl	8009154 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008772:	bf00      	nop
 8008774:	3710      	adds	r7, #16
 8008776:	46bd      	mov	sp, r7
 8008778:	bd80      	pop	{r7, pc}

0800877a <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800877a:	b580      	push	{r7, lr}
 800877c:	b086      	sub	sp, #24
 800877e:	af00      	add	r7, sp, #0
 8008780:	60f8      	str	r0, [r7, #12]
 8008782:	60b9      	str	r1, [r7, #8]
 8008784:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008786:	2300      	movs	r3, #0
 8008788:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008790:	2b01      	cmp	r3, #1
 8008792:	d101      	bne.n	8008798 <HAL_TIM_IC_ConfigChannel+0x1e>
 8008794:	2302      	movs	r3, #2
 8008796:	e088      	b.n	80088aa <HAL_TIM_IC_ConfigChannel+0x130>
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	2201      	movs	r2, #1
 800879c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d11b      	bne.n	80087de <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80087aa:	68bb      	ldr	r3, [r7, #8]
 80087ac:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80087ae:	68bb      	ldr	r3, [r7, #8]
 80087b0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80087b2:	68bb      	ldr	r3, [r7, #8]
 80087b4:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80087b6:	f000 fa55 	bl	8008c64 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	699a      	ldr	r2, [r3, #24]
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	f022 020c 	bic.w	r2, r2, #12
 80087c8:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	6999      	ldr	r1, [r3, #24]
 80087d0:	68bb      	ldr	r3, [r7, #8]
 80087d2:	689a      	ldr	r2, [r3, #8]
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	430a      	orrs	r2, r1
 80087da:	619a      	str	r2, [r3, #24]
 80087dc:	e060      	b.n	80088a0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	2b04      	cmp	r3, #4
 80087e2:	d11c      	bne.n	800881e <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80087e8:	68bb      	ldr	r3, [r7, #8]
 80087ea:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80087ec:	68bb      	ldr	r3, [r7, #8]
 80087ee:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80087f0:	68bb      	ldr	r3, [r7, #8]
 80087f2:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80087f4:	f000 fad9 	bl	8008daa <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	699a      	ldr	r2, [r3, #24]
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8008806:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	6999      	ldr	r1, [r3, #24]
 800880e:	68bb      	ldr	r3, [r7, #8]
 8008810:	689b      	ldr	r3, [r3, #8]
 8008812:	021a      	lsls	r2, r3, #8
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	430a      	orrs	r2, r1
 800881a:	619a      	str	r2, [r3, #24]
 800881c:	e040      	b.n	80088a0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	2b08      	cmp	r3, #8
 8008822:	d11b      	bne.n	800885c <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008828:	68bb      	ldr	r3, [r7, #8]
 800882a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800882c:	68bb      	ldr	r3, [r7, #8]
 800882e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008830:	68bb      	ldr	r3, [r7, #8]
 8008832:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8008834:	f000 fb26 	bl	8008e84 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	69da      	ldr	r2, [r3, #28]
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	f022 020c 	bic.w	r2, r2, #12
 8008846:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	69d9      	ldr	r1, [r3, #28]
 800884e:	68bb      	ldr	r3, [r7, #8]
 8008850:	689a      	ldr	r2, [r3, #8]
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	430a      	orrs	r2, r1
 8008858:	61da      	str	r2, [r3, #28]
 800885a:	e021      	b.n	80088a0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	2b0c      	cmp	r3, #12
 8008860:	d11c      	bne.n	800889c <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008866:	68bb      	ldr	r3, [r7, #8]
 8008868:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800886a:	68bb      	ldr	r3, [r7, #8]
 800886c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800886e:	68bb      	ldr	r3, [r7, #8]
 8008870:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8008872:	f000 fb43 	bl	8008efc <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	69da      	ldr	r2, [r3, #28]
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8008884:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	69d9      	ldr	r1, [r3, #28]
 800888c:	68bb      	ldr	r3, [r7, #8]
 800888e:	689b      	ldr	r3, [r3, #8]
 8008890:	021a      	lsls	r2, r3, #8
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	430a      	orrs	r2, r1
 8008898:	61da      	str	r2, [r3, #28]
 800889a:	e001      	b.n	80088a0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800889c:	2301      	movs	r3, #1
 800889e:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	2200      	movs	r2, #0
 80088a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80088a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80088aa:	4618      	mov	r0, r3
 80088ac:	3718      	adds	r7, #24
 80088ae:	46bd      	mov	sp, r7
 80088b0:	bd80      	pop	{r7, pc}
	...

080088b4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80088b4:	b580      	push	{r7, lr}
 80088b6:	b084      	sub	sp, #16
 80088b8:	af00      	add	r7, sp, #0
 80088ba:	6078      	str	r0, [r7, #4]
 80088bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80088be:	2300      	movs	r3, #0
 80088c0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80088c8:	2b01      	cmp	r3, #1
 80088ca:	d101      	bne.n	80088d0 <HAL_TIM_ConfigClockSource+0x1c>
 80088cc:	2302      	movs	r3, #2
 80088ce:	e0b4      	b.n	8008a3a <HAL_TIM_ConfigClockSource+0x186>
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	2201      	movs	r2, #1
 80088d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	2202      	movs	r2, #2
 80088dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	689b      	ldr	r3, [r3, #8]
 80088e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80088e8:	68ba      	ldr	r2, [r7, #8]
 80088ea:	4b56      	ldr	r3, [pc, #344]	@ (8008a44 <HAL_TIM_ConfigClockSource+0x190>)
 80088ec:	4013      	ands	r3, r2
 80088ee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80088f0:	68bb      	ldr	r3, [r7, #8]
 80088f2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80088f6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	68ba      	ldr	r2, [r7, #8]
 80088fe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008900:	683b      	ldr	r3, [r7, #0]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008908:	d03e      	beq.n	8008988 <HAL_TIM_ConfigClockSource+0xd4>
 800890a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800890e:	f200 8087 	bhi.w	8008a20 <HAL_TIM_ConfigClockSource+0x16c>
 8008912:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008916:	f000 8086 	beq.w	8008a26 <HAL_TIM_ConfigClockSource+0x172>
 800891a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800891e:	d87f      	bhi.n	8008a20 <HAL_TIM_ConfigClockSource+0x16c>
 8008920:	2b70      	cmp	r3, #112	@ 0x70
 8008922:	d01a      	beq.n	800895a <HAL_TIM_ConfigClockSource+0xa6>
 8008924:	2b70      	cmp	r3, #112	@ 0x70
 8008926:	d87b      	bhi.n	8008a20 <HAL_TIM_ConfigClockSource+0x16c>
 8008928:	2b60      	cmp	r3, #96	@ 0x60
 800892a:	d050      	beq.n	80089ce <HAL_TIM_ConfigClockSource+0x11a>
 800892c:	2b60      	cmp	r3, #96	@ 0x60
 800892e:	d877      	bhi.n	8008a20 <HAL_TIM_ConfigClockSource+0x16c>
 8008930:	2b50      	cmp	r3, #80	@ 0x50
 8008932:	d03c      	beq.n	80089ae <HAL_TIM_ConfigClockSource+0xfa>
 8008934:	2b50      	cmp	r3, #80	@ 0x50
 8008936:	d873      	bhi.n	8008a20 <HAL_TIM_ConfigClockSource+0x16c>
 8008938:	2b40      	cmp	r3, #64	@ 0x40
 800893a:	d058      	beq.n	80089ee <HAL_TIM_ConfigClockSource+0x13a>
 800893c:	2b40      	cmp	r3, #64	@ 0x40
 800893e:	d86f      	bhi.n	8008a20 <HAL_TIM_ConfigClockSource+0x16c>
 8008940:	2b30      	cmp	r3, #48	@ 0x30
 8008942:	d064      	beq.n	8008a0e <HAL_TIM_ConfigClockSource+0x15a>
 8008944:	2b30      	cmp	r3, #48	@ 0x30
 8008946:	d86b      	bhi.n	8008a20 <HAL_TIM_ConfigClockSource+0x16c>
 8008948:	2b20      	cmp	r3, #32
 800894a:	d060      	beq.n	8008a0e <HAL_TIM_ConfigClockSource+0x15a>
 800894c:	2b20      	cmp	r3, #32
 800894e:	d867      	bhi.n	8008a20 <HAL_TIM_ConfigClockSource+0x16c>
 8008950:	2b00      	cmp	r3, #0
 8008952:	d05c      	beq.n	8008a0e <HAL_TIM_ConfigClockSource+0x15a>
 8008954:	2b10      	cmp	r3, #16
 8008956:	d05a      	beq.n	8008a0e <HAL_TIM_ConfigClockSource+0x15a>
 8008958:	e062      	b.n	8008a20 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800895e:	683b      	ldr	r3, [r7, #0]
 8008960:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008962:	683b      	ldr	r3, [r7, #0]
 8008964:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008966:	683b      	ldr	r3, [r7, #0]
 8008968:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800896a:	f000 fb1f 	bl	8008fac <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	689b      	ldr	r3, [r3, #8]
 8008974:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008976:	68bb      	ldr	r3, [r7, #8]
 8008978:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800897c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	68ba      	ldr	r2, [r7, #8]
 8008984:	609a      	str	r2, [r3, #8]
      break;
 8008986:	e04f      	b.n	8008a28 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800898c:	683b      	ldr	r3, [r7, #0]
 800898e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008990:	683b      	ldr	r3, [r7, #0]
 8008992:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008994:	683b      	ldr	r3, [r7, #0]
 8008996:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008998:	f000 fb08 	bl	8008fac <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	689a      	ldr	r2, [r3, #8]
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80089aa:	609a      	str	r2, [r3, #8]
      break;
 80089ac:	e03c      	b.n	8008a28 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80089b2:	683b      	ldr	r3, [r7, #0]
 80089b4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80089b6:	683b      	ldr	r3, [r7, #0]
 80089b8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80089ba:	461a      	mov	r2, r3
 80089bc:	f000 f9c6 	bl	8008d4c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	2150      	movs	r1, #80	@ 0x50
 80089c6:	4618      	mov	r0, r3
 80089c8:	f000 fad5 	bl	8008f76 <TIM_ITRx_SetConfig>
      break;
 80089cc:	e02c      	b.n	8008a28 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80089d2:	683b      	ldr	r3, [r7, #0]
 80089d4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80089d6:	683b      	ldr	r3, [r7, #0]
 80089d8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80089da:	461a      	mov	r2, r3
 80089dc:	f000 fa22 	bl	8008e24 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	2160      	movs	r1, #96	@ 0x60
 80089e6:	4618      	mov	r0, r3
 80089e8:	f000 fac5 	bl	8008f76 <TIM_ITRx_SetConfig>
      break;
 80089ec:	e01c      	b.n	8008a28 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80089f2:	683b      	ldr	r3, [r7, #0]
 80089f4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80089f6:	683b      	ldr	r3, [r7, #0]
 80089f8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80089fa:	461a      	mov	r2, r3
 80089fc:	f000 f9a6 	bl	8008d4c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	2140      	movs	r1, #64	@ 0x40
 8008a06:	4618      	mov	r0, r3
 8008a08:	f000 fab5 	bl	8008f76 <TIM_ITRx_SetConfig>
      break;
 8008a0c:	e00c      	b.n	8008a28 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	681a      	ldr	r2, [r3, #0]
 8008a12:	683b      	ldr	r3, [r7, #0]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	4619      	mov	r1, r3
 8008a18:	4610      	mov	r0, r2
 8008a1a:	f000 faac 	bl	8008f76 <TIM_ITRx_SetConfig>
      break;
 8008a1e:	e003      	b.n	8008a28 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008a20:	2301      	movs	r3, #1
 8008a22:	73fb      	strb	r3, [r7, #15]
      break;
 8008a24:	e000      	b.n	8008a28 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008a26:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	2201      	movs	r2, #1
 8008a2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	2200      	movs	r2, #0
 8008a34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008a38:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a3a:	4618      	mov	r0, r3
 8008a3c:	3710      	adds	r7, #16
 8008a3e:	46bd      	mov	sp, r7
 8008a40:	bd80      	pop	{r7, pc}
 8008a42:	bf00      	nop
 8008a44:	fffeff88 	.word	0xfffeff88

08008a48 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008a48:	b480      	push	{r7}
 8008a4a:	b085      	sub	sp, #20
 8008a4c:	af00      	add	r7, sp, #0
 8008a4e:	6078      	str	r0, [r7, #4]
 8008a50:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8008a52:	2300      	movs	r3, #0
 8008a54:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8008a56:	683b      	ldr	r3, [r7, #0]
 8008a58:	2b0c      	cmp	r3, #12
 8008a5a:	d831      	bhi.n	8008ac0 <HAL_TIM_ReadCapturedValue+0x78>
 8008a5c:	a201      	add	r2, pc, #4	@ (adr r2, 8008a64 <HAL_TIM_ReadCapturedValue+0x1c>)
 8008a5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a62:	bf00      	nop
 8008a64:	08008a99 	.word	0x08008a99
 8008a68:	08008ac1 	.word	0x08008ac1
 8008a6c:	08008ac1 	.word	0x08008ac1
 8008a70:	08008ac1 	.word	0x08008ac1
 8008a74:	08008aa3 	.word	0x08008aa3
 8008a78:	08008ac1 	.word	0x08008ac1
 8008a7c:	08008ac1 	.word	0x08008ac1
 8008a80:	08008ac1 	.word	0x08008ac1
 8008a84:	08008aad 	.word	0x08008aad
 8008a88:	08008ac1 	.word	0x08008ac1
 8008a8c:	08008ac1 	.word	0x08008ac1
 8008a90:	08008ac1 	.word	0x08008ac1
 8008a94:	08008ab7 	.word	0x08008ab7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a9e:	60fb      	str	r3, [r7, #12]

      break;
 8008aa0:	e00f      	b.n	8008ac2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008aa8:	60fb      	str	r3, [r7, #12]

      break;
 8008aaa:	e00a      	b.n	8008ac2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ab2:	60fb      	str	r3, [r7, #12]

      break;
 8008ab4:	e005      	b.n	8008ac2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008abc:	60fb      	str	r3, [r7, #12]

      break;
 8008abe:	e000      	b.n	8008ac2 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8008ac0:	bf00      	nop
  }

  return tmpreg;
 8008ac2:	68fb      	ldr	r3, [r7, #12]
}
 8008ac4:	4618      	mov	r0, r3
 8008ac6:	3714      	adds	r7, #20
 8008ac8:	46bd      	mov	sp, r7
 8008aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ace:	4770      	bx	lr

08008ad0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008ad0:	b480      	push	{r7}
 8008ad2:	b083      	sub	sp, #12
 8008ad4:	af00      	add	r7, sp, #0
 8008ad6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008ad8:	bf00      	nop
 8008ada:	370c      	adds	r7, #12
 8008adc:	46bd      	mov	sp, r7
 8008ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ae2:	4770      	bx	lr

08008ae4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008ae4:	b480      	push	{r7}
 8008ae6:	b083      	sub	sp, #12
 8008ae8:	af00      	add	r7, sp, #0
 8008aea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008aec:	bf00      	nop
 8008aee:	370c      	adds	r7, #12
 8008af0:	46bd      	mov	sp, r7
 8008af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008af6:	4770      	bx	lr

08008af8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008af8:	b480      	push	{r7}
 8008afa:	b083      	sub	sp, #12
 8008afc:	af00      	add	r7, sp, #0
 8008afe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008b00:	bf00      	nop
 8008b02:	370c      	adds	r7, #12
 8008b04:	46bd      	mov	sp, r7
 8008b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b0a:	4770      	bx	lr

08008b0c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008b0c:	b480      	push	{r7}
 8008b0e:	b085      	sub	sp, #20
 8008b10:	af00      	add	r7, sp, #0
 8008b12:	6078      	str	r0, [r7, #4]
 8008b14:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	4a46      	ldr	r2, [pc, #280]	@ (8008c38 <TIM_Base_SetConfig+0x12c>)
 8008b20:	4293      	cmp	r3, r2
 8008b22:	d013      	beq.n	8008b4c <TIM_Base_SetConfig+0x40>
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b2a:	d00f      	beq.n	8008b4c <TIM_Base_SetConfig+0x40>
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	4a43      	ldr	r2, [pc, #268]	@ (8008c3c <TIM_Base_SetConfig+0x130>)
 8008b30:	4293      	cmp	r3, r2
 8008b32:	d00b      	beq.n	8008b4c <TIM_Base_SetConfig+0x40>
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	4a42      	ldr	r2, [pc, #264]	@ (8008c40 <TIM_Base_SetConfig+0x134>)
 8008b38:	4293      	cmp	r3, r2
 8008b3a:	d007      	beq.n	8008b4c <TIM_Base_SetConfig+0x40>
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	4a41      	ldr	r2, [pc, #260]	@ (8008c44 <TIM_Base_SetConfig+0x138>)
 8008b40:	4293      	cmp	r3, r2
 8008b42:	d003      	beq.n	8008b4c <TIM_Base_SetConfig+0x40>
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	4a40      	ldr	r2, [pc, #256]	@ (8008c48 <TIM_Base_SetConfig+0x13c>)
 8008b48:	4293      	cmp	r3, r2
 8008b4a:	d108      	bne.n	8008b5e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008b52:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008b54:	683b      	ldr	r3, [r7, #0]
 8008b56:	685b      	ldr	r3, [r3, #4]
 8008b58:	68fa      	ldr	r2, [r7, #12]
 8008b5a:	4313      	orrs	r3, r2
 8008b5c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	4a35      	ldr	r2, [pc, #212]	@ (8008c38 <TIM_Base_SetConfig+0x12c>)
 8008b62:	4293      	cmp	r3, r2
 8008b64:	d02b      	beq.n	8008bbe <TIM_Base_SetConfig+0xb2>
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b6c:	d027      	beq.n	8008bbe <TIM_Base_SetConfig+0xb2>
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	4a32      	ldr	r2, [pc, #200]	@ (8008c3c <TIM_Base_SetConfig+0x130>)
 8008b72:	4293      	cmp	r3, r2
 8008b74:	d023      	beq.n	8008bbe <TIM_Base_SetConfig+0xb2>
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	4a31      	ldr	r2, [pc, #196]	@ (8008c40 <TIM_Base_SetConfig+0x134>)
 8008b7a:	4293      	cmp	r3, r2
 8008b7c:	d01f      	beq.n	8008bbe <TIM_Base_SetConfig+0xb2>
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	4a30      	ldr	r2, [pc, #192]	@ (8008c44 <TIM_Base_SetConfig+0x138>)
 8008b82:	4293      	cmp	r3, r2
 8008b84:	d01b      	beq.n	8008bbe <TIM_Base_SetConfig+0xb2>
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	4a2f      	ldr	r2, [pc, #188]	@ (8008c48 <TIM_Base_SetConfig+0x13c>)
 8008b8a:	4293      	cmp	r3, r2
 8008b8c:	d017      	beq.n	8008bbe <TIM_Base_SetConfig+0xb2>
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	4a2e      	ldr	r2, [pc, #184]	@ (8008c4c <TIM_Base_SetConfig+0x140>)
 8008b92:	4293      	cmp	r3, r2
 8008b94:	d013      	beq.n	8008bbe <TIM_Base_SetConfig+0xb2>
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	4a2d      	ldr	r2, [pc, #180]	@ (8008c50 <TIM_Base_SetConfig+0x144>)
 8008b9a:	4293      	cmp	r3, r2
 8008b9c:	d00f      	beq.n	8008bbe <TIM_Base_SetConfig+0xb2>
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	4a2c      	ldr	r2, [pc, #176]	@ (8008c54 <TIM_Base_SetConfig+0x148>)
 8008ba2:	4293      	cmp	r3, r2
 8008ba4:	d00b      	beq.n	8008bbe <TIM_Base_SetConfig+0xb2>
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	4a2b      	ldr	r2, [pc, #172]	@ (8008c58 <TIM_Base_SetConfig+0x14c>)
 8008baa:	4293      	cmp	r3, r2
 8008bac:	d007      	beq.n	8008bbe <TIM_Base_SetConfig+0xb2>
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	4a2a      	ldr	r2, [pc, #168]	@ (8008c5c <TIM_Base_SetConfig+0x150>)
 8008bb2:	4293      	cmp	r3, r2
 8008bb4:	d003      	beq.n	8008bbe <TIM_Base_SetConfig+0xb2>
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	4a29      	ldr	r2, [pc, #164]	@ (8008c60 <TIM_Base_SetConfig+0x154>)
 8008bba:	4293      	cmp	r3, r2
 8008bbc:	d108      	bne.n	8008bd0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008bc4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008bc6:	683b      	ldr	r3, [r7, #0]
 8008bc8:	68db      	ldr	r3, [r3, #12]
 8008bca:	68fa      	ldr	r2, [r7, #12]
 8008bcc:	4313      	orrs	r3, r2
 8008bce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008bd6:	683b      	ldr	r3, [r7, #0]
 8008bd8:	695b      	ldr	r3, [r3, #20]
 8008bda:	4313      	orrs	r3, r2
 8008bdc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	68fa      	ldr	r2, [r7, #12]
 8008be2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008be4:	683b      	ldr	r3, [r7, #0]
 8008be6:	689a      	ldr	r2, [r3, #8]
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008bec:	683b      	ldr	r3, [r7, #0]
 8008bee:	681a      	ldr	r2, [r3, #0]
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	4a10      	ldr	r2, [pc, #64]	@ (8008c38 <TIM_Base_SetConfig+0x12c>)
 8008bf8:	4293      	cmp	r3, r2
 8008bfa:	d003      	beq.n	8008c04 <TIM_Base_SetConfig+0xf8>
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	4a12      	ldr	r2, [pc, #72]	@ (8008c48 <TIM_Base_SetConfig+0x13c>)
 8008c00:	4293      	cmp	r3, r2
 8008c02:	d103      	bne.n	8008c0c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008c04:	683b      	ldr	r3, [r7, #0]
 8008c06:	691a      	ldr	r2, [r3, #16]
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	2201      	movs	r2, #1
 8008c10:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	691b      	ldr	r3, [r3, #16]
 8008c16:	f003 0301 	and.w	r3, r3, #1
 8008c1a:	2b01      	cmp	r3, #1
 8008c1c:	d105      	bne.n	8008c2a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	691b      	ldr	r3, [r3, #16]
 8008c22:	f023 0201 	bic.w	r2, r3, #1
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	611a      	str	r2, [r3, #16]
  }
}
 8008c2a:	bf00      	nop
 8008c2c:	3714      	adds	r7, #20
 8008c2e:	46bd      	mov	sp, r7
 8008c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c34:	4770      	bx	lr
 8008c36:	bf00      	nop
 8008c38:	40010000 	.word	0x40010000
 8008c3c:	40000400 	.word	0x40000400
 8008c40:	40000800 	.word	0x40000800
 8008c44:	40000c00 	.word	0x40000c00
 8008c48:	40010400 	.word	0x40010400
 8008c4c:	40014000 	.word	0x40014000
 8008c50:	40014400 	.word	0x40014400
 8008c54:	40014800 	.word	0x40014800
 8008c58:	40001800 	.word	0x40001800
 8008c5c:	40001c00 	.word	0x40001c00
 8008c60:	40002000 	.word	0x40002000

08008c64 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8008c64:	b480      	push	{r7}
 8008c66:	b087      	sub	sp, #28
 8008c68:	af00      	add	r7, sp, #0
 8008c6a:	60f8      	str	r0, [r7, #12]
 8008c6c:	60b9      	str	r1, [r7, #8]
 8008c6e:	607a      	str	r2, [r7, #4]
 8008c70:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	6a1b      	ldr	r3, [r3, #32]
 8008c76:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	6a1b      	ldr	r3, [r3, #32]
 8008c7c:	f023 0201 	bic.w	r2, r3, #1
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	699b      	ldr	r3, [r3, #24]
 8008c88:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	4a28      	ldr	r2, [pc, #160]	@ (8008d30 <TIM_TI1_SetConfig+0xcc>)
 8008c8e:	4293      	cmp	r3, r2
 8008c90:	d01b      	beq.n	8008cca <TIM_TI1_SetConfig+0x66>
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c98:	d017      	beq.n	8008cca <TIM_TI1_SetConfig+0x66>
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	4a25      	ldr	r2, [pc, #148]	@ (8008d34 <TIM_TI1_SetConfig+0xd0>)
 8008c9e:	4293      	cmp	r3, r2
 8008ca0:	d013      	beq.n	8008cca <TIM_TI1_SetConfig+0x66>
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	4a24      	ldr	r2, [pc, #144]	@ (8008d38 <TIM_TI1_SetConfig+0xd4>)
 8008ca6:	4293      	cmp	r3, r2
 8008ca8:	d00f      	beq.n	8008cca <TIM_TI1_SetConfig+0x66>
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	4a23      	ldr	r2, [pc, #140]	@ (8008d3c <TIM_TI1_SetConfig+0xd8>)
 8008cae:	4293      	cmp	r3, r2
 8008cb0:	d00b      	beq.n	8008cca <TIM_TI1_SetConfig+0x66>
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	4a22      	ldr	r2, [pc, #136]	@ (8008d40 <TIM_TI1_SetConfig+0xdc>)
 8008cb6:	4293      	cmp	r3, r2
 8008cb8:	d007      	beq.n	8008cca <TIM_TI1_SetConfig+0x66>
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	4a21      	ldr	r2, [pc, #132]	@ (8008d44 <TIM_TI1_SetConfig+0xe0>)
 8008cbe:	4293      	cmp	r3, r2
 8008cc0:	d003      	beq.n	8008cca <TIM_TI1_SetConfig+0x66>
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	4a20      	ldr	r2, [pc, #128]	@ (8008d48 <TIM_TI1_SetConfig+0xe4>)
 8008cc6:	4293      	cmp	r3, r2
 8008cc8:	d101      	bne.n	8008cce <TIM_TI1_SetConfig+0x6a>
 8008cca:	2301      	movs	r3, #1
 8008ccc:	e000      	b.n	8008cd0 <TIM_TI1_SetConfig+0x6c>
 8008cce:	2300      	movs	r3, #0
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d008      	beq.n	8008ce6 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8008cd4:	697b      	ldr	r3, [r7, #20]
 8008cd6:	f023 0303 	bic.w	r3, r3, #3
 8008cda:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8008cdc:	697a      	ldr	r2, [r7, #20]
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	4313      	orrs	r3, r2
 8008ce2:	617b      	str	r3, [r7, #20]
 8008ce4:	e003      	b.n	8008cee <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8008ce6:	697b      	ldr	r3, [r7, #20]
 8008ce8:	f043 0301 	orr.w	r3, r3, #1
 8008cec:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008cee:	697b      	ldr	r3, [r7, #20]
 8008cf0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008cf4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8008cf6:	683b      	ldr	r3, [r7, #0]
 8008cf8:	011b      	lsls	r3, r3, #4
 8008cfa:	b2db      	uxtb	r3, r3
 8008cfc:	697a      	ldr	r2, [r7, #20]
 8008cfe:	4313      	orrs	r3, r2
 8008d00:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008d02:	693b      	ldr	r3, [r7, #16]
 8008d04:	f023 030a 	bic.w	r3, r3, #10
 8008d08:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8008d0a:	68bb      	ldr	r3, [r7, #8]
 8008d0c:	f003 030a 	and.w	r3, r3, #10
 8008d10:	693a      	ldr	r2, [r7, #16]
 8008d12:	4313      	orrs	r3, r2
 8008d14:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	697a      	ldr	r2, [r7, #20]
 8008d1a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	693a      	ldr	r2, [r7, #16]
 8008d20:	621a      	str	r2, [r3, #32]
}
 8008d22:	bf00      	nop
 8008d24:	371c      	adds	r7, #28
 8008d26:	46bd      	mov	sp, r7
 8008d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d2c:	4770      	bx	lr
 8008d2e:	bf00      	nop
 8008d30:	40010000 	.word	0x40010000
 8008d34:	40000400 	.word	0x40000400
 8008d38:	40000800 	.word	0x40000800
 8008d3c:	40000c00 	.word	0x40000c00
 8008d40:	40010400 	.word	0x40010400
 8008d44:	40014000 	.word	0x40014000
 8008d48:	40001800 	.word	0x40001800

08008d4c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008d4c:	b480      	push	{r7}
 8008d4e:	b087      	sub	sp, #28
 8008d50:	af00      	add	r7, sp, #0
 8008d52:	60f8      	str	r0, [r7, #12]
 8008d54:	60b9      	str	r1, [r7, #8]
 8008d56:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	6a1b      	ldr	r3, [r3, #32]
 8008d5c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	6a1b      	ldr	r3, [r3, #32]
 8008d62:	f023 0201 	bic.w	r2, r3, #1
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	699b      	ldr	r3, [r3, #24]
 8008d6e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008d70:	693b      	ldr	r3, [r7, #16]
 8008d72:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008d76:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	011b      	lsls	r3, r3, #4
 8008d7c:	693a      	ldr	r2, [r7, #16]
 8008d7e:	4313      	orrs	r3, r2
 8008d80:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008d82:	697b      	ldr	r3, [r7, #20]
 8008d84:	f023 030a 	bic.w	r3, r3, #10
 8008d88:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008d8a:	697a      	ldr	r2, [r7, #20]
 8008d8c:	68bb      	ldr	r3, [r7, #8]
 8008d8e:	4313      	orrs	r3, r2
 8008d90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	693a      	ldr	r2, [r7, #16]
 8008d96:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	697a      	ldr	r2, [r7, #20]
 8008d9c:	621a      	str	r2, [r3, #32]
}
 8008d9e:	bf00      	nop
 8008da0:	371c      	adds	r7, #28
 8008da2:	46bd      	mov	sp, r7
 8008da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da8:	4770      	bx	lr

08008daa <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008daa:	b480      	push	{r7}
 8008dac:	b087      	sub	sp, #28
 8008dae:	af00      	add	r7, sp, #0
 8008db0:	60f8      	str	r0, [r7, #12]
 8008db2:	60b9      	str	r1, [r7, #8]
 8008db4:	607a      	str	r2, [r7, #4]
 8008db6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	6a1b      	ldr	r3, [r3, #32]
 8008dbc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	6a1b      	ldr	r3, [r3, #32]
 8008dc2:	f023 0210 	bic.w	r2, r3, #16
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	699b      	ldr	r3, [r3, #24]
 8008dce:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8008dd0:	693b      	ldr	r3, [r7, #16]
 8008dd2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008dd6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	021b      	lsls	r3, r3, #8
 8008ddc:	693a      	ldr	r2, [r7, #16]
 8008dde:	4313      	orrs	r3, r2
 8008de0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008de2:	693b      	ldr	r3, [r7, #16]
 8008de4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008de8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8008dea:	683b      	ldr	r3, [r7, #0]
 8008dec:	031b      	lsls	r3, r3, #12
 8008dee:	b29b      	uxth	r3, r3
 8008df0:	693a      	ldr	r2, [r7, #16]
 8008df2:	4313      	orrs	r3, r2
 8008df4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008df6:	697b      	ldr	r3, [r7, #20]
 8008df8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008dfc:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8008dfe:	68bb      	ldr	r3, [r7, #8]
 8008e00:	011b      	lsls	r3, r3, #4
 8008e02:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8008e06:	697a      	ldr	r2, [r7, #20]
 8008e08:	4313      	orrs	r3, r2
 8008e0a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	693a      	ldr	r2, [r7, #16]
 8008e10:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	697a      	ldr	r2, [r7, #20]
 8008e16:	621a      	str	r2, [r3, #32]
}
 8008e18:	bf00      	nop
 8008e1a:	371c      	adds	r7, #28
 8008e1c:	46bd      	mov	sp, r7
 8008e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e22:	4770      	bx	lr

08008e24 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008e24:	b480      	push	{r7}
 8008e26:	b087      	sub	sp, #28
 8008e28:	af00      	add	r7, sp, #0
 8008e2a:	60f8      	str	r0, [r7, #12]
 8008e2c:	60b9      	str	r1, [r7, #8]
 8008e2e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	6a1b      	ldr	r3, [r3, #32]
 8008e34:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	6a1b      	ldr	r3, [r3, #32]
 8008e3a:	f023 0210 	bic.w	r2, r3, #16
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	699b      	ldr	r3, [r3, #24]
 8008e46:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008e48:	693b      	ldr	r3, [r7, #16]
 8008e4a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008e4e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	031b      	lsls	r3, r3, #12
 8008e54:	693a      	ldr	r2, [r7, #16]
 8008e56:	4313      	orrs	r3, r2
 8008e58:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008e5a:	697b      	ldr	r3, [r7, #20]
 8008e5c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008e60:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008e62:	68bb      	ldr	r3, [r7, #8]
 8008e64:	011b      	lsls	r3, r3, #4
 8008e66:	697a      	ldr	r2, [r7, #20]
 8008e68:	4313      	orrs	r3, r2
 8008e6a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	693a      	ldr	r2, [r7, #16]
 8008e70:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	697a      	ldr	r2, [r7, #20]
 8008e76:	621a      	str	r2, [r3, #32]
}
 8008e78:	bf00      	nop
 8008e7a:	371c      	adds	r7, #28
 8008e7c:	46bd      	mov	sp, r7
 8008e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e82:	4770      	bx	lr

08008e84 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008e84:	b480      	push	{r7}
 8008e86:	b087      	sub	sp, #28
 8008e88:	af00      	add	r7, sp, #0
 8008e8a:	60f8      	str	r0, [r7, #12]
 8008e8c:	60b9      	str	r1, [r7, #8]
 8008e8e:	607a      	str	r2, [r7, #4]
 8008e90:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	6a1b      	ldr	r3, [r3, #32]
 8008e96:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	6a1b      	ldr	r3, [r3, #32]
 8008e9c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	69db      	ldr	r3, [r3, #28]
 8008ea8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8008eaa:	693b      	ldr	r3, [r7, #16]
 8008eac:	f023 0303 	bic.w	r3, r3, #3
 8008eb0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8008eb2:	693a      	ldr	r2, [r7, #16]
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	4313      	orrs	r3, r2
 8008eb8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8008eba:	693b      	ldr	r3, [r7, #16]
 8008ebc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008ec0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8008ec2:	683b      	ldr	r3, [r7, #0]
 8008ec4:	011b      	lsls	r3, r3, #4
 8008ec6:	b2db      	uxtb	r3, r3
 8008ec8:	693a      	ldr	r2, [r7, #16]
 8008eca:	4313      	orrs	r3, r2
 8008ecc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8008ece:	697b      	ldr	r3, [r7, #20]
 8008ed0:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8008ed4:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8008ed6:	68bb      	ldr	r3, [r7, #8]
 8008ed8:	021b      	lsls	r3, r3, #8
 8008eda:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8008ede:	697a      	ldr	r2, [r7, #20]
 8008ee0:	4313      	orrs	r3, r2
 8008ee2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	693a      	ldr	r2, [r7, #16]
 8008ee8:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	697a      	ldr	r2, [r7, #20]
 8008eee:	621a      	str	r2, [r3, #32]
}
 8008ef0:	bf00      	nop
 8008ef2:	371c      	adds	r7, #28
 8008ef4:	46bd      	mov	sp, r7
 8008ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008efa:	4770      	bx	lr

08008efc <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008efc:	b480      	push	{r7}
 8008efe:	b087      	sub	sp, #28
 8008f00:	af00      	add	r7, sp, #0
 8008f02:	60f8      	str	r0, [r7, #12]
 8008f04:	60b9      	str	r1, [r7, #8]
 8008f06:	607a      	str	r2, [r7, #4]
 8008f08:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	6a1b      	ldr	r3, [r3, #32]
 8008f0e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	6a1b      	ldr	r3, [r3, #32]
 8008f14:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	69db      	ldr	r3, [r3, #28]
 8008f20:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8008f22:	693b      	ldr	r3, [r7, #16]
 8008f24:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008f28:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	021b      	lsls	r3, r3, #8
 8008f2e:	693a      	ldr	r2, [r7, #16]
 8008f30:	4313      	orrs	r3, r2
 8008f32:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8008f34:	693b      	ldr	r3, [r7, #16]
 8008f36:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008f3a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8008f3c:	683b      	ldr	r3, [r7, #0]
 8008f3e:	031b      	lsls	r3, r3, #12
 8008f40:	b29b      	uxth	r3, r3
 8008f42:	693a      	ldr	r2, [r7, #16]
 8008f44:	4313      	orrs	r3, r2
 8008f46:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8008f48:	697b      	ldr	r3, [r7, #20]
 8008f4a:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8008f4e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8008f50:	68bb      	ldr	r3, [r7, #8]
 8008f52:	031b      	lsls	r3, r3, #12
 8008f54:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8008f58:	697a      	ldr	r2, [r7, #20]
 8008f5a:	4313      	orrs	r3, r2
 8008f5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	693a      	ldr	r2, [r7, #16]
 8008f62:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	697a      	ldr	r2, [r7, #20]
 8008f68:	621a      	str	r2, [r3, #32]
}
 8008f6a:	bf00      	nop
 8008f6c:	371c      	adds	r7, #28
 8008f6e:	46bd      	mov	sp, r7
 8008f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f74:	4770      	bx	lr

08008f76 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008f76:	b480      	push	{r7}
 8008f78:	b085      	sub	sp, #20
 8008f7a:	af00      	add	r7, sp, #0
 8008f7c:	6078      	str	r0, [r7, #4]
 8008f7e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	689b      	ldr	r3, [r3, #8]
 8008f84:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008f8c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008f8e:	683a      	ldr	r2, [r7, #0]
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	4313      	orrs	r3, r2
 8008f94:	f043 0307 	orr.w	r3, r3, #7
 8008f98:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	68fa      	ldr	r2, [r7, #12]
 8008f9e:	609a      	str	r2, [r3, #8]
}
 8008fa0:	bf00      	nop
 8008fa2:	3714      	adds	r7, #20
 8008fa4:	46bd      	mov	sp, r7
 8008fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008faa:	4770      	bx	lr

08008fac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008fac:	b480      	push	{r7}
 8008fae:	b087      	sub	sp, #28
 8008fb0:	af00      	add	r7, sp, #0
 8008fb2:	60f8      	str	r0, [r7, #12]
 8008fb4:	60b9      	str	r1, [r7, #8]
 8008fb6:	607a      	str	r2, [r7, #4]
 8008fb8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	689b      	ldr	r3, [r3, #8]
 8008fbe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008fc0:	697b      	ldr	r3, [r7, #20]
 8008fc2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008fc6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008fc8:	683b      	ldr	r3, [r7, #0]
 8008fca:	021a      	lsls	r2, r3, #8
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	431a      	orrs	r2, r3
 8008fd0:	68bb      	ldr	r3, [r7, #8]
 8008fd2:	4313      	orrs	r3, r2
 8008fd4:	697a      	ldr	r2, [r7, #20]
 8008fd6:	4313      	orrs	r3, r2
 8008fd8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	697a      	ldr	r2, [r7, #20]
 8008fde:	609a      	str	r2, [r3, #8]
}
 8008fe0:	bf00      	nop
 8008fe2:	371c      	adds	r7, #28
 8008fe4:	46bd      	mov	sp, r7
 8008fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fea:	4770      	bx	lr

08008fec <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008fec:	b480      	push	{r7}
 8008fee:	b087      	sub	sp, #28
 8008ff0:	af00      	add	r7, sp, #0
 8008ff2:	60f8      	str	r0, [r7, #12]
 8008ff4:	60b9      	str	r1, [r7, #8]
 8008ff6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008ff8:	68bb      	ldr	r3, [r7, #8]
 8008ffa:	f003 031f 	and.w	r3, r3, #31
 8008ffe:	2201      	movs	r2, #1
 8009000:	fa02 f303 	lsl.w	r3, r2, r3
 8009004:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	6a1a      	ldr	r2, [r3, #32]
 800900a:	697b      	ldr	r3, [r7, #20]
 800900c:	43db      	mvns	r3, r3
 800900e:	401a      	ands	r2, r3
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	6a1a      	ldr	r2, [r3, #32]
 8009018:	68bb      	ldr	r3, [r7, #8]
 800901a:	f003 031f 	and.w	r3, r3, #31
 800901e:	6879      	ldr	r1, [r7, #4]
 8009020:	fa01 f303 	lsl.w	r3, r1, r3
 8009024:	431a      	orrs	r2, r3
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	621a      	str	r2, [r3, #32]
}
 800902a:	bf00      	nop
 800902c:	371c      	adds	r7, #28
 800902e:	46bd      	mov	sp, r7
 8009030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009034:	4770      	bx	lr
	...

08009038 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009038:	b480      	push	{r7}
 800903a:	b085      	sub	sp, #20
 800903c:	af00      	add	r7, sp, #0
 800903e:	6078      	str	r0, [r7, #4]
 8009040:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009048:	2b01      	cmp	r3, #1
 800904a:	d101      	bne.n	8009050 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800904c:	2302      	movs	r3, #2
 800904e:	e06d      	b.n	800912c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	2201      	movs	r2, #1
 8009054:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	2202      	movs	r2, #2
 800905c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	685b      	ldr	r3, [r3, #4]
 8009066:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	689b      	ldr	r3, [r3, #8]
 800906e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	4a30      	ldr	r2, [pc, #192]	@ (8009138 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009076:	4293      	cmp	r3, r2
 8009078:	d004      	beq.n	8009084 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	4a2f      	ldr	r2, [pc, #188]	@ (800913c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009080:	4293      	cmp	r3, r2
 8009082:	d108      	bne.n	8009096 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800908a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800908c:	683b      	ldr	r3, [r7, #0]
 800908e:	685b      	ldr	r3, [r3, #4]
 8009090:	68fa      	ldr	r2, [r7, #12]
 8009092:	4313      	orrs	r3, r2
 8009094:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800909c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800909e:	683b      	ldr	r3, [r7, #0]
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	68fa      	ldr	r2, [r7, #12]
 80090a4:	4313      	orrs	r3, r2
 80090a6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	68fa      	ldr	r2, [r7, #12]
 80090ae:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	4a20      	ldr	r2, [pc, #128]	@ (8009138 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80090b6:	4293      	cmp	r3, r2
 80090b8:	d022      	beq.n	8009100 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80090c2:	d01d      	beq.n	8009100 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	4a1d      	ldr	r2, [pc, #116]	@ (8009140 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80090ca:	4293      	cmp	r3, r2
 80090cc:	d018      	beq.n	8009100 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	4a1c      	ldr	r2, [pc, #112]	@ (8009144 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80090d4:	4293      	cmp	r3, r2
 80090d6:	d013      	beq.n	8009100 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	4a1a      	ldr	r2, [pc, #104]	@ (8009148 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80090de:	4293      	cmp	r3, r2
 80090e0:	d00e      	beq.n	8009100 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	4a15      	ldr	r2, [pc, #84]	@ (800913c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80090e8:	4293      	cmp	r3, r2
 80090ea:	d009      	beq.n	8009100 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	4a16      	ldr	r2, [pc, #88]	@ (800914c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80090f2:	4293      	cmp	r3, r2
 80090f4:	d004      	beq.n	8009100 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	4a15      	ldr	r2, [pc, #84]	@ (8009150 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80090fc:	4293      	cmp	r3, r2
 80090fe:	d10c      	bne.n	800911a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009100:	68bb      	ldr	r3, [r7, #8]
 8009102:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009106:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009108:	683b      	ldr	r3, [r7, #0]
 800910a:	689b      	ldr	r3, [r3, #8]
 800910c:	68ba      	ldr	r2, [r7, #8]
 800910e:	4313      	orrs	r3, r2
 8009110:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	68ba      	ldr	r2, [r7, #8]
 8009118:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	2201      	movs	r2, #1
 800911e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	2200      	movs	r2, #0
 8009126:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800912a:	2300      	movs	r3, #0
}
 800912c:	4618      	mov	r0, r3
 800912e:	3714      	adds	r7, #20
 8009130:	46bd      	mov	sp, r7
 8009132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009136:	4770      	bx	lr
 8009138:	40010000 	.word	0x40010000
 800913c:	40010400 	.word	0x40010400
 8009140:	40000400 	.word	0x40000400
 8009144:	40000800 	.word	0x40000800
 8009148:	40000c00 	.word	0x40000c00
 800914c:	40014000 	.word	0x40014000
 8009150:	40001800 	.word	0x40001800

08009154 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009154:	b480      	push	{r7}
 8009156:	b083      	sub	sp, #12
 8009158:	af00      	add	r7, sp, #0
 800915a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800915c:	bf00      	nop
 800915e:	370c      	adds	r7, #12
 8009160:	46bd      	mov	sp, r7
 8009162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009166:	4770      	bx	lr

08009168 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009168:	b480      	push	{r7}
 800916a:	b083      	sub	sp, #12
 800916c:	af00      	add	r7, sp, #0
 800916e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009170:	bf00      	nop
 8009172:	370c      	adds	r7, #12
 8009174:	46bd      	mov	sp, r7
 8009176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800917a:	4770      	bx	lr

0800917c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800917c:	b480      	push	{r7}
 800917e:	b083      	sub	sp, #12
 8009180:	af00      	add	r7, sp, #0
 8009182:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009184:	bf00      	nop
 8009186:	370c      	adds	r7, #12
 8009188:	46bd      	mov	sp, r7
 800918a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800918e:	4770      	bx	lr

08009190 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009190:	b580      	push	{r7, lr}
 8009192:	b082      	sub	sp, #8
 8009194:	af00      	add	r7, sp, #0
 8009196:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	2b00      	cmp	r3, #0
 800919c:	d101      	bne.n	80091a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800919e:	2301      	movs	r3, #1
 80091a0:	e040      	b.n	8009224 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d106      	bne.n	80091b8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	2200      	movs	r2, #0
 80091ae:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80091b2:	6878      	ldr	r0, [r7, #4]
 80091b4:	f7fa f946 	bl	8003444 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	2224      	movs	r2, #36	@ 0x24
 80091bc:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	681a      	ldr	r2, [r3, #0]
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	f022 0201 	bic.w	r2, r2, #1
 80091cc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d002      	beq.n	80091dc <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80091d6:	6878      	ldr	r0, [r7, #4]
 80091d8:	f000 fe24 	bl	8009e24 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80091dc:	6878      	ldr	r0, [r7, #4]
 80091de:	f000 fbbd 	bl	800995c <UART_SetConfig>
 80091e2:	4603      	mov	r3, r0
 80091e4:	2b01      	cmp	r3, #1
 80091e6:	d101      	bne.n	80091ec <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80091e8:	2301      	movs	r3, #1
 80091ea:	e01b      	b.n	8009224 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	685a      	ldr	r2, [r3, #4]
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80091fa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	689a      	ldr	r2, [r3, #8]
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800920a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	681a      	ldr	r2, [r3, #0]
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	f042 0201 	orr.w	r2, r2, #1
 800921a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800921c:	6878      	ldr	r0, [r7, #4]
 800921e:	f000 fea3 	bl	8009f68 <UART_CheckIdleState>
 8009222:	4603      	mov	r3, r0
}
 8009224:	4618      	mov	r0, r3
 8009226:	3708      	adds	r7, #8
 8009228:	46bd      	mov	sp, r7
 800922a:	bd80      	pop	{r7, pc}

0800922c <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800922c:	b580      	push	{r7, lr}
 800922e:	b08a      	sub	sp, #40	@ 0x28
 8009230:	af00      	add	r7, sp, #0
 8009232:	60f8      	str	r0, [r7, #12]
 8009234:	60b9      	str	r1, [r7, #8]
 8009236:	4613      	mov	r3, r2
 8009238:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800923e:	2b20      	cmp	r3, #32
 8009240:	d165      	bne.n	800930e <HAL_UART_Transmit_DMA+0xe2>
  {
    if ((pData == NULL) || (Size == 0U))
 8009242:	68bb      	ldr	r3, [r7, #8]
 8009244:	2b00      	cmp	r3, #0
 8009246:	d002      	beq.n	800924e <HAL_UART_Transmit_DMA+0x22>
 8009248:	88fb      	ldrh	r3, [r7, #6]
 800924a:	2b00      	cmp	r3, #0
 800924c:	d101      	bne.n	8009252 <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 800924e:	2301      	movs	r3, #1
 8009250:	e05e      	b.n	8009310 <HAL_UART_Transmit_DMA+0xe4>
    }

    huart->pTxBuffPtr  = pData;
 8009252:	68fb      	ldr	r3, [r7, #12]
 8009254:	68ba      	ldr	r2, [r7, #8]
 8009256:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	88fa      	ldrh	r2, [r7, #6]
 800925c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	88fa      	ldrh	r2, [r7, #6]
 8009264:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	2200      	movs	r2, #0
 800926c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	2221      	movs	r2, #33	@ 0x21
 8009274:	67da      	str	r2, [r3, #124]	@ 0x7c

    if (huart->hdmatx != NULL)
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800927a:	2b00      	cmp	r3, #0
 800927c:	d027      	beq.n	80092ce <HAL_UART_Transmit_DMA+0xa2>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009282:	4a25      	ldr	r2, [pc, #148]	@ (8009318 <HAL_UART_Transmit_DMA+0xec>)
 8009284:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800928a:	4a24      	ldr	r2, [pc, #144]	@ (800931c <HAL_UART_Transmit_DMA+0xf0>)
 800928c:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009292:	4a23      	ldr	r2, [pc, #140]	@ (8009320 <HAL_UART_Transmit_DMA+0xf4>)
 8009294:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800929a:	2200      	movs	r2, #0
 800929c:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80092a6:	4619      	mov	r1, r3
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	3328      	adds	r3, #40	@ 0x28
 80092ae:	461a      	mov	r2, r3
 80092b0:	88fb      	ldrh	r3, [r7, #6]
 80092b2:	f7fb fa57 	bl	8004764 <HAL_DMA_Start_IT>
 80092b6:	4603      	mov	r3, r0
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	d008      	beq.n	80092ce <HAL_UART_Transmit_DMA+0xa2>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	2210      	movs	r2, #16
 80092c0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	2220      	movs	r2, #32
 80092c8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_ERROR;
 80092ca:	2301      	movs	r3, #1
 80092cc:	e020      	b.n	8009310 <HAL_UART_Transmit_DMA+0xe4>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	2240      	movs	r2, #64	@ 0x40
 80092d4:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	3308      	adds	r3, #8
 80092dc:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092de:	697b      	ldr	r3, [r7, #20]
 80092e0:	e853 3f00 	ldrex	r3, [r3]
 80092e4:	613b      	str	r3, [r7, #16]
   return(result);
 80092e6:	693b      	ldr	r3, [r7, #16]
 80092e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80092ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	3308      	adds	r3, #8
 80092f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80092f6:	623a      	str	r2, [r7, #32]
 80092f8:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092fa:	69f9      	ldr	r1, [r7, #28]
 80092fc:	6a3a      	ldr	r2, [r7, #32]
 80092fe:	e841 2300 	strex	r3, r2, [r1]
 8009302:	61bb      	str	r3, [r7, #24]
   return(result);
 8009304:	69bb      	ldr	r3, [r7, #24]
 8009306:	2b00      	cmp	r3, #0
 8009308:	d1e5      	bne.n	80092d6 <HAL_UART_Transmit_DMA+0xaa>

    return HAL_OK;
 800930a:	2300      	movs	r3, #0
 800930c:	e000      	b.n	8009310 <HAL_UART_Transmit_DMA+0xe4>
  }
  else
  {
    return HAL_BUSY;
 800930e:	2302      	movs	r3, #2
  }
}
 8009310:	4618      	mov	r0, r3
 8009312:	3728      	adds	r7, #40	@ 0x28
 8009314:	46bd      	mov	sp, r7
 8009316:	bd80      	pop	{r7, pc}
 8009318:	0800a2a7 	.word	0x0800a2a7
 800931c:	0800a33d 	.word	0x0800a33d
 8009320:	0800a359 	.word	0x0800a359

08009324 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009324:	b580      	push	{r7, lr}
 8009326:	b0ba      	sub	sp, #232	@ 0xe8
 8009328:	af00      	add	r7, sp, #0
 800932a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	69db      	ldr	r3, [r3, #28]
 8009332:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	689b      	ldr	r3, [r3, #8]
 8009346:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800934a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800934e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8009352:	4013      	ands	r3, r2
 8009354:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8009358:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800935c:	2b00      	cmp	r3, #0
 800935e:	d115      	bne.n	800938c <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8009360:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009364:	f003 0320 	and.w	r3, r3, #32
 8009368:	2b00      	cmp	r3, #0
 800936a:	d00f      	beq.n	800938c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800936c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009370:	f003 0320 	and.w	r3, r3, #32
 8009374:	2b00      	cmp	r3, #0
 8009376:	d009      	beq.n	800938c <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800937c:	2b00      	cmp	r3, #0
 800937e:	f000 82ac 	beq.w	80098da <HAL_UART_IRQHandler+0x5b6>
      {
        huart->RxISR(huart);
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009386:	6878      	ldr	r0, [r7, #4]
 8009388:	4798      	blx	r3
      }
      return;
 800938a:	e2a6      	b.n	80098da <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800938c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009390:	2b00      	cmp	r3, #0
 8009392:	f000 8117 	beq.w	80095c4 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8009396:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800939a:	f003 0301 	and.w	r3, r3, #1
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d106      	bne.n	80093b0 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80093a2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80093a6:	4b85      	ldr	r3, [pc, #532]	@ (80095bc <HAL_UART_IRQHandler+0x298>)
 80093a8:	4013      	ands	r3, r2
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	f000 810a 	beq.w	80095c4 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80093b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80093b4:	f003 0301 	and.w	r3, r3, #1
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d011      	beq.n	80093e0 <HAL_UART_IRQHandler+0xbc>
 80093bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80093c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	d00b      	beq.n	80093e0 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	2201      	movs	r2, #1
 80093ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80093d6:	f043 0201 	orr.w	r2, r3, #1
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80093e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80093e4:	f003 0302 	and.w	r3, r3, #2
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d011      	beq.n	8009410 <HAL_UART_IRQHandler+0xec>
 80093ec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80093f0:	f003 0301 	and.w	r3, r3, #1
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d00b      	beq.n	8009410 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	2202      	movs	r2, #2
 80093fe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009406:	f043 0204 	orr.w	r2, r3, #4
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009410:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009414:	f003 0304 	and.w	r3, r3, #4
 8009418:	2b00      	cmp	r3, #0
 800941a:	d011      	beq.n	8009440 <HAL_UART_IRQHandler+0x11c>
 800941c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009420:	f003 0301 	and.w	r3, r3, #1
 8009424:	2b00      	cmp	r3, #0
 8009426:	d00b      	beq.n	8009440 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	2204      	movs	r2, #4
 800942e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009436:	f043 0202 	orr.w	r2, r3, #2
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009440:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009444:	f003 0308 	and.w	r3, r3, #8
 8009448:	2b00      	cmp	r3, #0
 800944a:	d017      	beq.n	800947c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800944c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009450:	f003 0320 	and.w	r3, r3, #32
 8009454:	2b00      	cmp	r3, #0
 8009456:	d105      	bne.n	8009464 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8009458:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800945c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8009460:	2b00      	cmp	r3, #0
 8009462:	d00b      	beq.n	800947c <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	2208      	movs	r2, #8
 800946a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009472:	f043 0208 	orr.w	r2, r3, #8
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800947c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009480:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009484:	2b00      	cmp	r3, #0
 8009486:	d012      	beq.n	80094ae <HAL_UART_IRQHandler+0x18a>
 8009488:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800948c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8009490:	2b00      	cmp	r3, #0
 8009492:	d00c      	beq.n	80094ae <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800949c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80094a4:	f043 0220 	orr.w	r2, r3, #32
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	f000 8212 	beq.w	80098de <HAL_UART_IRQHandler+0x5ba>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80094ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80094be:	f003 0320 	and.w	r3, r3, #32
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d00d      	beq.n	80094e2 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80094c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80094ca:	f003 0320 	and.w	r3, r3, #32
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d007      	beq.n	80094e2 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d003      	beq.n	80094e2 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80094de:	6878      	ldr	r0, [r7, #4]
 80094e0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80094e8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	689b      	ldr	r3, [r3, #8]
 80094f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80094f6:	2b40      	cmp	r3, #64	@ 0x40
 80094f8:	d005      	beq.n	8009506 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80094fa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80094fe:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009502:	2b00      	cmp	r3, #0
 8009504:	d04f      	beq.n	80095a6 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009506:	6878      	ldr	r0, [r7, #4]
 8009508:	f000 fe69 	bl	800a1de <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	689b      	ldr	r3, [r3, #8]
 8009512:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009516:	2b40      	cmp	r3, #64	@ 0x40
 8009518:	d141      	bne.n	800959e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	3308      	adds	r3, #8
 8009520:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009524:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009528:	e853 3f00 	ldrex	r3, [r3]
 800952c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009530:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009534:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009538:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	3308      	adds	r3, #8
 8009542:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8009546:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800954a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800954e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8009552:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009556:	e841 2300 	strex	r3, r2, [r1]
 800955a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800955e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009562:	2b00      	cmp	r3, #0
 8009564:	d1d9      	bne.n	800951a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800956a:	2b00      	cmp	r3, #0
 800956c:	d013      	beq.n	8009596 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009572:	4a13      	ldr	r2, [pc, #76]	@ (80095c0 <HAL_UART_IRQHandler+0x29c>)
 8009574:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800957a:	4618      	mov	r0, r3
 800957c:	f7fb f9c2 	bl	8004904 <HAL_DMA_Abort_IT>
 8009580:	4603      	mov	r3, r0
 8009582:	2b00      	cmp	r3, #0
 8009584:	d017      	beq.n	80095b6 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800958a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800958c:	687a      	ldr	r2, [r7, #4]
 800958e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8009590:	4610      	mov	r0, r2
 8009592:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009594:	e00f      	b.n	80095b6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009596:	6878      	ldr	r0, [r7, #4]
 8009598:	f000 f9c0 	bl	800991c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800959c:	e00b      	b.n	80095b6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800959e:	6878      	ldr	r0, [r7, #4]
 80095a0:	f000 f9bc 	bl	800991c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80095a4:	e007      	b.n	80095b6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80095a6:	6878      	ldr	r0, [r7, #4]
 80095a8:	f000 f9b8 	bl	800991c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	2200      	movs	r2, #0
 80095b0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 80095b4:	e193      	b.n	80098de <HAL_UART_IRQHandler+0x5ba>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80095b6:	bf00      	nop
    return;
 80095b8:	e191      	b.n	80098de <HAL_UART_IRQHandler+0x5ba>
 80095ba:	bf00      	nop
 80095bc:	04000120 	.word	0x04000120
 80095c0:	0800a3d7 	.word	0x0800a3d7

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80095c8:	2b01      	cmp	r3, #1
 80095ca:	f040 814c 	bne.w	8009866 <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80095ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80095d2:	f003 0310 	and.w	r3, r3, #16
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	f000 8145 	beq.w	8009866 <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80095dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80095e0:	f003 0310 	and.w	r3, r3, #16
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	f000 813e 	beq.w	8009866 <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	2210      	movs	r2, #16
 80095f0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	689b      	ldr	r3, [r3, #8]
 80095f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80095fc:	2b40      	cmp	r3, #64	@ 0x40
 80095fe:	f040 80b6 	bne.w	800976e <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	685b      	ldr	r3, [r3, #4]
 800960a:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800960e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009612:	2b00      	cmp	r3, #0
 8009614:	f000 8165 	beq.w	80098e2 <HAL_UART_IRQHandler+0x5be>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800961e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009622:	429a      	cmp	r2, r3
 8009624:	f080 815d 	bcs.w	80098e2 <HAL_UART_IRQHandler+0x5be>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800962e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009636:	69db      	ldr	r3, [r3, #28]
 8009638:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800963c:	f000 8086 	beq.w	800974c <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009648:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800964c:	e853 3f00 	ldrex	r3, [r3]
 8009650:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009654:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009658:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800965c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	461a      	mov	r2, r3
 8009666:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800966a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800966e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009672:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009676:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800967a:	e841 2300 	strex	r3, r2, [r1]
 800967e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8009682:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009686:	2b00      	cmp	r3, #0
 8009688:	d1da      	bne.n	8009640 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	3308      	adds	r3, #8
 8009690:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009692:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009694:	e853 3f00 	ldrex	r3, [r3]
 8009698:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800969a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800969c:	f023 0301 	bic.w	r3, r3, #1
 80096a0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	3308      	adds	r3, #8
 80096aa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80096ae:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80096b2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096b4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80096b6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80096ba:	e841 2300 	strex	r3, r2, [r1]
 80096be:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80096c0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d1e1      	bne.n	800968a <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	3308      	adds	r3, #8
 80096cc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096ce:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80096d0:	e853 3f00 	ldrex	r3, [r3]
 80096d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80096d6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80096d8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80096dc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	3308      	adds	r3, #8
 80096e6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80096ea:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80096ec:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096ee:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80096f0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80096f2:	e841 2300 	strex	r3, r2, [r1]
 80096f6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80096f8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d1e3      	bne.n	80096c6 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	2220      	movs	r2, #32
 8009702:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	2200      	movs	r2, #0
 800970a:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009712:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009714:	e853 3f00 	ldrex	r3, [r3]
 8009718:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800971a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800971c:	f023 0310 	bic.w	r3, r3, #16
 8009720:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	461a      	mov	r2, r3
 800972a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800972e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009730:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009732:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009734:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009736:	e841 2300 	strex	r3, r2, [r1]
 800973a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800973c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800973e:	2b00      	cmp	r3, #0
 8009740:	d1e4      	bne.n	800970c <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009746:	4618      	mov	r0, r3
 8009748:	f7fb f86c 	bl	8004824 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	2202      	movs	r2, #2
 8009750:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800975e:	b29b      	uxth	r3, r3
 8009760:	1ad3      	subs	r3, r2, r3
 8009762:	b29b      	uxth	r3, r3
 8009764:	4619      	mov	r1, r3
 8009766:	6878      	ldr	r0, [r7, #4]
 8009768:	f000 f8e2 	bl	8009930 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800976c:	e0b9      	b.n	80098e2 <HAL_UART_IRQHandler+0x5be>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800977a:	b29b      	uxth	r3, r3
 800977c:	1ad3      	subs	r3, r2, r3
 800977e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8009788:	b29b      	uxth	r3, r3
 800978a:	2b00      	cmp	r3, #0
 800978c:	f000 80ab 	beq.w	80098e6 <HAL_UART_IRQHandler+0x5c2>
          && (nb_rx_data > 0U))
 8009790:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009794:	2b00      	cmp	r3, #0
 8009796:	f000 80a6 	beq.w	80098e6 <HAL_UART_IRQHandler+0x5c2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097a2:	e853 3f00 	ldrex	r3, [r3]
 80097a6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80097a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80097aa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80097ae:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	461a      	mov	r2, r3
 80097b8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80097bc:	647b      	str	r3, [r7, #68]	@ 0x44
 80097be:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097c0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80097c2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80097c4:	e841 2300 	strex	r3, r2, [r1]
 80097c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80097ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d1e4      	bne.n	800979a <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	3308      	adds	r3, #8
 80097d6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097da:	e853 3f00 	ldrex	r3, [r3]
 80097de:	623b      	str	r3, [r7, #32]
   return(result);
 80097e0:	6a3b      	ldr	r3, [r7, #32]
 80097e2:	f023 0301 	bic.w	r3, r3, #1
 80097e6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	3308      	adds	r3, #8
 80097f0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80097f4:	633a      	str	r2, [r7, #48]	@ 0x30
 80097f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097f8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80097fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80097fc:	e841 2300 	strex	r3, r2, [r1]
 8009800:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009802:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009804:	2b00      	cmp	r3, #0
 8009806:	d1e3      	bne.n	80097d0 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	2220      	movs	r2, #32
 800980c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	2200      	movs	r2, #0
 8009814:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	2200      	movs	r2, #0
 800981a:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009822:	693b      	ldr	r3, [r7, #16]
 8009824:	e853 3f00 	ldrex	r3, [r3]
 8009828:	60fb      	str	r3, [r7, #12]
   return(result);
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	f023 0310 	bic.w	r3, r3, #16
 8009830:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	461a      	mov	r2, r3
 800983a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800983e:	61fb      	str	r3, [r7, #28]
 8009840:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009842:	69b9      	ldr	r1, [r7, #24]
 8009844:	69fa      	ldr	r2, [r7, #28]
 8009846:	e841 2300 	strex	r3, r2, [r1]
 800984a:	617b      	str	r3, [r7, #20]
   return(result);
 800984c:	697b      	ldr	r3, [r7, #20]
 800984e:	2b00      	cmp	r3, #0
 8009850:	d1e4      	bne.n	800981c <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	2202      	movs	r2, #2
 8009856:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009858:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800985c:	4619      	mov	r1, r3
 800985e:	6878      	ldr	r0, [r7, #4]
 8009860:	f000 f866 	bl	8009930 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009864:	e03f      	b.n	80098e6 <HAL_UART_IRQHandler+0x5c2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8009866:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800986a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800986e:	2b00      	cmp	r3, #0
 8009870:	d00e      	beq.n	8009890 <HAL_UART_IRQHandler+0x56c>
 8009872:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009876:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800987a:	2b00      	cmp	r3, #0
 800987c:	d008      	beq.n	8009890 <HAL_UART_IRQHandler+0x56c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8009886:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8009888:	6878      	ldr	r0, [r7, #4]
 800988a:	f000 f85d 	bl	8009948 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800988e:	e02d      	b.n	80098ec <HAL_UART_IRQHandler+0x5c8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8009890:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009894:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009898:	2b00      	cmp	r3, #0
 800989a:	d00e      	beq.n	80098ba <HAL_UART_IRQHandler+0x596>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800989c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80098a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d008      	beq.n	80098ba <HAL_UART_IRQHandler+0x596>
  {
    if (huart->TxISR != NULL)
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d01c      	beq.n	80098ea <HAL_UART_IRQHandler+0x5c6>
    {
      huart->TxISR(huart);
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80098b4:	6878      	ldr	r0, [r7, #4]
 80098b6:	4798      	blx	r3
    }
    return;
 80098b8:	e017      	b.n	80098ea <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80098ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80098be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d012      	beq.n	80098ec <HAL_UART_IRQHandler+0x5c8>
 80098c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80098ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d00c      	beq.n	80098ec <HAL_UART_IRQHandler+0x5c8>
  {
    UART_EndTransmit_IT(huart);
 80098d2:	6878      	ldr	r0, [r7, #4]
 80098d4:	f000 fd95 	bl	800a402 <UART_EndTransmit_IT>
    return;
 80098d8:	e008      	b.n	80098ec <HAL_UART_IRQHandler+0x5c8>
      return;
 80098da:	bf00      	nop
 80098dc:	e006      	b.n	80098ec <HAL_UART_IRQHandler+0x5c8>
    return;
 80098de:	bf00      	nop
 80098e0:	e004      	b.n	80098ec <HAL_UART_IRQHandler+0x5c8>
      return;
 80098e2:	bf00      	nop
 80098e4:	e002      	b.n	80098ec <HAL_UART_IRQHandler+0x5c8>
      return;
 80098e6:	bf00      	nop
 80098e8:	e000      	b.n	80098ec <HAL_UART_IRQHandler+0x5c8>
    return;
 80098ea:	bf00      	nop
  }

}
 80098ec:	37e8      	adds	r7, #232	@ 0xe8
 80098ee:	46bd      	mov	sp, r7
 80098f0:	bd80      	pop	{r7, pc}
 80098f2:	bf00      	nop

080098f4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80098f4:	b480      	push	{r7}
 80098f6:	b083      	sub	sp, #12
 80098f8:	af00      	add	r7, sp, #0
 80098fa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80098fc:	bf00      	nop
 80098fe:	370c      	adds	r7, #12
 8009900:	46bd      	mov	sp, r7
 8009902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009906:	4770      	bx	lr

08009908 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009908:	b480      	push	{r7}
 800990a:	b083      	sub	sp, #12
 800990c:	af00      	add	r7, sp, #0
 800990e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8009910:	bf00      	nop
 8009912:	370c      	adds	r7, #12
 8009914:	46bd      	mov	sp, r7
 8009916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800991a:	4770      	bx	lr

0800991c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800991c:	b480      	push	{r7}
 800991e:	b083      	sub	sp, #12
 8009920:	af00      	add	r7, sp, #0
 8009922:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009924:	bf00      	nop
 8009926:	370c      	adds	r7, #12
 8009928:	46bd      	mov	sp, r7
 800992a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800992e:	4770      	bx	lr

08009930 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009930:	b480      	push	{r7}
 8009932:	b083      	sub	sp, #12
 8009934:	af00      	add	r7, sp, #0
 8009936:	6078      	str	r0, [r7, #4]
 8009938:	460b      	mov	r3, r1
 800993a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800993c:	bf00      	nop
 800993e:	370c      	adds	r7, #12
 8009940:	46bd      	mov	sp, r7
 8009942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009946:	4770      	bx	lr

08009948 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009948:	b480      	push	{r7}
 800994a:	b083      	sub	sp, #12
 800994c:	af00      	add	r7, sp, #0
 800994e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009950:	bf00      	nop
 8009952:	370c      	adds	r7, #12
 8009954:	46bd      	mov	sp, r7
 8009956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800995a:	4770      	bx	lr

0800995c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800995c:	b580      	push	{r7, lr}
 800995e:	b088      	sub	sp, #32
 8009960:	af00      	add	r7, sp, #0
 8009962:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009964:	2300      	movs	r3, #0
 8009966:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	689a      	ldr	r2, [r3, #8]
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	691b      	ldr	r3, [r3, #16]
 8009970:	431a      	orrs	r2, r3
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	695b      	ldr	r3, [r3, #20]
 8009976:	431a      	orrs	r2, r3
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	69db      	ldr	r3, [r3, #28]
 800997c:	4313      	orrs	r3, r2
 800997e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	681a      	ldr	r2, [r3, #0]
 8009986:	4ba6      	ldr	r3, [pc, #664]	@ (8009c20 <UART_SetConfig+0x2c4>)
 8009988:	4013      	ands	r3, r2
 800998a:	687a      	ldr	r2, [r7, #4]
 800998c:	6812      	ldr	r2, [r2, #0]
 800998e:	6979      	ldr	r1, [r7, #20]
 8009990:	430b      	orrs	r3, r1
 8009992:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	685b      	ldr	r3, [r3, #4]
 800999a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	68da      	ldr	r2, [r3, #12]
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	430a      	orrs	r2, r1
 80099a8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	699b      	ldr	r3, [r3, #24]
 80099ae:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	6a1b      	ldr	r3, [r3, #32]
 80099b4:	697a      	ldr	r2, [r7, #20]
 80099b6:	4313      	orrs	r3, r2
 80099b8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	689b      	ldr	r3, [r3, #8]
 80099c0:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	697a      	ldr	r2, [r7, #20]
 80099ca:	430a      	orrs	r2, r1
 80099cc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	4a94      	ldr	r2, [pc, #592]	@ (8009c24 <UART_SetConfig+0x2c8>)
 80099d4:	4293      	cmp	r3, r2
 80099d6:	d120      	bne.n	8009a1a <UART_SetConfig+0xbe>
 80099d8:	4b93      	ldr	r3, [pc, #588]	@ (8009c28 <UART_SetConfig+0x2cc>)
 80099da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80099de:	f003 0303 	and.w	r3, r3, #3
 80099e2:	2b03      	cmp	r3, #3
 80099e4:	d816      	bhi.n	8009a14 <UART_SetConfig+0xb8>
 80099e6:	a201      	add	r2, pc, #4	@ (adr r2, 80099ec <UART_SetConfig+0x90>)
 80099e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099ec:	080099fd 	.word	0x080099fd
 80099f0:	08009a09 	.word	0x08009a09
 80099f4:	08009a03 	.word	0x08009a03
 80099f8:	08009a0f 	.word	0x08009a0f
 80099fc:	2301      	movs	r3, #1
 80099fe:	77fb      	strb	r3, [r7, #31]
 8009a00:	e150      	b.n	8009ca4 <UART_SetConfig+0x348>
 8009a02:	2302      	movs	r3, #2
 8009a04:	77fb      	strb	r3, [r7, #31]
 8009a06:	e14d      	b.n	8009ca4 <UART_SetConfig+0x348>
 8009a08:	2304      	movs	r3, #4
 8009a0a:	77fb      	strb	r3, [r7, #31]
 8009a0c:	e14a      	b.n	8009ca4 <UART_SetConfig+0x348>
 8009a0e:	2308      	movs	r3, #8
 8009a10:	77fb      	strb	r3, [r7, #31]
 8009a12:	e147      	b.n	8009ca4 <UART_SetConfig+0x348>
 8009a14:	2310      	movs	r3, #16
 8009a16:	77fb      	strb	r3, [r7, #31]
 8009a18:	e144      	b.n	8009ca4 <UART_SetConfig+0x348>
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	4a83      	ldr	r2, [pc, #524]	@ (8009c2c <UART_SetConfig+0x2d0>)
 8009a20:	4293      	cmp	r3, r2
 8009a22:	d132      	bne.n	8009a8a <UART_SetConfig+0x12e>
 8009a24:	4b80      	ldr	r3, [pc, #512]	@ (8009c28 <UART_SetConfig+0x2cc>)
 8009a26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a2a:	f003 030c 	and.w	r3, r3, #12
 8009a2e:	2b0c      	cmp	r3, #12
 8009a30:	d828      	bhi.n	8009a84 <UART_SetConfig+0x128>
 8009a32:	a201      	add	r2, pc, #4	@ (adr r2, 8009a38 <UART_SetConfig+0xdc>)
 8009a34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a38:	08009a6d 	.word	0x08009a6d
 8009a3c:	08009a85 	.word	0x08009a85
 8009a40:	08009a85 	.word	0x08009a85
 8009a44:	08009a85 	.word	0x08009a85
 8009a48:	08009a79 	.word	0x08009a79
 8009a4c:	08009a85 	.word	0x08009a85
 8009a50:	08009a85 	.word	0x08009a85
 8009a54:	08009a85 	.word	0x08009a85
 8009a58:	08009a73 	.word	0x08009a73
 8009a5c:	08009a85 	.word	0x08009a85
 8009a60:	08009a85 	.word	0x08009a85
 8009a64:	08009a85 	.word	0x08009a85
 8009a68:	08009a7f 	.word	0x08009a7f
 8009a6c:	2300      	movs	r3, #0
 8009a6e:	77fb      	strb	r3, [r7, #31]
 8009a70:	e118      	b.n	8009ca4 <UART_SetConfig+0x348>
 8009a72:	2302      	movs	r3, #2
 8009a74:	77fb      	strb	r3, [r7, #31]
 8009a76:	e115      	b.n	8009ca4 <UART_SetConfig+0x348>
 8009a78:	2304      	movs	r3, #4
 8009a7a:	77fb      	strb	r3, [r7, #31]
 8009a7c:	e112      	b.n	8009ca4 <UART_SetConfig+0x348>
 8009a7e:	2308      	movs	r3, #8
 8009a80:	77fb      	strb	r3, [r7, #31]
 8009a82:	e10f      	b.n	8009ca4 <UART_SetConfig+0x348>
 8009a84:	2310      	movs	r3, #16
 8009a86:	77fb      	strb	r3, [r7, #31]
 8009a88:	e10c      	b.n	8009ca4 <UART_SetConfig+0x348>
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	4a68      	ldr	r2, [pc, #416]	@ (8009c30 <UART_SetConfig+0x2d4>)
 8009a90:	4293      	cmp	r3, r2
 8009a92:	d120      	bne.n	8009ad6 <UART_SetConfig+0x17a>
 8009a94:	4b64      	ldr	r3, [pc, #400]	@ (8009c28 <UART_SetConfig+0x2cc>)
 8009a96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a9a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009a9e:	2b30      	cmp	r3, #48	@ 0x30
 8009aa0:	d013      	beq.n	8009aca <UART_SetConfig+0x16e>
 8009aa2:	2b30      	cmp	r3, #48	@ 0x30
 8009aa4:	d814      	bhi.n	8009ad0 <UART_SetConfig+0x174>
 8009aa6:	2b20      	cmp	r3, #32
 8009aa8:	d009      	beq.n	8009abe <UART_SetConfig+0x162>
 8009aaa:	2b20      	cmp	r3, #32
 8009aac:	d810      	bhi.n	8009ad0 <UART_SetConfig+0x174>
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d002      	beq.n	8009ab8 <UART_SetConfig+0x15c>
 8009ab2:	2b10      	cmp	r3, #16
 8009ab4:	d006      	beq.n	8009ac4 <UART_SetConfig+0x168>
 8009ab6:	e00b      	b.n	8009ad0 <UART_SetConfig+0x174>
 8009ab8:	2300      	movs	r3, #0
 8009aba:	77fb      	strb	r3, [r7, #31]
 8009abc:	e0f2      	b.n	8009ca4 <UART_SetConfig+0x348>
 8009abe:	2302      	movs	r3, #2
 8009ac0:	77fb      	strb	r3, [r7, #31]
 8009ac2:	e0ef      	b.n	8009ca4 <UART_SetConfig+0x348>
 8009ac4:	2304      	movs	r3, #4
 8009ac6:	77fb      	strb	r3, [r7, #31]
 8009ac8:	e0ec      	b.n	8009ca4 <UART_SetConfig+0x348>
 8009aca:	2308      	movs	r3, #8
 8009acc:	77fb      	strb	r3, [r7, #31]
 8009ace:	e0e9      	b.n	8009ca4 <UART_SetConfig+0x348>
 8009ad0:	2310      	movs	r3, #16
 8009ad2:	77fb      	strb	r3, [r7, #31]
 8009ad4:	e0e6      	b.n	8009ca4 <UART_SetConfig+0x348>
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	4a56      	ldr	r2, [pc, #344]	@ (8009c34 <UART_SetConfig+0x2d8>)
 8009adc:	4293      	cmp	r3, r2
 8009ade:	d120      	bne.n	8009b22 <UART_SetConfig+0x1c6>
 8009ae0:	4b51      	ldr	r3, [pc, #324]	@ (8009c28 <UART_SetConfig+0x2cc>)
 8009ae2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009ae6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8009aea:	2bc0      	cmp	r3, #192	@ 0xc0
 8009aec:	d013      	beq.n	8009b16 <UART_SetConfig+0x1ba>
 8009aee:	2bc0      	cmp	r3, #192	@ 0xc0
 8009af0:	d814      	bhi.n	8009b1c <UART_SetConfig+0x1c0>
 8009af2:	2b80      	cmp	r3, #128	@ 0x80
 8009af4:	d009      	beq.n	8009b0a <UART_SetConfig+0x1ae>
 8009af6:	2b80      	cmp	r3, #128	@ 0x80
 8009af8:	d810      	bhi.n	8009b1c <UART_SetConfig+0x1c0>
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	d002      	beq.n	8009b04 <UART_SetConfig+0x1a8>
 8009afe:	2b40      	cmp	r3, #64	@ 0x40
 8009b00:	d006      	beq.n	8009b10 <UART_SetConfig+0x1b4>
 8009b02:	e00b      	b.n	8009b1c <UART_SetConfig+0x1c0>
 8009b04:	2300      	movs	r3, #0
 8009b06:	77fb      	strb	r3, [r7, #31]
 8009b08:	e0cc      	b.n	8009ca4 <UART_SetConfig+0x348>
 8009b0a:	2302      	movs	r3, #2
 8009b0c:	77fb      	strb	r3, [r7, #31]
 8009b0e:	e0c9      	b.n	8009ca4 <UART_SetConfig+0x348>
 8009b10:	2304      	movs	r3, #4
 8009b12:	77fb      	strb	r3, [r7, #31]
 8009b14:	e0c6      	b.n	8009ca4 <UART_SetConfig+0x348>
 8009b16:	2308      	movs	r3, #8
 8009b18:	77fb      	strb	r3, [r7, #31]
 8009b1a:	e0c3      	b.n	8009ca4 <UART_SetConfig+0x348>
 8009b1c:	2310      	movs	r3, #16
 8009b1e:	77fb      	strb	r3, [r7, #31]
 8009b20:	e0c0      	b.n	8009ca4 <UART_SetConfig+0x348>
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	4a44      	ldr	r2, [pc, #272]	@ (8009c38 <UART_SetConfig+0x2dc>)
 8009b28:	4293      	cmp	r3, r2
 8009b2a:	d125      	bne.n	8009b78 <UART_SetConfig+0x21c>
 8009b2c:	4b3e      	ldr	r3, [pc, #248]	@ (8009c28 <UART_SetConfig+0x2cc>)
 8009b2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b32:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009b36:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009b3a:	d017      	beq.n	8009b6c <UART_SetConfig+0x210>
 8009b3c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009b40:	d817      	bhi.n	8009b72 <UART_SetConfig+0x216>
 8009b42:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009b46:	d00b      	beq.n	8009b60 <UART_SetConfig+0x204>
 8009b48:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009b4c:	d811      	bhi.n	8009b72 <UART_SetConfig+0x216>
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d003      	beq.n	8009b5a <UART_SetConfig+0x1fe>
 8009b52:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009b56:	d006      	beq.n	8009b66 <UART_SetConfig+0x20a>
 8009b58:	e00b      	b.n	8009b72 <UART_SetConfig+0x216>
 8009b5a:	2300      	movs	r3, #0
 8009b5c:	77fb      	strb	r3, [r7, #31]
 8009b5e:	e0a1      	b.n	8009ca4 <UART_SetConfig+0x348>
 8009b60:	2302      	movs	r3, #2
 8009b62:	77fb      	strb	r3, [r7, #31]
 8009b64:	e09e      	b.n	8009ca4 <UART_SetConfig+0x348>
 8009b66:	2304      	movs	r3, #4
 8009b68:	77fb      	strb	r3, [r7, #31]
 8009b6a:	e09b      	b.n	8009ca4 <UART_SetConfig+0x348>
 8009b6c:	2308      	movs	r3, #8
 8009b6e:	77fb      	strb	r3, [r7, #31]
 8009b70:	e098      	b.n	8009ca4 <UART_SetConfig+0x348>
 8009b72:	2310      	movs	r3, #16
 8009b74:	77fb      	strb	r3, [r7, #31]
 8009b76:	e095      	b.n	8009ca4 <UART_SetConfig+0x348>
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	4a2f      	ldr	r2, [pc, #188]	@ (8009c3c <UART_SetConfig+0x2e0>)
 8009b7e:	4293      	cmp	r3, r2
 8009b80:	d125      	bne.n	8009bce <UART_SetConfig+0x272>
 8009b82:	4b29      	ldr	r3, [pc, #164]	@ (8009c28 <UART_SetConfig+0x2cc>)
 8009b84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b88:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009b8c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009b90:	d017      	beq.n	8009bc2 <UART_SetConfig+0x266>
 8009b92:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009b96:	d817      	bhi.n	8009bc8 <UART_SetConfig+0x26c>
 8009b98:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009b9c:	d00b      	beq.n	8009bb6 <UART_SetConfig+0x25a>
 8009b9e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009ba2:	d811      	bhi.n	8009bc8 <UART_SetConfig+0x26c>
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d003      	beq.n	8009bb0 <UART_SetConfig+0x254>
 8009ba8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009bac:	d006      	beq.n	8009bbc <UART_SetConfig+0x260>
 8009bae:	e00b      	b.n	8009bc8 <UART_SetConfig+0x26c>
 8009bb0:	2301      	movs	r3, #1
 8009bb2:	77fb      	strb	r3, [r7, #31]
 8009bb4:	e076      	b.n	8009ca4 <UART_SetConfig+0x348>
 8009bb6:	2302      	movs	r3, #2
 8009bb8:	77fb      	strb	r3, [r7, #31]
 8009bba:	e073      	b.n	8009ca4 <UART_SetConfig+0x348>
 8009bbc:	2304      	movs	r3, #4
 8009bbe:	77fb      	strb	r3, [r7, #31]
 8009bc0:	e070      	b.n	8009ca4 <UART_SetConfig+0x348>
 8009bc2:	2308      	movs	r3, #8
 8009bc4:	77fb      	strb	r3, [r7, #31]
 8009bc6:	e06d      	b.n	8009ca4 <UART_SetConfig+0x348>
 8009bc8:	2310      	movs	r3, #16
 8009bca:	77fb      	strb	r3, [r7, #31]
 8009bcc:	e06a      	b.n	8009ca4 <UART_SetConfig+0x348>
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	4a1b      	ldr	r2, [pc, #108]	@ (8009c40 <UART_SetConfig+0x2e4>)
 8009bd4:	4293      	cmp	r3, r2
 8009bd6:	d138      	bne.n	8009c4a <UART_SetConfig+0x2ee>
 8009bd8:	4b13      	ldr	r3, [pc, #76]	@ (8009c28 <UART_SetConfig+0x2cc>)
 8009bda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009bde:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8009be2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009be6:	d017      	beq.n	8009c18 <UART_SetConfig+0x2bc>
 8009be8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009bec:	d82a      	bhi.n	8009c44 <UART_SetConfig+0x2e8>
 8009bee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009bf2:	d00b      	beq.n	8009c0c <UART_SetConfig+0x2b0>
 8009bf4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009bf8:	d824      	bhi.n	8009c44 <UART_SetConfig+0x2e8>
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d003      	beq.n	8009c06 <UART_SetConfig+0x2aa>
 8009bfe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009c02:	d006      	beq.n	8009c12 <UART_SetConfig+0x2b6>
 8009c04:	e01e      	b.n	8009c44 <UART_SetConfig+0x2e8>
 8009c06:	2300      	movs	r3, #0
 8009c08:	77fb      	strb	r3, [r7, #31]
 8009c0a:	e04b      	b.n	8009ca4 <UART_SetConfig+0x348>
 8009c0c:	2302      	movs	r3, #2
 8009c0e:	77fb      	strb	r3, [r7, #31]
 8009c10:	e048      	b.n	8009ca4 <UART_SetConfig+0x348>
 8009c12:	2304      	movs	r3, #4
 8009c14:	77fb      	strb	r3, [r7, #31]
 8009c16:	e045      	b.n	8009ca4 <UART_SetConfig+0x348>
 8009c18:	2308      	movs	r3, #8
 8009c1a:	77fb      	strb	r3, [r7, #31]
 8009c1c:	e042      	b.n	8009ca4 <UART_SetConfig+0x348>
 8009c1e:	bf00      	nop
 8009c20:	efff69f3 	.word	0xefff69f3
 8009c24:	40011000 	.word	0x40011000
 8009c28:	40023800 	.word	0x40023800
 8009c2c:	40004400 	.word	0x40004400
 8009c30:	40004800 	.word	0x40004800
 8009c34:	40004c00 	.word	0x40004c00
 8009c38:	40005000 	.word	0x40005000
 8009c3c:	40011400 	.word	0x40011400
 8009c40:	40007800 	.word	0x40007800
 8009c44:	2310      	movs	r3, #16
 8009c46:	77fb      	strb	r3, [r7, #31]
 8009c48:	e02c      	b.n	8009ca4 <UART_SetConfig+0x348>
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	4a72      	ldr	r2, [pc, #456]	@ (8009e18 <UART_SetConfig+0x4bc>)
 8009c50:	4293      	cmp	r3, r2
 8009c52:	d125      	bne.n	8009ca0 <UART_SetConfig+0x344>
 8009c54:	4b71      	ldr	r3, [pc, #452]	@ (8009e1c <UART_SetConfig+0x4c0>)
 8009c56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009c5a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8009c5e:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8009c62:	d017      	beq.n	8009c94 <UART_SetConfig+0x338>
 8009c64:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8009c68:	d817      	bhi.n	8009c9a <UART_SetConfig+0x33e>
 8009c6a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009c6e:	d00b      	beq.n	8009c88 <UART_SetConfig+0x32c>
 8009c70:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009c74:	d811      	bhi.n	8009c9a <UART_SetConfig+0x33e>
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d003      	beq.n	8009c82 <UART_SetConfig+0x326>
 8009c7a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009c7e:	d006      	beq.n	8009c8e <UART_SetConfig+0x332>
 8009c80:	e00b      	b.n	8009c9a <UART_SetConfig+0x33e>
 8009c82:	2300      	movs	r3, #0
 8009c84:	77fb      	strb	r3, [r7, #31]
 8009c86:	e00d      	b.n	8009ca4 <UART_SetConfig+0x348>
 8009c88:	2302      	movs	r3, #2
 8009c8a:	77fb      	strb	r3, [r7, #31]
 8009c8c:	e00a      	b.n	8009ca4 <UART_SetConfig+0x348>
 8009c8e:	2304      	movs	r3, #4
 8009c90:	77fb      	strb	r3, [r7, #31]
 8009c92:	e007      	b.n	8009ca4 <UART_SetConfig+0x348>
 8009c94:	2308      	movs	r3, #8
 8009c96:	77fb      	strb	r3, [r7, #31]
 8009c98:	e004      	b.n	8009ca4 <UART_SetConfig+0x348>
 8009c9a:	2310      	movs	r3, #16
 8009c9c:	77fb      	strb	r3, [r7, #31]
 8009c9e:	e001      	b.n	8009ca4 <UART_SetConfig+0x348>
 8009ca0:	2310      	movs	r3, #16
 8009ca2:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	69db      	ldr	r3, [r3, #28]
 8009ca8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009cac:	d15b      	bne.n	8009d66 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8009cae:	7ffb      	ldrb	r3, [r7, #31]
 8009cb0:	2b08      	cmp	r3, #8
 8009cb2:	d828      	bhi.n	8009d06 <UART_SetConfig+0x3aa>
 8009cb4:	a201      	add	r2, pc, #4	@ (adr r2, 8009cbc <UART_SetConfig+0x360>)
 8009cb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009cba:	bf00      	nop
 8009cbc:	08009ce1 	.word	0x08009ce1
 8009cc0:	08009ce9 	.word	0x08009ce9
 8009cc4:	08009cf1 	.word	0x08009cf1
 8009cc8:	08009d07 	.word	0x08009d07
 8009ccc:	08009cf7 	.word	0x08009cf7
 8009cd0:	08009d07 	.word	0x08009d07
 8009cd4:	08009d07 	.word	0x08009d07
 8009cd8:	08009d07 	.word	0x08009d07
 8009cdc:	08009cff 	.word	0x08009cff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009ce0:	f7fd fd44 	bl	800776c <HAL_RCC_GetPCLK1Freq>
 8009ce4:	61b8      	str	r0, [r7, #24]
        break;
 8009ce6:	e013      	b.n	8009d10 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009ce8:	f7fd fd54 	bl	8007794 <HAL_RCC_GetPCLK2Freq>
 8009cec:	61b8      	str	r0, [r7, #24]
        break;
 8009cee:	e00f      	b.n	8009d10 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009cf0:	4b4b      	ldr	r3, [pc, #300]	@ (8009e20 <UART_SetConfig+0x4c4>)
 8009cf2:	61bb      	str	r3, [r7, #24]
        break;
 8009cf4:	e00c      	b.n	8009d10 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009cf6:	f7fd fc27 	bl	8007548 <HAL_RCC_GetSysClockFreq>
 8009cfa:	61b8      	str	r0, [r7, #24]
        break;
 8009cfc:	e008      	b.n	8009d10 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009cfe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009d02:	61bb      	str	r3, [r7, #24]
        break;
 8009d04:	e004      	b.n	8009d10 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8009d06:	2300      	movs	r3, #0
 8009d08:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8009d0a:	2301      	movs	r3, #1
 8009d0c:	77bb      	strb	r3, [r7, #30]
        break;
 8009d0e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009d10:	69bb      	ldr	r3, [r7, #24]
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d074      	beq.n	8009e00 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8009d16:	69bb      	ldr	r3, [r7, #24]
 8009d18:	005a      	lsls	r2, r3, #1
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	685b      	ldr	r3, [r3, #4]
 8009d1e:	085b      	lsrs	r3, r3, #1
 8009d20:	441a      	add	r2, r3
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	685b      	ldr	r3, [r3, #4]
 8009d26:	fbb2 f3f3 	udiv	r3, r2, r3
 8009d2a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009d2c:	693b      	ldr	r3, [r7, #16]
 8009d2e:	2b0f      	cmp	r3, #15
 8009d30:	d916      	bls.n	8009d60 <UART_SetConfig+0x404>
 8009d32:	693b      	ldr	r3, [r7, #16]
 8009d34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009d38:	d212      	bcs.n	8009d60 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009d3a:	693b      	ldr	r3, [r7, #16]
 8009d3c:	b29b      	uxth	r3, r3
 8009d3e:	f023 030f 	bic.w	r3, r3, #15
 8009d42:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009d44:	693b      	ldr	r3, [r7, #16]
 8009d46:	085b      	lsrs	r3, r3, #1
 8009d48:	b29b      	uxth	r3, r3
 8009d4a:	f003 0307 	and.w	r3, r3, #7
 8009d4e:	b29a      	uxth	r2, r3
 8009d50:	89fb      	ldrh	r3, [r7, #14]
 8009d52:	4313      	orrs	r3, r2
 8009d54:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	89fa      	ldrh	r2, [r7, #14]
 8009d5c:	60da      	str	r2, [r3, #12]
 8009d5e:	e04f      	b.n	8009e00 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8009d60:	2301      	movs	r3, #1
 8009d62:	77bb      	strb	r3, [r7, #30]
 8009d64:	e04c      	b.n	8009e00 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009d66:	7ffb      	ldrb	r3, [r7, #31]
 8009d68:	2b08      	cmp	r3, #8
 8009d6a:	d828      	bhi.n	8009dbe <UART_SetConfig+0x462>
 8009d6c:	a201      	add	r2, pc, #4	@ (adr r2, 8009d74 <UART_SetConfig+0x418>)
 8009d6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d72:	bf00      	nop
 8009d74:	08009d99 	.word	0x08009d99
 8009d78:	08009da1 	.word	0x08009da1
 8009d7c:	08009da9 	.word	0x08009da9
 8009d80:	08009dbf 	.word	0x08009dbf
 8009d84:	08009daf 	.word	0x08009daf
 8009d88:	08009dbf 	.word	0x08009dbf
 8009d8c:	08009dbf 	.word	0x08009dbf
 8009d90:	08009dbf 	.word	0x08009dbf
 8009d94:	08009db7 	.word	0x08009db7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009d98:	f7fd fce8 	bl	800776c <HAL_RCC_GetPCLK1Freq>
 8009d9c:	61b8      	str	r0, [r7, #24]
        break;
 8009d9e:	e013      	b.n	8009dc8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009da0:	f7fd fcf8 	bl	8007794 <HAL_RCC_GetPCLK2Freq>
 8009da4:	61b8      	str	r0, [r7, #24]
        break;
 8009da6:	e00f      	b.n	8009dc8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009da8:	4b1d      	ldr	r3, [pc, #116]	@ (8009e20 <UART_SetConfig+0x4c4>)
 8009daa:	61bb      	str	r3, [r7, #24]
        break;
 8009dac:	e00c      	b.n	8009dc8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009dae:	f7fd fbcb 	bl	8007548 <HAL_RCC_GetSysClockFreq>
 8009db2:	61b8      	str	r0, [r7, #24]
        break;
 8009db4:	e008      	b.n	8009dc8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009db6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009dba:	61bb      	str	r3, [r7, #24]
        break;
 8009dbc:	e004      	b.n	8009dc8 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8009dbe:	2300      	movs	r3, #0
 8009dc0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8009dc2:	2301      	movs	r3, #1
 8009dc4:	77bb      	strb	r3, [r7, #30]
        break;
 8009dc6:	bf00      	nop
    }

    if (pclk != 0U)
 8009dc8:	69bb      	ldr	r3, [r7, #24]
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d018      	beq.n	8009e00 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	685b      	ldr	r3, [r3, #4]
 8009dd2:	085a      	lsrs	r2, r3, #1
 8009dd4:	69bb      	ldr	r3, [r7, #24]
 8009dd6:	441a      	add	r2, r3
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	685b      	ldr	r3, [r3, #4]
 8009ddc:	fbb2 f3f3 	udiv	r3, r2, r3
 8009de0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009de2:	693b      	ldr	r3, [r7, #16]
 8009de4:	2b0f      	cmp	r3, #15
 8009de6:	d909      	bls.n	8009dfc <UART_SetConfig+0x4a0>
 8009de8:	693b      	ldr	r3, [r7, #16]
 8009dea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009dee:	d205      	bcs.n	8009dfc <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009df0:	693b      	ldr	r3, [r7, #16]
 8009df2:	b29a      	uxth	r2, r3
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	60da      	str	r2, [r3, #12]
 8009dfa:	e001      	b.n	8009e00 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8009dfc:	2301      	movs	r3, #1
 8009dfe:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	2200      	movs	r2, #0
 8009e04:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	2200      	movs	r2, #0
 8009e0a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8009e0c:	7fbb      	ldrb	r3, [r7, #30]
}
 8009e0e:	4618      	mov	r0, r3
 8009e10:	3720      	adds	r7, #32
 8009e12:	46bd      	mov	sp, r7
 8009e14:	bd80      	pop	{r7, pc}
 8009e16:	bf00      	nop
 8009e18:	40007c00 	.word	0x40007c00
 8009e1c:	40023800 	.word	0x40023800
 8009e20:	00f42400 	.word	0x00f42400

08009e24 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009e24:	b480      	push	{r7}
 8009e26:	b083      	sub	sp, #12
 8009e28:	af00      	add	r7, sp, #0
 8009e2a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e30:	f003 0308 	and.w	r3, r3, #8
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d00a      	beq.n	8009e4e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	685b      	ldr	r3, [r3, #4]
 8009e3e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	430a      	orrs	r2, r1
 8009e4c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e52:	f003 0301 	and.w	r3, r3, #1
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d00a      	beq.n	8009e70 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	685b      	ldr	r3, [r3, #4]
 8009e60:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	430a      	orrs	r2, r1
 8009e6e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e74:	f003 0302 	and.w	r3, r3, #2
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d00a      	beq.n	8009e92 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	685b      	ldr	r3, [r3, #4]
 8009e82:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	430a      	orrs	r2, r1
 8009e90:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e96:	f003 0304 	and.w	r3, r3, #4
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d00a      	beq.n	8009eb4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	685b      	ldr	r3, [r3, #4]
 8009ea4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	430a      	orrs	r2, r1
 8009eb2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009eb8:	f003 0310 	and.w	r3, r3, #16
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d00a      	beq.n	8009ed6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	689b      	ldr	r3, [r3, #8]
 8009ec6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	430a      	orrs	r2, r1
 8009ed4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009eda:	f003 0320 	and.w	r3, r3, #32
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d00a      	beq.n	8009ef8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	689b      	ldr	r3, [r3, #8]
 8009ee8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	430a      	orrs	r2, r1
 8009ef6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009efc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d01a      	beq.n	8009f3a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	685b      	ldr	r3, [r3, #4]
 8009f0a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	430a      	orrs	r2, r1
 8009f18:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f1e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009f22:	d10a      	bne.n	8009f3a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	685b      	ldr	r3, [r3, #4]
 8009f2a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	430a      	orrs	r2, r1
 8009f38:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	d00a      	beq.n	8009f5c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	685b      	ldr	r3, [r3, #4]
 8009f4c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	430a      	orrs	r2, r1
 8009f5a:	605a      	str	r2, [r3, #4]
  }
}
 8009f5c:	bf00      	nop
 8009f5e:	370c      	adds	r7, #12
 8009f60:	46bd      	mov	sp, r7
 8009f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f66:	4770      	bx	lr

08009f68 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009f68:	b580      	push	{r7, lr}
 8009f6a:	b098      	sub	sp, #96	@ 0x60
 8009f6c:	af02      	add	r7, sp, #8
 8009f6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	2200      	movs	r2, #0
 8009f74:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009f78:	f7f9 fde0 	bl	8003b3c <HAL_GetTick>
 8009f7c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	f003 0308 	and.w	r3, r3, #8
 8009f88:	2b08      	cmp	r3, #8
 8009f8a:	d12e      	bne.n	8009fea <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009f8c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009f90:	9300      	str	r3, [sp, #0]
 8009f92:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009f94:	2200      	movs	r2, #0
 8009f96:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009f9a:	6878      	ldr	r0, [r7, #4]
 8009f9c:	f000 f88c 	bl	800a0b8 <UART_WaitOnFlagUntilTimeout>
 8009fa0:	4603      	mov	r3, r0
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d021      	beq.n	8009fea <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009fae:	e853 3f00 	ldrex	r3, [r3]
 8009fb2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009fb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009fb6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009fba:	653b      	str	r3, [r7, #80]	@ 0x50
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	461a      	mov	r2, r3
 8009fc2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009fc4:	647b      	str	r3, [r7, #68]	@ 0x44
 8009fc6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fc8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009fca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009fcc:	e841 2300 	strex	r3, r2, [r1]
 8009fd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009fd2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d1e6      	bne.n	8009fa6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	2220      	movs	r2, #32
 8009fdc:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	2200      	movs	r2, #0
 8009fe2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009fe6:	2303      	movs	r3, #3
 8009fe8:	e062      	b.n	800a0b0 <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	f003 0304 	and.w	r3, r3, #4
 8009ff4:	2b04      	cmp	r3, #4
 8009ff6:	d149      	bne.n	800a08c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009ff8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009ffc:	9300      	str	r3, [sp, #0]
 8009ffe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a000:	2200      	movs	r2, #0
 800a002:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a006:	6878      	ldr	r0, [r7, #4]
 800a008:	f000 f856 	bl	800a0b8 <UART_WaitOnFlagUntilTimeout>
 800a00c:	4603      	mov	r3, r0
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d03c      	beq.n	800a08c <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a018:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a01a:	e853 3f00 	ldrex	r3, [r3]
 800a01e:	623b      	str	r3, [r7, #32]
   return(result);
 800a020:	6a3b      	ldr	r3, [r7, #32]
 800a022:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a026:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	461a      	mov	r2, r3
 800a02e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a030:	633b      	str	r3, [r7, #48]	@ 0x30
 800a032:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a034:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a036:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a038:	e841 2300 	strex	r3, r2, [r1]
 800a03c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a03e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a040:	2b00      	cmp	r3, #0
 800a042:	d1e6      	bne.n	800a012 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	3308      	adds	r3, #8
 800a04a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a04c:	693b      	ldr	r3, [r7, #16]
 800a04e:	e853 3f00 	ldrex	r3, [r3]
 800a052:	60fb      	str	r3, [r7, #12]
   return(result);
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	f023 0301 	bic.w	r3, r3, #1
 800a05a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	3308      	adds	r3, #8
 800a062:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a064:	61fa      	str	r2, [r7, #28]
 800a066:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a068:	69b9      	ldr	r1, [r7, #24]
 800a06a:	69fa      	ldr	r2, [r7, #28]
 800a06c:	e841 2300 	strex	r3, r2, [r1]
 800a070:	617b      	str	r3, [r7, #20]
   return(result);
 800a072:	697b      	ldr	r3, [r7, #20]
 800a074:	2b00      	cmp	r3, #0
 800a076:	d1e5      	bne.n	800a044 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	2220      	movs	r2, #32
 800a07c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	2200      	movs	r2, #0
 800a084:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a088:	2303      	movs	r3, #3
 800a08a:	e011      	b.n	800a0b0 <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	2220      	movs	r2, #32
 800a090:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	2220      	movs	r2, #32
 800a096:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	2200      	movs	r2, #0
 800a09e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	2200      	movs	r2, #0
 800a0a4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	2200      	movs	r2, #0
 800a0aa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800a0ae:	2300      	movs	r3, #0
}
 800a0b0:	4618      	mov	r0, r3
 800a0b2:	3758      	adds	r7, #88	@ 0x58
 800a0b4:	46bd      	mov	sp, r7
 800a0b6:	bd80      	pop	{r7, pc}

0800a0b8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a0b8:	b580      	push	{r7, lr}
 800a0ba:	b084      	sub	sp, #16
 800a0bc:	af00      	add	r7, sp, #0
 800a0be:	60f8      	str	r0, [r7, #12]
 800a0c0:	60b9      	str	r1, [r7, #8]
 800a0c2:	603b      	str	r3, [r7, #0]
 800a0c4:	4613      	mov	r3, r2
 800a0c6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a0c8:	e04f      	b.n	800a16a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a0ca:	69bb      	ldr	r3, [r7, #24]
 800a0cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a0d0:	d04b      	beq.n	800a16a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a0d2:	f7f9 fd33 	bl	8003b3c <HAL_GetTick>
 800a0d6:	4602      	mov	r2, r0
 800a0d8:	683b      	ldr	r3, [r7, #0]
 800a0da:	1ad3      	subs	r3, r2, r3
 800a0dc:	69ba      	ldr	r2, [r7, #24]
 800a0de:	429a      	cmp	r2, r3
 800a0e0:	d302      	bcc.n	800a0e8 <UART_WaitOnFlagUntilTimeout+0x30>
 800a0e2:	69bb      	ldr	r3, [r7, #24]
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	d101      	bne.n	800a0ec <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a0e8:	2303      	movs	r3, #3
 800a0ea:	e04e      	b.n	800a18a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	f003 0304 	and.w	r3, r3, #4
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	d037      	beq.n	800a16a <UART_WaitOnFlagUntilTimeout+0xb2>
 800a0fa:	68bb      	ldr	r3, [r7, #8]
 800a0fc:	2b80      	cmp	r3, #128	@ 0x80
 800a0fe:	d034      	beq.n	800a16a <UART_WaitOnFlagUntilTimeout+0xb2>
 800a100:	68bb      	ldr	r3, [r7, #8]
 800a102:	2b40      	cmp	r3, #64	@ 0x40
 800a104:	d031      	beq.n	800a16a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	69db      	ldr	r3, [r3, #28]
 800a10c:	f003 0308 	and.w	r3, r3, #8
 800a110:	2b08      	cmp	r3, #8
 800a112:	d110      	bne.n	800a136 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	2208      	movs	r2, #8
 800a11a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a11c:	68f8      	ldr	r0, [r7, #12]
 800a11e:	f000 f85e 	bl	800a1de <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	2208      	movs	r2, #8
 800a126:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	2200      	movs	r2, #0
 800a12e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800a132:	2301      	movs	r3, #1
 800a134:	e029      	b.n	800a18a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a136:	68fb      	ldr	r3, [r7, #12]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	69db      	ldr	r3, [r3, #28]
 800a13c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a140:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a144:	d111      	bne.n	800a16a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a14e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a150:	68f8      	ldr	r0, [r7, #12]
 800a152:	f000 f844 	bl	800a1de <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	2220      	movs	r2, #32
 800a15a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	2200      	movs	r2, #0
 800a162:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800a166:	2303      	movs	r3, #3
 800a168:	e00f      	b.n	800a18a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	69da      	ldr	r2, [r3, #28]
 800a170:	68bb      	ldr	r3, [r7, #8]
 800a172:	4013      	ands	r3, r2
 800a174:	68ba      	ldr	r2, [r7, #8]
 800a176:	429a      	cmp	r2, r3
 800a178:	bf0c      	ite	eq
 800a17a:	2301      	moveq	r3, #1
 800a17c:	2300      	movne	r3, #0
 800a17e:	b2db      	uxtb	r3, r3
 800a180:	461a      	mov	r2, r3
 800a182:	79fb      	ldrb	r3, [r7, #7]
 800a184:	429a      	cmp	r2, r3
 800a186:	d0a0      	beq.n	800a0ca <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a188:	2300      	movs	r3, #0
}
 800a18a:	4618      	mov	r0, r3
 800a18c:	3710      	adds	r7, #16
 800a18e:	46bd      	mov	sp, r7
 800a190:	bd80      	pop	{r7, pc}

0800a192 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800a192:	b480      	push	{r7}
 800a194:	b089      	sub	sp, #36	@ 0x24
 800a196:	af00      	add	r7, sp, #0
 800a198:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1a0:	68fb      	ldr	r3, [r7, #12]
 800a1a2:	e853 3f00 	ldrex	r3, [r3]
 800a1a6:	60bb      	str	r3, [r7, #8]
   return(result);
 800a1a8:	68bb      	ldr	r3, [r7, #8]
 800a1aa:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800a1ae:	61fb      	str	r3, [r7, #28]
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	461a      	mov	r2, r3
 800a1b6:	69fb      	ldr	r3, [r7, #28]
 800a1b8:	61bb      	str	r3, [r7, #24]
 800a1ba:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1bc:	6979      	ldr	r1, [r7, #20]
 800a1be:	69ba      	ldr	r2, [r7, #24]
 800a1c0:	e841 2300 	strex	r3, r2, [r1]
 800a1c4:	613b      	str	r3, [r7, #16]
   return(result);
 800a1c6:	693b      	ldr	r3, [r7, #16]
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d1e6      	bne.n	800a19a <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	2220      	movs	r2, #32
 800a1d0:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 800a1d2:	bf00      	nop
 800a1d4:	3724      	adds	r7, #36	@ 0x24
 800a1d6:	46bd      	mov	sp, r7
 800a1d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1dc:	4770      	bx	lr

0800a1de <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a1de:	b480      	push	{r7}
 800a1e0:	b095      	sub	sp, #84	@ 0x54
 800a1e2:	af00      	add	r7, sp, #0
 800a1e4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a1ee:	e853 3f00 	ldrex	r3, [r3]
 800a1f2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a1f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1f6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a1fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	461a      	mov	r2, r3
 800a202:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a204:	643b      	str	r3, [r7, #64]	@ 0x40
 800a206:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a208:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a20a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a20c:	e841 2300 	strex	r3, r2, [r1]
 800a210:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a212:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a214:	2b00      	cmp	r3, #0
 800a216:	d1e6      	bne.n	800a1e6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	3308      	adds	r3, #8
 800a21e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a220:	6a3b      	ldr	r3, [r7, #32]
 800a222:	e853 3f00 	ldrex	r3, [r3]
 800a226:	61fb      	str	r3, [r7, #28]
   return(result);
 800a228:	69fb      	ldr	r3, [r7, #28]
 800a22a:	f023 0301 	bic.w	r3, r3, #1
 800a22e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	3308      	adds	r3, #8
 800a236:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a238:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a23a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a23c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a23e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a240:	e841 2300 	strex	r3, r2, [r1]
 800a244:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a246:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d1e5      	bne.n	800a218 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a250:	2b01      	cmp	r3, #1
 800a252:	d118      	bne.n	800a286 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	e853 3f00 	ldrex	r3, [r3]
 800a260:	60bb      	str	r3, [r7, #8]
   return(result);
 800a262:	68bb      	ldr	r3, [r7, #8]
 800a264:	f023 0310 	bic.w	r3, r3, #16
 800a268:	647b      	str	r3, [r7, #68]	@ 0x44
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	461a      	mov	r2, r3
 800a270:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a272:	61bb      	str	r3, [r7, #24]
 800a274:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a276:	6979      	ldr	r1, [r7, #20]
 800a278:	69ba      	ldr	r2, [r7, #24]
 800a27a:	e841 2300 	strex	r3, r2, [r1]
 800a27e:	613b      	str	r3, [r7, #16]
   return(result);
 800a280:	693b      	ldr	r3, [r7, #16]
 800a282:	2b00      	cmp	r3, #0
 800a284:	d1e6      	bne.n	800a254 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	2220      	movs	r2, #32
 800a28a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	2200      	movs	r2, #0
 800a292:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	2200      	movs	r2, #0
 800a298:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800a29a:	bf00      	nop
 800a29c:	3754      	adds	r7, #84	@ 0x54
 800a29e:	46bd      	mov	sp, r7
 800a2a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2a4:	4770      	bx	lr

0800a2a6 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800a2a6:	b580      	push	{r7, lr}
 800a2a8:	b090      	sub	sp, #64	@ 0x40
 800a2aa:	af00      	add	r7, sp, #0
 800a2ac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a2b2:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	69db      	ldr	r3, [r3, #28]
 800a2b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a2bc:	d037      	beq.n	800a32e <UART_DMATransmitCplt+0x88>
  {
    huart->TxXferCount = 0U;
 800a2be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a2c0:	2200      	movs	r2, #0
 800a2c2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a2c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	3308      	adds	r3, #8
 800a2cc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2d0:	e853 3f00 	ldrex	r3, [r3]
 800a2d4:	623b      	str	r3, [r7, #32]
   return(result);
 800a2d6:	6a3b      	ldr	r3, [r7, #32]
 800a2d8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a2dc:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a2de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	3308      	adds	r3, #8
 800a2e4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a2e6:	633a      	str	r2, [r7, #48]	@ 0x30
 800a2e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2ea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a2ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a2ee:	e841 2300 	strex	r3, r2, [r1]
 800a2f2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a2f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d1e5      	bne.n	800a2c6 <UART_DMATransmitCplt+0x20>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a2fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a300:	693b      	ldr	r3, [r7, #16]
 800a302:	e853 3f00 	ldrex	r3, [r3]
 800a306:	60fb      	str	r3, [r7, #12]
   return(result);
 800a308:	68fb      	ldr	r3, [r7, #12]
 800a30a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a30e:	637b      	str	r3, [r7, #52]	@ 0x34
 800a310:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a312:	681b      	ldr	r3, [r3, #0]
 800a314:	461a      	mov	r2, r3
 800a316:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a318:	61fb      	str	r3, [r7, #28]
 800a31a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a31c:	69b9      	ldr	r1, [r7, #24]
 800a31e:	69fa      	ldr	r2, [r7, #28]
 800a320:	e841 2300 	strex	r3, r2, [r1]
 800a324:	617b      	str	r3, [r7, #20]
   return(result);
 800a326:	697b      	ldr	r3, [r7, #20]
 800a328:	2b00      	cmp	r3, #0
 800a32a:	d1e6      	bne.n	800a2fa <UART_DMATransmitCplt+0x54>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a32c:	e002      	b.n	800a334 <UART_DMATransmitCplt+0x8e>
    HAL_UART_TxCpltCallback(huart);
 800a32e:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800a330:	f7ff fae0 	bl	80098f4 <HAL_UART_TxCpltCallback>
}
 800a334:	bf00      	nop
 800a336:	3740      	adds	r7, #64	@ 0x40
 800a338:	46bd      	mov	sp, r7
 800a33a:	bd80      	pop	{r7, pc}

0800a33c <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a33c:	b580      	push	{r7, lr}
 800a33e:	b084      	sub	sp, #16
 800a340:	af00      	add	r7, sp, #0
 800a342:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a348:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800a34a:	68f8      	ldr	r0, [r7, #12]
 800a34c:	f7ff fadc 	bl	8009908 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a350:	bf00      	nop
 800a352:	3710      	adds	r7, #16
 800a354:	46bd      	mov	sp, r7
 800a356:	bd80      	pop	{r7, pc}

0800a358 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800a358:	b580      	push	{r7, lr}
 800a35a:	b086      	sub	sp, #24
 800a35c:	af00      	add	r7, sp, #0
 800a35e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a364:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800a366:	697b      	ldr	r3, [r7, #20]
 800a368:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a36a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800a36c:	697b      	ldr	r3, [r7, #20]
 800a36e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a372:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800a374:	697b      	ldr	r3, [r7, #20]
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	689b      	ldr	r3, [r3, #8]
 800a37a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a37e:	2b80      	cmp	r3, #128	@ 0x80
 800a380:	d109      	bne.n	800a396 <UART_DMAError+0x3e>
 800a382:	693b      	ldr	r3, [r7, #16]
 800a384:	2b21      	cmp	r3, #33	@ 0x21
 800a386:	d106      	bne.n	800a396 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800a388:	697b      	ldr	r3, [r7, #20]
 800a38a:	2200      	movs	r2, #0
 800a38c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 800a390:	6978      	ldr	r0, [r7, #20]
 800a392:	f7ff fefe 	bl	800a192 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800a396:	697b      	ldr	r3, [r7, #20]
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	689b      	ldr	r3, [r3, #8]
 800a39c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a3a0:	2b40      	cmp	r3, #64	@ 0x40
 800a3a2:	d109      	bne.n	800a3b8 <UART_DMAError+0x60>
 800a3a4:	68fb      	ldr	r3, [r7, #12]
 800a3a6:	2b22      	cmp	r3, #34	@ 0x22
 800a3a8:	d106      	bne.n	800a3b8 <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800a3aa:	697b      	ldr	r3, [r7, #20]
 800a3ac:	2200      	movs	r2, #0
 800a3ae:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 800a3b2:	6978      	ldr	r0, [r7, #20]
 800a3b4:	f7ff ff13 	bl	800a1de <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800a3b8:	697b      	ldr	r3, [r7, #20]
 800a3ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a3be:	f043 0210 	orr.w	r2, r3, #16
 800a3c2:	697b      	ldr	r3, [r7, #20]
 800a3c4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a3c8:	6978      	ldr	r0, [r7, #20]
 800a3ca:	f7ff faa7 	bl	800991c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a3ce:	bf00      	nop
 800a3d0:	3718      	adds	r7, #24
 800a3d2:	46bd      	mov	sp, r7
 800a3d4:	bd80      	pop	{r7, pc}

0800a3d6 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a3d6:	b580      	push	{r7, lr}
 800a3d8:	b084      	sub	sp, #16
 800a3da:	af00      	add	r7, sp, #0
 800a3dc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a3e2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a3e4:	68fb      	ldr	r3, [r7, #12]
 800a3e6:	2200      	movs	r2, #0
 800a3e8:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 800a3ec:	68fb      	ldr	r3, [r7, #12]
 800a3ee:	2200      	movs	r2, #0
 800a3f0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a3f4:	68f8      	ldr	r0, [r7, #12]
 800a3f6:	f7ff fa91 	bl	800991c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a3fa:	bf00      	nop
 800a3fc:	3710      	adds	r7, #16
 800a3fe:	46bd      	mov	sp, r7
 800a400:	bd80      	pop	{r7, pc}

0800a402 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a402:	b580      	push	{r7, lr}
 800a404:	b088      	sub	sp, #32
 800a406:	af00      	add	r7, sp, #0
 800a408:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	e853 3f00 	ldrex	r3, [r3]
 800a416:	60bb      	str	r3, [r7, #8]
   return(result);
 800a418:	68bb      	ldr	r3, [r7, #8]
 800a41a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a41e:	61fb      	str	r3, [r7, #28]
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	461a      	mov	r2, r3
 800a426:	69fb      	ldr	r3, [r7, #28]
 800a428:	61bb      	str	r3, [r7, #24]
 800a42a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a42c:	6979      	ldr	r1, [r7, #20]
 800a42e:	69ba      	ldr	r2, [r7, #24]
 800a430:	e841 2300 	strex	r3, r2, [r1]
 800a434:	613b      	str	r3, [r7, #16]
   return(result);
 800a436:	693b      	ldr	r3, [r7, #16]
 800a438:	2b00      	cmp	r3, #0
 800a43a:	d1e6      	bne.n	800a40a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	2220      	movs	r2, #32
 800a440:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	2200      	movs	r2, #0
 800a446:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a448:	6878      	ldr	r0, [r7, #4]
 800a44a:	f7ff fa53 	bl	80098f4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a44e:	bf00      	nop
 800a450:	3720      	adds	r7, #32
 800a452:	46bd      	mov	sp, r7
 800a454:	bd80      	pop	{r7, pc}
	...

0800a458 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a458:	b084      	sub	sp, #16
 800a45a:	b580      	push	{r7, lr}
 800a45c:	b084      	sub	sp, #16
 800a45e:	af00      	add	r7, sp, #0
 800a460:	6078      	str	r0, [r7, #4]
 800a462:	f107 001c 	add.w	r0, r7, #28
 800a466:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a46a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800a46e:	2b01      	cmp	r3, #1
 800a470:	d121      	bne.n	800a4b6 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a476:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	68da      	ldr	r2, [r3, #12]
 800a482:	4b21      	ldr	r3, [pc, #132]	@ (800a508 <USB_CoreInit+0xb0>)
 800a484:	4013      	ands	r3, r2
 800a486:	687a      	ldr	r2, [r7, #4]
 800a488:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	68db      	ldr	r3, [r3, #12]
 800a48e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800a496:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800a49a:	2b01      	cmp	r3, #1
 800a49c:	d105      	bne.n	800a4aa <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	68db      	ldr	r3, [r3, #12]
 800a4a2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a4aa:	6878      	ldr	r0, [r7, #4]
 800a4ac:	f001 fade 	bl	800ba6c <USB_CoreReset>
 800a4b0:	4603      	mov	r3, r0
 800a4b2:	73fb      	strb	r3, [r7, #15]
 800a4b4:	e010      	b.n	800a4d8 <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	68db      	ldr	r3, [r3, #12]
 800a4ba:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a4c2:	6878      	ldr	r0, [r7, #4]
 800a4c4:	f001 fad2 	bl	800ba6c <USB_CoreReset>
 800a4c8:	4603      	mov	r3, r0
 800a4ca:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a4d0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 800a4d8:	7fbb      	ldrb	r3, [r7, #30]
 800a4da:	2b01      	cmp	r3, #1
 800a4dc:	d10b      	bne.n	800a4f6 <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	689b      	ldr	r3, [r3, #8]
 800a4e2:	f043 0206 	orr.w	r2, r3, #6
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	689b      	ldr	r3, [r3, #8]
 800a4ee:	f043 0220 	orr.w	r2, r3, #32
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800a4f6:	7bfb      	ldrb	r3, [r7, #15]
}
 800a4f8:	4618      	mov	r0, r3
 800a4fa:	3710      	adds	r7, #16
 800a4fc:	46bd      	mov	sp, r7
 800a4fe:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a502:	b004      	add	sp, #16
 800a504:	4770      	bx	lr
 800a506:	bf00      	nop
 800a508:	ffbdffbf 	.word	0xffbdffbf

0800a50c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800a50c:	b480      	push	{r7}
 800a50e:	b087      	sub	sp, #28
 800a510:	af00      	add	r7, sp, #0
 800a512:	60f8      	str	r0, [r7, #12]
 800a514:	60b9      	str	r1, [r7, #8]
 800a516:	4613      	mov	r3, r2
 800a518:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800a51a:	79fb      	ldrb	r3, [r7, #7]
 800a51c:	2b02      	cmp	r3, #2
 800a51e:	d165      	bne.n	800a5ec <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800a520:	68bb      	ldr	r3, [r7, #8]
 800a522:	4a41      	ldr	r2, [pc, #260]	@ (800a628 <USB_SetTurnaroundTime+0x11c>)
 800a524:	4293      	cmp	r3, r2
 800a526:	d906      	bls.n	800a536 <USB_SetTurnaroundTime+0x2a>
 800a528:	68bb      	ldr	r3, [r7, #8]
 800a52a:	4a40      	ldr	r2, [pc, #256]	@ (800a62c <USB_SetTurnaroundTime+0x120>)
 800a52c:	4293      	cmp	r3, r2
 800a52e:	d202      	bcs.n	800a536 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800a530:	230f      	movs	r3, #15
 800a532:	617b      	str	r3, [r7, #20]
 800a534:	e062      	b.n	800a5fc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800a536:	68bb      	ldr	r3, [r7, #8]
 800a538:	4a3c      	ldr	r2, [pc, #240]	@ (800a62c <USB_SetTurnaroundTime+0x120>)
 800a53a:	4293      	cmp	r3, r2
 800a53c:	d306      	bcc.n	800a54c <USB_SetTurnaroundTime+0x40>
 800a53e:	68bb      	ldr	r3, [r7, #8]
 800a540:	4a3b      	ldr	r2, [pc, #236]	@ (800a630 <USB_SetTurnaroundTime+0x124>)
 800a542:	4293      	cmp	r3, r2
 800a544:	d202      	bcs.n	800a54c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800a546:	230e      	movs	r3, #14
 800a548:	617b      	str	r3, [r7, #20]
 800a54a:	e057      	b.n	800a5fc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800a54c:	68bb      	ldr	r3, [r7, #8]
 800a54e:	4a38      	ldr	r2, [pc, #224]	@ (800a630 <USB_SetTurnaroundTime+0x124>)
 800a550:	4293      	cmp	r3, r2
 800a552:	d306      	bcc.n	800a562 <USB_SetTurnaroundTime+0x56>
 800a554:	68bb      	ldr	r3, [r7, #8]
 800a556:	4a37      	ldr	r2, [pc, #220]	@ (800a634 <USB_SetTurnaroundTime+0x128>)
 800a558:	4293      	cmp	r3, r2
 800a55a:	d202      	bcs.n	800a562 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800a55c:	230d      	movs	r3, #13
 800a55e:	617b      	str	r3, [r7, #20]
 800a560:	e04c      	b.n	800a5fc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800a562:	68bb      	ldr	r3, [r7, #8]
 800a564:	4a33      	ldr	r2, [pc, #204]	@ (800a634 <USB_SetTurnaroundTime+0x128>)
 800a566:	4293      	cmp	r3, r2
 800a568:	d306      	bcc.n	800a578 <USB_SetTurnaroundTime+0x6c>
 800a56a:	68bb      	ldr	r3, [r7, #8]
 800a56c:	4a32      	ldr	r2, [pc, #200]	@ (800a638 <USB_SetTurnaroundTime+0x12c>)
 800a56e:	4293      	cmp	r3, r2
 800a570:	d802      	bhi.n	800a578 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800a572:	230c      	movs	r3, #12
 800a574:	617b      	str	r3, [r7, #20]
 800a576:	e041      	b.n	800a5fc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800a578:	68bb      	ldr	r3, [r7, #8]
 800a57a:	4a2f      	ldr	r2, [pc, #188]	@ (800a638 <USB_SetTurnaroundTime+0x12c>)
 800a57c:	4293      	cmp	r3, r2
 800a57e:	d906      	bls.n	800a58e <USB_SetTurnaroundTime+0x82>
 800a580:	68bb      	ldr	r3, [r7, #8]
 800a582:	4a2e      	ldr	r2, [pc, #184]	@ (800a63c <USB_SetTurnaroundTime+0x130>)
 800a584:	4293      	cmp	r3, r2
 800a586:	d802      	bhi.n	800a58e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800a588:	230b      	movs	r3, #11
 800a58a:	617b      	str	r3, [r7, #20]
 800a58c:	e036      	b.n	800a5fc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800a58e:	68bb      	ldr	r3, [r7, #8]
 800a590:	4a2a      	ldr	r2, [pc, #168]	@ (800a63c <USB_SetTurnaroundTime+0x130>)
 800a592:	4293      	cmp	r3, r2
 800a594:	d906      	bls.n	800a5a4 <USB_SetTurnaroundTime+0x98>
 800a596:	68bb      	ldr	r3, [r7, #8]
 800a598:	4a29      	ldr	r2, [pc, #164]	@ (800a640 <USB_SetTurnaroundTime+0x134>)
 800a59a:	4293      	cmp	r3, r2
 800a59c:	d802      	bhi.n	800a5a4 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800a59e:	230a      	movs	r3, #10
 800a5a0:	617b      	str	r3, [r7, #20]
 800a5a2:	e02b      	b.n	800a5fc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800a5a4:	68bb      	ldr	r3, [r7, #8]
 800a5a6:	4a26      	ldr	r2, [pc, #152]	@ (800a640 <USB_SetTurnaroundTime+0x134>)
 800a5a8:	4293      	cmp	r3, r2
 800a5aa:	d906      	bls.n	800a5ba <USB_SetTurnaroundTime+0xae>
 800a5ac:	68bb      	ldr	r3, [r7, #8]
 800a5ae:	4a25      	ldr	r2, [pc, #148]	@ (800a644 <USB_SetTurnaroundTime+0x138>)
 800a5b0:	4293      	cmp	r3, r2
 800a5b2:	d202      	bcs.n	800a5ba <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800a5b4:	2309      	movs	r3, #9
 800a5b6:	617b      	str	r3, [r7, #20]
 800a5b8:	e020      	b.n	800a5fc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800a5ba:	68bb      	ldr	r3, [r7, #8]
 800a5bc:	4a21      	ldr	r2, [pc, #132]	@ (800a644 <USB_SetTurnaroundTime+0x138>)
 800a5be:	4293      	cmp	r3, r2
 800a5c0:	d306      	bcc.n	800a5d0 <USB_SetTurnaroundTime+0xc4>
 800a5c2:	68bb      	ldr	r3, [r7, #8]
 800a5c4:	4a20      	ldr	r2, [pc, #128]	@ (800a648 <USB_SetTurnaroundTime+0x13c>)
 800a5c6:	4293      	cmp	r3, r2
 800a5c8:	d802      	bhi.n	800a5d0 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800a5ca:	2308      	movs	r3, #8
 800a5cc:	617b      	str	r3, [r7, #20]
 800a5ce:	e015      	b.n	800a5fc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800a5d0:	68bb      	ldr	r3, [r7, #8]
 800a5d2:	4a1d      	ldr	r2, [pc, #116]	@ (800a648 <USB_SetTurnaroundTime+0x13c>)
 800a5d4:	4293      	cmp	r3, r2
 800a5d6:	d906      	bls.n	800a5e6 <USB_SetTurnaroundTime+0xda>
 800a5d8:	68bb      	ldr	r3, [r7, #8]
 800a5da:	4a1c      	ldr	r2, [pc, #112]	@ (800a64c <USB_SetTurnaroundTime+0x140>)
 800a5dc:	4293      	cmp	r3, r2
 800a5de:	d202      	bcs.n	800a5e6 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800a5e0:	2307      	movs	r3, #7
 800a5e2:	617b      	str	r3, [r7, #20]
 800a5e4:	e00a      	b.n	800a5fc <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800a5e6:	2306      	movs	r3, #6
 800a5e8:	617b      	str	r3, [r7, #20]
 800a5ea:	e007      	b.n	800a5fc <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800a5ec:	79fb      	ldrb	r3, [r7, #7]
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	d102      	bne.n	800a5f8 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800a5f2:	2309      	movs	r3, #9
 800a5f4:	617b      	str	r3, [r7, #20]
 800a5f6:	e001      	b.n	800a5fc <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800a5f8:	2309      	movs	r3, #9
 800a5fa:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	68db      	ldr	r3, [r3, #12]
 800a600:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	68da      	ldr	r2, [r3, #12]
 800a60c:	697b      	ldr	r3, [r7, #20]
 800a60e:	029b      	lsls	r3, r3, #10
 800a610:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800a614:	431a      	orrs	r2, r3
 800a616:	68fb      	ldr	r3, [r7, #12]
 800a618:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800a61a:	2300      	movs	r3, #0
}
 800a61c:	4618      	mov	r0, r3
 800a61e:	371c      	adds	r7, #28
 800a620:	46bd      	mov	sp, r7
 800a622:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a626:	4770      	bx	lr
 800a628:	00d8acbf 	.word	0x00d8acbf
 800a62c:	00e4e1c0 	.word	0x00e4e1c0
 800a630:	00f42400 	.word	0x00f42400
 800a634:	01067380 	.word	0x01067380
 800a638:	011a499f 	.word	0x011a499f
 800a63c:	01312cff 	.word	0x01312cff
 800a640:	014ca43f 	.word	0x014ca43f
 800a644:	016e3600 	.word	0x016e3600
 800a648:	01a6ab1f 	.word	0x01a6ab1f
 800a64c:	01e84800 	.word	0x01e84800

0800a650 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a650:	b480      	push	{r7}
 800a652:	b083      	sub	sp, #12
 800a654:	af00      	add	r7, sp, #0
 800a656:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	689b      	ldr	r3, [r3, #8]
 800a65c:	f043 0201 	orr.w	r2, r3, #1
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a664:	2300      	movs	r3, #0
}
 800a666:	4618      	mov	r0, r3
 800a668:	370c      	adds	r7, #12
 800a66a:	46bd      	mov	sp, r7
 800a66c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a670:	4770      	bx	lr

0800a672 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a672:	b480      	push	{r7}
 800a674:	b083      	sub	sp, #12
 800a676:	af00      	add	r7, sp, #0
 800a678:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	689b      	ldr	r3, [r3, #8]
 800a67e:	f023 0201 	bic.w	r2, r3, #1
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a686:	2300      	movs	r3, #0
}
 800a688:	4618      	mov	r0, r3
 800a68a:	370c      	adds	r7, #12
 800a68c:	46bd      	mov	sp, r7
 800a68e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a692:	4770      	bx	lr

0800a694 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800a694:	b580      	push	{r7, lr}
 800a696:	b084      	sub	sp, #16
 800a698:	af00      	add	r7, sp, #0
 800a69a:	6078      	str	r0, [r7, #4]
 800a69c:	460b      	mov	r3, r1
 800a69e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800a6a0:	2300      	movs	r3, #0
 800a6a2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	68db      	ldr	r3, [r3, #12]
 800a6a8:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a6b0:	78fb      	ldrb	r3, [r7, #3]
 800a6b2:	2b01      	cmp	r3, #1
 800a6b4:	d115      	bne.n	800a6e2 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	68db      	ldr	r3, [r3, #12]
 800a6ba:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a6c2:	200a      	movs	r0, #10
 800a6c4:	f7f9 fa46 	bl	8003b54 <HAL_Delay>
      ms += 10U;
 800a6c8:	68fb      	ldr	r3, [r7, #12]
 800a6ca:	330a      	adds	r3, #10
 800a6cc:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a6ce:	6878      	ldr	r0, [r7, #4]
 800a6d0:	f001 f93b 	bl	800b94a <USB_GetMode>
 800a6d4:	4603      	mov	r3, r0
 800a6d6:	2b01      	cmp	r3, #1
 800a6d8:	d01e      	beq.n	800a718 <USB_SetCurrentMode+0x84>
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	2bc7      	cmp	r3, #199	@ 0xc7
 800a6de:	d9f0      	bls.n	800a6c2 <USB_SetCurrentMode+0x2e>
 800a6e0:	e01a      	b.n	800a718 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800a6e2:	78fb      	ldrb	r3, [r7, #3]
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	d115      	bne.n	800a714 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	68db      	ldr	r3, [r3, #12]
 800a6ec:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a6f4:	200a      	movs	r0, #10
 800a6f6:	f7f9 fa2d 	bl	8003b54 <HAL_Delay>
      ms += 10U;
 800a6fa:	68fb      	ldr	r3, [r7, #12]
 800a6fc:	330a      	adds	r3, #10
 800a6fe:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a700:	6878      	ldr	r0, [r7, #4]
 800a702:	f001 f922 	bl	800b94a <USB_GetMode>
 800a706:	4603      	mov	r3, r0
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d005      	beq.n	800a718 <USB_SetCurrentMode+0x84>
 800a70c:	68fb      	ldr	r3, [r7, #12]
 800a70e:	2bc7      	cmp	r3, #199	@ 0xc7
 800a710:	d9f0      	bls.n	800a6f4 <USB_SetCurrentMode+0x60>
 800a712:	e001      	b.n	800a718 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800a714:	2301      	movs	r3, #1
 800a716:	e005      	b.n	800a724 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800a718:	68fb      	ldr	r3, [r7, #12]
 800a71a:	2bc8      	cmp	r3, #200	@ 0xc8
 800a71c:	d101      	bne.n	800a722 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800a71e:	2301      	movs	r3, #1
 800a720:	e000      	b.n	800a724 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800a722:	2300      	movs	r3, #0
}
 800a724:	4618      	mov	r0, r3
 800a726:	3710      	adds	r7, #16
 800a728:	46bd      	mov	sp, r7
 800a72a:	bd80      	pop	{r7, pc}

0800a72c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a72c:	b084      	sub	sp, #16
 800a72e:	b580      	push	{r7, lr}
 800a730:	b086      	sub	sp, #24
 800a732:	af00      	add	r7, sp, #0
 800a734:	6078      	str	r0, [r7, #4]
 800a736:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800a73a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800a73e:	2300      	movs	r3, #0
 800a740:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800a746:	2300      	movs	r3, #0
 800a748:	613b      	str	r3, [r7, #16]
 800a74a:	e009      	b.n	800a760 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800a74c:	687a      	ldr	r2, [r7, #4]
 800a74e:	693b      	ldr	r3, [r7, #16]
 800a750:	3340      	adds	r3, #64	@ 0x40
 800a752:	009b      	lsls	r3, r3, #2
 800a754:	4413      	add	r3, r2
 800a756:	2200      	movs	r2, #0
 800a758:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800a75a:	693b      	ldr	r3, [r7, #16]
 800a75c:	3301      	adds	r3, #1
 800a75e:	613b      	str	r3, [r7, #16]
 800a760:	693b      	ldr	r3, [r7, #16]
 800a762:	2b0e      	cmp	r3, #14
 800a764:	d9f2      	bls.n	800a74c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800a766:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d11c      	bne.n	800a7a8 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a76e:	68fb      	ldr	r3, [r7, #12]
 800a770:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a774:	685b      	ldr	r3, [r3, #4]
 800a776:	68fa      	ldr	r2, [r7, #12]
 800a778:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a77c:	f043 0302 	orr.w	r3, r3, #2
 800a780:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a786:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	681b      	ldr	r3, [r3, #0]
 800a79e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	601a      	str	r2, [r3, #0]
 800a7a6:	e005      	b.n	800a7b4 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a7ac:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a7ba:	461a      	mov	r2, r3
 800a7bc:	2300      	movs	r3, #0
 800a7be:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a7c0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800a7c4:	2b01      	cmp	r3, #1
 800a7c6:	d10d      	bne.n	800a7e4 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800a7c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d104      	bne.n	800a7da <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800a7d0:	2100      	movs	r1, #0
 800a7d2:	6878      	ldr	r0, [r7, #4]
 800a7d4:	f000 f968 	bl	800aaa8 <USB_SetDevSpeed>
 800a7d8:	e008      	b.n	800a7ec <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800a7da:	2101      	movs	r1, #1
 800a7dc:	6878      	ldr	r0, [r7, #4]
 800a7de:	f000 f963 	bl	800aaa8 <USB_SetDevSpeed>
 800a7e2:	e003      	b.n	800a7ec <USB_DevInit+0xc0>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800a7e4:	2103      	movs	r1, #3
 800a7e6:	6878      	ldr	r0, [r7, #4]
 800a7e8:	f000 f95e 	bl	800aaa8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a7ec:	2110      	movs	r1, #16
 800a7ee:	6878      	ldr	r0, [r7, #4]
 800a7f0:	f000 f8fa 	bl	800a9e8 <USB_FlushTxFifo>
 800a7f4:	4603      	mov	r3, r0
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	d001      	beq.n	800a7fe <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800a7fa:	2301      	movs	r3, #1
 800a7fc:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a7fe:	6878      	ldr	r0, [r7, #4]
 800a800:	f000 f924 	bl	800aa4c <USB_FlushRxFifo>
 800a804:	4603      	mov	r3, r0
 800a806:	2b00      	cmp	r3, #0
 800a808:	d001      	beq.n	800a80e <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 800a80a:	2301      	movs	r3, #1
 800a80c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800a80e:	68fb      	ldr	r3, [r7, #12]
 800a810:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a814:	461a      	mov	r2, r3
 800a816:	2300      	movs	r3, #0
 800a818:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800a81a:	68fb      	ldr	r3, [r7, #12]
 800a81c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a820:	461a      	mov	r2, r3
 800a822:	2300      	movs	r3, #0
 800a824:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a82c:	461a      	mov	r2, r3
 800a82e:	2300      	movs	r3, #0
 800a830:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a832:	2300      	movs	r3, #0
 800a834:	613b      	str	r3, [r7, #16]
 800a836:	e043      	b.n	800a8c0 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a838:	693b      	ldr	r3, [r7, #16]
 800a83a:	015a      	lsls	r2, r3, #5
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	4413      	add	r3, r2
 800a840:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a84a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a84e:	d118      	bne.n	800a882 <USB_DevInit+0x156>
    {
      if (i == 0U)
 800a850:	693b      	ldr	r3, [r7, #16]
 800a852:	2b00      	cmp	r3, #0
 800a854:	d10a      	bne.n	800a86c <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800a856:	693b      	ldr	r3, [r7, #16]
 800a858:	015a      	lsls	r2, r3, #5
 800a85a:	68fb      	ldr	r3, [r7, #12]
 800a85c:	4413      	add	r3, r2
 800a85e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a862:	461a      	mov	r2, r3
 800a864:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a868:	6013      	str	r3, [r2, #0]
 800a86a:	e013      	b.n	800a894 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800a86c:	693b      	ldr	r3, [r7, #16]
 800a86e:	015a      	lsls	r2, r3, #5
 800a870:	68fb      	ldr	r3, [r7, #12]
 800a872:	4413      	add	r3, r2
 800a874:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a878:	461a      	mov	r2, r3
 800a87a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a87e:	6013      	str	r3, [r2, #0]
 800a880:	e008      	b.n	800a894 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800a882:	693b      	ldr	r3, [r7, #16]
 800a884:	015a      	lsls	r2, r3, #5
 800a886:	68fb      	ldr	r3, [r7, #12]
 800a888:	4413      	add	r3, r2
 800a88a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a88e:	461a      	mov	r2, r3
 800a890:	2300      	movs	r3, #0
 800a892:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800a894:	693b      	ldr	r3, [r7, #16]
 800a896:	015a      	lsls	r2, r3, #5
 800a898:	68fb      	ldr	r3, [r7, #12]
 800a89a:	4413      	add	r3, r2
 800a89c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a8a0:	461a      	mov	r2, r3
 800a8a2:	2300      	movs	r3, #0
 800a8a4:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800a8a6:	693b      	ldr	r3, [r7, #16]
 800a8a8:	015a      	lsls	r2, r3, #5
 800a8aa:	68fb      	ldr	r3, [r7, #12]
 800a8ac:	4413      	add	r3, r2
 800a8ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a8b2:	461a      	mov	r2, r3
 800a8b4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a8b8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a8ba:	693b      	ldr	r3, [r7, #16]
 800a8bc:	3301      	adds	r3, #1
 800a8be:	613b      	str	r3, [r7, #16]
 800a8c0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a8c4:	461a      	mov	r2, r3
 800a8c6:	693b      	ldr	r3, [r7, #16]
 800a8c8:	4293      	cmp	r3, r2
 800a8ca:	d3b5      	bcc.n	800a838 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a8cc:	2300      	movs	r3, #0
 800a8ce:	613b      	str	r3, [r7, #16]
 800a8d0:	e043      	b.n	800a95a <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a8d2:	693b      	ldr	r3, [r7, #16]
 800a8d4:	015a      	lsls	r2, r3, #5
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	4413      	add	r3, r2
 800a8da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a8e4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a8e8:	d118      	bne.n	800a91c <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 800a8ea:	693b      	ldr	r3, [r7, #16]
 800a8ec:	2b00      	cmp	r3, #0
 800a8ee:	d10a      	bne.n	800a906 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800a8f0:	693b      	ldr	r3, [r7, #16]
 800a8f2:	015a      	lsls	r2, r3, #5
 800a8f4:	68fb      	ldr	r3, [r7, #12]
 800a8f6:	4413      	add	r3, r2
 800a8f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a8fc:	461a      	mov	r2, r3
 800a8fe:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a902:	6013      	str	r3, [r2, #0]
 800a904:	e013      	b.n	800a92e <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800a906:	693b      	ldr	r3, [r7, #16]
 800a908:	015a      	lsls	r2, r3, #5
 800a90a:	68fb      	ldr	r3, [r7, #12]
 800a90c:	4413      	add	r3, r2
 800a90e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a912:	461a      	mov	r2, r3
 800a914:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a918:	6013      	str	r3, [r2, #0]
 800a91a:	e008      	b.n	800a92e <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800a91c:	693b      	ldr	r3, [r7, #16]
 800a91e:	015a      	lsls	r2, r3, #5
 800a920:	68fb      	ldr	r3, [r7, #12]
 800a922:	4413      	add	r3, r2
 800a924:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a928:	461a      	mov	r2, r3
 800a92a:	2300      	movs	r3, #0
 800a92c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800a92e:	693b      	ldr	r3, [r7, #16]
 800a930:	015a      	lsls	r2, r3, #5
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	4413      	add	r3, r2
 800a936:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a93a:	461a      	mov	r2, r3
 800a93c:	2300      	movs	r3, #0
 800a93e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800a940:	693b      	ldr	r3, [r7, #16]
 800a942:	015a      	lsls	r2, r3, #5
 800a944:	68fb      	ldr	r3, [r7, #12]
 800a946:	4413      	add	r3, r2
 800a948:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a94c:	461a      	mov	r2, r3
 800a94e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a952:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a954:	693b      	ldr	r3, [r7, #16]
 800a956:	3301      	adds	r3, #1
 800a958:	613b      	str	r3, [r7, #16]
 800a95a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a95e:	461a      	mov	r2, r3
 800a960:	693b      	ldr	r3, [r7, #16]
 800a962:	4293      	cmp	r3, r2
 800a964:	d3b5      	bcc.n	800a8d2 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a96c:	691b      	ldr	r3, [r3, #16]
 800a96e:	68fa      	ldr	r2, [r7, #12]
 800a970:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a974:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a978:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	2200      	movs	r2, #0
 800a97e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800a986:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800a988:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	d105      	bne.n	800a99c <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	699b      	ldr	r3, [r3, #24]
 800a994:	f043 0210 	orr.w	r2, r3, #16
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	699a      	ldr	r2, [r3, #24]
 800a9a0:	4b0f      	ldr	r3, [pc, #60]	@ (800a9e0 <USB_DevInit+0x2b4>)
 800a9a2:	4313      	orrs	r3, r2
 800a9a4:	687a      	ldr	r2, [r7, #4]
 800a9a6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800a9a8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	d005      	beq.n	800a9bc <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	699b      	ldr	r3, [r3, #24]
 800a9b4:	f043 0208 	orr.w	r2, r3, #8
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800a9bc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a9c0:	2b01      	cmp	r3, #1
 800a9c2:	d105      	bne.n	800a9d0 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	699a      	ldr	r2, [r3, #24]
 800a9c8:	4b06      	ldr	r3, [pc, #24]	@ (800a9e4 <USB_DevInit+0x2b8>)
 800a9ca:	4313      	orrs	r3, r2
 800a9cc:	687a      	ldr	r2, [r7, #4]
 800a9ce:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800a9d0:	7dfb      	ldrb	r3, [r7, #23]
}
 800a9d2:	4618      	mov	r0, r3
 800a9d4:	3718      	adds	r7, #24
 800a9d6:	46bd      	mov	sp, r7
 800a9d8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a9dc:	b004      	add	sp, #16
 800a9de:	4770      	bx	lr
 800a9e0:	803c3800 	.word	0x803c3800
 800a9e4:	40000004 	.word	0x40000004

0800a9e8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a9e8:	b480      	push	{r7}
 800a9ea:	b085      	sub	sp, #20
 800a9ec:	af00      	add	r7, sp, #0
 800a9ee:	6078      	str	r0, [r7, #4]
 800a9f0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a9f2:	2300      	movs	r3, #0
 800a9f4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a9f6:	68fb      	ldr	r3, [r7, #12]
 800a9f8:	3301      	adds	r3, #1
 800a9fa:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a9fc:	68fb      	ldr	r3, [r7, #12]
 800a9fe:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800aa02:	d901      	bls.n	800aa08 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800aa04:	2303      	movs	r3, #3
 800aa06:	e01b      	b.n	800aa40 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	691b      	ldr	r3, [r3, #16]
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	daf2      	bge.n	800a9f6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800aa10:	2300      	movs	r3, #0
 800aa12:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800aa14:	683b      	ldr	r3, [r7, #0]
 800aa16:	019b      	lsls	r3, r3, #6
 800aa18:	f043 0220 	orr.w	r2, r3, #32
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	3301      	adds	r3, #1
 800aa24:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800aa2c:	d901      	bls.n	800aa32 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800aa2e:	2303      	movs	r3, #3
 800aa30:	e006      	b.n	800aa40 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	691b      	ldr	r3, [r3, #16]
 800aa36:	f003 0320 	and.w	r3, r3, #32
 800aa3a:	2b20      	cmp	r3, #32
 800aa3c:	d0f0      	beq.n	800aa20 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800aa3e:	2300      	movs	r3, #0
}
 800aa40:	4618      	mov	r0, r3
 800aa42:	3714      	adds	r7, #20
 800aa44:	46bd      	mov	sp, r7
 800aa46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa4a:	4770      	bx	lr

0800aa4c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800aa4c:	b480      	push	{r7}
 800aa4e:	b085      	sub	sp, #20
 800aa50:	af00      	add	r7, sp, #0
 800aa52:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800aa54:	2300      	movs	r3, #0
 800aa56:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800aa58:	68fb      	ldr	r3, [r7, #12]
 800aa5a:	3301      	adds	r3, #1
 800aa5c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800aa64:	d901      	bls.n	800aa6a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800aa66:	2303      	movs	r3, #3
 800aa68:	e018      	b.n	800aa9c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	691b      	ldr	r3, [r3, #16]
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	daf2      	bge.n	800aa58 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800aa72:	2300      	movs	r3, #0
 800aa74:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	2210      	movs	r2, #16
 800aa7a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800aa7c:	68fb      	ldr	r3, [r7, #12]
 800aa7e:	3301      	adds	r3, #1
 800aa80:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800aa82:	68fb      	ldr	r3, [r7, #12]
 800aa84:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800aa88:	d901      	bls.n	800aa8e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800aa8a:	2303      	movs	r3, #3
 800aa8c:	e006      	b.n	800aa9c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	691b      	ldr	r3, [r3, #16]
 800aa92:	f003 0310 	and.w	r3, r3, #16
 800aa96:	2b10      	cmp	r3, #16
 800aa98:	d0f0      	beq.n	800aa7c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800aa9a:	2300      	movs	r3, #0
}
 800aa9c:	4618      	mov	r0, r3
 800aa9e:	3714      	adds	r7, #20
 800aaa0:	46bd      	mov	sp, r7
 800aaa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaa6:	4770      	bx	lr

0800aaa8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800aaa8:	b480      	push	{r7}
 800aaaa:	b085      	sub	sp, #20
 800aaac:	af00      	add	r7, sp, #0
 800aaae:	6078      	str	r0, [r7, #4]
 800aab0:	460b      	mov	r3, r1
 800aab2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800aab8:	68fb      	ldr	r3, [r7, #12]
 800aaba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aabe:	681a      	ldr	r2, [r3, #0]
 800aac0:	78fb      	ldrb	r3, [r7, #3]
 800aac2:	68f9      	ldr	r1, [r7, #12]
 800aac4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800aac8:	4313      	orrs	r3, r2
 800aaca:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800aacc:	2300      	movs	r3, #0
}
 800aace:	4618      	mov	r0, r3
 800aad0:	3714      	adds	r7, #20
 800aad2:	46bd      	mov	sp, r7
 800aad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aad8:	4770      	bx	lr

0800aada <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800aada:	b480      	push	{r7}
 800aadc:	b087      	sub	sp, #28
 800aade:	af00      	add	r7, sp, #0
 800aae0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800aae6:	693b      	ldr	r3, [r7, #16]
 800aae8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aaec:	689b      	ldr	r3, [r3, #8]
 800aaee:	f003 0306 	and.w	r3, r3, #6
 800aaf2:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800aaf4:	68fb      	ldr	r3, [r7, #12]
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d102      	bne.n	800ab00 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800aafa:	2300      	movs	r3, #0
 800aafc:	75fb      	strb	r3, [r7, #23]
 800aafe:	e00a      	b.n	800ab16 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	2b02      	cmp	r3, #2
 800ab04:	d002      	beq.n	800ab0c <USB_GetDevSpeed+0x32>
 800ab06:	68fb      	ldr	r3, [r7, #12]
 800ab08:	2b06      	cmp	r3, #6
 800ab0a:	d102      	bne.n	800ab12 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800ab0c:	2302      	movs	r3, #2
 800ab0e:	75fb      	strb	r3, [r7, #23]
 800ab10:	e001      	b.n	800ab16 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800ab12:	230f      	movs	r3, #15
 800ab14:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800ab16:	7dfb      	ldrb	r3, [r7, #23]
}
 800ab18:	4618      	mov	r0, r3
 800ab1a:	371c      	adds	r7, #28
 800ab1c:	46bd      	mov	sp, r7
 800ab1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab22:	4770      	bx	lr

0800ab24 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800ab24:	b480      	push	{r7}
 800ab26:	b085      	sub	sp, #20
 800ab28:	af00      	add	r7, sp, #0
 800ab2a:	6078      	str	r0, [r7, #4]
 800ab2c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ab32:	683b      	ldr	r3, [r7, #0]
 800ab34:	781b      	ldrb	r3, [r3, #0]
 800ab36:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800ab38:	683b      	ldr	r3, [r7, #0]
 800ab3a:	785b      	ldrb	r3, [r3, #1]
 800ab3c:	2b01      	cmp	r3, #1
 800ab3e:	d139      	bne.n	800abb4 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800ab40:	68fb      	ldr	r3, [r7, #12]
 800ab42:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ab46:	69da      	ldr	r2, [r3, #28]
 800ab48:	683b      	ldr	r3, [r7, #0]
 800ab4a:	781b      	ldrb	r3, [r3, #0]
 800ab4c:	f003 030f 	and.w	r3, r3, #15
 800ab50:	2101      	movs	r1, #1
 800ab52:	fa01 f303 	lsl.w	r3, r1, r3
 800ab56:	b29b      	uxth	r3, r3
 800ab58:	68f9      	ldr	r1, [r7, #12]
 800ab5a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ab5e:	4313      	orrs	r3, r2
 800ab60:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800ab62:	68bb      	ldr	r3, [r7, #8]
 800ab64:	015a      	lsls	r2, r3, #5
 800ab66:	68fb      	ldr	r3, [r7, #12]
 800ab68:	4413      	add	r3, r2
 800ab6a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	d153      	bne.n	800ac20 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800ab78:	68bb      	ldr	r3, [r7, #8]
 800ab7a:	015a      	lsls	r2, r3, #5
 800ab7c:	68fb      	ldr	r3, [r7, #12]
 800ab7e:	4413      	add	r3, r2
 800ab80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ab84:	681a      	ldr	r2, [r3, #0]
 800ab86:	683b      	ldr	r3, [r7, #0]
 800ab88:	689b      	ldr	r3, [r3, #8]
 800ab8a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800ab8e:	683b      	ldr	r3, [r7, #0]
 800ab90:	791b      	ldrb	r3, [r3, #4]
 800ab92:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800ab94:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800ab96:	68bb      	ldr	r3, [r7, #8]
 800ab98:	059b      	lsls	r3, r3, #22
 800ab9a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800ab9c:	431a      	orrs	r2, r3
 800ab9e:	68bb      	ldr	r3, [r7, #8]
 800aba0:	0159      	lsls	r1, r3, #5
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	440b      	add	r3, r1
 800aba6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800abaa:	4619      	mov	r1, r3
 800abac:	4b20      	ldr	r3, [pc, #128]	@ (800ac30 <USB_ActivateEndpoint+0x10c>)
 800abae:	4313      	orrs	r3, r2
 800abb0:	600b      	str	r3, [r1, #0]
 800abb2:	e035      	b.n	800ac20 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800abb4:	68fb      	ldr	r3, [r7, #12]
 800abb6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800abba:	69da      	ldr	r2, [r3, #28]
 800abbc:	683b      	ldr	r3, [r7, #0]
 800abbe:	781b      	ldrb	r3, [r3, #0]
 800abc0:	f003 030f 	and.w	r3, r3, #15
 800abc4:	2101      	movs	r1, #1
 800abc6:	fa01 f303 	lsl.w	r3, r1, r3
 800abca:	041b      	lsls	r3, r3, #16
 800abcc:	68f9      	ldr	r1, [r7, #12]
 800abce:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800abd2:	4313      	orrs	r3, r2
 800abd4:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800abd6:	68bb      	ldr	r3, [r7, #8]
 800abd8:	015a      	lsls	r2, r3, #5
 800abda:	68fb      	ldr	r3, [r7, #12]
 800abdc:	4413      	add	r3, r2
 800abde:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d119      	bne.n	800ac20 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800abec:	68bb      	ldr	r3, [r7, #8]
 800abee:	015a      	lsls	r2, r3, #5
 800abf0:	68fb      	ldr	r3, [r7, #12]
 800abf2:	4413      	add	r3, r2
 800abf4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800abf8:	681a      	ldr	r2, [r3, #0]
 800abfa:	683b      	ldr	r3, [r7, #0]
 800abfc:	689b      	ldr	r3, [r3, #8]
 800abfe:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800ac02:	683b      	ldr	r3, [r7, #0]
 800ac04:	791b      	ldrb	r3, [r3, #4]
 800ac06:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800ac08:	430b      	orrs	r3, r1
 800ac0a:	431a      	orrs	r2, r3
 800ac0c:	68bb      	ldr	r3, [r7, #8]
 800ac0e:	0159      	lsls	r1, r3, #5
 800ac10:	68fb      	ldr	r3, [r7, #12]
 800ac12:	440b      	add	r3, r1
 800ac14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ac18:	4619      	mov	r1, r3
 800ac1a:	4b05      	ldr	r3, [pc, #20]	@ (800ac30 <USB_ActivateEndpoint+0x10c>)
 800ac1c:	4313      	orrs	r3, r2
 800ac1e:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800ac20:	2300      	movs	r3, #0
}
 800ac22:	4618      	mov	r0, r3
 800ac24:	3714      	adds	r7, #20
 800ac26:	46bd      	mov	sp, r7
 800ac28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac2c:	4770      	bx	lr
 800ac2e:	bf00      	nop
 800ac30:	10008000 	.word	0x10008000

0800ac34 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800ac34:	b480      	push	{r7}
 800ac36:	b085      	sub	sp, #20
 800ac38:	af00      	add	r7, sp, #0
 800ac3a:	6078      	str	r0, [r7, #4]
 800ac3c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ac42:	683b      	ldr	r3, [r7, #0]
 800ac44:	781b      	ldrb	r3, [r3, #0]
 800ac46:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800ac48:	683b      	ldr	r3, [r7, #0]
 800ac4a:	785b      	ldrb	r3, [r3, #1]
 800ac4c:	2b01      	cmp	r3, #1
 800ac4e:	d161      	bne.n	800ad14 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800ac50:	68bb      	ldr	r3, [r7, #8]
 800ac52:	015a      	lsls	r2, r3, #5
 800ac54:	68fb      	ldr	r3, [r7, #12]
 800ac56:	4413      	add	r3, r2
 800ac58:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ac62:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ac66:	d11f      	bne.n	800aca8 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800ac68:	68bb      	ldr	r3, [r7, #8]
 800ac6a:	015a      	lsls	r2, r3, #5
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	4413      	add	r3, r2
 800ac70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	68ba      	ldr	r2, [r7, #8]
 800ac78:	0151      	lsls	r1, r2, #5
 800ac7a:	68fa      	ldr	r2, [r7, #12]
 800ac7c:	440a      	add	r2, r1
 800ac7e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ac82:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800ac86:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800ac88:	68bb      	ldr	r3, [r7, #8]
 800ac8a:	015a      	lsls	r2, r3, #5
 800ac8c:	68fb      	ldr	r3, [r7, #12]
 800ac8e:	4413      	add	r3, r2
 800ac90:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	68ba      	ldr	r2, [r7, #8]
 800ac98:	0151      	lsls	r1, r2, #5
 800ac9a:	68fa      	ldr	r2, [r7, #12]
 800ac9c:	440a      	add	r2, r1
 800ac9e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800aca2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800aca6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800aca8:	68fb      	ldr	r3, [r7, #12]
 800acaa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800acae:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800acb0:	683b      	ldr	r3, [r7, #0]
 800acb2:	781b      	ldrb	r3, [r3, #0]
 800acb4:	f003 030f 	and.w	r3, r3, #15
 800acb8:	2101      	movs	r1, #1
 800acba:	fa01 f303 	lsl.w	r3, r1, r3
 800acbe:	b29b      	uxth	r3, r3
 800acc0:	43db      	mvns	r3, r3
 800acc2:	68f9      	ldr	r1, [r7, #12]
 800acc4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800acc8:	4013      	ands	r3, r2
 800acca:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800accc:	68fb      	ldr	r3, [r7, #12]
 800acce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800acd2:	69da      	ldr	r2, [r3, #28]
 800acd4:	683b      	ldr	r3, [r7, #0]
 800acd6:	781b      	ldrb	r3, [r3, #0]
 800acd8:	f003 030f 	and.w	r3, r3, #15
 800acdc:	2101      	movs	r1, #1
 800acde:	fa01 f303 	lsl.w	r3, r1, r3
 800ace2:	b29b      	uxth	r3, r3
 800ace4:	43db      	mvns	r3, r3
 800ace6:	68f9      	ldr	r1, [r7, #12]
 800ace8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800acec:	4013      	ands	r3, r2
 800acee:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800acf0:	68bb      	ldr	r3, [r7, #8]
 800acf2:	015a      	lsls	r2, r3, #5
 800acf4:	68fb      	ldr	r3, [r7, #12]
 800acf6:	4413      	add	r3, r2
 800acf8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800acfc:	681a      	ldr	r2, [r3, #0]
 800acfe:	68bb      	ldr	r3, [r7, #8]
 800ad00:	0159      	lsls	r1, r3, #5
 800ad02:	68fb      	ldr	r3, [r7, #12]
 800ad04:	440b      	add	r3, r1
 800ad06:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ad0a:	4619      	mov	r1, r3
 800ad0c:	4b35      	ldr	r3, [pc, #212]	@ (800ade4 <USB_DeactivateEndpoint+0x1b0>)
 800ad0e:	4013      	ands	r3, r2
 800ad10:	600b      	str	r3, [r1, #0]
 800ad12:	e060      	b.n	800add6 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ad14:	68bb      	ldr	r3, [r7, #8]
 800ad16:	015a      	lsls	r2, r3, #5
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	4413      	add	r3, r2
 800ad1c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ad20:	681b      	ldr	r3, [r3, #0]
 800ad22:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ad26:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ad2a:	d11f      	bne.n	800ad6c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800ad2c:	68bb      	ldr	r3, [r7, #8]
 800ad2e:	015a      	lsls	r2, r3, #5
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	4413      	add	r3, r2
 800ad34:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	68ba      	ldr	r2, [r7, #8]
 800ad3c:	0151      	lsls	r1, r2, #5
 800ad3e:	68fa      	ldr	r2, [r7, #12]
 800ad40:	440a      	add	r2, r1
 800ad42:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ad46:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800ad4a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800ad4c:	68bb      	ldr	r3, [r7, #8]
 800ad4e:	015a      	lsls	r2, r3, #5
 800ad50:	68fb      	ldr	r3, [r7, #12]
 800ad52:	4413      	add	r3, r2
 800ad54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	68ba      	ldr	r2, [r7, #8]
 800ad5c:	0151      	lsls	r1, r2, #5
 800ad5e:	68fa      	ldr	r2, [r7, #12]
 800ad60:	440a      	add	r2, r1
 800ad62:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ad66:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ad6a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800ad6c:	68fb      	ldr	r3, [r7, #12]
 800ad6e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ad72:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ad74:	683b      	ldr	r3, [r7, #0]
 800ad76:	781b      	ldrb	r3, [r3, #0]
 800ad78:	f003 030f 	and.w	r3, r3, #15
 800ad7c:	2101      	movs	r1, #1
 800ad7e:	fa01 f303 	lsl.w	r3, r1, r3
 800ad82:	041b      	lsls	r3, r3, #16
 800ad84:	43db      	mvns	r3, r3
 800ad86:	68f9      	ldr	r1, [r7, #12]
 800ad88:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ad8c:	4013      	ands	r3, r2
 800ad8e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800ad90:	68fb      	ldr	r3, [r7, #12]
 800ad92:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ad96:	69da      	ldr	r2, [r3, #28]
 800ad98:	683b      	ldr	r3, [r7, #0]
 800ad9a:	781b      	ldrb	r3, [r3, #0]
 800ad9c:	f003 030f 	and.w	r3, r3, #15
 800ada0:	2101      	movs	r1, #1
 800ada2:	fa01 f303 	lsl.w	r3, r1, r3
 800ada6:	041b      	lsls	r3, r3, #16
 800ada8:	43db      	mvns	r3, r3
 800adaa:	68f9      	ldr	r1, [r7, #12]
 800adac:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800adb0:	4013      	ands	r3, r2
 800adb2:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800adb4:	68bb      	ldr	r3, [r7, #8]
 800adb6:	015a      	lsls	r2, r3, #5
 800adb8:	68fb      	ldr	r3, [r7, #12]
 800adba:	4413      	add	r3, r2
 800adbc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800adc0:	681a      	ldr	r2, [r3, #0]
 800adc2:	68bb      	ldr	r3, [r7, #8]
 800adc4:	0159      	lsls	r1, r3, #5
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	440b      	add	r3, r1
 800adca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800adce:	4619      	mov	r1, r3
 800add0:	4b05      	ldr	r3, [pc, #20]	@ (800ade8 <USB_DeactivateEndpoint+0x1b4>)
 800add2:	4013      	ands	r3, r2
 800add4:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800add6:	2300      	movs	r3, #0
}
 800add8:	4618      	mov	r0, r3
 800adda:	3714      	adds	r7, #20
 800addc:	46bd      	mov	sp, r7
 800adde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ade2:	4770      	bx	lr
 800ade4:	ec337800 	.word	0xec337800
 800ade8:	eff37800 	.word	0xeff37800

0800adec <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800adec:	b580      	push	{r7, lr}
 800adee:	b08a      	sub	sp, #40	@ 0x28
 800adf0:	af02      	add	r7, sp, #8
 800adf2:	60f8      	str	r0, [r7, #12]
 800adf4:	60b9      	str	r1, [r7, #8]
 800adf6:	4613      	mov	r3, r2
 800adf8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800adfa:	68fb      	ldr	r3, [r7, #12]
 800adfc:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800adfe:	68bb      	ldr	r3, [r7, #8]
 800ae00:	781b      	ldrb	r3, [r3, #0]
 800ae02:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800ae04:	68bb      	ldr	r3, [r7, #8]
 800ae06:	785b      	ldrb	r3, [r3, #1]
 800ae08:	2b01      	cmp	r3, #1
 800ae0a:	f040 8181 	bne.w	800b110 <USB_EPStartXfer+0x324>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800ae0e:	68bb      	ldr	r3, [r7, #8]
 800ae10:	691b      	ldr	r3, [r3, #16]
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d132      	bne.n	800ae7c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ae16:	69bb      	ldr	r3, [r7, #24]
 800ae18:	015a      	lsls	r2, r3, #5
 800ae1a:	69fb      	ldr	r3, [r7, #28]
 800ae1c:	4413      	add	r3, r2
 800ae1e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ae22:	691a      	ldr	r2, [r3, #16]
 800ae24:	69bb      	ldr	r3, [r7, #24]
 800ae26:	0159      	lsls	r1, r3, #5
 800ae28:	69fb      	ldr	r3, [r7, #28]
 800ae2a:	440b      	add	r3, r1
 800ae2c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ae30:	4619      	mov	r1, r3
 800ae32:	4ba5      	ldr	r3, [pc, #660]	@ (800b0c8 <USB_EPStartXfer+0x2dc>)
 800ae34:	4013      	ands	r3, r2
 800ae36:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800ae38:	69bb      	ldr	r3, [r7, #24]
 800ae3a:	015a      	lsls	r2, r3, #5
 800ae3c:	69fb      	ldr	r3, [r7, #28]
 800ae3e:	4413      	add	r3, r2
 800ae40:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ae44:	691b      	ldr	r3, [r3, #16]
 800ae46:	69ba      	ldr	r2, [r7, #24]
 800ae48:	0151      	lsls	r1, r2, #5
 800ae4a:	69fa      	ldr	r2, [r7, #28]
 800ae4c:	440a      	add	r2, r1
 800ae4e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ae52:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800ae56:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ae58:	69bb      	ldr	r3, [r7, #24]
 800ae5a:	015a      	lsls	r2, r3, #5
 800ae5c:	69fb      	ldr	r3, [r7, #28]
 800ae5e:	4413      	add	r3, r2
 800ae60:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ae64:	691a      	ldr	r2, [r3, #16]
 800ae66:	69bb      	ldr	r3, [r7, #24]
 800ae68:	0159      	lsls	r1, r3, #5
 800ae6a:	69fb      	ldr	r3, [r7, #28]
 800ae6c:	440b      	add	r3, r1
 800ae6e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ae72:	4619      	mov	r1, r3
 800ae74:	4b95      	ldr	r3, [pc, #596]	@ (800b0cc <USB_EPStartXfer+0x2e0>)
 800ae76:	4013      	ands	r3, r2
 800ae78:	610b      	str	r3, [r1, #16]
 800ae7a:	e092      	b.n	800afa2 <USB_EPStartXfer+0x1b6>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ae7c:	69bb      	ldr	r3, [r7, #24]
 800ae7e:	015a      	lsls	r2, r3, #5
 800ae80:	69fb      	ldr	r3, [r7, #28]
 800ae82:	4413      	add	r3, r2
 800ae84:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ae88:	691a      	ldr	r2, [r3, #16]
 800ae8a:	69bb      	ldr	r3, [r7, #24]
 800ae8c:	0159      	lsls	r1, r3, #5
 800ae8e:	69fb      	ldr	r3, [r7, #28]
 800ae90:	440b      	add	r3, r1
 800ae92:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ae96:	4619      	mov	r1, r3
 800ae98:	4b8c      	ldr	r3, [pc, #560]	@ (800b0cc <USB_EPStartXfer+0x2e0>)
 800ae9a:	4013      	ands	r3, r2
 800ae9c:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ae9e:	69bb      	ldr	r3, [r7, #24]
 800aea0:	015a      	lsls	r2, r3, #5
 800aea2:	69fb      	ldr	r3, [r7, #28]
 800aea4:	4413      	add	r3, r2
 800aea6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aeaa:	691a      	ldr	r2, [r3, #16]
 800aeac:	69bb      	ldr	r3, [r7, #24]
 800aeae:	0159      	lsls	r1, r3, #5
 800aeb0:	69fb      	ldr	r3, [r7, #28]
 800aeb2:	440b      	add	r3, r1
 800aeb4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aeb8:	4619      	mov	r1, r3
 800aeba:	4b83      	ldr	r3, [pc, #524]	@ (800b0c8 <USB_EPStartXfer+0x2dc>)
 800aebc:	4013      	ands	r3, r2
 800aebe:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 800aec0:	69bb      	ldr	r3, [r7, #24]
 800aec2:	2b00      	cmp	r3, #0
 800aec4:	d11a      	bne.n	800aefc <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800aec6:	68bb      	ldr	r3, [r7, #8]
 800aec8:	691a      	ldr	r2, [r3, #16]
 800aeca:	68bb      	ldr	r3, [r7, #8]
 800aecc:	689b      	ldr	r3, [r3, #8]
 800aece:	429a      	cmp	r2, r3
 800aed0:	d903      	bls.n	800aeda <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800aed2:	68bb      	ldr	r3, [r7, #8]
 800aed4:	689a      	ldr	r2, [r3, #8]
 800aed6:	68bb      	ldr	r3, [r7, #8]
 800aed8:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800aeda:	69bb      	ldr	r3, [r7, #24]
 800aedc:	015a      	lsls	r2, r3, #5
 800aede:	69fb      	ldr	r3, [r7, #28]
 800aee0:	4413      	add	r3, r2
 800aee2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aee6:	691b      	ldr	r3, [r3, #16]
 800aee8:	69ba      	ldr	r2, [r7, #24]
 800aeea:	0151      	lsls	r1, r2, #5
 800aeec:	69fa      	ldr	r2, [r7, #28]
 800aeee:	440a      	add	r2, r1
 800aef0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800aef4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800aef8:	6113      	str	r3, [r2, #16]
 800aefa:	e01b      	b.n	800af34 <USB_EPStartXfer+0x148>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800aefc:	69bb      	ldr	r3, [r7, #24]
 800aefe:	015a      	lsls	r2, r3, #5
 800af00:	69fb      	ldr	r3, [r7, #28]
 800af02:	4413      	add	r3, r2
 800af04:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800af08:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800af0a:	68bb      	ldr	r3, [r7, #8]
 800af0c:	6919      	ldr	r1, [r3, #16]
 800af0e:	68bb      	ldr	r3, [r7, #8]
 800af10:	689b      	ldr	r3, [r3, #8]
 800af12:	440b      	add	r3, r1
 800af14:	1e59      	subs	r1, r3, #1
 800af16:	68bb      	ldr	r3, [r7, #8]
 800af18:	689b      	ldr	r3, [r3, #8]
 800af1a:	fbb1 f3f3 	udiv	r3, r1, r3
 800af1e:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800af20:	4b6b      	ldr	r3, [pc, #428]	@ (800b0d0 <USB_EPStartXfer+0x2e4>)
 800af22:	400b      	ands	r3, r1
 800af24:	69b9      	ldr	r1, [r7, #24]
 800af26:	0148      	lsls	r0, r1, #5
 800af28:	69f9      	ldr	r1, [r7, #28]
 800af2a:	4401      	add	r1, r0
 800af2c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800af30:	4313      	orrs	r3, r2
 800af32:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800af34:	69bb      	ldr	r3, [r7, #24]
 800af36:	015a      	lsls	r2, r3, #5
 800af38:	69fb      	ldr	r3, [r7, #28]
 800af3a:	4413      	add	r3, r2
 800af3c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800af40:	691a      	ldr	r2, [r3, #16]
 800af42:	68bb      	ldr	r3, [r7, #8]
 800af44:	691b      	ldr	r3, [r3, #16]
 800af46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800af4a:	69b9      	ldr	r1, [r7, #24]
 800af4c:	0148      	lsls	r0, r1, #5
 800af4e:	69f9      	ldr	r1, [r7, #28]
 800af50:	4401      	add	r1, r0
 800af52:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800af56:	4313      	orrs	r3, r2
 800af58:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800af5a:	68bb      	ldr	r3, [r7, #8]
 800af5c:	791b      	ldrb	r3, [r3, #4]
 800af5e:	2b01      	cmp	r3, #1
 800af60:	d11f      	bne.n	800afa2 <USB_EPStartXfer+0x1b6>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800af62:	69bb      	ldr	r3, [r7, #24]
 800af64:	015a      	lsls	r2, r3, #5
 800af66:	69fb      	ldr	r3, [r7, #28]
 800af68:	4413      	add	r3, r2
 800af6a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800af6e:	691b      	ldr	r3, [r3, #16]
 800af70:	69ba      	ldr	r2, [r7, #24]
 800af72:	0151      	lsls	r1, r2, #5
 800af74:	69fa      	ldr	r2, [r7, #28]
 800af76:	440a      	add	r2, r1
 800af78:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800af7c:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800af80:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800af82:	69bb      	ldr	r3, [r7, #24]
 800af84:	015a      	lsls	r2, r3, #5
 800af86:	69fb      	ldr	r3, [r7, #28]
 800af88:	4413      	add	r3, r2
 800af8a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800af8e:	691b      	ldr	r3, [r3, #16]
 800af90:	69ba      	ldr	r2, [r7, #24]
 800af92:	0151      	lsls	r1, r2, #5
 800af94:	69fa      	ldr	r2, [r7, #28]
 800af96:	440a      	add	r2, r1
 800af98:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800af9c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800afa0:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800afa2:	79fb      	ldrb	r3, [r7, #7]
 800afa4:	2b01      	cmp	r3, #1
 800afa6:	d14b      	bne.n	800b040 <USB_EPStartXfer+0x254>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800afa8:	68bb      	ldr	r3, [r7, #8]
 800afaa:	69db      	ldr	r3, [r3, #28]
 800afac:	2b00      	cmp	r3, #0
 800afae:	d009      	beq.n	800afc4 <USB_EPStartXfer+0x1d8>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800afb0:	69bb      	ldr	r3, [r7, #24]
 800afb2:	015a      	lsls	r2, r3, #5
 800afb4:	69fb      	ldr	r3, [r7, #28]
 800afb6:	4413      	add	r3, r2
 800afb8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800afbc:	461a      	mov	r2, r3
 800afbe:	68bb      	ldr	r3, [r7, #8]
 800afc0:	69db      	ldr	r3, [r3, #28]
 800afc2:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800afc4:	68bb      	ldr	r3, [r7, #8]
 800afc6:	791b      	ldrb	r3, [r3, #4]
 800afc8:	2b01      	cmp	r3, #1
 800afca:	d128      	bne.n	800b01e <USB_EPStartXfer+0x232>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800afcc:	69fb      	ldr	r3, [r7, #28]
 800afce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800afd2:	689b      	ldr	r3, [r3, #8]
 800afd4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800afd8:	2b00      	cmp	r3, #0
 800afda:	d110      	bne.n	800affe <USB_EPStartXfer+0x212>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800afdc:	69bb      	ldr	r3, [r7, #24]
 800afde:	015a      	lsls	r2, r3, #5
 800afe0:	69fb      	ldr	r3, [r7, #28]
 800afe2:	4413      	add	r3, r2
 800afe4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800afe8:	681b      	ldr	r3, [r3, #0]
 800afea:	69ba      	ldr	r2, [r7, #24]
 800afec:	0151      	lsls	r1, r2, #5
 800afee:	69fa      	ldr	r2, [r7, #28]
 800aff0:	440a      	add	r2, r1
 800aff2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800aff6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800affa:	6013      	str	r3, [r2, #0]
 800affc:	e00f      	b.n	800b01e <USB_EPStartXfer+0x232>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800affe:	69bb      	ldr	r3, [r7, #24]
 800b000:	015a      	lsls	r2, r3, #5
 800b002:	69fb      	ldr	r3, [r7, #28]
 800b004:	4413      	add	r3, r2
 800b006:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b00a:	681b      	ldr	r3, [r3, #0]
 800b00c:	69ba      	ldr	r2, [r7, #24]
 800b00e:	0151      	lsls	r1, r2, #5
 800b010:	69fa      	ldr	r2, [r7, #28]
 800b012:	440a      	add	r2, r1
 800b014:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b018:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b01c:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b01e:	69bb      	ldr	r3, [r7, #24]
 800b020:	015a      	lsls	r2, r3, #5
 800b022:	69fb      	ldr	r3, [r7, #28]
 800b024:	4413      	add	r3, r2
 800b026:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	69ba      	ldr	r2, [r7, #24]
 800b02e:	0151      	lsls	r1, r2, #5
 800b030:	69fa      	ldr	r2, [r7, #28]
 800b032:	440a      	add	r2, r1
 800b034:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b038:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800b03c:	6013      	str	r3, [r2, #0]
 800b03e:	e16a      	b.n	800b316 <USB_EPStartXfer+0x52a>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b040:	69bb      	ldr	r3, [r7, #24]
 800b042:	015a      	lsls	r2, r3, #5
 800b044:	69fb      	ldr	r3, [r7, #28]
 800b046:	4413      	add	r3, r2
 800b048:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b04c:	681b      	ldr	r3, [r3, #0]
 800b04e:	69ba      	ldr	r2, [r7, #24]
 800b050:	0151      	lsls	r1, r2, #5
 800b052:	69fa      	ldr	r2, [r7, #28]
 800b054:	440a      	add	r2, r1
 800b056:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b05a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800b05e:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800b060:	68bb      	ldr	r3, [r7, #8]
 800b062:	791b      	ldrb	r3, [r3, #4]
 800b064:	2b01      	cmp	r3, #1
 800b066:	d015      	beq.n	800b094 <USB_EPStartXfer+0x2a8>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800b068:	68bb      	ldr	r3, [r7, #8]
 800b06a:	691b      	ldr	r3, [r3, #16]
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	f000 8152 	beq.w	800b316 <USB_EPStartXfer+0x52a>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800b072:	69fb      	ldr	r3, [r7, #28]
 800b074:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b078:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b07a:	68bb      	ldr	r3, [r7, #8]
 800b07c:	781b      	ldrb	r3, [r3, #0]
 800b07e:	f003 030f 	and.w	r3, r3, #15
 800b082:	2101      	movs	r1, #1
 800b084:	fa01 f303 	lsl.w	r3, r1, r3
 800b088:	69f9      	ldr	r1, [r7, #28]
 800b08a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b08e:	4313      	orrs	r3, r2
 800b090:	634b      	str	r3, [r1, #52]	@ 0x34
 800b092:	e140      	b.n	800b316 <USB_EPStartXfer+0x52a>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b094:	69fb      	ldr	r3, [r7, #28]
 800b096:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b09a:	689b      	ldr	r3, [r3, #8]
 800b09c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b0a0:	2b00      	cmp	r3, #0
 800b0a2:	d117      	bne.n	800b0d4 <USB_EPStartXfer+0x2e8>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800b0a4:	69bb      	ldr	r3, [r7, #24]
 800b0a6:	015a      	lsls	r2, r3, #5
 800b0a8:	69fb      	ldr	r3, [r7, #28]
 800b0aa:	4413      	add	r3, r2
 800b0ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b0b0:	681b      	ldr	r3, [r3, #0]
 800b0b2:	69ba      	ldr	r2, [r7, #24]
 800b0b4:	0151      	lsls	r1, r2, #5
 800b0b6:	69fa      	ldr	r2, [r7, #28]
 800b0b8:	440a      	add	r2, r1
 800b0ba:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b0be:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800b0c2:	6013      	str	r3, [r2, #0]
 800b0c4:	e016      	b.n	800b0f4 <USB_EPStartXfer+0x308>
 800b0c6:	bf00      	nop
 800b0c8:	e007ffff 	.word	0xe007ffff
 800b0cc:	fff80000 	.word	0xfff80000
 800b0d0:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800b0d4:	69bb      	ldr	r3, [r7, #24]
 800b0d6:	015a      	lsls	r2, r3, #5
 800b0d8:	69fb      	ldr	r3, [r7, #28]
 800b0da:	4413      	add	r3, r2
 800b0dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b0e0:	681b      	ldr	r3, [r3, #0]
 800b0e2:	69ba      	ldr	r2, [r7, #24]
 800b0e4:	0151      	lsls	r1, r2, #5
 800b0e6:	69fa      	ldr	r2, [r7, #28]
 800b0e8:	440a      	add	r2, r1
 800b0ea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b0ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b0f2:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800b0f4:	68bb      	ldr	r3, [r7, #8]
 800b0f6:	68d9      	ldr	r1, [r3, #12]
 800b0f8:	68bb      	ldr	r3, [r7, #8]
 800b0fa:	781a      	ldrb	r2, [r3, #0]
 800b0fc:	68bb      	ldr	r3, [r7, #8]
 800b0fe:	691b      	ldr	r3, [r3, #16]
 800b100:	b298      	uxth	r0, r3
 800b102:	79fb      	ldrb	r3, [r7, #7]
 800b104:	9300      	str	r3, [sp, #0]
 800b106:	4603      	mov	r3, r0
 800b108:	68f8      	ldr	r0, [r7, #12]
 800b10a:	f000 f9b9 	bl	800b480 <USB_WritePacket>
 800b10e:	e102      	b.n	800b316 <USB_EPStartXfer+0x52a>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800b110:	69bb      	ldr	r3, [r7, #24]
 800b112:	015a      	lsls	r2, r3, #5
 800b114:	69fb      	ldr	r3, [r7, #28]
 800b116:	4413      	add	r3, r2
 800b118:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b11c:	691a      	ldr	r2, [r3, #16]
 800b11e:	69bb      	ldr	r3, [r7, #24]
 800b120:	0159      	lsls	r1, r3, #5
 800b122:	69fb      	ldr	r3, [r7, #28]
 800b124:	440b      	add	r3, r1
 800b126:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b12a:	4619      	mov	r1, r3
 800b12c:	4b7c      	ldr	r3, [pc, #496]	@ (800b320 <USB_EPStartXfer+0x534>)
 800b12e:	4013      	ands	r3, r2
 800b130:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800b132:	69bb      	ldr	r3, [r7, #24]
 800b134:	015a      	lsls	r2, r3, #5
 800b136:	69fb      	ldr	r3, [r7, #28]
 800b138:	4413      	add	r3, r2
 800b13a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b13e:	691a      	ldr	r2, [r3, #16]
 800b140:	69bb      	ldr	r3, [r7, #24]
 800b142:	0159      	lsls	r1, r3, #5
 800b144:	69fb      	ldr	r3, [r7, #28]
 800b146:	440b      	add	r3, r1
 800b148:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b14c:	4619      	mov	r1, r3
 800b14e:	4b75      	ldr	r3, [pc, #468]	@ (800b324 <USB_EPStartXfer+0x538>)
 800b150:	4013      	ands	r3, r2
 800b152:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 800b154:	69bb      	ldr	r3, [r7, #24]
 800b156:	2b00      	cmp	r3, #0
 800b158:	d12f      	bne.n	800b1ba <USB_EPStartXfer+0x3ce>
    {
      if (ep->xfer_len > 0U)
 800b15a:	68bb      	ldr	r3, [r7, #8]
 800b15c:	691b      	ldr	r3, [r3, #16]
 800b15e:	2b00      	cmp	r3, #0
 800b160:	d003      	beq.n	800b16a <USB_EPStartXfer+0x37e>
      {
        ep->xfer_len = ep->maxpacket;
 800b162:	68bb      	ldr	r3, [r7, #8]
 800b164:	689a      	ldr	r2, [r3, #8]
 800b166:	68bb      	ldr	r3, [r7, #8]
 800b168:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800b16a:	68bb      	ldr	r3, [r7, #8]
 800b16c:	689a      	ldr	r2, [r3, #8]
 800b16e:	68bb      	ldr	r3, [r7, #8]
 800b170:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800b172:	69bb      	ldr	r3, [r7, #24]
 800b174:	015a      	lsls	r2, r3, #5
 800b176:	69fb      	ldr	r3, [r7, #28]
 800b178:	4413      	add	r3, r2
 800b17a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b17e:	691a      	ldr	r2, [r3, #16]
 800b180:	68bb      	ldr	r3, [r7, #8]
 800b182:	6a1b      	ldr	r3, [r3, #32]
 800b184:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b188:	69b9      	ldr	r1, [r7, #24]
 800b18a:	0148      	lsls	r0, r1, #5
 800b18c:	69f9      	ldr	r1, [r7, #28]
 800b18e:	4401      	add	r1, r0
 800b190:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800b194:	4313      	orrs	r3, r2
 800b196:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b198:	69bb      	ldr	r3, [r7, #24]
 800b19a:	015a      	lsls	r2, r3, #5
 800b19c:	69fb      	ldr	r3, [r7, #28]
 800b19e:	4413      	add	r3, r2
 800b1a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b1a4:	691b      	ldr	r3, [r3, #16]
 800b1a6:	69ba      	ldr	r2, [r7, #24]
 800b1a8:	0151      	lsls	r1, r2, #5
 800b1aa:	69fa      	ldr	r2, [r7, #28]
 800b1ac:	440a      	add	r2, r1
 800b1ae:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b1b2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b1b6:	6113      	str	r3, [r2, #16]
 800b1b8:	e05f      	b.n	800b27a <USB_EPStartXfer+0x48e>
    }
    else
    {
      if (ep->xfer_len == 0U)
 800b1ba:	68bb      	ldr	r3, [r7, #8]
 800b1bc:	691b      	ldr	r3, [r3, #16]
 800b1be:	2b00      	cmp	r3, #0
 800b1c0:	d123      	bne.n	800b20a <USB_EPStartXfer+0x41e>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800b1c2:	69bb      	ldr	r3, [r7, #24]
 800b1c4:	015a      	lsls	r2, r3, #5
 800b1c6:	69fb      	ldr	r3, [r7, #28]
 800b1c8:	4413      	add	r3, r2
 800b1ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b1ce:	691a      	ldr	r2, [r3, #16]
 800b1d0:	68bb      	ldr	r3, [r7, #8]
 800b1d2:	689b      	ldr	r3, [r3, #8]
 800b1d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b1d8:	69b9      	ldr	r1, [r7, #24]
 800b1da:	0148      	lsls	r0, r1, #5
 800b1dc:	69f9      	ldr	r1, [r7, #28]
 800b1de:	4401      	add	r1, r0
 800b1e0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800b1e4:	4313      	orrs	r3, r2
 800b1e6:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b1e8:	69bb      	ldr	r3, [r7, #24]
 800b1ea:	015a      	lsls	r2, r3, #5
 800b1ec:	69fb      	ldr	r3, [r7, #28]
 800b1ee:	4413      	add	r3, r2
 800b1f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b1f4:	691b      	ldr	r3, [r3, #16]
 800b1f6:	69ba      	ldr	r2, [r7, #24]
 800b1f8:	0151      	lsls	r1, r2, #5
 800b1fa:	69fa      	ldr	r2, [r7, #28]
 800b1fc:	440a      	add	r2, r1
 800b1fe:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b202:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b206:	6113      	str	r3, [r2, #16]
 800b208:	e037      	b.n	800b27a <USB_EPStartXfer+0x48e>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800b20a:	68bb      	ldr	r3, [r7, #8]
 800b20c:	691a      	ldr	r2, [r3, #16]
 800b20e:	68bb      	ldr	r3, [r7, #8]
 800b210:	689b      	ldr	r3, [r3, #8]
 800b212:	4413      	add	r3, r2
 800b214:	1e5a      	subs	r2, r3, #1
 800b216:	68bb      	ldr	r3, [r7, #8]
 800b218:	689b      	ldr	r3, [r3, #8]
 800b21a:	fbb2 f3f3 	udiv	r3, r2, r3
 800b21e:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800b220:	68bb      	ldr	r3, [r7, #8]
 800b222:	689b      	ldr	r3, [r3, #8]
 800b224:	8afa      	ldrh	r2, [r7, #22]
 800b226:	fb03 f202 	mul.w	r2, r3, r2
 800b22a:	68bb      	ldr	r3, [r7, #8]
 800b22c:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800b22e:	69bb      	ldr	r3, [r7, #24]
 800b230:	015a      	lsls	r2, r3, #5
 800b232:	69fb      	ldr	r3, [r7, #28]
 800b234:	4413      	add	r3, r2
 800b236:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b23a:	691a      	ldr	r2, [r3, #16]
 800b23c:	8afb      	ldrh	r3, [r7, #22]
 800b23e:	04d9      	lsls	r1, r3, #19
 800b240:	4b39      	ldr	r3, [pc, #228]	@ (800b328 <USB_EPStartXfer+0x53c>)
 800b242:	400b      	ands	r3, r1
 800b244:	69b9      	ldr	r1, [r7, #24]
 800b246:	0148      	lsls	r0, r1, #5
 800b248:	69f9      	ldr	r1, [r7, #28]
 800b24a:	4401      	add	r1, r0
 800b24c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800b250:	4313      	orrs	r3, r2
 800b252:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800b254:	69bb      	ldr	r3, [r7, #24]
 800b256:	015a      	lsls	r2, r3, #5
 800b258:	69fb      	ldr	r3, [r7, #28]
 800b25a:	4413      	add	r3, r2
 800b25c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b260:	691a      	ldr	r2, [r3, #16]
 800b262:	68bb      	ldr	r3, [r7, #8]
 800b264:	6a1b      	ldr	r3, [r3, #32]
 800b266:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b26a:	69b9      	ldr	r1, [r7, #24]
 800b26c:	0148      	lsls	r0, r1, #5
 800b26e:	69f9      	ldr	r1, [r7, #28]
 800b270:	4401      	add	r1, r0
 800b272:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800b276:	4313      	orrs	r3, r2
 800b278:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800b27a:	79fb      	ldrb	r3, [r7, #7]
 800b27c:	2b01      	cmp	r3, #1
 800b27e:	d10d      	bne.n	800b29c <USB_EPStartXfer+0x4b0>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800b280:	68bb      	ldr	r3, [r7, #8]
 800b282:	68db      	ldr	r3, [r3, #12]
 800b284:	2b00      	cmp	r3, #0
 800b286:	d009      	beq.n	800b29c <USB_EPStartXfer+0x4b0>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800b288:	68bb      	ldr	r3, [r7, #8]
 800b28a:	68d9      	ldr	r1, [r3, #12]
 800b28c:	69bb      	ldr	r3, [r7, #24]
 800b28e:	015a      	lsls	r2, r3, #5
 800b290:	69fb      	ldr	r3, [r7, #28]
 800b292:	4413      	add	r3, r2
 800b294:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b298:	460a      	mov	r2, r1
 800b29a:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800b29c:	68bb      	ldr	r3, [r7, #8]
 800b29e:	791b      	ldrb	r3, [r3, #4]
 800b2a0:	2b01      	cmp	r3, #1
 800b2a2:	d128      	bne.n	800b2f6 <USB_EPStartXfer+0x50a>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b2a4:	69fb      	ldr	r3, [r7, #28]
 800b2a6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b2aa:	689b      	ldr	r3, [r3, #8]
 800b2ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b2b0:	2b00      	cmp	r3, #0
 800b2b2:	d110      	bne.n	800b2d6 <USB_EPStartXfer+0x4ea>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800b2b4:	69bb      	ldr	r3, [r7, #24]
 800b2b6:	015a      	lsls	r2, r3, #5
 800b2b8:	69fb      	ldr	r3, [r7, #28]
 800b2ba:	4413      	add	r3, r2
 800b2bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b2c0:	681b      	ldr	r3, [r3, #0]
 800b2c2:	69ba      	ldr	r2, [r7, #24]
 800b2c4:	0151      	lsls	r1, r2, #5
 800b2c6:	69fa      	ldr	r2, [r7, #28]
 800b2c8:	440a      	add	r2, r1
 800b2ca:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b2ce:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800b2d2:	6013      	str	r3, [r2, #0]
 800b2d4:	e00f      	b.n	800b2f6 <USB_EPStartXfer+0x50a>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800b2d6:	69bb      	ldr	r3, [r7, #24]
 800b2d8:	015a      	lsls	r2, r3, #5
 800b2da:	69fb      	ldr	r3, [r7, #28]
 800b2dc:	4413      	add	r3, r2
 800b2de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b2e2:	681b      	ldr	r3, [r3, #0]
 800b2e4:	69ba      	ldr	r2, [r7, #24]
 800b2e6:	0151      	lsls	r1, r2, #5
 800b2e8:	69fa      	ldr	r2, [r7, #28]
 800b2ea:	440a      	add	r2, r1
 800b2ec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b2f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b2f4:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800b2f6:	69bb      	ldr	r3, [r7, #24]
 800b2f8:	015a      	lsls	r2, r3, #5
 800b2fa:	69fb      	ldr	r3, [r7, #28]
 800b2fc:	4413      	add	r3, r2
 800b2fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	69ba      	ldr	r2, [r7, #24]
 800b306:	0151      	lsls	r1, r2, #5
 800b308:	69fa      	ldr	r2, [r7, #28]
 800b30a:	440a      	add	r2, r1
 800b30c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b310:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800b314:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b316:	2300      	movs	r3, #0
}
 800b318:	4618      	mov	r0, r3
 800b31a:	3720      	adds	r7, #32
 800b31c:	46bd      	mov	sp, r7
 800b31e:	bd80      	pop	{r7, pc}
 800b320:	fff80000 	.word	0xfff80000
 800b324:	e007ffff 	.word	0xe007ffff
 800b328:	1ff80000 	.word	0x1ff80000

0800b32c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b32c:	b480      	push	{r7}
 800b32e:	b087      	sub	sp, #28
 800b330:	af00      	add	r7, sp, #0
 800b332:	6078      	str	r0, [r7, #4]
 800b334:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800b336:	2300      	movs	r3, #0
 800b338:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800b33a:	2300      	movs	r3, #0
 800b33c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b342:	683b      	ldr	r3, [r7, #0]
 800b344:	785b      	ldrb	r3, [r3, #1]
 800b346:	2b01      	cmp	r3, #1
 800b348:	d14a      	bne.n	800b3e0 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b34a:	683b      	ldr	r3, [r7, #0]
 800b34c:	781b      	ldrb	r3, [r3, #0]
 800b34e:	015a      	lsls	r2, r3, #5
 800b350:	693b      	ldr	r3, [r7, #16]
 800b352:	4413      	add	r3, r2
 800b354:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b358:	681b      	ldr	r3, [r3, #0]
 800b35a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b35e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b362:	f040 8086 	bne.w	800b472 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800b366:	683b      	ldr	r3, [r7, #0]
 800b368:	781b      	ldrb	r3, [r3, #0]
 800b36a:	015a      	lsls	r2, r3, #5
 800b36c:	693b      	ldr	r3, [r7, #16]
 800b36e:	4413      	add	r3, r2
 800b370:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b374:	681b      	ldr	r3, [r3, #0]
 800b376:	683a      	ldr	r2, [r7, #0]
 800b378:	7812      	ldrb	r2, [r2, #0]
 800b37a:	0151      	lsls	r1, r2, #5
 800b37c:	693a      	ldr	r2, [r7, #16]
 800b37e:	440a      	add	r2, r1
 800b380:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b384:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800b388:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800b38a:	683b      	ldr	r3, [r7, #0]
 800b38c:	781b      	ldrb	r3, [r3, #0]
 800b38e:	015a      	lsls	r2, r3, #5
 800b390:	693b      	ldr	r3, [r7, #16]
 800b392:	4413      	add	r3, r2
 800b394:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b398:	681b      	ldr	r3, [r3, #0]
 800b39a:	683a      	ldr	r2, [r7, #0]
 800b39c:	7812      	ldrb	r2, [r2, #0]
 800b39e:	0151      	lsls	r1, r2, #5
 800b3a0:	693a      	ldr	r2, [r7, #16]
 800b3a2:	440a      	add	r2, r1
 800b3a4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b3a8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b3ac:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800b3ae:	68fb      	ldr	r3, [r7, #12]
 800b3b0:	3301      	adds	r3, #1
 800b3b2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800b3b4:	68fb      	ldr	r3, [r7, #12]
 800b3b6:	f242 7210 	movw	r2, #10000	@ 0x2710
 800b3ba:	4293      	cmp	r3, r2
 800b3bc:	d902      	bls.n	800b3c4 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800b3be:	2301      	movs	r3, #1
 800b3c0:	75fb      	strb	r3, [r7, #23]
          break;
 800b3c2:	e056      	b.n	800b472 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800b3c4:	683b      	ldr	r3, [r7, #0]
 800b3c6:	781b      	ldrb	r3, [r3, #0]
 800b3c8:	015a      	lsls	r2, r3, #5
 800b3ca:	693b      	ldr	r3, [r7, #16]
 800b3cc:	4413      	add	r3, r2
 800b3ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b3d2:	681b      	ldr	r3, [r3, #0]
 800b3d4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b3d8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b3dc:	d0e7      	beq.n	800b3ae <USB_EPStopXfer+0x82>
 800b3de:	e048      	b.n	800b472 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b3e0:	683b      	ldr	r3, [r7, #0]
 800b3e2:	781b      	ldrb	r3, [r3, #0]
 800b3e4:	015a      	lsls	r2, r3, #5
 800b3e6:	693b      	ldr	r3, [r7, #16]
 800b3e8:	4413      	add	r3, r2
 800b3ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b3ee:	681b      	ldr	r3, [r3, #0]
 800b3f0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b3f4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b3f8:	d13b      	bne.n	800b472 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800b3fa:	683b      	ldr	r3, [r7, #0]
 800b3fc:	781b      	ldrb	r3, [r3, #0]
 800b3fe:	015a      	lsls	r2, r3, #5
 800b400:	693b      	ldr	r3, [r7, #16]
 800b402:	4413      	add	r3, r2
 800b404:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b408:	681b      	ldr	r3, [r3, #0]
 800b40a:	683a      	ldr	r2, [r7, #0]
 800b40c:	7812      	ldrb	r2, [r2, #0]
 800b40e:	0151      	lsls	r1, r2, #5
 800b410:	693a      	ldr	r2, [r7, #16]
 800b412:	440a      	add	r2, r1
 800b414:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b418:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800b41c:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800b41e:	683b      	ldr	r3, [r7, #0]
 800b420:	781b      	ldrb	r3, [r3, #0]
 800b422:	015a      	lsls	r2, r3, #5
 800b424:	693b      	ldr	r3, [r7, #16]
 800b426:	4413      	add	r3, r2
 800b428:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b42c:	681b      	ldr	r3, [r3, #0]
 800b42e:	683a      	ldr	r2, [r7, #0]
 800b430:	7812      	ldrb	r2, [r2, #0]
 800b432:	0151      	lsls	r1, r2, #5
 800b434:	693a      	ldr	r2, [r7, #16]
 800b436:	440a      	add	r2, r1
 800b438:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b43c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b440:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800b442:	68fb      	ldr	r3, [r7, #12]
 800b444:	3301      	adds	r3, #1
 800b446:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800b448:	68fb      	ldr	r3, [r7, #12]
 800b44a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800b44e:	4293      	cmp	r3, r2
 800b450:	d902      	bls.n	800b458 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800b452:	2301      	movs	r3, #1
 800b454:	75fb      	strb	r3, [r7, #23]
          break;
 800b456:	e00c      	b.n	800b472 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800b458:	683b      	ldr	r3, [r7, #0]
 800b45a:	781b      	ldrb	r3, [r3, #0]
 800b45c:	015a      	lsls	r2, r3, #5
 800b45e:	693b      	ldr	r3, [r7, #16]
 800b460:	4413      	add	r3, r2
 800b462:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b466:	681b      	ldr	r3, [r3, #0]
 800b468:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b46c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b470:	d0e7      	beq.n	800b442 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800b472:	7dfb      	ldrb	r3, [r7, #23]
}
 800b474:	4618      	mov	r0, r3
 800b476:	371c      	adds	r7, #28
 800b478:	46bd      	mov	sp, r7
 800b47a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b47e:	4770      	bx	lr

0800b480 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800b480:	b480      	push	{r7}
 800b482:	b089      	sub	sp, #36	@ 0x24
 800b484:	af00      	add	r7, sp, #0
 800b486:	60f8      	str	r0, [r7, #12]
 800b488:	60b9      	str	r1, [r7, #8]
 800b48a:	4611      	mov	r1, r2
 800b48c:	461a      	mov	r2, r3
 800b48e:	460b      	mov	r3, r1
 800b490:	71fb      	strb	r3, [r7, #7]
 800b492:	4613      	mov	r3, r2
 800b494:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b496:	68fb      	ldr	r3, [r7, #12]
 800b498:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800b49a:	68bb      	ldr	r3, [r7, #8]
 800b49c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800b49e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	d123      	bne.n	800b4ee <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800b4a6:	88bb      	ldrh	r3, [r7, #4]
 800b4a8:	3303      	adds	r3, #3
 800b4aa:	089b      	lsrs	r3, r3, #2
 800b4ac:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800b4ae:	2300      	movs	r3, #0
 800b4b0:	61bb      	str	r3, [r7, #24]
 800b4b2:	e018      	b.n	800b4e6 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800b4b4:	79fb      	ldrb	r3, [r7, #7]
 800b4b6:	031a      	lsls	r2, r3, #12
 800b4b8:	697b      	ldr	r3, [r7, #20]
 800b4ba:	4413      	add	r3, r2
 800b4bc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b4c0:	461a      	mov	r2, r3
 800b4c2:	69fb      	ldr	r3, [r7, #28]
 800b4c4:	681b      	ldr	r3, [r3, #0]
 800b4c6:	6013      	str	r3, [r2, #0]
      pSrc++;
 800b4c8:	69fb      	ldr	r3, [r7, #28]
 800b4ca:	3301      	adds	r3, #1
 800b4cc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800b4ce:	69fb      	ldr	r3, [r7, #28]
 800b4d0:	3301      	adds	r3, #1
 800b4d2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800b4d4:	69fb      	ldr	r3, [r7, #28]
 800b4d6:	3301      	adds	r3, #1
 800b4d8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800b4da:	69fb      	ldr	r3, [r7, #28]
 800b4dc:	3301      	adds	r3, #1
 800b4de:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800b4e0:	69bb      	ldr	r3, [r7, #24]
 800b4e2:	3301      	adds	r3, #1
 800b4e4:	61bb      	str	r3, [r7, #24]
 800b4e6:	69ba      	ldr	r2, [r7, #24]
 800b4e8:	693b      	ldr	r3, [r7, #16]
 800b4ea:	429a      	cmp	r2, r3
 800b4ec:	d3e2      	bcc.n	800b4b4 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800b4ee:	2300      	movs	r3, #0
}
 800b4f0:	4618      	mov	r0, r3
 800b4f2:	3724      	adds	r7, #36	@ 0x24
 800b4f4:	46bd      	mov	sp, r7
 800b4f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4fa:	4770      	bx	lr

0800b4fc <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800b4fc:	b480      	push	{r7}
 800b4fe:	b08b      	sub	sp, #44	@ 0x2c
 800b500:	af00      	add	r7, sp, #0
 800b502:	60f8      	str	r0, [r7, #12]
 800b504:	60b9      	str	r1, [r7, #8]
 800b506:	4613      	mov	r3, r2
 800b508:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b50a:	68fb      	ldr	r3, [r7, #12]
 800b50c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800b50e:	68bb      	ldr	r3, [r7, #8]
 800b510:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800b512:	88fb      	ldrh	r3, [r7, #6]
 800b514:	089b      	lsrs	r3, r3, #2
 800b516:	b29b      	uxth	r3, r3
 800b518:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800b51a:	88fb      	ldrh	r3, [r7, #6]
 800b51c:	f003 0303 	and.w	r3, r3, #3
 800b520:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800b522:	2300      	movs	r3, #0
 800b524:	623b      	str	r3, [r7, #32]
 800b526:	e014      	b.n	800b552 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800b528:	69bb      	ldr	r3, [r7, #24]
 800b52a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b52e:	681a      	ldr	r2, [r3, #0]
 800b530:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b532:	601a      	str	r2, [r3, #0]
    pDest++;
 800b534:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b536:	3301      	adds	r3, #1
 800b538:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800b53a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b53c:	3301      	adds	r3, #1
 800b53e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800b540:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b542:	3301      	adds	r3, #1
 800b544:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800b546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b548:	3301      	adds	r3, #1
 800b54a:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800b54c:	6a3b      	ldr	r3, [r7, #32]
 800b54e:	3301      	adds	r3, #1
 800b550:	623b      	str	r3, [r7, #32]
 800b552:	6a3a      	ldr	r2, [r7, #32]
 800b554:	697b      	ldr	r3, [r7, #20]
 800b556:	429a      	cmp	r2, r3
 800b558:	d3e6      	bcc.n	800b528 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800b55a:	8bfb      	ldrh	r3, [r7, #30]
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	d01e      	beq.n	800b59e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800b560:	2300      	movs	r3, #0
 800b562:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800b564:	69bb      	ldr	r3, [r7, #24]
 800b566:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b56a:	461a      	mov	r2, r3
 800b56c:	f107 0310 	add.w	r3, r7, #16
 800b570:	6812      	ldr	r2, [r2, #0]
 800b572:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800b574:	693a      	ldr	r2, [r7, #16]
 800b576:	6a3b      	ldr	r3, [r7, #32]
 800b578:	b2db      	uxtb	r3, r3
 800b57a:	00db      	lsls	r3, r3, #3
 800b57c:	fa22 f303 	lsr.w	r3, r2, r3
 800b580:	b2da      	uxtb	r2, r3
 800b582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b584:	701a      	strb	r2, [r3, #0]
      i++;
 800b586:	6a3b      	ldr	r3, [r7, #32]
 800b588:	3301      	adds	r3, #1
 800b58a:	623b      	str	r3, [r7, #32]
      pDest++;
 800b58c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b58e:	3301      	adds	r3, #1
 800b590:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800b592:	8bfb      	ldrh	r3, [r7, #30]
 800b594:	3b01      	subs	r3, #1
 800b596:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800b598:	8bfb      	ldrh	r3, [r7, #30]
 800b59a:	2b00      	cmp	r3, #0
 800b59c:	d1ea      	bne.n	800b574 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800b59e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800b5a0:	4618      	mov	r0, r3
 800b5a2:	372c      	adds	r7, #44	@ 0x2c
 800b5a4:	46bd      	mov	sp, r7
 800b5a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5aa:	4770      	bx	lr

0800b5ac <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800b5ac:	b480      	push	{r7}
 800b5ae:	b085      	sub	sp, #20
 800b5b0:	af00      	add	r7, sp, #0
 800b5b2:	6078      	str	r0, [r7, #4]
 800b5b4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b5ba:	683b      	ldr	r3, [r7, #0]
 800b5bc:	781b      	ldrb	r3, [r3, #0]
 800b5be:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b5c0:	683b      	ldr	r3, [r7, #0]
 800b5c2:	785b      	ldrb	r3, [r3, #1]
 800b5c4:	2b01      	cmp	r3, #1
 800b5c6:	d12c      	bne.n	800b622 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b5c8:	68bb      	ldr	r3, [r7, #8]
 800b5ca:	015a      	lsls	r2, r3, #5
 800b5cc:	68fb      	ldr	r3, [r7, #12]
 800b5ce:	4413      	add	r3, r2
 800b5d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b5d4:	681b      	ldr	r3, [r3, #0]
 800b5d6:	2b00      	cmp	r3, #0
 800b5d8:	db12      	blt.n	800b600 <USB_EPSetStall+0x54>
 800b5da:	68bb      	ldr	r3, [r7, #8]
 800b5dc:	2b00      	cmp	r3, #0
 800b5de:	d00f      	beq.n	800b600 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800b5e0:	68bb      	ldr	r3, [r7, #8]
 800b5e2:	015a      	lsls	r2, r3, #5
 800b5e4:	68fb      	ldr	r3, [r7, #12]
 800b5e6:	4413      	add	r3, r2
 800b5e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	68ba      	ldr	r2, [r7, #8]
 800b5f0:	0151      	lsls	r1, r2, #5
 800b5f2:	68fa      	ldr	r2, [r7, #12]
 800b5f4:	440a      	add	r2, r1
 800b5f6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b5fa:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800b5fe:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800b600:	68bb      	ldr	r3, [r7, #8]
 800b602:	015a      	lsls	r2, r3, #5
 800b604:	68fb      	ldr	r3, [r7, #12]
 800b606:	4413      	add	r3, r2
 800b608:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b60c:	681b      	ldr	r3, [r3, #0]
 800b60e:	68ba      	ldr	r2, [r7, #8]
 800b610:	0151      	lsls	r1, r2, #5
 800b612:	68fa      	ldr	r2, [r7, #12]
 800b614:	440a      	add	r2, r1
 800b616:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b61a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800b61e:	6013      	str	r3, [r2, #0]
 800b620:	e02b      	b.n	800b67a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b622:	68bb      	ldr	r3, [r7, #8]
 800b624:	015a      	lsls	r2, r3, #5
 800b626:	68fb      	ldr	r3, [r7, #12]
 800b628:	4413      	add	r3, r2
 800b62a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b62e:	681b      	ldr	r3, [r3, #0]
 800b630:	2b00      	cmp	r3, #0
 800b632:	db12      	blt.n	800b65a <USB_EPSetStall+0xae>
 800b634:	68bb      	ldr	r3, [r7, #8]
 800b636:	2b00      	cmp	r3, #0
 800b638:	d00f      	beq.n	800b65a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800b63a:	68bb      	ldr	r3, [r7, #8]
 800b63c:	015a      	lsls	r2, r3, #5
 800b63e:	68fb      	ldr	r3, [r7, #12]
 800b640:	4413      	add	r3, r2
 800b642:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b646:	681b      	ldr	r3, [r3, #0]
 800b648:	68ba      	ldr	r2, [r7, #8]
 800b64a:	0151      	lsls	r1, r2, #5
 800b64c:	68fa      	ldr	r2, [r7, #12]
 800b64e:	440a      	add	r2, r1
 800b650:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b654:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800b658:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800b65a:	68bb      	ldr	r3, [r7, #8]
 800b65c:	015a      	lsls	r2, r3, #5
 800b65e:	68fb      	ldr	r3, [r7, #12]
 800b660:	4413      	add	r3, r2
 800b662:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b666:	681b      	ldr	r3, [r3, #0]
 800b668:	68ba      	ldr	r2, [r7, #8]
 800b66a:	0151      	lsls	r1, r2, #5
 800b66c:	68fa      	ldr	r2, [r7, #12]
 800b66e:	440a      	add	r2, r1
 800b670:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b674:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800b678:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b67a:	2300      	movs	r3, #0
}
 800b67c:	4618      	mov	r0, r3
 800b67e:	3714      	adds	r7, #20
 800b680:	46bd      	mov	sp, r7
 800b682:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b686:	4770      	bx	lr

0800b688 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800b688:	b480      	push	{r7}
 800b68a:	b085      	sub	sp, #20
 800b68c:	af00      	add	r7, sp, #0
 800b68e:	6078      	str	r0, [r7, #4]
 800b690:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b696:	683b      	ldr	r3, [r7, #0]
 800b698:	781b      	ldrb	r3, [r3, #0]
 800b69a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b69c:	683b      	ldr	r3, [r7, #0]
 800b69e:	785b      	ldrb	r3, [r3, #1]
 800b6a0:	2b01      	cmp	r3, #1
 800b6a2:	d128      	bne.n	800b6f6 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800b6a4:	68bb      	ldr	r3, [r7, #8]
 800b6a6:	015a      	lsls	r2, r3, #5
 800b6a8:	68fb      	ldr	r3, [r7, #12]
 800b6aa:	4413      	add	r3, r2
 800b6ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b6b0:	681b      	ldr	r3, [r3, #0]
 800b6b2:	68ba      	ldr	r2, [r7, #8]
 800b6b4:	0151      	lsls	r1, r2, #5
 800b6b6:	68fa      	ldr	r2, [r7, #12]
 800b6b8:	440a      	add	r2, r1
 800b6ba:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b6be:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b6c2:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b6c4:	683b      	ldr	r3, [r7, #0]
 800b6c6:	791b      	ldrb	r3, [r3, #4]
 800b6c8:	2b03      	cmp	r3, #3
 800b6ca:	d003      	beq.n	800b6d4 <USB_EPClearStall+0x4c>
 800b6cc:	683b      	ldr	r3, [r7, #0]
 800b6ce:	791b      	ldrb	r3, [r3, #4]
 800b6d0:	2b02      	cmp	r3, #2
 800b6d2:	d138      	bne.n	800b746 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b6d4:	68bb      	ldr	r3, [r7, #8]
 800b6d6:	015a      	lsls	r2, r3, #5
 800b6d8:	68fb      	ldr	r3, [r7, #12]
 800b6da:	4413      	add	r3, r2
 800b6dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b6e0:	681b      	ldr	r3, [r3, #0]
 800b6e2:	68ba      	ldr	r2, [r7, #8]
 800b6e4:	0151      	lsls	r1, r2, #5
 800b6e6:	68fa      	ldr	r2, [r7, #12]
 800b6e8:	440a      	add	r2, r1
 800b6ea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b6ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b6f2:	6013      	str	r3, [r2, #0]
 800b6f4:	e027      	b.n	800b746 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800b6f6:	68bb      	ldr	r3, [r7, #8]
 800b6f8:	015a      	lsls	r2, r3, #5
 800b6fa:	68fb      	ldr	r3, [r7, #12]
 800b6fc:	4413      	add	r3, r2
 800b6fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b702:	681b      	ldr	r3, [r3, #0]
 800b704:	68ba      	ldr	r2, [r7, #8]
 800b706:	0151      	lsls	r1, r2, #5
 800b708:	68fa      	ldr	r2, [r7, #12]
 800b70a:	440a      	add	r2, r1
 800b70c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b710:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b714:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b716:	683b      	ldr	r3, [r7, #0]
 800b718:	791b      	ldrb	r3, [r3, #4]
 800b71a:	2b03      	cmp	r3, #3
 800b71c:	d003      	beq.n	800b726 <USB_EPClearStall+0x9e>
 800b71e:	683b      	ldr	r3, [r7, #0]
 800b720:	791b      	ldrb	r3, [r3, #4]
 800b722:	2b02      	cmp	r3, #2
 800b724:	d10f      	bne.n	800b746 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b726:	68bb      	ldr	r3, [r7, #8]
 800b728:	015a      	lsls	r2, r3, #5
 800b72a:	68fb      	ldr	r3, [r7, #12]
 800b72c:	4413      	add	r3, r2
 800b72e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b732:	681b      	ldr	r3, [r3, #0]
 800b734:	68ba      	ldr	r2, [r7, #8]
 800b736:	0151      	lsls	r1, r2, #5
 800b738:	68fa      	ldr	r2, [r7, #12]
 800b73a:	440a      	add	r2, r1
 800b73c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b740:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b744:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800b746:	2300      	movs	r3, #0
}
 800b748:	4618      	mov	r0, r3
 800b74a:	3714      	adds	r7, #20
 800b74c:	46bd      	mov	sp, r7
 800b74e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b752:	4770      	bx	lr

0800b754 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800b754:	b480      	push	{r7}
 800b756:	b085      	sub	sp, #20
 800b758:	af00      	add	r7, sp, #0
 800b75a:	6078      	str	r0, [r7, #4]
 800b75c:	460b      	mov	r3, r1
 800b75e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800b764:	68fb      	ldr	r3, [r7, #12]
 800b766:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b76a:	681b      	ldr	r3, [r3, #0]
 800b76c:	68fa      	ldr	r2, [r7, #12]
 800b76e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b772:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800b776:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800b778:	68fb      	ldr	r3, [r7, #12]
 800b77a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b77e:	681a      	ldr	r2, [r3, #0]
 800b780:	78fb      	ldrb	r3, [r7, #3]
 800b782:	011b      	lsls	r3, r3, #4
 800b784:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800b788:	68f9      	ldr	r1, [r7, #12]
 800b78a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b78e:	4313      	orrs	r3, r2
 800b790:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800b792:	2300      	movs	r3, #0
}
 800b794:	4618      	mov	r0, r3
 800b796:	3714      	adds	r7, #20
 800b798:	46bd      	mov	sp, r7
 800b79a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b79e:	4770      	bx	lr

0800b7a0 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800b7a0:	b480      	push	{r7}
 800b7a2:	b085      	sub	sp, #20
 800b7a4:	af00      	add	r7, sp, #0
 800b7a6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b7ac:	68fb      	ldr	r3, [r7, #12]
 800b7ae:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b7b2:	681b      	ldr	r3, [r3, #0]
 800b7b4:	68fa      	ldr	r2, [r7, #12]
 800b7b6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800b7ba:	f023 0303 	bic.w	r3, r3, #3
 800b7be:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800b7c0:	68fb      	ldr	r3, [r7, #12]
 800b7c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b7c6:	685b      	ldr	r3, [r3, #4]
 800b7c8:	68fa      	ldr	r2, [r7, #12]
 800b7ca:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b7ce:	f023 0302 	bic.w	r3, r3, #2
 800b7d2:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b7d4:	2300      	movs	r3, #0
}
 800b7d6:	4618      	mov	r0, r3
 800b7d8:	3714      	adds	r7, #20
 800b7da:	46bd      	mov	sp, r7
 800b7dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7e0:	4770      	bx	lr

0800b7e2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800b7e2:	b480      	push	{r7}
 800b7e4:	b085      	sub	sp, #20
 800b7e6:	af00      	add	r7, sp, #0
 800b7e8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b7ee:	68fb      	ldr	r3, [r7, #12]
 800b7f0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b7f4:	681b      	ldr	r3, [r3, #0]
 800b7f6:	68fa      	ldr	r2, [r7, #12]
 800b7f8:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800b7fc:	f023 0303 	bic.w	r3, r3, #3
 800b800:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b802:	68fb      	ldr	r3, [r7, #12]
 800b804:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b808:	685b      	ldr	r3, [r3, #4]
 800b80a:	68fa      	ldr	r2, [r7, #12]
 800b80c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b810:	f043 0302 	orr.w	r3, r3, #2
 800b814:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b816:	2300      	movs	r3, #0
}
 800b818:	4618      	mov	r0, r3
 800b81a:	3714      	adds	r7, #20
 800b81c:	46bd      	mov	sp, r7
 800b81e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b822:	4770      	bx	lr

0800b824 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800b824:	b480      	push	{r7}
 800b826:	b085      	sub	sp, #20
 800b828:	af00      	add	r7, sp, #0
 800b82a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	695b      	ldr	r3, [r3, #20]
 800b830:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	699b      	ldr	r3, [r3, #24]
 800b836:	68fa      	ldr	r2, [r7, #12]
 800b838:	4013      	ands	r3, r2
 800b83a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800b83c:	68fb      	ldr	r3, [r7, #12]
}
 800b83e:	4618      	mov	r0, r3
 800b840:	3714      	adds	r7, #20
 800b842:	46bd      	mov	sp, r7
 800b844:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b848:	4770      	bx	lr

0800b84a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800b84a:	b480      	push	{r7}
 800b84c:	b085      	sub	sp, #20
 800b84e:	af00      	add	r7, sp, #0
 800b850:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b856:	68fb      	ldr	r3, [r7, #12]
 800b858:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b85c:	699b      	ldr	r3, [r3, #24]
 800b85e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b860:	68fb      	ldr	r3, [r7, #12]
 800b862:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b866:	69db      	ldr	r3, [r3, #28]
 800b868:	68ba      	ldr	r2, [r7, #8]
 800b86a:	4013      	ands	r3, r2
 800b86c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800b86e:	68bb      	ldr	r3, [r7, #8]
 800b870:	0c1b      	lsrs	r3, r3, #16
}
 800b872:	4618      	mov	r0, r3
 800b874:	3714      	adds	r7, #20
 800b876:	46bd      	mov	sp, r7
 800b878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b87c:	4770      	bx	lr

0800b87e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800b87e:	b480      	push	{r7}
 800b880:	b085      	sub	sp, #20
 800b882:	af00      	add	r7, sp, #0
 800b884:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b88a:	68fb      	ldr	r3, [r7, #12]
 800b88c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b890:	699b      	ldr	r3, [r3, #24]
 800b892:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b894:	68fb      	ldr	r3, [r7, #12]
 800b896:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b89a:	69db      	ldr	r3, [r3, #28]
 800b89c:	68ba      	ldr	r2, [r7, #8]
 800b89e:	4013      	ands	r3, r2
 800b8a0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800b8a2:	68bb      	ldr	r3, [r7, #8]
 800b8a4:	b29b      	uxth	r3, r3
}
 800b8a6:	4618      	mov	r0, r3
 800b8a8:	3714      	adds	r7, #20
 800b8aa:	46bd      	mov	sp, r7
 800b8ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8b0:	4770      	bx	lr

0800b8b2 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b8b2:	b480      	push	{r7}
 800b8b4:	b085      	sub	sp, #20
 800b8b6:	af00      	add	r7, sp, #0
 800b8b8:	6078      	str	r0, [r7, #4]
 800b8ba:	460b      	mov	r3, r1
 800b8bc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800b8c2:	78fb      	ldrb	r3, [r7, #3]
 800b8c4:	015a      	lsls	r2, r3, #5
 800b8c6:	68fb      	ldr	r3, [r7, #12]
 800b8c8:	4413      	add	r3, r2
 800b8ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b8ce:	689b      	ldr	r3, [r3, #8]
 800b8d0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800b8d2:	68fb      	ldr	r3, [r7, #12]
 800b8d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b8d8:	695b      	ldr	r3, [r3, #20]
 800b8da:	68ba      	ldr	r2, [r7, #8]
 800b8dc:	4013      	ands	r3, r2
 800b8de:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b8e0:	68bb      	ldr	r3, [r7, #8]
}
 800b8e2:	4618      	mov	r0, r3
 800b8e4:	3714      	adds	r7, #20
 800b8e6:	46bd      	mov	sp, r7
 800b8e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ec:	4770      	bx	lr

0800b8ee <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b8ee:	b480      	push	{r7}
 800b8f0:	b087      	sub	sp, #28
 800b8f2:	af00      	add	r7, sp, #0
 800b8f4:	6078      	str	r0, [r7, #4]
 800b8f6:	460b      	mov	r3, r1
 800b8f8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800b8fe:	697b      	ldr	r3, [r7, #20]
 800b900:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b904:	691b      	ldr	r3, [r3, #16]
 800b906:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800b908:	697b      	ldr	r3, [r7, #20]
 800b90a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b90e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b910:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800b912:	78fb      	ldrb	r3, [r7, #3]
 800b914:	f003 030f 	and.w	r3, r3, #15
 800b918:	68fa      	ldr	r2, [r7, #12]
 800b91a:	fa22 f303 	lsr.w	r3, r2, r3
 800b91e:	01db      	lsls	r3, r3, #7
 800b920:	b2db      	uxtb	r3, r3
 800b922:	693a      	ldr	r2, [r7, #16]
 800b924:	4313      	orrs	r3, r2
 800b926:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800b928:	78fb      	ldrb	r3, [r7, #3]
 800b92a:	015a      	lsls	r2, r3, #5
 800b92c:	697b      	ldr	r3, [r7, #20]
 800b92e:	4413      	add	r3, r2
 800b930:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b934:	689b      	ldr	r3, [r3, #8]
 800b936:	693a      	ldr	r2, [r7, #16]
 800b938:	4013      	ands	r3, r2
 800b93a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b93c:	68bb      	ldr	r3, [r7, #8]
}
 800b93e:	4618      	mov	r0, r3
 800b940:	371c      	adds	r7, #28
 800b942:	46bd      	mov	sp, r7
 800b944:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b948:	4770      	bx	lr

0800b94a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800b94a:	b480      	push	{r7}
 800b94c:	b083      	sub	sp, #12
 800b94e:	af00      	add	r7, sp, #0
 800b950:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	695b      	ldr	r3, [r3, #20]
 800b956:	f003 0301 	and.w	r3, r3, #1
}
 800b95a:	4618      	mov	r0, r3
 800b95c:	370c      	adds	r7, #12
 800b95e:	46bd      	mov	sp, r7
 800b960:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b964:	4770      	bx	lr
	...

0800b968 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800b968:	b480      	push	{r7}
 800b96a:	b085      	sub	sp, #20
 800b96c:	af00      	add	r7, sp, #0
 800b96e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800b974:	68fb      	ldr	r3, [r7, #12]
 800b976:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b97a:	681a      	ldr	r2, [r3, #0]
 800b97c:	68fb      	ldr	r3, [r7, #12]
 800b97e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b982:	4619      	mov	r1, r3
 800b984:	4b09      	ldr	r3, [pc, #36]	@ (800b9ac <USB_ActivateSetup+0x44>)
 800b986:	4013      	ands	r3, r2
 800b988:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800b98a:	68fb      	ldr	r3, [r7, #12]
 800b98c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b990:	685b      	ldr	r3, [r3, #4]
 800b992:	68fa      	ldr	r2, [r7, #12]
 800b994:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b998:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b99c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b99e:	2300      	movs	r3, #0
}
 800b9a0:	4618      	mov	r0, r3
 800b9a2:	3714      	adds	r7, #20
 800b9a4:	46bd      	mov	sp, r7
 800b9a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9aa:	4770      	bx	lr
 800b9ac:	fffff800 	.word	0xfffff800

0800b9b0 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800b9b0:	b480      	push	{r7}
 800b9b2:	b087      	sub	sp, #28
 800b9b4:	af00      	add	r7, sp, #0
 800b9b6:	60f8      	str	r0, [r7, #12]
 800b9b8:	460b      	mov	r3, r1
 800b9ba:	607a      	str	r2, [r7, #4]
 800b9bc:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b9be:	68fb      	ldr	r3, [r7, #12]
 800b9c0:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800b9c2:	68fb      	ldr	r3, [r7, #12]
 800b9c4:	333c      	adds	r3, #60	@ 0x3c
 800b9c6:	3304      	adds	r3, #4
 800b9c8:	681b      	ldr	r3, [r3, #0]
 800b9ca:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800b9cc:	693b      	ldr	r3, [r7, #16]
 800b9ce:	4a26      	ldr	r2, [pc, #152]	@ (800ba68 <USB_EP0_OutStart+0xb8>)
 800b9d0:	4293      	cmp	r3, r2
 800b9d2:	d90a      	bls.n	800b9ea <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b9d4:	697b      	ldr	r3, [r7, #20]
 800b9d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b9da:	681b      	ldr	r3, [r3, #0]
 800b9dc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b9e0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b9e4:	d101      	bne.n	800b9ea <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800b9e6:	2300      	movs	r3, #0
 800b9e8:	e037      	b.n	800ba5a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800b9ea:	697b      	ldr	r3, [r7, #20]
 800b9ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b9f0:	461a      	mov	r2, r3
 800b9f2:	2300      	movs	r3, #0
 800b9f4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b9f6:	697b      	ldr	r3, [r7, #20]
 800b9f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b9fc:	691b      	ldr	r3, [r3, #16]
 800b9fe:	697a      	ldr	r2, [r7, #20]
 800ba00:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ba04:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800ba08:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800ba0a:	697b      	ldr	r3, [r7, #20]
 800ba0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ba10:	691b      	ldr	r3, [r3, #16]
 800ba12:	697a      	ldr	r2, [r7, #20]
 800ba14:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ba18:	f043 0318 	orr.w	r3, r3, #24
 800ba1c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800ba1e:	697b      	ldr	r3, [r7, #20]
 800ba20:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ba24:	691b      	ldr	r3, [r3, #16]
 800ba26:	697a      	ldr	r2, [r7, #20]
 800ba28:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ba2c:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800ba30:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800ba32:	7afb      	ldrb	r3, [r7, #11]
 800ba34:	2b01      	cmp	r3, #1
 800ba36:	d10f      	bne.n	800ba58 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800ba38:	697b      	ldr	r3, [r7, #20]
 800ba3a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ba3e:	461a      	mov	r2, r3
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800ba44:	697b      	ldr	r3, [r7, #20]
 800ba46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ba4a:	681b      	ldr	r3, [r3, #0]
 800ba4c:	697a      	ldr	r2, [r7, #20]
 800ba4e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ba52:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800ba56:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800ba58:	2300      	movs	r3, #0
}
 800ba5a:	4618      	mov	r0, r3
 800ba5c:	371c      	adds	r7, #28
 800ba5e:	46bd      	mov	sp, r7
 800ba60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba64:	4770      	bx	lr
 800ba66:	bf00      	nop
 800ba68:	4f54300a 	.word	0x4f54300a

0800ba6c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800ba6c:	b480      	push	{r7}
 800ba6e:	b085      	sub	sp, #20
 800ba70:	af00      	add	r7, sp, #0
 800ba72:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800ba74:	2300      	movs	r3, #0
 800ba76:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800ba78:	68fb      	ldr	r3, [r7, #12]
 800ba7a:	3301      	adds	r3, #1
 800ba7c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ba7e:	68fb      	ldr	r3, [r7, #12]
 800ba80:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800ba84:	d901      	bls.n	800ba8a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800ba86:	2303      	movs	r3, #3
 800ba88:	e01b      	b.n	800bac2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	691b      	ldr	r3, [r3, #16]
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	daf2      	bge.n	800ba78 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800ba92:	2300      	movs	r3, #0
 800ba94:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	691b      	ldr	r3, [r3, #16]
 800ba9a:	f043 0201 	orr.w	r2, r3, #1
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800baa2:	68fb      	ldr	r3, [r7, #12]
 800baa4:	3301      	adds	r3, #1
 800baa6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800baa8:	68fb      	ldr	r3, [r7, #12]
 800baaa:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800baae:	d901      	bls.n	800bab4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800bab0:	2303      	movs	r3, #3
 800bab2:	e006      	b.n	800bac2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	691b      	ldr	r3, [r3, #16]
 800bab8:	f003 0301 	and.w	r3, r3, #1
 800babc:	2b01      	cmp	r3, #1
 800babe:	d0f0      	beq.n	800baa2 <USB_CoreReset+0x36>

  return HAL_OK;
 800bac0:	2300      	movs	r3, #0
}
 800bac2:	4618      	mov	r0, r3
 800bac4:	3714      	adds	r7, #20
 800bac6:	46bd      	mov	sp, r7
 800bac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bacc:	4770      	bx	lr
	...

0800bad0 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800bad0:	b580      	push	{r7, lr}
 800bad2:	b084      	sub	sp, #16
 800bad4:	af00      	add	r7, sp, #0
 800bad6:	6078      	str	r0, [r7, #4]
 800bad8:	460b      	mov	r3, r1
 800bada:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800badc:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800bae0:	f002 fd8c 	bl	800e5fc <malloc>
 800bae4:	4603      	mov	r3, r0
 800bae6:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800bae8:	68fb      	ldr	r3, [r7, #12]
 800baea:	2b00      	cmp	r3, #0
 800baec:	d109      	bne.n	800bb02 <USBD_CDC_Init+0x32>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	32b0      	adds	r2, #176	@ 0xb0
 800baf8:	2100      	movs	r1, #0
 800bafa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800bafe:	2302      	movs	r3, #2
 800bb00:	e0d4      	b.n	800bcac <USBD_CDC_Init+0x1dc>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800bb02:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800bb06:	2100      	movs	r1, #0
 800bb08:	68f8      	ldr	r0, [r7, #12]
 800bb0a:	f002 fe35 	bl	800e778 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	32b0      	adds	r2, #176	@ 0xb0
 800bb18:	68f9      	ldr	r1, [r7, #12]
 800bb1a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	32b0      	adds	r2, #176	@ 0xb0
 800bb28:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	7c1b      	ldrb	r3, [r3, #16]
 800bb36:	2b00      	cmp	r3, #0
 800bb38:	d138      	bne.n	800bbac <USBD_CDC_Init+0xdc>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800bb3a:	4b5e      	ldr	r3, [pc, #376]	@ (800bcb4 <USBD_CDC_Init+0x1e4>)
 800bb3c:	7819      	ldrb	r1, [r3, #0]
 800bb3e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800bb42:	2202      	movs	r2, #2
 800bb44:	6878      	ldr	r0, [r7, #4]
 800bb46:	f002 fbb6 	bl	800e2b6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800bb4a:	4b5a      	ldr	r3, [pc, #360]	@ (800bcb4 <USBD_CDC_Init+0x1e4>)
 800bb4c:	781b      	ldrb	r3, [r3, #0]
 800bb4e:	f003 020f 	and.w	r2, r3, #15
 800bb52:	6879      	ldr	r1, [r7, #4]
 800bb54:	4613      	mov	r3, r2
 800bb56:	009b      	lsls	r3, r3, #2
 800bb58:	4413      	add	r3, r2
 800bb5a:	009b      	lsls	r3, r3, #2
 800bb5c:	440b      	add	r3, r1
 800bb5e:	3324      	adds	r3, #36	@ 0x24
 800bb60:	2201      	movs	r2, #1
 800bb62:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800bb64:	4b54      	ldr	r3, [pc, #336]	@ (800bcb8 <USBD_CDC_Init+0x1e8>)
 800bb66:	7819      	ldrb	r1, [r3, #0]
 800bb68:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800bb6c:	2202      	movs	r2, #2
 800bb6e:	6878      	ldr	r0, [r7, #4]
 800bb70:	f002 fba1 	bl	800e2b6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800bb74:	4b50      	ldr	r3, [pc, #320]	@ (800bcb8 <USBD_CDC_Init+0x1e8>)
 800bb76:	781b      	ldrb	r3, [r3, #0]
 800bb78:	f003 020f 	and.w	r2, r3, #15
 800bb7c:	6879      	ldr	r1, [r7, #4]
 800bb7e:	4613      	mov	r3, r2
 800bb80:	009b      	lsls	r3, r3, #2
 800bb82:	4413      	add	r3, r2
 800bb84:	009b      	lsls	r3, r3, #2
 800bb86:	440b      	add	r3, r1
 800bb88:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800bb8c:	2201      	movs	r2, #1
 800bb8e:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800bb90:	4b4a      	ldr	r3, [pc, #296]	@ (800bcbc <USBD_CDC_Init+0x1ec>)
 800bb92:	781b      	ldrb	r3, [r3, #0]
 800bb94:	f003 020f 	and.w	r2, r3, #15
 800bb98:	6879      	ldr	r1, [r7, #4]
 800bb9a:	4613      	mov	r3, r2
 800bb9c:	009b      	lsls	r3, r3, #2
 800bb9e:	4413      	add	r3, r2
 800bba0:	009b      	lsls	r3, r3, #2
 800bba2:	440b      	add	r3, r1
 800bba4:	3326      	adds	r3, #38	@ 0x26
 800bba6:	2210      	movs	r2, #16
 800bba8:	801a      	strh	r2, [r3, #0]
 800bbaa:	e035      	b.n	800bc18 <USBD_CDC_Init+0x148>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800bbac:	4b41      	ldr	r3, [pc, #260]	@ (800bcb4 <USBD_CDC_Init+0x1e4>)
 800bbae:	7819      	ldrb	r1, [r3, #0]
 800bbb0:	2340      	movs	r3, #64	@ 0x40
 800bbb2:	2202      	movs	r2, #2
 800bbb4:	6878      	ldr	r0, [r7, #4]
 800bbb6:	f002 fb7e 	bl	800e2b6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800bbba:	4b3e      	ldr	r3, [pc, #248]	@ (800bcb4 <USBD_CDC_Init+0x1e4>)
 800bbbc:	781b      	ldrb	r3, [r3, #0]
 800bbbe:	f003 020f 	and.w	r2, r3, #15
 800bbc2:	6879      	ldr	r1, [r7, #4]
 800bbc4:	4613      	mov	r3, r2
 800bbc6:	009b      	lsls	r3, r3, #2
 800bbc8:	4413      	add	r3, r2
 800bbca:	009b      	lsls	r3, r3, #2
 800bbcc:	440b      	add	r3, r1
 800bbce:	3324      	adds	r3, #36	@ 0x24
 800bbd0:	2201      	movs	r2, #1
 800bbd2:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800bbd4:	4b38      	ldr	r3, [pc, #224]	@ (800bcb8 <USBD_CDC_Init+0x1e8>)
 800bbd6:	7819      	ldrb	r1, [r3, #0]
 800bbd8:	2340      	movs	r3, #64	@ 0x40
 800bbda:	2202      	movs	r2, #2
 800bbdc:	6878      	ldr	r0, [r7, #4]
 800bbde:	f002 fb6a 	bl	800e2b6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800bbe2:	4b35      	ldr	r3, [pc, #212]	@ (800bcb8 <USBD_CDC_Init+0x1e8>)
 800bbe4:	781b      	ldrb	r3, [r3, #0]
 800bbe6:	f003 020f 	and.w	r2, r3, #15
 800bbea:	6879      	ldr	r1, [r7, #4]
 800bbec:	4613      	mov	r3, r2
 800bbee:	009b      	lsls	r3, r3, #2
 800bbf0:	4413      	add	r3, r2
 800bbf2:	009b      	lsls	r3, r3, #2
 800bbf4:	440b      	add	r3, r1
 800bbf6:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800bbfa:	2201      	movs	r2, #1
 800bbfc:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800bbfe:	4b2f      	ldr	r3, [pc, #188]	@ (800bcbc <USBD_CDC_Init+0x1ec>)
 800bc00:	781b      	ldrb	r3, [r3, #0]
 800bc02:	f003 020f 	and.w	r2, r3, #15
 800bc06:	6879      	ldr	r1, [r7, #4]
 800bc08:	4613      	mov	r3, r2
 800bc0a:	009b      	lsls	r3, r3, #2
 800bc0c:	4413      	add	r3, r2
 800bc0e:	009b      	lsls	r3, r3, #2
 800bc10:	440b      	add	r3, r1
 800bc12:	3326      	adds	r3, #38	@ 0x26
 800bc14:	2210      	movs	r2, #16
 800bc16:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800bc18:	4b28      	ldr	r3, [pc, #160]	@ (800bcbc <USBD_CDC_Init+0x1ec>)
 800bc1a:	7819      	ldrb	r1, [r3, #0]
 800bc1c:	2308      	movs	r3, #8
 800bc1e:	2203      	movs	r2, #3
 800bc20:	6878      	ldr	r0, [r7, #4]
 800bc22:	f002 fb48 	bl	800e2b6 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800bc26:	4b25      	ldr	r3, [pc, #148]	@ (800bcbc <USBD_CDC_Init+0x1ec>)
 800bc28:	781b      	ldrb	r3, [r3, #0]
 800bc2a:	f003 020f 	and.w	r2, r3, #15
 800bc2e:	6879      	ldr	r1, [r7, #4]
 800bc30:	4613      	mov	r3, r2
 800bc32:	009b      	lsls	r3, r3, #2
 800bc34:	4413      	add	r3, r2
 800bc36:	009b      	lsls	r3, r3, #2
 800bc38:	440b      	add	r3, r1
 800bc3a:	3324      	adds	r3, #36	@ 0x24
 800bc3c:	2201      	movs	r2, #1
 800bc3e:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800bc40:	68fb      	ldr	r3, [r7, #12]
 800bc42:	2200      	movs	r2, #0
 800bc44:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bc4e:	687a      	ldr	r2, [r7, #4]
 800bc50:	33b0      	adds	r3, #176	@ 0xb0
 800bc52:	009b      	lsls	r3, r3, #2
 800bc54:	4413      	add	r3, r2
 800bc56:	685b      	ldr	r3, [r3, #4]
 800bc58:	681b      	ldr	r3, [r3, #0]
 800bc5a:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800bc5c:	68fb      	ldr	r3, [r7, #12]
 800bc5e:	2200      	movs	r2, #0
 800bc60:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800bc64:	68fb      	ldr	r3, [r7, #12]
 800bc66:	2200      	movs	r2, #0
 800bc68:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800bc6c:	68fb      	ldr	r3, [r7, #12]
 800bc6e:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800bc72:	2b00      	cmp	r3, #0
 800bc74:	d101      	bne.n	800bc7a <USBD_CDC_Init+0x1aa>
  {
    return (uint8_t)USBD_EMEM;
 800bc76:	2302      	movs	r3, #2
 800bc78:	e018      	b.n	800bcac <USBD_CDC_Init+0x1dc>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	7c1b      	ldrb	r3, [r3, #16]
 800bc7e:	2b00      	cmp	r3, #0
 800bc80:	d10a      	bne.n	800bc98 <USBD_CDC_Init+0x1c8>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800bc82:	4b0d      	ldr	r3, [pc, #52]	@ (800bcb8 <USBD_CDC_Init+0x1e8>)
 800bc84:	7819      	ldrb	r1, [r3, #0]
 800bc86:	68fb      	ldr	r3, [r7, #12]
 800bc88:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800bc8c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800bc90:	6878      	ldr	r0, [r7, #4]
 800bc92:	f002 fbff 	bl	800e494 <USBD_LL_PrepareReceive>
 800bc96:	e008      	b.n	800bcaa <USBD_CDC_Init+0x1da>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800bc98:	4b07      	ldr	r3, [pc, #28]	@ (800bcb8 <USBD_CDC_Init+0x1e8>)
 800bc9a:	7819      	ldrb	r1, [r3, #0]
 800bc9c:	68fb      	ldr	r3, [r7, #12]
 800bc9e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800bca2:	2340      	movs	r3, #64	@ 0x40
 800bca4:	6878      	ldr	r0, [r7, #4]
 800bca6:	f002 fbf5 	bl	800e494 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800bcaa:	2300      	movs	r3, #0
}
 800bcac:	4618      	mov	r0, r3
 800bcae:	3710      	adds	r7, #16
 800bcb0:	46bd      	mov	sp, r7
 800bcb2:	bd80      	pop	{r7, pc}
 800bcb4:	2000009f 	.word	0x2000009f
 800bcb8:	200000a0 	.word	0x200000a0
 800bcbc:	200000a1 	.word	0x200000a1

0800bcc0 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800bcc0:	b580      	push	{r7, lr}
 800bcc2:	b082      	sub	sp, #8
 800bcc4:	af00      	add	r7, sp, #0
 800bcc6:	6078      	str	r0, [r7, #4]
 800bcc8:	460b      	mov	r3, r1
 800bcca:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800bccc:	4b3a      	ldr	r3, [pc, #232]	@ (800bdb8 <USBD_CDC_DeInit+0xf8>)
 800bcce:	781b      	ldrb	r3, [r3, #0]
 800bcd0:	4619      	mov	r1, r3
 800bcd2:	6878      	ldr	r0, [r7, #4]
 800bcd4:	f002 fb15 	bl	800e302 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800bcd8:	4b37      	ldr	r3, [pc, #220]	@ (800bdb8 <USBD_CDC_DeInit+0xf8>)
 800bcda:	781b      	ldrb	r3, [r3, #0]
 800bcdc:	f003 020f 	and.w	r2, r3, #15
 800bce0:	6879      	ldr	r1, [r7, #4]
 800bce2:	4613      	mov	r3, r2
 800bce4:	009b      	lsls	r3, r3, #2
 800bce6:	4413      	add	r3, r2
 800bce8:	009b      	lsls	r3, r3, #2
 800bcea:	440b      	add	r3, r1
 800bcec:	3324      	adds	r3, #36	@ 0x24
 800bcee:	2200      	movs	r2, #0
 800bcf0:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800bcf2:	4b32      	ldr	r3, [pc, #200]	@ (800bdbc <USBD_CDC_DeInit+0xfc>)
 800bcf4:	781b      	ldrb	r3, [r3, #0]
 800bcf6:	4619      	mov	r1, r3
 800bcf8:	6878      	ldr	r0, [r7, #4]
 800bcfa:	f002 fb02 	bl	800e302 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800bcfe:	4b2f      	ldr	r3, [pc, #188]	@ (800bdbc <USBD_CDC_DeInit+0xfc>)
 800bd00:	781b      	ldrb	r3, [r3, #0]
 800bd02:	f003 020f 	and.w	r2, r3, #15
 800bd06:	6879      	ldr	r1, [r7, #4]
 800bd08:	4613      	mov	r3, r2
 800bd0a:	009b      	lsls	r3, r3, #2
 800bd0c:	4413      	add	r3, r2
 800bd0e:	009b      	lsls	r3, r3, #2
 800bd10:	440b      	add	r3, r1
 800bd12:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800bd16:	2200      	movs	r2, #0
 800bd18:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800bd1a:	4b29      	ldr	r3, [pc, #164]	@ (800bdc0 <USBD_CDC_DeInit+0x100>)
 800bd1c:	781b      	ldrb	r3, [r3, #0]
 800bd1e:	4619      	mov	r1, r3
 800bd20:	6878      	ldr	r0, [r7, #4]
 800bd22:	f002 faee 	bl	800e302 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800bd26:	4b26      	ldr	r3, [pc, #152]	@ (800bdc0 <USBD_CDC_DeInit+0x100>)
 800bd28:	781b      	ldrb	r3, [r3, #0]
 800bd2a:	f003 020f 	and.w	r2, r3, #15
 800bd2e:	6879      	ldr	r1, [r7, #4]
 800bd30:	4613      	mov	r3, r2
 800bd32:	009b      	lsls	r3, r3, #2
 800bd34:	4413      	add	r3, r2
 800bd36:	009b      	lsls	r3, r3, #2
 800bd38:	440b      	add	r3, r1
 800bd3a:	3324      	adds	r3, #36	@ 0x24
 800bd3c:	2200      	movs	r2, #0
 800bd3e:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800bd40:	4b1f      	ldr	r3, [pc, #124]	@ (800bdc0 <USBD_CDC_DeInit+0x100>)
 800bd42:	781b      	ldrb	r3, [r3, #0]
 800bd44:	f003 020f 	and.w	r2, r3, #15
 800bd48:	6879      	ldr	r1, [r7, #4]
 800bd4a:	4613      	mov	r3, r2
 800bd4c:	009b      	lsls	r3, r3, #2
 800bd4e:	4413      	add	r3, r2
 800bd50:	009b      	lsls	r3, r3, #2
 800bd52:	440b      	add	r3, r1
 800bd54:	3326      	adds	r3, #38	@ 0x26
 800bd56:	2200      	movs	r2, #0
 800bd58:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	32b0      	adds	r2, #176	@ 0xb0
 800bd64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bd68:	2b00      	cmp	r3, #0
 800bd6a:	d01f      	beq.n	800bdac <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bd72:	687a      	ldr	r2, [r7, #4]
 800bd74:	33b0      	adds	r3, #176	@ 0xb0
 800bd76:	009b      	lsls	r3, r3, #2
 800bd78:	4413      	add	r3, r2
 800bd7a:	685b      	ldr	r3, [r3, #4]
 800bd7c:	685b      	ldr	r3, [r3, #4]
 800bd7e:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	32b0      	adds	r2, #176	@ 0xb0
 800bd8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bd8e:	4618      	mov	r0, r3
 800bd90:	f002 fc3c 	bl	800e60c <free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	32b0      	adds	r2, #176	@ 0xb0
 800bd9e:	2100      	movs	r1, #0
 800bda0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	2200      	movs	r2, #0
 800bda8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800bdac:	2300      	movs	r3, #0
}
 800bdae:	4618      	mov	r0, r3
 800bdb0:	3708      	adds	r7, #8
 800bdb2:	46bd      	mov	sp, r7
 800bdb4:	bd80      	pop	{r7, pc}
 800bdb6:	bf00      	nop
 800bdb8:	2000009f 	.word	0x2000009f
 800bdbc:	200000a0 	.word	0x200000a0
 800bdc0:	200000a1 	.word	0x200000a1

0800bdc4 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800bdc4:	b580      	push	{r7, lr}
 800bdc6:	b086      	sub	sp, #24
 800bdc8:	af00      	add	r7, sp, #0
 800bdca:	6078      	str	r0, [r7, #4]
 800bdcc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	32b0      	adds	r2, #176	@ 0xb0
 800bdd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bddc:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800bdde:	2300      	movs	r3, #0
 800bde0:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800bde2:	2300      	movs	r3, #0
 800bde4:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800bde6:	2300      	movs	r3, #0
 800bde8:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800bdea:	693b      	ldr	r3, [r7, #16]
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	d101      	bne.n	800bdf4 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800bdf0:	2303      	movs	r3, #3
 800bdf2:	e0bf      	b.n	800bf74 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bdf4:	683b      	ldr	r3, [r7, #0]
 800bdf6:	781b      	ldrb	r3, [r3, #0]
 800bdf8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800bdfc:	2b00      	cmp	r3, #0
 800bdfe:	d050      	beq.n	800bea2 <USBD_CDC_Setup+0xde>
 800be00:	2b20      	cmp	r3, #32
 800be02:	f040 80af 	bne.w	800bf64 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800be06:	683b      	ldr	r3, [r7, #0]
 800be08:	88db      	ldrh	r3, [r3, #6]
 800be0a:	2b00      	cmp	r3, #0
 800be0c:	d03a      	beq.n	800be84 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800be0e:	683b      	ldr	r3, [r7, #0]
 800be10:	781b      	ldrb	r3, [r3, #0]
 800be12:	b25b      	sxtb	r3, r3
 800be14:	2b00      	cmp	r3, #0
 800be16:	da1b      	bge.n	800be50 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800be1e:	687a      	ldr	r2, [r7, #4]
 800be20:	33b0      	adds	r3, #176	@ 0xb0
 800be22:	009b      	lsls	r3, r3, #2
 800be24:	4413      	add	r3, r2
 800be26:	685b      	ldr	r3, [r3, #4]
 800be28:	689b      	ldr	r3, [r3, #8]
 800be2a:	683a      	ldr	r2, [r7, #0]
 800be2c:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800be2e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800be30:	683a      	ldr	r2, [r7, #0]
 800be32:	88d2      	ldrh	r2, [r2, #6]
 800be34:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800be36:	683b      	ldr	r3, [r7, #0]
 800be38:	88db      	ldrh	r3, [r3, #6]
 800be3a:	2b07      	cmp	r3, #7
 800be3c:	bf28      	it	cs
 800be3e:	2307      	movcs	r3, #7
 800be40:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800be42:	693b      	ldr	r3, [r7, #16]
 800be44:	89fa      	ldrh	r2, [r7, #14]
 800be46:	4619      	mov	r1, r3
 800be48:	6878      	ldr	r0, [r7, #4]
 800be4a:	f001 fdbd 	bl	800d9c8 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800be4e:	e090      	b.n	800bf72 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800be50:	683b      	ldr	r3, [r7, #0]
 800be52:	785a      	ldrb	r2, [r3, #1]
 800be54:	693b      	ldr	r3, [r7, #16]
 800be56:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800be5a:	683b      	ldr	r3, [r7, #0]
 800be5c:	88db      	ldrh	r3, [r3, #6]
 800be5e:	2b3f      	cmp	r3, #63	@ 0x3f
 800be60:	d803      	bhi.n	800be6a <USBD_CDC_Setup+0xa6>
 800be62:	683b      	ldr	r3, [r7, #0]
 800be64:	88db      	ldrh	r3, [r3, #6]
 800be66:	b2da      	uxtb	r2, r3
 800be68:	e000      	b.n	800be6c <USBD_CDC_Setup+0xa8>
 800be6a:	2240      	movs	r2, #64	@ 0x40
 800be6c:	693b      	ldr	r3, [r7, #16]
 800be6e:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800be72:	6939      	ldr	r1, [r7, #16]
 800be74:	693b      	ldr	r3, [r7, #16]
 800be76:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800be7a:	461a      	mov	r2, r3
 800be7c:	6878      	ldr	r0, [r7, #4]
 800be7e:	f001 fdcf 	bl	800da20 <USBD_CtlPrepareRx>
      break;
 800be82:	e076      	b.n	800bf72 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800be8a:	687a      	ldr	r2, [r7, #4]
 800be8c:	33b0      	adds	r3, #176	@ 0xb0
 800be8e:	009b      	lsls	r3, r3, #2
 800be90:	4413      	add	r3, r2
 800be92:	685b      	ldr	r3, [r3, #4]
 800be94:	689b      	ldr	r3, [r3, #8]
 800be96:	683a      	ldr	r2, [r7, #0]
 800be98:	7850      	ldrb	r0, [r2, #1]
 800be9a:	2200      	movs	r2, #0
 800be9c:	6839      	ldr	r1, [r7, #0]
 800be9e:	4798      	blx	r3
      break;
 800bea0:	e067      	b.n	800bf72 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800bea2:	683b      	ldr	r3, [r7, #0]
 800bea4:	785b      	ldrb	r3, [r3, #1]
 800bea6:	2b0b      	cmp	r3, #11
 800bea8:	d851      	bhi.n	800bf4e <USBD_CDC_Setup+0x18a>
 800beaa:	a201      	add	r2, pc, #4	@ (adr r2, 800beb0 <USBD_CDC_Setup+0xec>)
 800beac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800beb0:	0800bee1 	.word	0x0800bee1
 800beb4:	0800bf5d 	.word	0x0800bf5d
 800beb8:	0800bf4f 	.word	0x0800bf4f
 800bebc:	0800bf4f 	.word	0x0800bf4f
 800bec0:	0800bf4f 	.word	0x0800bf4f
 800bec4:	0800bf4f 	.word	0x0800bf4f
 800bec8:	0800bf4f 	.word	0x0800bf4f
 800becc:	0800bf4f 	.word	0x0800bf4f
 800bed0:	0800bf4f 	.word	0x0800bf4f
 800bed4:	0800bf4f 	.word	0x0800bf4f
 800bed8:	0800bf0b 	.word	0x0800bf0b
 800bedc:	0800bf35 	.word	0x0800bf35
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bee6:	b2db      	uxtb	r3, r3
 800bee8:	2b03      	cmp	r3, #3
 800beea:	d107      	bne.n	800befc <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800beec:	f107 030a 	add.w	r3, r7, #10
 800bef0:	2202      	movs	r2, #2
 800bef2:	4619      	mov	r1, r3
 800bef4:	6878      	ldr	r0, [r7, #4]
 800bef6:	f001 fd67 	bl	800d9c8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800befa:	e032      	b.n	800bf62 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800befc:	6839      	ldr	r1, [r7, #0]
 800befe:	6878      	ldr	r0, [r7, #4]
 800bf00:	f001 fce5 	bl	800d8ce <USBD_CtlError>
            ret = USBD_FAIL;
 800bf04:	2303      	movs	r3, #3
 800bf06:	75fb      	strb	r3, [r7, #23]
          break;
 800bf08:	e02b      	b.n	800bf62 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bf10:	b2db      	uxtb	r3, r3
 800bf12:	2b03      	cmp	r3, #3
 800bf14:	d107      	bne.n	800bf26 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800bf16:	f107 030d 	add.w	r3, r7, #13
 800bf1a:	2201      	movs	r2, #1
 800bf1c:	4619      	mov	r1, r3
 800bf1e:	6878      	ldr	r0, [r7, #4]
 800bf20:	f001 fd52 	bl	800d9c8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800bf24:	e01d      	b.n	800bf62 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800bf26:	6839      	ldr	r1, [r7, #0]
 800bf28:	6878      	ldr	r0, [r7, #4]
 800bf2a:	f001 fcd0 	bl	800d8ce <USBD_CtlError>
            ret = USBD_FAIL;
 800bf2e:	2303      	movs	r3, #3
 800bf30:	75fb      	strb	r3, [r7, #23]
          break;
 800bf32:	e016      	b.n	800bf62 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bf3a:	b2db      	uxtb	r3, r3
 800bf3c:	2b03      	cmp	r3, #3
 800bf3e:	d00f      	beq.n	800bf60 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800bf40:	6839      	ldr	r1, [r7, #0]
 800bf42:	6878      	ldr	r0, [r7, #4]
 800bf44:	f001 fcc3 	bl	800d8ce <USBD_CtlError>
            ret = USBD_FAIL;
 800bf48:	2303      	movs	r3, #3
 800bf4a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800bf4c:	e008      	b.n	800bf60 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800bf4e:	6839      	ldr	r1, [r7, #0]
 800bf50:	6878      	ldr	r0, [r7, #4]
 800bf52:	f001 fcbc 	bl	800d8ce <USBD_CtlError>
          ret = USBD_FAIL;
 800bf56:	2303      	movs	r3, #3
 800bf58:	75fb      	strb	r3, [r7, #23]
          break;
 800bf5a:	e002      	b.n	800bf62 <USBD_CDC_Setup+0x19e>
          break;
 800bf5c:	bf00      	nop
 800bf5e:	e008      	b.n	800bf72 <USBD_CDC_Setup+0x1ae>
          break;
 800bf60:	bf00      	nop
      }
      break;
 800bf62:	e006      	b.n	800bf72 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800bf64:	6839      	ldr	r1, [r7, #0]
 800bf66:	6878      	ldr	r0, [r7, #4]
 800bf68:	f001 fcb1 	bl	800d8ce <USBD_CtlError>
      ret = USBD_FAIL;
 800bf6c:	2303      	movs	r3, #3
 800bf6e:	75fb      	strb	r3, [r7, #23]
      break;
 800bf70:	bf00      	nop
  }

  return (uint8_t)ret;
 800bf72:	7dfb      	ldrb	r3, [r7, #23]
}
 800bf74:	4618      	mov	r0, r3
 800bf76:	3718      	adds	r7, #24
 800bf78:	46bd      	mov	sp, r7
 800bf7a:	bd80      	pop	{r7, pc}

0800bf7c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800bf7c:	b580      	push	{r7, lr}
 800bf7e:	b084      	sub	sp, #16
 800bf80:	af00      	add	r7, sp, #0
 800bf82:	6078      	str	r0, [r7, #4]
 800bf84:	460b      	mov	r3, r1
 800bf86:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bf8e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	32b0      	adds	r2, #176	@ 0xb0
 800bf9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bf9e:	2b00      	cmp	r3, #0
 800bfa0:	d101      	bne.n	800bfa6 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800bfa2:	2303      	movs	r3, #3
 800bfa4:	e065      	b.n	800c072 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	32b0      	adds	r2, #176	@ 0xb0
 800bfb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bfb4:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800bfb6:	78fb      	ldrb	r3, [r7, #3]
 800bfb8:	f003 020f 	and.w	r2, r3, #15
 800bfbc:	6879      	ldr	r1, [r7, #4]
 800bfbe:	4613      	mov	r3, r2
 800bfc0:	009b      	lsls	r3, r3, #2
 800bfc2:	4413      	add	r3, r2
 800bfc4:	009b      	lsls	r3, r3, #2
 800bfc6:	440b      	add	r3, r1
 800bfc8:	3318      	adds	r3, #24
 800bfca:	681b      	ldr	r3, [r3, #0]
 800bfcc:	2b00      	cmp	r3, #0
 800bfce:	d02f      	beq.n	800c030 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800bfd0:	78fb      	ldrb	r3, [r7, #3]
 800bfd2:	f003 020f 	and.w	r2, r3, #15
 800bfd6:	6879      	ldr	r1, [r7, #4]
 800bfd8:	4613      	mov	r3, r2
 800bfda:	009b      	lsls	r3, r3, #2
 800bfdc:	4413      	add	r3, r2
 800bfde:	009b      	lsls	r3, r3, #2
 800bfe0:	440b      	add	r3, r1
 800bfe2:	3318      	adds	r3, #24
 800bfe4:	681a      	ldr	r2, [r3, #0]
 800bfe6:	78fb      	ldrb	r3, [r7, #3]
 800bfe8:	f003 010f 	and.w	r1, r3, #15
 800bfec:	68f8      	ldr	r0, [r7, #12]
 800bfee:	460b      	mov	r3, r1
 800bff0:	00db      	lsls	r3, r3, #3
 800bff2:	440b      	add	r3, r1
 800bff4:	009b      	lsls	r3, r3, #2
 800bff6:	4403      	add	r3, r0
 800bff8:	331c      	adds	r3, #28
 800bffa:	681b      	ldr	r3, [r3, #0]
 800bffc:	fbb2 f1f3 	udiv	r1, r2, r3
 800c000:	fb01 f303 	mul.w	r3, r1, r3
 800c004:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800c006:	2b00      	cmp	r3, #0
 800c008:	d112      	bne.n	800c030 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800c00a:	78fb      	ldrb	r3, [r7, #3]
 800c00c:	f003 020f 	and.w	r2, r3, #15
 800c010:	6879      	ldr	r1, [r7, #4]
 800c012:	4613      	mov	r3, r2
 800c014:	009b      	lsls	r3, r3, #2
 800c016:	4413      	add	r3, r2
 800c018:	009b      	lsls	r3, r3, #2
 800c01a:	440b      	add	r3, r1
 800c01c:	3318      	adds	r3, #24
 800c01e:	2200      	movs	r2, #0
 800c020:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800c022:	78f9      	ldrb	r1, [r7, #3]
 800c024:	2300      	movs	r3, #0
 800c026:	2200      	movs	r2, #0
 800c028:	6878      	ldr	r0, [r7, #4]
 800c02a:	f002 fa12 	bl	800e452 <USBD_LL_Transmit>
 800c02e:	e01f      	b.n	800c070 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800c030:	68bb      	ldr	r3, [r7, #8]
 800c032:	2200      	movs	r2, #0
 800c034:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c03e:	687a      	ldr	r2, [r7, #4]
 800c040:	33b0      	adds	r3, #176	@ 0xb0
 800c042:	009b      	lsls	r3, r3, #2
 800c044:	4413      	add	r3, r2
 800c046:	685b      	ldr	r3, [r3, #4]
 800c048:	691b      	ldr	r3, [r3, #16]
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	d010      	beq.n	800c070 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c054:	687a      	ldr	r2, [r7, #4]
 800c056:	33b0      	adds	r3, #176	@ 0xb0
 800c058:	009b      	lsls	r3, r3, #2
 800c05a:	4413      	add	r3, r2
 800c05c:	685b      	ldr	r3, [r3, #4]
 800c05e:	691b      	ldr	r3, [r3, #16]
 800c060:	68ba      	ldr	r2, [r7, #8]
 800c062:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800c066:	68ba      	ldr	r2, [r7, #8]
 800c068:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800c06c:	78fa      	ldrb	r2, [r7, #3]
 800c06e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800c070:	2300      	movs	r3, #0
}
 800c072:	4618      	mov	r0, r3
 800c074:	3710      	adds	r7, #16
 800c076:	46bd      	mov	sp, r7
 800c078:	bd80      	pop	{r7, pc}

0800c07a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c07a:	b580      	push	{r7, lr}
 800c07c:	b084      	sub	sp, #16
 800c07e:	af00      	add	r7, sp, #0
 800c080:	6078      	str	r0, [r7, #4]
 800c082:	460b      	mov	r3, r1
 800c084:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	32b0      	adds	r2, #176	@ 0xb0
 800c090:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c094:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	32b0      	adds	r2, #176	@ 0xb0
 800c0a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c0a4:	2b00      	cmp	r3, #0
 800c0a6:	d101      	bne.n	800c0ac <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800c0a8:	2303      	movs	r3, #3
 800c0aa:	e01a      	b.n	800c0e2 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800c0ac:	78fb      	ldrb	r3, [r7, #3]
 800c0ae:	4619      	mov	r1, r3
 800c0b0:	6878      	ldr	r0, [r7, #4]
 800c0b2:	f002 fa10 	bl	800e4d6 <USBD_LL_GetRxDataSize>
 800c0b6:	4602      	mov	r2, r0
 800c0b8:	68fb      	ldr	r3, [r7, #12]
 800c0ba:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c0c4:	687a      	ldr	r2, [r7, #4]
 800c0c6:	33b0      	adds	r3, #176	@ 0xb0
 800c0c8:	009b      	lsls	r3, r3, #2
 800c0ca:	4413      	add	r3, r2
 800c0cc:	685b      	ldr	r3, [r3, #4]
 800c0ce:	68db      	ldr	r3, [r3, #12]
 800c0d0:	68fa      	ldr	r2, [r7, #12]
 800c0d2:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800c0d6:	68fa      	ldr	r2, [r7, #12]
 800c0d8:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800c0dc:	4611      	mov	r1, r2
 800c0de:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800c0e0:	2300      	movs	r3, #0
}
 800c0e2:	4618      	mov	r0, r3
 800c0e4:	3710      	adds	r7, #16
 800c0e6:	46bd      	mov	sp, r7
 800c0e8:	bd80      	pop	{r7, pc}

0800c0ea <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800c0ea:	b580      	push	{r7, lr}
 800c0ec:	b084      	sub	sp, #16
 800c0ee:	af00      	add	r7, sp, #0
 800c0f0:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	32b0      	adds	r2, #176	@ 0xb0
 800c0fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c100:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800c102:	68fb      	ldr	r3, [r7, #12]
 800c104:	2b00      	cmp	r3, #0
 800c106:	d101      	bne.n	800c10c <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800c108:	2303      	movs	r3, #3
 800c10a:	e024      	b.n	800c156 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c112:	687a      	ldr	r2, [r7, #4]
 800c114:	33b0      	adds	r3, #176	@ 0xb0
 800c116:	009b      	lsls	r3, r3, #2
 800c118:	4413      	add	r3, r2
 800c11a:	685b      	ldr	r3, [r3, #4]
 800c11c:	2b00      	cmp	r3, #0
 800c11e:	d019      	beq.n	800c154 <USBD_CDC_EP0_RxReady+0x6a>
 800c120:	68fb      	ldr	r3, [r7, #12]
 800c122:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800c126:	2bff      	cmp	r3, #255	@ 0xff
 800c128:	d014      	beq.n	800c154 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c130:	687a      	ldr	r2, [r7, #4]
 800c132:	33b0      	adds	r3, #176	@ 0xb0
 800c134:	009b      	lsls	r3, r3, #2
 800c136:	4413      	add	r3, r2
 800c138:	685b      	ldr	r3, [r3, #4]
 800c13a:	689b      	ldr	r3, [r3, #8]
 800c13c:	68fa      	ldr	r2, [r7, #12]
 800c13e:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800c142:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800c144:	68fa      	ldr	r2, [r7, #12]
 800c146:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800c14a:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800c14c:	68fb      	ldr	r3, [r7, #12]
 800c14e:	22ff      	movs	r2, #255	@ 0xff
 800c150:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800c154:	2300      	movs	r3, #0
}
 800c156:	4618      	mov	r0, r3
 800c158:	3710      	adds	r7, #16
 800c15a:	46bd      	mov	sp, r7
 800c15c:	bd80      	pop	{r7, pc}
	...

0800c160 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800c160:	b580      	push	{r7, lr}
 800c162:	b086      	sub	sp, #24
 800c164:	af00      	add	r7, sp, #0
 800c166:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800c168:	2182      	movs	r1, #130	@ 0x82
 800c16a:	4818      	ldr	r0, [pc, #96]	@ (800c1cc <USBD_CDC_GetFSCfgDesc+0x6c>)
 800c16c:	f000 fd4f 	bl	800cc0e <USBD_GetEpDesc>
 800c170:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800c172:	2101      	movs	r1, #1
 800c174:	4815      	ldr	r0, [pc, #84]	@ (800c1cc <USBD_CDC_GetFSCfgDesc+0x6c>)
 800c176:	f000 fd4a 	bl	800cc0e <USBD_GetEpDesc>
 800c17a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800c17c:	2181      	movs	r1, #129	@ 0x81
 800c17e:	4813      	ldr	r0, [pc, #76]	@ (800c1cc <USBD_CDC_GetFSCfgDesc+0x6c>)
 800c180:	f000 fd45 	bl	800cc0e <USBD_GetEpDesc>
 800c184:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800c186:	697b      	ldr	r3, [r7, #20]
 800c188:	2b00      	cmp	r3, #0
 800c18a:	d002      	beq.n	800c192 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800c18c:	697b      	ldr	r3, [r7, #20]
 800c18e:	2210      	movs	r2, #16
 800c190:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800c192:	693b      	ldr	r3, [r7, #16]
 800c194:	2b00      	cmp	r3, #0
 800c196:	d006      	beq.n	800c1a6 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800c198:	693b      	ldr	r3, [r7, #16]
 800c19a:	2200      	movs	r2, #0
 800c19c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c1a0:	711a      	strb	r2, [r3, #4]
 800c1a2:	2200      	movs	r2, #0
 800c1a4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800c1a6:	68fb      	ldr	r3, [r7, #12]
 800c1a8:	2b00      	cmp	r3, #0
 800c1aa:	d006      	beq.n	800c1ba <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800c1ac:	68fb      	ldr	r3, [r7, #12]
 800c1ae:	2200      	movs	r2, #0
 800c1b0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c1b4:	711a      	strb	r2, [r3, #4]
 800c1b6:	2200      	movs	r2, #0
 800c1b8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	2243      	movs	r2, #67	@ 0x43
 800c1be:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800c1c0:	4b02      	ldr	r3, [pc, #8]	@ (800c1cc <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800c1c2:	4618      	mov	r0, r3
 800c1c4:	3718      	adds	r7, #24
 800c1c6:	46bd      	mov	sp, r7
 800c1c8:	bd80      	pop	{r7, pc}
 800c1ca:	bf00      	nop
 800c1cc:	2000005c 	.word	0x2000005c

0800c1d0 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800c1d0:	b580      	push	{r7, lr}
 800c1d2:	b086      	sub	sp, #24
 800c1d4:	af00      	add	r7, sp, #0
 800c1d6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800c1d8:	2182      	movs	r1, #130	@ 0x82
 800c1da:	4818      	ldr	r0, [pc, #96]	@ (800c23c <USBD_CDC_GetHSCfgDesc+0x6c>)
 800c1dc:	f000 fd17 	bl	800cc0e <USBD_GetEpDesc>
 800c1e0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800c1e2:	2101      	movs	r1, #1
 800c1e4:	4815      	ldr	r0, [pc, #84]	@ (800c23c <USBD_CDC_GetHSCfgDesc+0x6c>)
 800c1e6:	f000 fd12 	bl	800cc0e <USBD_GetEpDesc>
 800c1ea:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800c1ec:	2181      	movs	r1, #129	@ 0x81
 800c1ee:	4813      	ldr	r0, [pc, #76]	@ (800c23c <USBD_CDC_GetHSCfgDesc+0x6c>)
 800c1f0:	f000 fd0d 	bl	800cc0e <USBD_GetEpDesc>
 800c1f4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800c1f6:	697b      	ldr	r3, [r7, #20]
 800c1f8:	2b00      	cmp	r3, #0
 800c1fa:	d002      	beq.n	800c202 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800c1fc:	697b      	ldr	r3, [r7, #20]
 800c1fe:	2210      	movs	r2, #16
 800c200:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800c202:	693b      	ldr	r3, [r7, #16]
 800c204:	2b00      	cmp	r3, #0
 800c206:	d006      	beq.n	800c216 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800c208:	693b      	ldr	r3, [r7, #16]
 800c20a:	2200      	movs	r2, #0
 800c20c:	711a      	strb	r2, [r3, #4]
 800c20e:	2200      	movs	r2, #0
 800c210:	f042 0202 	orr.w	r2, r2, #2
 800c214:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800c216:	68fb      	ldr	r3, [r7, #12]
 800c218:	2b00      	cmp	r3, #0
 800c21a:	d006      	beq.n	800c22a <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800c21c:	68fb      	ldr	r3, [r7, #12]
 800c21e:	2200      	movs	r2, #0
 800c220:	711a      	strb	r2, [r3, #4]
 800c222:	2200      	movs	r2, #0
 800c224:	f042 0202 	orr.w	r2, r2, #2
 800c228:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800c22a:	687b      	ldr	r3, [r7, #4]
 800c22c:	2243      	movs	r2, #67	@ 0x43
 800c22e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800c230:	4b02      	ldr	r3, [pc, #8]	@ (800c23c <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800c232:	4618      	mov	r0, r3
 800c234:	3718      	adds	r7, #24
 800c236:	46bd      	mov	sp, r7
 800c238:	bd80      	pop	{r7, pc}
 800c23a:	bf00      	nop
 800c23c:	2000005c 	.word	0x2000005c

0800c240 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800c240:	b580      	push	{r7, lr}
 800c242:	b086      	sub	sp, #24
 800c244:	af00      	add	r7, sp, #0
 800c246:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800c248:	2182      	movs	r1, #130	@ 0x82
 800c24a:	4818      	ldr	r0, [pc, #96]	@ (800c2ac <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800c24c:	f000 fcdf 	bl	800cc0e <USBD_GetEpDesc>
 800c250:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800c252:	2101      	movs	r1, #1
 800c254:	4815      	ldr	r0, [pc, #84]	@ (800c2ac <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800c256:	f000 fcda 	bl	800cc0e <USBD_GetEpDesc>
 800c25a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800c25c:	2181      	movs	r1, #129	@ 0x81
 800c25e:	4813      	ldr	r0, [pc, #76]	@ (800c2ac <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800c260:	f000 fcd5 	bl	800cc0e <USBD_GetEpDesc>
 800c264:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800c266:	697b      	ldr	r3, [r7, #20]
 800c268:	2b00      	cmp	r3, #0
 800c26a:	d002      	beq.n	800c272 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800c26c:	697b      	ldr	r3, [r7, #20]
 800c26e:	2210      	movs	r2, #16
 800c270:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800c272:	693b      	ldr	r3, [r7, #16]
 800c274:	2b00      	cmp	r3, #0
 800c276:	d006      	beq.n	800c286 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800c278:	693b      	ldr	r3, [r7, #16]
 800c27a:	2200      	movs	r2, #0
 800c27c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c280:	711a      	strb	r2, [r3, #4]
 800c282:	2200      	movs	r2, #0
 800c284:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800c286:	68fb      	ldr	r3, [r7, #12]
 800c288:	2b00      	cmp	r3, #0
 800c28a:	d006      	beq.n	800c29a <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800c28c:	68fb      	ldr	r3, [r7, #12]
 800c28e:	2200      	movs	r2, #0
 800c290:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c294:	711a      	strb	r2, [r3, #4]
 800c296:	2200      	movs	r2, #0
 800c298:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	2243      	movs	r2, #67	@ 0x43
 800c29e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800c2a0:	4b02      	ldr	r3, [pc, #8]	@ (800c2ac <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800c2a2:	4618      	mov	r0, r3
 800c2a4:	3718      	adds	r7, #24
 800c2a6:	46bd      	mov	sp, r7
 800c2a8:	bd80      	pop	{r7, pc}
 800c2aa:	bf00      	nop
 800c2ac:	2000005c 	.word	0x2000005c

0800c2b0 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800c2b0:	b480      	push	{r7}
 800c2b2:	b083      	sub	sp, #12
 800c2b4:	af00      	add	r7, sp, #0
 800c2b6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	220a      	movs	r2, #10
 800c2bc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800c2be:	4b03      	ldr	r3, [pc, #12]	@ (800c2cc <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800c2c0:	4618      	mov	r0, r3
 800c2c2:	370c      	adds	r7, #12
 800c2c4:	46bd      	mov	sp, r7
 800c2c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ca:	4770      	bx	lr
 800c2cc:	20000018 	.word	0x20000018

0800c2d0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800c2d0:	b480      	push	{r7}
 800c2d2:	b083      	sub	sp, #12
 800c2d4:	af00      	add	r7, sp, #0
 800c2d6:	6078      	str	r0, [r7, #4]
 800c2d8:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800c2da:	683b      	ldr	r3, [r7, #0]
 800c2dc:	2b00      	cmp	r3, #0
 800c2de:	d101      	bne.n	800c2e4 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800c2e0:	2303      	movs	r3, #3
 800c2e2:	e009      	b.n	800c2f8 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c2ea:	687a      	ldr	r2, [r7, #4]
 800c2ec:	33b0      	adds	r3, #176	@ 0xb0
 800c2ee:	009b      	lsls	r3, r3, #2
 800c2f0:	4413      	add	r3, r2
 800c2f2:	683a      	ldr	r2, [r7, #0]
 800c2f4:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800c2f6:	2300      	movs	r3, #0
}
 800c2f8:	4618      	mov	r0, r3
 800c2fa:	370c      	adds	r7, #12
 800c2fc:	46bd      	mov	sp, r7
 800c2fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c302:	4770      	bx	lr

0800c304 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800c304:	b480      	push	{r7}
 800c306:	b087      	sub	sp, #28
 800c308:	af00      	add	r7, sp, #0
 800c30a:	60f8      	str	r0, [r7, #12]
 800c30c:	60b9      	str	r1, [r7, #8]
 800c30e:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c310:	68fb      	ldr	r3, [r7, #12]
 800c312:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c316:	68fb      	ldr	r3, [r7, #12]
 800c318:	32b0      	adds	r2, #176	@ 0xb0
 800c31a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c31e:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800c320:	697b      	ldr	r3, [r7, #20]
 800c322:	2b00      	cmp	r3, #0
 800c324:	d101      	bne.n	800c32a <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800c326:	2303      	movs	r3, #3
 800c328:	e008      	b.n	800c33c <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800c32a:	697b      	ldr	r3, [r7, #20]
 800c32c:	68ba      	ldr	r2, [r7, #8]
 800c32e:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800c332:	697b      	ldr	r3, [r7, #20]
 800c334:	687a      	ldr	r2, [r7, #4]
 800c336:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800c33a:	2300      	movs	r3, #0
}
 800c33c:	4618      	mov	r0, r3
 800c33e:	371c      	adds	r7, #28
 800c340:	46bd      	mov	sp, r7
 800c342:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c346:	4770      	bx	lr

0800c348 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800c348:	b480      	push	{r7}
 800c34a:	b085      	sub	sp, #20
 800c34c:	af00      	add	r7, sp, #0
 800c34e:	6078      	str	r0, [r7, #4]
 800c350:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	32b0      	adds	r2, #176	@ 0xb0
 800c35c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c360:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800c362:	68fb      	ldr	r3, [r7, #12]
 800c364:	2b00      	cmp	r3, #0
 800c366:	d101      	bne.n	800c36c <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800c368:	2303      	movs	r3, #3
 800c36a:	e004      	b.n	800c376 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800c36c:	68fb      	ldr	r3, [r7, #12]
 800c36e:	683a      	ldr	r2, [r7, #0]
 800c370:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800c374:	2300      	movs	r3, #0
}
 800c376:	4618      	mov	r0, r3
 800c378:	3714      	adds	r7, #20
 800c37a:	46bd      	mov	sp, r7
 800c37c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c380:	4770      	bx	lr
	...

0800c384 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800c384:	b580      	push	{r7, lr}
 800c386:	b084      	sub	sp, #16
 800c388:	af00      	add	r7, sp, #0
 800c38a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c392:	687b      	ldr	r3, [r7, #4]
 800c394:	32b0      	adds	r2, #176	@ 0xb0
 800c396:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c39a:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800c39c:	2301      	movs	r3, #1
 800c39e:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800c3a0:	68bb      	ldr	r3, [r7, #8]
 800c3a2:	2b00      	cmp	r3, #0
 800c3a4:	d101      	bne.n	800c3aa <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800c3a6:	2303      	movs	r3, #3
 800c3a8:	e025      	b.n	800c3f6 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800c3aa:	68bb      	ldr	r3, [r7, #8]
 800c3ac:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	d11f      	bne.n	800c3f4 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800c3b4:	68bb      	ldr	r3, [r7, #8]
 800c3b6:	2201      	movs	r2, #1
 800c3b8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800c3bc:	4b10      	ldr	r3, [pc, #64]	@ (800c400 <USBD_CDC_TransmitPacket+0x7c>)
 800c3be:	781b      	ldrb	r3, [r3, #0]
 800c3c0:	f003 020f 	and.w	r2, r3, #15
 800c3c4:	68bb      	ldr	r3, [r7, #8]
 800c3c6:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800c3ca:	6878      	ldr	r0, [r7, #4]
 800c3cc:	4613      	mov	r3, r2
 800c3ce:	009b      	lsls	r3, r3, #2
 800c3d0:	4413      	add	r3, r2
 800c3d2:	009b      	lsls	r3, r3, #2
 800c3d4:	4403      	add	r3, r0
 800c3d6:	3318      	adds	r3, #24
 800c3d8:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800c3da:	4b09      	ldr	r3, [pc, #36]	@ (800c400 <USBD_CDC_TransmitPacket+0x7c>)
 800c3dc:	7819      	ldrb	r1, [r3, #0]
 800c3de:	68bb      	ldr	r3, [r7, #8]
 800c3e0:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800c3e4:	68bb      	ldr	r3, [r7, #8]
 800c3e6:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800c3ea:	6878      	ldr	r0, [r7, #4]
 800c3ec:	f002 f831 	bl	800e452 <USBD_LL_Transmit>

    ret = USBD_OK;
 800c3f0:	2300      	movs	r3, #0
 800c3f2:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800c3f4:	7bfb      	ldrb	r3, [r7, #15]
}
 800c3f6:	4618      	mov	r0, r3
 800c3f8:	3710      	adds	r7, #16
 800c3fa:	46bd      	mov	sp, r7
 800c3fc:	bd80      	pop	{r7, pc}
 800c3fe:	bf00      	nop
 800c400:	2000009f 	.word	0x2000009f

0800c404 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800c404:	b580      	push	{r7, lr}
 800c406:	b084      	sub	sp, #16
 800c408:	af00      	add	r7, sp, #0
 800c40a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	32b0      	adds	r2, #176	@ 0xb0
 800c416:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c41a:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	32b0      	adds	r2, #176	@ 0xb0
 800c426:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c42a:	2b00      	cmp	r3, #0
 800c42c:	d101      	bne.n	800c432 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800c42e:	2303      	movs	r3, #3
 800c430:	e018      	b.n	800c464 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	7c1b      	ldrb	r3, [r3, #16]
 800c436:	2b00      	cmp	r3, #0
 800c438:	d10a      	bne.n	800c450 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800c43a:	4b0c      	ldr	r3, [pc, #48]	@ (800c46c <USBD_CDC_ReceivePacket+0x68>)
 800c43c:	7819      	ldrb	r1, [r3, #0]
 800c43e:	68fb      	ldr	r3, [r7, #12]
 800c440:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c444:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c448:	6878      	ldr	r0, [r7, #4]
 800c44a:	f002 f823 	bl	800e494 <USBD_LL_PrepareReceive>
 800c44e:	e008      	b.n	800c462 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800c450:	4b06      	ldr	r3, [pc, #24]	@ (800c46c <USBD_CDC_ReceivePacket+0x68>)
 800c452:	7819      	ldrb	r1, [r3, #0]
 800c454:	68fb      	ldr	r3, [r7, #12]
 800c456:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c45a:	2340      	movs	r3, #64	@ 0x40
 800c45c:	6878      	ldr	r0, [r7, #4]
 800c45e:	f002 f819 	bl	800e494 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800c462:	2300      	movs	r3, #0
}
 800c464:	4618      	mov	r0, r3
 800c466:	3710      	adds	r7, #16
 800c468:	46bd      	mov	sp, r7
 800c46a:	bd80      	pop	{r7, pc}
 800c46c:	200000a0 	.word	0x200000a0

0800c470 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800c470:	b580      	push	{r7, lr}
 800c472:	b086      	sub	sp, #24
 800c474:	af00      	add	r7, sp, #0
 800c476:	60f8      	str	r0, [r7, #12]
 800c478:	60b9      	str	r1, [r7, #8]
 800c47a:	4613      	mov	r3, r2
 800c47c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800c47e:	68fb      	ldr	r3, [r7, #12]
 800c480:	2b00      	cmp	r3, #0
 800c482:	d101      	bne.n	800c488 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800c484:	2303      	movs	r3, #3
 800c486:	e01f      	b.n	800c4c8 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800c488:	68fb      	ldr	r3, [r7, #12]
 800c48a:	2200      	movs	r2, #0
 800c48c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800c490:	68fb      	ldr	r3, [r7, #12]
 800c492:	2200      	movs	r2, #0
 800c494:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800c498:	68fb      	ldr	r3, [r7, #12]
 800c49a:	2200      	movs	r2, #0
 800c49c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800c4a0:	68bb      	ldr	r3, [r7, #8]
 800c4a2:	2b00      	cmp	r3, #0
 800c4a4:	d003      	beq.n	800c4ae <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800c4a6:	68fb      	ldr	r3, [r7, #12]
 800c4a8:	68ba      	ldr	r2, [r7, #8]
 800c4aa:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c4ae:	68fb      	ldr	r3, [r7, #12]
 800c4b0:	2201      	movs	r2, #1
 800c4b2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800c4b6:	68fb      	ldr	r3, [r7, #12]
 800c4b8:	79fa      	ldrb	r2, [r7, #7]
 800c4ba:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800c4bc:	68f8      	ldr	r0, [r7, #12]
 800c4be:	f001 fe93 	bl	800e1e8 <USBD_LL_Init>
 800c4c2:	4603      	mov	r3, r0
 800c4c4:	75fb      	strb	r3, [r7, #23]

  return ret;
 800c4c6:	7dfb      	ldrb	r3, [r7, #23]
}
 800c4c8:	4618      	mov	r0, r3
 800c4ca:	3718      	adds	r7, #24
 800c4cc:	46bd      	mov	sp, r7
 800c4ce:	bd80      	pop	{r7, pc}

0800c4d0 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800c4d0:	b580      	push	{r7, lr}
 800c4d2:	b084      	sub	sp, #16
 800c4d4:	af00      	add	r7, sp, #0
 800c4d6:	6078      	str	r0, [r7, #4]
 800c4d8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c4da:	2300      	movs	r3, #0
 800c4dc:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800c4de:	683b      	ldr	r3, [r7, #0]
 800c4e0:	2b00      	cmp	r3, #0
 800c4e2:	d101      	bne.n	800c4e8 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800c4e4:	2303      	movs	r3, #3
 800c4e6:	e025      	b.n	800c534 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	683a      	ldr	r2, [r7, #0]
 800c4ec:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	32ae      	adds	r2, #174	@ 0xae
 800c4fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c4fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c500:	2b00      	cmp	r3, #0
 800c502:	d00f      	beq.n	800c524 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	32ae      	adds	r2, #174	@ 0xae
 800c50e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c512:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c514:	f107 020e 	add.w	r2, r7, #14
 800c518:	4610      	mov	r0, r2
 800c51a:	4798      	blx	r3
 800c51c:	4602      	mov	r2, r0
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800c52a:	1c5a      	adds	r2, r3, #1
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800c532:	2300      	movs	r3, #0
}
 800c534:	4618      	mov	r0, r3
 800c536:	3710      	adds	r7, #16
 800c538:	46bd      	mov	sp, r7
 800c53a:	bd80      	pop	{r7, pc}

0800c53c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800c53c:	b580      	push	{r7, lr}
 800c53e:	b082      	sub	sp, #8
 800c540:	af00      	add	r7, sp, #0
 800c542:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800c544:	6878      	ldr	r0, [r7, #4]
 800c546:	f001 fe9b 	bl	800e280 <USBD_LL_Start>
 800c54a:	4603      	mov	r3, r0
}
 800c54c:	4618      	mov	r0, r3
 800c54e:	3708      	adds	r7, #8
 800c550:	46bd      	mov	sp, r7
 800c552:	bd80      	pop	{r7, pc}

0800c554 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800c554:	b480      	push	{r7}
 800c556:	b083      	sub	sp, #12
 800c558:	af00      	add	r7, sp, #0
 800c55a:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800c55c:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800c55e:	4618      	mov	r0, r3
 800c560:	370c      	adds	r7, #12
 800c562:	46bd      	mov	sp, r7
 800c564:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c568:	4770      	bx	lr

0800c56a <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c56a:	b580      	push	{r7, lr}
 800c56c:	b084      	sub	sp, #16
 800c56e:	af00      	add	r7, sp, #0
 800c570:	6078      	str	r0, [r7, #4]
 800c572:	460b      	mov	r3, r1
 800c574:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800c576:	2300      	movs	r3, #0
 800c578:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c580:	2b00      	cmp	r3, #0
 800c582:	d009      	beq.n	800c598 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c58a:	681b      	ldr	r3, [r3, #0]
 800c58c:	78fa      	ldrb	r2, [r7, #3]
 800c58e:	4611      	mov	r1, r2
 800c590:	6878      	ldr	r0, [r7, #4]
 800c592:	4798      	blx	r3
 800c594:	4603      	mov	r3, r0
 800c596:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800c598:	7bfb      	ldrb	r3, [r7, #15]
}
 800c59a:	4618      	mov	r0, r3
 800c59c:	3710      	adds	r7, #16
 800c59e:	46bd      	mov	sp, r7
 800c5a0:	bd80      	pop	{r7, pc}

0800c5a2 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c5a2:	b580      	push	{r7, lr}
 800c5a4:	b084      	sub	sp, #16
 800c5a6:	af00      	add	r7, sp, #0
 800c5a8:	6078      	str	r0, [r7, #4]
 800c5aa:	460b      	mov	r3, r1
 800c5ac:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800c5ae:	2300      	movs	r3, #0
 800c5b0:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c5b8:	685b      	ldr	r3, [r3, #4]
 800c5ba:	78fa      	ldrb	r2, [r7, #3]
 800c5bc:	4611      	mov	r1, r2
 800c5be:	6878      	ldr	r0, [r7, #4]
 800c5c0:	4798      	blx	r3
 800c5c2:	4603      	mov	r3, r0
 800c5c4:	2b00      	cmp	r3, #0
 800c5c6:	d001      	beq.n	800c5cc <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800c5c8:	2303      	movs	r3, #3
 800c5ca:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800c5cc:	7bfb      	ldrb	r3, [r7, #15]
}
 800c5ce:	4618      	mov	r0, r3
 800c5d0:	3710      	adds	r7, #16
 800c5d2:	46bd      	mov	sp, r7
 800c5d4:	bd80      	pop	{r7, pc}

0800c5d6 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800c5d6:	b580      	push	{r7, lr}
 800c5d8:	b084      	sub	sp, #16
 800c5da:	af00      	add	r7, sp, #0
 800c5dc:	6078      	str	r0, [r7, #4]
 800c5de:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800c5e6:	6839      	ldr	r1, [r7, #0]
 800c5e8:	4618      	mov	r0, r3
 800c5ea:	f001 f936 	bl	800d85a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	2201      	movs	r2, #1
 800c5f2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800c5fc:	461a      	mov	r2, r3
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800c60a:	f003 031f 	and.w	r3, r3, #31
 800c60e:	2b02      	cmp	r3, #2
 800c610:	d01a      	beq.n	800c648 <USBD_LL_SetupStage+0x72>
 800c612:	2b02      	cmp	r3, #2
 800c614:	d822      	bhi.n	800c65c <USBD_LL_SetupStage+0x86>
 800c616:	2b00      	cmp	r3, #0
 800c618:	d002      	beq.n	800c620 <USBD_LL_SetupStage+0x4a>
 800c61a:	2b01      	cmp	r3, #1
 800c61c:	d00a      	beq.n	800c634 <USBD_LL_SetupStage+0x5e>
 800c61e:	e01d      	b.n	800c65c <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800c626:	4619      	mov	r1, r3
 800c628:	6878      	ldr	r0, [r7, #4]
 800c62a:	f000 fb63 	bl	800ccf4 <USBD_StdDevReq>
 800c62e:	4603      	mov	r3, r0
 800c630:	73fb      	strb	r3, [r7, #15]
      break;
 800c632:	e020      	b.n	800c676 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800c63a:	4619      	mov	r1, r3
 800c63c:	6878      	ldr	r0, [r7, #4]
 800c63e:	f000 fbcb 	bl	800cdd8 <USBD_StdItfReq>
 800c642:	4603      	mov	r3, r0
 800c644:	73fb      	strb	r3, [r7, #15]
      break;
 800c646:	e016      	b.n	800c676 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800c64e:	4619      	mov	r1, r3
 800c650:	6878      	ldr	r0, [r7, #4]
 800c652:	f000 fc2d 	bl	800ceb0 <USBD_StdEPReq>
 800c656:	4603      	mov	r3, r0
 800c658:	73fb      	strb	r3, [r7, #15]
      break;
 800c65a:	e00c      	b.n	800c676 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800c662:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800c666:	b2db      	uxtb	r3, r3
 800c668:	4619      	mov	r1, r3
 800c66a:	6878      	ldr	r0, [r7, #4]
 800c66c:	f001 fe68 	bl	800e340 <USBD_LL_StallEP>
 800c670:	4603      	mov	r3, r0
 800c672:	73fb      	strb	r3, [r7, #15]
      break;
 800c674:	bf00      	nop
  }

  return ret;
 800c676:	7bfb      	ldrb	r3, [r7, #15]
}
 800c678:	4618      	mov	r0, r3
 800c67a:	3710      	adds	r7, #16
 800c67c:	46bd      	mov	sp, r7
 800c67e:	bd80      	pop	{r7, pc}

0800c680 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800c680:	b580      	push	{r7, lr}
 800c682:	b086      	sub	sp, #24
 800c684:	af00      	add	r7, sp, #0
 800c686:	60f8      	str	r0, [r7, #12]
 800c688:	460b      	mov	r3, r1
 800c68a:	607a      	str	r2, [r7, #4]
 800c68c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800c68e:	2300      	movs	r3, #0
 800c690:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800c692:	7afb      	ldrb	r3, [r7, #11]
 800c694:	2b00      	cmp	r3, #0
 800c696:	d16e      	bne.n	800c776 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800c698:	68fb      	ldr	r3, [r7, #12]
 800c69a:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800c69e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800c6a0:	68fb      	ldr	r3, [r7, #12]
 800c6a2:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800c6a6:	2b03      	cmp	r3, #3
 800c6a8:	f040 8098 	bne.w	800c7dc <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800c6ac:	693b      	ldr	r3, [r7, #16]
 800c6ae:	689a      	ldr	r2, [r3, #8]
 800c6b0:	693b      	ldr	r3, [r7, #16]
 800c6b2:	68db      	ldr	r3, [r3, #12]
 800c6b4:	429a      	cmp	r2, r3
 800c6b6:	d913      	bls.n	800c6e0 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800c6b8:	693b      	ldr	r3, [r7, #16]
 800c6ba:	689a      	ldr	r2, [r3, #8]
 800c6bc:	693b      	ldr	r3, [r7, #16]
 800c6be:	68db      	ldr	r3, [r3, #12]
 800c6c0:	1ad2      	subs	r2, r2, r3
 800c6c2:	693b      	ldr	r3, [r7, #16]
 800c6c4:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800c6c6:	693b      	ldr	r3, [r7, #16]
 800c6c8:	68da      	ldr	r2, [r3, #12]
 800c6ca:	693b      	ldr	r3, [r7, #16]
 800c6cc:	689b      	ldr	r3, [r3, #8]
 800c6ce:	4293      	cmp	r3, r2
 800c6d0:	bf28      	it	cs
 800c6d2:	4613      	movcs	r3, r2
 800c6d4:	461a      	mov	r2, r3
 800c6d6:	6879      	ldr	r1, [r7, #4]
 800c6d8:	68f8      	ldr	r0, [r7, #12]
 800c6da:	f001 f9be 	bl	800da5a <USBD_CtlContinueRx>
 800c6de:	e07d      	b.n	800c7dc <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800c6e0:	68fb      	ldr	r3, [r7, #12]
 800c6e2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800c6e6:	f003 031f 	and.w	r3, r3, #31
 800c6ea:	2b02      	cmp	r3, #2
 800c6ec:	d014      	beq.n	800c718 <USBD_LL_DataOutStage+0x98>
 800c6ee:	2b02      	cmp	r3, #2
 800c6f0:	d81d      	bhi.n	800c72e <USBD_LL_DataOutStage+0xae>
 800c6f2:	2b00      	cmp	r3, #0
 800c6f4:	d002      	beq.n	800c6fc <USBD_LL_DataOutStage+0x7c>
 800c6f6:	2b01      	cmp	r3, #1
 800c6f8:	d003      	beq.n	800c702 <USBD_LL_DataOutStage+0x82>
 800c6fa:	e018      	b.n	800c72e <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800c6fc:	2300      	movs	r3, #0
 800c6fe:	75bb      	strb	r3, [r7, #22]
            break;
 800c700:	e018      	b.n	800c734 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800c702:	68fb      	ldr	r3, [r7, #12]
 800c704:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800c708:	b2db      	uxtb	r3, r3
 800c70a:	4619      	mov	r1, r3
 800c70c:	68f8      	ldr	r0, [r7, #12]
 800c70e:	f000 fa64 	bl	800cbda <USBD_CoreFindIF>
 800c712:	4603      	mov	r3, r0
 800c714:	75bb      	strb	r3, [r7, #22]
            break;
 800c716:	e00d      	b.n	800c734 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800c718:	68fb      	ldr	r3, [r7, #12]
 800c71a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800c71e:	b2db      	uxtb	r3, r3
 800c720:	4619      	mov	r1, r3
 800c722:	68f8      	ldr	r0, [r7, #12]
 800c724:	f000 fa66 	bl	800cbf4 <USBD_CoreFindEP>
 800c728:	4603      	mov	r3, r0
 800c72a:	75bb      	strb	r3, [r7, #22]
            break;
 800c72c:	e002      	b.n	800c734 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800c72e:	2300      	movs	r3, #0
 800c730:	75bb      	strb	r3, [r7, #22]
            break;
 800c732:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800c734:	7dbb      	ldrb	r3, [r7, #22]
 800c736:	2b00      	cmp	r3, #0
 800c738:	d119      	bne.n	800c76e <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c73a:	68fb      	ldr	r3, [r7, #12]
 800c73c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c740:	b2db      	uxtb	r3, r3
 800c742:	2b03      	cmp	r3, #3
 800c744:	d113      	bne.n	800c76e <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800c746:	7dba      	ldrb	r2, [r7, #22]
 800c748:	68fb      	ldr	r3, [r7, #12]
 800c74a:	32ae      	adds	r2, #174	@ 0xae
 800c74c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c750:	691b      	ldr	r3, [r3, #16]
 800c752:	2b00      	cmp	r3, #0
 800c754:	d00b      	beq.n	800c76e <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800c756:	7dba      	ldrb	r2, [r7, #22]
 800c758:	68fb      	ldr	r3, [r7, #12]
 800c75a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800c75e:	7dba      	ldrb	r2, [r7, #22]
 800c760:	68fb      	ldr	r3, [r7, #12]
 800c762:	32ae      	adds	r2, #174	@ 0xae
 800c764:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c768:	691b      	ldr	r3, [r3, #16]
 800c76a:	68f8      	ldr	r0, [r7, #12]
 800c76c:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800c76e:	68f8      	ldr	r0, [r7, #12]
 800c770:	f001 f984 	bl	800da7c <USBD_CtlSendStatus>
 800c774:	e032      	b.n	800c7dc <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800c776:	7afb      	ldrb	r3, [r7, #11]
 800c778:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c77c:	b2db      	uxtb	r3, r3
 800c77e:	4619      	mov	r1, r3
 800c780:	68f8      	ldr	r0, [r7, #12]
 800c782:	f000 fa37 	bl	800cbf4 <USBD_CoreFindEP>
 800c786:	4603      	mov	r3, r0
 800c788:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c78a:	7dbb      	ldrb	r3, [r7, #22]
 800c78c:	2bff      	cmp	r3, #255	@ 0xff
 800c78e:	d025      	beq.n	800c7dc <USBD_LL_DataOutStage+0x15c>
 800c790:	7dbb      	ldrb	r3, [r7, #22]
 800c792:	2b00      	cmp	r3, #0
 800c794:	d122      	bne.n	800c7dc <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c796:	68fb      	ldr	r3, [r7, #12]
 800c798:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c79c:	b2db      	uxtb	r3, r3
 800c79e:	2b03      	cmp	r3, #3
 800c7a0:	d117      	bne.n	800c7d2 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800c7a2:	7dba      	ldrb	r2, [r7, #22]
 800c7a4:	68fb      	ldr	r3, [r7, #12]
 800c7a6:	32ae      	adds	r2, #174	@ 0xae
 800c7a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c7ac:	699b      	ldr	r3, [r3, #24]
 800c7ae:	2b00      	cmp	r3, #0
 800c7b0:	d00f      	beq.n	800c7d2 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800c7b2:	7dba      	ldrb	r2, [r7, #22]
 800c7b4:	68fb      	ldr	r3, [r7, #12]
 800c7b6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800c7ba:	7dba      	ldrb	r2, [r7, #22]
 800c7bc:	68fb      	ldr	r3, [r7, #12]
 800c7be:	32ae      	adds	r2, #174	@ 0xae
 800c7c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c7c4:	699b      	ldr	r3, [r3, #24]
 800c7c6:	7afa      	ldrb	r2, [r7, #11]
 800c7c8:	4611      	mov	r1, r2
 800c7ca:	68f8      	ldr	r0, [r7, #12]
 800c7cc:	4798      	blx	r3
 800c7ce:	4603      	mov	r3, r0
 800c7d0:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800c7d2:	7dfb      	ldrb	r3, [r7, #23]
 800c7d4:	2b00      	cmp	r3, #0
 800c7d6:	d001      	beq.n	800c7dc <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800c7d8:	7dfb      	ldrb	r3, [r7, #23]
 800c7da:	e000      	b.n	800c7de <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800c7dc:	2300      	movs	r3, #0
}
 800c7de:	4618      	mov	r0, r3
 800c7e0:	3718      	adds	r7, #24
 800c7e2:	46bd      	mov	sp, r7
 800c7e4:	bd80      	pop	{r7, pc}

0800c7e6 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800c7e6:	b580      	push	{r7, lr}
 800c7e8:	b086      	sub	sp, #24
 800c7ea:	af00      	add	r7, sp, #0
 800c7ec:	60f8      	str	r0, [r7, #12]
 800c7ee:	460b      	mov	r3, r1
 800c7f0:	607a      	str	r2, [r7, #4]
 800c7f2:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800c7f4:	7afb      	ldrb	r3, [r7, #11]
 800c7f6:	2b00      	cmp	r3, #0
 800c7f8:	d16f      	bne.n	800c8da <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800c7fa:	68fb      	ldr	r3, [r7, #12]
 800c7fc:	3314      	adds	r3, #20
 800c7fe:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800c800:	68fb      	ldr	r3, [r7, #12]
 800c802:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800c806:	2b02      	cmp	r3, #2
 800c808:	d15a      	bne.n	800c8c0 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800c80a:	693b      	ldr	r3, [r7, #16]
 800c80c:	689a      	ldr	r2, [r3, #8]
 800c80e:	693b      	ldr	r3, [r7, #16]
 800c810:	68db      	ldr	r3, [r3, #12]
 800c812:	429a      	cmp	r2, r3
 800c814:	d914      	bls.n	800c840 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800c816:	693b      	ldr	r3, [r7, #16]
 800c818:	689a      	ldr	r2, [r3, #8]
 800c81a:	693b      	ldr	r3, [r7, #16]
 800c81c:	68db      	ldr	r3, [r3, #12]
 800c81e:	1ad2      	subs	r2, r2, r3
 800c820:	693b      	ldr	r3, [r7, #16]
 800c822:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800c824:	693b      	ldr	r3, [r7, #16]
 800c826:	689b      	ldr	r3, [r3, #8]
 800c828:	461a      	mov	r2, r3
 800c82a:	6879      	ldr	r1, [r7, #4]
 800c82c:	68f8      	ldr	r0, [r7, #12]
 800c82e:	f001 f8e6 	bl	800d9fe <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c832:	2300      	movs	r3, #0
 800c834:	2200      	movs	r2, #0
 800c836:	2100      	movs	r1, #0
 800c838:	68f8      	ldr	r0, [r7, #12]
 800c83a:	f001 fe2b 	bl	800e494 <USBD_LL_PrepareReceive>
 800c83e:	e03f      	b.n	800c8c0 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800c840:	693b      	ldr	r3, [r7, #16]
 800c842:	68da      	ldr	r2, [r3, #12]
 800c844:	693b      	ldr	r3, [r7, #16]
 800c846:	689b      	ldr	r3, [r3, #8]
 800c848:	429a      	cmp	r2, r3
 800c84a:	d11c      	bne.n	800c886 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800c84c:	693b      	ldr	r3, [r7, #16]
 800c84e:	685a      	ldr	r2, [r3, #4]
 800c850:	693b      	ldr	r3, [r7, #16]
 800c852:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800c854:	429a      	cmp	r2, r3
 800c856:	d316      	bcc.n	800c886 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800c858:	693b      	ldr	r3, [r7, #16]
 800c85a:	685a      	ldr	r2, [r3, #4]
 800c85c:	68fb      	ldr	r3, [r7, #12]
 800c85e:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800c862:	429a      	cmp	r2, r3
 800c864:	d20f      	bcs.n	800c886 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800c866:	2200      	movs	r2, #0
 800c868:	2100      	movs	r1, #0
 800c86a:	68f8      	ldr	r0, [r7, #12]
 800c86c:	f001 f8c7 	bl	800d9fe <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800c870:	68fb      	ldr	r3, [r7, #12]
 800c872:	2200      	movs	r2, #0
 800c874:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c878:	2300      	movs	r3, #0
 800c87a:	2200      	movs	r2, #0
 800c87c:	2100      	movs	r1, #0
 800c87e:	68f8      	ldr	r0, [r7, #12]
 800c880:	f001 fe08 	bl	800e494 <USBD_LL_PrepareReceive>
 800c884:	e01c      	b.n	800c8c0 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c886:	68fb      	ldr	r3, [r7, #12]
 800c888:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c88c:	b2db      	uxtb	r3, r3
 800c88e:	2b03      	cmp	r3, #3
 800c890:	d10f      	bne.n	800c8b2 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800c892:	68fb      	ldr	r3, [r7, #12]
 800c894:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c898:	68db      	ldr	r3, [r3, #12]
 800c89a:	2b00      	cmp	r3, #0
 800c89c:	d009      	beq.n	800c8b2 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800c89e:	68fb      	ldr	r3, [r7, #12]
 800c8a0:	2200      	movs	r2, #0
 800c8a2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800c8a6:	68fb      	ldr	r3, [r7, #12]
 800c8a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c8ac:	68db      	ldr	r3, [r3, #12]
 800c8ae:	68f8      	ldr	r0, [r7, #12]
 800c8b0:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800c8b2:	2180      	movs	r1, #128	@ 0x80
 800c8b4:	68f8      	ldr	r0, [r7, #12]
 800c8b6:	f001 fd43 	bl	800e340 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800c8ba:	68f8      	ldr	r0, [r7, #12]
 800c8bc:	f001 f8f1 	bl	800daa2 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800c8c0:	68fb      	ldr	r3, [r7, #12]
 800c8c2:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800c8c6:	2b00      	cmp	r3, #0
 800c8c8:	d03a      	beq.n	800c940 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800c8ca:	68f8      	ldr	r0, [r7, #12]
 800c8cc:	f7ff fe42 	bl	800c554 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800c8d0:	68fb      	ldr	r3, [r7, #12]
 800c8d2:	2200      	movs	r2, #0
 800c8d4:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800c8d8:	e032      	b.n	800c940 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800c8da:	7afb      	ldrb	r3, [r7, #11]
 800c8dc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c8e0:	b2db      	uxtb	r3, r3
 800c8e2:	4619      	mov	r1, r3
 800c8e4:	68f8      	ldr	r0, [r7, #12]
 800c8e6:	f000 f985 	bl	800cbf4 <USBD_CoreFindEP>
 800c8ea:	4603      	mov	r3, r0
 800c8ec:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c8ee:	7dfb      	ldrb	r3, [r7, #23]
 800c8f0:	2bff      	cmp	r3, #255	@ 0xff
 800c8f2:	d025      	beq.n	800c940 <USBD_LL_DataInStage+0x15a>
 800c8f4:	7dfb      	ldrb	r3, [r7, #23]
 800c8f6:	2b00      	cmp	r3, #0
 800c8f8:	d122      	bne.n	800c940 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c8fa:	68fb      	ldr	r3, [r7, #12]
 800c8fc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c900:	b2db      	uxtb	r3, r3
 800c902:	2b03      	cmp	r3, #3
 800c904:	d11c      	bne.n	800c940 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800c906:	7dfa      	ldrb	r2, [r7, #23]
 800c908:	68fb      	ldr	r3, [r7, #12]
 800c90a:	32ae      	adds	r2, #174	@ 0xae
 800c90c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c910:	695b      	ldr	r3, [r3, #20]
 800c912:	2b00      	cmp	r3, #0
 800c914:	d014      	beq.n	800c940 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800c916:	7dfa      	ldrb	r2, [r7, #23]
 800c918:	68fb      	ldr	r3, [r7, #12]
 800c91a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800c91e:	7dfa      	ldrb	r2, [r7, #23]
 800c920:	68fb      	ldr	r3, [r7, #12]
 800c922:	32ae      	adds	r2, #174	@ 0xae
 800c924:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c928:	695b      	ldr	r3, [r3, #20]
 800c92a:	7afa      	ldrb	r2, [r7, #11]
 800c92c:	4611      	mov	r1, r2
 800c92e:	68f8      	ldr	r0, [r7, #12]
 800c930:	4798      	blx	r3
 800c932:	4603      	mov	r3, r0
 800c934:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800c936:	7dbb      	ldrb	r3, [r7, #22]
 800c938:	2b00      	cmp	r3, #0
 800c93a:	d001      	beq.n	800c940 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800c93c:	7dbb      	ldrb	r3, [r7, #22]
 800c93e:	e000      	b.n	800c942 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800c940:	2300      	movs	r3, #0
}
 800c942:	4618      	mov	r0, r3
 800c944:	3718      	adds	r7, #24
 800c946:	46bd      	mov	sp, r7
 800c948:	bd80      	pop	{r7, pc}

0800c94a <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800c94a:	b580      	push	{r7, lr}
 800c94c:	b084      	sub	sp, #16
 800c94e:	af00      	add	r7, sp, #0
 800c950:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800c952:	2300      	movs	r3, #0
 800c954:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c956:	687b      	ldr	r3, [r7, #4]
 800c958:	2201      	movs	r2, #1
 800c95a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800c95e:	687b      	ldr	r3, [r7, #4]
 800c960:	2200      	movs	r2, #0
 800c962:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	2200      	movs	r2, #0
 800c96a:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	2200      	movs	r2, #0
 800c970:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	2200      	movs	r2, #0
 800c978:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c982:	2b00      	cmp	r3, #0
 800c984:	d014      	beq.n	800c9b0 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800c986:	687b      	ldr	r3, [r7, #4]
 800c988:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c98c:	685b      	ldr	r3, [r3, #4]
 800c98e:	2b00      	cmp	r3, #0
 800c990:	d00e      	beq.n	800c9b0 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c998:	685b      	ldr	r3, [r3, #4]
 800c99a:	687a      	ldr	r2, [r7, #4]
 800c99c:	6852      	ldr	r2, [r2, #4]
 800c99e:	b2d2      	uxtb	r2, r2
 800c9a0:	4611      	mov	r1, r2
 800c9a2:	6878      	ldr	r0, [r7, #4]
 800c9a4:	4798      	blx	r3
 800c9a6:	4603      	mov	r3, r0
 800c9a8:	2b00      	cmp	r3, #0
 800c9aa:	d001      	beq.n	800c9b0 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800c9ac:	2303      	movs	r3, #3
 800c9ae:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c9b0:	2340      	movs	r3, #64	@ 0x40
 800c9b2:	2200      	movs	r2, #0
 800c9b4:	2100      	movs	r1, #0
 800c9b6:	6878      	ldr	r0, [r7, #4]
 800c9b8:	f001 fc7d 	bl	800e2b6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800c9bc:	687b      	ldr	r3, [r7, #4]
 800c9be:	2201      	movs	r2, #1
 800c9c0:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800c9c4:	687b      	ldr	r3, [r7, #4]
 800c9c6:	2240      	movs	r2, #64	@ 0x40
 800c9c8:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c9cc:	2340      	movs	r3, #64	@ 0x40
 800c9ce:	2200      	movs	r2, #0
 800c9d0:	2180      	movs	r1, #128	@ 0x80
 800c9d2:	6878      	ldr	r0, [r7, #4]
 800c9d4:	f001 fc6f 	bl	800e2b6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800c9d8:	687b      	ldr	r3, [r7, #4]
 800c9da:	2201      	movs	r2, #1
 800c9dc:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800c9de:	687b      	ldr	r3, [r7, #4]
 800c9e0:	2240      	movs	r2, #64	@ 0x40
 800c9e2:	621a      	str	r2, [r3, #32]

  return ret;
 800c9e4:	7bfb      	ldrb	r3, [r7, #15]
}
 800c9e6:	4618      	mov	r0, r3
 800c9e8:	3710      	adds	r7, #16
 800c9ea:	46bd      	mov	sp, r7
 800c9ec:	bd80      	pop	{r7, pc}

0800c9ee <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800c9ee:	b480      	push	{r7}
 800c9f0:	b083      	sub	sp, #12
 800c9f2:	af00      	add	r7, sp, #0
 800c9f4:	6078      	str	r0, [r7, #4]
 800c9f6:	460b      	mov	r3, r1
 800c9f8:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800c9fa:	687b      	ldr	r3, [r7, #4]
 800c9fc:	78fa      	ldrb	r2, [r7, #3]
 800c9fe:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800ca00:	2300      	movs	r3, #0
}
 800ca02:	4618      	mov	r0, r3
 800ca04:	370c      	adds	r7, #12
 800ca06:	46bd      	mov	sp, r7
 800ca08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca0c:	4770      	bx	lr

0800ca0e <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800ca0e:	b480      	push	{r7}
 800ca10:	b083      	sub	sp, #12
 800ca12:	af00      	add	r7, sp, #0
 800ca14:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800ca16:	687b      	ldr	r3, [r7, #4]
 800ca18:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ca1c:	b2db      	uxtb	r3, r3
 800ca1e:	2b04      	cmp	r3, #4
 800ca20:	d006      	beq.n	800ca30 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ca28:	b2da      	uxtb	r2, r3
 800ca2a:	687b      	ldr	r3, [r7, #4]
 800ca2c:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	2204      	movs	r2, #4
 800ca34:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800ca38:	2300      	movs	r3, #0
}
 800ca3a:	4618      	mov	r0, r3
 800ca3c:	370c      	adds	r7, #12
 800ca3e:	46bd      	mov	sp, r7
 800ca40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca44:	4770      	bx	lr

0800ca46 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800ca46:	b480      	push	{r7}
 800ca48:	b083      	sub	sp, #12
 800ca4a:	af00      	add	r7, sp, #0
 800ca4c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800ca4e:	687b      	ldr	r3, [r7, #4]
 800ca50:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ca54:	b2db      	uxtb	r3, r3
 800ca56:	2b04      	cmp	r3, #4
 800ca58:	d106      	bne.n	800ca68 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800ca60:	b2da      	uxtb	r2, r3
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800ca68:	2300      	movs	r3, #0
}
 800ca6a:	4618      	mov	r0, r3
 800ca6c:	370c      	adds	r7, #12
 800ca6e:	46bd      	mov	sp, r7
 800ca70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca74:	4770      	bx	lr

0800ca76 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800ca76:	b580      	push	{r7, lr}
 800ca78:	b082      	sub	sp, #8
 800ca7a:	af00      	add	r7, sp, #0
 800ca7c:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ca7e:	687b      	ldr	r3, [r7, #4]
 800ca80:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ca84:	b2db      	uxtb	r3, r3
 800ca86:	2b03      	cmp	r3, #3
 800ca88:	d110      	bne.n	800caac <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ca90:	2b00      	cmp	r3, #0
 800ca92:	d00b      	beq.n	800caac <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ca9a:	69db      	ldr	r3, [r3, #28]
 800ca9c:	2b00      	cmp	r3, #0
 800ca9e:	d005      	beq.n	800caac <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800caa6:	69db      	ldr	r3, [r3, #28]
 800caa8:	6878      	ldr	r0, [r7, #4]
 800caaa:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800caac:	2300      	movs	r3, #0
}
 800caae:	4618      	mov	r0, r3
 800cab0:	3708      	adds	r7, #8
 800cab2:	46bd      	mov	sp, r7
 800cab4:	bd80      	pop	{r7, pc}

0800cab6 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800cab6:	b580      	push	{r7, lr}
 800cab8:	b082      	sub	sp, #8
 800caba:	af00      	add	r7, sp, #0
 800cabc:	6078      	str	r0, [r7, #4]
 800cabe:	460b      	mov	r3, r1
 800cac0:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800cac2:	687b      	ldr	r3, [r7, #4]
 800cac4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	32ae      	adds	r2, #174	@ 0xae
 800cacc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cad0:	2b00      	cmp	r3, #0
 800cad2:	d101      	bne.n	800cad8 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800cad4:	2303      	movs	r3, #3
 800cad6:	e01c      	b.n	800cb12 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cad8:	687b      	ldr	r3, [r7, #4]
 800cada:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cade:	b2db      	uxtb	r3, r3
 800cae0:	2b03      	cmp	r3, #3
 800cae2:	d115      	bne.n	800cb10 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800caea:	687b      	ldr	r3, [r7, #4]
 800caec:	32ae      	adds	r2, #174	@ 0xae
 800caee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800caf2:	6a1b      	ldr	r3, [r3, #32]
 800caf4:	2b00      	cmp	r3, #0
 800caf6:	d00b      	beq.n	800cb10 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800caf8:	687b      	ldr	r3, [r7, #4]
 800cafa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	32ae      	adds	r2, #174	@ 0xae
 800cb02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cb06:	6a1b      	ldr	r3, [r3, #32]
 800cb08:	78fa      	ldrb	r2, [r7, #3]
 800cb0a:	4611      	mov	r1, r2
 800cb0c:	6878      	ldr	r0, [r7, #4]
 800cb0e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800cb10:	2300      	movs	r3, #0
}
 800cb12:	4618      	mov	r0, r3
 800cb14:	3708      	adds	r7, #8
 800cb16:	46bd      	mov	sp, r7
 800cb18:	bd80      	pop	{r7, pc}

0800cb1a <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800cb1a:	b580      	push	{r7, lr}
 800cb1c:	b082      	sub	sp, #8
 800cb1e:	af00      	add	r7, sp, #0
 800cb20:	6078      	str	r0, [r7, #4]
 800cb22:	460b      	mov	r3, r1
 800cb24:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	32ae      	adds	r2, #174	@ 0xae
 800cb30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cb34:	2b00      	cmp	r3, #0
 800cb36:	d101      	bne.n	800cb3c <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800cb38:	2303      	movs	r3, #3
 800cb3a:	e01c      	b.n	800cb76 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cb42:	b2db      	uxtb	r3, r3
 800cb44:	2b03      	cmp	r3, #3
 800cb46:	d115      	bne.n	800cb74 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	32ae      	adds	r2, #174	@ 0xae
 800cb52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cb56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cb58:	2b00      	cmp	r3, #0
 800cb5a:	d00b      	beq.n	800cb74 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800cb5c:	687b      	ldr	r3, [r7, #4]
 800cb5e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cb62:	687b      	ldr	r3, [r7, #4]
 800cb64:	32ae      	adds	r2, #174	@ 0xae
 800cb66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cb6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cb6c:	78fa      	ldrb	r2, [r7, #3]
 800cb6e:	4611      	mov	r1, r2
 800cb70:	6878      	ldr	r0, [r7, #4]
 800cb72:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800cb74:	2300      	movs	r3, #0
}
 800cb76:	4618      	mov	r0, r3
 800cb78:	3708      	adds	r7, #8
 800cb7a:	46bd      	mov	sp, r7
 800cb7c:	bd80      	pop	{r7, pc}

0800cb7e <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800cb7e:	b480      	push	{r7}
 800cb80:	b083      	sub	sp, #12
 800cb82:	af00      	add	r7, sp, #0
 800cb84:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800cb86:	2300      	movs	r3, #0
}
 800cb88:	4618      	mov	r0, r3
 800cb8a:	370c      	adds	r7, #12
 800cb8c:	46bd      	mov	sp, r7
 800cb8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb92:	4770      	bx	lr

0800cb94 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800cb94:	b580      	push	{r7, lr}
 800cb96:	b084      	sub	sp, #16
 800cb98:	af00      	add	r7, sp, #0
 800cb9a:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800cb9c:	2300      	movs	r3, #0
 800cb9e:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	2201      	movs	r2, #1
 800cba4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cbae:	2b00      	cmp	r3, #0
 800cbb0:	d00e      	beq.n	800cbd0 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800cbb2:	687b      	ldr	r3, [r7, #4]
 800cbb4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cbb8:	685b      	ldr	r3, [r3, #4]
 800cbba:	687a      	ldr	r2, [r7, #4]
 800cbbc:	6852      	ldr	r2, [r2, #4]
 800cbbe:	b2d2      	uxtb	r2, r2
 800cbc0:	4611      	mov	r1, r2
 800cbc2:	6878      	ldr	r0, [r7, #4]
 800cbc4:	4798      	blx	r3
 800cbc6:	4603      	mov	r3, r0
 800cbc8:	2b00      	cmp	r3, #0
 800cbca:	d001      	beq.n	800cbd0 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800cbcc:	2303      	movs	r3, #3
 800cbce:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800cbd0:	7bfb      	ldrb	r3, [r7, #15]
}
 800cbd2:	4618      	mov	r0, r3
 800cbd4:	3710      	adds	r7, #16
 800cbd6:	46bd      	mov	sp, r7
 800cbd8:	bd80      	pop	{r7, pc}

0800cbda <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800cbda:	b480      	push	{r7}
 800cbdc:	b083      	sub	sp, #12
 800cbde:	af00      	add	r7, sp, #0
 800cbe0:	6078      	str	r0, [r7, #4]
 800cbe2:	460b      	mov	r3, r1
 800cbe4:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800cbe6:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800cbe8:	4618      	mov	r0, r3
 800cbea:	370c      	adds	r7, #12
 800cbec:	46bd      	mov	sp, r7
 800cbee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbf2:	4770      	bx	lr

0800cbf4 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800cbf4:	b480      	push	{r7}
 800cbf6:	b083      	sub	sp, #12
 800cbf8:	af00      	add	r7, sp, #0
 800cbfa:	6078      	str	r0, [r7, #4]
 800cbfc:	460b      	mov	r3, r1
 800cbfe:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800cc00:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800cc02:	4618      	mov	r0, r3
 800cc04:	370c      	adds	r7, #12
 800cc06:	46bd      	mov	sp, r7
 800cc08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc0c:	4770      	bx	lr

0800cc0e <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800cc0e:	b580      	push	{r7, lr}
 800cc10:	b086      	sub	sp, #24
 800cc12:	af00      	add	r7, sp, #0
 800cc14:	6078      	str	r0, [r7, #4]
 800cc16:	460b      	mov	r3, r1
 800cc18:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800cc1e:	687b      	ldr	r3, [r7, #4]
 800cc20:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800cc22:	2300      	movs	r3, #0
 800cc24:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800cc26:	68fb      	ldr	r3, [r7, #12]
 800cc28:	885b      	ldrh	r3, [r3, #2]
 800cc2a:	b29b      	uxth	r3, r3
 800cc2c:	68fa      	ldr	r2, [r7, #12]
 800cc2e:	7812      	ldrb	r2, [r2, #0]
 800cc30:	4293      	cmp	r3, r2
 800cc32:	d91f      	bls.n	800cc74 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800cc34:	68fb      	ldr	r3, [r7, #12]
 800cc36:	781b      	ldrb	r3, [r3, #0]
 800cc38:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800cc3a:	e013      	b.n	800cc64 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800cc3c:	f107 030a 	add.w	r3, r7, #10
 800cc40:	4619      	mov	r1, r3
 800cc42:	6978      	ldr	r0, [r7, #20]
 800cc44:	f000 f81b 	bl	800cc7e <USBD_GetNextDesc>
 800cc48:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800cc4a:	697b      	ldr	r3, [r7, #20]
 800cc4c:	785b      	ldrb	r3, [r3, #1]
 800cc4e:	2b05      	cmp	r3, #5
 800cc50:	d108      	bne.n	800cc64 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800cc52:	697b      	ldr	r3, [r7, #20]
 800cc54:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800cc56:	693b      	ldr	r3, [r7, #16]
 800cc58:	789b      	ldrb	r3, [r3, #2]
 800cc5a:	78fa      	ldrb	r2, [r7, #3]
 800cc5c:	429a      	cmp	r2, r3
 800cc5e:	d008      	beq.n	800cc72 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800cc60:	2300      	movs	r3, #0
 800cc62:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800cc64:	68fb      	ldr	r3, [r7, #12]
 800cc66:	885b      	ldrh	r3, [r3, #2]
 800cc68:	b29a      	uxth	r2, r3
 800cc6a:	897b      	ldrh	r3, [r7, #10]
 800cc6c:	429a      	cmp	r2, r3
 800cc6e:	d8e5      	bhi.n	800cc3c <USBD_GetEpDesc+0x2e>
 800cc70:	e000      	b.n	800cc74 <USBD_GetEpDesc+0x66>
          break;
 800cc72:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800cc74:	693b      	ldr	r3, [r7, #16]
}
 800cc76:	4618      	mov	r0, r3
 800cc78:	3718      	adds	r7, #24
 800cc7a:	46bd      	mov	sp, r7
 800cc7c:	bd80      	pop	{r7, pc}

0800cc7e <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800cc7e:	b480      	push	{r7}
 800cc80:	b085      	sub	sp, #20
 800cc82:	af00      	add	r7, sp, #0
 800cc84:	6078      	str	r0, [r7, #4]
 800cc86:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800cc8c:	683b      	ldr	r3, [r7, #0]
 800cc8e:	881b      	ldrh	r3, [r3, #0]
 800cc90:	68fa      	ldr	r2, [r7, #12]
 800cc92:	7812      	ldrb	r2, [r2, #0]
 800cc94:	4413      	add	r3, r2
 800cc96:	b29a      	uxth	r2, r3
 800cc98:	683b      	ldr	r3, [r7, #0]
 800cc9a:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800cc9c:	68fb      	ldr	r3, [r7, #12]
 800cc9e:	781b      	ldrb	r3, [r3, #0]
 800cca0:	461a      	mov	r2, r3
 800cca2:	687b      	ldr	r3, [r7, #4]
 800cca4:	4413      	add	r3, r2
 800cca6:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800cca8:	68fb      	ldr	r3, [r7, #12]
}
 800ccaa:	4618      	mov	r0, r3
 800ccac:	3714      	adds	r7, #20
 800ccae:	46bd      	mov	sp, r7
 800ccb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccb4:	4770      	bx	lr

0800ccb6 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800ccb6:	b480      	push	{r7}
 800ccb8:	b087      	sub	sp, #28
 800ccba:	af00      	add	r7, sp, #0
 800ccbc:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800ccc2:	697b      	ldr	r3, [r7, #20]
 800ccc4:	781b      	ldrb	r3, [r3, #0]
 800ccc6:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800ccc8:	697b      	ldr	r3, [r7, #20]
 800ccca:	3301      	adds	r3, #1
 800cccc:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800ccce:	697b      	ldr	r3, [r7, #20]
 800ccd0:	781b      	ldrb	r3, [r3, #0]
 800ccd2:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800ccd4:	8a3b      	ldrh	r3, [r7, #16]
 800ccd6:	021b      	lsls	r3, r3, #8
 800ccd8:	b21a      	sxth	r2, r3
 800ccda:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800ccde:	4313      	orrs	r3, r2
 800cce0:	b21b      	sxth	r3, r3
 800cce2:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800cce4:	89fb      	ldrh	r3, [r7, #14]
}
 800cce6:	4618      	mov	r0, r3
 800cce8:	371c      	adds	r7, #28
 800ccea:	46bd      	mov	sp, r7
 800ccec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccf0:	4770      	bx	lr
	...

0800ccf4 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ccf4:	b580      	push	{r7, lr}
 800ccf6:	b084      	sub	sp, #16
 800ccf8:	af00      	add	r7, sp, #0
 800ccfa:	6078      	str	r0, [r7, #4]
 800ccfc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ccfe:	2300      	movs	r3, #0
 800cd00:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800cd02:	683b      	ldr	r3, [r7, #0]
 800cd04:	781b      	ldrb	r3, [r3, #0]
 800cd06:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800cd0a:	2b40      	cmp	r3, #64	@ 0x40
 800cd0c:	d005      	beq.n	800cd1a <USBD_StdDevReq+0x26>
 800cd0e:	2b40      	cmp	r3, #64	@ 0x40
 800cd10:	d857      	bhi.n	800cdc2 <USBD_StdDevReq+0xce>
 800cd12:	2b00      	cmp	r3, #0
 800cd14:	d00f      	beq.n	800cd36 <USBD_StdDevReq+0x42>
 800cd16:	2b20      	cmp	r3, #32
 800cd18:	d153      	bne.n	800cdc2 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800cd1a:	687b      	ldr	r3, [r7, #4]
 800cd1c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	32ae      	adds	r2, #174	@ 0xae
 800cd24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cd28:	689b      	ldr	r3, [r3, #8]
 800cd2a:	6839      	ldr	r1, [r7, #0]
 800cd2c:	6878      	ldr	r0, [r7, #4]
 800cd2e:	4798      	blx	r3
 800cd30:	4603      	mov	r3, r0
 800cd32:	73fb      	strb	r3, [r7, #15]
      break;
 800cd34:	e04a      	b.n	800cdcc <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800cd36:	683b      	ldr	r3, [r7, #0]
 800cd38:	785b      	ldrb	r3, [r3, #1]
 800cd3a:	2b09      	cmp	r3, #9
 800cd3c:	d83b      	bhi.n	800cdb6 <USBD_StdDevReq+0xc2>
 800cd3e:	a201      	add	r2, pc, #4	@ (adr r2, 800cd44 <USBD_StdDevReq+0x50>)
 800cd40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cd44:	0800cd99 	.word	0x0800cd99
 800cd48:	0800cdad 	.word	0x0800cdad
 800cd4c:	0800cdb7 	.word	0x0800cdb7
 800cd50:	0800cda3 	.word	0x0800cda3
 800cd54:	0800cdb7 	.word	0x0800cdb7
 800cd58:	0800cd77 	.word	0x0800cd77
 800cd5c:	0800cd6d 	.word	0x0800cd6d
 800cd60:	0800cdb7 	.word	0x0800cdb7
 800cd64:	0800cd8f 	.word	0x0800cd8f
 800cd68:	0800cd81 	.word	0x0800cd81
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800cd6c:	6839      	ldr	r1, [r7, #0]
 800cd6e:	6878      	ldr	r0, [r7, #4]
 800cd70:	f000 fa3c 	bl	800d1ec <USBD_GetDescriptor>
          break;
 800cd74:	e024      	b.n	800cdc0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800cd76:	6839      	ldr	r1, [r7, #0]
 800cd78:	6878      	ldr	r0, [r7, #4]
 800cd7a:	f000 fbcb 	bl	800d514 <USBD_SetAddress>
          break;
 800cd7e:	e01f      	b.n	800cdc0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800cd80:	6839      	ldr	r1, [r7, #0]
 800cd82:	6878      	ldr	r0, [r7, #4]
 800cd84:	f000 fc0a 	bl	800d59c <USBD_SetConfig>
 800cd88:	4603      	mov	r3, r0
 800cd8a:	73fb      	strb	r3, [r7, #15]
          break;
 800cd8c:	e018      	b.n	800cdc0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800cd8e:	6839      	ldr	r1, [r7, #0]
 800cd90:	6878      	ldr	r0, [r7, #4]
 800cd92:	f000 fcad 	bl	800d6f0 <USBD_GetConfig>
          break;
 800cd96:	e013      	b.n	800cdc0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800cd98:	6839      	ldr	r1, [r7, #0]
 800cd9a:	6878      	ldr	r0, [r7, #4]
 800cd9c:	f000 fcde 	bl	800d75c <USBD_GetStatus>
          break;
 800cda0:	e00e      	b.n	800cdc0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800cda2:	6839      	ldr	r1, [r7, #0]
 800cda4:	6878      	ldr	r0, [r7, #4]
 800cda6:	f000 fd0d 	bl	800d7c4 <USBD_SetFeature>
          break;
 800cdaa:	e009      	b.n	800cdc0 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800cdac:	6839      	ldr	r1, [r7, #0]
 800cdae:	6878      	ldr	r0, [r7, #4]
 800cdb0:	f000 fd31 	bl	800d816 <USBD_ClrFeature>
          break;
 800cdb4:	e004      	b.n	800cdc0 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800cdb6:	6839      	ldr	r1, [r7, #0]
 800cdb8:	6878      	ldr	r0, [r7, #4]
 800cdba:	f000 fd88 	bl	800d8ce <USBD_CtlError>
          break;
 800cdbe:	bf00      	nop
      }
      break;
 800cdc0:	e004      	b.n	800cdcc <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800cdc2:	6839      	ldr	r1, [r7, #0]
 800cdc4:	6878      	ldr	r0, [r7, #4]
 800cdc6:	f000 fd82 	bl	800d8ce <USBD_CtlError>
      break;
 800cdca:	bf00      	nop
  }

  return ret;
 800cdcc:	7bfb      	ldrb	r3, [r7, #15]
}
 800cdce:	4618      	mov	r0, r3
 800cdd0:	3710      	adds	r7, #16
 800cdd2:	46bd      	mov	sp, r7
 800cdd4:	bd80      	pop	{r7, pc}
 800cdd6:	bf00      	nop

0800cdd8 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cdd8:	b580      	push	{r7, lr}
 800cdda:	b084      	sub	sp, #16
 800cddc:	af00      	add	r7, sp, #0
 800cdde:	6078      	str	r0, [r7, #4]
 800cde0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800cde2:	2300      	movs	r3, #0
 800cde4:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800cde6:	683b      	ldr	r3, [r7, #0]
 800cde8:	781b      	ldrb	r3, [r3, #0]
 800cdea:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800cdee:	2b40      	cmp	r3, #64	@ 0x40
 800cdf0:	d005      	beq.n	800cdfe <USBD_StdItfReq+0x26>
 800cdf2:	2b40      	cmp	r3, #64	@ 0x40
 800cdf4:	d852      	bhi.n	800ce9c <USBD_StdItfReq+0xc4>
 800cdf6:	2b00      	cmp	r3, #0
 800cdf8:	d001      	beq.n	800cdfe <USBD_StdItfReq+0x26>
 800cdfa:	2b20      	cmp	r3, #32
 800cdfc:	d14e      	bne.n	800ce9c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800cdfe:	687b      	ldr	r3, [r7, #4]
 800ce00:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ce04:	b2db      	uxtb	r3, r3
 800ce06:	3b01      	subs	r3, #1
 800ce08:	2b02      	cmp	r3, #2
 800ce0a:	d840      	bhi.n	800ce8e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800ce0c:	683b      	ldr	r3, [r7, #0]
 800ce0e:	889b      	ldrh	r3, [r3, #4]
 800ce10:	b2db      	uxtb	r3, r3
 800ce12:	2b01      	cmp	r3, #1
 800ce14:	d836      	bhi.n	800ce84 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800ce16:	683b      	ldr	r3, [r7, #0]
 800ce18:	889b      	ldrh	r3, [r3, #4]
 800ce1a:	b2db      	uxtb	r3, r3
 800ce1c:	4619      	mov	r1, r3
 800ce1e:	6878      	ldr	r0, [r7, #4]
 800ce20:	f7ff fedb 	bl	800cbda <USBD_CoreFindIF>
 800ce24:	4603      	mov	r3, r0
 800ce26:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ce28:	7bbb      	ldrb	r3, [r7, #14]
 800ce2a:	2bff      	cmp	r3, #255	@ 0xff
 800ce2c:	d01d      	beq.n	800ce6a <USBD_StdItfReq+0x92>
 800ce2e:	7bbb      	ldrb	r3, [r7, #14]
 800ce30:	2b00      	cmp	r3, #0
 800ce32:	d11a      	bne.n	800ce6a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800ce34:	7bba      	ldrb	r2, [r7, #14]
 800ce36:	687b      	ldr	r3, [r7, #4]
 800ce38:	32ae      	adds	r2, #174	@ 0xae
 800ce3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ce3e:	689b      	ldr	r3, [r3, #8]
 800ce40:	2b00      	cmp	r3, #0
 800ce42:	d00f      	beq.n	800ce64 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800ce44:	7bba      	ldrb	r2, [r7, #14]
 800ce46:	687b      	ldr	r3, [r7, #4]
 800ce48:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800ce4c:	7bba      	ldrb	r2, [r7, #14]
 800ce4e:	687b      	ldr	r3, [r7, #4]
 800ce50:	32ae      	adds	r2, #174	@ 0xae
 800ce52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ce56:	689b      	ldr	r3, [r3, #8]
 800ce58:	6839      	ldr	r1, [r7, #0]
 800ce5a:	6878      	ldr	r0, [r7, #4]
 800ce5c:	4798      	blx	r3
 800ce5e:	4603      	mov	r3, r0
 800ce60:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800ce62:	e004      	b.n	800ce6e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800ce64:	2303      	movs	r3, #3
 800ce66:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800ce68:	e001      	b.n	800ce6e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800ce6a:	2303      	movs	r3, #3
 800ce6c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800ce6e:	683b      	ldr	r3, [r7, #0]
 800ce70:	88db      	ldrh	r3, [r3, #6]
 800ce72:	2b00      	cmp	r3, #0
 800ce74:	d110      	bne.n	800ce98 <USBD_StdItfReq+0xc0>
 800ce76:	7bfb      	ldrb	r3, [r7, #15]
 800ce78:	2b00      	cmp	r3, #0
 800ce7a:	d10d      	bne.n	800ce98 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800ce7c:	6878      	ldr	r0, [r7, #4]
 800ce7e:	f000 fdfd 	bl	800da7c <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800ce82:	e009      	b.n	800ce98 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800ce84:	6839      	ldr	r1, [r7, #0]
 800ce86:	6878      	ldr	r0, [r7, #4]
 800ce88:	f000 fd21 	bl	800d8ce <USBD_CtlError>
          break;
 800ce8c:	e004      	b.n	800ce98 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800ce8e:	6839      	ldr	r1, [r7, #0]
 800ce90:	6878      	ldr	r0, [r7, #4]
 800ce92:	f000 fd1c 	bl	800d8ce <USBD_CtlError>
          break;
 800ce96:	e000      	b.n	800ce9a <USBD_StdItfReq+0xc2>
          break;
 800ce98:	bf00      	nop
      }
      break;
 800ce9a:	e004      	b.n	800cea6 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800ce9c:	6839      	ldr	r1, [r7, #0]
 800ce9e:	6878      	ldr	r0, [r7, #4]
 800cea0:	f000 fd15 	bl	800d8ce <USBD_CtlError>
      break;
 800cea4:	bf00      	nop
  }

  return ret;
 800cea6:	7bfb      	ldrb	r3, [r7, #15]
}
 800cea8:	4618      	mov	r0, r3
 800ceaa:	3710      	adds	r7, #16
 800ceac:	46bd      	mov	sp, r7
 800ceae:	bd80      	pop	{r7, pc}

0800ceb0 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ceb0:	b580      	push	{r7, lr}
 800ceb2:	b084      	sub	sp, #16
 800ceb4:	af00      	add	r7, sp, #0
 800ceb6:	6078      	str	r0, [r7, #4]
 800ceb8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800ceba:	2300      	movs	r3, #0
 800cebc:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800cebe:	683b      	ldr	r3, [r7, #0]
 800cec0:	889b      	ldrh	r3, [r3, #4]
 800cec2:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800cec4:	683b      	ldr	r3, [r7, #0]
 800cec6:	781b      	ldrb	r3, [r3, #0]
 800cec8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800cecc:	2b40      	cmp	r3, #64	@ 0x40
 800cece:	d007      	beq.n	800cee0 <USBD_StdEPReq+0x30>
 800ced0:	2b40      	cmp	r3, #64	@ 0x40
 800ced2:	f200 817f 	bhi.w	800d1d4 <USBD_StdEPReq+0x324>
 800ced6:	2b00      	cmp	r3, #0
 800ced8:	d02a      	beq.n	800cf30 <USBD_StdEPReq+0x80>
 800ceda:	2b20      	cmp	r3, #32
 800cedc:	f040 817a 	bne.w	800d1d4 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800cee0:	7bbb      	ldrb	r3, [r7, #14]
 800cee2:	4619      	mov	r1, r3
 800cee4:	6878      	ldr	r0, [r7, #4]
 800cee6:	f7ff fe85 	bl	800cbf4 <USBD_CoreFindEP>
 800ceea:	4603      	mov	r3, r0
 800ceec:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ceee:	7b7b      	ldrb	r3, [r7, #13]
 800cef0:	2bff      	cmp	r3, #255	@ 0xff
 800cef2:	f000 8174 	beq.w	800d1de <USBD_StdEPReq+0x32e>
 800cef6:	7b7b      	ldrb	r3, [r7, #13]
 800cef8:	2b00      	cmp	r3, #0
 800cefa:	f040 8170 	bne.w	800d1de <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800cefe:	7b7a      	ldrb	r2, [r7, #13]
 800cf00:	687b      	ldr	r3, [r7, #4]
 800cf02:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800cf06:	7b7a      	ldrb	r2, [r7, #13]
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	32ae      	adds	r2, #174	@ 0xae
 800cf0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cf10:	689b      	ldr	r3, [r3, #8]
 800cf12:	2b00      	cmp	r3, #0
 800cf14:	f000 8163 	beq.w	800d1de <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800cf18:	7b7a      	ldrb	r2, [r7, #13]
 800cf1a:	687b      	ldr	r3, [r7, #4]
 800cf1c:	32ae      	adds	r2, #174	@ 0xae
 800cf1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cf22:	689b      	ldr	r3, [r3, #8]
 800cf24:	6839      	ldr	r1, [r7, #0]
 800cf26:	6878      	ldr	r0, [r7, #4]
 800cf28:	4798      	blx	r3
 800cf2a:	4603      	mov	r3, r0
 800cf2c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800cf2e:	e156      	b.n	800d1de <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800cf30:	683b      	ldr	r3, [r7, #0]
 800cf32:	785b      	ldrb	r3, [r3, #1]
 800cf34:	2b03      	cmp	r3, #3
 800cf36:	d008      	beq.n	800cf4a <USBD_StdEPReq+0x9a>
 800cf38:	2b03      	cmp	r3, #3
 800cf3a:	f300 8145 	bgt.w	800d1c8 <USBD_StdEPReq+0x318>
 800cf3e:	2b00      	cmp	r3, #0
 800cf40:	f000 809b 	beq.w	800d07a <USBD_StdEPReq+0x1ca>
 800cf44:	2b01      	cmp	r3, #1
 800cf46:	d03c      	beq.n	800cfc2 <USBD_StdEPReq+0x112>
 800cf48:	e13e      	b.n	800d1c8 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800cf4a:	687b      	ldr	r3, [r7, #4]
 800cf4c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cf50:	b2db      	uxtb	r3, r3
 800cf52:	2b02      	cmp	r3, #2
 800cf54:	d002      	beq.n	800cf5c <USBD_StdEPReq+0xac>
 800cf56:	2b03      	cmp	r3, #3
 800cf58:	d016      	beq.n	800cf88 <USBD_StdEPReq+0xd8>
 800cf5a:	e02c      	b.n	800cfb6 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800cf5c:	7bbb      	ldrb	r3, [r7, #14]
 800cf5e:	2b00      	cmp	r3, #0
 800cf60:	d00d      	beq.n	800cf7e <USBD_StdEPReq+0xce>
 800cf62:	7bbb      	ldrb	r3, [r7, #14]
 800cf64:	2b80      	cmp	r3, #128	@ 0x80
 800cf66:	d00a      	beq.n	800cf7e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800cf68:	7bbb      	ldrb	r3, [r7, #14]
 800cf6a:	4619      	mov	r1, r3
 800cf6c:	6878      	ldr	r0, [r7, #4]
 800cf6e:	f001 f9e7 	bl	800e340 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800cf72:	2180      	movs	r1, #128	@ 0x80
 800cf74:	6878      	ldr	r0, [r7, #4]
 800cf76:	f001 f9e3 	bl	800e340 <USBD_LL_StallEP>
 800cf7a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800cf7c:	e020      	b.n	800cfc0 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800cf7e:	6839      	ldr	r1, [r7, #0]
 800cf80:	6878      	ldr	r0, [r7, #4]
 800cf82:	f000 fca4 	bl	800d8ce <USBD_CtlError>
              break;
 800cf86:	e01b      	b.n	800cfc0 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800cf88:	683b      	ldr	r3, [r7, #0]
 800cf8a:	885b      	ldrh	r3, [r3, #2]
 800cf8c:	2b00      	cmp	r3, #0
 800cf8e:	d10e      	bne.n	800cfae <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800cf90:	7bbb      	ldrb	r3, [r7, #14]
 800cf92:	2b00      	cmp	r3, #0
 800cf94:	d00b      	beq.n	800cfae <USBD_StdEPReq+0xfe>
 800cf96:	7bbb      	ldrb	r3, [r7, #14]
 800cf98:	2b80      	cmp	r3, #128	@ 0x80
 800cf9a:	d008      	beq.n	800cfae <USBD_StdEPReq+0xfe>
 800cf9c:	683b      	ldr	r3, [r7, #0]
 800cf9e:	88db      	ldrh	r3, [r3, #6]
 800cfa0:	2b00      	cmp	r3, #0
 800cfa2:	d104      	bne.n	800cfae <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800cfa4:	7bbb      	ldrb	r3, [r7, #14]
 800cfa6:	4619      	mov	r1, r3
 800cfa8:	6878      	ldr	r0, [r7, #4]
 800cfaa:	f001 f9c9 	bl	800e340 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800cfae:	6878      	ldr	r0, [r7, #4]
 800cfb0:	f000 fd64 	bl	800da7c <USBD_CtlSendStatus>

              break;
 800cfb4:	e004      	b.n	800cfc0 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800cfb6:	6839      	ldr	r1, [r7, #0]
 800cfb8:	6878      	ldr	r0, [r7, #4]
 800cfba:	f000 fc88 	bl	800d8ce <USBD_CtlError>
              break;
 800cfbe:	bf00      	nop
          }
          break;
 800cfc0:	e107      	b.n	800d1d2 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800cfc2:	687b      	ldr	r3, [r7, #4]
 800cfc4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cfc8:	b2db      	uxtb	r3, r3
 800cfca:	2b02      	cmp	r3, #2
 800cfcc:	d002      	beq.n	800cfd4 <USBD_StdEPReq+0x124>
 800cfce:	2b03      	cmp	r3, #3
 800cfd0:	d016      	beq.n	800d000 <USBD_StdEPReq+0x150>
 800cfd2:	e04b      	b.n	800d06c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800cfd4:	7bbb      	ldrb	r3, [r7, #14]
 800cfd6:	2b00      	cmp	r3, #0
 800cfd8:	d00d      	beq.n	800cff6 <USBD_StdEPReq+0x146>
 800cfda:	7bbb      	ldrb	r3, [r7, #14]
 800cfdc:	2b80      	cmp	r3, #128	@ 0x80
 800cfde:	d00a      	beq.n	800cff6 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800cfe0:	7bbb      	ldrb	r3, [r7, #14]
 800cfe2:	4619      	mov	r1, r3
 800cfe4:	6878      	ldr	r0, [r7, #4]
 800cfe6:	f001 f9ab 	bl	800e340 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800cfea:	2180      	movs	r1, #128	@ 0x80
 800cfec:	6878      	ldr	r0, [r7, #4]
 800cfee:	f001 f9a7 	bl	800e340 <USBD_LL_StallEP>
 800cff2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800cff4:	e040      	b.n	800d078 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800cff6:	6839      	ldr	r1, [r7, #0]
 800cff8:	6878      	ldr	r0, [r7, #4]
 800cffa:	f000 fc68 	bl	800d8ce <USBD_CtlError>
              break;
 800cffe:	e03b      	b.n	800d078 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800d000:	683b      	ldr	r3, [r7, #0]
 800d002:	885b      	ldrh	r3, [r3, #2]
 800d004:	2b00      	cmp	r3, #0
 800d006:	d136      	bne.n	800d076 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800d008:	7bbb      	ldrb	r3, [r7, #14]
 800d00a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d00e:	2b00      	cmp	r3, #0
 800d010:	d004      	beq.n	800d01c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800d012:	7bbb      	ldrb	r3, [r7, #14]
 800d014:	4619      	mov	r1, r3
 800d016:	6878      	ldr	r0, [r7, #4]
 800d018:	f001 f9b1 	bl	800e37e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800d01c:	6878      	ldr	r0, [r7, #4]
 800d01e:	f000 fd2d 	bl	800da7c <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800d022:	7bbb      	ldrb	r3, [r7, #14]
 800d024:	4619      	mov	r1, r3
 800d026:	6878      	ldr	r0, [r7, #4]
 800d028:	f7ff fde4 	bl	800cbf4 <USBD_CoreFindEP>
 800d02c:	4603      	mov	r3, r0
 800d02e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d030:	7b7b      	ldrb	r3, [r7, #13]
 800d032:	2bff      	cmp	r3, #255	@ 0xff
 800d034:	d01f      	beq.n	800d076 <USBD_StdEPReq+0x1c6>
 800d036:	7b7b      	ldrb	r3, [r7, #13]
 800d038:	2b00      	cmp	r3, #0
 800d03a:	d11c      	bne.n	800d076 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800d03c:	7b7a      	ldrb	r2, [r7, #13]
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800d044:	7b7a      	ldrb	r2, [r7, #13]
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	32ae      	adds	r2, #174	@ 0xae
 800d04a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d04e:	689b      	ldr	r3, [r3, #8]
 800d050:	2b00      	cmp	r3, #0
 800d052:	d010      	beq.n	800d076 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800d054:	7b7a      	ldrb	r2, [r7, #13]
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	32ae      	adds	r2, #174	@ 0xae
 800d05a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d05e:	689b      	ldr	r3, [r3, #8]
 800d060:	6839      	ldr	r1, [r7, #0]
 800d062:	6878      	ldr	r0, [r7, #4]
 800d064:	4798      	blx	r3
 800d066:	4603      	mov	r3, r0
 800d068:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800d06a:	e004      	b.n	800d076 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800d06c:	6839      	ldr	r1, [r7, #0]
 800d06e:	6878      	ldr	r0, [r7, #4]
 800d070:	f000 fc2d 	bl	800d8ce <USBD_CtlError>
              break;
 800d074:	e000      	b.n	800d078 <USBD_StdEPReq+0x1c8>
              break;
 800d076:	bf00      	nop
          }
          break;
 800d078:	e0ab      	b.n	800d1d2 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d080:	b2db      	uxtb	r3, r3
 800d082:	2b02      	cmp	r3, #2
 800d084:	d002      	beq.n	800d08c <USBD_StdEPReq+0x1dc>
 800d086:	2b03      	cmp	r3, #3
 800d088:	d032      	beq.n	800d0f0 <USBD_StdEPReq+0x240>
 800d08a:	e097      	b.n	800d1bc <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d08c:	7bbb      	ldrb	r3, [r7, #14]
 800d08e:	2b00      	cmp	r3, #0
 800d090:	d007      	beq.n	800d0a2 <USBD_StdEPReq+0x1f2>
 800d092:	7bbb      	ldrb	r3, [r7, #14]
 800d094:	2b80      	cmp	r3, #128	@ 0x80
 800d096:	d004      	beq.n	800d0a2 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800d098:	6839      	ldr	r1, [r7, #0]
 800d09a:	6878      	ldr	r0, [r7, #4]
 800d09c:	f000 fc17 	bl	800d8ce <USBD_CtlError>
                break;
 800d0a0:	e091      	b.n	800d1c6 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d0a2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d0a6:	2b00      	cmp	r3, #0
 800d0a8:	da0b      	bge.n	800d0c2 <USBD_StdEPReq+0x212>
 800d0aa:	7bbb      	ldrb	r3, [r7, #14]
 800d0ac:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d0b0:	4613      	mov	r3, r2
 800d0b2:	009b      	lsls	r3, r3, #2
 800d0b4:	4413      	add	r3, r2
 800d0b6:	009b      	lsls	r3, r3, #2
 800d0b8:	3310      	adds	r3, #16
 800d0ba:	687a      	ldr	r2, [r7, #4]
 800d0bc:	4413      	add	r3, r2
 800d0be:	3304      	adds	r3, #4
 800d0c0:	e00b      	b.n	800d0da <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800d0c2:	7bbb      	ldrb	r3, [r7, #14]
 800d0c4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d0c8:	4613      	mov	r3, r2
 800d0ca:	009b      	lsls	r3, r3, #2
 800d0cc:	4413      	add	r3, r2
 800d0ce:	009b      	lsls	r3, r3, #2
 800d0d0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800d0d4:	687a      	ldr	r2, [r7, #4]
 800d0d6:	4413      	add	r3, r2
 800d0d8:	3304      	adds	r3, #4
 800d0da:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800d0dc:	68bb      	ldr	r3, [r7, #8]
 800d0de:	2200      	movs	r2, #0
 800d0e0:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800d0e2:	68bb      	ldr	r3, [r7, #8]
 800d0e4:	2202      	movs	r2, #2
 800d0e6:	4619      	mov	r1, r3
 800d0e8:	6878      	ldr	r0, [r7, #4]
 800d0ea:	f000 fc6d 	bl	800d9c8 <USBD_CtlSendData>
              break;
 800d0ee:	e06a      	b.n	800d1c6 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800d0f0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d0f4:	2b00      	cmp	r3, #0
 800d0f6:	da11      	bge.n	800d11c <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800d0f8:	7bbb      	ldrb	r3, [r7, #14]
 800d0fa:	f003 020f 	and.w	r2, r3, #15
 800d0fe:	6879      	ldr	r1, [r7, #4]
 800d100:	4613      	mov	r3, r2
 800d102:	009b      	lsls	r3, r3, #2
 800d104:	4413      	add	r3, r2
 800d106:	009b      	lsls	r3, r3, #2
 800d108:	440b      	add	r3, r1
 800d10a:	3324      	adds	r3, #36	@ 0x24
 800d10c:	881b      	ldrh	r3, [r3, #0]
 800d10e:	2b00      	cmp	r3, #0
 800d110:	d117      	bne.n	800d142 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800d112:	6839      	ldr	r1, [r7, #0]
 800d114:	6878      	ldr	r0, [r7, #4]
 800d116:	f000 fbda 	bl	800d8ce <USBD_CtlError>
                  break;
 800d11a:	e054      	b.n	800d1c6 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800d11c:	7bbb      	ldrb	r3, [r7, #14]
 800d11e:	f003 020f 	and.w	r2, r3, #15
 800d122:	6879      	ldr	r1, [r7, #4]
 800d124:	4613      	mov	r3, r2
 800d126:	009b      	lsls	r3, r3, #2
 800d128:	4413      	add	r3, r2
 800d12a:	009b      	lsls	r3, r3, #2
 800d12c:	440b      	add	r3, r1
 800d12e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800d132:	881b      	ldrh	r3, [r3, #0]
 800d134:	2b00      	cmp	r3, #0
 800d136:	d104      	bne.n	800d142 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800d138:	6839      	ldr	r1, [r7, #0]
 800d13a:	6878      	ldr	r0, [r7, #4]
 800d13c:	f000 fbc7 	bl	800d8ce <USBD_CtlError>
                  break;
 800d140:	e041      	b.n	800d1c6 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d142:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d146:	2b00      	cmp	r3, #0
 800d148:	da0b      	bge.n	800d162 <USBD_StdEPReq+0x2b2>
 800d14a:	7bbb      	ldrb	r3, [r7, #14]
 800d14c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d150:	4613      	mov	r3, r2
 800d152:	009b      	lsls	r3, r3, #2
 800d154:	4413      	add	r3, r2
 800d156:	009b      	lsls	r3, r3, #2
 800d158:	3310      	adds	r3, #16
 800d15a:	687a      	ldr	r2, [r7, #4]
 800d15c:	4413      	add	r3, r2
 800d15e:	3304      	adds	r3, #4
 800d160:	e00b      	b.n	800d17a <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800d162:	7bbb      	ldrb	r3, [r7, #14]
 800d164:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d168:	4613      	mov	r3, r2
 800d16a:	009b      	lsls	r3, r3, #2
 800d16c:	4413      	add	r3, r2
 800d16e:	009b      	lsls	r3, r3, #2
 800d170:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800d174:	687a      	ldr	r2, [r7, #4]
 800d176:	4413      	add	r3, r2
 800d178:	3304      	adds	r3, #4
 800d17a:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800d17c:	7bbb      	ldrb	r3, [r7, #14]
 800d17e:	2b00      	cmp	r3, #0
 800d180:	d002      	beq.n	800d188 <USBD_StdEPReq+0x2d8>
 800d182:	7bbb      	ldrb	r3, [r7, #14]
 800d184:	2b80      	cmp	r3, #128	@ 0x80
 800d186:	d103      	bne.n	800d190 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800d188:	68bb      	ldr	r3, [r7, #8]
 800d18a:	2200      	movs	r2, #0
 800d18c:	601a      	str	r2, [r3, #0]
 800d18e:	e00e      	b.n	800d1ae <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800d190:	7bbb      	ldrb	r3, [r7, #14]
 800d192:	4619      	mov	r1, r3
 800d194:	6878      	ldr	r0, [r7, #4]
 800d196:	f001 f911 	bl	800e3bc <USBD_LL_IsStallEP>
 800d19a:	4603      	mov	r3, r0
 800d19c:	2b00      	cmp	r3, #0
 800d19e:	d003      	beq.n	800d1a8 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800d1a0:	68bb      	ldr	r3, [r7, #8]
 800d1a2:	2201      	movs	r2, #1
 800d1a4:	601a      	str	r2, [r3, #0]
 800d1a6:	e002      	b.n	800d1ae <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800d1a8:	68bb      	ldr	r3, [r7, #8]
 800d1aa:	2200      	movs	r2, #0
 800d1ac:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800d1ae:	68bb      	ldr	r3, [r7, #8]
 800d1b0:	2202      	movs	r2, #2
 800d1b2:	4619      	mov	r1, r3
 800d1b4:	6878      	ldr	r0, [r7, #4]
 800d1b6:	f000 fc07 	bl	800d9c8 <USBD_CtlSendData>
              break;
 800d1ba:	e004      	b.n	800d1c6 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800d1bc:	6839      	ldr	r1, [r7, #0]
 800d1be:	6878      	ldr	r0, [r7, #4]
 800d1c0:	f000 fb85 	bl	800d8ce <USBD_CtlError>
              break;
 800d1c4:	bf00      	nop
          }
          break;
 800d1c6:	e004      	b.n	800d1d2 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800d1c8:	6839      	ldr	r1, [r7, #0]
 800d1ca:	6878      	ldr	r0, [r7, #4]
 800d1cc:	f000 fb7f 	bl	800d8ce <USBD_CtlError>
          break;
 800d1d0:	bf00      	nop
      }
      break;
 800d1d2:	e005      	b.n	800d1e0 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800d1d4:	6839      	ldr	r1, [r7, #0]
 800d1d6:	6878      	ldr	r0, [r7, #4]
 800d1d8:	f000 fb79 	bl	800d8ce <USBD_CtlError>
      break;
 800d1dc:	e000      	b.n	800d1e0 <USBD_StdEPReq+0x330>
      break;
 800d1de:	bf00      	nop
  }

  return ret;
 800d1e0:	7bfb      	ldrb	r3, [r7, #15]
}
 800d1e2:	4618      	mov	r0, r3
 800d1e4:	3710      	adds	r7, #16
 800d1e6:	46bd      	mov	sp, r7
 800d1e8:	bd80      	pop	{r7, pc}
	...

0800d1ec <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d1ec:	b580      	push	{r7, lr}
 800d1ee:	b084      	sub	sp, #16
 800d1f0:	af00      	add	r7, sp, #0
 800d1f2:	6078      	str	r0, [r7, #4]
 800d1f4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800d1f6:	2300      	movs	r3, #0
 800d1f8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800d1fa:	2300      	movs	r3, #0
 800d1fc:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800d1fe:	2300      	movs	r3, #0
 800d200:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800d202:	683b      	ldr	r3, [r7, #0]
 800d204:	885b      	ldrh	r3, [r3, #2]
 800d206:	0a1b      	lsrs	r3, r3, #8
 800d208:	b29b      	uxth	r3, r3
 800d20a:	3b01      	subs	r3, #1
 800d20c:	2b0e      	cmp	r3, #14
 800d20e:	f200 8152 	bhi.w	800d4b6 <USBD_GetDescriptor+0x2ca>
 800d212:	a201      	add	r2, pc, #4	@ (adr r2, 800d218 <USBD_GetDescriptor+0x2c>)
 800d214:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d218:	0800d289 	.word	0x0800d289
 800d21c:	0800d2a1 	.word	0x0800d2a1
 800d220:	0800d2e1 	.word	0x0800d2e1
 800d224:	0800d4b7 	.word	0x0800d4b7
 800d228:	0800d4b7 	.word	0x0800d4b7
 800d22c:	0800d457 	.word	0x0800d457
 800d230:	0800d483 	.word	0x0800d483
 800d234:	0800d4b7 	.word	0x0800d4b7
 800d238:	0800d4b7 	.word	0x0800d4b7
 800d23c:	0800d4b7 	.word	0x0800d4b7
 800d240:	0800d4b7 	.word	0x0800d4b7
 800d244:	0800d4b7 	.word	0x0800d4b7
 800d248:	0800d4b7 	.word	0x0800d4b7
 800d24c:	0800d4b7 	.word	0x0800d4b7
 800d250:	0800d255 	.word	0x0800d255
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800d254:	687b      	ldr	r3, [r7, #4]
 800d256:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d25a:	69db      	ldr	r3, [r3, #28]
 800d25c:	2b00      	cmp	r3, #0
 800d25e:	d00b      	beq.n	800d278 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800d260:	687b      	ldr	r3, [r7, #4]
 800d262:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d266:	69db      	ldr	r3, [r3, #28]
 800d268:	687a      	ldr	r2, [r7, #4]
 800d26a:	7c12      	ldrb	r2, [r2, #16]
 800d26c:	f107 0108 	add.w	r1, r7, #8
 800d270:	4610      	mov	r0, r2
 800d272:	4798      	blx	r3
 800d274:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d276:	e126      	b.n	800d4c6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800d278:	6839      	ldr	r1, [r7, #0]
 800d27a:	6878      	ldr	r0, [r7, #4]
 800d27c:	f000 fb27 	bl	800d8ce <USBD_CtlError>
        err++;
 800d280:	7afb      	ldrb	r3, [r7, #11]
 800d282:	3301      	adds	r3, #1
 800d284:	72fb      	strb	r3, [r7, #11]
      break;
 800d286:	e11e      	b.n	800d4c6 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d28e:	681b      	ldr	r3, [r3, #0]
 800d290:	687a      	ldr	r2, [r7, #4]
 800d292:	7c12      	ldrb	r2, [r2, #16]
 800d294:	f107 0108 	add.w	r1, r7, #8
 800d298:	4610      	mov	r0, r2
 800d29a:	4798      	blx	r3
 800d29c:	60f8      	str	r0, [r7, #12]
      break;
 800d29e:	e112      	b.n	800d4c6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	7c1b      	ldrb	r3, [r3, #16]
 800d2a4:	2b00      	cmp	r3, #0
 800d2a6:	d10d      	bne.n	800d2c4 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d2ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d2b0:	f107 0208 	add.w	r2, r7, #8
 800d2b4:	4610      	mov	r0, r2
 800d2b6:	4798      	blx	r3
 800d2b8:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d2ba:	68fb      	ldr	r3, [r7, #12]
 800d2bc:	3301      	adds	r3, #1
 800d2be:	2202      	movs	r2, #2
 800d2c0:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800d2c2:	e100      	b.n	800d4c6 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d2ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d2cc:	f107 0208 	add.w	r2, r7, #8
 800d2d0:	4610      	mov	r0, r2
 800d2d2:	4798      	blx	r3
 800d2d4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d2d6:	68fb      	ldr	r3, [r7, #12]
 800d2d8:	3301      	adds	r3, #1
 800d2da:	2202      	movs	r2, #2
 800d2dc:	701a      	strb	r2, [r3, #0]
      break;
 800d2de:	e0f2      	b.n	800d4c6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800d2e0:	683b      	ldr	r3, [r7, #0]
 800d2e2:	885b      	ldrh	r3, [r3, #2]
 800d2e4:	b2db      	uxtb	r3, r3
 800d2e6:	2b05      	cmp	r3, #5
 800d2e8:	f200 80ac 	bhi.w	800d444 <USBD_GetDescriptor+0x258>
 800d2ec:	a201      	add	r2, pc, #4	@ (adr r2, 800d2f4 <USBD_GetDescriptor+0x108>)
 800d2ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d2f2:	bf00      	nop
 800d2f4:	0800d30d 	.word	0x0800d30d
 800d2f8:	0800d341 	.word	0x0800d341
 800d2fc:	0800d375 	.word	0x0800d375
 800d300:	0800d3a9 	.word	0x0800d3a9
 800d304:	0800d3dd 	.word	0x0800d3dd
 800d308:	0800d411 	.word	0x0800d411
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800d30c:	687b      	ldr	r3, [r7, #4]
 800d30e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d312:	685b      	ldr	r3, [r3, #4]
 800d314:	2b00      	cmp	r3, #0
 800d316:	d00b      	beq.n	800d330 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800d318:	687b      	ldr	r3, [r7, #4]
 800d31a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d31e:	685b      	ldr	r3, [r3, #4]
 800d320:	687a      	ldr	r2, [r7, #4]
 800d322:	7c12      	ldrb	r2, [r2, #16]
 800d324:	f107 0108 	add.w	r1, r7, #8
 800d328:	4610      	mov	r0, r2
 800d32a:	4798      	blx	r3
 800d32c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d32e:	e091      	b.n	800d454 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d330:	6839      	ldr	r1, [r7, #0]
 800d332:	6878      	ldr	r0, [r7, #4]
 800d334:	f000 facb 	bl	800d8ce <USBD_CtlError>
            err++;
 800d338:	7afb      	ldrb	r3, [r7, #11]
 800d33a:	3301      	adds	r3, #1
 800d33c:	72fb      	strb	r3, [r7, #11]
          break;
 800d33e:	e089      	b.n	800d454 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d346:	689b      	ldr	r3, [r3, #8]
 800d348:	2b00      	cmp	r3, #0
 800d34a:	d00b      	beq.n	800d364 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800d34c:	687b      	ldr	r3, [r7, #4]
 800d34e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d352:	689b      	ldr	r3, [r3, #8]
 800d354:	687a      	ldr	r2, [r7, #4]
 800d356:	7c12      	ldrb	r2, [r2, #16]
 800d358:	f107 0108 	add.w	r1, r7, #8
 800d35c:	4610      	mov	r0, r2
 800d35e:	4798      	blx	r3
 800d360:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d362:	e077      	b.n	800d454 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d364:	6839      	ldr	r1, [r7, #0]
 800d366:	6878      	ldr	r0, [r7, #4]
 800d368:	f000 fab1 	bl	800d8ce <USBD_CtlError>
            err++;
 800d36c:	7afb      	ldrb	r3, [r7, #11]
 800d36e:	3301      	adds	r3, #1
 800d370:	72fb      	strb	r3, [r7, #11]
          break;
 800d372:	e06f      	b.n	800d454 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800d374:	687b      	ldr	r3, [r7, #4]
 800d376:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d37a:	68db      	ldr	r3, [r3, #12]
 800d37c:	2b00      	cmp	r3, #0
 800d37e:	d00b      	beq.n	800d398 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d386:	68db      	ldr	r3, [r3, #12]
 800d388:	687a      	ldr	r2, [r7, #4]
 800d38a:	7c12      	ldrb	r2, [r2, #16]
 800d38c:	f107 0108 	add.w	r1, r7, #8
 800d390:	4610      	mov	r0, r2
 800d392:	4798      	blx	r3
 800d394:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d396:	e05d      	b.n	800d454 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d398:	6839      	ldr	r1, [r7, #0]
 800d39a:	6878      	ldr	r0, [r7, #4]
 800d39c:	f000 fa97 	bl	800d8ce <USBD_CtlError>
            err++;
 800d3a0:	7afb      	ldrb	r3, [r7, #11]
 800d3a2:	3301      	adds	r3, #1
 800d3a4:	72fb      	strb	r3, [r7, #11]
          break;
 800d3a6:	e055      	b.n	800d454 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d3ae:	691b      	ldr	r3, [r3, #16]
 800d3b0:	2b00      	cmp	r3, #0
 800d3b2:	d00b      	beq.n	800d3cc <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800d3b4:	687b      	ldr	r3, [r7, #4]
 800d3b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d3ba:	691b      	ldr	r3, [r3, #16]
 800d3bc:	687a      	ldr	r2, [r7, #4]
 800d3be:	7c12      	ldrb	r2, [r2, #16]
 800d3c0:	f107 0108 	add.w	r1, r7, #8
 800d3c4:	4610      	mov	r0, r2
 800d3c6:	4798      	blx	r3
 800d3c8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d3ca:	e043      	b.n	800d454 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d3cc:	6839      	ldr	r1, [r7, #0]
 800d3ce:	6878      	ldr	r0, [r7, #4]
 800d3d0:	f000 fa7d 	bl	800d8ce <USBD_CtlError>
            err++;
 800d3d4:	7afb      	ldrb	r3, [r7, #11]
 800d3d6:	3301      	adds	r3, #1
 800d3d8:	72fb      	strb	r3, [r7, #11]
          break;
 800d3da:	e03b      	b.n	800d454 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d3e2:	695b      	ldr	r3, [r3, #20]
 800d3e4:	2b00      	cmp	r3, #0
 800d3e6:	d00b      	beq.n	800d400 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800d3e8:	687b      	ldr	r3, [r7, #4]
 800d3ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d3ee:	695b      	ldr	r3, [r3, #20]
 800d3f0:	687a      	ldr	r2, [r7, #4]
 800d3f2:	7c12      	ldrb	r2, [r2, #16]
 800d3f4:	f107 0108 	add.w	r1, r7, #8
 800d3f8:	4610      	mov	r0, r2
 800d3fa:	4798      	blx	r3
 800d3fc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d3fe:	e029      	b.n	800d454 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d400:	6839      	ldr	r1, [r7, #0]
 800d402:	6878      	ldr	r0, [r7, #4]
 800d404:	f000 fa63 	bl	800d8ce <USBD_CtlError>
            err++;
 800d408:	7afb      	ldrb	r3, [r7, #11]
 800d40a:	3301      	adds	r3, #1
 800d40c:	72fb      	strb	r3, [r7, #11]
          break;
 800d40e:	e021      	b.n	800d454 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d416:	699b      	ldr	r3, [r3, #24]
 800d418:	2b00      	cmp	r3, #0
 800d41a:	d00b      	beq.n	800d434 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d422:	699b      	ldr	r3, [r3, #24]
 800d424:	687a      	ldr	r2, [r7, #4]
 800d426:	7c12      	ldrb	r2, [r2, #16]
 800d428:	f107 0108 	add.w	r1, r7, #8
 800d42c:	4610      	mov	r0, r2
 800d42e:	4798      	blx	r3
 800d430:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d432:	e00f      	b.n	800d454 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d434:	6839      	ldr	r1, [r7, #0]
 800d436:	6878      	ldr	r0, [r7, #4]
 800d438:	f000 fa49 	bl	800d8ce <USBD_CtlError>
            err++;
 800d43c:	7afb      	ldrb	r3, [r7, #11]
 800d43e:	3301      	adds	r3, #1
 800d440:	72fb      	strb	r3, [r7, #11]
          break;
 800d442:	e007      	b.n	800d454 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800d444:	6839      	ldr	r1, [r7, #0]
 800d446:	6878      	ldr	r0, [r7, #4]
 800d448:	f000 fa41 	bl	800d8ce <USBD_CtlError>
          err++;
 800d44c:	7afb      	ldrb	r3, [r7, #11]
 800d44e:	3301      	adds	r3, #1
 800d450:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800d452:	bf00      	nop
      }
      break;
 800d454:	e037      	b.n	800d4c6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d456:	687b      	ldr	r3, [r7, #4]
 800d458:	7c1b      	ldrb	r3, [r3, #16]
 800d45a:	2b00      	cmp	r3, #0
 800d45c:	d109      	bne.n	800d472 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d464:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d466:	f107 0208 	add.w	r2, r7, #8
 800d46a:	4610      	mov	r0, r2
 800d46c:	4798      	blx	r3
 800d46e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d470:	e029      	b.n	800d4c6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800d472:	6839      	ldr	r1, [r7, #0]
 800d474:	6878      	ldr	r0, [r7, #4]
 800d476:	f000 fa2a 	bl	800d8ce <USBD_CtlError>
        err++;
 800d47a:	7afb      	ldrb	r3, [r7, #11]
 800d47c:	3301      	adds	r3, #1
 800d47e:	72fb      	strb	r3, [r7, #11]
      break;
 800d480:	e021      	b.n	800d4c6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	7c1b      	ldrb	r3, [r3, #16]
 800d486:	2b00      	cmp	r3, #0
 800d488:	d10d      	bne.n	800d4a6 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800d48a:	687b      	ldr	r3, [r7, #4]
 800d48c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d490:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d492:	f107 0208 	add.w	r2, r7, #8
 800d496:	4610      	mov	r0, r2
 800d498:	4798      	blx	r3
 800d49a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800d49c:	68fb      	ldr	r3, [r7, #12]
 800d49e:	3301      	adds	r3, #1
 800d4a0:	2207      	movs	r2, #7
 800d4a2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d4a4:	e00f      	b.n	800d4c6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800d4a6:	6839      	ldr	r1, [r7, #0]
 800d4a8:	6878      	ldr	r0, [r7, #4]
 800d4aa:	f000 fa10 	bl	800d8ce <USBD_CtlError>
        err++;
 800d4ae:	7afb      	ldrb	r3, [r7, #11]
 800d4b0:	3301      	adds	r3, #1
 800d4b2:	72fb      	strb	r3, [r7, #11]
      break;
 800d4b4:	e007      	b.n	800d4c6 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800d4b6:	6839      	ldr	r1, [r7, #0]
 800d4b8:	6878      	ldr	r0, [r7, #4]
 800d4ba:	f000 fa08 	bl	800d8ce <USBD_CtlError>
      err++;
 800d4be:	7afb      	ldrb	r3, [r7, #11]
 800d4c0:	3301      	adds	r3, #1
 800d4c2:	72fb      	strb	r3, [r7, #11]
      break;
 800d4c4:	bf00      	nop
  }

  if (err != 0U)
 800d4c6:	7afb      	ldrb	r3, [r7, #11]
 800d4c8:	2b00      	cmp	r3, #0
 800d4ca:	d11e      	bne.n	800d50a <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800d4cc:	683b      	ldr	r3, [r7, #0]
 800d4ce:	88db      	ldrh	r3, [r3, #6]
 800d4d0:	2b00      	cmp	r3, #0
 800d4d2:	d016      	beq.n	800d502 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800d4d4:	893b      	ldrh	r3, [r7, #8]
 800d4d6:	2b00      	cmp	r3, #0
 800d4d8:	d00e      	beq.n	800d4f8 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800d4da:	683b      	ldr	r3, [r7, #0]
 800d4dc:	88da      	ldrh	r2, [r3, #6]
 800d4de:	893b      	ldrh	r3, [r7, #8]
 800d4e0:	4293      	cmp	r3, r2
 800d4e2:	bf28      	it	cs
 800d4e4:	4613      	movcs	r3, r2
 800d4e6:	b29b      	uxth	r3, r3
 800d4e8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800d4ea:	893b      	ldrh	r3, [r7, #8]
 800d4ec:	461a      	mov	r2, r3
 800d4ee:	68f9      	ldr	r1, [r7, #12]
 800d4f0:	6878      	ldr	r0, [r7, #4]
 800d4f2:	f000 fa69 	bl	800d9c8 <USBD_CtlSendData>
 800d4f6:	e009      	b.n	800d50c <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800d4f8:	6839      	ldr	r1, [r7, #0]
 800d4fa:	6878      	ldr	r0, [r7, #4]
 800d4fc:	f000 f9e7 	bl	800d8ce <USBD_CtlError>
 800d500:	e004      	b.n	800d50c <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800d502:	6878      	ldr	r0, [r7, #4]
 800d504:	f000 faba 	bl	800da7c <USBD_CtlSendStatus>
 800d508:	e000      	b.n	800d50c <USBD_GetDescriptor+0x320>
    return;
 800d50a:	bf00      	nop
  }
}
 800d50c:	3710      	adds	r7, #16
 800d50e:	46bd      	mov	sp, r7
 800d510:	bd80      	pop	{r7, pc}
 800d512:	bf00      	nop

0800d514 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d514:	b580      	push	{r7, lr}
 800d516:	b084      	sub	sp, #16
 800d518:	af00      	add	r7, sp, #0
 800d51a:	6078      	str	r0, [r7, #4]
 800d51c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800d51e:	683b      	ldr	r3, [r7, #0]
 800d520:	889b      	ldrh	r3, [r3, #4]
 800d522:	2b00      	cmp	r3, #0
 800d524:	d131      	bne.n	800d58a <USBD_SetAddress+0x76>
 800d526:	683b      	ldr	r3, [r7, #0]
 800d528:	88db      	ldrh	r3, [r3, #6]
 800d52a:	2b00      	cmp	r3, #0
 800d52c:	d12d      	bne.n	800d58a <USBD_SetAddress+0x76>
 800d52e:	683b      	ldr	r3, [r7, #0]
 800d530:	885b      	ldrh	r3, [r3, #2]
 800d532:	2b7f      	cmp	r3, #127	@ 0x7f
 800d534:	d829      	bhi.n	800d58a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800d536:	683b      	ldr	r3, [r7, #0]
 800d538:	885b      	ldrh	r3, [r3, #2]
 800d53a:	b2db      	uxtb	r3, r3
 800d53c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d540:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d542:	687b      	ldr	r3, [r7, #4]
 800d544:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d548:	b2db      	uxtb	r3, r3
 800d54a:	2b03      	cmp	r3, #3
 800d54c:	d104      	bne.n	800d558 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800d54e:	6839      	ldr	r1, [r7, #0]
 800d550:	6878      	ldr	r0, [r7, #4]
 800d552:	f000 f9bc 	bl	800d8ce <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d556:	e01d      	b.n	800d594 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800d558:	687b      	ldr	r3, [r7, #4]
 800d55a:	7bfa      	ldrb	r2, [r7, #15]
 800d55c:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800d560:	7bfb      	ldrb	r3, [r7, #15]
 800d562:	4619      	mov	r1, r3
 800d564:	6878      	ldr	r0, [r7, #4]
 800d566:	f000 ff55 	bl	800e414 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800d56a:	6878      	ldr	r0, [r7, #4]
 800d56c:	f000 fa86 	bl	800da7c <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800d570:	7bfb      	ldrb	r3, [r7, #15]
 800d572:	2b00      	cmp	r3, #0
 800d574:	d004      	beq.n	800d580 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	2202      	movs	r2, #2
 800d57a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d57e:	e009      	b.n	800d594 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800d580:	687b      	ldr	r3, [r7, #4]
 800d582:	2201      	movs	r2, #1
 800d584:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d588:	e004      	b.n	800d594 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800d58a:	6839      	ldr	r1, [r7, #0]
 800d58c:	6878      	ldr	r0, [r7, #4]
 800d58e:	f000 f99e 	bl	800d8ce <USBD_CtlError>
  }
}
 800d592:	bf00      	nop
 800d594:	bf00      	nop
 800d596:	3710      	adds	r7, #16
 800d598:	46bd      	mov	sp, r7
 800d59a:	bd80      	pop	{r7, pc}

0800d59c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d59c:	b580      	push	{r7, lr}
 800d59e:	b084      	sub	sp, #16
 800d5a0:	af00      	add	r7, sp, #0
 800d5a2:	6078      	str	r0, [r7, #4]
 800d5a4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d5a6:	2300      	movs	r3, #0
 800d5a8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800d5aa:	683b      	ldr	r3, [r7, #0]
 800d5ac:	885b      	ldrh	r3, [r3, #2]
 800d5ae:	b2da      	uxtb	r2, r3
 800d5b0:	4b4e      	ldr	r3, [pc, #312]	@ (800d6ec <USBD_SetConfig+0x150>)
 800d5b2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800d5b4:	4b4d      	ldr	r3, [pc, #308]	@ (800d6ec <USBD_SetConfig+0x150>)
 800d5b6:	781b      	ldrb	r3, [r3, #0]
 800d5b8:	2b01      	cmp	r3, #1
 800d5ba:	d905      	bls.n	800d5c8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800d5bc:	6839      	ldr	r1, [r7, #0]
 800d5be:	6878      	ldr	r0, [r7, #4]
 800d5c0:	f000 f985 	bl	800d8ce <USBD_CtlError>
    return USBD_FAIL;
 800d5c4:	2303      	movs	r3, #3
 800d5c6:	e08c      	b.n	800d6e2 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d5ce:	b2db      	uxtb	r3, r3
 800d5d0:	2b02      	cmp	r3, #2
 800d5d2:	d002      	beq.n	800d5da <USBD_SetConfig+0x3e>
 800d5d4:	2b03      	cmp	r3, #3
 800d5d6:	d029      	beq.n	800d62c <USBD_SetConfig+0x90>
 800d5d8:	e075      	b.n	800d6c6 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800d5da:	4b44      	ldr	r3, [pc, #272]	@ (800d6ec <USBD_SetConfig+0x150>)
 800d5dc:	781b      	ldrb	r3, [r3, #0]
 800d5de:	2b00      	cmp	r3, #0
 800d5e0:	d020      	beq.n	800d624 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800d5e2:	4b42      	ldr	r3, [pc, #264]	@ (800d6ec <USBD_SetConfig+0x150>)
 800d5e4:	781b      	ldrb	r3, [r3, #0]
 800d5e6:	461a      	mov	r2, r3
 800d5e8:	687b      	ldr	r3, [r7, #4]
 800d5ea:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800d5ec:	4b3f      	ldr	r3, [pc, #252]	@ (800d6ec <USBD_SetConfig+0x150>)
 800d5ee:	781b      	ldrb	r3, [r3, #0]
 800d5f0:	4619      	mov	r1, r3
 800d5f2:	6878      	ldr	r0, [r7, #4]
 800d5f4:	f7fe ffb9 	bl	800c56a <USBD_SetClassConfig>
 800d5f8:	4603      	mov	r3, r0
 800d5fa:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800d5fc:	7bfb      	ldrb	r3, [r7, #15]
 800d5fe:	2b00      	cmp	r3, #0
 800d600:	d008      	beq.n	800d614 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800d602:	6839      	ldr	r1, [r7, #0]
 800d604:	6878      	ldr	r0, [r7, #4]
 800d606:	f000 f962 	bl	800d8ce <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800d60a:	687b      	ldr	r3, [r7, #4]
 800d60c:	2202      	movs	r2, #2
 800d60e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800d612:	e065      	b.n	800d6e0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800d614:	6878      	ldr	r0, [r7, #4]
 800d616:	f000 fa31 	bl	800da7c <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800d61a:	687b      	ldr	r3, [r7, #4]
 800d61c:	2203      	movs	r2, #3
 800d61e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800d622:	e05d      	b.n	800d6e0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800d624:	6878      	ldr	r0, [r7, #4]
 800d626:	f000 fa29 	bl	800da7c <USBD_CtlSendStatus>
      break;
 800d62a:	e059      	b.n	800d6e0 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800d62c:	4b2f      	ldr	r3, [pc, #188]	@ (800d6ec <USBD_SetConfig+0x150>)
 800d62e:	781b      	ldrb	r3, [r3, #0]
 800d630:	2b00      	cmp	r3, #0
 800d632:	d112      	bne.n	800d65a <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800d634:	687b      	ldr	r3, [r7, #4]
 800d636:	2202      	movs	r2, #2
 800d638:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800d63c:	4b2b      	ldr	r3, [pc, #172]	@ (800d6ec <USBD_SetConfig+0x150>)
 800d63e:	781b      	ldrb	r3, [r3, #0]
 800d640:	461a      	mov	r2, r3
 800d642:	687b      	ldr	r3, [r7, #4]
 800d644:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800d646:	4b29      	ldr	r3, [pc, #164]	@ (800d6ec <USBD_SetConfig+0x150>)
 800d648:	781b      	ldrb	r3, [r3, #0]
 800d64a:	4619      	mov	r1, r3
 800d64c:	6878      	ldr	r0, [r7, #4]
 800d64e:	f7fe ffa8 	bl	800c5a2 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800d652:	6878      	ldr	r0, [r7, #4]
 800d654:	f000 fa12 	bl	800da7c <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800d658:	e042      	b.n	800d6e0 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800d65a:	4b24      	ldr	r3, [pc, #144]	@ (800d6ec <USBD_SetConfig+0x150>)
 800d65c:	781b      	ldrb	r3, [r3, #0]
 800d65e:	461a      	mov	r2, r3
 800d660:	687b      	ldr	r3, [r7, #4]
 800d662:	685b      	ldr	r3, [r3, #4]
 800d664:	429a      	cmp	r2, r3
 800d666:	d02a      	beq.n	800d6be <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800d668:	687b      	ldr	r3, [r7, #4]
 800d66a:	685b      	ldr	r3, [r3, #4]
 800d66c:	b2db      	uxtb	r3, r3
 800d66e:	4619      	mov	r1, r3
 800d670:	6878      	ldr	r0, [r7, #4]
 800d672:	f7fe ff96 	bl	800c5a2 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800d676:	4b1d      	ldr	r3, [pc, #116]	@ (800d6ec <USBD_SetConfig+0x150>)
 800d678:	781b      	ldrb	r3, [r3, #0]
 800d67a:	461a      	mov	r2, r3
 800d67c:	687b      	ldr	r3, [r7, #4]
 800d67e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800d680:	4b1a      	ldr	r3, [pc, #104]	@ (800d6ec <USBD_SetConfig+0x150>)
 800d682:	781b      	ldrb	r3, [r3, #0]
 800d684:	4619      	mov	r1, r3
 800d686:	6878      	ldr	r0, [r7, #4]
 800d688:	f7fe ff6f 	bl	800c56a <USBD_SetClassConfig>
 800d68c:	4603      	mov	r3, r0
 800d68e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800d690:	7bfb      	ldrb	r3, [r7, #15]
 800d692:	2b00      	cmp	r3, #0
 800d694:	d00f      	beq.n	800d6b6 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800d696:	6839      	ldr	r1, [r7, #0]
 800d698:	6878      	ldr	r0, [r7, #4]
 800d69a:	f000 f918 	bl	800d8ce <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800d69e:	687b      	ldr	r3, [r7, #4]
 800d6a0:	685b      	ldr	r3, [r3, #4]
 800d6a2:	b2db      	uxtb	r3, r3
 800d6a4:	4619      	mov	r1, r3
 800d6a6:	6878      	ldr	r0, [r7, #4]
 800d6a8:	f7fe ff7b 	bl	800c5a2 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800d6ac:	687b      	ldr	r3, [r7, #4]
 800d6ae:	2202      	movs	r2, #2
 800d6b0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800d6b4:	e014      	b.n	800d6e0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800d6b6:	6878      	ldr	r0, [r7, #4]
 800d6b8:	f000 f9e0 	bl	800da7c <USBD_CtlSendStatus>
      break;
 800d6bc:	e010      	b.n	800d6e0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800d6be:	6878      	ldr	r0, [r7, #4]
 800d6c0:	f000 f9dc 	bl	800da7c <USBD_CtlSendStatus>
      break;
 800d6c4:	e00c      	b.n	800d6e0 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800d6c6:	6839      	ldr	r1, [r7, #0]
 800d6c8:	6878      	ldr	r0, [r7, #4]
 800d6ca:	f000 f900 	bl	800d8ce <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800d6ce:	4b07      	ldr	r3, [pc, #28]	@ (800d6ec <USBD_SetConfig+0x150>)
 800d6d0:	781b      	ldrb	r3, [r3, #0]
 800d6d2:	4619      	mov	r1, r3
 800d6d4:	6878      	ldr	r0, [r7, #4]
 800d6d6:	f7fe ff64 	bl	800c5a2 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800d6da:	2303      	movs	r3, #3
 800d6dc:	73fb      	strb	r3, [r7, #15]
      break;
 800d6de:	bf00      	nop
  }

  return ret;
 800d6e0:	7bfb      	ldrb	r3, [r7, #15]
}
 800d6e2:	4618      	mov	r0, r3
 800d6e4:	3710      	adds	r7, #16
 800d6e6:	46bd      	mov	sp, r7
 800d6e8:	bd80      	pop	{r7, pc}
 800d6ea:	bf00      	nop
 800d6ec:	2006ea88 	.word	0x2006ea88

0800d6f0 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d6f0:	b580      	push	{r7, lr}
 800d6f2:	b082      	sub	sp, #8
 800d6f4:	af00      	add	r7, sp, #0
 800d6f6:	6078      	str	r0, [r7, #4]
 800d6f8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800d6fa:	683b      	ldr	r3, [r7, #0]
 800d6fc:	88db      	ldrh	r3, [r3, #6]
 800d6fe:	2b01      	cmp	r3, #1
 800d700:	d004      	beq.n	800d70c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800d702:	6839      	ldr	r1, [r7, #0]
 800d704:	6878      	ldr	r0, [r7, #4]
 800d706:	f000 f8e2 	bl	800d8ce <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800d70a:	e023      	b.n	800d754 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800d70c:	687b      	ldr	r3, [r7, #4]
 800d70e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d712:	b2db      	uxtb	r3, r3
 800d714:	2b02      	cmp	r3, #2
 800d716:	dc02      	bgt.n	800d71e <USBD_GetConfig+0x2e>
 800d718:	2b00      	cmp	r3, #0
 800d71a:	dc03      	bgt.n	800d724 <USBD_GetConfig+0x34>
 800d71c:	e015      	b.n	800d74a <USBD_GetConfig+0x5a>
 800d71e:	2b03      	cmp	r3, #3
 800d720:	d00b      	beq.n	800d73a <USBD_GetConfig+0x4a>
 800d722:	e012      	b.n	800d74a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	2200      	movs	r2, #0
 800d728:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	3308      	adds	r3, #8
 800d72e:	2201      	movs	r2, #1
 800d730:	4619      	mov	r1, r3
 800d732:	6878      	ldr	r0, [r7, #4]
 800d734:	f000 f948 	bl	800d9c8 <USBD_CtlSendData>
        break;
 800d738:	e00c      	b.n	800d754 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	3304      	adds	r3, #4
 800d73e:	2201      	movs	r2, #1
 800d740:	4619      	mov	r1, r3
 800d742:	6878      	ldr	r0, [r7, #4]
 800d744:	f000 f940 	bl	800d9c8 <USBD_CtlSendData>
        break;
 800d748:	e004      	b.n	800d754 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800d74a:	6839      	ldr	r1, [r7, #0]
 800d74c:	6878      	ldr	r0, [r7, #4]
 800d74e:	f000 f8be 	bl	800d8ce <USBD_CtlError>
        break;
 800d752:	bf00      	nop
}
 800d754:	bf00      	nop
 800d756:	3708      	adds	r7, #8
 800d758:	46bd      	mov	sp, r7
 800d75a:	bd80      	pop	{r7, pc}

0800d75c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d75c:	b580      	push	{r7, lr}
 800d75e:	b082      	sub	sp, #8
 800d760:	af00      	add	r7, sp, #0
 800d762:	6078      	str	r0, [r7, #4]
 800d764:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d76c:	b2db      	uxtb	r3, r3
 800d76e:	3b01      	subs	r3, #1
 800d770:	2b02      	cmp	r3, #2
 800d772:	d81e      	bhi.n	800d7b2 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800d774:	683b      	ldr	r3, [r7, #0]
 800d776:	88db      	ldrh	r3, [r3, #6]
 800d778:	2b02      	cmp	r3, #2
 800d77a:	d004      	beq.n	800d786 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800d77c:	6839      	ldr	r1, [r7, #0]
 800d77e:	6878      	ldr	r0, [r7, #4]
 800d780:	f000 f8a5 	bl	800d8ce <USBD_CtlError>
        break;
 800d784:	e01a      	b.n	800d7bc <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800d786:	687b      	ldr	r3, [r7, #4]
 800d788:	2201      	movs	r2, #1
 800d78a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800d78c:	687b      	ldr	r3, [r7, #4]
 800d78e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800d792:	2b00      	cmp	r3, #0
 800d794:	d005      	beq.n	800d7a2 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800d796:	687b      	ldr	r3, [r7, #4]
 800d798:	68db      	ldr	r3, [r3, #12]
 800d79a:	f043 0202 	orr.w	r2, r3, #2
 800d79e:	687b      	ldr	r3, [r7, #4]
 800d7a0:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800d7a2:	687b      	ldr	r3, [r7, #4]
 800d7a4:	330c      	adds	r3, #12
 800d7a6:	2202      	movs	r2, #2
 800d7a8:	4619      	mov	r1, r3
 800d7aa:	6878      	ldr	r0, [r7, #4]
 800d7ac:	f000 f90c 	bl	800d9c8 <USBD_CtlSendData>
      break;
 800d7b0:	e004      	b.n	800d7bc <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800d7b2:	6839      	ldr	r1, [r7, #0]
 800d7b4:	6878      	ldr	r0, [r7, #4]
 800d7b6:	f000 f88a 	bl	800d8ce <USBD_CtlError>
      break;
 800d7ba:	bf00      	nop
  }
}
 800d7bc:	bf00      	nop
 800d7be:	3708      	adds	r7, #8
 800d7c0:	46bd      	mov	sp, r7
 800d7c2:	bd80      	pop	{r7, pc}

0800d7c4 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d7c4:	b580      	push	{r7, lr}
 800d7c6:	b082      	sub	sp, #8
 800d7c8:	af00      	add	r7, sp, #0
 800d7ca:	6078      	str	r0, [r7, #4]
 800d7cc:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d7ce:	683b      	ldr	r3, [r7, #0]
 800d7d0:	885b      	ldrh	r3, [r3, #2]
 800d7d2:	2b01      	cmp	r3, #1
 800d7d4:	d107      	bne.n	800d7e6 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800d7d6:	687b      	ldr	r3, [r7, #4]
 800d7d8:	2201      	movs	r2, #1
 800d7da:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800d7de:	6878      	ldr	r0, [r7, #4]
 800d7e0:	f000 f94c 	bl	800da7c <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800d7e4:	e013      	b.n	800d80e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800d7e6:	683b      	ldr	r3, [r7, #0]
 800d7e8:	885b      	ldrh	r3, [r3, #2]
 800d7ea:	2b02      	cmp	r3, #2
 800d7ec:	d10b      	bne.n	800d806 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800d7ee:	683b      	ldr	r3, [r7, #0]
 800d7f0:	889b      	ldrh	r3, [r3, #4]
 800d7f2:	0a1b      	lsrs	r3, r3, #8
 800d7f4:	b29b      	uxth	r3, r3
 800d7f6:	b2da      	uxtb	r2, r3
 800d7f8:	687b      	ldr	r3, [r7, #4]
 800d7fa:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800d7fe:	6878      	ldr	r0, [r7, #4]
 800d800:	f000 f93c 	bl	800da7c <USBD_CtlSendStatus>
}
 800d804:	e003      	b.n	800d80e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800d806:	6839      	ldr	r1, [r7, #0]
 800d808:	6878      	ldr	r0, [r7, #4]
 800d80a:	f000 f860 	bl	800d8ce <USBD_CtlError>
}
 800d80e:	bf00      	nop
 800d810:	3708      	adds	r7, #8
 800d812:	46bd      	mov	sp, r7
 800d814:	bd80      	pop	{r7, pc}

0800d816 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d816:	b580      	push	{r7, lr}
 800d818:	b082      	sub	sp, #8
 800d81a:	af00      	add	r7, sp, #0
 800d81c:	6078      	str	r0, [r7, #4]
 800d81e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d820:	687b      	ldr	r3, [r7, #4]
 800d822:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d826:	b2db      	uxtb	r3, r3
 800d828:	3b01      	subs	r3, #1
 800d82a:	2b02      	cmp	r3, #2
 800d82c:	d80b      	bhi.n	800d846 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d82e:	683b      	ldr	r3, [r7, #0]
 800d830:	885b      	ldrh	r3, [r3, #2]
 800d832:	2b01      	cmp	r3, #1
 800d834:	d10c      	bne.n	800d850 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800d836:	687b      	ldr	r3, [r7, #4]
 800d838:	2200      	movs	r2, #0
 800d83a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800d83e:	6878      	ldr	r0, [r7, #4]
 800d840:	f000 f91c 	bl	800da7c <USBD_CtlSendStatus>
      }
      break;
 800d844:	e004      	b.n	800d850 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800d846:	6839      	ldr	r1, [r7, #0]
 800d848:	6878      	ldr	r0, [r7, #4]
 800d84a:	f000 f840 	bl	800d8ce <USBD_CtlError>
      break;
 800d84e:	e000      	b.n	800d852 <USBD_ClrFeature+0x3c>
      break;
 800d850:	bf00      	nop
  }
}
 800d852:	bf00      	nop
 800d854:	3708      	adds	r7, #8
 800d856:	46bd      	mov	sp, r7
 800d858:	bd80      	pop	{r7, pc}

0800d85a <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800d85a:	b580      	push	{r7, lr}
 800d85c:	b084      	sub	sp, #16
 800d85e:	af00      	add	r7, sp, #0
 800d860:	6078      	str	r0, [r7, #4]
 800d862:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800d864:	683b      	ldr	r3, [r7, #0]
 800d866:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800d868:	68fb      	ldr	r3, [r7, #12]
 800d86a:	781a      	ldrb	r2, [r3, #0]
 800d86c:	687b      	ldr	r3, [r7, #4]
 800d86e:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800d870:	68fb      	ldr	r3, [r7, #12]
 800d872:	3301      	adds	r3, #1
 800d874:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800d876:	68fb      	ldr	r3, [r7, #12]
 800d878:	781a      	ldrb	r2, [r3, #0]
 800d87a:	687b      	ldr	r3, [r7, #4]
 800d87c:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800d87e:	68fb      	ldr	r3, [r7, #12]
 800d880:	3301      	adds	r3, #1
 800d882:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800d884:	68f8      	ldr	r0, [r7, #12]
 800d886:	f7ff fa16 	bl	800ccb6 <SWAPBYTE>
 800d88a:	4603      	mov	r3, r0
 800d88c:	461a      	mov	r2, r3
 800d88e:	687b      	ldr	r3, [r7, #4]
 800d890:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800d892:	68fb      	ldr	r3, [r7, #12]
 800d894:	3301      	adds	r3, #1
 800d896:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800d898:	68fb      	ldr	r3, [r7, #12]
 800d89a:	3301      	adds	r3, #1
 800d89c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800d89e:	68f8      	ldr	r0, [r7, #12]
 800d8a0:	f7ff fa09 	bl	800ccb6 <SWAPBYTE>
 800d8a4:	4603      	mov	r3, r0
 800d8a6:	461a      	mov	r2, r3
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800d8ac:	68fb      	ldr	r3, [r7, #12]
 800d8ae:	3301      	adds	r3, #1
 800d8b0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800d8b2:	68fb      	ldr	r3, [r7, #12]
 800d8b4:	3301      	adds	r3, #1
 800d8b6:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800d8b8:	68f8      	ldr	r0, [r7, #12]
 800d8ba:	f7ff f9fc 	bl	800ccb6 <SWAPBYTE>
 800d8be:	4603      	mov	r3, r0
 800d8c0:	461a      	mov	r2, r3
 800d8c2:	687b      	ldr	r3, [r7, #4]
 800d8c4:	80da      	strh	r2, [r3, #6]
}
 800d8c6:	bf00      	nop
 800d8c8:	3710      	adds	r7, #16
 800d8ca:	46bd      	mov	sp, r7
 800d8cc:	bd80      	pop	{r7, pc}

0800d8ce <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d8ce:	b580      	push	{r7, lr}
 800d8d0:	b082      	sub	sp, #8
 800d8d2:	af00      	add	r7, sp, #0
 800d8d4:	6078      	str	r0, [r7, #4]
 800d8d6:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800d8d8:	2180      	movs	r1, #128	@ 0x80
 800d8da:	6878      	ldr	r0, [r7, #4]
 800d8dc:	f000 fd30 	bl	800e340 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800d8e0:	2100      	movs	r1, #0
 800d8e2:	6878      	ldr	r0, [r7, #4]
 800d8e4:	f000 fd2c 	bl	800e340 <USBD_LL_StallEP>
}
 800d8e8:	bf00      	nop
 800d8ea:	3708      	adds	r7, #8
 800d8ec:	46bd      	mov	sp, r7
 800d8ee:	bd80      	pop	{r7, pc}

0800d8f0 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800d8f0:	b580      	push	{r7, lr}
 800d8f2:	b086      	sub	sp, #24
 800d8f4:	af00      	add	r7, sp, #0
 800d8f6:	60f8      	str	r0, [r7, #12]
 800d8f8:	60b9      	str	r1, [r7, #8]
 800d8fa:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800d8fc:	2300      	movs	r3, #0
 800d8fe:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800d900:	68fb      	ldr	r3, [r7, #12]
 800d902:	2b00      	cmp	r3, #0
 800d904:	d042      	beq.n	800d98c <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800d906:	68fb      	ldr	r3, [r7, #12]
 800d908:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800d90a:	6938      	ldr	r0, [r7, #16]
 800d90c:	f000 f842 	bl	800d994 <USBD_GetLen>
 800d910:	4603      	mov	r3, r0
 800d912:	3301      	adds	r3, #1
 800d914:	005b      	lsls	r3, r3, #1
 800d916:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d91a:	d808      	bhi.n	800d92e <USBD_GetString+0x3e>
 800d91c:	6938      	ldr	r0, [r7, #16]
 800d91e:	f000 f839 	bl	800d994 <USBD_GetLen>
 800d922:	4603      	mov	r3, r0
 800d924:	3301      	adds	r3, #1
 800d926:	b29b      	uxth	r3, r3
 800d928:	005b      	lsls	r3, r3, #1
 800d92a:	b29a      	uxth	r2, r3
 800d92c:	e001      	b.n	800d932 <USBD_GetString+0x42>
 800d92e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d932:	687b      	ldr	r3, [r7, #4]
 800d934:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800d936:	7dfb      	ldrb	r3, [r7, #23]
 800d938:	68ba      	ldr	r2, [r7, #8]
 800d93a:	4413      	add	r3, r2
 800d93c:	687a      	ldr	r2, [r7, #4]
 800d93e:	7812      	ldrb	r2, [r2, #0]
 800d940:	701a      	strb	r2, [r3, #0]
  idx++;
 800d942:	7dfb      	ldrb	r3, [r7, #23]
 800d944:	3301      	adds	r3, #1
 800d946:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800d948:	7dfb      	ldrb	r3, [r7, #23]
 800d94a:	68ba      	ldr	r2, [r7, #8]
 800d94c:	4413      	add	r3, r2
 800d94e:	2203      	movs	r2, #3
 800d950:	701a      	strb	r2, [r3, #0]
  idx++;
 800d952:	7dfb      	ldrb	r3, [r7, #23]
 800d954:	3301      	adds	r3, #1
 800d956:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800d958:	e013      	b.n	800d982 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800d95a:	7dfb      	ldrb	r3, [r7, #23]
 800d95c:	68ba      	ldr	r2, [r7, #8]
 800d95e:	4413      	add	r3, r2
 800d960:	693a      	ldr	r2, [r7, #16]
 800d962:	7812      	ldrb	r2, [r2, #0]
 800d964:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800d966:	693b      	ldr	r3, [r7, #16]
 800d968:	3301      	adds	r3, #1
 800d96a:	613b      	str	r3, [r7, #16]
    idx++;
 800d96c:	7dfb      	ldrb	r3, [r7, #23]
 800d96e:	3301      	adds	r3, #1
 800d970:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800d972:	7dfb      	ldrb	r3, [r7, #23]
 800d974:	68ba      	ldr	r2, [r7, #8]
 800d976:	4413      	add	r3, r2
 800d978:	2200      	movs	r2, #0
 800d97a:	701a      	strb	r2, [r3, #0]
    idx++;
 800d97c:	7dfb      	ldrb	r3, [r7, #23]
 800d97e:	3301      	adds	r3, #1
 800d980:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800d982:	693b      	ldr	r3, [r7, #16]
 800d984:	781b      	ldrb	r3, [r3, #0]
 800d986:	2b00      	cmp	r3, #0
 800d988:	d1e7      	bne.n	800d95a <USBD_GetString+0x6a>
 800d98a:	e000      	b.n	800d98e <USBD_GetString+0x9e>
    return;
 800d98c:	bf00      	nop
  }
}
 800d98e:	3718      	adds	r7, #24
 800d990:	46bd      	mov	sp, r7
 800d992:	bd80      	pop	{r7, pc}

0800d994 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800d994:	b480      	push	{r7}
 800d996:	b085      	sub	sp, #20
 800d998:	af00      	add	r7, sp, #0
 800d99a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800d99c:	2300      	movs	r3, #0
 800d99e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800d9a0:	687b      	ldr	r3, [r7, #4]
 800d9a2:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800d9a4:	e005      	b.n	800d9b2 <USBD_GetLen+0x1e>
  {
    len++;
 800d9a6:	7bfb      	ldrb	r3, [r7, #15]
 800d9a8:	3301      	adds	r3, #1
 800d9aa:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800d9ac:	68bb      	ldr	r3, [r7, #8]
 800d9ae:	3301      	adds	r3, #1
 800d9b0:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800d9b2:	68bb      	ldr	r3, [r7, #8]
 800d9b4:	781b      	ldrb	r3, [r3, #0]
 800d9b6:	2b00      	cmp	r3, #0
 800d9b8:	d1f5      	bne.n	800d9a6 <USBD_GetLen+0x12>
  }

  return len;
 800d9ba:	7bfb      	ldrb	r3, [r7, #15]
}
 800d9bc:	4618      	mov	r0, r3
 800d9be:	3714      	adds	r7, #20
 800d9c0:	46bd      	mov	sp, r7
 800d9c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9c6:	4770      	bx	lr

0800d9c8 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800d9c8:	b580      	push	{r7, lr}
 800d9ca:	b084      	sub	sp, #16
 800d9cc:	af00      	add	r7, sp, #0
 800d9ce:	60f8      	str	r0, [r7, #12]
 800d9d0:	60b9      	str	r1, [r7, #8]
 800d9d2:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800d9d4:	68fb      	ldr	r3, [r7, #12]
 800d9d6:	2202      	movs	r2, #2
 800d9d8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800d9dc:	68fb      	ldr	r3, [r7, #12]
 800d9de:	687a      	ldr	r2, [r7, #4]
 800d9e0:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800d9e2:	68fb      	ldr	r3, [r7, #12]
 800d9e4:	687a      	ldr	r2, [r7, #4]
 800d9e6:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800d9e8:	687b      	ldr	r3, [r7, #4]
 800d9ea:	68ba      	ldr	r2, [r7, #8]
 800d9ec:	2100      	movs	r1, #0
 800d9ee:	68f8      	ldr	r0, [r7, #12]
 800d9f0:	f000 fd2f 	bl	800e452 <USBD_LL_Transmit>

  return USBD_OK;
 800d9f4:	2300      	movs	r3, #0
}
 800d9f6:	4618      	mov	r0, r3
 800d9f8:	3710      	adds	r7, #16
 800d9fa:	46bd      	mov	sp, r7
 800d9fc:	bd80      	pop	{r7, pc}

0800d9fe <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800d9fe:	b580      	push	{r7, lr}
 800da00:	b084      	sub	sp, #16
 800da02:	af00      	add	r7, sp, #0
 800da04:	60f8      	str	r0, [r7, #12]
 800da06:	60b9      	str	r1, [r7, #8]
 800da08:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800da0a:	687b      	ldr	r3, [r7, #4]
 800da0c:	68ba      	ldr	r2, [r7, #8]
 800da0e:	2100      	movs	r1, #0
 800da10:	68f8      	ldr	r0, [r7, #12]
 800da12:	f000 fd1e 	bl	800e452 <USBD_LL_Transmit>

  return USBD_OK;
 800da16:	2300      	movs	r3, #0
}
 800da18:	4618      	mov	r0, r3
 800da1a:	3710      	adds	r7, #16
 800da1c:	46bd      	mov	sp, r7
 800da1e:	bd80      	pop	{r7, pc}

0800da20 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800da20:	b580      	push	{r7, lr}
 800da22:	b084      	sub	sp, #16
 800da24:	af00      	add	r7, sp, #0
 800da26:	60f8      	str	r0, [r7, #12]
 800da28:	60b9      	str	r1, [r7, #8]
 800da2a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800da2c:	68fb      	ldr	r3, [r7, #12]
 800da2e:	2203      	movs	r2, #3
 800da30:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800da34:	68fb      	ldr	r3, [r7, #12]
 800da36:	687a      	ldr	r2, [r7, #4]
 800da38:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800da3c:	68fb      	ldr	r3, [r7, #12]
 800da3e:	687a      	ldr	r2, [r7, #4]
 800da40:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800da44:	687b      	ldr	r3, [r7, #4]
 800da46:	68ba      	ldr	r2, [r7, #8]
 800da48:	2100      	movs	r1, #0
 800da4a:	68f8      	ldr	r0, [r7, #12]
 800da4c:	f000 fd22 	bl	800e494 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800da50:	2300      	movs	r3, #0
}
 800da52:	4618      	mov	r0, r3
 800da54:	3710      	adds	r7, #16
 800da56:	46bd      	mov	sp, r7
 800da58:	bd80      	pop	{r7, pc}

0800da5a <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800da5a:	b580      	push	{r7, lr}
 800da5c:	b084      	sub	sp, #16
 800da5e:	af00      	add	r7, sp, #0
 800da60:	60f8      	str	r0, [r7, #12]
 800da62:	60b9      	str	r1, [r7, #8]
 800da64:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800da66:	687b      	ldr	r3, [r7, #4]
 800da68:	68ba      	ldr	r2, [r7, #8]
 800da6a:	2100      	movs	r1, #0
 800da6c:	68f8      	ldr	r0, [r7, #12]
 800da6e:	f000 fd11 	bl	800e494 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800da72:	2300      	movs	r3, #0
}
 800da74:	4618      	mov	r0, r3
 800da76:	3710      	adds	r7, #16
 800da78:	46bd      	mov	sp, r7
 800da7a:	bd80      	pop	{r7, pc}

0800da7c <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800da7c:	b580      	push	{r7, lr}
 800da7e:	b082      	sub	sp, #8
 800da80:	af00      	add	r7, sp, #0
 800da82:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800da84:	687b      	ldr	r3, [r7, #4]
 800da86:	2204      	movs	r2, #4
 800da88:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800da8c:	2300      	movs	r3, #0
 800da8e:	2200      	movs	r2, #0
 800da90:	2100      	movs	r1, #0
 800da92:	6878      	ldr	r0, [r7, #4]
 800da94:	f000 fcdd 	bl	800e452 <USBD_LL_Transmit>

  return USBD_OK;
 800da98:	2300      	movs	r3, #0
}
 800da9a:	4618      	mov	r0, r3
 800da9c:	3708      	adds	r7, #8
 800da9e:	46bd      	mov	sp, r7
 800daa0:	bd80      	pop	{r7, pc}

0800daa2 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800daa2:	b580      	push	{r7, lr}
 800daa4:	b082      	sub	sp, #8
 800daa6:	af00      	add	r7, sp, #0
 800daa8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800daaa:	687b      	ldr	r3, [r7, #4]
 800daac:	2205      	movs	r2, #5
 800daae:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800dab2:	2300      	movs	r3, #0
 800dab4:	2200      	movs	r2, #0
 800dab6:	2100      	movs	r1, #0
 800dab8:	6878      	ldr	r0, [r7, #4]
 800daba:	f000 fceb 	bl	800e494 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800dabe:	2300      	movs	r3, #0
}
 800dac0:	4618      	mov	r0, r3
 800dac2:	3708      	adds	r7, #8
 800dac4:	46bd      	mov	sp, r7
 800dac6:	bd80      	pop	{r7, pc}

0800dac8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800dac8:	b580      	push	{r7, lr}
 800daca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800dacc:	2200      	movs	r2, #0
 800dace:	4912      	ldr	r1, [pc, #72]	@ (800db18 <MX_USB_DEVICE_Init+0x50>)
 800dad0:	4812      	ldr	r0, [pc, #72]	@ (800db1c <MX_USB_DEVICE_Init+0x54>)
 800dad2:	f7fe fccd 	bl	800c470 <USBD_Init>
 800dad6:	4603      	mov	r3, r0
 800dad8:	2b00      	cmp	r3, #0
 800dada:	d001      	beq.n	800dae0 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800dadc:	f7f5 f928 	bl	8002d30 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800dae0:	490f      	ldr	r1, [pc, #60]	@ (800db20 <MX_USB_DEVICE_Init+0x58>)
 800dae2:	480e      	ldr	r0, [pc, #56]	@ (800db1c <MX_USB_DEVICE_Init+0x54>)
 800dae4:	f7fe fcf4 	bl	800c4d0 <USBD_RegisterClass>
 800dae8:	4603      	mov	r3, r0
 800daea:	2b00      	cmp	r3, #0
 800daec:	d001      	beq.n	800daf2 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800daee:	f7f5 f91f 	bl	8002d30 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800daf2:	490c      	ldr	r1, [pc, #48]	@ (800db24 <MX_USB_DEVICE_Init+0x5c>)
 800daf4:	4809      	ldr	r0, [pc, #36]	@ (800db1c <MX_USB_DEVICE_Init+0x54>)
 800daf6:	f7fe fbeb 	bl	800c2d0 <USBD_CDC_RegisterInterface>
 800dafa:	4603      	mov	r3, r0
 800dafc:	2b00      	cmp	r3, #0
 800dafe:	d001      	beq.n	800db04 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800db00:	f7f5 f916 	bl	8002d30 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800db04:	4805      	ldr	r0, [pc, #20]	@ (800db1c <MX_USB_DEVICE_Init+0x54>)
 800db06:	f7fe fd19 	bl	800c53c <USBD_Start>
 800db0a:	4603      	mov	r3, r0
 800db0c:	2b00      	cmp	r3, #0
 800db0e:	d001      	beq.n	800db14 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800db10:	f7f5 f90e 	bl	8002d30 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800db14:	bf00      	nop
 800db16:	bd80      	pop	{r7, pc}
 800db18:	200000b8 	.word	0x200000b8
 800db1c:	2006ea8c 	.word	0x2006ea8c
 800db20:	20000024 	.word	0x20000024
 800db24:	200000a4 	.word	0x200000a4

0800db28 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800db28:	b580      	push	{r7, lr}
 800db2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800db2c:	2200      	movs	r2, #0
 800db2e:	4905      	ldr	r1, [pc, #20]	@ (800db44 <CDC_Init_FS+0x1c>)
 800db30:	4805      	ldr	r0, [pc, #20]	@ (800db48 <CDC_Init_FS+0x20>)
 800db32:	f7fe fbe7 	bl	800c304 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800db36:	4905      	ldr	r1, [pc, #20]	@ (800db4c <CDC_Init_FS+0x24>)
 800db38:	4803      	ldr	r0, [pc, #12]	@ (800db48 <CDC_Init_FS+0x20>)
 800db3a:	f7fe fc05 	bl	800c348 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800db3e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800db40:	4618      	mov	r0, r3
 800db42:	bd80      	pop	{r7, pc}
 800db44:	2006f568 	.word	0x2006f568
 800db48:	2006ea8c 	.word	0x2006ea8c
 800db4c:	2006ed68 	.word	0x2006ed68

0800db50 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800db50:	b480      	push	{r7}
 800db52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800db54:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800db56:	4618      	mov	r0, r3
 800db58:	46bd      	mov	sp, r7
 800db5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db5e:	4770      	bx	lr

0800db60 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800db60:	b480      	push	{r7}
 800db62:	b083      	sub	sp, #12
 800db64:	af00      	add	r7, sp, #0
 800db66:	4603      	mov	r3, r0
 800db68:	6039      	str	r1, [r7, #0]
 800db6a:	71fb      	strb	r3, [r7, #7]
 800db6c:	4613      	mov	r3, r2
 800db6e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800db70:	79fb      	ldrb	r3, [r7, #7]
 800db72:	2b23      	cmp	r3, #35	@ 0x23
 800db74:	d84a      	bhi.n	800dc0c <CDC_Control_FS+0xac>
 800db76:	a201      	add	r2, pc, #4	@ (adr r2, 800db7c <CDC_Control_FS+0x1c>)
 800db78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800db7c:	0800dc0d 	.word	0x0800dc0d
 800db80:	0800dc0d 	.word	0x0800dc0d
 800db84:	0800dc0d 	.word	0x0800dc0d
 800db88:	0800dc0d 	.word	0x0800dc0d
 800db8c:	0800dc0d 	.word	0x0800dc0d
 800db90:	0800dc0d 	.word	0x0800dc0d
 800db94:	0800dc0d 	.word	0x0800dc0d
 800db98:	0800dc0d 	.word	0x0800dc0d
 800db9c:	0800dc0d 	.word	0x0800dc0d
 800dba0:	0800dc0d 	.word	0x0800dc0d
 800dba4:	0800dc0d 	.word	0x0800dc0d
 800dba8:	0800dc0d 	.word	0x0800dc0d
 800dbac:	0800dc0d 	.word	0x0800dc0d
 800dbb0:	0800dc0d 	.word	0x0800dc0d
 800dbb4:	0800dc0d 	.word	0x0800dc0d
 800dbb8:	0800dc0d 	.word	0x0800dc0d
 800dbbc:	0800dc0d 	.word	0x0800dc0d
 800dbc0:	0800dc0d 	.word	0x0800dc0d
 800dbc4:	0800dc0d 	.word	0x0800dc0d
 800dbc8:	0800dc0d 	.word	0x0800dc0d
 800dbcc:	0800dc0d 	.word	0x0800dc0d
 800dbd0:	0800dc0d 	.word	0x0800dc0d
 800dbd4:	0800dc0d 	.word	0x0800dc0d
 800dbd8:	0800dc0d 	.word	0x0800dc0d
 800dbdc:	0800dc0d 	.word	0x0800dc0d
 800dbe0:	0800dc0d 	.word	0x0800dc0d
 800dbe4:	0800dc0d 	.word	0x0800dc0d
 800dbe8:	0800dc0d 	.word	0x0800dc0d
 800dbec:	0800dc0d 	.word	0x0800dc0d
 800dbf0:	0800dc0d 	.word	0x0800dc0d
 800dbf4:	0800dc0d 	.word	0x0800dc0d
 800dbf8:	0800dc0d 	.word	0x0800dc0d
 800dbfc:	0800dc0d 	.word	0x0800dc0d
 800dc00:	0800dc0d 	.word	0x0800dc0d
 800dc04:	0800dc0d 	.word	0x0800dc0d
 800dc08:	0800dc0d 	.word	0x0800dc0d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800dc0c:	bf00      	nop
  }

  return (USBD_OK);
 800dc0e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800dc10:	4618      	mov	r0, r3
 800dc12:	370c      	adds	r7, #12
 800dc14:	46bd      	mov	sp, r7
 800dc16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc1a:	4770      	bx	lr

0800dc1c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800dc1c:	b580      	push	{r7, lr}
 800dc1e:	b082      	sub	sp, #8
 800dc20:	af00      	add	r7, sp, #0
 800dc22:	6078      	str	r0, [r7, #4]
 800dc24:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
 CDC_Receive_FS_App(Buf, Len); // <----  ADD THIS LINE HERE!  Call your callback function
 800dc26:	6839      	ldr	r1, [r7, #0]
 800dc28:	6878      	ldr	r0, [r7, #4]
 800dc2a:	f7f5 feb7 	bl	800399c <CDC_Receive_FS_App>
 USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800dc2e:	6879      	ldr	r1, [r7, #4]
 800dc30:	4805      	ldr	r0, [pc, #20]	@ (800dc48 <CDC_Receive_FS+0x2c>)
 800dc32:	f7fe fb89 	bl	800c348 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800dc36:	4804      	ldr	r0, [pc, #16]	@ (800dc48 <CDC_Receive_FS+0x2c>)
 800dc38:	f7fe fbe4 	bl	800c404 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800dc3c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800dc3e:	4618      	mov	r0, r3
 800dc40:	3708      	adds	r7, #8
 800dc42:	46bd      	mov	sp, r7
 800dc44:	bd80      	pop	{r7, pc}
 800dc46:	bf00      	nop
 800dc48:	2006ea8c 	.word	0x2006ea8c

0800dc4c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800dc4c:	b580      	push	{r7, lr}
 800dc4e:	b084      	sub	sp, #16
 800dc50:	af00      	add	r7, sp, #0
 800dc52:	6078      	str	r0, [r7, #4]
 800dc54:	460b      	mov	r3, r1
 800dc56:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800dc58:	2300      	movs	r3, #0
 800dc5a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800dc5c:	4b0d      	ldr	r3, [pc, #52]	@ (800dc94 <CDC_Transmit_FS+0x48>)
 800dc5e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800dc62:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800dc64:	68bb      	ldr	r3, [r7, #8]
 800dc66:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800dc6a:	2b00      	cmp	r3, #0
 800dc6c:	d001      	beq.n	800dc72 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800dc6e:	2301      	movs	r3, #1
 800dc70:	e00b      	b.n	800dc8a <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800dc72:	887b      	ldrh	r3, [r7, #2]
 800dc74:	461a      	mov	r2, r3
 800dc76:	6879      	ldr	r1, [r7, #4]
 800dc78:	4806      	ldr	r0, [pc, #24]	@ (800dc94 <CDC_Transmit_FS+0x48>)
 800dc7a:	f7fe fb43 	bl	800c304 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800dc7e:	4805      	ldr	r0, [pc, #20]	@ (800dc94 <CDC_Transmit_FS+0x48>)
 800dc80:	f7fe fb80 	bl	800c384 <USBD_CDC_TransmitPacket>
 800dc84:	4603      	mov	r3, r0
 800dc86:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800dc88:	7bfb      	ldrb	r3, [r7, #15]
}
 800dc8a:	4618      	mov	r0, r3
 800dc8c:	3710      	adds	r7, #16
 800dc8e:	46bd      	mov	sp, r7
 800dc90:	bd80      	pop	{r7, pc}
 800dc92:	bf00      	nop
 800dc94:	2006ea8c 	.word	0x2006ea8c

0800dc98 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800dc98:	b480      	push	{r7}
 800dc9a:	b087      	sub	sp, #28
 800dc9c:	af00      	add	r7, sp, #0
 800dc9e:	60f8      	str	r0, [r7, #12]
 800dca0:	60b9      	str	r1, [r7, #8]
 800dca2:	4613      	mov	r3, r2
 800dca4:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800dca6:	2300      	movs	r3, #0
 800dca8:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800dcaa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800dcae:	4618      	mov	r0, r3
 800dcb0:	371c      	adds	r7, #28
 800dcb2:	46bd      	mov	sp, r7
 800dcb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcb8:	4770      	bx	lr
	...

0800dcbc <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dcbc:	b480      	push	{r7}
 800dcbe:	b083      	sub	sp, #12
 800dcc0:	af00      	add	r7, sp, #0
 800dcc2:	4603      	mov	r3, r0
 800dcc4:	6039      	str	r1, [r7, #0]
 800dcc6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800dcc8:	683b      	ldr	r3, [r7, #0]
 800dcca:	2212      	movs	r2, #18
 800dccc:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800dcce:	4b03      	ldr	r3, [pc, #12]	@ (800dcdc <USBD_FS_DeviceDescriptor+0x20>)
}
 800dcd0:	4618      	mov	r0, r3
 800dcd2:	370c      	adds	r7, #12
 800dcd4:	46bd      	mov	sp, r7
 800dcd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcda:	4770      	bx	lr
 800dcdc:	200000d8 	.word	0x200000d8

0800dce0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dce0:	b480      	push	{r7}
 800dce2:	b083      	sub	sp, #12
 800dce4:	af00      	add	r7, sp, #0
 800dce6:	4603      	mov	r3, r0
 800dce8:	6039      	str	r1, [r7, #0]
 800dcea:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800dcec:	683b      	ldr	r3, [r7, #0]
 800dcee:	2204      	movs	r2, #4
 800dcf0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800dcf2:	4b03      	ldr	r3, [pc, #12]	@ (800dd00 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800dcf4:	4618      	mov	r0, r3
 800dcf6:	370c      	adds	r7, #12
 800dcf8:	46bd      	mov	sp, r7
 800dcfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcfe:	4770      	bx	lr
 800dd00:	200000f8 	.word	0x200000f8

0800dd04 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dd04:	b580      	push	{r7, lr}
 800dd06:	b082      	sub	sp, #8
 800dd08:	af00      	add	r7, sp, #0
 800dd0a:	4603      	mov	r3, r0
 800dd0c:	6039      	str	r1, [r7, #0]
 800dd0e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800dd10:	79fb      	ldrb	r3, [r7, #7]
 800dd12:	2b00      	cmp	r3, #0
 800dd14:	d105      	bne.n	800dd22 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800dd16:	683a      	ldr	r2, [r7, #0]
 800dd18:	4907      	ldr	r1, [pc, #28]	@ (800dd38 <USBD_FS_ProductStrDescriptor+0x34>)
 800dd1a:	4808      	ldr	r0, [pc, #32]	@ (800dd3c <USBD_FS_ProductStrDescriptor+0x38>)
 800dd1c:	f7ff fde8 	bl	800d8f0 <USBD_GetString>
 800dd20:	e004      	b.n	800dd2c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800dd22:	683a      	ldr	r2, [r7, #0]
 800dd24:	4904      	ldr	r1, [pc, #16]	@ (800dd38 <USBD_FS_ProductStrDescriptor+0x34>)
 800dd26:	4805      	ldr	r0, [pc, #20]	@ (800dd3c <USBD_FS_ProductStrDescriptor+0x38>)
 800dd28:	f7ff fde2 	bl	800d8f0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800dd2c:	4b02      	ldr	r3, [pc, #8]	@ (800dd38 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800dd2e:	4618      	mov	r0, r3
 800dd30:	3708      	adds	r7, #8
 800dd32:	46bd      	mov	sp, r7
 800dd34:	bd80      	pop	{r7, pc}
 800dd36:	bf00      	nop
 800dd38:	2006fd68 	.word	0x2006fd68
 800dd3c:	0800ebb8 	.word	0x0800ebb8

0800dd40 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dd40:	b580      	push	{r7, lr}
 800dd42:	b082      	sub	sp, #8
 800dd44:	af00      	add	r7, sp, #0
 800dd46:	4603      	mov	r3, r0
 800dd48:	6039      	str	r1, [r7, #0]
 800dd4a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800dd4c:	683a      	ldr	r2, [r7, #0]
 800dd4e:	4904      	ldr	r1, [pc, #16]	@ (800dd60 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800dd50:	4804      	ldr	r0, [pc, #16]	@ (800dd64 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800dd52:	f7ff fdcd 	bl	800d8f0 <USBD_GetString>
  return USBD_StrDesc;
 800dd56:	4b02      	ldr	r3, [pc, #8]	@ (800dd60 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800dd58:	4618      	mov	r0, r3
 800dd5a:	3708      	adds	r7, #8
 800dd5c:	46bd      	mov	sp, r7
 800dd5e:	bd80      	pop	{r7, pc}
 800dd60:	2006fd68 	.word	0x2006fd68
 800dd64:	0800ebd0 	.word	0x0800ebd0

0800dd68 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dd68:	b580      	push	{r7, lr}
 800dd6a:	b082      	sub	sp, #8
 800dd6c:	af00      	add	r7, sp, #0
 800dd6e:	4603      	mov	r3, r0
 800dd70:	6039      	str	r1, [r7, #0]
 800dd72:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800dd74:	683b      	ldr	r3, [r7, #0]
 800dd76:	221a      	movs	r2, #26
 800dd78:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800dd7a:	f000 f855 	bl	800de28 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800dd7e:	4b02      	ldr	r3, [pc, #8]	@ (800dd88 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800dd80:	4618      	mov	r0, r3
 800dd82:	3708      	adds	r7, #8
 800dd84:	46bd      	mov	sp, r7
 800dd86:	bd80      	pop	{r7, pc}
 800dd88:	200000fc 	.word	0x200000fc

0800dd8c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dd8c:	b580      	push	{r7, lr}
 800dd8e:	b082      	sub	sp, #8
 800dd90:	af00      	add	r7, sp, #0
 800dd92:	4603      	mov	r3, r0
 800dd94:	6039      	str	r1, [r7, #0]
 800dd96:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800dd98:	79fb      	ldrb	r3, [r7, #7]
 800dd9a:	2b00      	cmp	r3, #0
 800dd9c:	d105      	bne.n	800ddaa <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800dd9e:	683a      	ldr	r2, [r7, #0]
 800dda0:	4907      	ldr	r1, [pc, #28]	@ (800ddc0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800dda2:	4808      	ldr	r0, [pc, #32]	@ (800ddc4 <USBD_FS_ConfigStrDescriptor+0x38>)
 800dda4:	f7ff fda4 	bl	800d8f0 <USBD_GetString>
 800dda8:	e004      	b.n	800ddb4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ddaa:	683a      	ldr	r2, [r7, #0]
 800ddac:	4904      	ldr	r1, [pc, #16]	@ (800ddc0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800ddae:	4805      	ldr	r0, [pc, #20]	@ (800ddc4 <USBD_FS_ConfigStrDescriptor+0x38>)
 800ddb0:	f7ff fd9e 	bl	800d8f0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ddb4:	4b02      	ldr	r3, [pc, #8]	@ (800ddc0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800ddb6:	4618      	mov	r0, r3
 800ddb8:	3708      	adds	r7, #8
 800ddba:	46bd      	mov	sp, r7
 800ddbc:	bd80      	pop	{r7, pc}
 800ddbe:	bf00      	nop
 800ddc0:	2006fd68 	.word	0x2006fd68
 800ddc4:	0800ebe4 	.word	0x0800ebe4

0800ddc8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ddc8:	b580      	push	{r7, lr}
 800ddca:	b082      	sub	sp, #8
 800ddcc:	af00      	add	r7, sp, #0
 800ddce:	4603      	mov	r3, r0
 800ddd0:	6039      	str	r1, [r7, #0]
 800ddd2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ddd4:	79fb      	ldrb	r3, [r7, #7]
 800ddd6:	2b00      	cmp	r3, #0
 800ddd8:	d105      	bne.n	800dde6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ddda:	683a      	ldr	r2, [r7, #0]
 800dddc:	4907      	ldr	r1, [pc, #28]	@ (800ddfc <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ddde:	4808      	ldr	r0, [pc, #32]	@ (800de00 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800dde0:	f7ff fd86 	bl	800d8f0 <USBD_GetString>
 800dde4:	e004      	b.n	800ddf0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800dde6:	683a      	ldr	r2, [r7, #0]
 800dde8:	4904      	ldr	r1, [pc, #16]	@ (800ddfc <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ddea:	4805      	ldr	r0, [pc, #20]	@ (800de00 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ddec:	f7ff fd80 	bl	800d8f0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ddf0:	4b02      	ldr	r3, [pc, #8]	@ (800ddfc <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800ddf2:	4618      	mov	r0, r3
 800ddf4:	3708      	adds	r7, #8
 800ddf6:	46bd      	mov	sp, r7
 800ddf8:	bd80      	pop	{r7, pc}
 800ddfa:	bf00      	nop
 800ddfc:	2006fd68 	.word	0x2006fd68
 800de00:	0800ebf0 	.word	0x0800ebf0

0800de04 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800de04:	b480      	push	{r7}
 800de06:	b083      	sub	sp, #12
 800de08:	af00      	add	r7, sp, #0
 800de0a:	4603      	mov	r3, r0
 800de0c:	6039      	str	r1, [r7, #0]
 800de0e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 800de10:	683b      	ldr	r3, [r7, #0]
 800de12:	220c      	movs	r2, #12
 800de14:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800de16:	4b03      	ldr	r3, [pc, #12]	@ (800de24 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 800de18:	4618      	mov	r0, r3
 800de1a:	370c      	adds	r7, #12
 800de1c:	46bd      	mov	sp, r7
 800de1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de22:	4770      	bx	lr
 800de24:	200000ec 	.word	0x200000ec

0800de28 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800de28:	b580      	push	{r7, lr}
 800de2a:	b084      	sub	sp, #16
 800de2c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800de2e:	4b0f      	ldr	r3, [pc, #60]	@ (800de6c <Get_SerialNum+0x44>)
 800de30:	681b      	ldr	r3, [r3, #0]
 800de32:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800de34:	4b0e      	ldr	r3, [pc, #56]	@ (800de70 <Get_SerialNum+0x48>)
 800de36:	681b      	ldr	r3, [r3, #0]
 800de38:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800de3a:	4b0e      	ldr	r3, [pc, #56]	@ (800de74 <Get_SerialNum+0x4c>)
 800de3c:	681b      	ldr	r3, [r3, #0]
 800de3e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800de40:	68fa      	ldr	r2, [r7, #12]
 800de42:	687b      	ldr	r3, [r7, #4]
 800de44:	4413      	add	r3, r2
 800de46:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800de48:	68fb      	ldr	r3, [r7, #12]
 800de4a:	2b00      	cmp	r3, #0
 800de4c:	d009      	beq.n	800de62 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800de4e:	2208      	movs	r2, #8
 800de50:	4909      	ldr	r1, [pc, #36]	@ (800de78 <Get_SerialNum+0x50>)
 800de52:	68f8      	ldr	r0, [r7, #12]
 800de54:	f000 f814 	bl	800de80 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800de58:	2204      	movs	r2, #4
 800de5a:	4908      	ldr	r1, [pc, #32]	@ (800de7c <Get_SerialNum+0x54>)
 800de5c:	68b8      	ldr	r0, [r7, #8]
 800de5e:	f000 f80f 	bl	800de80 <IntToUnicode>
  }
}
 800de62:	bf00      	nop
 800de64:	3710      	adds	r7, #16
 800de66:	46bd      	mov	sp, r7
 800de68:	bd80      	pop	{r7, pc}
 800de6a:	bf00      	nop
 800de6c:	1ff0f420 	.word	0x1ff0f420
 800de70:	1ff0f424 	.word	0x1ff0f424
 800de74:	1ff0f428 	.word	0x1ff0f428
 800de78:	200000fe 	.word	0x200000fe
 800de7c:	2000010e 	.word	0x2000010e

0800de80 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800de80:	b480      	push	{r7}
 800de82:	b087      	sub	sp, #28
 800de84:	af00      	add	r7, sp, #0
 800de86:	60f8      	str	r0, [r7, #12]
 800de88:	60b9      	str	r1, [r7, #8]
 800de8a:	4613      	mov	r3, r2
 800de8c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800de8e:	2300      	movs	r3, #0
 800de90:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800de92:	2300      	movs	r3, #0
 800de94:	75fb      	strb	r3, [r7, #23]
 800de96:	e027      	b.n	800dee8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800de98:	68fb      	ldr	r3, [r7, #12]
 800de9a:	0f1b      	lsrs	r3, r3, #28
 800de9c:	2b09      	cmp	r3, #9
 800de9e:	d80b      	bhi.n	800deb8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800dea0:	68fb      	ldr	r3, [r7, #12]
 800dea2:	0f1b      	lsrs	r3, r3, #28
 800dea4:	b2da      	uxtb	r2, r3
 800dea6:	7dfb      	ldrb	r3, [r7, #23]
 800dea8:	005b      	lsls	r3, r3, #1
 800deaa:	4619      	mov	r1, r3
 800deac:	68bb      	ldr	r3, [r7, #8]
 800deae:	440b      	add	r3, r1
 800deb0:	3230      	adds	r2, #48	@ 0x30
 800deb2:	b2d2      	uxtb	r2, r2
 800deb4:	701a      	strb	r2, [r3, #0]
 800deb6:	e00a      	b.n	800dece <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800deb8:	68fb      	ldr	r3, [r7, #12]
 800deba:	0f1b      	lsrs	r3, r3, #28
 800debc:	b2da      	uxtb	r2, r3
 800debe:	7dfb      	ldrb	r3, [r7, #23]
 800dec0:	005b      	lsls	r3, r3, #1
 800dec2:	4619      	mov	r1, r3
 800dec4:	68bb      	ldr	r3, [r7, #8]
 800dec6:	440b      	add	r3, r1
 800dec8:	3237      	adds	r2, #55	@ 0x37
 800deca:	b2d2      	uxtb	r2, r2
 800decc:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800dece:	68fb      	ldr	r3, [r7, #12]
 800ded0:	011b      	lsls	r3, r3, #4
 800ded2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800ded4:	7dfb      	ldrb	r3, [r7, #23]
 800ded6:	005b      	lsls	r3, r3, #1
 800ded8:	3301      	adds	r3, #1
 800deda:	68ba      	ldr	r2, [r7, #8]
 800dedc:	4413      	add	r3, r2
 800dede:	2200      	movs	r2, #0
 800dee0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800dee2:	7dfb      	ldrb	r3, [r7, #23]
 800dee4:	3301      	adds	r3, #1
 800dee6:	75fb      	strb	r3, [r7, #23]
 800dee8:	7dfa      	ldrb	r2, [r7, #23]
 800deea:	79fb      	ldrb	r3, [r7, #7]
 800deec:	429a      	cmp	r2, r3
 800deee:	d3d3      	bcc.n	800de98 <IntToUnicode+0x18>
  }
}
 800def0:	bf00      	nop
 800def2:	bf00      	nop
 800def4:	371c      	adds	r7, #28
 800def6:	46bd      	mov	sp, r7
 800def8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800defc:	4770      	bx	lr
	...

0800df00 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800df00:	b580      	push	{r7, lr}
 800df02:	b0ae      	sub	sp, #184	@ 0xb8
 800df04:	af00      	add	r7, sp, #0
 800df06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800df08:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800df0c:	2200      	movs	r2, #0
 800df0e:	601a      	str	r2, [r3, #0]
 800df10:	605a      	str	r2, [r3, #4]
 800df12:	609a      	str	r2, [r3, #8]
 800df14:	60da      	str	r2, [r3, #12]
 800df16:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800df18:	f107 0314 	add.w	r3, r7, #20
 800df1c:	2290      	movs	r2, #144	@ 0x90
 800df1e:	2100      	movs	r1, #0
 800df20:	4618      	mov	r0, r3
 800df22:	f000 fc29 	bl	800e778 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800df26:	687b      	ldr	r3, [r7, #4]
 800df28:	681b      	ldr	r3, [r3, #0]
 800df2a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800df2e:	d161      	bne.n	800dff4 <HAL_PCD_MspInit+0xf4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 800df30:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800df34:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 800df36:	2300      	movs	r3, #0
 800df38:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800df3c:	f107 0314 	add.w	r3, r7, #20
 800df40:	4618      	mov	r0, r3
 800df42:	f7f9 fc3b 	bl	80077bc <HAL_RCCEx_PeriphCLKConfig>
 800df46:	4603      	mov	r3, r0
 800df48:	2b00      	cmp	r3, #0
 800df4a:	d001      	beq.n	800df50 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 800df4c:	f7f4 fef0 	bl	8002d30 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800df50:	4b2a      	ldr	r3, [pc, #168]	@ (800dffc <HAL_PCD_MspInit+0xfc>)
 800df52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800df54:	4a29      	ldr	r2, [pc, #164]	@ (800dffc <HAL_PCD_MspInit+0xfc>)
 800df56:	f043 0301 	orr.w	r3, r3, #1
 800df5a:	6313      	str	r3, [r2, #48]	@ 0x30
 800df5c:	4b27      	ldr	r3, [pc, #156]	@ (800dffc <HAL_PCD_MspInit+0xfc>)
 800df5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800df60:	f003 0301 	and.w	r3, r3, #1
 800df64:	613b      	str	r3, [r7, #16]
 800df66:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800df68:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 800df6c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800df70:	2302      	movs	r3, #2
 800df72:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800df76:	2300      	movs	r3, #0
 800df78:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800df7c:	2303      	movs	r3, #3
 800df7e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800df82:	230a      	movs	r3, #10
 800df84:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800df88:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800df8c:	4619      	mov	r1, r3
 800df8e:	481c      	ldr	r0, [pc, #112]	@ (800e000 <HAL_PCD_MspInit+0x100>)
 800df90:	f7f7 fa92 	bl	80054b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800df94:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800df98:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800df9c:	2300      	movs	r3, #0
 800df9e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800dfa2:	2300      	movs	r3, #0
 800dfa4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800dfa8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800dfac:	4619      	mov	r1, r3
 800dfae:	4814      	ldr	r0, [pc, #80]	@ (800e000 <HAL_PCD_MspInit+0x100>)
 800dfb0:	f7f7 fa82 	bl	80054b8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800dfb4:	4b11      	ldr	r3, [pc, #68]	@ (800dffc <HAL_PCD_MspInit+0xfc>)
 800dfb6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dfb8:	4a10      	ldr	r2, [pc, #64]	@ (800dffc <HAL_PCD_MspInit+0xfc>)
 800dfba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dfbe:	6353      	str	r3, [r2, #52]	@ 0x34
 800dfc0:	4b0e      	ldr	r3, [pc, #56]	@ (800dffc <HAL_PCD_MspInit+0xfc>)
 800dfc2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dfc4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dfc8:	60fb      	str	r3, [r7, #12]
 800dfca:	68fb      	ldr	r3, [r7, #12]
 800dfcc:	4b0b      	ldr	r3, [pc, #44]	@ (800dffc <HAL_PCD_MspInit+0xfc>)
 800dfce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dfd0:	4a0a      	ldr	r2, [pc, #40]	@ (800dffc <HAL_PCD_MspInit+0xfc>)
 800dfd2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800dfd6:	6453      	str	r3, [r2, #68]	@ 0x44
 800dfd8:	4b08      	ldr	r3, [pc, #32]	@ (800dffc <HAL_PCD_MspInit+0xfc>)
 800dfda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dfdc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800dfe0:	60bb      	str	r3, [r7, #8]
 800dfe2:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800dfe4:	2200      	movs	r2, #0
 800dfe6:	2100      	movs	r1, #0
 800dfe8:	2043      	movs	r0, #67	@ 0x43
 800dfea:	f7f6 fad6 	bl	800459a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800dfee:	2043      	movs	r0, #67	@ 0x43
 800dff0:	f7f6 faef 	bl	80045d2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800dff4:	bf00      	nop
 800dff6:	37b8      	adds	r7, #184	@ 0xb8
 800dff8:	46bd      	mov	sp, r7
 800dffa:	bd80      	pop	{r7, pc}
 800dffc:	40023800 	.word	0x40023800
 800e000:	40020000 	.word	0x40020000

0800e004 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e004:	b580      	push	{r7, lr}
 800e006:	b082      	sub	sp, #8
 800e008:	af00      	add	r7, sp, #0
 800e00a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800e00c:	687b      	ldr	r3, [r7, #4]
 800e00e:	f8d3 24dc 	ldr.w	r2, [r3, #1244]	@ 0x4dc
 800e012:	687b      	ldr	r3, [r7, #4]
 800e014:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800e018:	4619      	mov	r1, r3
 800e01a:	4610      	mov	r0, r2
 800e01c:	f7fe fadb 	bl	800c5d6 <USBD_LL_SetupStage>
}
 800e020:	bf00      	nop
 800e022:	3708      	adds	r7, #8
 800e024:	46bd      	mov	sp, r7
 800e026:	bd80      	pop	{r7, pc}

0800e028 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e028:	b580      	push	{r7, lr}
 800e02a:	b082      	sub	sp, #8
 800e02c:	af00      	add	r7, sp, #0
 800e02e:	6078      	str	r0, [r7, #4]
 800e030:	460b      	mov	r3, r1
 800e032:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	f8d3 04dc 	ldr.w	r0, [r3, #1244]	@ 0x4dc
 800e03a:	78fa      	ldrb	r2, [r7, #3]
 800e03c:	6879      	ldr	r1, [r7, #4]
 800e03e:	4613      	mov	r3, r2
 800e040:	00db      	lsls	r3, r3, #3
 800e042:	4413      	add	r3, r2
 800e044:	009b      	lsls	r3, r3, #2
 800e046:	440b      	add	r3, r1
 800e048:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800e04c:	681a      	ldr	r2, [r3, #0]
 800e04e:	78fb      	ldrb	r3, [r7, #3]
 800e050:	4619      	mov	r1, r3
 800e052:	f7fe fb15 	bl	800c680 <USBD_LL_DataOutStage>
}
 800e056:	bf00      	nop
 800e058:	3708      	adds	r7, #8
 800e05a:	46bd      	mov	sp, r7
 800e05c:	bd80      	pop	{r7, pc}

0800e05e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e05e:	b580      	push	{r7, lr}
 800e060:	b082      	sub	sp, #8
 800e062:	af00      	add	r7, sp, #0
 800e064:	6078      	str	r0, [r7, #4]
 800e066:	460b      	mov	r3, r1
 800e068:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	f8d3 04dc 	ldr.w	r0, [r3, #1244]	@ 0x4dc
 800e070:	78fa      	ldrb	r2, [r7, #3]
 800e072:	6879      	ldr	r1, [r7, #4]
 800e074:	4613      	mov	r3, r2
 800e076:	00db      	lsls	r3, r3, #3
 800e078:	4413      	add	r3, r2
 800e07a:	009b      	lsls	r3, r3, #2
 800e07c:	440b      	add	r3, r1
 800e07e:	3320      	adds	r3, #32
 800e080:	681a      	ldr	r2, [r3, #0]
 800e082:	78fb      	ldrb	r3, [r7, #3]
 800e084:	4619      	mov	r1, r3
 800e086:	f7fe fbae 	bl	800c7e6 <USBD_LL_DataInStage>
}
 800e08a:	bf00      	nop
 800e08c:	3708      	adds	r7, #8
 800e08e:	46bd      	mov	sp, r7
 800e090:	bd80      	pop	{r7, pc}

0800e092 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e092:	b580      	push	{r7, lr}
 800e094:	b082      	sub	sp, #8
 800e096:	af00      	add	r7, sp, #0
 800e098:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800e0a0:	4618      	mov	r0, r3
 800e0a2:	f7fe fce8 	bl	800ca76 <USBD_LL_SOF>
}
 800e0a6:	bf00      	nop
 800e0a8:	3708      	adds	r7, #8
 800e0aa:	46bd      	mov	sp, r7
 800e0ac:	bd80      	pop	{r7, pc}

0800e0ae <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e0ae:	b580      	push	{r7, lr}
 800e0b0:	b084      	sub	sp, #16
 800e0b2:	af00      	add	r7, sp, #0
 800e0b4:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800e0b6:	2301      	movs	r3, #1
 800e0b8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800e0ba:	687b      	ldr	r3, [r7, #4]
 800e0bc:	79db      	ldrb	r3, [r3, #7]
 800e0be:	2b00      	cmp	r3, #0
 800e0c0:	d102      	bne.n	800e0c8 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800e0c2:	2300      	movs	r3, #0
 800e0c4:	73fb      	strb	r3, [r7, #15]
 800e0c6:	e008      	b.n	800e0da <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800e0c8:	687b      	ldr	r3, [r7, #4]
 800e0ca:	79db      	ldrb	r3, [r3, #7]
 800e0cc:	2b02      	cmp	r3, #2
 800e0ce:	d102      	bne.n	800e0d6 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800e0d0:	2301      	movs	r3, #1
 800e0d2:	73fb      	strb	r3, [r7, #15]
 800e0d4:	e001      	b.n	800e0da <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800e0d6:	f7f4 fe2b 	bl	8002d30 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800e0da:	687b      	ldr	r3, [r7, #4]
 800e0dc:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800e0e0:	7bfa      	ldrb	r2, [r7, #15]
 800e0e2:	4611      	mov	r1, r2
 800e0e4:	4618      	mov	r0, r3
 800e0e6:	f7fe fc82 	bl	800c9ee <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800e0ea:	687b      	ldr	r3, [r7, #4]
 800e0ec:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800e0f0:	4618      	mov	r0, r3
 800e0f2:	f7fe fc2a 	bl	800c94a <USBD_LL_Reset>
}
 800e0f6:	bf00      	nop
 800e0f8:	3710      	adds	r7, #16
 800e0fa:	46bd      	mov	sp, r7
 800e0fc:	bd80      	pop	{r7, pc}
	...

0800e100 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e100:	b580      	push	{r7, lr}
 800e102:	b082      	sub	sp, #8
 800e104:	af00      	add	r7, sp, #0
 800e106:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800e108:	687b      	ldr	r3, [r7, #4]
 800e10a:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800e10e:	4618      	mov	r0, r3
 800e110:	f7fe fc7d 	bl	800ca0e <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800e114:	687b      	ldr	r3, [r7, #4]
 800e116:	681b      	ldr	r3, [r3, #0]
 800e118:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800e11c:	681b      	ldr	r3, [r3, #0]
 800e11e:	687a      	ldr	r2, [r7, #4]
 800e120:	6812      	ldr	r2, [r2, #0]
 800e122:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800e126:	f043 0301 	orr.w	r3, r3, #1
 800e12a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800e12c:	687b      	ldr	r3, [r7, #4]
 800e12e:	7adb      	ldrb	r3, [r3, #11]
 800e130:	2b00      	cmp	r3, #0
 800e132:	d005      	beq.n	800e140 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e134:	4b04      	ldr	r3, [pc, #16]	@ (800e148 <HAL_PCD_SuspendCallback+0x48>)
 800e136:	691b      	ldr	r3, [r3, #16]
 800e138:	4a03      	ldr	r2, [pc, #12]	@ (800e148 <HAL_PCD_SuspendCallback+0x48>)
 800e13a:	f043 0306 	orr.w	r3, r3, #6
 800e13e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800e140:	bf00      	nop
 800e142:	3708      	adds	r7, #8
 800e144:	46bd      	mov	sp, r7
 800e146:	bd80      	pop	{r7, pc}
 800e148:	e000ed00 	.word	0xe000ed00

0800e14c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e14c:	b580      	push	{r7, lr}
 800e14e:	b082      	sub	sp, #8
 800e150:	af00      	add	r7, sp, #0
 800e152:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800e154:	687b      	ldr	r3, [r7, #4]
 800e156:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800e15a:	4618      	mov	r0, r3
 800e15c:	f7fe fc73 	bl	800ca46 <USBD_LL_Resume>
}
 800e160:	bf00      	nop
 800e162:	3708      	adds	r7, #8
 800e164:	46bd      	mov	sp, r7
 800e166:	bd80      	pop	{r7, pc}

0800e168 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e168:	b580      	push	{r7, lr}
 800e16a:	b082      	sub	sp, #8
 800e16c:	af00      	add	r7, sp, #0
 800e16e:	6078      	str	r0, [r7, #4]
 800e170:	460b      	mov	r3, r1
 800e172:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e174:	687b      	ldr	r3, [r7, #4]
 800e176:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800e17a:	78fa      	ldrb	r2, [r7, #3]
 800e17c:	4611      	mov	r1, r2
 800e17e:	4618      	mov	r0, r3
 800e180:	f7fe fccb 	bl	800cb1a <USBD_LL_IsoOUTIncomplete>
}
 800e184:	bf00      	nop
 800e186:	3708      	adds	r7, #8
 800e188:	46bd      	mov	sp, r7
 800e18a:	bd80      	pop	{r7, pc}

0800e18c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e18c:	b580      	push	{r7, lr}
 800e18e:	b082      	sub	sp, #8
 800e190:	af00      	add	r7, sp, #0
 800e192:	6078      	str	r0, [r7, #4]
 800e194:	460b      	mov	r3, r1
 800e196:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e198:	687b      	ldr	r3, [r7, #4]
 800e19a:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800e19e:	78fa      	ldrb	r2, [r7, #3]
 800e1a0:	4611      	mov	r1, r2
 800e1a2:	4618      	mov	r0, r3
 800e1a4:	f7fe fc87 	bl	800cab6 <USBD_LL_IsoINIncomplete>
}
 800e1a8:	bf00      	nop
 800e1aa:	3708      	adds	r7, #8
 800e1ac:	46bd      	mov	sp, r7
 800e1ae:	bd80      	pop	{r7, pc}

0800e1b0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e1b0:	b580      	push	{r7, lr}
 800e1b2:	b082      	sub	sp, #8
 800e1b4:	af00      	add	r7, sp, #0
 800e1b6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800e1b8:	687b      	ldr	r3, [r7, #4]
 800e1ba:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800e1be:	4618      	mov	r0, r3
 800e1c0:	f7fe fcdd 	bl	800cb7e <USBD_LL_DevConnected>
}
 800e1c4:	bf00      	nop
 800e1c6:	3708      	adds	r7, #8
 800e1c8:	46bd      	mov	sp, r7
 800e1ca:	bd80      	pop	{r7, pc}

0800e1cc <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e1cc:	b580      	push	{r7, lr}
 800e1ce:	b082      	sub	sp, #8
 800e1d0:	af00      	add	r7, sp, #0
 800e1d2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800e1d4:	687b      	ldr	r3, [r7, #4]
 800e1d6:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800e1da:	4618      	mov	r0, r3
 800e1dc:	f7fe fcda 	bl	800cb94 <USBD_LL_DevDisconnected>
}
 800e1e0:	bf00      	nop
 800e1e2:	3708      	adds	r7, #8
 800e1e4:	46bd      	mov	sp, r7
 800e1e6:	bd80      	pop	{r7, pc}

0800e1e8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800e1e8:	b580      	push	{r7, lr}
 800e1ea:	b082      	sub	sp, #8
 800e1ec:	af00      	add	r7, sp, #0
 800e1ee:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800e1f0:	687b      	ldr	r3, [r7, #4]
 800e1f2:	781b      	ldrb	r3, [r3, #0]
 800e1f4:	2b00      	cmp	r3, #0
 800e1f6:	d13c      	bne.n	800e272 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800e1f8:	4a20      	ldr	r2, [pc, #128]	@ (800e27c <USBD_LL_Init+0x94>)
 800e1fa:	687b      	ldr	r3, [r7, #4]
 800e1fc:	f8c2 34dc 	str.w	r3, [r2, #1244]	@ 0x4dc
  pdev->pData = &hpcd_USB_OTG_FS;
 800e200:	687b      	ldr	r3, [r7, #4]
 800e202:	4a1e      	ldr	r2, [pc, #120]	@ (800e27c <USBD_LL_Init+0x94>)
 800e204:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800e208:	4b1c      	ldr	r3, [pc, #112]	@ (800e27c <USBD_LL_Init+0x94>)
 800e20a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800e20e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800e210:	4b1a      	ldr	r3, [pc, #104]	@ (800e27c <USBD_LL_Init+0x94>)
 800e212:	2206      	movs	r2, #6
 800e214:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800e216:	4b19      	ldr	r3, [pc, #100]	@ (800e27c <USBD_LL_Init+0x94>)
 800e218:	2202      	movs	r2, #2
 800e21a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800e21c:	4b17      	ldr	r3, [pc, #92]	@ (800e27c <USBD_LL_Init+0x94>)
 800e21e:	2200      	movs	r2, #0
 800e220:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800e222:	4b16      	ldr	r3, [pc, #88]	@ (800e27c <USBD_LL_Init+0x94>)
 800e224:	2202      	movs	r2, #2
 800e226:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 800e228:	4b14      	ldr	r3, [pc, #80]	@ (800e27c <USBD_LL_Init+0x94>)
 800e22a:	2201      	movs	r2, #1
 800e22c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800e22e:	4b13      	ldr	r3, [pc, #76]	@ (800e27c <USBD_LL_Init+0x94>)
 800e230:	2200      	movs	r2, #0
 800e232:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800e234:	4b11      	ldr	r3, [pc, #68]	@ (800e27c <USBD_LL_Init+0x94>)
 800e236:	2200      	movs	r2, #0
 800e238:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800e23a:	4b10      	ldr	r3, [pc, #64]	@ (800e27c <USBD_LL_Init+0x94>)
 800e23c:	2201      	movs	r2, #1
 800e23e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800e240:	4b0e      	ldr	r3, [pc, #56]	@ (800e27c <USBD_LL_Init+0x94>)
 800e242:	2200      	movs	r2, #0
 800e244:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800e246:	480d      	ldr	r0, [pc, #52]	@ (800e27c <USBD_LL_Init+0x94>)
 800e248:	f7f7 fafb 	bl	8005842 <HAL_PCD_Init>
 800e24c:	4603      	mov	r3, r0
 800e24e:	2b00      	cmp	r3, #0
 800e250:	d001      	beq.n	800e256 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800e252:	f7f4 fd6d 	bl	8002d30 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800e256:	2180      	movs	r1, #128	@ 0x80
 800e258:	4808      	ldr	r0, [pc, #32]	@ (800e27c <USBD_LL_Init+0x94>)
 800e25a:	f7f8 fd46 	bl	8006cea <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800e25e:	2240      	movs	r2, #64	@ 0x40
 800e260:	2100      	movs	r1, #0
 800e262:	4806      	ldr	r0, [pc, #24]	@ (800e27c <USBD_LL_Init+0x94>)
 800e264:	f7f8 fcfa 	bl	8006c5c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800e268:	2280      	movs	r2, #128	@ 0x80
 800e26a:	2101      	movs	r1, #1
 800e26c:	4803      	ldr	r0, [pc, #12]	@ (800e27c <USBD_LL_Init+0x94>)
 800e26e:	f7f8 fcf5 	bl	8006c5c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800e272:	2300      	movs	r3, #0
}
 800e274:	4618      	mov	r0, r3
 800e276:	3708      	adds	r7, #8
 800e278:	46bd      	mov	sp, r7
 800e27a:	bd80      	pop	{r7, pc}
 800e27c:	2006ff68 	.word	0x2006ff68

0800e280 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800e280:	b580      	push	{r7, lr}
 800e282:	b084      	sub	sp, #16
 800e284:	af00      	add	r7, sp, #0
 800e286:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e288:	2300      	movs	r3, #0
 800e28a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e28c:	2300      	movs	r3, #0
 800e28e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800e290:	687b      	ldr	r3, [r7, #4]
 800e292:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e296:	4618      	mov	r0, r3
 800e298:	f7f7 fbe9 	bl	8005a6e <HAL_PCD_Start>
 800e29c:	4603      	mov	r3, r0
 800e29e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e2a0:	7bfb      	ldrb	r3, [r7, #15]
 800e2a2:	4618      	mov	r0, r3
 800e2a4:	f000 f97e 	bl	800e5a4 <USBD_Get_USB_Status>
 800e2a8:	4603      	mov	r3, r0
 800e2aa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e2ac:	7bbb      	ldrb	r3, [r7, #14]
}
 800e2ae:	4618      	mov	r0, r3
 800e2b0:	3710      	adds	r7, #16
 800e2b2:	46bd      	mov	sp, r7
 800e2b4:	bd80      	pop	{r7, pc}

0800e2b6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800e2b6:	b580      	push	{r7, lr}
 800e2b8:	b084      	sub	sp, #16
 800e2ba:	af00      	add	r7, sp, #0
 800e2bc:	6078      	str	r0, [r7, #4]
 800e2be:	4608      	mov	r0, r1
 800e2c0:	4611      	mov	r1, r2
 800e2c2:	461a      	mov	r2, r3
 800e2c4:	4603      	mov	r3, r0
 800e2c6:	70fb      	strb	r3, [r7, #3]
 800e2c8:	460b      	mov	r3, r1
 800e2ca:	70bb      	strb	r3, [r7, #2]
 800e2cc:	4613      	mov	r3, r2
 800e2ce:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e2d0:	2300      	movs	r3, #0
 800e2d2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e2d4:	2300      	movs	r3, #0
 800e2d6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800e2d8:	687b      	ldr	r3, [r7, #4]
 800e2da:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800e2de:	78bb      	ldrb	r3, [r7, #2]
 800e2e0:	883a      	ldrh	r2, [r7, #0]
 800e2e2:	78f9      	ldrb	r1, [r7, #3]
 800e2e4:	f7f8 f8d7 	bl	8006496 <HAL_PCD_EP_Open>
 800e2e8:	4603      	mov	r3, r0
 800e2ea:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e2ec:	7bfb      	ldrb	r3, [r7, #15]
 800e2ee:	4618      	mov	r0, r3
 800e2f0:	f000 f958 	bl	800e5a4 <USBD_Get_USB_Status>
 800e2f4:	4603      	mov	r3, r0
 800e2f6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e2f8:	7bbb      	ldrb	r3, [r7, #14]
}
 800e2fa:	4618      	mov	r0, r3
 800e2fc:	3710      	adds	r7, #16
 800e2fe:	46bd      	mov	sp, r7
 800e300:	bd80      	pop	{r7, pc}

0800e302 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e302:	b580      	push	{r7, lr}
 800e304:	b084      	sub	sp, #16
 800e306:	af00      	add	r7, sp, #0
 800e308:	6078      	str	r0, [r7, #4]
 800e30a:	460b      	mov	r3, r1
 800e30c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e30e:	2300      	movs	r3, #0
 800e310:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e312:	2300      	movs	r3, #0
 800e314:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800e316:	687b      	ldr	r3, [r7, #4]
 800e318:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e31c:	78fa      	ldrb	r2, [r7, #3]
 800e31e:	4611      	mov	r1, r2
 800e320:	4618      	mov	r0, r3
 800e322:	f7f8 f920 	bl	8006566 <HAL_PCD_EP_Close>
 800e326:	4603      	mov	r3, r0
 800e328:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e32a:	7bfb      	ldrb	r3, [r7, #15]
 800e32c:	4618      	mov	r0, r3
 800e32e:	f000 f939 	bl	800e5a4 <USBD_Get_USB_Status>
 800e332:	4603      	mov	r3, r0
 800e334:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e336:	7bbb      	ldrb	r3, [r7, #14]
}
 800e338:	4618      	mov	r0, r3
 800e33a:	3710      	adds	r7, #16
 800e33c:	46bd      	mov	sp, r7
 800e33e:	bd80      	pop	{r7, pc}

0800e340 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e340:	b580      	push	{r7, lr}
 800e342:	b084      	sub	sp, #16
 800e344:	af00      	add	r7, sp, #0
 800e346:	6078      	str	r0, [r7, #4]
 800e348:	460b      	mov	r3, r1
 800e34a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e34c:	2300      	movs	r3, #0
 800e34e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e350:	2300      	movs	r3, #0
 800e352:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800e354:	687b      	ldr	r3, [r7, #4]
 800e356:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e35a:	78fa      	ldrb	r2, [r7, #3]
 800e35c:	4611      	mov	r1, r2
 800e35e:	4618      	mov	r0, r3
 800e360:	f7f8 f9d8 	bl	8006714 <HAL_PCD_EP_SetStall>
 800e364:	4603      	mov	r3, r0
 800e366:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e368:	7bfb      	ldrb	r3, [r7, #15]
 800e36a:	4618      	mov	r0, r3
 800e36c:	f000 f91a 	bl	800e5a4 <USBD_Get_USB_Status>
 800e370:	4603      	mov	r3, r0
 800e372:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e374:	7bbb      	ldrb	r3, [r7, #14]
}
 800e376:	4618      	mov	r0, r3
 800e378:	3710      	adds	r7, #16
 800e37a:	46bd      	mov	sp, r7
 800e37c:	bd80      	pop	{r7, pc}

0800e37e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e37e:	b580      	push	{r7, lr}
 800e380:	b084      	sub	sp, #16
 800e382:	af00      	add	r7, sp, #0
 800e384:	6078      	str	r0, [r7, #4]
 800e386:	460b      	mov	r3, r1
 800e388:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e38a:	2300      	movs	r3, #0
 800e38c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e38e:	2300      	movs	r3, #0
 800e390:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800e392:	687b      	ldr	r3, [r7, #4]
 800e394:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e398:	78fa      	ldrb	r2, [r7, #3]
 800e39a:	4611      	mov	r1, r2
 800e39c:	4618      	mov	r0, r3
 800e39e:	f7f8 fa1c 	bl	80067da <HAL_PCD_EP_ClrStall>
 800e3a2:	4603      	mov	r3, r0
 800e3a4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e3a6:	7bfb      	ldrb	r3, [r7, #15]
 800e3a8:	4618      	mov	r0, r3
 800e3aa:	f000 f8fb 	bl	800e5a4 <USBD_Get_USB_Status>
 800e3ae:	4603      	mov	r3, r0
 800e3b0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e3b2:	7bbb      	ldrb	r3, [r7, #14]
}
 800e3b4:	4618      	mov	r0, r3
 800e3b6:	3710      	adds	r7, #16
 800e3b8:	46bd      	mov	sp, r7
 800e3ba:	bd80      	pop	{r7, pc}

0800e3bc <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e3bc:	b480      	push	{r7}
 800e3be:	b085      	sub	sp, #20
 800e3c0:	af00      	add	r7, sp, #0
 800e3c2:	6078      	str	r0, [r7, #4]
 800e3c4:	460b      	mov	r3, r1
 800e3c6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800e3c8:	687b      	ldr	r3, [r7, #4]
 800e3ca:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e3ce:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800e3d0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e3d4:	2b00      	cmp	r3, #0
 800e3d6:	da0b      	bge.n	800e3f0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800e3d8:	78fb      	ldrb	r3, [r7, #3]
 800e3da:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e3de:	68f9      	ldr	r1, [r7, #12]
 800e3e0:	4613      	mov	r3, r2
 800e3e2:	00db      	lsls	r3, r3, #3
 800e3e4:	4413      	add	r3, r2
 800e3e6:	009b      	lsls	r3, r3, #2
 800e3e8:	440b      	add	r3, r1
 800e3ea:	3316      	adds	r3, #22
 800e3ec:	781b      	ldrb	r3, [r3, #0]
 800e3ee:	e00b      	b.n	800e408 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800e3f0:	78fb      	ldrb	r3, [r7, #3]
 800e3f2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e3f6:	68f9      	ldr	r1, [r7, #12]
 800e3f8:	4613      	mov	r3, r2
 800e3fa:	00db      	lsls	r3, r3, #3
 800e3fc:	4413      	add	r3, r2
 800e3fe:	009b      	lsls	r3, r3, #2
 800e400:	440b      	add	r3, r1
 800e402:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800e406:	781b      	ldrb	r3, [r3, #0]
  }
}
 800e408:	4618      	mov	r0, r3
 800e40a:	3714      	adds	r7, #20
 800e40c:	46bd      	mov	sp, r7
 800e40e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e412:	4770      	bx	lr

0800e414 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800e414:	b580      	push	{r7, lr}
 800e416:	b084      	sub	sp, #16
 800e418:	af00      	add	r7, sp, #0
 800e41a:	6078      	str	r0, [r7, #4]
 800e41c:	460b      	mov	r3, r1
 800e41e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e420:	2300      	movs	r3, #0
 800e422:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e424:	2300      	movs	r3, #0
 800e426:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800e428:	687b      	ldr	r3, [r7, #4]
 800e42a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e42e:	78fa      	ldrb	r2, [r7, #3]
 800e430:	4611      	mov	r1, r2
 800e432:	4618      	mov	r0, r3
 800e434:	f7f8 f80b 	bl	800644e <HAL_PCD_SetAddress>
 800e438:	4603      	mov	r3, r0
 800e43a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e43c:	7bfb      	ldrb	r3, [r7, #15]
 800e43e:	4618      	mov	r0, r3
 800e440:	f000 f8b0 	bl	800e5a4 <USBD_Get_USB_Status>
 800e444:	4603      	mov	r3, r0
 800e446:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e448:	7bbb      	ldrb	r3, [r7, #14]
}
 800e44a:	4618      	mov	r0, r3
 800e44c:	3710      	adds	r7, #16
 800e44e:	46bd      	mov	sp, r7
 800e450:	bd80      	pop	{r7, pc}

0800e452 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e452:	b580      	push	{r7, lr}
 800e454:	b086      	sub	sp, #24
 800e456:	af00      	add	r7, sp, #0
 800e458:	60f8      	str	r0, [r7, #12]
 800e45a:	607a      	str	r2, [r7, #4]
 800e45c:	603b      	str	r3, [r7, #0]
 800e45e:	460b      	mov	r3, r1
 800e460:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e462:	2300      	movs	r3, #0
 800e464:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e466:	2300      	movs	r3, #0
 800e468:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800e46a:	68fb      	ldr	r3, [r7, #12]
 800e46c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800e470:	7af9      	ldrb	r1, [r7, #11]
 800e472:	683b      	ldr	r3, [r7, #0]
 800e474:	687a      	ldr	r2, [r7, #4]
 800e476:	f7f8 f913 	bl	80066a0 <HAL_PCD_EP_Transmit>
 800e47a:	4603      	mov	r3, r0
 800e47c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e47e:	7dfb      	ldrb	r3, [r7, #23]
 800e480:	4618      	mov	r0, r3
 800e482:	f000 f88f 	bl	800e5a4 <USBD_Get_USB_Status>
 800e486:	4603      	mov	r3, r0
 800e488:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e48a:	7dbb      	ldrb	r3, [r7, #22]
}
 800e48c:	4618      	mov	r0, r3
 800e48e:	3718      	adds	r7, #24
 800e490:	46bd      	mov	sp, r7
 800e492:	bd80      	pop	{r7, pc}

0800e494 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e494:	b580      	push	{r7, lr}
 800e496:	b086      	sub	sp, #24
 800e498:	af00      	add	r7, sp, #0
 800e49a:	60f8      	str	r0, [r7, #12]
 800e49c:	607a      	str	r2, [r7, #4]
 800e49e:	603b      	str	r3, [r7, #0]
 800e4a0:	460b      	mov	r3, r1
 800e4a2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e4a4:	2300      	movs	r3, #0
 800e4a6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e4a8:	2300      	movs	r3, #0
 800e4aa:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800e4ac:	68fb      	ldr	r3, [r7, #12]
 800e4ae:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800e4b2:	7af9      	ldrb	r1, [r7, #11]
 800e4b4:	683b      	ldr	r3, [r7, #0]
 800e4b6:	687a      	ldr	r2, [r7, #4]
 800e4b8:	f7f8 f89f 	bl	80065fa <HAL_PCD_EP_Receive>
 800e4bc:	4603      	mov	r3, r0
 800e4be:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e4c0:	7dfb      	ldrb	r3, [r7, #23]
 800e4c2:	4618      	mov	r0, r3
 800e4c4:	f000 f86e 	bl	800e5a4 <USBD_Get_USB_Status>
 800e4c8:	4603      	mov	r3, r0
 800e4ca:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e4cc:	7dbb      	ldrb	r3, [r7, #22]
}
 800e4ce:	4618      	mov	r0, r3
 800e4d0:	3718      	adds	r7, #24
 800e4d2:	46bd      	mov	sp, r7
 800e4d4:	bd80      	pop	{r7, pc}

0800e4d6 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e4d6:	b580      	push	{r7, lr}
 800e4d8:	b082      	sub	sp, #8
 800e4da:	af00      	add	r7, sp, #0
 800e4dc:	6078      	str	r0, [r7, #4]
 800e4de:	460b      	mov	r3, r1
 800e4e0:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800e4e2:	687b      	ldr	r3, [r7, #4]
 800e4e4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e4e8:	78fa      	ldrb	r2, [r7, #3]
 800e4ea:	4611      	mov	r1, r2
 800e4ec:	4618      	mov	r0, r3
 800e4ee:	f7f8 f8bf 	bl	8006670 <HAL_PCD_EP_GetRxCount>
 800e4f2:	4603      	mov	r3, r0
}
 800e4f4:	4618      	mov	r0, r3
 800e4f6:	3708      	adds	r7, #8
 800e4f8:	46bd      	mov	sp, r7
 800e4fa:	bd80      	pop	{r7, pc}

0800e4fc <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800e4fc:	b580      	push	{r7, lr}
 800e4fe:	b082      	sub	sp, #8
 800e500:	af00      	add	r7, sp, #0
 800e502:	6078      	str	r0, [r7, #4]
 800e504:	460b      	mov	r3, r1
 800e506:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 800e508:	78fb      	ldrb	r3, [r7, #3]
 800e50a:	2b00      	cmp	r3, #0
 800e50c:	d002      	beq.n	800e514 <HAL_PCDEx_LPM_Callback+0x18>
 800e50e:	2b01      	cmp	r3, #1
 800e510:	d01f      	beq.n	800e552 <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800e512:	e03b      	b.n	800e58c <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 800e514:	687b      	ldr	r3, [r7, #4]
 800e516:	7adb      	ldrb	r3, [r3, #11]
 800e518:	2b00      	cmp	r3, #0
 800e51a:	d007      	beq.n	800e52c <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800e51c:	f000 f83c 	bl	800e598 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e520:	4b1c      	ldr	r3, [pc, #112]	@ (800e594 <HAL_PCDEx_LPM_Callback+0x98>)
 800e522:	691b      	ldr	r3, [r3, #16]
 800e524:	4a1b      	ldr	r2, [pc, #108]	@ (800e594 <HAL_PCDEx_LPM_Callback+0x98>)
 800e526:	f023 0306 	bic.w	r3, r3, #6
 800e52a:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800e52c:	687b      	ldr	r3, [r7, #4]
 800e52e:	681b      	ldr	r3, [r3, #0]
 800e530:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800e534:	681b      	ldr	r3, [r3, #0]
 800e536:	687a      	ldr	r2, [r7, #4]
 800e538:	6812      	ldr	r2, [r2, #0]
 800e53a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800e53e:	f023 0301 	bic.w	r3, r3, #1
 800e542:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 800e544:	687b      	ldr	r3, [r7, #4]
 800e546:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800e54a:	4618      	mov	r0, r3
 800e54c:	f7fe fa7b 	bl	800ca46 <USBD_LL_Resume>
    break;
 800e550:	e01c      	b.n	800e58c <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800e552:	687b      	ldr	r3, [r7, #4]
 800e554:	681b      	ldr	r3, [r3, #0]
 800e556:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800e55a:	681b      	ldr	r3, [r3, #0]
 800e55c:	687a      	ldr	r2, [r7, #4]
 800e55e:	6812      	ldr	r2, [r2, #0]
 800e560:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800e564:	f043 0301 	orr.w	r3, r3, #1
 800e568:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 800e56a:	687b      	ldr	r3, [r7, #4]
 800e56c:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800e570:	4618      	mov	r0, r3
 800e572:	f7fe fa4c 	bl	800ca0e <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800e576:	687b      	ldr	r3, [r7, #4]
 800e578:	7adb      	ldrb	r3, [r3, #11]
 800e57a:	2b00      	cmp	r3, #0
 800e57c:	d005      	beq.n	800e58a <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e57e:	4b05      	ldr	r3, [pc, #20]	@ (800e594 <HAL_PCDEx_LPM_Callback+0x98>)
 800e580:	691b      	ldr	r3, [r3, #16]
 800e582:	4a04      	ldr	r2, [pc, #16]	@ (800e594 <HAL_PCDEx_LPM_Callback+0x98>)
 800e584:	f043 0306 	orr.w	r3, r3, #6
 800e588:	6113      	str	r3, [r2, #16]
    break;
 800e58a:	bf00      	nop
}
 800e58c:	bf00      	nop
 800e58e:	3708      	adds	r7, #8
 800e590:	46bd      	mov	sp, r7
 800e592:	bd80      	pop	{r7, pc}
 800e594:	e000ed00 	.word	0xe000ed00

0800e598 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800e598:	b580      	push	{r7, lr}
 800e59a:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800e59c:	f7f3 ffd6 	bl	800254c <SystemClock_Config>
}
 800e5a0:	bf00      	nop
 800e5a2:	bd80      	pop	{r7, pc}

0800e5a4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800e5a4:	b480      	push	{r7}
 800e5a6:	b085      	sub	sp, #20
 800e5a8:	af00      	add	r7, sp, #0
 800e5aa:	4603      	mov	r3, r0
 800e5ac:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e5ae:	2300      	movs	r3, #0
 800e5b0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800e5b2:	79fb      	ldrb	r3, [r7, #7]
 800e5b4:	2b03      	cmp	r3, #3
 800e5b6:	d817      	bhi.n	800e5e8 <USBD_Get_USB_Status+0x44>
 800e5b8:	a201      	add	r2, pc, #4	@ (adr r2, 800e5c0 <USBD_Get_USB_Status+0x1c>)
 800e5ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e5be:	bf00      	nop
 800e5c0:	0800e5d1 	.word	0x0800e5d1
 800e5c4:	0800e5d7 	.word	0x0800e5d7
 800e5c8:	0800e5dd 	.word	0x0800e5dd
 800e5cc:	0800e5e3 	.word	0x0800e5e3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800e5d0:	2300      	movs	r3, #0
 800e5d2:	73fb      	strb	r3, [r7, #15]
    break;
 800e5d4:	e00b      	b.n	800e5ee <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800e5d6:	2303      	movs	r3, #3
 800e5d8:	73fb      	strb	r3, [r7, #15]
    break;
 800e5da:	e008      	b.n	800e5ee <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800e5dc:	2301      	movs	r3, #1
 800e5de:	73fb      	strb	r3, [r7, #15]
    break;
 800e5e0:	e005      	b.n	800e5ee <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800e5e2:	2303      	movs	r3, #3
 800e5e4:	73fb      	strb	r3, [r7, #15]
    break;
 800e5e6:	e002      	b.n	800e5ee <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800e5e8:	2303      	movs	r3, #3
 800e5ea:	73fb      	strb	r3, [r7, #15]
    break;
 800e5ec:	bf00      	nop
  }
  return usb_status;
 800e5ee:	7bfb      	ldrb	r3, [r7, #15]
}
 800e5f0:	4618      	mov	r0, r3
 800e5f2:	3714      	adds	r7, #20
 800e5f4:	46bd      	mov	sp, r7
 800e5f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5fa:	4770      	bx	lr

0800e5fc <malloc>:
 800e5fc:	4b02      	ldr	r3, [pc, #8]	@ (800e608 <malloc+0xc>)
 800e5fe:	4601      	mov	r1, r0
 800e600:	6818      	ldr	r0, [r3, #0]
 800e602:	f000 b82d 	b.w	800e660 <_malloc_r>
 800e606:	bf00      	nop
 800e608:	20000118 	.word	0x20000118

0800e60c <free>:
 800e60c:	4b02      	ldr	r3, [pc, #8]	@ (800e618 <free+0xc>)
 800e60e:	4601      	mov	r1, r0
 800e610:	6818      	ldr	r0, [r3, #0]
 800e612:	f000 b997 	b.w	800e944 <_free_r>
 800e616:	bf00      	nop
 800e618:	20000118 	.word	0x20000118

0800e61c <sbrk_aligned>:
 800e61c:	b570      	push	{r4, r5, r6, lr}
 800e61e:	4e0f      	ldr	r6, [pc, #60]	@ (800e65c <sbrk_aligned+0x40>)
 800e620:	460c      	mov	r4, r1
 800e622:	6831      	ldr	r1, [r6, #0]
 800e624:	4605      	mov	r5, r0
 800e626:	b911      	cbnz	r1, 800e62e <sbrk_aligned+0x12>
 800e628:	f000 f8ae 	bl	800e788 <_sbrk_r>
 800e62c:	6030      	str	r0, [r6, #0]
 800e62e:	4621      	mov	r1, r4
 800e630:	4628      	mov	r0, r5
 800e632:	f000 f8a9 	bl	800e788 <_sbrk_r>
 800e636:	1c43      	adds	r3, r0, #1
 800e638:	d103      	bne.n	800e642 <sbrk_aligned+0x26>
 800e63a:	f04f 34ff 	mov.w	r4, #4294967295
 800e63e:	4620      	mov	r0, r4
 800e640:	bd70      	pop	{r4, r5, r6, pc}
 800e642:	1cc4      	adds	r4, r0, #3
 800e644:	f024 0403 	bic.w	r4, r4, #3
 800e648:	42a0      	cmp	r0, r4
 800e64a:	d0f8      	beq.n	800e63e <sbrk_aligned+0x22>
 800e64c:	1a21      	subs	r1, r4, r0
 800e64e:	4628      	mov	r0, r5
 800e650:	f000 f89a 	bl	800e788 <_sbrk_r>
 800e654:	3001      	adds	r0, #1
 800e656:	d1f2      	bne.n	800e63e <sbrk_aligned+0x22>
 800e658:	e7ef      	b.n	800e63a <sbrk_aligned+0x1e>
 800e65a:	bf00      	nop
 800e65c:	20070448 	.word	0x20070448

0800e660 <_malloc_r>:
 800e660:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e664:	1ccd      	adds	r5, r1, #3
 800e666:	f025 0503 	bic.w	r5, r5, #3
 800e66a:	3508      	adds	r5, #8
 800e66c:	2d0c      	cmp	r5, #12
 800e66e:	bf38      	it	cc
 800e670:	250c      	movcc	r5, #12
 800e672:	2d00      	cmp	r5, #0
 800e674:	4606      	mov	r6, r0
 800e676:	db01      	blt.n	800e67c <_malloc_r+0x1c>
 800e678:	42a9      	cmp	r1, r5
 800e67a:	d904      	bls.n	800e686 <_malloc_r+0x26>
 800e67c:	230c      	movs	r3, #12
 800e67e:	6033      	str	r3, [r6, #0]
 800e680:	2000      	movs	r0, #0
 800e682:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e686:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e75c <_malloc_r+0xfc>
 800e68a:	f000 f869 	bl	800e760 <__malloc_lock>
 800e68e:	f8d8 3000 	ldr.w	r3, [r8]
 800e692:	461c      	mov	r4, r3
 800e694:	bb44      	cbnz	r4, 800e6e8 <_malloc_r+0x88>
 800e696:	4629      	mov	r1, r5
 800e698:	4630      	mov	r0, r6
 800e69a:	f7ff ffbf 	bl	800e61c <sbrk_aligned>
 800e69e:	1c43      	adds	r3, r0, #1
 800e6a0:	4604      	mov	r4, r0
 800e6a2:	d158      	bne.n	800e756 <_malloc_r+0xf6>
 800e6a4:	f8d8 4000 	ldr.w	r4, [r8]
 800e6a8:	4627      	mov	r7, r4
 800e6aa:	2f00      	cmp	r7, #0
 800e6ac:	d143      	bne.n	800e736 <_malloc_r+0xd6>
 800e6ae:	2c00      	cmp	r4, #0
 800e6b0:	d04b      	beq.n	800e74a <_malloc_r+0xea>
 800e6b2:	6823      	ldr	r3, [r4, #0]
 800e6b4:	4639      	mov	r1, r7
 800e6b6:	4630      	mov	r0, r6
 800e6b8:	eb04 0903 	add.w	r9, r4, r3
 800e6bc:	f000 f864 	bl	800e788 <_sbrk_r>
 800e6c0:	4581      	cmp	r9, r0
 800e6c2:	d142      	bne.n	800e74a <_malloc_r+0xea>
 800e6c4:	6821      	ldr	r1, [r4, #0]
 800e6c6:	1a6d      	subs	r5, r5, r1
 800e6c8:	4629      	mov	r1, r5
 800e6ca:	4630      	mov	r0, r6
 800e6cc:	f7ff ffa6 	bl	800e61c <sbrk_aligned>
 800e6d0:	3001      	adds	r0, #1
 800e6d2:	d03a      	beq.n	800e74a <_malloc_r+0xea>
 800e6d4:	6823      	ldr	r3, [r4, #0]
 800e6d6:	442b      	add	r3, r5
 800e6d8:	6023      	str	r3, [r4, #0]
 800e6da:	f8d8 3000 	ldr.w	r3, [r8]
 800e6de:	685a      	ldr	r2, [r3, #4]
 800e6e0:	bb62      	cbnz	r2, 800e73c <_malloc_r+0xdc>
 800e6e2:	f8c8 7000 	str.w	r7, [r8]
 800e6e6:	e00f      	b.n	800e708 <_malloc_r+0xa8>
 800e6e8:	6822      	ldr	r2, [r4, #0]
 800e6ea:	1b52      	subs	r2, r2, r5
 800e6ec:	d420      	bmi.n	800e730 <_malloc_r+0xd0>
 800e6ee:	2a0b      	cmp	r2, #11
 800e6f0:	d917      	bls.n	800e722 <_malloc_r+0xc2>
 800e6f2:	1961      	adds	r1, r4, r5
 800e6f4:	42a3      	cmp	r3, r4
 800e6f6:	6025      	str	r5, [r4, #0]
 800e6f8:	bf18      	it	ne
 800e6fa:	6059      	strne	r1, [r3, #4]
 800e6fc:	6863      	ldr	r3, [r4, #4]
 800e6fe:	bf08      	it	eq
 800e700:	f8c8 1000 	streq.w	r1, [r8]
 800e704:	5162      	str	r2, [r4, r5]
 800e706:	604b      	str	r3, [r1, #4]
 800e708:	4630      	mov	r0, r6
 800e70a:	f000 f82f 	bl	800e76c <__malloc_unlock>
 800e70e:	f104 000b 	add.w	r0, r4, #11
 800e712:	1d23      	adds	r3, r4, #4
 800e714:	f020 0007 	bic.w	r0, r0, #7
 800e718:	1ac2      	subs	r2, r0, r3
 800e71a:	bf1c      	itt	ne
 800e71c:	1a1b      	subne	r3, r3, r0
 800e71e:	50a3      	strne	r3, [r4, r2]
 800e720:	e7af      	b.n	800e682 <_malloc_r+0x22>
 800e722:	6862      	ldr	r2, [r4, #4]
 800e724:	42a3      	cmp	r3, r4
 800e726:	bf0c      	ite	eq
 800e728:	f8c8 2000 	streq.w	r2, [r8]
 800e72c:	605a      	strne	r2, [r3, #4]
 800e72e:	e7eb      	b.n	800e708 <_malloc_r+0xa8>
 800e730:	4623      	mov	r3, r4
 800e732:	6864      	ldr	r4, [r4, #4]
 800e734:	e7ae      	b.n	800e694 <_malloc_r+0x34>
 800e736:	463c      	mov	r4, r7
 800e738:	687f      	ldr	r7, [r7, #4]
 800e73a:	e7b6      	b.n	800e6aa <_malloc_r+0x4a>
 800e73c:	461a      	mov	r2, r3
 800e73e:	685b      	ldr	r3, [r3, #4]
 800e740:	42a3      	cmp	r3, r4
 800e742:	d1fb      	bne.n	800e73c <_malloc_r+0xdc>
 800e744:	2300      	movs	r3, #0
 800e746:	6053      	str	r3, [r2, #4]
 800e748:	e7de      	b.n	800e708 <_malloc_r+0xa8>
 800e74a:	230c      	movs	r3, #12
 800e74c:	6033      	str	r3, [r6, #0]
 800e74e:	4630      	mov	r0, r6
 800e750:	f000 f80c 	bl	800e76c <__malloc_unlock>
 800e754:	e794      	b.n	800e680 <_malloc_r+0x20>
 800e756:	6005      	str	r5, [r0, #0]
 800e758:	e7d6      	b.n	800e708 <_malloc_r+0xa8>
 800e75a:	bf00      	nop
 800e75c:	2007044c 	.word	0x2007044c

0800e760 <__malloc_lock>:
 800e760:	4801      	ldr	r0, [pc, #4]	@ (800e768 <__malloc_lock+0x8>)
 800e762:	f000 b84b 	b.w	800e7fc <__retarget_lock_acquire_recursive>
 800e766:	bf00      	nop
 800e768:	2007058c 	.word	0x2007058c

0800e76c <__malloc_unlock>:
 800e76c:	4801      	ldr	r0, [pc, #4]	@ (800e774 <__malloc_unlock+0x8>)
 800e76e:	f000 b846 	b.w	800e7fe <__retarget_lock_release_recursive>
 800e772:	bf00      	nop
 800e774:	2007058c 	.word	0x2007058c

0800e778 <memset>:
 800e778:	4402      	add	r2, r0
 800e77a:	4603      	mov	r3, r0
 800e77c:	4293      	cmp	r3, r2
 800e77e:	d100      	bne.n	800e782 <memset+0xa>
 800e780:	4770      	bx	lr
 800e782:	f803 1b01 	strb.w	r1, [r3], #1
 800e786:	e7f9      	b.n	800e77c <memset+0x4>

0800e788 <_sbrk_r>:
 800e788:	b538      	push	{r3, r4, r5, lr}
 800e78a:	4d06      	ldr	r5, [pc, #24]	@ (800e7a4 <_sbrk_r+0x1c>)
 800e78c:	2300      	movs	r3, #0
 800e78e:	4604      	mov	r4, r0
 800e790:	4608      	mov	r0, r1
 800e792:	602b      	str	r3, [r5, #0]
 800e794:	f7f5 f810 	bl	80037b8 <_sbrk>
 800e798:	1c43      	adds	r3, r0, #1
 800e79a:	d102      	bne.n	800e7a2 <_sbrk_r+0x1a>
 800e79c:	682b      	ldr	r3, [r5, #0]
 800e79e:	b103      	cbz	r3, 800e7a2 <_sbrk_r+0x1a>
 800e7a0:	6023      	str	r3, [r4, #0]
 800e7a2:	bd38      	pop	{r3, r4, r5, pc}
 800e7a4:	20070588 	.word	0x20070588

0800e7a8 <__errno>:
 800e7a8:	4b01      	ldr	r3, [pc, #4]	@ (800e7b0 <__errno+0x8>)
 800e7aa:	6818      	ldr	r0, [r3, #0]
 800e7ac:	4770      	bx	lr
 800e7ae:	bf00      	nop
 800e7b0:	20000118 	.word	0x20000118

0800e7b4 <__libc_init_array>:
 800e7b4:	b570      	push	{r4, r5, r6, lr}
 800e7b6:	4d0d      	ldr	r5, [pc, #52]	@ (800e7ec <__libc_init_array+0x38>)
 800e7b8:	4c0d      	ldr	r4, [pc, #52]	@ (800e7f0 <__libc_init_array+0x3c>)
 800e7ba:	1b64      	subs	r4, r4, r5
 800e7bc:	10a4      	asrs	r4, r4, #2
 800e7be:	2600      	movs	r6, #0
 800e7c0:	42a6      	cmp	r6, r4
 800e7c2:	d109      	bne.n	800e7d8 <__libc_init_array+0x24>
 800e7c4:	4d0b      	ldr	r5, [pc, #44]	@ (800e7f4 <__libc_init_array+0x40>)
 800e7c6:	4c0c      	ldr	r4, [pc, #48]	@ (800e7f8 <__libc_init_array+0x44>)
 800e7c8:	f000 f9e8 	bl	800eb9c <_init>
 800e7cc:	1b64      	subs	r4, r4, r5
 800e7ce:	10a4      	asrs	r4, r4, #2
 800e7d0:	2600      	movs	r6, #0
 800e7d2:	42a6      	cmp	r6, r4
 800e7d4:	d105      	bne.n	800e7e2 <__libc_init_array+0x2e>
 800e7d6:	bd70      	pop	{r4, r5, r6, pc}
 800e7d8:	f855 3b04 	ldr.w	r3, [r5], #4
 800e7dc:	4798      	blx	r3
 800e7de:	3601      	adds	r6, #1
 800e7e0:	e7ee      	b.n	800e7c0 <__libc_init_array+0xc>
 800e7e2:	f855 3b04 	ldr.w	r3, [r5], #4
 800e7e6:	4798      	blx	r3
 800e7e8:	3601      	adds	r6, #1
 800e7ea:	e7f2      	b.n	800e7d2 <__libc_init_array+0x1e>
 800e7ec:	0800ef68 	.word	0x0800ef68
 800e7f0:	0800ef68 	.word	0x0800ef68
 800e7f4:	0800ef68 	.word	0x0800ef68
 800e7f8:	0800ef6c 	.word	0x0800ef6c

0800e7fc <__retarget_lock_acquire_recursive>:
 800e7fc:	4770      	bx	lr

0800e7fe <__retarget_lock_release_recursive>:
 800e7fe:	4770      	bx	lr

0800e800 <memcpy>:
 800e800:	440a      	add	r2, r1
 800e802:	4291      	cmp	r1, r2
 800e804:	f100 33ff 	add.w	r3, r0, #4294967295
 800e808:	d100      	bne.n	800e80c <memcpy+0xc>
 800e80a:	4770      	bx	lr
 800e80c:	b510      	push	{r4, lr}
 800e80e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e812:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e816:	4291      	cmp	r1, r2
 800e818:	d1f9      	bne.n	800e80e <memcpy+0xe>
 800e81a:	bd10      	pop	{r4, pc}

0800e81c <ldexpf>:
 800e81c:	b510      	push	{r4, lr}
 800e81e:	ed2d 8b02 	vpush	{d8}
 800e822:	4604      	mov	r4, r0
 800e824:	eeb0 8a40 	vmov.f32	s16, s0
 800e828:	f000 f882 	bl	800e930 <finitef>
 800e82c:	b1b8      	cbz	r0, 800e85e <ldexpf+0x42>
 800e82e:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800e832:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e836:	d012      	beq.n	800e85e <ldexpf+0x42>
 800e838:	eeb0 0a48 	vmov.f32	s0, s16
 800e83c:	4620      	mov	r0, r4
 800e83e:	f000 f813 	bl	800e868 <scalbnf>
 800e842:	eeb0 8a40 	vmov.f32	s16, s0
 800e846:	f000 f873 	bl	800e930 <finitef>
 800e84a:	b120      	cbz	r0, 800e856 <ldexpf+0x3a>
 800e84c:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800e850:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e854:	d103      	bne.n	800e85e <ldexpf+0x42>
 800e856:	f7ff ffa7 	bl	800e7a8 <__errno>
 800e85a:	2322      	movs	r3, #34	@ 0x22
 800e85c:	6003      	str	r3, [r0, #0]
 800e85e:	eeb0 0a48 	vmov.f32	s0, s16
 800e862:	ecbd 8b02 	vpop	{d8}
 800e866:	bd10      	pop	{r4, pc}

0800e868 <scalbnf>:
 800e868:	ee10 3a10 	vmov	r3, s0
 800e86c:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800e870:	d02a      	beq.n	800e8c8 <scalbnf+0x60>
 800e872:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800e876:	d302      	bcc.n	800e87e <scalbnf+0x16>
 800e878:	ee30 0a00 	vadd.f32	s0, s0, s0
 800e87c:	4770      	bx	lr
 800e87e:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800e882:	d122      	bne.n	800e8ca <scalbnf+0x62>
 800e884:	4b23      	ldr	r3, [pc, #140]	@ (800e914 <scalbnf+0xac>)
 800e886:	eddf 7a24 	vldr	s15, [pc, #144]	@ 800e918 <scalbnf+0xb0>
 800e88a:	4298      	cmp	r0, r3
 800e88c:	ee20 0a27 	vmul.f32	s0, s0, s15
 800e890:	db16      	blt.n	800e8c0 <scalbnf+0x58>
 800e892:	ee10 3a10 	vmov	r3, s0
 800e896:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800e89a:	3a19      	subs	r2, #25
 800e89c:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800e8a0:	4288      	cmp	r0, r1
 800e8a2:	dd14      	ble.n	800e8ce <scalbnf+0x66>
 800e8a4:	eddf 7a1d 	vldr	s15, [pc, #116]	@ 800e91c <scalbnf+0xb4>
 800e8a8:	eddf 6a1d 	vldr	s13, [pc, #116]	@ 800e920 <scalbnf+0xb8>
 800e8ac:	ee10 3a10 	vmov	r3, s0
 800e8b0:	eeb0 7a67 	vmov.f32	s14, s15
 800e8b4:	2b00      	cmp	r3, #0
 800e8b6:	fe67 7aa6 	vselge.f32	s15, s15, s13
 800e8ba:	ee27 0a87 	vmul.f32	s0, s15, s14
 800e8be:	4770      	bx	lr
 800e8c0:	eddf 7a18 	vldr	s15, [pc, #96]	@ 800e924 <scalbnf+0xbc>
 800e8c4:	ee27 0a80 	vmul.f32	s0, s15, s0
 800e8c8:	4770      	bx	lr
 800e8ca:	0dd2      	lsrs	r2, r2, #23
 800e8cc:	e7e6      	b.n	800e89c <scalbnf+0x34>
 800e8ce:	4410      	add	r0, r2
 800e8d0:	28fe      	cmp	r0, #254	@ 0xfe
 800e8d2:	dce7      	bgt.n	800e8a4 <scalbnf+0x3c>
 800e8d4:	2800      	cmp	r0, #0
 800e8d6:	dd06      	ble.n	800e8e6 <scalbnf+0x7e>
 800e8d8:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800e8dc:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800e8e0:	ee00 3a10 	vmov	s0, r3
 800e8e4:	4770      	bx	lr
 800e8e6:	f110 0f16 	cmn.w	r0, #22
 800e8ea:	da09      	bge.n	800e900 <scalbnf+0x98>
 800e8ec:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800e924 <scalbnf+0xbc>
 800e8f0:	eddf 6a0d 	vldr	s13, [pc, #52]	@ 800e928 <scalbnf+0xc0>
 800e8f4:	ee10 3a10 	vmov	r3, s0
 800e8f8:	eeb0 7a67 	vmov.f32	s14, s15
 800e8fc:	2b00      	cmp	r3, #0
 800e8fe:	e7da      	b.n	800e8b6 <scalbnf+0x4e>
 800e900:	3019      	adds	r0, #25
 800e902:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800e906:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800e90a:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800e92c <scalbnf+0xc4>
 800e90e:	ee07 3a90 	vmov	s15, r3
 800e912:	e7d7      	b.n	800e8c4 <scalbnf+0x5c>
 800e914:	ffff3cb0 	.word	0xffff3cb0
 800e918:	4c000000 	.word	0x4c000000
 800e91c:	7149f2ca 	.word	0x7149f2ca
 800e920:	f149f2ca 	.word	0xf149f2ca
 800e924:	0da24260 	.word	0x0da24260
 800e928:	8da24260 	.word	0x8da24260
 800e92c:	33000000 	.word	0x33000000

0800e930 <finitef>:
 800e930:	ee10 3a10 	vmov	r3, s0
 800e934:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 800e938:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 800e93c:	bfac      	ite	ge
 800e93e:	2000      	movge	r0, #0
 800e940:	2001      	movlt	r0, #1
 800e942:	4770      	bx	lr

0800e944 <_free_r>:
 800e944:	b538      	push	{r3, r4, r5, lr}
 800e946:	4605      	mov	r5, r0
 800e948:	2900      	cmp	r1, #0
 800e94a:	d041      	beq.n	800e9d0 <_free_r+0x8c>
 800e94c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e950:	1f0c      	subs	r4, r1, #4
 800e952:	2b00      	cmp	r3, #0
 800e954:	bfb8      	it	lt
 800e956:	18e4      	addlt	r4, r4, r3
 800e958:	f7ff ff02 	bl	800e760 <__malloc_lock>
 800e95c:	4a1d      	ldr	r2, [pc, #116]	@ (800e9d4 <_free_r+0x90>)
 800e95e:	6813      	ldr	r3, [r2, #0]
 800e960:	b933      	cbnz	r3, 800e970 <_free_r+0x2c>
 800e962:	6063      	str	r3, [r4, #4]
 800e964:	6014      	str	r4, [r2, #0]
 800e966:	4628      	mov	r0, r5
 800e968:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e96c:	f7ff befe 	b.w	800e76c <__malloc_unlock>
 800e970:	42a3      	cmp	r3, r4
 800e972:	d908      	bls.n	800e986 <_free_r+0x42>
 800e974:	6820      	ldr	r0, [r4, #0]
 800e976:	1821      	adds	r1, r4, r0
 800e978:	428b      	cmp	r3, r1
 800e97a:	bf01      	itttt	eq
 800e97c:	6819      	ldreq	r1, [r3, #0]
 800e97e:	685b      	ldreq	r3, [r3, #4]
 800e980:	1809      	addeq	r1, r1, r0
 800e982:	6021      	streq	r1, [r4, #0]
 800e984:	e7ed      	b.n	800e962 <_free_r+0x1e>
 800e986:	461a      	mov	r2, r3
 800e988:	685b      	ldr	r3, [r3, #4]
 800e98a:	b10b      	cbz	r3, 800e990 <_free_r+0x4c>
 800e98c:	42a3      	cmp	r3, r4
 800e98e:	d9fa      	bls.n	800e986 <_free_r+0x42>
 800e990:	6811      	ldr	r1, [r2, #0]
 800e992:	1850      	adds	r0, r2, r1
 800e994:	42a0      	cmp	r0, r4
 800e996:	d10b      	bne.n	800e9b0 <_free_r+0x6c>
 800e998:	6820      	ldr	r0, [r4, #0]
 800e99a:	4401      	add	r1, r0
 800e99c:	1850      	adds	r0, r2, r1
 800e99e:	4283      	cmp	r3, r0
 800e9a0:	6011      	str	r1, [r2, #0]
 800e9a2:	d1e0      	bne.n	800e966 <_free_r+0x22>
 800e9a4:	6818      	ldr	r0, [r3, #0]
 800e9a6:	685b      	ldr	r3, [r3, #4]
 800e9a8:	6053      	str	r3, [r2, #4]
 800e9aa:	4408      	add	r0, r1
 800e9ac:	6010      	str	r0, [r2, #0]
 800e9ae:	e7da      	b.n	800e966 <_free_r+0x22>
 800e9b0:	d902      	bls.n	800e9b8 <_free_r+0x74>
 800e9b2:	230c      	movs	r3, #12
 800e9b4:	602b      	str	r3, [r5, #0]
 800e9b6:	e7d6      	b.n	800e966 <_free_r+0x22>
 800e9b8:	6820      	ldr	r0, [r4, #0]
 800e9ba:	1821      	adds	r1, r4, r0
 800e9bc:	428b      	cmp	r3, r1
 800e9be:	bf04      	itt	eq
 800e9c0:	6819      	ldreq	r1, [r3, #0]
 800e9c2:	685b      	ldreq	r3, [r3, #4]
 800e9c4:	6063      	str	r3, [r4, #4]
 800e9c6:	bf04      	itt	eq
 800e9c8:	1809      	addeq	r1, r1, r0
 800e9ca:	6021      	streq	r1, [r4, #0]
 800e9cc:	6054      	str	r4, [r2, #4]
 800e9ce:	e7ca      	b.n	800e966 <_free_r+0x22>
 800e9d0:	bd38      	pop	{r3, r4, r5, pc}
 800e9d2:	bf00      	nop
 800e9d4:	2007044c 	.word	0x2007044c

0800e9d8 <sinf_poly>:
 800e9d8:	07cb      	lsls	r3, r1, #31
 800e9da:	d412      	bmi.n	800ea02 <sinf_poly+0x2a>
 800e9dc:	ee21 5b00 	vmul.f64	d5, d1, d0
 800e9e0:	ed90 6b1a 	vldr	d6, [r0, #104]	@ 0x68
 800e9e4:	ed90 7b18 	vldr	d7, [r0, #96]	@ 0x60
 800e9e8:	eea6 7b01 	vfma.f64	d7, d6, d1
 800e9ec:	ed90 6b16 	vldr	d6, [r0, #88]	@ 0x58
 800e9f0:	ee21 1b05 	vmul.f64	d1, d1, d5
 800e9f4:	eea6 0b05 	vfma.f64	d0, d6, d5
 800e9f8:	eea7 0b01 	vfma.f64	d0, d7, d1
 800e9fc:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800ea00:	4770      	bx	lr
 800ea02:	ed90 6b14 	vldr	d6, [r0, #80]	@ 0x50
 800ea06:	ee21 5b01 	vmul.f64	d5, d1, d1
 800ea0a:	ed90 7b12 	vldr	d7, [r0, #72]	@ 0x48
 800ea0e:	ed90 0b0c 	vldr	d0, [r0, #48]	@ 0x30
 800ea12:	eea1 7b06 	vfma.f64	d7, d1, d6
 800ea16:	ed90 6b0e 	vldr	d6, [r0, #56]	@ 0x38
 800ea1a:	eea1 0b06 	vfma.f64	d0, d1, d6
 800ea1e:	ed90 6b10 	vldr	d6, [r0, #64]	@ 0x40
 800ea22:	ee21 1b05 	vmul.f64	d1, d1, d5
 800ea26:	eea5 0b06 	vfma.f64	d0, d5, d6
 800ea2a:	e7e5      	b.n	800e9f8 <sinf_poly+0x20>
 800ea2c:	0000      	movs	r0, r0
	...

0800ea30 <sinf>:
 800ea30:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ea32:	ee10 4a10 	vmov	r4, s0
 800ea36:	f3c4 530a 	ubfx	r3, r4, #20, #11
 800ea3a:	f5b3 7f7d 	cmp.w	r3, #1012	@ 0x3f4
 800ea3e:	eeb7 6ac0 	vcvt.f64.f32	d6, s0
 800ea42:	eef0 7a40 	vmov.f32	s15, s0
 800ea46:	ea4f 5214 	mov.w	r2, r4, lsr #20
 800ea4a:	d218      	bcs.n	800ea7e <sinf+0x4e>
 800ea4c:	ee26 1b06 	vmul.f64	d1, d6, d6
 800ea50:	f5b3 7f66 	cmp.w	r3, #920	@ 0x398
 800ea54:	d20a      	bcs.n	800ea6c <sinf+0x3c>
 800ea56:	f412 6fff 	tst.w	r2, #2040	@ 0x7f8
 800ea5a:	d103      	bne.n	800ea64 <sinf+0x34>
 800ea5c:	eeb7 1bc1 	vcvt.f32.f64	s2, d1
 800ea60:	ed8d 1a01 	vstr	s2, [sp, #4]
 800ea64:	eeb0 0a67 	vmov.f32	s0, s15
 800ea68:	b003      	add	sp, #12
 800ea6a:	bd30      	pop	{r4, r5, pc}
 800ea6c:	483a      	ldr	r0, [pc, #232]	@ (800eb58 <sinf+0x128>)
 800ea6e:	eeb0 0b46 	vmov.f64	d0, d6
 800ea72:	2100      	movs	r1, #0
 800ea74:	b003      	add	sp, #12
 800ea76:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ea7a:	f7ff bfad 	b.w	800e9d8 <sinf_poly>
 800ea7e:	f240 422e 	movw	r2, #1070	@ 0x42e
 800ea82:	4293      	cmp	r3, r2
 800ea84:	d824      	bhi.n	800ead0 <sinf+0xa0>
 800ea86:	4b34      	ldr	r3, [pc, #208]	@ (800eb58 <sinf+0x128>)
 800ea88:	ed93 7b08 	vldr	d7, [r3, #32]
 800ea8c:	ee26 7b07 	vmul.f64	d7, d6, d7
 800ea90:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 800ea94:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 800ea98:	ee17 1a90 	vmov	r1, s15
 800ea9c:	f501 0100 	add.w	r1, r1, #8388608	@ 0x800000
 800eaa0:	1609      	asrs	r1, r1, #24
 800eaa2:	ee07 1a90 	vmov	s15, r1
 800eaa6:	f001 0203 	and.w	r2, r1, #3
 800eaaa:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 800eaae:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 800eab2:	ed92 0b00 	vldr	d0, [r2]
 800eab6:	ed93 7b0a 	vldr	d7, [r3, #40]	@ 0x28
 800eaba:	f011 0f02 	tst.w	r1, #2
 800eabe:	eea5 6b47 	vfms.f64	d6, d5, d7
 800eac2:	bf08      	it	eq
 800eac4:	4618      	moveq	r0, r3
 800eac6:	ee26 1b06 	vmul.f64	d1, d6, d6
 800eaca:	ee20 0b06 	vmul.f64	d0, d0, d6
 800eace:	e7d1      	b.n	800ea74 <sinf+0x44>
 800ead0:	f5b3 6fff 	cmp.w	r3, #2040	@ 0x7f8
 800ead4:	d237      	bcs.n	800eb46 <sinf+0x116>
 800ead6:	4921      	ldr	r1, [pc, #132]	@ (800eb5c <sinf+0x12c>)
 800ead8:	f3c4 6083 	ubfx	r0, r4, #26, #4
 800eadc:	eb01 0280 	add.w	r2, r1, r0, lsl #2
 800eae0:	f3c4 0316 	ubfx	r3, r4, #0, #23
 800eae4:	f3c4 55c2 	ubfx	r5, r4, #23, #3
 800eae8:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800eaec:	6a10      	ldr	r0, [r2, #32]
 800eaee:	6912      	ldr	r2, [r2, #16]
 800eaf0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800eaf4:	40ab      	lsls	r3, r5
 800eaf6:	fba0 5003 	umull	r5, r0, r0, r3
 800eafa:	4359      	muls	r1, r3
 800eafc:	fbe3 0102 	umlal	r0, r1, r3, r2
 800eb00:	f101 5300 	add.w	r3, r1, #536870912	@ 0x20000000
 800eb04:	0f9d      	lsrs	r5, r3, #30
 800eb06:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800eb0a:	1ac9      	subs	r1, r1, r3
 800eb0c:	f7f1 fd22 	bl	8000554 <__aeabi_l2d>
 800eb10:	eb05 74d4 	add.w	r4, r5, r4, lsr #31
 800eb14:	4b10      	ldr	r3, [pc, #64]	@ (800eb58 <sinf+0x128>)
 800eb16:	f004 0203 	and.w	r2, r4, #3
 800eb1a:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 800eb1e:	ed9f 6b0c 	vldr	d6, [pc, #48]	@ 800eb50 <sinf+0x120>
 800eb22:	ed92 0b00 	vldr	d0, [r2]
 800eb26:	ec41 0b17 	vmov	d7, r0, r1
 800eb2a:	f014 0f02 	tst.w	r4, #2
 800eb2e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800eb32:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 800eb36:	4629      	mov	r1, r5
 800eb38:	bf08      	it	eq
 800eb3a:	4618      	moveq	r0, r3
 800eb3c:	ee27 1b07 	vmul.f64	d1, d7, d7
 800eb40:	ee20 0b07 	vmul.f64	d0, d0, d7
 800eb44:	e796      	b.n	800ea74 <sinf+0x44>
 800eb46:	b003      	add	sp, #12
 800eb48:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800eb4c:	f000 b816 	b.w	800eb7c <__math_invalidf>
 800eb50:	54442d18 	.word	0x54442d18
 800eb54:	3c1921fb 	.word	0x3c1921fb
 800eb58:	0800ee80 	.word	0x0800ee80
 800eb5c:	0800ee20 	.word	0x0800ee20

0800eb60 <with_errnof>:
 800eb60:	b510      	push	{r4, lr}
 800eb62:	ed2d 8b02 	vpush	{d8}
 800eb66:	eeb0 8a40 	vmov.f32	s16, s0
 800eb6a:	4604      	mov	r4, r0
 800eb6c:	f7ff fe1c 	bl	800e7a8 <__errno>
 800eb70:	eeb0 0a48 	vmov.f32	s0, s16
 800eb74:	ecbd 8b02 	vpop	{d8}
 800eb78:	6004      	str	r4, [r0, #0]
 800eb7a:	bd10      	pop	{r4, pc}

0800eb7c <__math_invalidf>:
 800eb7c:	eef0 7a40 	vmov.f32	s15, s0
 800eb80:	ee30 7a40 	vsub.f32	s14, s0, s0
 800eb84:	eef4 7a67 	vcmp.f32	s15, s15
 800eb88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eb8c:	ee87 0a07 	vdiv.f32	s0, s14, s14
 800eb90:	d602      	bvs.n	800eb98 <__math_invalidf+0x1c>
 800eb92:	2021      	movs	r0, #33	@ 0x21
 800eb94:	f7ff bfe4 	b.w	800eb60 <with_errnof>
 800eb98:	4770      	bx	lr
	...

0800eb9c <_init>:
 800eb9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eb9e:	bf00      	nop
 800eba0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800eba2:	bc08      	pop	{r3}
 800eba4:	469e      	mov	lr, r3
 800eba6:	4770      	bx	lr

0800eba8 <_fini>:
 800eba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ebaa:	bf00      	nop
 800ebac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ebae:	bc08      	pop	{r3}
 800ebb0:	469e      	mov	lr, r3
 800ebb2:	4770      	bx	lr
