$date
	Mon Jun  4 12:16:23 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test $end
$var wire 16 ! out [15:0] $end
$var reg 16 " line_1 [15:0] $end
$var reg 16 # line_2 [15:0] $end
$var reg 1 $ select $end
$scope module u1 $end
$var wire 16 % line_1 [15:0] $end
$var wire 16 & line_2 [15:0] $end
$var wire 1 $ select $end
$var reg 16 ' out [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1010 '
b10100 &
b1010 %
0$
b10100 #
b1010 "
b1010 !
$end
#100
b11110 !
b11110 '
b11110 "
b11110 %
#200
b1010 !
b1010 '
b1010 #
b1010 &
1$
#300
b10100 !
b10100 '
b10100 #
b10100 &
#400
