// Seed: 2471320448
module module_0 (
    input supply1 id_0,
    output supply1 id_1,
    input wor id_2,
    input supply0 id_3,
    input supply0 id_4,
    input uwire id_5,
    input tri id_6,
    input tri1 id_7
);
  wire id_9 = id_0;
  wire id_10 = id_0;
  assign module_1.id_11 = 0;
endmodule
module module_1 #(
    parameter id_12 = 32'd87,
    parameter id_14 = 32'd15
) (
    input uwire id_0,
    output tri1 id_1,
    output tri1 id_2,
    input tri id_3,
    output wand id_4,
    input wire id_5,
    input wor id_6,
    output wand id_7,
    input supply0 id_8,
    output wor id_9,
    output wand id_10,
    output wor id_11,
    input supply0 _id_12,
    input supply0 id_13,
    input tri _id_14,
    input supply1 id_15,
    output wor id_16,
    input tri id_17,
    output supply0 id_18,
    input tri id_19,
    input tri1 id_20,
    input supply0 id_21
);
  assign id_7 = -1;
  logic id_23;
  wire [id_14 : id_12] id_24;
  module_0 modCall_1 (
      id_21,
      id_10,
      id_21,
      id_20,
      id_0,
      id_20,
      id_0,
      id_13
  );
endmodule
