@N: MF472 |Synthesis running in Automatic Compile Point mode
@N: MF474 |No compile point is identified in Automatic Compile Point mode
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)
@N: BN362 :"/home/ombhilare999/omkar/UofT/summer/summer-ta/ECE532/git_repo/MPFS-Disco-Kit/MPFS_interfaces/oled_try2/hdl/OLED_interface.v":163:4:163:9|Removing sequential instance o_READY (in view: work.OLED_interface_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: FP130 |Promoting Net i_Reset_arst on CLKINT  I_1 
@N: FP130 |Promoting Net g_OLED_interface.SCLK_clock_divider.o_CLK_DIV on CLKINT  I_2 
@N: FP130 |Promoting Net CLK100MHZ on CLKINT  I_2 
@N: FX1184 |Applying syn_allowed_resources blockrams=308 on top level netlist OLED_interface_synth 
@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
@N: BN225 |Writing default property annotation file /home/ombhilare999/omkar/UofT/summer/summer-ta/ECE532/git_repo/MPFS-Disco-Kit/MPFS_interfaces/oled_try2/synthesis/OLED_interface_synth.sap.
