<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** Mapped Logic **********
</td></tr><tr><td>
FDCPE_CS: FDCPE port map (CS,CS_D,u0/SCLK_TMP,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CS_D <= (NOT u0/cnt18(1) AND NOT u0/cnt18(2) AND NOT u0/cnt18(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u0/cnt18(4));
</td></tr><tr><td>
FDCPE_i0: FDCPE port map (i(0),i_D(0),i_C(0),'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;i_D(0) <= (NOT CS AND NOT i(0));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;i_C(0) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));
</td></tr><tr><td>
FDCPE_i1: FDCPE port map (i(1),i_D(1),i_C(1),'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;i_D(1) <= ((NOT CS AND i(0) AND NOT i(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CS AND NOT i(0) AND i(1)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;i_C(1) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));
</td></tr><tr><td>
FTCPE_i2: FTCPE port map (i(2),i_T(2),i_C(2),'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;i_T(2) <= ((CS AND i(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CS AND i(0) AND i(1)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;i_C(2) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));
</td></tr><tr><td>
FTCPE_i3: FTCPE port map (i(3),i_T(3),i_C(3),'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;i_T(3) <= ((CS AND i(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CS AND i(0) AND i(1) AND i(2)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;i_C(3) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));
</td></tr><tr><td>
FDCPE_pdate0: FDCPE port map (pdate(0),pdate_tmp(0),pdate_C(0),'0','0',CS);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pdate_C(0) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));
</td></tr><tr><td>
FDCPE_pdate1: FDCPE port map (pdate(1),pdate_tmp(1),pdate_C(1),'0','0',CS);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pdate_C(1) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));
</td></tr><tr><td>
FDCPE_pdate2: FDCPE port map (pdate(2),pdate_tmp(2),pdate_C(2),'0','0',CS);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pdate_C(2) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));
</td></tr><tr><td>
FDCPE_pdate3: FDCPE port map (pdate(3),pdate_tmp(3),pdate_C(3),'0','0',CS);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pdate_C(3) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));
</td></tr><tr><td>
FDCPE_pdate4: FDCPE port map (pdate(4),pdate_tmp(4),pdate_C(4),'0','0',CS);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pdate_C(4) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));
</td></tr><tr><td>
FDCPE_pdate5: FDCPE port map (pdate(5),pdate_tmp(5),pdate_C(5),'0','0',CS);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pdate_C(5) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));
</td></tr><tr><td>
FDCPE_pdate6: FDCPE port map (pdate(6),pdate_tmp(6),pdate_C(6),'0','0',CS);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pdate_C(6) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));
</td></tr><tr><td>
FDCPE_pdate7: FDCPE port map (pdate(7),pdate_tmp(7),pdate_C(7),'0','0',CS);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pdate_C(7) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));
</td></tr><tr><td>
FDCPE_pdate8: FDCPE port map (pdate(8),pdate_tmp(8),pdate_C(8),'0','0',CS);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pdate_C(8) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));
</td></tr><tr><td>
FDCPE_pdate9: FDCPE port map (pdate(9),pdate_tmp(9),pdate_C(9),'0','0',CS);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pdate_C(9) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));
</td></tr><tr><td>
FDCPE_pdate10: FDCPE port map (pdate(10),pdate_tmp(10),pdate_C(10),'0','0',CS);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pdate_C(10) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));
</td></tr><tr><td>
FDCPE_pdate11: FDCPE port map (pdate(11),pdate_tmp(11),pdate_C(11),'0','0',CS);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pdate_C(11) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));
</td></tr><tr><td>
FDCPE_pdate12: FDCPE port map (pdate(12),pdate_tmp(12),pdate_C(12),'0','0',CS);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pdate_C(12) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));
</td></tr><tr><td>
FDCPE_pdate13: FDCPE port map (pdate(13),pdate_tmp(13),pdate_C(13),'0','0',CS);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pdate_C(13) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));
</td></tr><tr><td>
FDCPE_pdate14: FDCPE port map (pdate(14),pdate_tmp(14),pdate_C(14),'0','0',CS);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pdate_C(14) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));
</td></tr><tr><td>
FDCPE_pdate15: FDCPE port map (pdate(15),pdate_tmp(15),pdate_C(15),'0','0',CS);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pdate_C(15) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));
</td></tr><tr><td>
FDCPE_pdate_tmp0: FDCPE port map (pdate_tmp(0),din,pdate_tmp_C(0),'0','0',pdate_tmp_CE(0));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pdate_tmp_C(0) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pdate_tmp_CE(0) <= (NOT CS AND i(0) AND i(1) AND i(2) AND i(3));
</td></tr><tr><td>
FDCPE_pdate_tmp1: FDCPE port map (pdate_tmp(1),din,pdate_tmp_C(1),'0','0',pdate_tmp_CE(1));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pdate_tmp_C(1) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pdate_tmp_CE(1) <= (NOT CS AND NOT i(0) AND i(1) AND i(2) AND i(3));
</td></tr><tr><td>
FDCPE_pdate_tmp2: FDCPE port map (pdate_tmp(2),din,pdate_tmp_C(2),'0','0',pdate_tmp_CE(2));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pdate_tmp_C(2) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pdate_tmp_CE(2) <= (NOT CS AND i(0) AND NOT i(1) AND i(2) AND i(3));
</td></tr><tr><td>
FDCPE_pdate_tmp3: FDCPE port map (pdate_tmp(3),din,pdate_tmp_C(3),'0','0',pdate_tmp_CE(3));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pdate_tmp_C(3) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pdate_tmp_CE(3) <= (NOT CS AND NOT i(0) AND NOT i(1) AND i(2) AND i(3));
</td></tr><tr><td>
FDCPE_pdate_tmp4: FDCPE port map (pdate_tmp(4),din,pdate_tmp_C(4),'0','0',pdate_tmp_CE(4));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pdate_tmp_C(4) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pdate_tmp_CE(4) <= (NOT CS AND i(0) AND i(1) AND NOT i(2) AND i(3));
</td></tr><tr><td>
FDCPE_pdate_tmp5: FDCPE port map (pdate_tmp(5),din,pdate_tmp_C(5),'0','0',pdate_tmp_CE(5));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pdate_tmp_C(5) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pdate_tmp_CE(5) <= (NOT CS AND NOT i(0) AND i(1) AND NOT i(2) AND i(3));
</td></tr><tr><td>
FDCPE_pdate_tmp6: FDCPE port map (pdate_tmp(6),din,pdate_tmp_C(6),'0','0',pdate_tmp_CE(6));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pdate_tmp_C(6) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pdate_tmp_CE(6) <= (NOT CS AND i(0) AND NOT i(1) AND NOT i(2) AND i(3));
</td></tr><tr><td>
FDCPE_pdate_tmp7: FDCPE port map (pdate_tmp(7),din,pdate_tmp_C(7),'0','0',pdate_tmp_CE(7));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pdate_tmp_C(7) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pdate_tmp_CE(7) <= (NOT CS AND NOT i(0) AND NOT i(1) AND NOT i(2) AND i(3));
</td></tr><tr><td>
FDCPE_pdate_tmp8: FDCPE port map (pdate_tmp(8),din,pdate_tmp_C(8),'0','0',pdate_tmp_CE(8));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pdate_tmp_C(8) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pdate_tmp_CE(8) <= (NOT CS AND i(0) AND i(1) AND i(2) AND NOT i(3));
</td></tr><tr><td>
FDCPE_pdate_tmp9: FDCPE port map (pdate_tmp(9),din,pdate_tmp_C(9),'0','0',pdate_tmp_CE(9));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pdate_tmp_C(9) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pdate_tmp_CE(9) <= (NOT CS AND NOT i(0) AND i(1) AND i(2) AND NOT i(3));
</td></tr><tr><td>
FDCPE_pdate_tmp10: FDCPE port map (pdate_tmp(10),din,pdate_tmp_C(10),'0','0',pdate_tmp_CE(10));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pdate_tmp_C(10) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pdate_tmp_CE(10) <= (NOT CS AND i(0) AND NOT i(1) AND i(2) AND NOT i(3));
</td></tr><tr><td>
FDCPE_pdate_tmp11: FDCPE port map (pdate_tmp(11),din,pdate_tmp_C(11),'0','0',pdate_tmp_CE(11));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pdate_tmp_C(11) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pdate_tmp_CE(11) <= (NOT CS AND NOT i(0) AND NOT i(1) AND i(2) AND NOT i(3));
</td></tr><tr><td>
FDCPE_pdate_tmp12: FDCPE port map (pdate_tmp(12),din,pdate_tmp_C(12),'0','0',pdate_tmp_CE(12));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pdate_tmp_C(12) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pdate_tmp_CE(12) <= (NOT CS AND i(0) AND i(1) AND NOT i(2) AND NOT i(3));
</td></tr><tr><td>
FDCPE_pdate_tmp13: FDCPE port map (pdate_tmp(13),din,pdate_tmp_C(13),'0','0',pdate_tmp_CE(13));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pdate_tmp_C(13) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pdate_tmp_CE(13) <= (NOT CS AND NOT i(0) AND i(1) AND NOT i(2) AND NOT i(3));
</td></tr><tr><td>
FDCPE_pdate_tmp14: FDCPE port map (pdate_tmp(14),din,pdate_tmp_C(14),'0','0',pdate_tmp_CE(14));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pdate_tmp_C(14) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pdate_tmp_CE(14) <= (NOT CS AND i(0) AND NOT i(1) AND NOT i(2) AND NOT i(3));
</td></tr><tr><td>
FDCPE_pdate_tmp15: FDCPE port map (pdate_tmp(15),din,pdate_tmp_C(15),'0','0',pdate_tmp_CE(15));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pdate_tmp_C(15) <= NOT ((NOT CS AND NOT u0/SCLK_TMP));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pdate_tmp_CE(15) <= (NOT CS AND NOT i(0) AND NOT i(1) AND NOT i(2) AND NOT i(3));
</td></tr><tr><td>
FDCPE_u0/SCLK_TMP: FDCPE port map (u0/SCLK_TMP,u0/SCLK_TMP_D,F50M,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;u0/SCLK_TMP_D <= ((u0/cnt500(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (u0/cnt500(1) AND u0/cnt500(3) AND u0/cnt500(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u0/cnt500(5) AND u0/cnt500(6) AND u0/cnt500(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (u0/cnt500(2) AND u0/cnt500(3) AND u0/cnt500(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u0/cnt500(5) AND u0/cnt500(6) AND u0/cnt500(7)));
</td></tr><tr><td>
FTCPE_u0/cnt180: FTCPE port map (u0/cnt18(0),u0/cnt18_T(0),u0/SCLK_TMP,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;u0/cnt18_T(0) <= NOT ((u0/cnt18(1) AND NOT u0/cnt18(0) AND NOT u0/cnt18(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u0/cnt18(3) AND u0/cnt18(4)));
</td></tr><tr><td>
FTCPE_u0/cnt181: FTCPE port map (u0/cnt18(1),u0/cnt18_T(1),u0/SCLK_TMP,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;u0/cnt18_T(1) <= ((u0/cnt18(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (u0/cnt18(1) AND NOT u0/cnt18(2) AND NOT u0/cnt18(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u0/cnt18(4)));
</td></tr><tr><td>
FTCPE_u0/cnt182: FTCPE port map (u0/cnt18(2),u0/cnt18_T(2),u0/SCLK_TMP,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;u0/cnt18_T(2) <= (u0/cnt18(1) AND u0/cnt18(0));
</td></tr><tr><td>
FTCPE_u0/cnt183: FTCPE port map (u0/cnt18(3),u0/cnt18_T(3),u0/SCLK_TMP,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;u0/cnt18_T(3) <= (u0/cnt18(1) AND u0/cnt18(0) AND u0/cnt18(2));
</td></tr><tr><td>
FTCPE_u0/cnt184: FTCPE port map (u0/cnt18(4),u0/cnt18_T(4),u0/SCLK_TMP,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;u0/cnt18_T(4) <= ((u0/cnt18(1) AND u0/cnt18(0) AND u0/cnt18(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u0/cnt18(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (u0/cnt18(1) AND NOT u0/cnt18(0) AND NOT u0/cnt18(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u0/cnt18(3) AND u0/cnt18(4)));
</td></tr><tr><td>
FTCPE_u0/cnt5000: FTCPE port map (u0/cnt500(0),u0/cnt500_T(0),F50M,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;u0/cnt500_T(0) <= NOT ((NOT u0/cnt500(1) AND NOT u0/cnt500(0) AND u0/cnt500(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u0/cnt500(3) AND u0/cnt500(4) AND u0/cnt500(5) AND u0/cnt500(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u0/cnt500(7) AND u0/cnt500(8)));
</td></tr><tr><td>
FTCPE_u0/cnt5001: FTCPE port map (u0/cnt500(1),u0/cnt500(0),F50M,'0','0','1');
</td></tr><tr><td>
FTCPE_u0/cnt5002: FTCPE port map (u0/cnt500(2),u0/cnt500_T(2),F50M,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;u0/cnt500_T(2) <= ((u0/cnt500(1) AND u0/cnt500(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u0/cnt500(1) AND NOT u0/cnt500(0) AND u0/cnt500(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u0/cnt500(3) AND u0/cnt500(4) AND u0/cnt500(5) AND u0/cnt500(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u0/cnt500(7) AND u0/cnt500(8)));
</td></tr><tr><td>
FTCPE_u0/cnt5003: FTCPE port map (u0/cnt500(3),u0/cnt500_T(3),F50M,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;u0/cnt500_T(3) <= (u0/cnt500(1) AND u0/cnt500(0) AND u0/cnt500(2));
</td></tr><tr><td>
FTCPE_u0/cnt5004: FTCPE port map (u0/cnt500(4),u0/cnt500_T(4),F50M,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;u0/cnt500_T(4) <= ((u0/cnt500(1) AND u0/cnt500(0) AND u0/cnt500(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u0/cnt500(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u0/cnt500(1) AND NOT u0/cnt500(0) AND u0/cnt500(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u0/cnt500(3) AND u0/cnt500(4) AND u0/cnt500(5) AND u0/cnt500(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u0/cnt500(7) AND u0/cnt500(8)));
</td></tr><tr><td>
FTCPE_u0/cnt5005: FTCPE port map (u0/cnt500(5),u0/cnt500_T(5),F50M,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;u0/cnt500_T(5) <= ((u0/cnt500(1) AND u0/cnt500(0) AND u0/cnt500(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u0/cnt500(3) AND u0/cnt500(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u0/cnt500(1) AND NOT u0/cnt500(0) AND u0/cnt500(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u0/cnt500(3) AND u0/cnt500(4) AND u0/cnt500(5) AND u0/cnt500(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u0/cnt500(7) AND u0/cnt500(8)));
</td></tr><tr><td>
FTCPE_u0/cnt5006: FTCPE port map (u0/cnt500(6),u0/cnt500_T(6),F50M,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;u0/cnt500_T(6) <= ((u0/cnt500(1) AND u0/cnt500(0) AND u0/cnt500(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u0/cnt500(3) AND u0/cnt500(4) AND u0/cnt500(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u0/cnt500(1) AND NOT u0/cnt500(0) AND u0/cnt500(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u0/cnt500(3) AND u0/cnt500(4) AND u0/cnt500(5) AND u0/cnt500(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u0/cnt500(7) AND u0/cnt500(8)));
</td></tr><tr><td>
FTCPE_u0/cnt5007: FTCPE port map (u0/cnt500(7),u0/cnt500_T(7),F50M,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;u0/cnt500_T(7) <= ((u0/cnt500(1) AND u0/cnt500(0) AND u0/cnt500(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u0/cnt500(3) AND u0/cnt500(4) AND u0/cnt500(5) AND u0/cnt500(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u0/cnt500(1) AND NOT u0/cnt500(0) AND u0/cnt500(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u0/cnt500(3) AND u0/cnt500(4) AND u0/cnt500(5) AND u0/cnt500(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u0/cnt500(7) AND u0/cnt500(8)));
</td></tr><tr><td>
FTCPE_u0/cnt5008: FTCPE port map (u0/cnt500(8),u0/cnt500_T(8),F50M,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;u0/cnt500_T(8) <= ((u0/cnt500(1) AND u0/cnt500(0) AND u0/cnt500(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u0/cnt500(3) AND u0/cnt500(4) AND u0/cnt500(5) AND u0/cnt500(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u0/cnt500(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u0/cnt500(1) AND NOT u0/cnt500(0) AND u0/cnt500(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT u0/cnt500(3) AND u0/cnt500(4) AND u0/cnt500(5) AND u0/cnt500(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u0/cnt500(7) AND u0/cnt500(8)));
</td></tr><tr><td>
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
