2018-07-09 15:11:47,432 INFO The file: ./tests\TRS.RTECONFIG.GEN.0001\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is well-formed
2018-07-09 15:11:47,448 INFO The file: ./tests\TRS.RTECONFIG.GEN.0001\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is valid with the provided xsd schema
2018-07-09 15:11:47,452 INFO The file: ./tests\TRS.RTECONFIG.GEN.0001\rte_config\ExempleEventsConstraints.xml is well-formed
2018-07-09 15:11:47,453 WARNING The file: ./tests\TRS.RTECONFIG.GEN.0001\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-07-09 15:11:47,453 INFO The file: ./tests\TRS.RTECONFIG.GEN.0001\rte_config\ExempleSwcAllocation.xml is well-formed
2018-07-09 15:11:47,454 WARNING The file: ./tests\TRS.RTECONFIG.GEN.0001\rte_config\ExempleSwcAllocation.xml is NOT valid with the provided xsd schema
2018-07-09 15:11:47,454 INFO The file: ./tests\TRS.RTECONFIG.GEN.0001\rte_config\ExempleEventsConstraints.xml is well-formed
2018-07-09 15:11:47,454 WARNING The file: ./tests\TRS.RTECONFIG.GEN.0001\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-07-09 15:11:47,455 INFO The file: ./tests\TRS.RTECONFIG.GEN.0001\rte_config\ExempleSwcAllocation.xml is well-formed
2018-07-09 15:11:47,455 INFO The file: ./tests\TRS.RTECONFIG.GEN.0001\rte_config\ExempleSwcAllocation.xml is valid with the provided xsd schema
