
Nucleo-Test-Ground-2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002534  0800018c  0800018c  0001018c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000044  080026c0  080026c0  000126c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002704  08002704  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002704  08002704  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002704  08002704  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002704  08002704  00012704  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002708  08002708  00012708  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  0800270c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000084  2000000c  08002718  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000090  08002718  00020090  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00006b00  00000000  00000000  0002007f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001413  00000000  00000000  00026b7f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000790  00000000  00000000  00027f98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000005aa  00000000  00000000  00028728  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001888a  00000000  00000000  00028cd2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000083a6  00000000  00000000  0004155c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000995a3  00000000  00000000  00049902  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00001d98  00000000  00000000  000e2ea8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000af  00000000  00000000  000e4c40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	; (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	2000000c 	.word	0x2000000c
 80001a8:	00000000 	.word	0x00000000
 80001ac:	080026a8 	.word	0x080026a8

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	; (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	; (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	; (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	20000010 	.word	0x20000010
 80001c8:	080026a8 	.word	0x080026a8

080001cc <main>:
//const uint8_t READ_DATALEN_ADDR = 0x61;
//const uint8_t WRITE_CHECKSUM_ADDR = 0xE0;
//const uint8_t WRITE_DATALEN_ADDR = 0xE1;

int main(void)
{
 80001cc:	b580      	push	{r7, lr}
 80001ce:	b09a      	sub	sp, #104	; 0x68
 80001d0:	af00      	add	r7, sp, #0
    // HAL initialization
    HAL_Init();
 80001d2:	f000 fc3e 	bl	8000a52 <HAL_Init>

    // System clock configuration
    SystemClock_Config();
 80001d6:	f000 f88f 	bl	80002f8 <SystemClock_Config>

    // Initialize GPIO and SPI
    GPIO_Init();
 80001da:	f000 f8c5 	bl	8000368 <GPIO_Init>
    SPI1_Init();
 80001de:	f000 f921 	bl	8000424 <SPI1_Init>

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET); // Turn off heartbeat
 80001e2:	2200      	movs	r2, #0
 80001e4:	2120      	movs	r1, #32
 80001e6:	4843      	ldr	r0, [pc, #268]	; (80002f4 <main+0x128>)
 80001e8:	f000 ff24 	bl	8001034 <HAL_GPIO_WritePin>

    // Blank array to store data from any commands that receive data
    uint8_t readData[32] = {0};
 80001ec:	2300      	movs	r3, #0
 80001ee:	647b      	str	r3, [r7, #68]	; 0x44
 80001f0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80001f4:	2200      	movs	r2, #0
 80001f6:	601a      	str	r2, [r3, #0]
 80001f8:	605a      	str	r2, [r3, #4]
 80001fa:	609a      	str	r2, [r3, #8]
 80001fc:	60da      	str	r2, [r3, #12]
 80001fe:	611a      	str	r2, [r3, #16]
 8000200:	615a      	str	r2, [r3, #20]
 8000202:	619a      	str	r2, [r3, #24]

    uint16_t cellVolt = 0;
 8000204:	2300      	movs	r3, #0
 8000206:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
    uint16_t cellVolts[17] = {0};
 800020a:	f107 0320 	add.w	r3, r7, #32
 800020e:	2222      	movs	r2, #34	; 0x22
 8000210:	2100      	movs	r1, #0
 8000212:	4618      	mov	r0, r3
 8000214:	f002 fa1c 	bl	8002650 <memset>
    uint8_t cmdAddr = 0;
 8000218:	2300      	movs	r3, #0
 800021a:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65

    uint8_t writeData[32] = {0};
 800021e:	2300      	movs	r3, #0
 8000220:	603b      	str	r3, [r7, #0]
 8000222:	1d3b      	adds	r3, r7, #4
 8000224:	2200      	movs	r2, #0
 8000226:	601a      	str	r2, [r3, #0]
 8000228:	605a      	str	r2, [r3, #4]
 800022a:	609a      	str	r2, [r3, #8]
 800022c:	60da      	str	r2, [r3, #12]
 800022e:	611a      	str	r2, [r3, #16]
 8000230:	615a      	str	r2, [r3, #20]
 8000232:	619a      	str	r2, [r3, #24]
//    		// Combine the 2 8-bit cell voltage bytes into a single 16-byte variable
//    		cellVolt = (readData[0]) + (readData[1] << 8);
//    		cellVolts[i] = cellVolt;
//    	}
    	// Read initial value of cell 1 calibration gain
    	RAMRegisterRead(CAL_GAIN_CL1, readData, 2);
 8000234:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000238:	2202      	movs	r2, #2
 800023a:	4619      	mov	r1, r3
 800023c:	f249 1080 	movw	r0, #37248	; 0x9180
 8000240:	f000 f96c 	bl	800051c <RAMRegisterRead>

    	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_5); // Blink heartbeat LED
 8000244:	2120      	movs	r1, #32
 8000246:	482b      	ldr	r0, [pc, #172]	; (80002f4 <main+0x128>)
 8000248:	f000 ff0c 	bl	8001064 <HAL_GPIO_TogglePin>
    	HAL_Delay(250);
 800024c:	20fa      	movs	r0, #250	; 0xfa
 800024e:	f000 fc75 	bl	8000b3c <HAL_Delay>
    	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_5);
 8000252:	2120      	movs	r1, #32
 8000254:	4827      	ldr	r0, [pc, #156]	; (80002f4 <main+0x128>)
 8000256:	f000 ff05 	bl	8001064 <HAL_GPIO_TogglePin>
    	HAL_Delay(250);
 800025a:	20fa      	movs	r0, #250	; 0xfa
 800025c:	f000 fc6e 	bl	8000b3c <HAL_Delay>

    	// Write value of 0x307A to cell 1 calibration gain
    	writeData[0] = 0x7A;
 8000260:	237a      	movs	r3, #122	; 0x7a
 8000262:	703b      	strb	r3, [r7, #0]
    	writeData[1] = 0x30;
 8000264:	2330      	movs	r3, #48	; 0x30
 8000266:	707b      	strb	r3, [r7, #1]
    	RAMRegisterWrite(CAL_GAIN_CL1, writeData, 2);
 8000268:	463b      	mov	r3, r7
 800026a:	2202      	movs	r2, #2
 800026c:	4619      	mov	r1, r3
 800026e:	f249 1080 	movw	r0, #37248	; 0x9180
 8000272:	f000 f9cf 	bl	8000614 <RAMRegisterWrite>

    	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_5); // Blink heartbeat LED
 8000276:	2120      	movs	r1, #32
 8000278:	481e      	ldr	r0, [pc, #120]	; (80002f4 <main+0x128>)
 800027a:	f000 fef3 	bl	8001064 <HAL_GPIO_TogglePin>
		HAL_Delay(250);
 800027e:	20fa      	movs	r0, #250	; 0xfa
 8000280:	f000 fc5c 	bl	8000b3c <HAL_Delay>
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_5);
 8000284:	2120      	movs	r1, #32
 8000286:	481b      	ldr	r0, [pc, #108]	; (80002f4 <main+0x128>)
 8000288:	f000 feec 	bl	8001064 <HAL_GPIO_TogglePin>
		HAL_Delay(250);
 800028c:	20fa      	movs	r0, #250	; 0xfa
 800028e:	f000 fc55 	bl	8000b3c <HAL_Delay>

		// Read value of cell 1 calibration gain again
		RAMRegisterRead(CAL_GAIN_CL1, readData, 2);
 8000292:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000296:	2202      	movs	r2, #2
 8000298:	4619      	mov	r1, r3
 800029a:	f249 1080 	movw	r0, #37248	; 0x9180
 800029e:	f000 f93d 	bl	800051c <RAMRegisterRead>

		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_5); // Blink heartbeat LED
 80002a2:	2120      	movs	r1, #32
 80002a4:	4813      	ldr	r0, [pc, #76]	; (80002f4 <main+0x128>)
 80002a6:	f000 fedd 	bl	8001064 <HAL_GPIO_TogglePin>
		HAL_Delay(250);
 80002aa:	20fa      	movs	r0, #250	; 0xfa
 80002ac:	f000 fc46 	bl	8000b3c <HAL_Delay>
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_5);
 80002b0:	2120      	movs	r1, #32
 80002b2:	4810      	ldr	r0, [pc, #64]	; (80002f4 <main+0x128>)
 80002b4:	f000 fed6 	bl	8001064 <HAL_GPIO_TogglePin>
		HAL_Delay(250);
 80002b8:	20fa      	movs	r0, #250	; 0xfa
 80002ba:	f000 fc3f 	bl	8000b3c <HAL_Delay>

		// Write value of 0x0000 to cell 1 calibration gain (default value)
		writeData[0] = 0x00;
 80002be:	2300      	movs	r3, #0
 80002c0:	703b      	strb	r3, [r7, #0]
		writeData[1] = 0x00;
 80002c2:	2300      	movs	r3, #0
 80002c4:	707b      	strb	r3, [r7, #1]
		RAMRegisterWrite(CAL_GAIN_CL1, writeData, 2);
 80002c6:	463b      	mov	r3, r7
 80002c8:	2202      	movs	r2, #2
 80002ca:	4619      	mov	r1, r3
 80002cc:	f249 1080 	movw	r0, #37248	; 0x9180
 80002d0:	f000 f9a0 	bl	8000614 <RAMRegisterWrite>

		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_5); // Blink heartbeat LED
 80002d4:	2120      	movs	r1, #32
 80002d6:	4807      	ldr	r0, [pc, #28]	; (80002f4 <main+0x128>)
 80002d8:	f000 fec4 	bl	8001064 <HAL_GPIO_TogglePin>
		HAL_Delay(250);
 80002dc:	20fa      	movs	r0, #250	; 0xfa
 80002de:	f000 fc2d 	bl	8000b3c <HAL_Delay>
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_5);
 80002e2:	2120      	movs	r1, #32
 80002e4:	4803      	ldr	r0, [pc, #12]	; (80002f4 <main+0x128>)
 80002e6:	f000 febd 	bl	8001064 <HAL_GPIO_TogglePin>
		HAL_Delay(250);
 80002ea:	20fa      	movs	r0, #250	; 0xfa
 80002ec:	f000 fc26 	bl	8000b3c <HAL_Delay>
    	RAMRegisterRead(CAL_GAIN_CL1, readData, 2);
 80002f0:	e7a0      	b.n	8000234 <main+0x68>
 80002f2:	bf00      	nop
 80002f4:	48000400 	.word	0x48000400

080002f8 <SystemClock_Config>:
    }
}

void SystemClock_Config(void)
{
 80002f8:	b580      	push	{r7, lr}
 80002fa:	b096      	sub	sp, #88	; 0x58
 80002fc:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002fe:	f107 0314 	add.w	r3, r7, #20
 8000302:	2244      	movs	r2, #68	; 0x44
 8000304:	2100      	movs	r1, #0
 8000306:	4618      	mov	r0, r3
 8000308:	f002 f9a2 	bl	8002650 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800030c:	463b      	mov	r3, r7
 800030e:	2200      	movs	r2, #0
 8000310:	601a      	str	r2, [r3, #0]
 8000312:	605a      	str	r2, [r3, #4]
 8000314:	609a      	str	r2, [r3, #8]
 8000316:	60da      	str	r2, [r3, #12]
 8000318:	611a      	str	r2, [r3, #16]

    // Configure the main internal regulator output voltage
    HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800031a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800031e:	f000 fec9 	bl	80010b4 <HAL_PWREx_ControlVoltageScaling>

    // Initializes the RCC Oscillators according to the specified parameters
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000322:	2310      	movs	r3, #16
 8000324:	617b      	str	r3, [r7, #20]
    RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000326:	2301      	movs	r3, #1
 8000328:	633b      	str	r3, [r7, #48]	; 0x30
    RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 800032a:	2300      	movs	r3, #0
 800032c:	637b      	str	r3, [r7, #52]	; 0x34
    RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800032e:	2360      	movs	r3, #96	; 0x60
 8000330:	63bb      	str	r3, [r7, #56]	; 0x38
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000332:	2300      	movs	r3, #0
 8000334:	643b      	str	r3, [r7, #64]	; 0x40
    HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8000336:	f107 0314 	add.w	r3, r7, #20
 800033a:	4618      	mov	r0, r3
 800033c:	f000 ff10 	bl	8001160 <HAL_RCC_OscConfig>

    // Initializes the CPU, AHB and APB buses clocks
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8000340:	230f      	movs	r3, #15
 8000342:	603b      	str	r3, [r7, #0]
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000344:	2300      	movs	r3, #0
 8000346:	607b      	str	r3, [r7, #4]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000348:	2300      	movs	r3, #0
 800034a:	60bb      	str	r3, [r7, #8]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800034c:	2300      	movs	r3, #0
 800034e:	60fb      	str	r3, [r7, #12]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000350:	2300      	movs	r3, #0
 8000352:	613b      	str	r3, [r7, #16]

    HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0);
 8000354:	463b      	mov	r3, r7
 8000356:	2100      	movs	r1, #0
 8000358:	4618      	mov	r0, r3
 800035a:	f001 fb63 	bl	8001a24 <HAL_RCC_ClockConfig>
}
 800035e:	bf00      	nop
 8000360:	3758      	adds	r7, #88	; 0x58
 8000362:	46bd      	mov	sp, r7
 8000364:	bd80      	pop	{r7, pc}
	...

08000368 <GPIO_Init>:

void GPIO_Init(void)
{
 8000368:	b580      	push	{r7, lr}
 800036a:	b088      	sub	sp, #32
 800036c:	af00      	add	r7, sp, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800036e:	4b2b      	ldr	r3, [pc, #172]	; (800041c <GPIO_Init+0xb4>)
 8000370:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000372:	4a2a      	ldr	r2, [pc, #168]	; (800041c <GPIO_Init+0xb4>)
 8000374:	f043 0301 	orr.w	r3, r3, #1
 8000378:	64d3      	str	r3, [r2, #76]	; 0x4c
 800037a:	4b28      	ldr	r3, [pc, #160]	; (800041c <GPIO_Init+0xb4>)
 800037c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800037e:	f003 0301 	and.w	r3, r3, #1
 8000382:	60bb      	str	r3, [r7, #8]
 8000384:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000386:	4b25      	ldr	r3, [pc, #148]	; (800041c <GPIO_Init+0xb4>)
 8000388:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800038a:	4a24      	ldr	r2, [pc, #144]	; (800041c <GPIO_Init+0xb4>)
 800038c:	f043 0302 	orr.w	r3, r3, #2
 8000390:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000392:	4b22      	ldr	r3, [pc, #136]	; (800041c <GPIO_Init+0xb4>)
 8000394:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000396:	f003 0302 	and.w	r3, r3, #2
 800039a:	607b      	str	r3, [r7, #4]
 800039c:	687b      	ldr	r3, [r7, #4]

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800039e:	f107 030c 	add.w	r3, r7, #12
 80003a2:	2200      	movs	r2, #0
 80003a4:	601a      	str	r2, [r3, #0]
 80003a6:	605a      	str	r2, [r3, #4]
 80003a8:	609a      	str	r2, [r3, #8]
 80003aa:	60da      	str	r2, [r3, #12]
 80003ac:	611a      	str	r2, [r3, #16]

    // Configure PB0 as SPI1_NSS (software controlled, open-drain)
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80003ae:	2301      	movs	r3, #1
 80003b0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80003b2:	2311      	movs	r3, #17
 80003b4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003b6:	2300      	movs	r3, #0
 80003b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80003ba:	2302      	movs	r3, #2
 80003bc:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80003be:	f107 030c 	add.w	r3, r7, #12
 80003c2:	4619      	mov	r1, r3
 80003c4:	4816      	ldr	r0, [pc, #88]	; (8000420 <GPIO_Init+0xb8>)
 80003c6:	f000 fcc3 	bl	8000d50 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET); // Set NSS high
 80003ca:	2201      	movs	r2, #1
 80003cc:	2101      	movs	r1, #1
 80003ce:	4814      	ldr	r0, [pc, #80]	; (8000420 <GPIO_Init+0xb8>)
 80003d0:	f000 fe30 	bl	8001034 <HAL_GPIO_WritePin>

    // Configure PB5 as a GPIO (push-pull, no pull-up)
	GPIO_InitStruct.Pin = GPIO_PIN_5;
 80003d4:	2320      	movs	r3, #32
 80003d6:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003d8:	2301      	movs	r3, #1
 80003da:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003dc:	2300      	movs	r3, #0
 80003de:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003e0:	2300      	movs	r3, #0
 80003e2:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80003e4:	f107 030c 	add.w	r3, r7, #12
 80003e8:	4619      	mov	r1, r3
 80003ea:	480d      	ldr	r0, [pc, #52]	; (8000420 <GPIO_Init+0xb8>)
 80003ec:	f000 fcb0 	bl	8000d50 <HAL_GPIO_Init>

    // Configure PA5 (SPI1_SCK), PA6 (SPI1_MISO), PA7 (SPI1_MOSI)
    GPIO_InitStruct.Pin = GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7;
 80003f0:	23e0      	movs	r3, #224	; 0xe0
 80003f2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80003f4:	2302      	movs	r3, #2
 80003f6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003f8:	2300      	movs	r3, #0
 80003fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80003fc:	2302      	movs	r3, #2
 80003fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000400:	2305      	movs	r3, #5
 8000402:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000404:	f107 030c 	add.w	r3, r7, #12
 8000408:	4619      	mov	r1, r3
 800040a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800040e:	f000 fc9f 	bl	8000d50 <HAL_GPIO_Init>
}
 8000412:	bf00      	nop
 8000414:	3720      	adds	r7, #32
 8000416:	46bd      	mov	sp, r7
 8000418:	bd80      	pop	{r7, pc}
 800041a:	bf00      	nop
 800041c:	40021000 	.word	0x40021000
 8000420:	48000400 	.word	0x48000400

08000424 <SPI1_Init>:

void SPI1_Init(void)
{
 8000424:	b580      	push	{r7, lr}
 8000426:	b082      	sub	sp, #8
 8000428:	af00      	add	r7, sp, #0
    // Enable SPI1 clock
    __HAL_RCC_SPI1_CLK_ENABLE();
 800042a:	4b1f      	ldr	r3, [pc, #124]	; (80004a8 <SPI1_Init+0x84>)
 800042c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800042e:	4a1e      	ldr	r2, [pc, #120]	; (80004a8 <SPI1_Init+0x84>)
 8000430:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000434:	6613      	str	r3, [r2, #96]	; 0x60
 8000436:	4b1c      	ldr	r3, [pc, #112]	; (80004a8 <SPI1_Init+0x84>)
 8000438:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800043a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800043e:	607b      	str	r3, [r7, #4]
 8000440:	687b      	ldr	r3, [r7, #4]

    // Configure SPI1
    hspi1.Instance = SPI1;
 8000442:	4b1a      	ldr	r3, [pc, #104]	; (80004ac <SPI1_Init+0x88>)
 8000444:	4a1a      	ldr	r2, [pc, #104]	; (80004b0 <SPI1_Init+0x8c>)
 8000446:	601a      	str	r2, [r3, #0]
    hspi1.Init.Mode = SPI_MODE_MASTER;
 8000448:	4b18      	ldr	r3, [pc, #96]	; (80004ac <SPI1_Init+0x88>)
 800044a:	f44f 7282 	mov.w	r2, #260	; 0x104
 800044e:	605a      	str	r2, [r3, #4]
    hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000450:	4b16      	ldr	r3, [pc, #88]	; (80004ac <SPI1_Init+0x88>)
 8000452:	2200      	movs	r2, #0
 8000454:	609a      	str	r2, [r3, #8]
    hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000456:	4b15      	ldr	r3, [pc, #84]	; (80004ac <SPI1_Init+0x88>)
 8000458:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800045c:	60da      	str	r2, [r3, #12]
    hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800045e:	4b13      	ldr	r3, [pc, #76]	; (80004ac <SPI1_Init+0x88>)
 8000460:	2200      	movs	r2, #0
 8000462:	611a      	str	r2, [r3, #16]
    hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000464:	4b11      	ldr	r3, [pc, #68]	; (80004ac <SPI1_Init+0x88>)
 8000466:	2200      	movs	r2, #0
 8000468:	615a      	str	r2, [r3, #20]
    hspi1.Init.NSS = SPI_NSS_SOFT;
 800046a:	4b10      	ldr	r3, [pc, #64]	; (80004ac <SPI1_Init+0x88>)
 800046c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000470:	619a      	str	r2, [r3, #24]
    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8000472:	4b0e      	ldr	r3, [pc, #56]	; (80004ac <SPI1_Init+0x88>)
 8000474:	2230      	movs	r2, #48	; 0x30
 8000476:	61da      	str	r2, [r3, #28]
    hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000478:	4b0c      	ldr	r3, [pc, #48]	; (80004ac <SPI1_Init+0x88>)
 800047a:	2200      	movs	r2, #0
 800047c:	621a      	str	r2, [r3, #32]
    hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800047e:	4b0b      	ldr	r3, [pc, #44]	; (80004ac <SPI1_Init+0x88>)
 8000480:	2200      	movs	r2, #0
 8000482:	625a      	str	r2, [r3, #36]	; 0x24
    hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000484:	4b09      	ldr	r3, [pc, #36]	; (80004ac <SPI1_Init+0x88>)
 8000486:	2200      	movs	r2, #0
 8000488:	629a      	str	r2, [r3, #40]	; 0x28
    hspi1.Init.CRCPolynomial = 7;
 800048a:	4b08      	ldr	r3, [pc, #32]	; (80004ac <SPI1_Init+0x88>)
 800048c:	2207      	movs	r2, #7
 800048e:	62da      	str	r2, [r3, #44]	; 0x2c

    if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000490:	4806      	ldr	r0, [pc, #24]	; (80004ac <SPI1_Init+0x88>)
 8000492:	f001 fcb3 	bl	8001dfc <HAL_SPI_Init>
 8000496:	4603      	mov	r3, r0
 8000498:	2b00      	cmp	r3, #0
 800049a:	d000      	beq.n	800049e <SPI1_Init+0x7a>
    {
        // Initialization error
        while (1);
 800049c:	e7fe      	b.n	800049c <SPI1_Init+0x78>
    }
}
 800049e:	bf00      	nop
 80004a0:	3708      	adds	r7, #8
 80004a2:	46bd      	mov	sp, r7
 80004a4:	bd80      	pop	{r7, pc}
 80004a6:	bf00      	nop
 80004a8:	40021000 	.word	0x40021000
 80004ac:	20000028 	.word	0x20000028
 80004b0:	40013000 	.word	0x40013000

080004b4 <crc8>:

uint8_t crc8(uint8_t *data, size_t len)
{
 80004b4:	b480      	push	{r7}
 80004b6:	b085      	sub	sp, #20
 80004b8:	af00      	add	r7, sp, #0
 80004ba:	6078      	str	r0, [r7, #4]
 80004bc:	6039      	str	r1, [r7, #0]
    uint8_t crc = 0x00;
 80004be:	2300      	movs	r3, #0
 80004c0:	73fb      	strb	r3, [r7, #15]
    while (len--)
 80004c2:	e01e      	b.n	8000502 <crc8+0x4e>
    {
        crc ^= *data++;
 80004c4:	687b      	ldr	r3, [r7, #4]
 80004c6:	1c5a      	adds	r2, r3, #1
 80004c8:	607a      	str	r2, [r7, #4]
 80004ca:	781a      	ldrb	r2, [r3, #0]
 80004cc:	7bfb      	ldrb	r3, [r7, #15]
 80004ce:	4053      	eors	r3, r2
 80004d0:	73fb      	strb	r3, [r7, #15]
        for (uint8_t i = 0; i < 8; ++i)
 80004d2:	2300      	movs	r3, #0
 80004d4:	73bb      	strb	r3, [r7, #14]
 80004d6:	e011      	b.n	80004fc <crc8+0x48>
        {
            if (crc & 0x80)
 80004d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80004dc:	2b00      	cmp	r3, #0
 80004de:	da07      	bge.n	80004f0 <crc8+0x3c>
                crc = (crc << 1) ^ 0x07; // Polynomial 0x07
 80004e0:	7bfb      	ldrb	r3, [r7, #15]
 80004e2:	005b      	lsls	r3, r3, #1
 80004e4:	b25b      	sxtb	r3, r3
 80004e6:	f083 0307 	eor.w	r3, r3, #7
 80004ea:	b25b      	sxtb	r3, r3
 80004ec:	73fb      	strb	r3, [r7, #15]
 80004ee:	e002      	b.n	80004f6 <crc8+0x42>
            else
                crc <<= 1;
 80004f0:	7bfb      	ldrb	r3, [r7, #15]
 80004f2:	005b      	lsls	r3, r3, #1
 80004f4:	73fb      	strb	r3, [r7, #15]
        for (uint8_t i = 0; i < 8; ++i)
 80004f6:	7bbb      	ldrb	r3, [r7, #14]
 80004f8:	3301      	adds	r3, #1
 80004fa:	73bb      	strb	r3, [r7, #14]
 80004fc:	7bbb      	ldrb	r3, [r7, #14]
 80004fe:	2b07      	cmp	r3, #7
 8000500:	d9ea      	bls.n	80004d8 <crc8+0x24>
    while (len--)
 8000502:	683b      	ldr	r3, [r7, #0]
 8000504:	1e5a      	subs	r2, r3, #1
 8000506:	603a      	str	r2, [r7, #0]
 8000508:	2b00      	cmp	r3, #0
 800050a:	d1db      	bne.n	80004c4 <crc8+0x10>
        }
    }
    return crc;
 800050c:	7bfb      	ldrb	r3, [r7, #15]
}
 800050e:	4618      	mov	r0, r3
 8000510:	3714      	adds	r7, #20
 8000512:	46bd      	mov	sp, r7
 8000514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000518:	4770      	bx	lr
	...

0800051c <RAMRegisterRead>:
 * @param addr The register address
 * @param returnData Pointer to the 8-bit integer array for storing the read data
 * @param len Number of bytes to read from the AFE's 32-byte data buffer
 */
void RAMRegisterRead(uint16_t addr, uint8_t *returnData, uint8_t len)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	b08a      	sub	sp, #40	; 0x28
 8000520:	af00      	add	r7, sp, #0
 8000522:	4603      	mov	r3, r0
 8000524:	6039      	str	r1, [r7, #0]
 8000526:	80fb      	strh	r3, [r7, #6]
 8000528:	4613      	mov	r3, r2
 800052a:	717b      	strb	r3, [r7, #5]
	// Preparing the SPI transaction to send to tell the AFE a RAM register read is happening
	uint8_t rxData[3] = {0};
 800052c:	4b38      	ldr	r3, [pc, #224]	; (8000610 <RAMRegisterRead+0xf4>)
 800052e:	881b      	ldrh	r3, [r3, #0]
 8000530:	83bb      	strh	r3, [r7, #28]
 8000532:	2300      	movs	r3, #0
 8000534:	77bb      	strb	r3, [r7, #30]
	uint8_t commandLowerAddr[] = { LOWER_ADDR_REG_WRITE, ((uint8_t)(addr & 0xFF)) };
 8000536:	23be      	movs	r3, #190	; 0xbe
 8000538:	763b      	strb	r3, [r7, #24]
 800053a:	88fb      	ldrh	r3, [r7, #6]
 800053c:	b2db      	uxtb	r3, r3
 800053e:	767b      	strb	r3, [r7, #25]
	uint8_t crcLower = crc8(commandLowerAddr, 2);
 8000540:	f107 0318 	add.w	r3, r7, #24
 8000544:	2102      	movs	r1, #2
 8000546:	4618      	mov	r0, r3
 8000548:	f7ff ffb4 	bl	80004b4 <crc8>
 800054c:	4603      	mov	r3, r0
 800054e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint8_t commandUpperAddr[] = { UPPER_ADDR_REG_WRITE, ((uint8_t)(addr >> 8)) };
 8000552:	23bf      	movs	r3, #191	; 0xbf
 8000554:	753b      	strb	r3, [r7, #20]
 8000556:	88fb      	ldrh	r3, [r7, #6]
 8000558:	0a1b      	lsrs	r3, r3, #8
 800055a:	b29b      	uxth	r3, r3
 800055c:	b2db      	uxtb	r3, r3
 800055e:	757b      	strb	r3, [r7, #21]
	uint8_t crcUpper = crc8(commandUpperAddr, 2);
 8000560:	f107 0314 	add.w	r3, r7, #20
 8000564:	2102      	movs	r1, #2
 8000566:	4618      	mov	r0, r3
 8000568:	f7ff ffa4 	bl	80004b4 <crc8>
 800056c:	4603      	mov	r3, r0
 800056e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
//	bool commReceived = false;

	// Keep writing the command until MISO reflects command was received
	// Starting with lower byte
	uint8_t txData[] = { commandLowerAddr[0], commandLowerAddr[1], crcLower };
 8000572:	7e3b      	ldrb	r3, [r7, #24]
 8000574:	743b      	strb	r3, [r7, #16]
 8000576:	7e7b      	ldrb	r3, [r7, #25]
 8000578:	747b      	strb	r3, [r7, #17]
 800057a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800057e:	74bb      	strb	r3, [r7, #18]
//		}
//		// Pull NSS high and wait for transaction to be processed
//		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
//		HAL_Delay(3);
//	}
	AFETransmitWriteCmd(txData, rxData, sizeof(txData));
 8000580:	f107 011c 	add.w	r1, r7, #28
 8000584:	f107 0310 	add.w	r3, r7, #16
 8000588:	2203      	movs	r2, #3
 800058a:	4618      	mov	r0, r3
 800058c:	f000 f94e 	bl	800082c <AFETransmitWriteCmd>

	// Continue to upper byte
	txData[0] = commandUpperAddr[0];
 8000590:	7d3b      	ldrb	r3, [r7, #20]
 8000592:	743b      	strb	r3, [r7, #16]
	txData[1] = commandUpperAddr[1];
 8000594:	7d7b      	ldrb	r3, [r7, #21]
 8000596:	747b      	strb	r3, [r7, #17]
	txData[2] = crcUpper;
 8000598:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800059c:	74bb      	strb	r3, [r7, #18]
//		}
//		// Pull NSS high and wait for transaction to be processed
//		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
//		HAL_Delay(3);
//	}
	AFETransmitWriteCmd(txData, rxData, sizeof(txData));
 800059e:	f107 011c 	add.w	r1, r7, #28
 80005a2:	f107 0310 	add.w	r3, r7, #16
 80005a6:	2203      	movs	r2, #3
 80005a8:	4618      	mov	r0, r3
 80005aa:	f000 f93f 	bl	800082c <AFETransmitWriteCmd>

	// Read each byte based on the data length given in parameters
	uint8_t readData[2] = {0};
 80005ae:	2300      	movs	r3, #0
 80005b0:	81bb      	strh	r3, [r7, #12]
	for (int i = 0; i < len; i++) {
 80005b2:	2300      	movs	r3, #0
 80005b4:	627b      	str	r3, [r7, #36]	; 0x24
 80005b6:	e022      	b.n	80005fe <RAMRegisterRead+0xe2>
		readData[0] = READ_DATA_BUFF_LSB + i;
 80005b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80005ba:	b2db      	uxtb	r3, r3
 80005bc:	3340      	adds	r3, #64	; 0x40
 80005be:	b2db      	uxtb	r3, r3
 80005c0:	733b      	strb	r3, [r7, #12]
		readData[1] = 0xFF;
 80005c2:	23ff      	movs	r3, #255	; 0xff
 80005c4:	737b      	strb	r3, [r7, #13]

		txData[0] = readData[0];
 80005c6:	7b3b      	ldrb	r3, [r7, #12]
 80005c8:	743b      	strb	r3, [r7, #16]
		txData[1] = readData[1];
 80005ca:	7b7b      	ldrb	r3, [r7, #13]
 80005cc:	747b      	strb	r3, [r7, #17]
		txData[2] = crc8(readData, 2);
 80005ce:	f107 030c 	add.w	r3, r7, #12
 80005d2:	2102      	movs	r1, #2
 80005d4:	4618      	mov	r0, r3
 80005d6:	f7ff ff6d 	bl	80004b4 <crc8>
 80005da:	4603      	mov	r3, r0
 80005dc:	74bb      	strb	r3, [r7, #18]
//			if (txData[0] == rxData[0]) commReceived = true;
//			// Pull NSS high and wait for transaction to be processed
//			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
//			HAL_Delay(3);
//		}
		AFETransmitReadCmd(txData, rxData, sizeof(txData));
 80005de:	f107 011c 	add.w	r1, r7, #28
 80005e2:	f107 0310 	add.w	r3, r7, #16
 80005e6:	2203      	movs	r2, #3
 80005e8:	4618      	mov	r0, r3
 80005ea:	f000 f8e7 	bl	80007bc <AFETransmitReadCmd>

		returnData[i] = rxData[1]; // Save data byte received from last transaction
 80005ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80005f0:	683a      	ldr	r2, [r7, #0]
 80005f2:	4413      	add	r3, r2
 80005f4:	7f7a      	ldrb	r2, [r7, #29]
 80005f6:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < len; i++) {
 80005f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80005fa:	3301      	adds	r3, #1
 80005fc:	627b      	str	r3, [r7, #36]	; 0x24
 80005fe:	797b      	ldrb	r3, [r7, #5]
 8000600:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000602:	429a      	cmp	r2, r3
 8000604:	dbd8      	blt.n	80005b8 <RAMRegisterRead+0x9c>
	}
}
 8000606:	bf00      	nop
 8000608:	bf00      	nop
 800060a:	3728      	adds	r7, #40	; 0x28
 800060c:	46bd      	mov	sp, r7
 800060e:	bd80      	pop	{r7, pc}
 8000610:	080026c0 	.word	0x080026c0

08000614 <RAMRegisterWrite>:
 * @param addr The register address
 * @param writeData Pointer to the 8-bit integer array for the data to write to the register
 * @param len Number of bytes to write to the AFE's 32-byte data buffer
 */
void RAMRegisterWrite(uint16_t addr, uint8_t *writeData, uint8_t len)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	b08c      	sub	sp, #48	; 0x30
 8000618:	af00      	add	r7, sp, #0
 800061a:	4603      	mov	r3, r0
 800061c:	6039      	str	r1, [r7, #0]
 800061e:	80fb      	strh	r3, [r7, #6]
 8000620:	4613      	mov	r3, r2
 8000622:	717b      	strb	r3, [r7, #5]
	uint8_t rxData[3] = {0};
 8000624:	4b64      	ldr	r3, [pc, #400]	; (80007b8 <RAMRegisterWrite+0x1a4>)
 8000626:	881b      	ldrh	r3, [r3, #0]
 8000628:	83bb      	strh	r3, [r7, #28]
 800062a:	2300      	movs	r3, #0
 800062c:	77bb      	strb	r3, [r7, #30]
	uint8_t lowerAddr[] = { LOWER_ADDR_REG_WRITE, ((uint8_t)(addr & 0xFF)) };
 800062e:	23be      	movs	r3, #190	; 0xbe
 8000630:	763b      	strb	r3, [r7, #24]
 8000632:	88fb      	ldrh	r3, [r7, #6]
 8000634:	b2db      	uxtb	r3, r3
 8000636:	767b      	strb	r3, [r7, #25]
	uint8_t crcLower = crc8(lowerAddr, 2);
 8000638:	f107 0318 	add.w	r3, r7, #24
 800063c:	2102      	movs	r1, #2
 800063e:	4618      	mov	r0, r3
 8000640:	f7ff ff38 	bl	80004b4 <crc8>
 8000644:	4603      	mov	r3, r0
 8000646:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint8_t upperAddr[] = { UPPER_ADDR_REG_WRITE, ((uint8_t)(addr >> 8)) };
 800064a:	23bf      	movs	r3, #191	; 0xbf
 800064c:	753b      	strb	r3, [r7, #20]
 800064e:	88fb      	ldrh	r3, [r7, #6]
 8000650:	0a1b      	lsrs	r3, r3, #8
 8000652:	b29b      	uxth	r3, r3
 8000654:	b2db      	uxtb	r3, r3
 8000656:	757b      	strb	r3, [r7, #21]
	uint8_t crcUpper = crc8(upperAddr, 2);
 8000658:	f107 0314 	add.w	r3, r7, #20
 800065c:	2102      	movs	r1, #2
 800065e:	4618      	mov	r0, r3
 8000660:	f7ff ff28 	bl	80004b4 <crc8>
 8000664:	4603      	mov	r3, r0
 8000666:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
//	bool commReceived = false;

	// Keep writing the register address until MISO reflects command was received
	// Starting with lower byte
	uint8_t txData[] = { lowerAddr[0], lowerAddr[1], crcLower };
 800066a:	7e3b      	ldrb	r3, [r7, #24]
 800066c:	743b      	strb	r3, [r7, #16]
 800066e:	7e7b      	ldrb	r3, [r7, #25]
 8000670:	747b      	strb	r3, [r7, #17]
 8000672:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000676:	74bb      	strb	r3, [r7, #18]
//		}
//		// Pull NSS high and wait for transaction to be processed
//		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
//		HAL_Delay(1);
//	}
	AFETransmitWriteCmd(txData, rxData, sizeof(txData));
 8000678:	f107 011c 	add.w	r1, r7, #28
 800067c:	f107 0310 	add.w	r3, r7, #16
 8000680:	2203      	movs	r2, #3
 8000682:	4618      	mov	r0, r3
 8000684:	f000 f8d2 	bl	800082c <AFETransmitWriteCmd>

	// Continue to upper byte
	txData[0] = upperAddr[0];
 8000688:	7d3b      	ldrb	r3, [r7, #20]
 800068a:	743b      	strb	r3, [r7, #16]
	txData[1] = upperAddr[1];
 800068c:	7d7b      	ldrb	r3, [r7, #21]
 800068e:	747b      	strb	r3, [r7, #17]
	txData[2] = crcUpper;
 8000690:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8000694:	74bb      	strb	r3, [r7, #18]
//		}
//		// Pull NSS high and wait for transaction to be processed
//		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
//		HAL_Delay(1);
//	}
	AFETransmitWriteCmd(txData, rxData, sizeof(txData));
 8000696:	f107 011c 	add.w	r1, r7, #28
 800069a:	f107 0310 	add.w	r3, r7, #16
 800069e:	2203      	movs	r2, #3
 80006a0:	4618      	mov	r0, r3
 80006a2:	f000 f8c3 	bl	800082c <AFETransmitWriteCmd>

	// Write the data provided to the AFE's 32-byte data buffer
	uint8_t writeBytes[2] = {0};
 80006a6:	2300      	movs	r3, #0
 80006a8:	81bb      	strh	r3, [r7, #12]
	for (int i = 0; i < len; i++)
 80006aa:	2300      	movs	r3, #0
 80006ac:	62fb      	str	r3, [r7, #44]	; 0x2c
 80006ae:	e020      	b.n	80006f2 <RAMRegisterWrite+0xde>
	{
		// Increment data buffer address and include the next address byte
		writeBytes[0] = WRITE_DATA_BUFF_LSB + i;
 80006b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80006b2:	b2db      	uxtb	r3, r3
 80006b4:	3b40      	subs	r3, #64	; 0x40
 80006b6:	b2db      	uxtb	r3, r3
 80006b8:	733b      	strb	r3, [r7, #12]
		writeBytes[1] = writeData[i];
 80006ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80006bc:	683a      	ldr	r2, [r7, #0]
 80006be:	4413      	add	r3, r2
 80006c0:	781b      	ldrb	r3, [r3, #0]
 80006c2:	737b      	strb	r3, [r7, #13]

		txData[0] = writeBytes[0];
 80006c4:	7b3b      	ldrb	r3, [r7, #12]
 80006c6:	743b      	strb	r3, [r7, #16]
		txData[1] = writeBytes[1];
 80006c8:	7b7b      	ldrb	r3, [r7, #13]
 80006ca:	747b      	strb	r3, [r7, #17]
		txData[2] = crc8(writeBytes, 2); // Recalculate CRC
 80006cc:	f107 030c 	add.w	r3, r7, #12
 80006d0:	2102      	movs	r1, #2
 80006d2:	4618      	mov	r0, r3
 80006d4:	f7ff feee 	bl	80004b4 <crc8>
 80006d8:	4603      	mov	r3, r0
 80006da:	74bb      	strb	r3, [r7, #18]
//
//			// Pull NSS high and wait for transaction to be processed
//			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
//			HAL_Delay(1);
//		}
		AFETransmitWriteCmd(txData, rxData, sizeof(txData));
 80006dc:	f107 011c 	add.w	r1, r7, #28
 80006e0:	f107 0310 	add.w	r3, r7, #16
 80006e4:	2203      	movs	r2, #3
 80006e6:	4618      	mov	r0, r3
 80006e8:	f000 f8a0 	bl	800082c <AFETransmitWriteCmd>
	for (int i = 0; i < len; i++)
 80006ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80006ee:	3301      	adds	r3, #1
 80006f0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80006f2:	797b      	ldrb	r3, [r7, #5]
 80006f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80006f6:	429a      	cmp	r2, r3
 80006f8:	dbda      	blt.n	80006b0 <RAMRegisterWrite+0x9c>
	}

	// Calculate the check-sum and write it to the AFE's checksum register
	uint8_t checkSum = 0;
 80006fa:	2300      	movs	r3, #0
 80006fc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	for (int i = 0; i < len; i++) {
 8000700:	2300      	movs	r3, #0
 8000702:	627b      	str	r3, [r7, #36]	; 0x24
 8000704:	e00b      	b.n	800071e <RAMRegisterWrite+0x10a>
		checkSum += writeData[i];
 8000706:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000708:	683a      	ldr	r2, [r7, #0]
 800070a:	4413      	add	r3, r2
 800070c:	781a      	ldrb	r2, [r3, #0]
 800070e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8000712:	4413      	add	r3, r2
 8000714:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	for (int i = 0; i < len; i++) {
 8000718:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800071a:	3301      	adds	r3, #1
 800071c:	627b      	str	r3, [r7, #36]	; 0x24
 800071e:	797b      	ldrb	r3, [r7, #5]
 8000720:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000722:	429a      	cmp	r2, r3
 8000724:	dbef      	blt.n	8000706 <RAMRegisterWrite+0xf2>
	}
	checkSum += lowerAddr[1];
 8000726:	7e7a      	ldrb	r2, [r7, #25]
 8000728:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800072c:	4413      	add	r3, r2
 800072e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	checkSum += upperAddr[1];
 8000732:	7d7a      	ldrb	r2, [r7, #21]
 8000734:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8000738:	4413      	add	r3, r2
 800073a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	checkSum = ~(checkSum);
 800073e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8000742:	43db      	mvns	r3, r3
 8000744:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

	writeBytes[0] = WRITE_CHECKSUM_ADDR;
 8000748:	23e0      	movs	r3, #224	; 0xe0
 800074a:	733b      	strb	r3, [r7, #12]
	writeBytes[1] = checkSum;
 800074c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8000750:	737b      	strb	r3, [r7, #13]

	txData[0] = writeBytes[0];
 8000752:	7b3b      	ldrb	r3, [r7, #12]
 8000754:	743b      	strb	r3, [r7, #16]
	txData[1] = writeBytes[1];
 8000756:	7b7b      	ldrb	r3, [r7, #13]
 8000758:	747b      	strb	r3, [r7, #17]
	txData[2] = crc8(writeBytes, 2); // Recalculate CRC
 800075a:	f107 030c 	add.w	r3, r7, #12
 800075e:	2102      	movs	r1, #2
 8000760:	4618      	mov	r0, r3
 8000762:	f7ff fea7 	bl	80004b4 <crc8>
 8000766:	4603      	mov	r3, r0
 8000768:	74bb      	strb	r3, [r7, #18]

	AFETransmitWriteCmd(txData, rxData, sizeof(txData));
 800076a:	f107 011c 	add.w	r1, r7, #28
 800076e:	f107 0310 	add.w	r3, r7, #16
 8000772:	2203      	movs	r2, #3
 8000774:	4618      	mov	r0, r3
 8000776:	f000 f859 	bl	800082c <AFETransmitWriteCmd>
//		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
//		HAL_Delay(1);
//	}

	// Write the data length to the AFE's data length register
	writeBytes[0] = WRITE_DATALEN_ADDR;
 800077a:	23e1      	movs	r3, #225	; 0xe1
 800077c:	733b      	strb	r3, [r7, #12]
	writeBytes[1] = len + 4; // Length of data buffer, plus upper and lower address bytes, plus checksum and data length bytes
 800077e:	797b      	ldrb	r3, [r7, #5]
 8000780:	3304      	adds	r3, #4
 8000782:	b2db      	uxtb	r3, r3
 8000784:	737b      	strb	r3, [r7, #13]

	txData[0] = writeBytes[0];
 8000786:	7b3b      	ldrb	r3, [r7, #12]
 8000788:	743b      	strb	r3, [r7, #16]
	txData[1] = writeBytes[1];
 800078a:	7b7b      	ldrb	r3, [r7, #13]
 800078c:	747b      	strb	r3, [r7, #17]
	txData[2] = crc8(writeBytes, 2); // Recalculate CRC
 800078e:	f107 030c 	add.w	r3, r7, #12
 8000792:	2102      	movs	r1, #2
 8000794:	4618      	mov	r0, r3
 8000796:	f7ff fe8d 	bl	80004b4 <crc8>
 800079a:	4603      	mov	r3, r0
 800079c:	74bb      	strb	r3, [r7, #18]

	AFETransmitWriteCmd(txData, rxData, sizeof(txData));
 800079e:	f107 011c 	add.w	r1, r7, #28
 80007a2:	f107 0310 	add.w	r3, r7, #16
 80007a6:	2203      	movs	r2, #3
 80007a8:	4618      	mov	r0, r3
 80007aa:	f000 f83f 	bl	800082c <AFETransmitWriteCmd>
//
//		// Pull NSS high and wait for transaction to be processed
//		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
//		HAL_Delay(1);
//	}
}
 80007ae:	bf00      	nop
 80007b0:	3730      	adds	r7, #48	; 0x30
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bd80      	pop	{r7, pc}
 80007b6:	bf00      	nop
 80007b8:	080026c0 	.word	0x080026c0

080007bc <AFETransmitReadCmd>:

void AFETransmitReadCmd(uint8_t *txBytes, uint8_t *rxBytes, uint8_t arrSize)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	b088      	sub	sp, #32
 80007c0:	af02      	add	r7, sp, #8
 80007c2:	60f8      	str	r0, [r7, #12]
 80007c4:	60b9      	str	r1, [r7, #8]
 80007c6:	4613      	mov	r3, r2
 80007c8:	71fb      	strb	r3, [r7, #7]
	// Continuously transmit the SPI transaction until the AFE has received it
	bool commReceived = false;
 80007ca:	2300      	movs	r3, #0
 80007cc:	75fb      	strb	r3, [r7, #23]
	while (!commReceived)
 80007ce:	e01e      	b.n	800080e <AFETransmitReadCmd+0x52>
	{
		// Pull NSS low
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 80007d0:	2200      	movs	r2, #0
 80007d2:	2101      	movs	r1, #1
 80007d4:	4813      	ldr	r0, [pc, #76]	; (8000824 <AFETransmitReadCmd+0x68>)
 80007d6:	f000 fc2d 	bl	8001034 <HAL_GPIO_WritePin>
		// Transmit data and receive AFE's response
		HAL_SPI_TransmitReceive(&hspi1, txBytes, rxBytes, arrSize, HAL_MAX_DELAY);
 80007da:	79fb      	ldrb	r3, [r7, #7]
 80007dc:	b29b      	uxth	r3, r3
 80007de:	f04f 32ff 	mov.w	r2, #4294967295
 80007e2:	9200      	str	r2, [sp, #0]
 80007e4:	68ba      	ldr	r2, [r7, #8]
 80007e6:	68f9      	ldr	r1, [r7, #12]
 80007e8:	480f      	ldr	r0, [pc, #60]	; (8000828 <AFETransmitReadCmd+0x6c>)
 80007ea:	f001 fbaa 	bl	8001f42 <HAL_SPI_TransmitReceive>

		// For read command, confirm the AFE received the command by checking the address and CRC bytes
		if (txBytes[0] == rxBytes[0]) commReceived = true;
 80007ee:	68fb      	ldr	r3, [r7, #12]
 80007f0:	781a      	ldrb	r2, [r3, #0]
 80007f2:	68bb      	ldr	r3, [r7, #8]
 80007f4:	781b      	ldrb	r3, [r3, #0]
 80007f6:	429a      	cmp	r2, r3
 80007f8:	d101      	bne.n	80007fe <AFETransmitReadCmd+0x42>
 80007fa:	2301      	movs	r3, #1
 80007fc:	75fb      	strb	r3, [r7, #23]
		// TODO: implement CRC checking for received data

		// Pull NSS high and wait for transaction to be processed
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 80007fe:	2201      	movs	r2, #1
 8000800:	2101      	movs	r1, #1
 8000802:	4808      	ldr	r0, [pc, #32]	; (8000824 <AFETransmitReadCmd+0x68>)
 8000804:	f000 fc16 	bl	8001034 <HAL_GPIO_WritePin>
		HAL_Delay(1);
 8000808:	2001      	movs	r0, #1
 800080a:	f000 f997 	bl	8000b3c <HAL_Delay>
	while (!commReceived)
 800080e:	7dfb      	ldrb	r3, [r7, #23]
 8000810:	f083 0301 	eor.w	r3, r3, #1
 8000814:	b2db      	uxtb	r3, r3
 8000816:	2b00      	cmp	r3, #0
 8000818:	d1da      	bne.n	80007d0 <AFETransmitReadCmd+0x14>
	}

}
 800081a:	bf00      	nop
 800081c:	bf00      	nop
 800081e:	3718      	adds	r7, #24
 8000820:	46bd      	mov	sp, r7
 8000822:	bd80      	pop	{r7, pc}
 8000824:	48000400 	.word	0x48000400
 8000828:	20000028 	.word	0x20000028

0800082c <AFETransmitWriteCmd>:

void AFETransmitWriteCmd(uint8_t *txBytes, uint8_t *rxBytes, uint8_t arrSize)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b088      	sub	sp, #32
 8000830:	af02      	add	r7, sp, #8
 8000832:	60f8      	str	r0, [r7, #12]
 8000834:	60b9      	str	r1, [r7, #8]
 8000836:	4613      	mov	r3, r2
 8000838:	71fb      	strb	r3, [r7, #7]
	// Continuously transmit the SPI transaction until the AFE has received it
	bool commReceived = false;
 800083a:	2300      	movs	r3, #0
 800083c:	75fb      	strb	r3, [r7, #23]
	while (!commReceived)
 800083e:	e02e      	b.n	800089e <AFETransmitWriteCmd+0x72>
	{
		// Pull NSS low
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8000840:	2200      	movs	r2, #0
 8000842:	2101      	movs	r1, #1
 8000844:	481b      	ldr	r0, [pc, #108]	; (80008b4 <AFETransmitWriteCmd+0x88>)
 8000846:	f000 fbf5 	bl	8001034 <HAL_GPIO_WritePin>
		// Transmit data and receive AFE's response
		HAL_SPI_TransmitReceive(&hspi1, txBytes, rxBytes, arrSize, HAL_MAX_DELAY);
 800084a:	79fb      	ldrb	r3, [r7, #7]
 800084c:	b29b      	uxth	r3, r3
 800084e:	f04f 32ff 	mov.w	r2, #4294967295
 8000852:	9200      	str	r2, [sp, #0]
 8000854:	68ba      	ldr	r2, [r7, #8]
 8000856:	68f9      	ldr	r1, [r7, #12]
 8000858:	4817      	ldr	r0, [pc, #92]	; (80008b8 <AFETransmitWriteCmd+0x8c>)
 800085a:	f001 fb72 	bl	8001f42 <HAL_SPI_TransmitReceive>

		// For write command, confirm the AFE received the command by checking every single byte
		commReceived = true;
 800085e:	2301      	movs	r3, #1
 8000860:	75fb      	strb	r3, [r7, #23]
		for (int i = 0; i < arrSize; i++)
 8000862:	2300      	movs	r3, #0
 8000864:	613b      	str	r3, [r7, #16]
 8000866:	e00e      	b.n	8000886 <AFETransmitWriteCmd+0x5a>
		{
			if (txBytes[i] != rxBytes[i]) commReceived = false; // If any mismatch occurs, flag it and retransmit
 8000868:	693b      	ldr	r3, [r7, #16]
 800086a:	68fa      	ldr	r2, [r7, #12]
 800086c:	4413      	add	r3, r2
 800086e:	781a      	ldrb	r2, [r3, #0]
 8000870:	693b      	ldr	r3, [r7, #16]
 8000872:	68b9      	ldr	r1, [r7, #8]
 8000874:	440b      	add	r3, r1
 8000876:	781b      	ldrb	r3, [r3, #0]
 8000878:	429a      	cmp	r2, r3
 800087a:	d001      	beq.n	8000880 <AFETransmitWriteCmd+0x54>
 800087c:	2300      	movs	r3, #0
 800087e:	75fb      	strb	r3, [r7, #23]
		for (int i = 0; i < arrSize; i++)
 8000880:	693b      	ldr	r3, [r7, #16]
 8000882:	3301      	adds	r3, #1
 8000884:	613b      	str	r3, [r7, #16]
 8000886:	79fb      	ldrb	r3, [r7, #7]
 8000888:	693a      	ldr	r2, [r7, #16]
 800088a:	429a      	cmp	r2, r3
 800088c:	dbec      	blt.n	8000868 <AFETransmitWriteCmd+0x3c>
		}

		// Pull NSS high and wait for transaction to be processed
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 800088e:	2201      	movs	r2, #1
 8000890:	2101      	movs	r1, #1
 8000892:	4808      	ldr	r0, [pc, #32]	; (80008b4 <AFETransmitWriteCmd+0x88>)
 8000894:	f000 fbce 	bl	8001034 <HAL_GPIO_WritePin>
		HAL_Delay(1);
 8000898:	2001      	movs	r0, #1
 800089a:	f000 f94f 	bl	8000b3c <HAL_Delay>
	while (!commReceived)
 800089e:	7dfb      	ldrb	r3, [r7, #23]
 80008a0:	f083 0301 	eor.w	r3, r3, #1
 80008a4:	b2db      	uxtb	r3, r3
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d1ca      	bne.n	8000840 <AFETransmitWriteCmd+0x14>
	}
}
 80008aa:	bf00      	nop
 80008ac:	bf00      	nop
 80008ae:	3718      	adds	r7, #24
 80008b0:	46bd      	mov	sp, r7
 80008b2:	bd80      	pop	{r7, pc}
 80008b4:	48000400 	.word	0x48000400
 80008b8:	20000028 	.word	0x20000028

080008bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008bc:	b480      	push	{r7}
 80008be:	b083      	sub	sp, #12
 80008c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008c2:	4b0f      	ldr	r3, [pc, #60]	; (8000900 <HAL_MspInit+0x44>)
 80008c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80008c6:	4a0e      	ldr	r2, [pc, #56]	; (8000900 <HAL_MspInit+0x44>)
 80008c8:	f043 0301 	orr.w	r3, r3, #1
 80008cc:	6613      	str	r3, [r2, #96]	; 0x60
 80008ce:	4b0c      	ldr	r3, [pc, #48]	; (8000900 <HAL_MspInit+0x44>)
 80008d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80008d2:	f003 0301 	and.w	r3, r3, #1
 80008d6:	607b      	str	r3, [r7, #4]
 80008d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008da:	4b09      	ldr	r3, [pc, #36]	; (8000900 <HAL_MspInit+0x44>)
 80008dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80008de:	4a08      	ldr	r2, [pc, #32]	; (8000900 <HAL_MspInit+0x44>)
 80008e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008e4:	6593      	str	r3, [r2, #88]	; 0x58
 80008e6:	4b06      	ldr	r3, [pc, #24]	; (8000900 <HAL_MspInit+0x44>)
 80008e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80008ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008ee:	603b      	str	r3, [r7, #0]
 80008f0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008f2:	bf00      	nop
 80008f4:	370c      	adds	r7, #12
 80008f6:	46bd      	mov	sp, r7
 80008f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fc:	4770      	bx	lr
 80008fe:	bf00      	nop
 8000900:	40021000 	.word	0x40021000

08000904 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b08a      	sub	sp, #40	; 0x28
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800090c:	f107 0314 	add.w	r3, r7, #20
 8000910:	2200      	movs	r2, #0
 8000912:	601a      	str	r2, [r3, #0]
 8000914:	605a      	str	r2, [r3, #4]
 8000916:	609a      	str	r2, [r3, #8]
 8000918:	60da      	str	r2, [r3, #12]
 800091a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	4a17      	ldr	r2, [pc, #92]	; (8000980 <HAL_SPI_MspInit+0x7c>)
 8000922:	4293      	cmp	r3, r2
 8000924:	d128      	bne.n	8000978 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000926:	4b17      	ldr	r3, [pc, #92]	; (8000984 <HAL_SPI_MspInit+0x80>)
 8000928:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800092a:	4a16      	ldr	r2, [pc, #88]	; (8000984 <HAL_SPI_MspInit+0x80>)
 800092c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000930:	6613      	str	r3, [r2, #96]	; 0x60
 8000932:	4b14      	ldr	r3, [pc, #80]	; (8000984 <HAL_SPI_MspInit+0x80>)
 8000934:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000936:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800093a:	613b      	str	r3, [r7, #16]
 800093c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800093e:	4b11      	ldr	r3, [pc, #68]	; (8000984 <HAL_SPI_MspInit+0x80>)
 8000940:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000942:	4a10      	ldr	r2, [pc, #64]	; (8000984 <HAL_SPI_MspInit+0x80>)
 8000944:	f043 0301 	orr.w	r3, r3, #1
 8000948:	64d3      	str	r3, [r2, #76]	; 0x4c
 800094a:	4b0e      	ldr	r3, [pc, #56]	; (8000984 <HAL_SPI_MspInit+0x80>)
 800094c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800094e:	f003 0301 	and.w	r3, r3, #1
 8000952:	60fb      	str	r3, [r7, #12]
 8000954:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_6|GPIO_PIN_7;
 8000956:	23c2      	movs	r3, #194	; 0xc2
 8000958:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800095a:	2302      	movs	r3, #2
 800095c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095e:	2300      	movs	r3, #0
 8000960:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000962:	2303      	movs	r3, #3
 8000964:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000966:	2305      	movs	r3, #5
 8000968:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800096a:	f107 0314 	add.w	r3, r7, #20
 800096e:	4619      	mov	r1, r3
 8000970:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000974:	f000 f9ec 	bl	8000d50 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000978:	bf00      	nop
 800097a:	3728      	adds	r7, #40	; 0x28
 800097c:	46bd      	mov	sp, r7
 800097e:	bd80      	pop	{r7, pc}
 8000980:	40013000 	.word	0x40013000
 8000984:	40021000 	.word	0x40021000

08000988 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000988:	b480      	push	{r7}
 800098a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800098c:	e7fe      	b.n	800098c <NMI_Handler+0x4>

0800098e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800098e:	b480      	push	{r7}
 8000990:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000992:	e7fe      	b.n	8000992 <HardFault_Handler+0x4>

08000994 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000994:	b480      	push	{r7}
 8000996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000998:	e7fe      	b.n	8000998 <MemManage_Handler+0x4>

0800099a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800099a:	b480      	push	{r7}
 800099c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800099e:	e7fe      	b.n	800099e <BusFault_Handler+0x4>

080009a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009a0:	b480      	push	{r7}
 80009a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009a4:	e7fe      	b.n	80009a4 <UsageFault_Handler+0x4>

080009a6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80009a6:	b480      	push	{r7}
 80009a8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80009aa:	bf00      	nop
 80009ac:	46bd      	mov	sp, r7
 80009ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b2:	4770      	bx	lr

080009b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009b4:	b480      	push	{r7}
 80009b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009b8:	bf00      	nop
 80009ba:	46bd      	mov	sp, r7
 80009bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c0:	4770      	bx	lr

080009c2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009c2:	b480      	push	{r7}
 80009c4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009c6:	bf00      	nop
 80009c8:	46bd      	mov	sp, r7
 80009ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ce:	4770      	bx	lr

080009d0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009d4:	f000 f892 	bl	8000afc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009d8:	bf00      	nop
 80009da:	bd80      	pop	{r7, pc}

080009dc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80009dc:	b480      	push	{r7}
 80009de:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80009e0:	4b06      	ldr	r3, [pc, #24]	; (80009fc <SystemInit+0x20>)
 80009e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80009e6:	4a05      	ldr	r2, [pc, #20]	; (80009fc <SystemInit+0x20>)
 80009e8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80009ec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80009f0:	bf00      	nop
 80009f2:	46bd      	mov	sp, r7
 80009f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f8:	4770      	bx	lr
 80009fa:	bf00      	nop
 80009fc:	e000ed00 	.word	0xe000ed00

08000a00 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000a00:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000a38 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000a04:	f7ff ffea 	bl	80009dc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a08:	480c      	ldr	r0, [pc, #48]	; (8000a3c <LoopForever+0x6>)
  ldr r1, =_edata
 8000a0a:	490d      	ldr	r1, [pc, #52]	; (8000a40 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000a0c:	4a0d      	ldr	r2, [pc, #52]	; (8000a44 <LoopForever+0xe>)
  movs r3, #0
 8000a0e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a10:	e002      	b.n	8000a18 <LoopCopyDataInit>

08000a12 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a12:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a14:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a16:	3304      	adds	r3, #4

08000a18 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a18:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a1a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a1c:	d3f9      	bcc.n	8000a12 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a1e:	4a0a      	ldr	r2, [pc, #40]	; (8000a48 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a20:	4c0a      	ldr	r4, [pc, #40]	; (8000a4c <LoopForever+0x16>)
  movs r3, #0
 8000a22:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a24:	e001      	b.n	8000a2a <LoopFillZerobss>

08000a26 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a26:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a28:	3204      	adds	r2, #4

08000a2a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a2a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a2c:	d3fb      	bcc.n	8000a26 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000a2e:	f001 fe17 	bl	8002660 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000a32:	f7ff fbcb 	bl	80001cc <main>

08000a36 <LoopForever>:

LoopForever:
    b LoopForever
 8000a36:	e7fe      	b.n	8000a36 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000a38:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8000a3c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a40:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000a44:	0800270c 	.word	0x0800270c
  ldr r2, =_sbss
 8000a48:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000a4c:	20000090 	.word	0x20000090

08000a50 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000a50:	e7fe      	b.n	8000a50 <ADC1_2_IRQHandler>

08000a52 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a52:	b580      	push	{r7, lr}
 8000a54:	b082      	sub	sp, #8
 8000a56:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a5c:	2003      	movs	r0, #3
 8000a5e:	f000 f943 	bl	8000ce8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000a62:	200f      	movs	r0, #15
 8000a64:	f000 f80e 	bl	8000a84 <HAL_InitTick>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d002      	beq.n	8000a74 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000a6e:	2301      	movs	r3, #1
 8000a70:	71fb      	strb	r3, [r7, #7]
 8000a72:	e001      	b.n	8000a78 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000a74:	f7ff ff22 	bl	80008bc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000a78:	79fb      	ldrb	r3, [r7, #7]
}
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	3708      	adds	r7, #8
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	bd80      	pop	{r7, pc}
	...

08000a84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b084      	sub	sp, #16
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000a90:	4b17      	ldr	r3, [pc, #92]	; (8000af0 <HAL_InitTick+0x6c>)
 8000a92:	781b      	ldrb	r3, [r3, #0]
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d023      	beq.n	8000ae0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000a98:	4b16      	ldr	r3, [pc, #88]	; (8000af4 <HAL_InitTick+0x70>)
 8000a9a:	681a      	ldr	r2, [r3, #0]
 8000a9c:	4b14      	ldr	r3, [pc, #80]	; (8000af0 <HAL_InitTick+0x6c>)
 8000a9e:	781b      	ldrb	r3, [r3, #0]
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000aa6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000aaa:	fbb2 f3f3 	udiv	r3, r2, r3
 8000aae:	4618      	mov	r0, r3
 8000ab0:	f000 f941 	bl	8000d36 <HAL_SYSTICK_Config>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d10f      	bne.n	8000ada <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	2b0f      	cmp	r3, #15
 8000abe:	d809      	bhi.n	8000ad4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	6879      	ldr	r1, [r7, #4]
 8000ac4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac8:	f000 f919 	bl	8000cfe <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000acc:	4a0a      	ldr	r2, [pc, #40]	; (8000af8 <HAL_InitTick+0x74>)
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	6013      	str	r3, [r2, #0]
 8000ad2:	e007      	b.n	8000ae4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000ad4:	2301      	movs	r3, #1
 8000ad6:	73fb      	strb	r3, [r7, #15]
 8000ad8:	e004      	b.n	8000ae4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000ada:	2301      	movs	r3, #1
 8000adc:	73fb      	strb	r3, [r7, #15]
 8000ade:	e001      	b.n	8000ae4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000ae0:	2301      	movs	r3, #1
 8000ae2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000ae4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ae6:	4618      	mov	r0, r3
 8000ae8:	3710      	adds	r7, #16
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	bf00      	nop
 8000af0:	20000008 	.word	0x20000008
 8000af4:	20000000 	.word	0x20000000
 8000af8:	20000004 	.word	0x20000004

08000afc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000afc:	b480      	push	{r7}
 8000afe:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000b00:	4b06      	ldr	r3, [pc, #24]	; (8000b1c <HAL_IncTick+0x20>)
 8000b02:	781b      	ldrb	r3, [r3, #0]
 8000b04:	461a      	mov	r2, r3
 8000b06:	4b06      	ldr	r3, [pc, #24]	; (8000b20 <HAL_IncTick+0x24>)
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	4413      	add	r3, r2
 8000b0c:	4a04      	ldr	r2, [pc, #16]	; (8000b20 <HAL_IncTick+0x24>)
 8000b0e:	6013      	str	r3, [r2, #0]
}
 8000b10:	bf00      	nop
 8000b12:	46bd      	mov	sp, r7
 8000b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b18:	4770      	bx	lr
 8000b1a:	bf00      	nop
 8000b1c:	20000008 	.word	0x20000008
 8000b20:	2000008c 	.word	0x2000008c

08000b24 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b24:	b480      	push	{r7}
 8000b26:	af00      	add	r7, sp, #0
  return uwTick;
 8000b28:	4b03      	ldr	r3, [pc, #12]	; (8000b38 <HAL_GetTick+0x14>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
}
 8000b2c:	4618      	mov	r0, r3
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b34:	4770      	bx	lr
 8000b36:	bf00      	nop
 8000b38:	2000008c 	.word	0x2000008c

08000b3c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b084      	sub	sp, #16
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b44:	f7ff ffee 	bl	8000b24 <HAL_GetTick>
 8000b48:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b4e:	68fb      	ldr	r3, [r7, #12]
 8000b50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b54:	d005      	beq.n	8000b62 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000b56:	4b0a      	ldr	r3, [pc, #40]	; (8000b80 <HAL_Delay+0x44>)
 8000b58:	781b      	ldrb	r3, [r3, #0]
 8000b5a:	461a      	mov	r2, r3
 8000b5c:	68fb      	ldr	r3, [r7, #12]
 8000b5e:	4413      	add	r3, r2
 8000b60:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000b62:	bf00      	nop
 8000b64:	f7ff ffde 	bl	8000b24 <HAL_GetTick>
 8000b68:	4602      	mov	r2, r0
 8000b6a:	68bb      	ldr	r3, [r7, #8]
 8000b6c:	1ad3      	subs	r3, r2, r3
 8000b6e:	68fa      	ldr	r2, [r7, #12]
 8000b70:	429a      	cmp	r2, r3
 8000b72:	d8f7      	bhi.n	8000b64 <HAL_Delay+0x28>
  {
  }
}
 8000b74:	bf00      	nop
 8000b76:	bf00      	nop
 8000b78:	3710      	adds	r7, #16
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	bd80      	pop	{r7, pc}
 8000b7e:	bf00      	nop
 8000b80:	20000008 	.word	0x20000008

08000b84 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b84:	b480      	push	{r7}
 8000b86:	b085      	sub	sp, #20
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	f003 0307 	and.w	r3, r3, #7
 8000b92:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b94:	4b0c      	ldr	r3, [pc, #48]	; (8000bc8 <__NVIC_SetPriorityGrouping+0x44>)
 8000b96:	68db      	ldr	r3, [r3, #12]
 8000b98:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b9a:	68ba      	ldr	r2, [r7, #8]
 8000b9c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ba0:	4013      	ands	r3, r2
 8000ba2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ba4:	68fb      	ldr	r3, [r7, #12]
 8000ba6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ba8:	68bb      	ldr	r3, [r7, #8]
 8000baa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000bac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000bb0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000bb4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000bb6:	4a04      	ldr	r2, [pc, #16]	; (8000bc8 <__NVIC_SetPriorityGrouping+0x44>)
 8000bb8:	68bb      	ldr	r3, [r7, #8]
 8000bba:	60d3      	str	r3, [r2, #12]
}
 8000bbc:	bf00      	nop
 8000bbe:	3714      	adds	r7, #20
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc6:	4770      	bx	lr
 8000bc8:	e000ed00 	.word	0xe000ed00

08000bcc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bd0:	4b04      	ldr	r3, [pc, #16]	; (8000be4 <__NVIC_GetPriorityGrouping+0x18>)
 8000bd2:	68db      	ldr	r3, [r3, #12]
 8000bd4:	0a1b      	lsrs	r3, r3, #8
 8000bd6:	f003 0307 	and.w	r3, r3, #7
}
 8000bda:	4618      	mov	r0, r3
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be2:	4770      	bx	lr
 8000be4:	e000ed00 	.word	0xe000ed00

08000be8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000be8:	b480      	push	{r7}
 8000bea:	b083      	sub	sp, #12
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	4603      	mov	r3, r0
 8000bf0:	6039      	str	r1, [r7, #0]
 8000bf2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bf4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	db0a      	blt.n	8000c12 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bfc:	683b      	ldr	r3, [r7, #0]
 8000bfe:	b2da      	uxtb	r2, r3
 8000c00:	490c      	ldr	r1, [pc, #48]	; (8000c34 <__NVIC_SetPriority+0x4c>)
 8000c02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c06:	0112      	lsls	r2, r2, #4
 8000c08:	b2d2      	uxtb	r2, r2
 8000c0a:	440b      	add	r3, r1
 8000c0c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c10:	e00a      	b.n	8000c28 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c12:	683b      	ldr	r3, [r7, #0]
 8000c14:	b2da      	uxtb	r2, r3
 8000c16:	4908      	ldr	r1, [pc, #32]	; (8000c38 <__NVIC_SetPriority+0x50>)
 8000c18:	79fb      	ldrb	r3, [r7, #7]
 8000c1a:	f003 030f 	and.w	r3, r3, #15
 8000c1e:	3b04      	subs	r3, #4
 8000c20:	0112      	lsls	r2, r2, #4
 8000c22:	b2d2      	uxtb	r2, r2
 8000c24:	440b      	add	r3, r1
 8000c26:	761a      	strb	r2, [r3, #24]
}
 8000c28:	bf00      	nop
 8000c2a:	370c      	adds	r7, #12
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c32:	4770      	bx	lr
 8000c34:	e000e100 	.word	0xe000e100
 8000c38:	e000ed00 	.word	0xe000ed00

08000c3c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	b089      	sub	sp, #36	; 0x24
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	60f8      	str	r0, [r7, #12]
 8000c44:	60b9      	str	r1, [r7, #8]
 8000c46:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c48:	68fb      	ldr	r3, [r7, #12]
 8000c4a:	f003 0307 	and.w	r3, r3, #7
 8000c4e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c50:	69fb      	ldr	r3, [r7, #28]
 8000c52:	f1c3 0307 	rsb	r3, r3, #7
 8000c56:	2b04      	cmp	r3, #4
 8000c58:	bf28      	it	cs
 8000c5a:	2304      	movcs	r3, #4
 8000c5c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c5e:	69fb      	ldr	r3, [r7, #28]
 8000c60:	3304      	adds	r3, #4
 8000c62:	2b06      	cmp	r3, #6
 8000c64:	d902      	bls.n	8000c6c <NVIC_EncodePriority+0x30>
 8000c66:	69fb      	ldr	r3, [r7, #28]
 8000c68:	3b03      	subs	r3, #3
 8000c6a:	e000      	b.n	8000c6e <NVIC_EncodePriority+0x32>
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c70:	f04f 32ff 	mov.w	r2, #4294967295
 8000c74:	69bb      	ldr	r3, [r7, #24]
 8000c76:	fa02 f303 	lsl.w	r3, r2, r3
 8000c7a:	43da      	mvns	r2, r3
 8000c7c:	68bb      	ldr	r3, [r7, #8]
 8000c7e:	401a      	ands	r2, r3
 8000c80:	697b      	ldr	r3, [r7, #20]
 8000c82:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c84:	f04f 31ff 	mov.w	r1, #4294967295
 8000c88:	697b      	ldr	r3, [r7, #20]
 8000c8a:	fa01 f303 	lsl.w	r3, r1, r3
 8000c8e:	43d9      	mvns	r1, r3
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c94:	4313      	orrs	r3, r2
         );
}
 8000c96:	4618      	mov	r0, r3
 8000c98:	3724      	adds	r7, #36	; 0x24
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca0:	4770      	bx	lr
	...

08000ca4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b082      	sub	sp, #8
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	3b01      	subs	r3, #1
 8000cb0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000cb4:	d301      	bcc.n	8000cba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000cb6:	2301      	movs	r3, #1
 8000cb8:	e00f      	b.n	8000cda <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000cba:	4a0a      	ldr	r2, [pc, #40]	; (8000ce4 <SysTick_Config+0x40>)
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	3b01      	subs	r3, #1
 8000cc0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000cc2:	210f      	movs	r1, #15
 8000cc4:	f04f 30ff 	mov.w	r0, #4294967295
 8000cc8:	f7ff ff8e 	bl	8000be8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ccc:	4b05      	ldr	r3, [pc, #20]	; (8000ce4 <SysTick_Config+0x40>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000cd2:	4b04      	ldr	r3, [pc, #16]	; (8000ce4 <SysTick_Config+0x40>)
 8000cd4:	2207      	movs	r2, #7
 8000cd6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000cd8:	2300      	movs	r3, #0
}
 8000cda:	4618      	mov	r0, r3
 8000cdc:	3708      	adds	r7, #8
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd80      	pop	{r7, pc}
 8000ce2:	bf00      	nop
 8000ce4:	e000e010 	.word	0xe000e010

08000ce8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b082      	sub	sp, #8
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000cf0:	6878      	ldr	r0, [r7, #4]
 8000cf2:	f7ff ff47 	bl	8000b84 <__NVIC_SetPriorityGrouping>
}
 8000cf6:	bf00      	nop
 8000cf8:	3708      	adds	r7, #8
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}

08000cfe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cfe:	b580      	push	{r7, lr}
 8000d00:	b086      	sub	sp, #24
 8000d02:	af00      	add	r7, sp, #0
 8000d04:	4603      	mov	r3, r0
 8000d06:	60b9      	str	r1, [r7, #8]
 8000d08:	607a      	str	r2, [r7, #4]
 8000d0a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000d10:	f7ff ff5c 	bl	8000bcc <__NVIC_GetPriorityGrouping>
 8000d14:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d16:	687a      	ldr	r2, [r7, #4]
 8000d18:	68b9      	ldr	r1, [r7, #8]
 8000d1a:	6978      	ldr	r0, [r7, #20]
 8000d1c:	f7ff ff8e 	bl	8000c3c <NVIC_EncodePriority>
 8000d20:	4602      	mov	r2, r0
 8000d22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d26:	4611      	mov	r1, r2
 8000d28:	4618      	mov	r0, r3
 8000d2a:	f7ff ff5d 	bl	8000be8 <__NVIC_SetPriority>
}
 8000d2e:	bf00      	nop
 8000d30:	3718      	adds	r7, #24
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}

08000d36 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d36:	b580      	push	{r7, lr}
 8000d38:	b082      	sub	sp, #8
 8000d3a:	af00      	add	r7, sp, #0
 8000d3c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d3e:	6878      	ldr	r0, [r7, #4]
 8000d40:	f7ff ffb0 	bl	8000ca4 <SysTick_Config>
 8000d44:	4603      	mov	r3, r0
}
 8000d46:	4618      	mov	r0, r3
 8000d48:	3708      	adds	r7, #8
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bd80      	pop	{r7, pc}
	...

08000d50 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d50:	b480      	push	{r7}
 8000d52:	b087      	sub	sp, #28
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
 8000d58:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d5e:	e14e      	b.n	8000ffe <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000d60:	683b      	ldr	r3, [r7, #0]
 8000d62:	681a      	ldr	r2, [r3, #0]
 8000d64:	2101      	movs	r1, #1
 8000d66:	697b      	ldr	r3, [r7, #20]
 8000d68:	fa01 f303 	lsl.w	r3, r1, r3
 8000d6c:	4013      	ands	r3, r2
 8000d6e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000d70:	68fb      	ldr	r3, [r7, #12]
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	f000 8140 	beq.w	8000ff8 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000d78:	683b      	ldr	r3, [r7, #0]
 8000d7a:	685b      	ldr	r3, [r3, #4]
 8000d7c:	f003 0303 	and.w	r3, r3, #3
 8000d80:	2b01      	cmp	r3, #1
 8000d82:	d005      	beq.n	8000d90 <HAL_GPIO_Init+0x40>
 8000d84:	683b      	ldr	r3, [r7, #0]
 8000d86:	685b      	ldr	r3, [r3, #4]
 8000d88:	f003 0303 	and.w	r3, r3, #3
 8000d8c:	2b02      	cmp	r3, #2
 8000d8e:	d130      	bne.n	8000df2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	689b      	ldr	r3, [r3, #8]
 8000d94:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000d96:	697b      	ldr	r3, [r7, #20]
 8000d98:	005b      	lsls	r3, r3, #1
 8000d9a:	2203      	movs	r2, #3
 8000d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000da0:	43db      	mvns	r3, r3
 8000da2:	693a      	ldr	r2, [r7, #16]
 8000da4:	4013      	ands	r3, r2
 8000da6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	68da      	ldr	r2, [r3, #12]
 8000dac:	697b      	ldr	r3, [r7, #20]
 8000dae:	005b      	lsls	r3, r3, #1
 8000db0:	fa02 f303 	lsl.w	r3, r2, r3
 8000db4:	693a      	ldr	r2, [r7, #16]
 8000db6:	4313      	orrs	r3, r2
 8000db8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	693a      	ldr	r2, [r7, #16]
 8000dbe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	685b      	ldr	r3, [r3, #4]
 8000dc4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000dc6:	2201      	movs	r2, #1
 8000dc8:	697b      	ldr	r3, [r7, #20]
 8000dca:	fa02 f303 	lsl.w	r3, r2, r3
 8000dce:	43db      	mvns	r3, r3
 8000dd0:	693a      	ldr	r2, [r7, #16]
 8000dd2:	4013      	ands	r3, r2
 8000dd4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000dd6:	683b      	ldr	r3, [r7, #0]
 8000dd8:	685b      	ldr	r3, [r3, #4]
 8000dda:	091b      	lsrs	r3, r3, #4
 8000ddc:	f003 0201 	and.w	r2, r3, #1
 8000de0:	697b      	ldr	r3, [r7, #20]
 8000de2:	fa02 f303 	lsl.w	r3, r2, r3
 8000de6:	693a      	ldr	r2, [r7, #16]
 8000de8:	4313      	orrs	r3, r2
 8000dea:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	693a      	ldr	r2, [r7, #16]
 8000df0:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000df2:	683b      	ldr	r3, [r7, #0]
 8000df4:	685b      	ldr	r3, [r3, #4]
 8000df6:	f003 0303 	and.w	r3, r3, #3
 8000dfa:	2b03      	cmp	r3, #3
 8000dfc:	d017      	beq.n	8000e2e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	68db      	ldr	r3, [r3, #12]
 8000e02:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000e04:	697b      	ldr	r3, [r7, #20]
 8000e06:	005b      	lsls	r3, r3, #1
 8000e08:	2203      	movs	r2, #3
 8000e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e0e:	43db      	mvns	r3, r3
 8000e10:	693a      	ldr	r2, [r7, #16]
 8000e12:	4013      	ands	r3, r2
 8000e14:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e16:	683b      	ldr	r3, [r7, #0]
 8000e18:	689a      	ldr	r2, [r3, #8]
 8000e1a:	697b      	ldr	r3, [r7, #20]
 8000e1c:	005b      	lsls	r3, r3, #1
 8000e1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e22:	693a      	ldr	r2, [r7, #16]
 8000e24:	4313      	orrs	r3, r2
 8000e26:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	693a      	ldr	r2, [r7, #16]
 8000e2c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e2e:	683b      	ldr	r3, [r7, #0]
 8000e30:	685b      	ldr	r3, [r3, #4]
 8000e32:	f003 0303 	and.w	r3, r3, #3
 8000e36:	2b02      	cmp	r3, #2
 8000e38:	d123      	bne.n	8000e82 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000e3a:	697b      	ldr	r3, [r7, #20]
 8000e3c:	08da      	lsrs	r2, r3, #3
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	3208      	adds	r2, #8
 8000e42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e46:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000e48:	697b      	ldr	r3, [r7, #20]
 8000e4a:	f003 0307 	and.w	r3, r3, #7
 8000e4e:	009b      	lsls	r3, r3, #2
 8000e50:	220f      	movs	r2, #15
 8000e52:	fa02 f303 	lsl.w	r3, r2, r3
 8000e56:	43db      	mvns	r3, r3
 8000e58:	693a      	ldr	r2, [r7, #16]
 8000e5a:	4013      	ands	r3, r2
 8000e5c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000e5e:	683b      	ldr	r3, [r7, #0]
 8000e60:	691a      	ldr	r2, [r3, #16]
 8000e62:	697b      	ldr	r3, [r7, #20]
 8000e64:	f003 0307 	and.w	r3, r3, #7
 8000e68:	009b      	lsls	r3, r3, #2
 8000e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e6e:	693a      	ldr	r2, [r7, #16]
 8000e70:	4313      	orrs	r3, r2
 8000e72:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000e74:	697b      	ldr	r3, [r7, #20]
 8000e76:	08da      	lsrs	r2, r3, #3
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	3208      	adds	r2, #8
 8000e7c:	6939      	ldr	r1, [r7, #16]
 8000e7e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000e88:	697b      	ldr	r3, [r7, #20]
 8000e8a:	005b      	lsls	r3, r3, #1
 8000e8c:	2203      	movs	r2, #3
 8000e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e92:	43db      	mvns	r3, r3
 8000e94:	693a      	ldr	r2, [r7, #16]
 8000e96:	4013      	ands	r3, r2
 8000e98:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000e9a:	683b      	ldr	r3, [r7, #0]
 8000e9c:	685b      	ldr	r3, [r3, #4]
 8000e9e:	f003 0203 	and.w	r2, r3, #3
 8000ea2:	697b      	ldr	r3, [r7, #20]
 8000ea4:	005b      	lsls	r3, r3, #1
 8000ea6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eaa:	693a      	ldr	r2, [r7, #16]
 8000eac:	4313      	orrs	r3, r2
 8000eae:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	693a      	ldr	r2, [r7, #16]
 8000eb4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000eb6:	683b      	ldr	r3, [r7, #0]
 8000eb8:	685b      	ldr	r3, [r3, #4]
 8000eba:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	f000 809a 	beq.w	8000ff8 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ec4:	4b55      	ldr	r3, [pc, #340]	; (800101c <HAL_GPIO_Init+0x2cc>)
 8000ec6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ec8:	4a54      	ldr	r2, [pc, #336]	; (800101c <HAL_GPIO_Init+0x2cc>)
 8000eca:	f043 0301 	orr.w	r3, r3, #1
 8000ece:	6613      	str	r3, [r2, #96]	; 0x60
 8000ed0:	4b52      	ldr	r3, [pc, #328]	; (800101c <HAL_GPIO_Init+0x2cc>)
 8000ed2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ed4:	f003 0301 	and.w	r3, r3, #1
 8000ed8:	60bb      	str	r3, [r7, #8]
 8000eda:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000edc:	4a50      	ldr	r2, [pc, #320]	; (8001020 <HAL_GPIO_Init+0x2d0>)
 8000ede:	697b      	ldr	r3, [r7, #20]
 8000ee0:	089b      	lsrs	r3, r3, #2
 8000ee2:	3302      	adds	r3, #2
 8000ee4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ee8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000eea:	697b      	ldr	r3, [r7, #20]
 8000eec:	f003 0303 	and.w	r3, r3, #3
 8000ef0:	009b      	lsls	r3, r3, #2
 8000ef2:	220f      	movs	r2, #15
 8000ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef8:	43db      	mvns	r3, r3
 8000efa:	693a      	ldr	r2, [r7, #16]
 8000efc:	4013      	ands	r3, r2
 8000efe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000f06:	d013      	beq.n	8000f30 <HAL_GPIO_Init+0x1e0>
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	4a46      	ldr	r2, [pc, #280]	; (8001024 <HAL_GPIO_Init+0x2d4>)
 8000f0c:	4293      	cmp	r3, r2
 8000f0e:	d00d      	beq.n	8000f2c <HAL_GPIO_Init+0x1dc>
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	4a45      	ldr	r2, [pc, #276]	; (8001028 <HAL_GPIO_Init+0x2d8>)
 8000f14:	4293      	cmp	r3, r2
 8000f16:	d007      	beq.n	8000f28 <HAL_GPIO_Init+0x1d8>
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	4a44      	ldr	r2, [pc, #272]	; (800102c <HAL_GPIO_Init+0x2dc>)
 8000f1c:	4293      	cmp	r3, r2
 8000f1e:	d101      	bne.n	8000f24 <HAL_GPIO_Init+0x1d4>
 8000f20:	2303      	movs	r3, #3
 8000f22:	e006      	b.n	8000f32 <HAL_GPIO_Init+0x1e2>
 8000f24:	2307      	movs	r3, #7
 8000f26:	e004      	b.n	8000f32 <HAL_GPIO_Init+0x1e2>
 8000f28:	2302      	movs	r3, #2
 8000f2a:	e002      	b.n	8000f32 <HAL_GPIO_Init+0x1e2>
 8000f2c:	2301      	movs	r3, #1
 8000f2e:	e000      	b.n	8000f32 <HAL_GPIO_Init+0x1e2>
 8000f30:	2300      	movs	r3, #0
 8000f32:	697a      	ldr	r2, [r7, #20]
 8000f34:	f002 0203 	and.w	r2, r2, #3
 8000f38:	0092      	lsls	r2, r2, #2
 8000f3a:	4093      	lsls	r3, r2
 8000f3c:	693a      	ldr	r2, [r7, #16]
 8000f3e:	4313      	orrs	r3, r2
 8000f40:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000f42:	4937      	ldr	r1, [pc, #220]	; (8001020 <HAL_GPIO_Init+0x2d0>)
 8000f44:	697b      	ldr	r3, [r7, #20]
 8000f46:	089b      	lsrs	r3, r3, #2
 8000f48:	3302      	adds	r3, #2
 8000f4a:	693a      	ldr	r2, [r7, #16]
 8000f4c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000f50:	4b37      	ldr	r3, [pc, #220]	; (8001030 <HAL_GPIO_Init+0x2e0>)
 8000f52:	689b      	ldr	r3, [r3, #8]
 8000f54:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f56:	68fb      	ldr	r3, [r7, #12]
 8000f58:	43db      	mvns	r3, r3
 8000f5a:	693a      	ldr	r2, [r7, #16]
 8000f5c:	4013      	ands	r3, r2
 8000f5e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000f60:	683b      	ldr	r3, [r7, #0]
 8000f62:	685b      	ldr	r3, [r3, #4]
 8000f64:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d003      	beq.n	8000f74 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8000f6c:	693a      	ldr	r2, [r7, #16]
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	4313      	orrs	r3, r2
 8000f72:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000f74:	4a2e      	ldr	r2, [pc, #184]	; (8001030 <HAL_GPIO_Init+0x2e0>)
 8000f76:	693b      	ldr	r3, [r7, #16]
 8000f78:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000f7a:	4b2d      	ldr	r3, [pc, #180]	; (8001030 <HAL_GPIO_Init+0x2e0>)
 8000f7c:	68db      	ldr	r3, [r3, #12]
 8000f7e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	43db      	mvns	r3, r3
 8000f84:	693a      	ldr	r2, [r7, #16]
 8000f86:	4013      	ands	r3, r2
 8000f88:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000f8a:	683b      	ldr	r3, [r7, #0]
 8000f8c:	685b      	ldr	r3, [r3, #4]
 8000f8e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d003      	beq.n	8000f9e <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8000f96:	693a      	ldr	r2, [r7, #16]
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	4313      	orrs	r3, r2
 8000f9c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000f9e:	4a24      	ldr	r2, [pc, #144]	; (8001030 <HAL_GPIO_Init+0x2e0>)
 8000fa0:	693b      	ldr	r3, [r7, #16]
 8000fa2:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000fa4:	4b22      	ldr	r3, [pc, #136]	; (8001030 <HAL_GPIO_Init+0x2e0>)
 8000fa6:	685b      	ldr	r3, [r3, #4]
 8000fa8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	43db      	mvns	r3, r3
 8000fae:	693a      	ldr	r2, [r7, #16]
 8000fb0:	4013      	ands	r3, r2
 8000fb2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000fb4:	683b      	ldr	r3, [r7, #0]
 8000fb6:	685b      	ldr	r3, [r3, #4]
 8000fb8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d003      	beq.n	8000fc8 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8000fc0:	693a      	ldr	r2, [r7, #16]
 8000fc2:	68fb      	ldr	r3, [r7, #12]
 8000fc4:	4313      	orrs	r3, r2
 8000fc6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000fc8:	4a19      	ldr	r2, [pc, #100]	; (8001030 <HAL_GPIO_Init+0x2e0>)
 8000fca:	693b      	ldr	r3, [r7, #16]
 8000fcc:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8000fce:	4b18      	ldr	r3, [pc, #96]	; (8001030 <HAL_GPIO_Init+0x2e0>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fd4:	68fb      	ldr	r3, [r7, #12]
 8000fd6:	43db      	mvns	r3, r3
 8000fd8:	693a      	ldr	r2, [r7, #16]
 8000fda:	4013      	ands	r3, r2
 8000fdc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000fde:	683b      	ldr	r3, [r7, #0]
 8000fe0:	685b      	ldr	r3, [r3, #4]
 8000fe2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d003      	beq.n	8000ff2 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8000fea:	693a      	ldr	r2, [r7, #16]
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	4313      	orrs	r3, r2
 8000ff0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000ff2:	4a0f      	ldr	r2, [pc, #60]	; (8001030 <HAL_GPIO_Init+0x2e0>)
 8000ff4:	693b      	ldr	r3, [r7, #16]
 8000ff6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000ff8:	697b      	ldr	r3, [r7, #20]
 8000ffa:	3301      	adds	r3, #1
 8000ffc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ffe:	683b      	ldr	r3, [r7, #0]
 8001000:	681a      	ldr	r2, [r3, #0]
 8001002:	697b      	ldr	r3, [r7, #20]
 8001004:	fa22 f303 	lsr.w	r3, r2, r3
 8001008:	2b00      	cmp	r3, #0
 800100a:	f47f aea9 	bne.w	8000d60 <HAL_GPIO_Init+0x10>
  }
}
 800100e:	bf00      	nop
 8001010:	bf00      	nop
 8001012:	371c      	adds	r7, #28
 8001014:	46bd      	mov	sp, r7
 8001016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101a:	4770      	bx	lr
 800101c:	40021000 	.word	0x40021000
 8001020:	40010000 	.word	0x40010000
 8001024:	48000400 	.word	0x48000400
 8001028:	48000800 	.word	0x48000800
 800102c:	48000c00 	.word	0x48000c00
 8001030:	40010400 	.word	0x40010400

08001034 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001034:	b480      	push	{r7}
 8001036:	b083      	sub	sp, #12
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
 800103c:	460b      	mov	r3, r1
 800103e:	807b      	strh	r3, [r7, #2]
 8001040:	4613      	mov	r3, r2
 8001042:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001044:	787b      	ldrb	r3, [r7, #1]
 8001046:	2b00      	cmp	r3, #0
 8001048:	d003      	beq.n	8001052 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800104a:	887a      	ldrh	r2, [r7, #2]
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001050:	e002      	b.n	8001058 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001052:	887a      	ldrh	r2, [r7, #2]
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001058:	bf00      	nop
 800105a:	370c      	adds	r7, #12
 800105c:	46bd      	mov	sp, r7
 800105e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001062:	4770      	bx	lr

08001064 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001064:	b480      	push	{r7}
 8001066:	b085      	sub	sp, #20
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
 800106c:	460b      	mov	r3, r1
 800106e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	695b      	ldr	r3, [r3, #20]
 8001074:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001076:	887a      	ldrh	r2, [r7, #2]
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	4013      	ands	r3, r2
 800107c:	041a      	lsls	r2, r3, #16
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	43d9      	mvns	r1, r3
 8001082:	887b      	ldrh	r3, [r7, #2]
 8001084:	400b      	ands	r3, r1
 8001086:	431a      	orrs	r2, r3
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	619a      	str	r2, [r3, #24]
}
 800108c:	bf00      	nop
 800108e:	3714      	adds	r7, #20
 8001090:	46bd      	mov	sp, r7
 8001092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001096:	4770      	bx	lr

08001098 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001098:	b480      	push	{r7}
 800109a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800109c:	4b04      	ldr	r3, [pc, #16]	; (80010b0 <HAL_PWREx_GetVoltageRange+0x18>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80010a4:	4618      	mov	r0, r3
 80010a6:	46bd      	mov	sp, r7
 80010a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ac:	4770      	bx	lr
 80010ae:	bf00      	nop
 80010b0:	40007000 	.word	0x40007000

080010b4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80010b4:	b480      	push	{r7}
 80010b6:	b085      	sub	sp, #20
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80010c2:	d130      	bne.n	8001126 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80010c4:	4b23      	ldr	r3, [pc, #140]	; (8001154 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80010cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80010d0:	d038      	beq.n	8001144 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80010d2:	4b20      	ldr	r3, [pc, #128]	; (8001154 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80010da:	4a1e      	ldr	r2, [pc, #120]	; (8001154 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80010dc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80010e0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80010e2:	4b1d      	ldr	r3, [pc, #116]	; (8001158 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	2232      	movs	r2, #50	; 0x32
 80010e8:	fb02 f303 	mul.w	r3, r2, r3
 80010ec:	4a1b      	ldr	r2, [pc, #108]	; (800115c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80010ee:	fba2 2303 	umull	r2, r3, r2, r3
 80010f2:	0c9b      	lsrs	r3, r3, #18
 80010f4:	3301      	adds	r3, #1
 80010f6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80010f8:	e002      	b.n	8001100 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	3b01      	subs	r3, #1
 80010fe:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001100:	4b14      	ldr	r3, [pc, #80]	; (8001154 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001102:	695b      	ldr	r3, [r3, #20]
 8001104:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001108:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800110c:	d102      	bne.n	8001114 <HAL_PWREx_ControlVoltageScaling+0x60>
 800110e:	68fb      	ldr	r3, [r7, #12]
 8001110:	2b00      	cmp	r3, #0
 8001112:	d1f2      	bne.n	80010fa <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001114:	4b0f      	ldr	r3, [pc, #60]	; (8001154 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001116:	695b      	ldr	r3, [r3, #20]
 8001118:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800111c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001120:	d110      	bne.n	8001144 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001122:	2303      	movs	r3, #3
 8001124:	e00f      	b.n	8001146 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001126:	4b0b      	ldr	r3, [pc, #44]	; (8001154 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800112e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001132:	d007      	beq.n	8001144 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001134:	4b07      	ldr	r3, [pc, #28]	; (8001154 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800113c:	4a05      	ldr	r2, [pc, #20]	; (8001154 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800113e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001142:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001144:	2300      	movs	r3, #0
}
 8001146:	4618      	mov	r0, r3
 8001148:	3714      	adds	r7, #20
 800114a:	46bd      	mov	sp, r7
 800114c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001150:	4770      	bx	lr
 8001152:	bf00      	nop
 8001154:	40007000 	.word	0x40007000
 8001158:	20000000 	.word	0x20000000
 800115c:	431bde83 	.word	0x431bde83

08001160 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b08a      	sub	sp, #40	; 0x28
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	2b00      	cmp	r3, #0
 800116c:	d102      	bne.n	8001174 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800116e:	2301      	movs	r3, #1
 8001170:	f000 bc4f 	b.w	8001a12 <HAL_RCC_OscConfig+0x8b2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001174:	4b97      	ldr	r3, [pc, #604]	; (80013d4 <HAL_RCC_OscConfig+0x274>)
 8001176:	689b      	ldr	r3, [r3, #8]
 8001178:	f003 030c 	and.w	r3, r3, #12
 800117c:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800117e:	4b95      	ldr	r3, [pc, #596]	; (80013d4 <HAL_RCC_OscConfig+0x274>)
 8001180:	68db      	ldr	r3, [r3, #12]
 8001182:	f003 0303 	and.w	r3, r3, #3
 8001186:	61fb      	str	r3, [r7, #28]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	f003 0310 	and.w	r3, r3, #16
 8001190:	2b00      	cmp	r3, #0
 8001192:	f000 80e6 	beq.w	8001362 <HAL_RCC_OscConfig+0x202>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001196:	6a3b      	ldr	r3, [r7, #32]
 8001198:	2b00      	cmp	r3, #0
 800119a:	d007      	beq.n	80011ac <HAL_RCC_OscConfig+0x4c>
 800119c:	6a3b      	ldr	r3, [r7, #32]
 800119e:	2b0c      	cmp	r3, #12
 80011a0:	f040 808d 	bne.w	80012be <HAL_RCC_OscConfig+0x15e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80011a4:	69fb      	ldr	r3, [r7, #28]
 80011a6:	2b01      	cmp	r3, #1
 80011a8:	f040 8089 	bne.w	80012be <HAL_RCC_OscConfig+0x15e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80011ac:	4b89      	ldr	r3, [pc, #548]	; (80013d4 <HAL_RCC_OscConfig+0x274>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	f003 0302 	and.w	r3, r3, #2
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d006      	beq.n	80011c6 <HAL_RCC_OscConfig+0x66>
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	69db      	ldr	r3, [r3, #28]
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d102      	bne.n	80011c6 <HAL_RCC_OscConfig+0x66>
      {
        return HAL_ERROR;
 80011c0:	2301      	movs	r3, #1
 80011c2:	f000 bc26 	b.w	8001a12 <HAL_RCC_OscConfig+0x8b2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80011ca:	4b82      	ldr	r3, [pc, #520]	; (80013d4 <HAL_RCC_OscConfig+0x274>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	f003 0308 	and.w	r3, r3, #8
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d004      	beq.n	80011e0 <HAL_RCC_OscConfig+0x80>
 80011d6:	4b7f      	ldr	r3, [pc, #508]	; (80013d4 <HAL_RCC_OscConfig+0x274>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80011de:	e005      	b.n	80011ec <HAL_RCC_OscConfig+0x8c>
 80011e0:	4b7c      	ldr	r3, [pc, #496]	; (80013d4 <HAL_RCC_OscConfig+0x274>)
 80011e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80011e6:	091b      	lsrs	r3, r3, #4
 80011e8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80011ec:	4293      	cmp	r3, r2
 80011ee:	d224      	bcs.n	800123a <HAL_RCC_OscConfig+0xda>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011f4:	4618      	mov	r0, r3
 80011f6:	f000 fda1 	bl	8001d3c <RCC_SetFlashLatencyFromMSIRange>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d002      	beq.n	8001206 <HAL_RCC_OscConfig+0xa6>
          {
            return HAL_ERROR;
 8001200:	2301      	movs	r3, #1
 8001202:	f000 bc06 	b.w	8001a12 <HAL_RCC_OscConfig+0x8b2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001206:	4b73      	ldr	r3, [pc, #460]	; (80013d4 <HAL_RCC_OscConfig+0x274>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	4a72      	ldr	r2, [pc, #456]	; (80013d4 <HAL_RCC_OscConfig+0x274>)
 800120c:	f043 0308 	orr.w	r3, r3, #8
 8001210:	6013      	str	r3, [r2, #0]
 8001212:	4b70      	ldr	r3, [pc, #448]	; (80013d4 <HAL_RCC_OscConfig+0x274>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800121e:	496d      	ldr	r1, [pc, #436]	; (80013d4 <HAL_RCC_OscConfig+0x274>)
 8001220:	4313      	orrs	r3, r2
 8001222:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001224:	4b6b      	ldr	r3, [pc, #428]	; (80013d4 <HAL_RCC_OscConfig+0x274>)
 8001226:	685b      	ldr	r3, [r3, #4]
 8001228:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	6a1b      	ldr	r3, [r3, #32]
 8001230:	021b      	lsls	r3, r3, #8
 8001232:	4968      	ldr	r1, [pc, #416]	; (80013d4 <HAL_RCC_OscConfig+0x274>)
 8001234:	4313      	orrs	r3, r2
 8001236:	604b      	str	r3, [r1, #4]
 8001238:	e025      	b.n	8001286 <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800123a:	4b66      	ldr	r3, [pc, #408]	; (80013d4 <HAL_RCC_OscConfig+0x274>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	4a65      	ldr	r2, [pc, #404]	; (80013d4 <HAL_RCC_OscConfig+0x274>)
 8001240:	f043 0308 	orr.w	r3, r3, #8
 8001244:	6013      	str	r3, [r2, #0]
 8001246:	4b63      	ldr	r3, [pc, #396]	; (80013d4 <HAL_RCC_OscConfig+0x274>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001252:	4960      	ldr	r1, [pc, #384]	; (80013d4 <HAL_RCC_OscConfig+0x274>)
 8001254:	4313      	orrs	r3, r2
 8001256:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001258:	4b5e      	ldr	r3, [pc, #376]	; (80013d4 <HAL_RCC_OscConfig+0x274>)
 800125a:	685b      	ldr	r3, [r3, #4]
 800125c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	6a1b      	ldr	r3, [r3, #32]
 8001264:	021b      	lsls	r3, r3, #8
 8001266:	495b      	ldr	r1, [pc, #364]	; (80013d4 <HAL_RCC_OscConfig+0x274>)
 8001268:	4313      	orrs	r3, r2
 800126a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800126c:	6a3b      	ldr	r3, [r7, #32]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d109      	bne.n	8001286 <HAL_RCC_OscConfig+0x126>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001276:	4618      	mov	r0, r3
 8001278:	f000 fd60 	bl	8001d3c <RCC_SetFlashLatencyFromMSIRange>
 800127c:	4603      	mov	r3, r0
 800127e:	2b00      	cmp	r3, #0
 8001280:	d001      	beq.n	8001286 <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 8001282:	2301      	movs	r3, #1
 8001284:	e3c5      	b.n	8001a12 <HAL_RCC_OscConfig+0x8b2>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001286:	f000 fccd 	bl	8001c24 <HAL_RCC_GetSysClockFreq>
 800128a:	4602      	mov	r2, r0
 800128c:	4b51      	ldr	r3, [pc, #324]	; (80013d4 <HAL_RCC_OscConfig+0x274>)
 800128e:	689b      	ldr	r3, [r3, #8]
 8001290:	091b      	lsrs	r3, r3, #4
 8001292:	f003 030f 	and.w	r3, r3, #15
 8001296:	4950      	ldr	r1, [pc, #320]	; (80013d8 <HAL_RCC_OscConfig+0x278>)
 8001298:	5ccb      	ldrb	r3, [r1, r3]
 800129a:	f003 031f 	and.w	r3, r3, #31
 800129e:	fa22 f303 	lsr.w	r3, r2, r3
 80012a2:	4a4e      	ldr	r2, [pc, #312]	; (80013dc <HAL_RCC_OscConfig+0x27c>)
 80012a4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80012a6:	4b4e      	ldr	r3, [pc, #312]	; (80013e0 <HAL_RCC_OscConfig+0x280>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	4618      	mov	r0, r3
 80012ac:	f7ff fbea 	bl	8000a84 <HAL_InitTick>
 80012b0:	4603      	mov	r3, r0
 80012b2:	75fb      	strb	r3, [r7, #23]
        if(status != HAL_OK)
 80012b4:	7dfb      	ldrb	r3, [r7, #23]
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d052      	beq.n	8001360 <HAL_RCC_OscConfig+0x200>
        {
          return status;
 80012ba:	7dfb      	ldrb	r3, [r7, #23]
 80012bc:	e3a9      	b.n	8001a12 <HAL_RCC_OscConfig+0x8b2>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	69db      	ldr	r3, [r3, #28]
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d032      	beq.n	800132c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80012c6:	4b43      	ldr	r3, [pc, #268]	; (80013d4 <HAL_RCC_OscConfig+0x274>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	4a42      	ldr	r2, [pc, #264]	; (80013d4 <HAL_RCC_OscConfig+0x274>)
 80012cc:	f043 0301 	orr.w	r3, r3, #1
 80012d0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80012d2:	f7ff fc27 	bl	8000b24 <HAL_GetTick>
 80012d6:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80012d8:	e008      	b.n	80012ec <HAL_RCC_OscConfig+0x18c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80012da:	f7ff fc23 	bl	8000b24 <HAL_GetTick>
 80012de:	4602      	mov	r2, r0
 80012e0:	69bb      	ldr	r3, [r7, #24]
 80012e2:	1ad3      	subs	r3, r2, r3
 80012e4:	2b02      	cmp	r3, #2
 80012e6:	d901      	bls.n	80012ec <HAL_RCC_OscConfig+0x18c>
          {
            return HAL_TIMEOUT;
 80012e8:	2303      	movs	r3, #3
 80012ea:	e392      	b.n	8001a12 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80012ec:	4b39      	ldr	r3, [pc, #228]	; (80013d4 <HAL_RCC_OscConfig+0x274>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	f003 0302 	and.w	r3, r3, #2
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d0f0      	beq.n	80012da <HAL_RCC_OscConfig+0x17a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80012f8:	4b36      	ldr	r3, [pc, #216]	; (80013d4 <HAL_RCC_OscConfig+0x274>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	4a35      	ldr	r2, [pc, #212]	; (80013d4 <HAL_RCC_OscConfig+0x274>)
 80012fe:	f043 0308 	orr.w	r3, r3, #8
 8001302:	6013      	str	r3, [r2, #0]
 8001304:	4b33      	ldr	r3, [pc, #204]	; (80013d4 <HAL_RCC_OscConfig+0x274>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001310:	4930      	ldr	r1, [pc, #192]	; (80013d4 <HAL_RCC_OscConfig+0x274>)
 8001312:	4313      	orrs	r3, r2
 8001314:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001316:	4b2f      	ldr	r3, [pc, #188]	; (80013d4 <HAL_RCC_OscConfig+0x274>)
 8001318:	685b      	ldr	r3, [r3, #4]
 800131a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	6a1b      	ldr	r3, [r3, #32]
 8001322:	021b      	lsls	r3, r3, #8
 8001324:	492b      	ldr	r1, [pc, #172]	; (80013d4 <HAL_RCC_OscConfig+0x274>)
 8001326:	4313      	orrs	r3, r2
 8001328:	604b      	str	r3, [r1, #4]
 800132a:	e01a      	b.n	8001362 <HAL_RCC_OscConfig+0x202>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800132c:	4b29      	ldr	r3, [pc, #164]	; (80013d4 <HAL_RCC_OscConfig+0x274>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	4a28      	ldr	r2, [pc, #160]	; (80013d4 <HAL_RCC_OscConfig+0x274>)
 8001332:	f023 0301 	bic.w	r3, r3, #1
 8001336:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001338:	f7ff fbf4 	bl	8000b24 <HAL_GetTick>
 800133c:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800133e:	e008      	b.n	8001352 <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001340:	f7ff fbf0 	bl	8000b24 <HAL_GetTick>
 8001344:	4602      	mov	r2, r0
 8001346:	69bb      	ldr	r3, [r7, #24]
 8001348:	1ad3      	subs	r3, r2, r3
 800134a:	2b02      	cmp	r3, #2
 800134c:	d901      	bls.n	8001352 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800134e:	2303      	movs	r3, #3
 8001350:	e35f      	b.n	8001a12 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001352:	4b20      	ldr	r3, [pc, #128]	; (80013d4 <HAL_RCC_OscConfig+0x274>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	f003 0302 	and.w	r3, r3, #2
 800135a:	2b00      	cmp	r3, #0
 800135c:	d1f0      	bne.n	8001340 <HAL_RCC_OscConfig+0x1e0>
 800135e:	e000      	b.n	8001362 <HAL_RCC_OscConfig+0x202>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001360:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	f003 0301 	and.w	r3, r3, #1
 800136a:	2b00      	cmp	r3, #0
 800136c:	d073      	beq.n	8001456 <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800136e:	6a3b      	ldr	r3, [r7, #32]
 8001370:	2b08      	cmp	r3, #8
 8001372:	d005      	beq.n	8001380 <HAL_RCC_OscConfig+0x220>
 8001374:	6a3b      	ldr	r3, [r7, #32]
 8001376:	2b0c      	cmp	r3, #12
 8001378:	d10e      	bne.n	8001398 <HAL_RCC_OscConfig+0x238>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800137a:	69fb      	ldr	r3, [r7, #28]
 800137c:	2b03      	cmp	r3, #3
 800137e:	d10b      	bne.n	8001398 <HAL_RCC_OscConfig+0x238>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001380:	4b14      	ldr	r3, [pc, #80]	; (80013d4 <HAL_RCC_OscConfig+0x274>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001388:	2b00      	cmp	r3, #0
 800138a:	d063      	beq.n	8001454 <HAL_RCC_OscConfig+0x2f4>
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	685b      	ldr	r3, [r3, #4]
 8001390:	2b00      	cmp	r3, #0
 8001392:	d15f      	bne.n	8001454 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8001394:	2301      	movs	r3, #1
 8001396:	e33c      	b.n	8001a12 <HAL_RCC_OscConfig+0x8b2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	685b      	ldr	r3, [r3, #4]
 800139c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80013a0:	d106      	bne.n	80013b0 <HAL_RCC_OscConfig+0x250>
 80013a2:	4b0c      	ldr	r3, [pc, #48]	; (80013d4 <HAL_RCC_OscConfig+0x274>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	4a0b      	ldr	r2, [pc, #44]	; (80013d4 <HAL_RCC_OscConfig+0x274>)
 80013a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013ac:	6013      	str	r3, [r2, #0]
 80013ae:	e025      	b.n	80013fc <HAL_RCC_OscConfig+0x29c>
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	685b      	ldr	r3, [r3, #4]
 80013b4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80013b8:	d114      	bne.n	80013e4 <HAL_RCC_OscConfig+0x284>
 80013ba:	4b06      	ldr	r3, [pc, #24]	; (80013d4 <HAL_RCC_OscConfig+0x274>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	4a05      	ldr	r2, [pc, #20]	; (80013d4 <HAL_RCC_OscConfig+0x274>)
 80013c0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80013c4:	6013      	str	r3, [r2, #0]
 80013c6:	4b03      	ldr	r3, [pc, #12]	; (80013d4 <HAL_RCC_OscConfig+0x274>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	4a02      	ldr	r2, [pc, #8]	; (80013d4 <HAL_RCC_OscConfig+0x274>)
 80013cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013d0:	6013      	str	r3, [r2, #0]
 80013d2:	e013      	b.n	80013fc <HAL_RCC_OscConfig+0x29c>
 80013d4:	40021000 	.word	0x40021000
 80013d8:	080026c4 	.word	0x080026c4
 80013dc:	20000000 	.word	0x20000000
 80013e0:	20000004 	.word	0x20000004
 80013e4:	4b8f      	ldr	r3, [pc, #572]	; (8001624 <HAL_RCC_OscConfig+0x4c4>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	4a8e      	ldr	r2, [pc, #568]	; (8001624 <HAL_RCC_OscConfig+0x4c4>)
 80013ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80013ee:	6013      	str	r3, [r2, #0]
 80013f0:	4b8c      	ldr	r3, [pc, #560]	; (8001624 <HAL_RCC_OscConfig+0x4c4>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	4a8b      	ldr	r2, [pc, #556]	; (8001624 <HAL_RCC_OscConfig+0x4c4>)
 80013f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80013fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	685b      	ldr	r3, [r3, #4]
 8001400:	2b00      	cmp	r3, #0
 8001402:	d013      	beq.n	800142c <HAL_RCC_OscConfig+0x2cc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001404:	f7ff fb8e 	bl	8000b24 <HAL_GetTick>
 8001408:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800140a:	e008      	b.n	800141e <HAL_RCC_OscConfig+0x2be>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800140c:	f7ff fb8a 	bl	8000b24 <HAL_GetTick>
 8001410:	4602      	mov	r2, r0
 8001412:	69bb      	ldr	r3, [r7, #24]
 8001414:	1ad3      	subs	r3, r2, r3
 8001416:	2b64      	cmp	r3, #100	; 0x64
 8001418:	d901      	bls.n	800141e <HAL_RCC_OscConfig+0x2be>
          {
            return HAL_TIMEOUT;
 800141a:	2303      	movs	r3, #3
 800141c:	e2f9      	b.n	8001a12 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800141e:	4b81      	ldr	r3, [pc, #516]	; (8001624 <HAL_RCC_OscConfig+0x4c4>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001426:	2b00      	cmp	r3, #0
 8001428:	d0f0      	beq.n	800140c <HAL_RCC_OscConfig+0x2ac>
 800142a:	e014      	b.n	8001456 <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800142c:	f7ff fb7a 	bl	8000b24 <HAL_GetTick>
 8001430:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001432:	e008      	b.n	8001446 <HAL_RCC_OscConfig+0x2e6>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001434:	f7ff fb76 	bl	8000b24 <HAL_GetTick>
 8001438:	4602      	mov	r2, r0
 800143a:	69bb      	ldr	r3, [r7, #24]
 800143c:	1ad3      	subs	r3, r2, r3
 800143e:	2b64      	cmp	r3, #100	; 0x64
 8001440:	d901      	bls.n	8001446 <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 8001442:	2303      	movs	r3, #3
 8001444:	e2e5      	b.n	8001a12 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001446:	4b77      	ldr	r3, [pc, #476]	; (8001624 <HAL_RCC_OscConfig+0x4c4>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800144e:	2b00      	cmp	r3, #0
 8001450:	d1f0      	bne.n	8001434 <HAL_RCC_OscConfig+0x2d4>
 8001452:	e000      	b.n	8001456 <HAL_RCC_OscConfig+0x2f6>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001454:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	f003 0302 	and.w	r3, r3, #2
 800145e:	2b00      	cmp	r3, #0
 8001460:	d060      	beq.n	8001524 <HAL_RCC_OscConfig+0x3c4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001462:	6a3b      	ldr	r3, [r7, #32]
 8001464:	2b04      	cmp	r3, #4
 8001466:	d005      	beq.n	8001474 <HAL_RCC_OscConfig+0x314>
 8001468:	6a3b      	ldr	r3, [r7, #32]
 800146a:	2b0c      	cmp	r3, #12
 800146c:	d119      	bne.n	80014a2 <HAL_RCC_OscConfig+0x342>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800146e:	69fb      	ldr	r3, [r7, #28]
 8001470:	2b02      	cmp	r3, #2
 8001472:	d116      	bne.n	80014a2 <HAL_RCC_OscConfig+0x342>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001474:	4b6b      	ldr	r3, [pc, #428]	; (8001624 <HAL_RCC_OscConfig+0x4c4>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800147c:	2b00      	cmp	r3, #0
 800147e:	d005      	beq.n	800148c <HAL_RCC_OscConfig+0x32c>
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	68db      	ldr	r3, [r3, #12]
 8001484:	2b00      	cmp	r3, #0
 8001486:	d101      	bne.n	800148c <HAL_RCC_OscConfig+0x32c>
      {
        return HAL_ERROR;
 8001488:	2301      	movs	r3, #1
 800148a:	e2c2      	b.n	8001a12 <HAL_RCC_OscConfig+0x8b2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800148c:	4b65      	ldr	r3, [pc, #404]	; (8001624 <HAL_RCC_OscConfig+0x4c4>)
 800148e:	685b      	ldr	r3, [r3, #4]
 8001490:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	691b      	ldr	r3, [r3, #16]
 8001498:	061b      	lsls	r3, r3, #24
 800149a:	4962      	ldr	r1, [pc, #392]	; (8001624 <HAL_RCC_OscConfig+0x4c4>)
 800149c:	4313      	orrs	r3, r2
 800149e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80014a0:	e040      	b.n	8001524 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	68db      	ldr	r3, [r3, #12]
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d023      	beq.n	80014f2 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80014aa:	4b5e      	ldr	r3, [pc, #376]	; (8001624 <HAL_RCC_OscConfig+0x4c4>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	4a5d      	ldr	r2, [pc, #372]	; (8001624 <HAL_RCC_OscConfig+0x4c4>)
 80014b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014b4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014b6:	f7ff fb35 	bl	8000b24 <HAL_GetTick>
 80014ba:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80014bc:	e008      	b.n	80014d0 <HAL_RCC_OscConfig+0x370>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80014be:	f7ff fb31 	bl	8000b24 <HAL_GetTick>
 80014c2:	4602      	mov	r2, r0
 80014c4:	69bb      	ldr	r3, [r7, #24]
 80014c6:	1ad3      	subs	r3, r2, r3
 80014c8:	2b02      	cmp	r3, #2
 80014ca:	d901      	bls.n	80014d0 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 80014cc:	2303      	movs	r3, #3
 80014ce:	e2a0      	b.n	8001a12 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80014d0:	4b54      	ldr	r3, [pc, #336]	; (8001624 <HAL_RCC_OscConfig+0x4c4>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d0f0      	beq.n	80014be <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014dc:	4b51      	ldr	r3, [pc, #324]	; (8001624 <HAL_RCC_OscConfig+0x4c4>)
 80014de:	685b      	ldr	r3, [r3, #4]
 80014e0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	691b      	ldr	r3, [r3, #16]
 80014e8:	061b      	lsls	r3, r3, #24
 80014ea:	494e      	ldr	r1, [pc, #312]	; (8001624 <HAL_RCC_OscConfig+0x4c4>)
 80014ec:	4313      	orrs	r3, r2
 80014ee:	604b      	str	r3, [r1, #4]
 80014f0:	e018      	b.n	8001524 <HAL_RCC_OscConfig+0x3c4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80014f2:	4b4c      	ldr	r3, [pc, #304]	; (8001624 <HAL_RCC_OscConfig+0x4c4>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	4a4b      	ldr	r2, [pc, #300]	; (8001624 <HAL_RCC_OscConfig+0x4c4>)
 80014f8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80014fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014fe:	f7ff fb11 	bl	8000b24 <HAL_GetTick>
 8001502:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001504:	e008      	b.n	8001518 <HAL_RCC_OscConfig+0x3b8>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001506:	f7ff fb0d 	bl	8000b24 <HAL_GetTick>
 800150a:	4602      	mov	r2, r0
 800150c:	69bb      	ldr	r3, [r7, #24]
 800150e:	1ad3      	subs	r3, r2, r3
 8001510:	2b02      	cmp	r3, #2
 8001512:	d901      	bls.n	8001518 <HAL_RCC_OscConfig+0x3b8>
          {
            return HAL_TIMEOUT;
 8001514:	2303      	movs	r3, #3
 8001516:	e27c      	b.n	8001a12 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001518:	4b42      	ldr	r3, [pc, #264]	; (8001624 <HAL_RCC_OscConfig+0x4c4>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001520:	2b00      	cmp	r3, #0
 8001522:	d1f0      	bne.n	8001506 <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	f003 0308 	and.w	r3, r3, #8
 800152c:	2b00      	cmp	r3, #0
 800152e:	f000 8082 	beq.w	8001636 <HAL_RCC_OscConfig+0x4d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	695b      	ldr	r3, [r3, #20]
 8001536:	2b00      	cmp	r3, #0
 8001538:	d05f      	beq.n	80015fa <HAL_RCC_OscConfig+0x49a>
    {
#if defined(RCC_CSR_LSIPREDIV)
      uint32_t csr_temp = RCC->CSR;
 800153a:	4b3a      	ldr	r3, [pc, #232]	; (8001624 <HAL_RCC_OscConfig+0x4c4>)
 800153c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001540:	613b      	str	r3, [r7, #16]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	699a      	ldr	r2, [r3, #24]
 8001546:	693b      	ldr	r3, [r7, #16]
 8001548:	f003 0310 	and.w	r3, r3, #16
 800154c:	429a      	cmp	r2, r3
 800154e:	d037      	beq.n	80015c0 <HAL_RCC_OscConfig+0x460>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8001550:	693b      	ldr	r3, [r7, #16]
 8001552:	f003 0302 	and.w	r3, r3, #2
 8001556:	2b00      	cmp	r3, #0
 8001558:	d006      	beq.n	8001568 <HAL_RCC_OscConfig+0x408>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 800155a:	693b      	ldr	r3, [r7, #16]
 800155c:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8001560:	2b00      	cmp	r3, #0
 8001562:	d101      	bne.n	8001568 <HAL_RCC_OscConfig+0x408>
        {
           /* If LSIRDY is set while LSION is not enabled,
              LSIPREDIV can't be updated  */
          return HAL_ERROR;
 8001564:	2301      	movs	r3, #1
 8001566:	e254      	b.n	8001a12 <HAL_RCC_OscConfig+0x8b2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8001568:	693b      	ldr	r3, [r7, #16]
 800156a:	f003 0301 	and.w	r3, r3, #1
 800156e:	2b00      	cmp	r3, #0
 8001570:	d01b      	beq.n	80015aa <HAL_RCC_OscConfig+0x44a>
        {
          __HAL_RCC_LSI_DISABLE();
 8001572:	4b2c      	ldr	r3, [pc, #176]	; (8001624 <HAL_RCC_OscConfig+0x4c4>)
 8001574:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001578:	4a2a      	ldr	r2, [pc, #168]	; (8001624 <HAL_RCC_OscConfig+0x4c4>)
 800157a:	f023 0301 	bic.w	r3, r3, #1
 800157e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001582:	f7ff facf 	bl	8000b24 <HAL_GetTick>
 8001586:	61b8      	str	r0, [r7, #24]

          /* Wait till LSI is disabled */
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001588:	e008      	b.n	800159c <HAL_RCC_OscConfig+0x43c>
          {
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800158a:	f7ff facb 	bl	8000b24 <HAL_GetTick>
 800158e:	4602      	mov	r2, r0
 8001590:	69bb      	ldr	r3, [r7, #24]
 8001592:	1ad3      	subs	r3, r2, r3
 8001594:	2b11      	cmp	r3, #17
 8001596:	d901      	bls.n	800159c <HAL_RCC_OscConfig+0x43c>
            {
              return HAL_TIMEOUT;
 8001598:	2303      	movs	r3, #3
 800159a:	e23a      	b.n	8001a12 <HAL_RCC_OscConfig+0x8b2>
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800159c:	4b21      	ldr	r3, [pc, #132]	; (8001624 <HAL_RCC_OscConfig+0x4c4>)
 800159e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80015a2:	f003 0302 	and.w	r3, r3, #2
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d1ef      	bne.n	800158a <HAL_RCC_OscConfig+0x42a>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 80015aa:	4b1e      	ldr	r3, [pc, #120]	; (8001624 <HAL_RCC_OscConfig+0x4c4>)
 80015ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80015b0:	f023 0210 	bic.w	r2, r3, #16
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	699b      	ldr	r3, [r3, #24]
 80015b8:	491a      	ldr	r1, [pc, #104]	; (8001624 <HAL_RCC_OscConfig+0x4c4>)
 80015ba:	4313      	orrs	r3, r2
 80015bc:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80015c0:	4b18      	ldr	r3, [pc, #96]	; (8001624 <HAL_RCC_OscConfig+0x4c4>)
 80015c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80015c6:	4a17      	ldr	r2, [pc, #92]	; (8001624 <HAL_RCC_OscConfig+0x4c4>)
 80015c8:	f043 0301 	orr.w	r3, r3, #1
 80015cc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015d0:	f7ff faa8 	bl	8000b24 <HAL_GetTick>
 80015d4:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80015d6:	e008      	b.n	80015ea <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80015d8:	f7ff faa4 	bl	8000b24 <HAL_GetTick>
 80015dc:	4602      	mov	r2, r0
 80015de:	69bb      	ldr	r3, [r7, #24]
 80015e0:	1ad3      	subs	r3, r2, r3
 80015e2:	2b11      	cmp	r3, #17
 80015e4:	d901      	bls.n	80015ea <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 80015e6:	2303      	movs	r3, #3
 80015e8:	e213      	b.n	8001a12 <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80015ea:	4b0e      	ldr	r3, [pc, #56]	; (8001624 <HAL_RCC_OscConfig+0x4c4>)
 80015ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80015f0:	f003 0302 	and.w	r3, r3, #2
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d0ef      	beq.n	80015d8 <HAL_RCC_OscConfig+0x478>
 80015f8:	e01d      	b.n	8001636 <HAL_RCC_OscConfig+0x4d6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80015fa:	4b0a      	ldr	r3, [pc, #40]	; (8001624 <HAL_RCC_OscConfig+0x4c4>)
 80015fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001600:	4a08      	ldr	r2, [pc, #32]	; (8001624 <HAL_RCC_OscConfig+0x4c4>)
 8001602:	f023 0301 	bic.w	r3, r3, #1
 8001606:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800160a:	f7ff fa8b 	bl	8000b24 <HAL_GetTick>
 800160e:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001610:	e00a      	b.n	8001628 <HAL_RCC_OscConfig+0x4c8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001612:	f7ff fa87 	bl	8000b24 <HAL_GetTick>
 8001616:	4602      	mov	r2, r0
 8001618:	69bb      	ldr	r3, [r7, #24]
 800161a:	1ad3      	subs	r3, r2, r3
 800161c:	2b11      	cmp	r3, #17
 800161e:	d903      	bls.n	8001628 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_TIMEOUT;
 8001620:	2303      	movs	r3, #3
 8001622:	e1f6      	b.n	8001a12 <HAL_RCC_OscConfig+0x8b2>
 8001624:	40021000 	.word	0x40021000
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001628:	4ba9      	ldr	r3, [pc, #676]	; (80018d0 <HAL_RCC_OscConfig+0x770>)
 800162a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800162e:	f003 0302 	and.w	r3, r3, #2
 8001632:	2b00      	cmp	r3, #0
 8001634:	d1ed      	bne.n	8001612 <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	f003 0304 	and.w	r3, r3, #4
 800163e:	2b00      	cmp	r3, #0
 8001640:	f000 80bd 	beq.w	80017be <HAL_RCC_OscConfig+0x65e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001644:	2300      	movs	r3, #0
 8001646:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800164a:	4ba1      	ldr	r3, [pc, #644]	; (80018d0 <HAL_RCC_OscConfig+0x770>)
 800164c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800164e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001652:	2b00      	cmp	r3, #0
 8001654:	d10e      	bne.n	8001674 <HAL_RCC_OscConfig+0x514>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001656:	4b9e      	ldr	r3, [pc, #632]	; (80018d0 <HAL_RCC_OscConfig+0x770>)
 8001658:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800165a:	4a9d      	ldr	r2, [pc, #628]	; (80018d0 <HAL_RCC_OscConfig+0x770>)
 800165c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001660:	6593      	str	r3, [r2, #88]	; 0x58
 8001662:	4b9b      	ldr	r3, [pc, #620]	; (80018d0 <HAL_RCC_OscConfig+0x770>)
 8001664:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001666:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800166a:	60fb      	str	r3, [r7, #12]
 800166c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800166e:	2301      	movs	r3, #1
 8001670:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001674:	4b97      	ldr	r3, [pc, #604]	; (80018d4 <HAL_RCC_OscConfig+0x774>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800167c:	2b00      	cmp	r3, #0
 800167e:	d118      	bne.n	80016b2 <HAL_RCC_OscConfig+0x552>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001680:	4b94      	ldr	r3, [pc, #592]	; (80018d4 <HAL_RCC_OscConfig+0x774>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	4a93      	ldr	r2, [pc, #588]	; (80018d4 <HAL_RCC_OscConfig+0x774>)
 8001686:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800168a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800168c:	f7ff fa4a 	bl	8000b24 <HAL_GetTick>
 8001690:	61b8      	str	r0, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001692:	e008      	b.n	80016a6 <HAL_RCC_OscConfig+0x546>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001694:	f7ff fa46 	bl	8000b24 <HAL_GetTick>
 8001698:	4602      	mov	r2, r0
 800169a:	69bb      	ldr	r3, [r7, #24]
 800169c:	1ad3      	subs	r3, r2, r3
 800169e:	2b02      	cmp	r3, #2
 80016a0:	d901      	bls.n	80016a6 <HAL_RCC_OscConfig+0x546>
        {
          return HAL_TIMEOUT;
 80016a2:	2303      	movs	r3, #3
 80016a4:	e1b5      	b.n	8001a12 <HAL_RCC_OscConfig+0x8b2>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80016a6:	4b8b      	ldr	r3, [pc, #556]	; (80018d4 <HAL_RCC_OscConfig+0x774>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d0f0      	beq.n	8001694 <HAL_RCC_OscConfig+0x534>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
#if defined(RCC_BDCR_LSESYSDIS)
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	689b      	ldr	r3, [r3, #8]
 80016b6:	f003 0301 	and.w	r3, r3, #1
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d02c      	beq.n	8001718 <HAL_RCC_OscConfig+0x5b8>
    {
      /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 80016be:	4b84      	ldr	r3, [pc, #528]	; (80018d0 <HAL_RCC_OscConfig+0x770>)
 80016c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80016c4:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	689b      	ldr	r3, [r3, #8]
 80016cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80016d0:	497f      	ldr	r1, [pc, #508]	; (80018d0 <HAL_RCC_OscConfig+0x770>)
 80016d2:	4313      	orrs	r3, r2
 80016d4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	689b      	ldr	r3, [r3, #8]
 80016dc:	f003 0304 	and.w	r3, r3, #4
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d010      	beq.n	8001706 <HAL_RCC_OscConfig+0x5a6>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80016e4:	4b7a      	ldr	r3, [pc, #488]	; (80018d0 <HAL_RCC_OscConfig+0x770>)
 80016e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80016ea:	4a79      	ldr	r2, [pc, #484]	; (80018d0 <HAL_RCC_OscConfig+0x770>)
 80016ec:	f043 0304 	orr.w	r3, r3, #4
 80016f0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80016f4:	4b76      	ldr	r3, [pc, #472]	; (80018d0 <HAL_RCC_OscConfig+0x770>)
 80016f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80016fa:	4a75      	ldr	r2, [pc, #468]	; (80018d0 <HAL_RCC_OscConfig+0x770>)
 80016fc:	f043 0301 	orr.w	r3, r3, #1
 8001700:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001704:	e018      	b.n	8001738 <HAL_RCC_OscConfig+0x5d8>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001706:	4b72      	ldr	r3, [pc, #456]	; (80018d0 <HAL_RCC_OscConfig+0x770>)
 8001708:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800170c:	4a70      	ldr	r2, [pc, #448]	; (80018d0 <HAL_RCC_OscConfig+0x770>)
 800170e:	f043 0301 	orr.w	r3, r3, #1
 8001712:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001716:	e00f      	b.n	8001738 <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001718:	4b6d      	ldr	r3, [pc, #436]	; (80018d0 <HAL_RCC_OscConfig+0x770>)
 800171a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800171e:	4a6c      	ldr	r2, [pc, #432]	; (80018d0 <HAL_RCC_OscConfig+0x770>)
 8001720:	f023 0301 	bic.w	r3, r3, #1
 8001724:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001728:	4b69      	ldr	r3, [pc, #420]	; (80018d0 <HAL_RCC_OscConfig+0x770>)
 800172a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800172e:	4a68      	ldr	r2, [pc, #416]	; (80018d0 <HAL_RCC_OscConfig+0x770>)
 8001730:	f023 0304 	bic.w	r3, r3, #4
 8001734:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	689b      	ldr	r3, [r3, #8]
 800173c:	2b00      	cmp	r3, #0
 800173e:	d016      	beq.n	800176e <HAL_RCC_OscConfig+0x60e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001740:	f7ff f9f0 	bl	8000b24 <HAL_GetTick>
 8001744:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001746:	e00a      	b.n	800175e <HAL_RCC_OscConfig+0x5fe>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001748:	f7ff f9ec 	bl	8000b24 <HAL_GetTick>
 800174c:	4602      	mov	r2, r0
 800174e:	69bb      	ldr	r3, [r7, #24]
 8001750:	1ad3      	subs	r3, r2, r3
 8001752:	f241 3288 	movw	r2, #5000	; 0x1388
 8001756:	4293      	cmp	r3, r2
 8001758:	d901      	bls.n	800175e <HAL_RCC_OscConfig+0x5fe>
        {
          return HAL_TIMEOUT;
 800175a:	2303      	movs	r3, #3
 800175c:	e159      	b.n	8001a12 <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800175e:	4b5c      	ldr	r3, [pc, #368]	; (80018d0 <HAL_RCC_OscConfig+0x770>)
 8001760:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001764:	f003 0302 	and.w	r3, r3, #2
 8001768:	2b00      	cmp	r3, #0
 800176a:	d0ed      	beq.n	8001748 <HAL_RCC_OscConfig+0x5e8>
 800176c:	e01d      	b.n	80017aa <HAL_RCC_OscConfig+0x64a>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800176e:	f7ff f9d9 	bl	8000b24 <HAL_GetTick>
 8001772:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001774:	e00a      	b.n	800178c <HAL_RCC_OscConfig+0x62c>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001776:	f7ff f9d5 	bl	8000b24 <HAL_GetTick>
 800177a:	4602      	mov	r2, r0
 800177c:	69bb      	ldr	r3, [r7, #24]
 800177e:	1ad3      	subs	r3, r2, r3
 8001780:	f241 3288 	movw	r2, #5000	; 0x1388
 8001784:	4293      	cmp	r3, r2
 8001786:	d901      	bls.n	800178c <HAL_RCC_OscConfig+0x62c>
        {
          return HAL_TIMEOUT;
 8001788:	2303      	movs	r3, #3
 800178a:	e142      	b.n	8001a12 <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800178c:	4b50      	ldr	r3, [pc, #320]	; (80018d0 <HAL_RCC_OscConfig+0x770>)
 800178e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001792:	f003 0302 	and.w	r3, r3, #2
 8001796:	2b00      	cmp	r3, #0
 8001798:	d1ed      	bne.n	8001776 <HAL_RCC_OscConfig+0x616>
        }
      }

#if defined(RCC_BDCR_LSESYSDIS)
      /* By default, stop disabling LSE propagation */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 800179a:	4b4d      	ldr	r3, [pc, #308]	; (80018d0 <HAL_RCC_OscConfig+0x770>)
 800179c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80017a0:	4a4b      	ldr	r2, [pc, #300]	; (80018d0 <HAL_RCC_OscConfig+0x770>)
 80017a2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80017a6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80017aa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80017ae:	2b01      	cmp	r3, #1
 80017b0:	d105      	bne.n	80017be <HAL_RCC_OscConfig+0x65e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80017b2:	4b47      	ldr	r3, [pc, #284]	; (80018d0 <HAL_RCC_OscConfig+0x770>)
 80017b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017b6:	4a46      	ldr	r2, [pc, #280]	; (80018d0 <HAL_RCC_OscConfig+0x770>)
 80017b8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80017bc:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f003 0320 	and.w	r3, r3, #32
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d03c      	beq.n	8001844 <HAL_RCC_OscConfig+0x6e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d01c      	beq.n	800180c <HAL_RCC_OscConfig+0x6ac>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80017d2:	4b3f      	ldr	r3, [pc, #252]	; (80018d0 <HAL_RCC_OscConfig+0x770>)
 80017d4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80017d8:	4a3d      	ldr	r2, [pc, #244]	; (80018d0 <HAL_RCC_OscConfig+0x770>)
 80017da:	f043 0301 	orr.w	r3, r3, #1
 80017de:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017e2:	f7ff f99f 	bl	8000b24 <HAL_GetTick>
 80017e6:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80017e8:	e008      	b.n	80017fc <HAL_RCC_OscConfig+0x69c>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80017ea:	f7ff f99b 	bl	8000b24 <HAL_GetTick>
 80017ee:	4602      	mov	r2, r0
 80017f0:	69bb      	ldr	r3, [r7, #24]
 80017f2:	1ad3      	subs	r3, r2, r3
 80017f4:	2b02      	cmp	r3, #2
 80017f6:	d901      	bls.n	80017fc <HAL_RCC_OscConfig+0x69c>
        {
          return HAL_TIMEOUT;
 80017f8:	2303      	movs	r3, #3
 80017fa:	e10a      	b.n	8001a12 <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80017fc:	4b34      	ldr	r3, [pc, #208]	; (80018d0 <HAL_RCC_OscConfig+0x770>)
 80017fe:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001802:	f003 0302 	and.w	r3, r3, #2
 8001806:	2b00      	cmp	r3, #0
 8001808:	d0ef      	beq.n	80017ea <HAL_RCC_OscConfig+0x68a>
 800180a:	e01b      	b.n	8001844 <HAL_RCC_OscConfig+0x6e4>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800180c:	4b30      	ldr	r3, [pc, #192]	; (80018d0 <HAL_RCC_OscConfig+0x770>)
 800180e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001812:	4a2f      	ldr	r2, [pc, #188]	; (80018d0 <HAL_RCC_OscConfig+0x770>)
 8001814:	f023 0301 	bic.w	r3, r3, #1
 8001818:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800181c:	f7ff f982 	bl	8000b24 <HAL_GetTick>
 8001820:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001822:	e008      	b.n	8001836 <HAL_RCC_OscConfig+0x6d6>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001824:	f7ff f97e 	bl	8000b24 <HAL_GetTick>
 8001828:	4602      	mov	r2, r0
 800182a:	69bb      	ldr	r3, [r7, #24]
 800182c:	1ad3      	subs	r3, r2, r3
 800182e:	2b02      	cmp	r3, #2
 8001830:	d901      	bls.n	8001836 <HAL_RCC_OscConfig+0x6d6>
        {
          return HAL_TIMEOUT;
 8001832:	2303      	movs	r3, #3
 8001834:	e0ed      	b.n	8001a12 <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001836:	4b26      	ldr	r3, [pc, #152]	; (80018d0 <HAL_RCC_OscConfig+0x770>)
 8001838:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800183c:	f003 0302 	and.w	r3, r3, #2
 8001840:	2b00      	cmp	r3, #0
 8001842:	d1ef      	bne.n	8001824 <HAL_RCC_OscConfig+0x6c4>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001848:	2b00      	cmp	r3, #0
 800184a:	f000 80e1 	beq.w	8001a10 <HAL_RCC_OscConfig+0x8b0>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001852:	2b02      	cmp	r3, #2
 8001854:	f040 80b5 	bne.w	80019c2 <HAL_RCC_OscConfig+0x862>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001858:	4b1d      	ldr	r3, [pc, #116]	; (80018d0 <HAL_RCC_OscConfig+0x770>)
 800185a:	68db      	ldr	r3, [r3, #12]
 800185c:	61fb      	str	r3, [r7, #28]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800185e:	69fb      	ldr	r3, [r7, #28]
 8001860:	f003 0203 	and.w	r2, r3, #3
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001868:	429a      	cmp	r2, r3
 800186a:	d124      	bne.n	80018b6 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800186c:	69fb      	ldr	r3, [r7, #28]
 800186e:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001876:	3b01      	subs	r3, #1
 8001878:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800187a:	429a      	cmp	r2, r3
 800187c:	d11b      	bne.n	80018b6 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800187e:	69fb      	ldr	r3, [r7, #28]
 8001880:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001888:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800188a:	429a      	cmp	r2, r3
 800188c:	d113      	bne.n	80018b6 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800188e:	69fb      	ldr	r3, [r7, #28]
 8001890:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001898:	085b      	lsrs	r3, r3, #1
 800189a:	3b01      	subs	r3, #1
 800189c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800189e:	429a      	cmp	r2, r3
 80018a0:	d109      	bne.n	80018b6 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80018a2:	69fb      	ldr	r3, [r7, #28]
 80018a4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ac:	085b      	lsrs	r3, r3, #1
 80018ae:	3b01      	subs	r3, #1
 80018b0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80018b2:	429a      	cmp	r2, r3
 80018b4:	d05f      	beq.n	8001976 <HAL_RCC_OscConfig+0x816>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80018b6:	6a3b      	ldr	r3, [r7, #32]
 80018b8:	2b0c      	cmp	r3, #12
 80018ba:	d05a      	beq.n	8001972 <HAL_RCC_OscConfig+0x812>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80018bc:	4b04      	ldr	r3, [pc, #16]	; (80018d0 <HAL_RCC_OscConfig+0x770>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	4a03      	ldr	r2, [pc, #12]	; (80018d0 <HAL_RCC_OscConfig+0x770>)
 80018c2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80018c6:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80018c8:	f7ff f92c 	bl	8000b24 <HAL_GetTick>
 80018cc:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80018ce:	e00c      	b.n	80018ea <HAL_RCC_OscConfig+0x78a>
 80018d0:	40021000 	.word	0x40021000
 80018d4:	40007000 	.word	0x40007000
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018d8:	f7ff f924 	bl	8000b24 <HAL_GetTick>
 80018dc:	4602      	mov	r2, r0
 80018de:	69bb      	ldr	r3, [r7, #24]
 80018e0:	1ad3      	subs	r3, r2, r3
 80018e2:	2b02      	cmp	r3, #2
 80018e4:	d901      	bls.n	80018ea <HAL_RCC_OscConfig+0x78a>
              {
                return HAL_TIMEOUT;
 80018e6:	2303      	movs	r3, #3
 80018e8:	e093      	b.n	8001a12 <HAL_RCC_OscConfig+0x8b2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80018ea:	4b4c      	ldr	r3, [pc, #304]	; (8001a1c <HAL_RCC_OscConfig+0x8bc>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d1f0      	bne.n	80018d8 <HAL_RCC_OscConfig+0x778>
                                 RCC_OscInitStruct->PLL.PLLN,
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#else
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80018f6:	4b49      	ldr	r3, [pc, #292]	; (8001a1c <HAL_RCC_OscConfig+0x8bc>)
 80018f8:	68da      	ldr	r2, [r3, #12]
 80018fa:	4b49      	ldr	r3, [pc, #292]	; (8001a20 <HAL_RCC_OscConfig+0x8c0>)
 80018fc:	4013      	ands	r3, r2
 80018fe:	687a      	ldr	r2, [r7, #4]
 8001900:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8001902:	687a      	ldr	r2, [r7, #4]
 8001904:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001906:	3a01      	subs	r2, #1
 8001908:	0112      	lsls	r2, r2, #4
 800190a:	4311      	orrs	r1, r2
 800190c:	687a      	ldr	r2, [r7, #4]
 800190e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001910:	0212      	lsls	r2, r2, #8
 8001912:	4311      	orrs	r1, r2
 8001914:	687a      	ldr	r2, [r7, #4]
 8001916:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001918:	0852      	lsrs	r2, r2, #1
 800191a:	3a01      	subs	r2, #1
 800191c:	0552      	lsls	r2, r2, #21
 800191e:	4311      	orrs	r1, r2
 8001920:	687a      	ldr	r2, [r7, #4]
 8001922:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001924:	0852      	lsrs	r2, r2, #1
 8001926:	3a01      	subs	r2, #1
 8001928:	0652      	lsls	r2, r2, #25
 800192a:	430a      	orrs	r2, r1
 800192c:	493b      	ldr	r1, [pc, #236]	; (8001a1c <HAL_RCC_OscConfig+0x8bc>)
 800192e:	4313      	orrs	r3, r2
 8001930:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001932:	4b3a      	ldr	r3, [pc, #232]	; (8001a1c <HAL_RCC_OscConfig+0x8bc>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	4a39      	ldr	r2, [pc, #228]	; (8001a1c <HAL_RCC_OscConfig+0x8bc>)
 8001938:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800193c:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800193e:	4b37      	ldr	r3, [pc, #220]	; (8001a1c <HAL_RCC_OscConfig+0x8bc>)
 8001940:	68db      	ldr	r3, [r3, #12]
 8001942:	4a36      	ldr	r2, [pc, #216]	; (8001a1c <HAL_RCC_OscConfig+0x8bc>)
 8001944:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001948:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800194a:	f7ff f8eb 	bl	8000b24 <HAL_GetTick>
 800194e:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001950:	e008      	b.n	8001964 <HAL_RCC_OscConfig+0x804>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001952:	f7ff f8e7 	bl	8000b24 <HAL_GetTick>
 8001956:	4602      	mov	r2, r0
 8001958:	69bb      	ldr	r3, [r7, #24]
 800195a:	1ad3      	subs	r3, r2, r3
 800195c:	2b02      	cmp	r3, #2
 800195e:	d901      	bls.n	8001964 <HAL_RCC_OscConfig+0x804>
              {
                return HAL_TIMEOUT;
 8001960:	2303      	movs	r3, #3
 8001962:	e056      	b.n	8001a12 <HAL_RCC_OscConfig+0x8b2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001964:	4b2d      	ldr	r3, [pc, #180]	; (8001a1c <HAL_RCC_OscConfig+0x8bc>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800196c:	2b00      	cmp	r3, #0
 800196e:	d0f0      	beq.n	8001952 <HAL_RCC_OscConfig+0x7f2>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001970:	e04e      	b.n	8001a10 <HAL_RCC_OscConfig+0x8b0>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001972:	2301      	movs	r3, #1
 8001974:	e04d      	b.n	8001a12 <HAL_RCC_OscConfig+0x8b2>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001976:	4b29      	ldr	r3, [pc, #164]	; (8001a1c <HAL_RCC_OscConfig+0x8bc>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800197e:	2b00      	cmp	r3, #0
 8001980:	d146      	bne.n	8001a10 <HAL_RCC_OscConfig+0x8b0>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001982:	4b26      	ldr	r3, [pc, #152]	; (8001a1c <HAL_RCC_OscConfig+0x8bc>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	4a25      	ldr	r2, [pc, #148]	; (8001a1c <HAL_RCC_OscConfig+0x8bc>)
 8001988:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800198c:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800198e:	4b23      	ldr	r3, [pc, #140]	; (8001a1c <HAL_RCC_OscConfig+0x8bc>)
 8001990:	68db      	ldr	r3, [r3, #12]
 8001992:	4a22      	ldr	r2, [pc, #136]	; (8001a1c <HAL_RCC_OscConfig+0x8bc>)
 8001994:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001998:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800199a:	f7ff f8c3 	bl	8000b24 <HAL_GetTick>
 800199e:	61b8      	str	r0, [r7, #24]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019a0:	e008      	b.n	80019b4 <HAL_RCC_OscConfig+0x854>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019a2:	f7ff f8bf 	bl	8000b24 <HAL_GetTick>
 80019a6:	4602      	mov	r2, r0
 80019a8:	69bb      	ldr	r3, [r7, #24]
 80019aa:	1ad3      	subs	r3, r2, r3
 80019ac:	2b02      	cmp	r3, #2
 80019ae:	d901      	bls.n	80019b4 <HAL_RCC_OscConfig+0x854>
            {
              return HAL_TIMEOUT;
 80019b0:	2303      	movs	r3, #3
 80019b2:	e02e      	b.n	8001a12 <HAL_RCC_OscConfig+0x8b2>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019b4:	4b19      	ldr	r3, [pc, #100]	; (8001a1c <HAL_RCC_OscConfig+0x8bc>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d0f0      	beq.n	80019a2 <HAL_RCC_OscConfig+0x842>
 80019c0:	e026      	b.n	8001a10 <HAL_RCC_OscConfig+0x8b0>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80019c2:	6a3b      	ldr	r3, [r7, #32]
 80019c4:	2b0c      	cmp	r3, #12
 80019c6:	d021      	beq.n	8001a0c <HAL_RCC_OscConfig+0x8ac>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019c8:	4b14      	ldr	r3, [pc, #80]	; (8001a1c <HAL_RCC_OscConfig+0x8bc>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	4a13      	ldr	r2, [pc, #76]	; (8001a1c <HAL_RCC_OscConfig+0x8bc>)
 80019ce:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80019d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019d4:	f7ff f8a6 	bl	8000b24 <HAL_GetTick>
 80019d8:	61b8      	str	r0, [r7, #24]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80019da:	e008      	b.n	80019ee <HAL_RCC_OscConfig+0x88e>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019dc:	f7ff f8a2 	bl	8000b24 <HAL_GetTick>
 80019e0:	4602      	mov	r2, r0
 80019e2:	69bb      	ldr	r3, [r7, #24]
 80019e4:	1ad3      	subs	r3, r2, r3
 80019e6:	2b02      	cmp	r3, #2
 80019e8:	d901      	bls.n	80019ee <HAL_RCC_OscConfig+0x88e>
          {
            return HAL_TIMEOUT;
 80019ea:	2303      	movs	r3, #3
 80019ec:	e011      	b.n	8001a12 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80019ee:	4b0b      	ldr	r3, [pc, #44]	; (8001a1c <HAL_RCC_OscConfig+0x8bc>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d1f0      	bne.n	80019dc <HAL_RCC_OscConfig+0x87c>
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
 80019fa:	4b08      	ldr	r3, [pc, #32]	; (8001a1c <HAL_RCC_OscConfig+0x8bc>)
 80019fc:	68db      	ldr	r3, [r3, #12]
 80019fe:	4a07      	ldr	r2, [pc, #28]	; (8001a1c <HAL_RCC_OscConfig+0x8bc>)
 8001a00:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8001a04:	f023 0303 	bic.w	r3, r3, #3
 8001a08:	60d3      	str	r3, [r2, #12]
 8001a0a:	e001      	b.n	8001a10 <HAL_RCC_OscConfig+0x8b0>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001a0c:	2301      	movs	r3, #1
 8001a0e:	e000      	b.n	8001a12 <HAL_RCC_OscConfig+0x8b2>
      }
    }
  }
  return HAL_OK;
 8001a10:	2300      	movs	r3, #0
}
 8001a12:	4618      	mov	r0, r3
 8001a14:	3728      	adds	r7, #40	; 0x28
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bd80      	pop	{r7, pc}
 8001a1a:	bf00      	nop
 8001a1c:	40021000 	.word	0x40021000
 8001a20:	f99f808c 	.word	0xf99f808c

08001a24 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b084      	sub	sp, #16
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
 8001a2c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d101      	bne.n	8001a38 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001a34:	2301      	movs	r3, #1
 8001a36:	e0e7      	b.n	8001c08 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001a38:	4b75      	ldr	r3, [pc, #468]	; (8001c10 <HAL_RCC_ClockConfig+0x1ec>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f003 0307 	and.w	r3, r3, #7
 8001a40:	683a      	ldr	r2, [r7, #0]
 8001a42:	429a      	cmp	r2, r3
 8001a44:	d910      	bls.n	8001a68 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a46:	4b72      	ldr	r3, [pc, #456]	; (8001c10 <HAL_RCC_ClockConfig+0x1ec>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f023 0207 	bic.w	r2, r3, #7
 8001a4e:	4970      	ldr	r1, [pc, #448]	; (8001c10 <HAL_RCC_ClockConfig+0x1ec>)
 8001a50:	683b      	ldr	r3, [r7, #0]
 8001a52:	4313      	orrs	r3, r2
 8001a54:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a56:	4b6e      	ldr	r3, [pc, #440]	; (8001c10 <HAL_RCC_ClockConfig+0x1ec>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f003 0307 	and.w	r3, r3, #7
 8001a5e:	683a      	ldr	r2, [r7, #0]
 8001a60:	429a      	cmp	r2, r3
 8001a62:	d001      	beq.n	8001a68 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001a64:	2301      	movs	r3, #1
 8001a66:	e0cf      	b.n	8001c08 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f003 0302 	and.w	r3, r3, #2
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d010      	beq.n	8001a96 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	689a      	ldr	r2, [r3, #8]
 8001a78:	4b66      	ldr	r3, [pc, #408]	; (8001c14 <HAL_RCC_ClockConfig+0x1f0>)
 8001a7a:	689b      	ldr	r3, [r3, #8]
 8001a7c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001a80:	429a      	cmp	r2, r3
 8001a82:	d908      	bls.n	8001a96 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a84:	4b63      	ldr	r3, [pc, #396]	; (8001c14 <HAL_RCC_ClockConfig+0x1f0>)
 8001a86:	689b      	ldr	r3, [r3, #8]
 8001a88:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	689b      	ldr	r3, [r3, #8]
 8001a90:	4960      	ldr	r1, [pc, #384]	; (8001c14 <HAL_RCC_ClockConfig+0x1f0>)
 8001a92:	4313      	orrs	r3, r2
 8001a94:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f003 0301 	and.w	r3, r3, #1
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d04c      	beq.n	8001b3c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	685b      	ldr	r3, [r3, #4]
 8001aa6:	2b03      	cmp	r3, #3
 8001aa8:	d107      	bne.n	8001aba <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001aaa:	4b5a      	ldr	r3, [pc, #360]	; (8001c14 <HAL_RCC_ClockConfig+0x1f0>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d121      	bne.n	8001afa <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	e0a6      	b.n	8001c08 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	2b02      	cmp	r3, #2
 8001ac0:	d107      	bne.n	8001ad2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001ac2:	4b54      	ldr	r3, [pc, #336]	; (8001c14 <HAL_RCC_ClockConfig+0x1f0>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d115      	bne.n	8001afa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001ace:	2301      	movs	r3, #1
 8001ad0:	e09a      	b.n	8001c08 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	685b      	ldr	r3, [r3, #4]
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d107      	bne.n	8001aea <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001ada:	4b4e      	ldr	r3, [pc, #312]	; (8001c14 <HAL_RCC_ClockConfig+0x1f0>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f003 0302 	and.w	r3, r3, #2
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d109      	bne.n	8001afa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001ae6:	2301      	movs	r3, #1
 8001ae8:	e08e      	b.n	8001c08 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001aea:	4b4a      	ldr	r3, [pc, #296]	; (8001c14 <HAL_RCC_ClockConfig+0x1f0>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d101      	bne.n	8001afa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001af6:	2301      	movs	r3, #1
 8001af8:	e086      	b.n	8001c08 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001afa:	4b46      	ldr	r3, [pc, #280]	; (8001c14 <HAL_RCC_ClockConfig+0x1f0>)
 8001afc:	689b      	ldr	r3, [r3, #8]
 8001afe:	f023 0203 	bic.w	r2, r3, #3
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	685b      	ldr	r3, [r3, #4]
 8001b06:	4943      	ldr	r1, [pc, #268]	; (8001c14 <HAL_RCC_ClockConfig+0x1f0>)
 8001b08:	4313      	orrs	r3, r2
 8001b0a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001b0c:	f7ff f80a 	bl	8000b24 <HAL_GetTick>
 8001b10:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b12:	e00a      	b.n	8001b2a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b14:	f7ff f806 	bl	8000b24 <HAL_GetTick>
 8001b18:	4602      	mov	r2, r0
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	1ad3      	subs	r3, r2, r3
 8001b1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b22:	4293      	cmp	r3, r2
 8001b24:	d901      	bls.n	8001b2a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001b26:	2303      	movs	r3, #3
 8001b28:	e06e      	b.n	8001c08 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b2a:	4b3a      	ldr	r3, [pc, #232]	; (8001c14 <HAL_RCC_ClockConfig+0x1f0>)
 8001b2c:	689b      	ldr	r3, [r3, #8]
 8001b2e:	f003 020c 	and.w	r2, r3, #12
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	685b      	ldr	r3, [r3, #4]
 8001b36:	009b      	lsls	r3, r3, #2
 8001b38:	429a      	cmp	r2, r3
 8001b3a:	d1eb      	bne.n	8001b14 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	f003 0302 	and.w	r3, r3, #2
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d010      	beq.n	8001b6a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	689a      	ldr	r2, [r3, #8]
 8001b4c:	4b31      	ldr	r3, [pc, #196]	; (8001c14 <HAL_RCC_ClockConfig+0x1f0>)
 8001b4e:	689b      	ldr	r3, [r3, #8]
 8001b50:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001b54:	429a      	cmp	r2, r3
 8001b56:	d208      	bcs.n	8001b6a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b58:	4b2e      	ldr	r3, [pc, #184]	; (8001c14 <HAL_RCC_ClockConfig+0x1f0>)
 8001b5a:	689b      	ldr	r3, [r3, #8]
 8001b5c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	689b      	ldr	r3, [r3, #8]
 8001b64:	492b      	ldr	r1, [pc, #172]	; (8001c14 <HAL_RCC_ClockConfig+0x1f0>)
 8001b66:	4313      	orrs	r3, r2
 8001b68:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001b6a:	4b29      	ldr	r3, [pc, #164]	; (8001c10 <HAL_RCC_ClockConfig+0x1ec>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f003 0307 	and.w	r3, r3, #7
 8001b72:	683a      	ldr	r2, [r7, #0]
 8001b74:	429a      	cmp	r2, r3
 8001b76:	d210      	bcs.n	8001b9a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b78:	4b25      	ldr	r3, [pc, #148]	; (8001c10 <HAL_RCC_ClockConfig+0x1ec>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f023 0207 	bic.w	r2, r3, #7
 8001b80:	4923      	ldr	r1, [pc, #140]	; (8001c10 <HAL_RCC_ClockConfig+0x1ec>)
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	4313      	orrs	r3, r2
 8001b86:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b88:	4b21      	ldr	r3, [pc, #132]	; (8001c10 <HAL_RCC_ClockConfig+0x1ec>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f003 0307 	and.w	r3, r3, #7
 8001b90:	683a      	ldr	r2, [r7, #0]
 8001b92:	429a      	cmp	r2, r3
 8001b94:	d001      	beq.n	8001b9a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001b96:	2301      	movs	r3, #1
 8001b98:	e036      	b.n	8001c08 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f003 0304 	and.w	r3, r3, #4
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d008      	beq.n	8001bb8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ba6:	4b1b      	ldr	r3, [pc, #108]	; (8001c14 <HAL_RCC_ClockConfig+0x1f0>)
 8001ba8:	689b      	ldr	r3, [r3, #8]
 8001baa:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	68db      	ldr	r3, [r3, #12]
 8001bb2:	4918      	ldr	r1, [pc, #96]	; (8001c14 <HAL_RCC_ClockConfig+0x1f0>)
 8001bb4:	4313      	orrs	r3, r2
 8001bb6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f003 0308 	and.w	r3, r3, #8
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d009      	beq.n	8001bd8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001bc4:	4b13      	ldr	r3, [pc, #76]	; (8001c14 <HAL_RCC_ClockConfig+0x1f0>)
 8001bc6:	689b      	ldr	r3, [r3, #8]
 8001bc8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	691b      	ldr	r3, [r3, #16]
 8001bd0:	00db      	lsls	r3, r3, #3
 8001bd2:	4910      	ldr	r1, [pc, #64]	; (8001c14 <HAL_RCC_ClockConfig+0x1f0>)
 8001bd4:	4313      	orrs	r3, r2
 8001bd6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001bd8:	f000 f824 	bl	8001c24 <HAL_RCC_GetSysClockFreq>
 8001bdc:	4602      	mov	r2, r0
 8001bde:	4b0d      	ldr	r3, [pc, #52]	; (8001c14 <HAL_RCC_ClockConfig+0x1f0>)
 8001be0:	689b      	ldr	r3, [r3, #8]
 8001be2:	091b      	lsrs	r3, r3, #4
 8001be4:	f003 030f 	and.w	r3, r3, #15
 8001be8:	490b      	ldr	r1, [pc, #44]	; (8001c18 <HAL_RCC_ClockConfig+0x1f4>)
 8001bea:	5ccb      	ldrb	r3, [r1, r3]
 8001bec:	f003 031f 	and.w	r3, r3, #31
 8001bf0:	fa22 f303 	lsr.w	r3, r2, r3
 8001bf4:	4a09      	ldr	r2, [pc, #36]	; (8001c1c <HAL_RCC_ClockConfig+0x1f8>)
 8001bf6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001bf8:	4b09      	ldr	r3, [pc, #36]	; (8001c20 <HAL_RCC_ClockConfig+0x1fc>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	f7fe ff41 	bl	8000a84 <HAL_InitTick>
 8001c02:	4603      	mov	r3, r0
 8001c04:	72fb      	strb	r3, [r7, #11]

  return status;
 8001c06:	7afb      	ldrb	r3, [r7, #11]
}
 8001c08:	4618      	mov	r0, r3
 8001c0a:	3710      	adds	r7, #16
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bd80      	pop	{r7, pc}
 8001c10:	40022000 	.word	0x40022000
 8001c14:	40021000 	.word	0x40021000
 8001c18:	080026c4 	.word	0x080026c4
 8001c1c:	20000000 	.word	0x20000000
 8001c20:	20000004 	.word	0x20000004

08001c24 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b089      	sub	sp, #36	; 0x24
 8001c28:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	61fb      	str	r3, [r7, #28]
 8001c2e:	2300      	movs	r3, #0
 8001c30:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c32:	4b3e      	ldr	r3, [pc, #248]	; (8001d2c <HAL_RCC_GetSysClockFreq+0x108>)
 8001c34:	689b      	ldr	r3, [r3, #8]
 8001c36:	f003 030c 	and.w	r3, r3, #12
 8001c3a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001c3c:	4b3b      	ldr	r3, [pc, #236]	; (8001d2c <HAL_RCC_GetSysClockFreq+0x108>)
 8001c3e:	68db      	ldr	r3, [r3, #12]
 8001c40:	f003 0303 	and.w	r3, r3, #3
 8001c44:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001c46:	693b      	ldr	r3, [r7, #16]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d005      	beq.n	8001c58 <HAL_RCC_GetSysClockFreq+0x34>
 8001c4c:	693b      	ldr	r3, [r7, #16]
 8001c4e:	2b0c      	cmp	r3, #12
 8001c50:	d121      	bne.n	8001c96 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	2b01      	cmp	r3, #1
 8001c56:	d11e      	bne.n	8001c96 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001c58:	4b34      	ldr	r3, [pc, #208]	; (8001d2c <HAL_RCC_GetSysClockFreq+0x108>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f003 0308 	and.w	r3, r3, #8
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d107      	bne.n	8001c74 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001c64:	4b31      	ldr	r3, [pc, #196]	; (8001d2c <HAL_RCC_GetSysClockFreq+0x108>)
 8001c66:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001c6a:	0a1b      	lsrs	r3, r3, #8
 8001c6c:	f003 030f 	and.w	r3, r3, #15
 8001c70:	61fb      	str	r3, [r7, #28]
 8001c72:	e005      	b.n	8001c80 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001c74:	4b2d      	ldr	r3, [pc, #180]	; (8001d2c <HAL_RCC_GetSysClockFreq+0x108>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	091b      	lsrs	r3, r3, #4
 8001c7a:	f003 030f 	and.w	r3, r3, #15
 8001c7e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001c80:	4a2b      	ldr	r2, [pc, #172]	; (8001d30 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001c82:	69fb      	ldr	r3, [r7, #28]
 8001c84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c88:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001c8a:	693b      	ldr	r3, [r7, #16]
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d10d      	bne.n	8001cac <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001c90:	69fb      	ldr	r3, [r7, #28]
 8001c92:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001c94:	e00a      	b.n	8001cac <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001c96:	693b      	ldr	r3, [r7, #16]
 8001c98:	2b04      	cmp	r3, #4
 8001c9a:	d102      	bne.n	8001ca2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001c9c:	4b25      	ldr	r3, [pc, #148]	; (8001d34 <HAL_RCC_GetSysClockFreq+0x110>)
 8001c9e:	61bb      	str	r3, [r7, #24]
 8001ca0:	e004      	b.n	8001cac <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001ca2:	693b      	ldr	r3, [r7, #16]
 8001ca4:	2b08      	cmp	r3, #8
 8001ca6:	d101      	bne.n	8001cac <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001ca8:	4b23      	ldr	r3, [pc, #140]	; (8001d38 <HAL_RCC_GetSysClockFreq+0x114>)
 8001caa:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001cac:	693b      	ldr	r3, [r7, #16]
 8001cae:	2b0c      	cmp	r3, #12
 8001cb0:	d134      	bne.n	8001d1c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001cb2:	4b1e      	ldr	r3, [pc, #120]	; (8001d2c <HAL_RCC_GetSysClockFreq+0x108>)
 8001cb4:	68db      	ldr	r3, [r3, #12]
 8001cb6:	f003 0303 	and.w	r3, r3, #3
 8001cba:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001cbc:	68bb      	ldr	r3, [r7, #8]
 8001cbe:	2b02      	cmp	r3, #2
 8001cc0:	d003      	beq.n	8001cca <HAL_RCC_GetSysClockFreq+0xa6>
 8001cc2:	68bb      	ldr	r3, [r7, #8]
 8001cc4:	2b03      	cmp	r3, #3
 8001cc6:	d003      	beq.n	8001cd0 <HAL_RCC_GetSysClockFreq+0xac>
 8001cc8:	e005      	b.n	8001cd6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001cca:	4b1a      	ldr	r3, [pc, #104]	; (8001d34 <HAL_RCC_GetSysClockFreq+0x110>)
 8001ccc:	617b      	str	r3, [r7, #20]
      break;
 8001cce:	e005      	b.n	8001cdc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001cd0:	4b19      	ldr	r3, [pc, #100]	; (8001d38 <HAL_RCC_GetSysClockFreq+0x114>)
 8001cd2:	617b      	str	r3, [r7, #20]
      break;
 8001cd4:	e002      	b.n	8001cdc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001cd6:	69fb      	ldr	r3, [r7, #28]
 8001cd8:	617b      	str	r3, [r7, #20]
      break;
 8001cda:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001cdc:	4b13      	ldr	r3, [pc, #76]	; (8001d2c <HAL_RCC_GetSysClockFreq+0x108>)
 8001cde:	68db      	ldr	r3, [r3, #12]
 8001ce0:	091b      	lsrs	r3, r3, #4
 8001ce2:	f003 0307 	and.w	r3, r3, #7
 8001ce6:	3301      	adds	r3, #1
 8001ce8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001cea:	4b10      	ldr	r3, [pc, #64]	; (8001d2c <HAL_RCC_GetSysClockFreq+0x108>)
 8001cec:	68db      	ldr	r3, [r3, #12]
 8001cee:	0a1b      	lsrs	r3, r3, #8
 8001cf0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001cf4:	697a      	ldr	r2, [r7, #20]
 8001cf6:	fb03 f202 	mul.w	r2, r3, r2
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d00:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001d02:	4b0a      	ldr	r3, [pc, #40]	; (8001d2c <HAL_RCC_GetSysClockFreq+0x108>)
 8001d04:	68db      	ldr	r3, [r3, #12]
 8001d06:	0e5b      	lsrs	r3, r3, #25
 8001d08:	f003 0303 	and.w	r3, r3, #3
 8001d0c:	3301      	adds	r3, #1
 8001d0e:	005b      	lsls	r3, r3, #1
 8001d10:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001d12:	697a      	ldr	r2, [r7, #20]
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d1a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001d1c:	69bb      	ldr	r3, [r7, #24]
}
 8001d1e:	4618      	mov	r0, r3
 8001d20:	3724      	adds	r7, #36	; 0x24
 8001d22:	46bd      	mov	sp, r7
 8001d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d28:	4770      	bx	lr
 8001d2a:	bf00      	nop
 8001d2c:	40021000 	.word	0x40021000
 8001d30:	080026d4 	.word	0x080026d4
 8001d34:	00f42400 	.word	0x00f42400
 8001d38:	007a1200 	.word	0x007a1200

08001d3c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b086      	sub	sp, #24
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001d44:	2300      	movs	r3, #0
 8001d46:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001d48:	4b2a      	ldr	r3, [pc, #168]	; (8001df4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d4c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d003      	beq.n	8001d5c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001d54:	f7ff f9a0 	bl	8001098 <HAL_PWREx_GetVoltageRange>
 8001d58:	6178      	str	r0, [r7, #20]
 8001d5a:	e014      	b.n	8001d86 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001d5c:	4b25      	ldr	r3, [pc, #148]	; (8001df4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d60:	4a24      	ldr	r2, [pc, #144]	; (8001df4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d62:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d66:	6593      	str	r3, [r2, #88]	; 0x58
 8001d68:	4b22      	ldr	r3, [pc, #136]	; (8001df4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d6c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d70:	60fb      	str	r3, [r7, #12]
 8001d72:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001d74:	f7ff f990 	bl	8001098 <HAL_PWREx_GetVoltageRange>
 8001d78:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001d7a:	4b1e      	ldr	r3, [pc, #120]	; (8001df4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d7e:	4a1d      	ldr	r2, [pc, #116]	; (8001df4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d80:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d84:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001d86:	697b      	ldr	r3, [r7, #20]
 8001d88:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001d8c:	d10b      	bne.n	8001da6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	2b80      	cmp	r3, #128	; 0x80
 8001d92:	d919      	bls.n	8001dc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	2ba0      	cmp	r3, #160	; 0xa0
 8001d98:	d902      	bls.n	8001da0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001d9a:	2302      	movs	r3, #2
 8001d9c:	613b      	str	r3, [r7, #16]
 8001d9e:	e013      	b.n	8001dc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001da0:	2301      	movs	r3, #1
 8001da2:	613b      	str	r3, [r7, #16]
 8001da4:	e010      	b.n	8001dc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	2b80      	cmp	r3, #128	; 0x80
 8001daa:	d902      	bls.n	8001db2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001dac:	2303      	movs	r3, #3
 8001dae:	613b      	str	r3, [r7, #16]
 8001db0:	e00a      	b.n	8001dc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	2b80      	cmp	r3, #128	; 0x80
 8001db6:	d102      	bne.n	8001dbe <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001db8:	2302      	movs	r3, #2
 8001dba:	613b      	str	r3, [r7, #16]
 8001dbc:	e004      	b.n	8001dc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	2b70      	cmp	r3, #112	; 0x70
 8001dc2:	d101      	bne.n	8001dc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001dc4:	2301      	movs	r3, #1
 8001dc6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001dc8:	4b0b      	ldr	r3, [pc, #44]	; (8001df8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f023 0207 	bic.w	r2, r3, #7
 8001dd0:	4909      	ldr	r1, [pc, #36]	; (8001df8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001dd2:	693b      	ldr	r3, [r7, #16]
 8001dd4:	4313      	orrs	r3, r2
 8001dd6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001dd8:	4b07      	ldr	r3, [pc, #28]	; (8001df8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f003 0307 	and.w	r3, r3, #7
 8001de0:	693a      	ldr	r2, [r7, #16]
 8001de2:	429a      	cmp	r2, r3
 8001de4:	d001      	beq.n	8001dea <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001de6:	2301      	movs	r3, #1
 8001de8:	e000      	b.n	8001dec <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001dea:	2300      	movs	r3, #0
}
 8001dec:	4618      	mov	r0, r3
 8001dee:	3718      	adds	r7, #24
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bd80      	pop	{r7, pc}
 8001df4:	40021000 	.word	0x40021000
 8001df8:	40022000 	.word	0x40022000

08001dfc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b084      	sub	sp, #16
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d101      	bne.n	8001e0e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	e095      	b.n	8001f3a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d108      	bne.n	8001e28 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	685b      	ldr	r3, [r3, #4]
 8001e1a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001e1e:	d009      	beq.n	8001e34 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	2200      	movs	r2, #0
 8001e24:	61da      	str	r2, [r3, #28]
 8001e26:	e005      	b.n	8001e34 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	2200      	movs	r2, #0
 8001e32:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2200      	movs	r2, #0
 8001e38:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8001e40:	b2db      	uxtb	r3, r3
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d106      	bne.n	8001e54 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	2200      	movs	r2, #0
 8001e4a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001e4e:	6878      	ldr	r0, [r7, #4]
 8001e50:	f7fe fd58 	bl	8000904 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	2202      	movs	r2, #2
 8001e58:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	681a      	ldr	r2, [r3, #0]
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001e6a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	68db      	ldr	r3, [r3, #12]
 8001e70:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8001e74:	d902      	bls.n	8001e7c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8001e76:	2300      	movs	r3, #0
 8001e78:	60fb      	str	r3, [r7, #12]
 8001e7a:	e002      	b.n	8001e82 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8001e7c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e80:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	68db      	ldr	r3, [r3, #12]
 8001e86:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8001e8a:	d007      	beq.n	8001e9c <HAL_SPI_Init+0xa0>
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	68db      	ldr	r3, [r3, #12]
 8001e90:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8001e94:	d002      	beq.n	8001e9c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	2200      	movs	r2, #0
 8001e9a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	689b      	ldr	r3, [r3, #8]
 8001ea8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8001eac:	431a      	orrs	r2, r3
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	691b      	ldr	r3, [r3, #16]
 8001eb2:	f003 0302 	and.w	r3, r3, #2
 8001eb6:	431a      	orrs	r2, r3
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	695b      	ldr	r3, [r3, #20]
 8001ebc:	f003 0301 	and.w	r3, r3, #1
 8001ec0:	431a      	orrs	r2, r3
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	699b      	ldr	r3, [r3, #24]
 8001ec6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001eca:	431a      	orrs	r2, r3
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	69db      	ldr	r3, [r3, #28]
 8001ed0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001ed4:	431a      	orrs	r2, r3
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	6a1b      	ldr	r3, [r3, #32]
 8001eda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ede:	ea42 0103 	orr.w	r1, r2, r3
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ee6:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	430a      	orrs	r2, r1
 8001ef0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	699b      	ldr	r3, [r3, #24]
 8001ef6:	0c1b      	lsrs	r3, r3, #16
 8001ef8:	f003 0204 	and.w	r2, r3, #4
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f00:	f003 0310 	and.w	r3, r3, #16
 8001f04:	431a      	orrs	r2, r3
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f0a:	f003 0308 	and.w	r3, r3, #8
 8001f0e:	431a      	orrs	r2, r3
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	68db      	ldr	r3, [r3, #12]
 8001f14:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8001f18:	ea42 0103 	orr.w	r1, r2, r3
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	430a      	orrs	r2, r1
 8001f28:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	2201      	movs	r2, #1
 8001f34:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8001f38:	2300      	movs	r3, #0
}
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	3710      	adds	r7, #16
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}

08001f42 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8001f42:	b580      	push	{r7, lr}
 8001f44:	b08a      	sub	sp, #40	; 0x28
 8001f46:	af00      	add	r7, sp, #0
 8001f48:	60f8      	str	r0, [r7, #12]
 8001f4a:	60b9      	str	r1, [r7, #8]
 8001f4c:	607a      	str	r2, [r7, #4]
 8001f4e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8001f50:	2301      	movs	r3, #1
 8001f52:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8001f54:	2300      	movs	r3, #0
 8001f56:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8001f60:	2b01      	cmp	r3, #1
 8001f62:	d101      	bne.n	8001f68 <HAL_SPI_TransmitReceive+0x26>
 8001f64:	2302      	movs	r3, #2
 8001f66:	e20a      	b.n	800237e <HAL_SPI_TransmitReceive+0x43c>
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	2201      	movs	r2, #1
 8001f6c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001f70:	f7fe fdd8 	bl	8000b24 <HAL_GetTick>
 8001f74:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8001f7c:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	685b      	ldr	r3, [r3, #4]
 8001f82:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8001f84:	887b      	ldrh	r3, [r7, #2]
 8001f86:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8001f88:	887b      	ldrh	r3, [r7, #2]
 8001f8a:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8001f8c:	7efb      	ldrb	r3, [r7, #27]
 8001f8e:	2b01      	cmp	r3, #1
 8001f90:	d00e      	beq.n	8001fb0 <HAL_SPI_TransmitReceive+0x6e>
 8001f92:	697b      	ldr	r3, [r7, #20]
 8001f94:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001f98:	d106      	bne.n	8001fa8 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	689b      	ldr	r3, [r3, #8]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d102      	bne.n	8001fa8 <HAL_SPI_TransmitReceive+0x66>
 8001fa2:	7efb      	ldrb	r3, [r7, #27]
 8001fa4:	2b04      	cmp	r3, #4
 8001fa6:	d003      	beq.n	8001fb0 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8001fa8:	2302      	movs	r3, #2
 8001faa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8001fae:	e1e0      	b.n	8002372 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001fb0:	68bb      	ldr	r3, [r7, #8]
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d005      	beq.n	8001fc2 <HAL_SPI_TransmitReceive+0x80>
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d002      	beq.n	8001fc2 <HAL_SPI_TransmitReceive+0x80>
 8001fbc:	887b      	ldrh	r3, [r7, #2]
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d103      	bne.n	8001fca <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8001fc8:	e1d3      	b.n	8002372 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8001fd0:	b2db      	uxtb	r3, r3
 8001fd2:	2b04      	cmp	r3, #4
 8001fd4:	d003      	beq.n	8001fde <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	2205      	movs	r2, #5
 8001fda:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	687a      	ldr	r2, [r7, #4]
 8001fe8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	887a      	ldrh	r2, [r7, #2]
 8001fee:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	887a      	ldrh	r2, [r7, #2]
 8001ff6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	68ba      	ldr	r2, [r7, #8]
 8001ffe:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	887a      	ldrh	r2, [r7, #2]
 8002004:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	887a      	ldrh	r2, [r7, #2]
 800200a:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	2200      	movs	r2, #0
 8002010:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	2200      	movs	r2, #0
 8002016:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	68db      	ldr	r3, [r3, #12]
 800201c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002020:	d802      	bhi.n	8002028 <HAL_SPI_TransmitReceive+0xe6>
 8002022:	8a3b      	ldrh	r3, [r7, #16]
 8002024:	2b01      	cmp	r3, #1
 8002026:	d908      	bls.n	800203a <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	685a      	ldr	r2, [r3, #4]
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002036:	605a      	str	r2, [r3, #4]
 8002038:	e007      	b.n	800204a <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	685a      	ldr	r2, [r3, #4]
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002048:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002054:	2b40      	cmp	r3, #64	; 0x40
 8002056:	d007      	beq.n	8002068 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	681a      	ldr	r2, [r3, #0]
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002066:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	68db      	ldr	r3, [r3, #12]
 800206c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002070:	f240 8081 	bls.w	8002176 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	685b      	ldr	r3, [r3, #4]
 8002078:	2b00      	cmp	r3, #0
 800207a:	d002      	beq.n	8002082 <HAL_SPI_TransmitReceive+0x140>
 800207c:	8a7b      	ldrh	r3, [r7, #18]
 800207e:	2b01      	cmp	r3, #1
 8002080:	d16d      	bne.n	800215e <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002086:	881a      	ldrh	r2, [r3, #0]
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002092:	1c9a      	adds	r2, r3, #2
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800209c:	b29b      	uxth	r3, r3
 800209e:	3b01      	subs	r3, #1
 80020a0:	b29a      	uxth	r2, r3
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	87da      	strh	r2, [r3, #62]	; 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80020a6:	e05a      	b.n	800215e <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	689b      	ldr	r3, [r3, #8]
 80020ae:	f003 0302 	and.w	r3, r3, #2
 80020b2:	2b02      	cmp	r3, #2
 80020b4:	d11b      	bne.n	80020ee <HAL_SPI_TransmitReceive+0x1ac>
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80020ba:	b29b      	uxth	r3, r3
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d016      	beq.n	80020ee <HAL_SPI_TransmitReceive+0x1ac>
 80020c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020c2:	2b01      	cmp	r3, #1
 80020c4:	d113      	bne.n	80020ee <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020ca:	881a      	ldrh	r2, [r3, #0]
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020d6:	1c9a      	adds	r2, r3, #2
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80020e0:	b29b      	uxth	r3, r3
 80020e2:	3b01      	subs	r3, #1
 80020e4:	b29a      	uxth	r2, r3
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80020ea:	2300      	movs	r3, #0
 80020ec:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	689b      	ldr	r3, [r3, #8]
 80020f4:	f003 0301 	and.w	r3, r3, #1
 80020f8:	2b01      	cmp	r3, #1
 80020fa:	d11c      	bne.n	8002136 <HAL_SPI_TransmitReceive+0x1f4>
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002102:	b29b      	uxth	r3, r3
 8002104:	2b00      	cmp	r3, #0
 8002106:	d016      	beq.n	8002136 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	68da      	ldr	r2, [r3, #12]
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002112:	b292      	uxth	r2, r2
 8002114:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800211a:	1c9a      	adds	r2, r3, #2
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002126:	b29b      	uxth	r3, r3
 8002128:	3b01      	subs	r3, #1
 800212a:	b29a      	uxth	r2, r3
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002132:	2301      	movs	r3, #1
 8002134:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002136:	f7fe fcf5 	bl	8000b24 <HAL_GetTick>
 800213a:	4602      	mov	r2, r0
 800213c:	69fb      	ldr	r3, [r7, #28]
 800213e:	1ad3      	subs	r3, r2, r3
 8002140:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002142:	429a      	cmp	r2, r3
 8002144:	d80b      	bhi.n	800215e <HAL_SPI_TransmitReceive+0x21c>
 8002146:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002148:	f1b3 3fff 	cmp.w	r3, #4294967295
 800214c:	d007      	beq.n	800215e <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 800214e:	2303      	movs	r3, #3
 8002150:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	2201      	movs	r2, #1
 8002158:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 800215c:	e109      	b.n	8002372 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002162:	b29b      	uxth	r3, r3
 8002164:	2b00      	cmp	r3, #0
 8002166:	d19f      	bne.n	80020a8 <HAL_SPI_TransmitReceive+0x166>
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800216e:	b29b      	uxth	r3, r3
 8002170:	2b00      	cmp	r3, #0
 8002172:	d199      	bne.n	80020a8 <HAL_SPI_TransmitReceive+0x166>
 8002174:	e0e3      	b.n	800233e <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	2b00      	cmp	r3, #0
 800217c:	d003      	beq.n	8002186 <HAL_SPI_TransmitReceive+0x244>
 800217e:	8a7b      	ldrh	r3, [r7, #18]
 8002180:	2b01      	cmp	r3, #1
 8002182:	f040 80cf 	bne.w	8002324 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800218a:	b29b      	uxth	r3, r3
 800218c:	2b01      	cmp	r3, #1
 800218e:	d912      	bls.n	80021b6 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002194:	881a      	ldrh	r2, [r3, #0]
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021a0:	1c9a      	adds	r2, r3, #2
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80021aa:	b29b      	uxth	r3, r3
 80021ac:	3b02      	subs	r3, #2
 80021ae:	b29a      	uxth	r2, r3
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	87da      	strh	r2, [r3, #62]	; 0x3e
 80021b4:	e0b6      	b.n	8002324 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	330c      	adds	r3, #12
 80021c0:	7812      	ldrb	r2, [r2, #0]
 80021c2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021c8:	1c5a      	adds	r2, r3, #1
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80021d2:	b29b      	uxth	r3, r3
 80021d4:	3b01      	subs	r3, #1
 80021d6:	b29a      	uxth	r2, r3
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	87da      	strh	r2, [r3, #62]	; 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80021dc:	e0a2      	b.n	8002324 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	689b      	ldr	r3, [r3, #8]
 80021e4:	f003 0302 	and.w	r3, r3, #2
 80021e8:	2b02      	cmp	r3, #2
 80021ea:	d134      	bne.n	8002256 <HAL_SPI_TransmitReceive+0x314>
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80021f0:	b29b      	uxth	r3, r3
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d02f      	beq.n	8002256 <HAL_SPI_TransmitReceive+0x314>
 80021f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021f8:	2b01      	cmp	r3, #1
 80021fa:	d12c      	bne.n	8002256 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002200:	b29b      	uxth	r3, r3
 8002202:	2b01      	cmp	r3, #1
 8002204:	d912      	bls.n	800222c <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800220a:	881a      	ldrh	r2, [r3, #0]
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002216:	1c9a      	adds	r2, r3, #2
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002220:	b29b      	uxth	r3, r3
 8002222:	3b02      	subs	r3, #2
 8002224:	b29a      	uxth	r2, r3
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	87da      	strh	r2, [r3, #62]	; 0x3e
 800222a:	e012      	b.n	8002252 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	330c      	adds	r3, #12
 8002236:	7812      	ldrb	r2, [r2, #0]
 8002238:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800223e:	1c5a      	adds	r2, r3, #1
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002248:	b29b      	uxth	r3, r3
 800224a:	3b01      	subs	r3, #1
 800224c:	b29a      	uxth	r2, r3
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002252:	2300      	movs	r3, #0
 8002254:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	689b      	ldr	r3, [r3, #8]
 800225c:	f003 0301 	and.w	r3, r3, #1
 8002260:	2b01      	cmp	r3, #1
 8002262:	d148      	bne.n	80022f6 <HAL_SPI_TransmitReceive+0x3b4>
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800226a:	b29b      	uxth	r3, r3
 800226c:	2b00      	cmp	r3, #0
 800226e:	d042      	beq.n	80022f6 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002276:	b29b      	uxth	r3, r3
 8002278:	2b01      	cmp	r3, #1
 800227a:	d923      	bls.n	80022c4 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	68da      	ldr	r2, [r3, #12]
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002286:	b292      	uxth	r2, r2
 8002288:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800228e:	1c9a      	adds	r2, r3, #2
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800229a:	b29b      	uxth	r3, r3
 800229c:	3b02      	subs	r3, #2
 800229e:	b29a      	uxth	r2, r3
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80022ac:	b29b      	uxth	r3, r3
 80022ae:	2b01      	cmp	r3, #1
 80022b0:	d81f      	bhi.n	80022f2 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	685a      	ldr	r2, [r3, #4]
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80022c0:	605a      	str	r2, [r3, #4]
 80022c2:	e016      	b.n	80022f2 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	f103 020c 	add.w	r2, r3, #12
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022d0:	7812      	ldrb	r2, [r2, #0]
 80022d2:	b2d2      	uxtb	r2, r2
 80022d4:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022da:	1c5a      	adds	r2, r3, #1
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80022e6:	b29b      	uxth	r3, r3
 80022e8:	3b01      	subs	r3, #1
 80022ea:	b29a      	uxth	r2, r3
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80022f2:	2301      	movs	r3, #1
 80022f4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80022f6:	f7fe fc15 	bl	8000b24 <HAL_GetTick>
 80022fa:	4602      	mov	r2, r0
 80022fc:	69fb      	ldr	r3, [r7, #28]
 80022fe:	1ad3      	subs	r3, r2, r3
 8002300:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002302:	429a      	cmp	r2, r3
 8002304:	d803      	bhi.n	800230e <HAL_SPI_TransmitReceive+0x3cc>
 8002306:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002308:	f1b3 3fff 	cmp.w	r3, #4294967295
 800230c:	d102      	bne.n	8002314 <HAL_SPI_TransmitReceive+0x3d2>
 800230e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002310:	2b00      	cmp	r3, #0
 8002312:	d107      	bne.n	8002324 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8002314:	2303      	movs	r3, #3
 8002316:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	2201      	movs	r2, #1
 800231e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 8002322:	e026      	b.n	8002372 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002328:	b29b      	uxth	r3, r3
 800232a:	2b00      	cmp	r3, #0
 800232c:	f47f af57 	bne.w	80021de <HAL_SPI_TransmitReceive+0x29c>
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002336:	b29b      	uxth	r3, r3
 8002338:	2b00      	cmp	r3, #0
 800233a:	f47f af50 	bne.w	80021de <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800233e:	69fa      	ldr	r2, [r7, #28]
 8002340:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002342:	68f8      	ldr	r0, [r7, #12]
 8002344:	f000 f93e 	bl	80025c4 <SPI_EndRxTxTransaction>
 8002348:	4603      	mov	r3, r0
 800234a:	2b00      	cmp	r3, #0
 800234c:	d005      	beq.n	800235a <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 800234e:	2301      	movs	r3, #1
 8002350:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	2220      	movs	r2, #32
 8002358:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800235e:	2b00      	cmp	r3, #0
 8002360:	d003      	beq.n	800236a <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8002362:	2301      	movs	r3, #1
 8002364:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002368:	e003      	b.n	8002372 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	2201      	movs	r2, #1
 800236e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	2200      	movs	r2, #0
 8002376:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800237a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800237e:	4618      	mov	r0, r3
 8002380:	3728      	adds	r7, #40	; 0x28
 8002382:	46bd      	mov	sp, r7
 8002384:	bd80      	pop	{r7, pc}
	...

08002388 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b088      	sub	sp, #32
 800238c:	af00      	add	r7, sp, #0
 800238e:	60f8      	str	r0, [r7, #12]
 8002390:	60b9      	str	r1, [r7, #8]
 8002392:	603b      	str	r3, [r7, #0]
 8002394:	4613      	mov	r3, r2
 8002396:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002398:	f7fe fbc4 	bl	8000b24 <HAL_GetTick>
 800239c:	4602      	mov	r2, r0
 800239e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023a0:	1a9b      	subs	r3, r3, r2
 80023a2:	683a      	ldr	r2, [r7, #0]
 80023a4:	4413      	add	r3, r2
 80023a6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80023a8:	f7fe fbbc 	bl	8000b24 <HAL_GetTick>
 80023ac:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80023ae:	4b39      	ldr	r3, [pc, #228]	; (8002494 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	015b      	lsls	r3, r3, #5
 80023b4:	0d1b      	lsrs	r3, r3, #20
 80023b6:	69fa      	ldr	r2, [r7, #28]
 80023b8:	fb02 f303 	mul.w	r3, r2, r3
 80023bc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80023be:	e054      	b.n	800246a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023c6:	d050      	beq.n	800246a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80023c8:	f7fe fbac 	bl	8000b24 <HAL_GetTick>
 80023cc:	4602      	mov	r2, r0
 80023ce:	69bb      	ldr	r3, [r7, #24]
 80023d0:	1ad3      	subs	r3, r2, r3
 80023d2:	69fa      	ldr	r2, [r7, #28]
 80023d4:	429a      	cmp	r2, r3
 80023d6:	d902      	bls.n	80023de <SPI_WaitFlagStateUntilTimeout+0x56>
 80023d8:	69fb      	ldr	r3, [r7, #28]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d13d      	bne.n	800245a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	685a      	ldr	r2, [r3, #4]
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80023ec:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	685b      	ldr	r3, [r3, #4]
 80023f2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80023f6:	d111      	bne.n	800241c <SPI_WaitFlagStateUntilTimeout+0x94>
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	689b      	ldr	r3, [r3, #8]
 80023fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002400:	d004      	beq.n	800240c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	689b      	ldr	r3, [r3, #8]
 8002406:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800240a:	d107      	bne.n	800241c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	681a      	ldr	r2, [r3, #0]
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800241a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002420:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002424:	d10f      	bne.n	8002446 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	681a      	ldr	r2, [r3, #0]
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002434:	601a      	str	r2, [r3, #0]
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	681a      	ldr	r2, [r3, #0]
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002444:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	2201      	movs	r2, #1
 800244a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	2200      	movs	r2, #0
 8002452:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8002456:	2303      	movs	r3, #3
 8002458:	e017      	b.n	800248a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800245a:	697b      	ldr	r3, [r7, #20]
 800245c:	2b00      	cmp	r3, #0
 800245e:	d101      	bne.n	8002464 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002460:	2300      	movs	r3, #0
 8002462:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002464:	697b      	ldr	r3, [r7, #20]
 8002466:	3b01      	subs	r3, #1
 8002468:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	689a      	ldr	r2, [r3, #8]
 8002470:	68bb      	ldr	r3, [r7, #8]
 8002472:	4013      	ands	r3, r2
 8002474:	68ba      	ldr	r2, [r7, #8]
 8002476:	429a      	cmp	r2, r3
 8002478:	bf0c      	ite	eq
 800247a:	2301      	moveq	r3, #1
 800247c:	2300      	movne	r3, #0
 800247e:	b2db      	uxtb	r3, r3
 8002480:	461a      	mov	r2, r3
 8002482:	79fb      	ldrb	r3, [r7, #7]
 8002484:	429a      	cmp	r2, r3
 8002486:	d19b      	bne.n	80023c0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002488:	2300      	movs	r3, #0
}
 800248a:	4618      	mov	r0, r3
 800248c:	3720      	adds	r7, #32
 800248e:	46bd      	mov	sp, r7
 8002490:	bd80      	pop	{r7, pc}
 8002492:	bf00      	nop
 8002494:	20000000 	.word	0x20000000

08002498 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b08a      	sub	sp, #40	; 0x28
 800249c:	af00      	add	r7, sp, #0
 800249e:	60f8      	str	r0, [r7, #12]
 80024a0:	60b9      	str	r1, [r7, #8]
 80024a2:	607a      	str	r2, [r7, #4]
 80024a4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80024a6:	2300      	movs	r3, #0
 80024a8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80024aa:	f7fe fb3b 	bl	8000b24 <HAL_GetTick>
 80024ae:	4602      	mov	r2, r0
 80024b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024b2:	1a9b      	subs	r3, r3, r2
 80024b4:	683a      	ldr	r2, [r7, #0]
 80024b6:	4413      	add	r3, r2
 80024b8:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 80024ba:	f7fe fb33 	bl	8000b24 <HAL_GetTick>
 80024be:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	330c      	adds	r3, #12
 80024c6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80024c8:	4b3d      	ldr	r3, [pc, #244]	; (80025c0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80024ca:	681a      	ldr	r2, [r3, #0]
 80024cc:	4613      	mov	r3, r2
 80024ce:	009b      	lsls	r3, r3, #2
 80024d0:	4413      	add	r3, r2
 80024d2:	00da      	lsls	r2, r3, #3
 80024d4:	1ad3      	subs	r3, r2, r3
 80024d6:	0d1b      	lsrs	r3, r3, #20
 80024d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80024da:	fb02 f303 	mul.w	r3, r2, r3
 80024de:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80024e0:	e060      	b.n	80025a4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80024e2:	68bb      	ldr	r3, [r7, #8]
 80024e4:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80024e8:	d107      	bne.n	80024fa <SPI_WaitFifoStateUntilTimeout+0x62>
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d104      	bne.n	80024fa <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80024f0:	69fb      	ldr	r3, [r7, #28]
 80024f2:	781b      	ldrb	r3, [r3, #0]
 80024f4:	b2db      	uxtb	r3, r3
 80024f6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80024f8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002500:	d050      	beq.n	80025a4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002502:	f7fe fb0f 	bl	8000b24 <HAL_GetTick>
 8002506:	4602      	mov	r2, r0
 8002508:	6a3b      	ldr	r3, [r7, #32]
 800250a:	1ad3      	subs	r3, r2, r3
 800250c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800250e:	429a      	cmp	r2, r3
 8002510:	d902      	bls.n	8002518 <SPI_WaitFifoStateUntilTimeout+0x80>
 8002512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002514:	2b00      	cmp	r3, #0
 8002516:	d13d      	bne.n	8002594 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	685a      	ldr	r2, [r3, #4]
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002526:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002530:	d111      	bne.n	8002556 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	689b      	ldr	r3, [r3, #8]
 8002536:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800253a:	d004      	beq.n	8002546 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	689b      	ldr	r3, [r3, #8]
 8002540:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002544:	d107      	bne.n	8002556 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	681a      	ldr	r2, [r3, #0]
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002554:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800255a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800255e:	d10f      	bne.n	8002580 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	681a      	ldr	r2, [r3, #0]
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800256e:	601a      	str	r2, [r3, #0]
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	681a      	ldr	r2, [r3, #0]
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800257e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	2201      	movs	r2, #1
 8002584:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	2200      	movs	r2, #0
 800258c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8002590:	2303      	movs	r3, #3
 8002592:	e010      	b.n	80025b6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002594:	69bb      	ldr	r3, [r7, #24]
 8002596:	2b00      	cmp	r3, #0
 8002598:	d101      	bne.n	800259e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800259a:	2300      	movs	r3, #0
 800259c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800259e:	69bb      	ldr	r3, [r7, #24]
 80025a0:	3b01      	subs	r3, #1
 80025a2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	689a      	ldr	r2, [r3, #8]
 80025aa:	68bb      	ldr	r3, [r7, #8]
 80025ac:	4013      	ands	r3, r2
 80025ae:	687a      	ldr	r2, [r7, #4]
 80025b0:	429a      	cmp	r2, r3
 80025b2:	d196      	bne.n	80024e2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80025b4:	2300      	movs	r3, #0
}
 80025b6:	4618      	mov	r0, r3
 80025b8:	3728      	adds	r7, #40	; 0x28
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bd80      	pop	{r7, pc}
 80025be:	bf00      	nop
 80025c0:	20000000 	.word	0x20000000

080025c4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b086      	sub	sp, #24
 80025c8:	af02      	add	r7, sp, #8
 80025ca:	60f8      	str	r0, [r7, #12]
 80025cc:	60b9      	str	r1, [r7, #8]
 80025ce:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	9300      	str	r3, [sp, #0]
 80025d4:	68bb      	ldr	r3, [r7, #8]
 80025d6:	2200      	movs	r2, #0
 80025d8:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80025dc:	68f8      	ldr	r0, [r7, #12]
 80025de:	f7ff ff5b 	bl	8002498 <SPI_WaitFifoStateUntilTimeout>
 80025e2:	4603      	mov	r3, r0
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d007      	beq.n	80025f8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80025ec:	f043 0220 	orr.w	r2, r3, #32
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80025f4:	2303      	movs	r3, #3
 80025f6:	e027      	b.n	8002648 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	9300      	str	r3, [sp, #0]
 80025fc:	68bb      	ldr	r3, [r7, #8]
 80025fe:	2200      	movs	r2, #0
 8002600:	2180      	movs	r1, #128	; 0x80
 8002602:	68f8      	ldr	r0, [r7, #12]
 8002604:	f7ff fec0 	bl	8002388 <SPI_WaitFlagStateUntilTimeout>
 8002608:	4603      	mov	r3, r0
 800260a:	2b00      	cmp	r3, #0
 800260c:	d007      	beq.n	800261e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002612:	f043 0220 	orr.w	r2, r3, #32
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800261a:	2303      	movs	r3, #3
 800261c:	e014      	b.n	8002648 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	9300      	str	r3, [sp, #0]
 8002622:	68bb      	ldr	r3, [r7, #8]
 8002624:	2200      	movs	r2, #0
 8002626:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800262a:	68f8      	ldr	r0, [r7, #12]
 800262c:	f7ff ff34 	bl	8002498 <SPI_WaitFifoStateUntilTimeout>
 8002630:	4603      	mov	r3, r0
 8002632:	2b00      	cmp	r3, #0
 8002634:	d007      	beq.n	8002646 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800263a:	f043 0220 	orr.w	r2, r3, #32
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8002642:	2303      	movs	r3, #3
 8002644:	e000      	b.n	8002648 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8002646:	2300      	movs	r3, #0
}
 8002648:	4618      	mov	r0, r3
 800264a:	3710      	adds	r7, #16
 800264c:	46bd      	mov	sp, r7
 800264e:	bd80      	pop	{r7, pc}

08002650 <memset>:
 8002650:	4402      	add	r2, r0
 8002652:	4603      	mov	r3, r0
 8002654:	4293      	cmp	r3, r2
 8002656:	d100      	bne.n	800265a <memset+0xa>
 8002658:	4770      	bx	lr
 800265a:	f803 1b01 	strb.w	r1, [r3], #1
 800265e:	e7f9      	b.n	8002654 <memset+0x4>

08002660 <__libc_init_array>:
 8002660:	b570      	push	{r4, r5, r6, lr}
 8002662:	4d0d      	ldr	r5, [pc, #52]	; (8002698 <__libc_init_array+0x38>)
 8002664:	4c0d      	ldr	r4, [pc, #52]	; (800269c <__libc_init_array+0x3c>)
 8002666:	1b64      	subs	r4, r4, r5
 8002668:	10a4      	asrs	r4, r4, #2
 800266a:	2600      	movs	r6, #0
 800266c:	42a6      	cmp	r6, r4
 800266e:	d109      	bne.n	8002684 <__libc_init_array+0x24>
 8002670:	4d0b      	ldr	r5, [pc, #44]	; (80026a0 <__libc_init_array+0x40>)
 8002672:	4c0c      	ldr	r4, [pc, #48]	; (80026a4 <__libc_init_array+0x44>)
 8002674:	f000 f818 	bl	80026a8 <_init>
 8002678:	1b64      	subs	r4, r4, r5
 800267a:	10a4      	asrs	r4, r4, #2
 800267c:	2600      	movs	r6, #0
 800267e:	42a6      	cmp	r6, r4
 8002680:	d105      	bne.n	800268e <__libc_init_array+0x2e>
 8002682:	bd70      	pop	{r4, r5, r6, pc}
 8002684:	f855 3b04 	ldr.w	r3, [r5], #4
 8002688:	4798      	blx	r3
 800268a:	3601      	adds	r6, #1
 800268c:	e7ee      	b.n	800266c <__libc_init_array+0xc>
 800268e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002692:	4798      	blx	r3
 8002694:	3601      	adds	r6, #1
 8002696:	e7f2      	b.n	800267e <__libc_init_array+0x1e>
 8002698:	08002704 	.word	0x08002704
 800269c:	08002704 	.word	0x08002704
 80026a0:	08002704 	.word	0x08002704
 80026a4:	08002708 	.word	0x08002708

080026a8 <_init>:
 80026a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026aa:	bf00      	nop
 80026ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80026ae:	bc08      	pop	{r3}
 80026b0:	469e      	mov	lr, r3
 80026b2:	4770      	bx	lr

080026b4 <_fini>:
 80026b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026b6:	bf00      	nop
 80026b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80026ba:	bc08      	pop	{r3}
 80026bc:	469e      	mov	lr, r3
 80026be:	4770      	bx	lr
