# VHDL Boilerplate
Boilerplate for Modelsim and Questasim projects without config files for the masters degree Embedded Systems at the UAS Technikum Wien

## Usage
Fork or clone project, change filenames, change files, then run the scripts

```
vlib work
do compile.do
do sim.do
```


