technology,global_cycle_seconds,width|datawidth,depth,energy,area,action
16nm,1e-9,1024,1024,2641.92,131570,read
16nm,1e-9,1024,1024,2519.04,131570,write|update
16nm,1e-9,1024,1024,0.381,131570,leak

# Read: 2.58 uW / MHz
# Write: 2.46 uW / MHz
# Leak + Refresh: (105uw leak) + (276uW refresh) = 381uW

# @ARTICLE{9131838,
#   author={Giterman, Robert and Shalom, Amir and Burg, Andreas and Fish, Alexander and Teman, Adam},
#   journal={IEEE Solid-State Circuits Letters}, 
#   title={A 1-Mbit Fully Logic-Compatible 3T Gain-Cell Embedded DRAM in 16-nm FinFET}, 
#   year={2020},
#   volume={3},
#   number={},
#   pages={110-113},
#   keywords={Random access memory;FinFETs;Temperature measurement;Leakage currents;Power demand;Voltage measurement;Embedded DRAM;gain cell (GC);low voltage;retention time;SRAM},
#   doi={10.1109/LSSC.2020.3006496}}
