# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1110 0.001024 4096 235 500 16256 3.26656 40.5008 104.855 148.676 148.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1530 3.2e-05 1024 210 620 575488 47.6985 26.882 436.344 837.573 1348.67 1348.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1930 0.000512 2048 80 140 38208 3.4775 9.65942 124.097 137.273 137.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1590 0.001024 2048 490 390 16000 1.36986 11.3234 52.4022 65.1381 65.1964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 390 3.2e-05 2048 85 1840 315392 184.044 55.8602 1537.42 1669.51 3447.06 3447.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1900 0.001024 1024 240 170 18240 0.747392 2.98803 51.2829 55.0613 55.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1960 3.2e-05 512 320 210 577536 25.2548 13.3534 79.2908 419.085 537.174 537.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1310 0.000128 2048 200 1980 140032 17.9078 14.3483 620.275 418.992 1071.63 1071.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1930 6.4e-05 4096 150 2050 301824 55.7568 2325.76 1675.47 4057.04 4057.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 830 0.001024 1024 60 200 17984 0.751616 3.45568 51.3023 55.5544 55.6151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1110 0.001024 4096 235 500 16200 3.2615 46.8073 104.708 154.829 154.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1530 3.2e-05 1024 210 620 574848 47.8793 26.9441 495.42 838.124 1408.54 1408.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1930 0.000512 2048 80 140 38232 3.49184 11.1087 124.018 138.662 138.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1590 0.001024 2048 490 390 15984 1.36426 12.9408 52.4375 66.7848 66.8447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 390 3.2e-05 2048 85 1840 317952 183.447 56.0401 1775.96 1669.93 3685.6 3685.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1900 0.001024 1024 240 170 18216 0.747584 3.39763 51.2897 55.4768 55.5341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1960 3.2e-05 512 320 210 576000 25.3789 13.3782 90.0447 419.341 548.33 548.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1310 0.000128 2048 200 1980 139968 17.9327 14.3913 714.287 419.942 1166.66 1166.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1930 6.4e-05 4096 150 2050 301824 55.7514 2637.69 1677.51 4371.01 4371.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 830 0.001024 1024 60 200 17928 0.747776 3.91578 51.2619 55.9687 56.0258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1110 0.001024 4096 235 500 16240 3.2727 49.5022 105.045 157.877 157.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1530 3.2e-05 1024 210 620 574720 47.7327 26.9213 516.999 838.499 1430.32 1430.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1930 0.000512 2048 80 140 38160 3.47805 11.6388 123.915 139.077 139.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1590 0.001024 2048 490 390 16000 1.3655 13.4799 52.5042 67.3929 67.4506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 390 3.2e-05 2048 85 1840 317440 183.863 56.066 1851.21 1676.88 3768.24 3768.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1900 0.001024 1024 240 170 18160 0.744256 3.53798 51.2246 55.5498 55.6069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1960 3.2e-05 512 320 210 576000 25.3065 13.3837 93.7404 420.112 552.73 552.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1310 0.000128 2048 200 1980 140160 17.8979 14.3957 746.767 419.483 1198.65 1198.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1930 6.4e-05 4096 150 2050 301840 55.7818 2753.89 1677.47 4487.2 4487.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 830 0.001024 1024 60 200 17920 0.745152 4.0919 51.2635 56.145 56.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1110 0.001024 4096 235 500 16224 3.26573 45.5741 104.852 153.747 153.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1530 3.2e-05 1024 210 620 574464 47.5883 26.868 482.774 836.225 1393.63 1393.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1930 0.000512 2048 80 140 38208 3.49491 10.8158 124.936 139.288 139.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1590 0.001024 2048 490 390 15936 1.36192 12.6133 52.3144 66.3312 66.3897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 390 3.2e-05 2048 85 1840 313344 183.268 55.6524 1704.23 1664.1 3607.47 3607.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1900 0.001024 1024 240 170 18144 0.742048 3.28934 51.2004 55.2756 55.3325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1960 3.2e-05 512 320 210 574464 25.322 13.347 87.2186 418.345 544.421 544.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1310 0.000128 2048 200 1980 139776 17.8395 14.3356 693.118 418.377 1143.78 1143.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1930 6.4e-05 4096 150 2050 301824 55.782 2564.35 1677.28 4297.45 4297.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 830 0.001024 1024 60 200 17952 0.746784 3.79482 51.3005 55.8825 55.9432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1110 0.001024 4096 235 500 16200 3.25427 46.0129 104.778 154.096 154.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1530 3.2e-05 1024 210 620 574400 47.8766 26.9537 488.139 836.994 1400.13 1400.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1930 0.000512 2048 80 140 38200 3.48461 11.0069 123.939 138.474 138.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1590 0.001024 2048 490 390 15900 1.36381 12.7713 52.2441 66.4226 66.4778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 390 3.2e-05 2048 85 1840 313600 183.792 55.9356 1726.19 1665.27 3631.41 3631.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1900 0.001024 1024 240 170 18200 0.74752 3.30803 51.2893 55.3894 55.4455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1960 3.2e-05 512 320 210 576000 25.3402 13.392 88.3994 418.738 546.06 546.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1310 0.000128 2048 200 1980 140000 17.9915 14.4131 704.208 418.887 1155.6 1155.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1930 6.4e-05 4096 150 2050 301800 55.7565 2593.28 1677.51 4326.59 4326.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 830 0.001024 1024 60 200 17900 0.745472 3.81949 51.2426 55.8518 55.9084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1110 0.001024 4096 235 500 16128 3.25254 46.9809 104.525 154.812 154.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1530 3.2e-05 1024 210 620 573440 47.7515 26.8907 501.738 837.058 1413.61 1413.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1930 0.000512 2048 80 140 38192 3.48848 11.436 125.119 140.086 140.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1590 0.001024 2048 490 390 15904 1.35782 13.1993 52.3212 66.9204 66.9778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 390 3.2e-05 2048 85 1840 315392 184.068 55.9927 1782.53 1674 3696.82 3697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1900 0.001024 1024 240 170 18144 0.745632 3.45664 51.2468 55.4912 55.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1960 3.2e-05 512 320 210 573440 25.3911 13.3618 90.8632 431.75 561.557 561.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1310 0.000128 2048 200 1980 139776 17.8793 14.354 720.697 418.83 1171.87 1171.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1930 6.4e-05 4096 150 2050 301728 55.7758 2648.25 1676.85 4380.92 4380.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 830 0.001024 1024 60 200 17920 0.74672 4.04029 53.6057 58.4347 58.4889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1110 0.001024 4096 235 500 16200 3.26909 48.0876 104.878 156.288 156.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1530 3.2e-05 1024 210 620 574080 47.8536 26.935 503.482 837.006 1415.44 1415.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1930 0.000512 2048 80 140 38160 3.48211 11.3986 123.933 138.856 138.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1590 0.001024 2048 490 390 15960 1.36582 13.2661 52.4582 67.1321 67.1887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 390 3.2e-05 2048 85 1840 314880 184.047 56.0436 1788.24 1668.72 3697.27 3697.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1900 0.001024 1024 240 170 18120 0.74736 3.44442 51.1982 55.4329 55.4917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1960 3.2e-05 512 320 210 572160 25.4233 13.3531 91.5065 417.39 547.862 548.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1310 0.000128 2048 200 1980 139680 17.9383 14.5281 721.889 418.939 1173.4 1173.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1930 6.4e-05 4096 150 2050 301800 55.7849 2669.23 1676.18 4401.25 4401.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 830 0.001024 1024 60 200 17880 0.745632 3.97722 51.2443 56.0107 56.0681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1110 0.001024 4096 235 500 16128 3.25632 46.6269 104.612 154.548 154.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1530 3.2e-05 1024 210 620 575488 47.5925 26.8789 488.97 838.443 1402.05 1402.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1930 0.000512 2048 80 140 38144 3.48013 11.0408 123.963 138.528 138.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1590 0.001024 2048 490 390 15872 1.35987 12.7683 52.2752 66.4441 66.5014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 390 3.2e-05 2048 85 1840 311296 184.893 55.851 1709.66 1671.39 3622.02 3622.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1900 0.001024 1024 240 170 18176 0.744928 3.37085 51.308 55.4676 55.5245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1960 3.2e-05 512 320 210 573440 25.2666 13.3269 88.4099 418.138 545.324 545.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1310 0.000128 2048 200 1980 139264 17.8591 14.3862 697.881 418.189 1148.42 1148.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1930 6.4e-05 4096 150 2050 301696 55.7665 2582.5 1678.12 4316.43 4316.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 830 0.001024 1024 60 200 17920 0.747392 3.90128 51.3246 56.0168 56.0722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1110 0.001024 4096 235 500 16128 3.26954 46.0902 104.956 154.37 154.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1530 3.2e-05 1024 210 620 574464 47.5997 26.8636 490.852 837.175 1402.65 1402.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1930 0.000512 2048 80 140 38016 3.47194 11.074 123.679 138.268 138.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1590 0.001024 2048 490 390 15744 1.35578 12.861 52.1088 66.3682 66.4259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 390 3.2e-05 2048 85 1840 307200 182.925 55.0871 1698.77 1649.5 3586.5 3586.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1900 0.001024 1024 240 170 18048 0.748288 3.3792 51.2249 55.3961 55.4519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1960 3.2e-05 512 320 210 571392 25.1431 13.2812 88.4738 416.706 543.786 543.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1310 0.000128 2048 200 1980 139776 17.8724 14.3324 703.878 419.057 1155.25 1155.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1930 6.4e-05 4096 150 2050 301632 55.7655 2604.49 1676.86 4337.17 4337.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 830 0.001024 1024 60 200 17856 0.74752 3.93046 51.3284 56.0484 56.1042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1110 0.001024 4096 235 500 16000 3.25005 49.4351 104.339 157.077 157.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1530 3.2e-05 1024 210 620 572800 47.8545 26.9332 521.012 837.913 1433.88 1434.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1930 0.000512 2048 80 140 38000 3.47747 11.9436 123.526 138.991 139.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1590 0.001024 2048 490 390 15800 1.36243 13.8383 52.293 67.535 67.5922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 390 3.2e-05 2048 85 1840 307200 183.209 55.2346 1812.28 1649.88 3700.83 3701.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1900 0.001024 1024 240 170 18000 0.741376 3.62701 50.1173 54.5274 54.5849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1960 3.2e-05 512 320 210 569600 25.3705 13.322 95.2316 416.953 551.064 551.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1310 0.000128 2048 200 1980 140000 17.9454 14.4445 755.576 419.545 1207.62 1207.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1930 6.4e-05 4096 150 2050 301600 55.7548 2752.04 1677.24 4485.07 4485.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 830 0.001024 1024 60 200 17800 0.743424 4.22762 51.2672 56.2814 56.3388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1110 0.001024 4096 235 500 15872 3.24278 55.9985 103.935 163.232 163.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1530 3.2e-05 1024 210 620 573440 47.4675 26.8268 614.969 835.984 1525.42 1525.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1930 0.000512 2048 80 140 37888 3.46522 13.9213 123.21 140.639 140.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1590 0.001024 2048 490 390 15616 1.34986 15.8716 51.9407 69.202 69.2597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 390 3.2e-05 2048 85 1840 311296 184.726 55.9657 2157.4 1671.84 4070.17 4070.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1900 0.001024 1024 240 170 17920 0.741376 4.32515 50.084 55.1924 55.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1960 3.2e-05 512 320 210 573440 26.1396 13.3269 113.074 418.575 571.387 571.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1310 0.000128 2048 200 1980 139264 17.8715 14.3813 884.14 418.575 1335.07 1335.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1930 6.4e-05 4096 150 2050 301568 55.7857 3247.82 1678.98 4982.63 4982.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 830 0.001024 1024 60 200 17664 0.746592 5.01469 50.1002 55.9024 55.9583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1110 0.001024 4096 235 510 16224 3.27005 67.9403 104.967 176.229 176.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1530 3.2e-05 1024 210 630 574464 47.8288 26.9148 532.151 838.433 1445.49 1445.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1930 0.000512 2048 80 150 38208 3.48582 9.97786 125.634 139.142 139.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1590 0.001024 2048 490 390 16064 1.36806 20.5528 52.5452 74.5072 74.5722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 390 3.2e-05 2048 85 1845 317440 184.025 55.9643 1519.81 1676.73 3436.75 3436.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1900 0.001024 1024 240 165 18304 0.745472 5.70163 51.3033 57.794 57.8519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1960 3.2e-05 512 320 210 576512 25.3976 13.355 150.711 419.425 609.074 609.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1310 0.000128 2048 200 1980 140160 17.8723 14.3499 611.235 419.36 1062.92 1063.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1930 6.4e-05 4096 150 2055 301856 55.581 2274.51 1677.43 4007.56 4007.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 830 0.001024 1024 60 210 17920 0.745024 7.15165 51.2982 59.2377 59.2951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1110 0.001024 4096 235 510 16200 3.26429 40.3743 104.87 148.561 148.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1530 3.2e-05 1024 210 630 574080 47.9877 26.9516 502.188 838.321 1415.62 1415.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1930 0.000512 2048 80 150 38200 3.48608 10.1181 124.471 138.12 138.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1590 0.001024 2048 490 390 16040 1.36445 21.4819 52.494 75.3844 75.4421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 390 3.2e-05 2048 85 1845 317440 184.502 56.2053 1537.97 1676.53 3455.42 3455.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1900 0.001024 1024 240 165 18280 0.748128 2.82371 51.2808 54.8963 54.9542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1960 3.2e-05 512 320 210 576000 25.4966 13.3788 139.956 419.551 598.576 598.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1310 0.000128 2048 200 1980 140160 17.9818 14.3769 618.933 419.316 1070.71 1070.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1930 6.4e-05 4096 150 2055 301840 55.72 2287.67 1677.16 4020.6 4020.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 830 0.001024 1024 60 210 17920 0.74752 3.51437 51.3092 55.6134 55.6708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1110 0.001024 4096 235 510 16176 3.26362 40.6097 104.69 148.619 148.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1530 3.2e-05 1024 210 630 573696 47.8484 26.9241 433.701 837.268 1345.91 1346.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1930 0.000512 2048 80 150 38160 3.46931 10.1012 123.908 137.521 137.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1590 0.001024 2048 490 390 16032 1.36602 11.0065 52.4504 64.8665 64.9256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 390 3.2e-05 2048 85 1845 316416 184.079 55.9876 1522.86 1672.35 3435.51 3435.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1900 0.001024 1024 240 165 18288 0.7448 2.81482 51.2856 54.8876 54.9464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1960 3.2e-05 512 320 210 574464 25.4723 13.3675 133.843 418.41 591.288 591.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1310 0.000128 2048 200 1980 139968 17.9044 14.4751 613.432 418.8 1064.72 1064.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1930 6.4e-05 4096 150 2055 301824 55.6646 2284 1675.68 4015.4 4015.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 830 0.001024 1024 60 210 17904 0.749568 3.49594 51.2771 55.5637 55.6197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1110 0.001024 4096 235 510 16184 3.26243 40.916 104.785 149.014 149.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1530 3.2e-05 1024 210 630 574336 47.959 26.9504 447.407 837.523 1360 1360.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1930 0.000512 2048 80 150 38192 3.48701 10.3895 124.094 138.014 138.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1590 0.001024 2048 490 390 16016 1.36397 11.381 52.4308 65.2189 65.2776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 390 3.2e-05 2048 85 1845 315392 184.674 56.1472 1553.12 1672.54 3466.69 3466.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1900 0.001024 1024 240 165 18256 0.746368 2.9087 51.2471 54.9454 55.0036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1960 3.2e-05 512 320 210 575232 25.3802 13.3738 79.4599 418.393 536.794 536.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1310 0.000128 2048 200 1980 140000 17.9541 14.363 628.402 418.948 1079.77 1079.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1930 6.4e-05 4096 150 2055 301840 55.7117 2322.39 1675.95 4054.1 4054.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 830 0.001024 1024 60 210 17864 0.743424 3.60858 51.2347 55.63 55.6875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1110 0.001024 4096 235 510 16192 3.27238 43.6559 104.884 151.864 151.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1530 3.2e-05 1024 210 630 574464 47.7412 26.902 456.964 837.777 1369.55 1369.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1930 0.000512 2048 80 150 38144 3.47382 10.711 124.012 138.24 138.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1590 0.001024 2048 490 390 16000 1.36598 11.7179 52.4131 65.5377 65.5954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 390 3.2e-05 2048 85 1845 315392 183.89 56.0476 1585.06 1669.97 3495.19 3495.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1900 0.001024 1024 240 165 18240 0.745536 2.99629 51.243 55.0288 55.0871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1960 3.2e-05 512 320 210 575488 25.3641 13.356 81.4362 419.221 539.562 539.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1310 0.000128 2048 200 1980 140032 17.8971 14.3604 637.915 419.089 1089.37 1089.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1930 6.4e-05 4096 150 2055 301824 55.5982 2381.42 1676.06 4113.12 4113.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 830 0.001024 1024 60 210 17856 0.747872 3.69738 51.2313 55.7211 55.7806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1110 0.001024 4096 235 510 16128 3.25686 48.0173 104.597 155.922 155.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1530 3.2e-05 1024 210 630 573696 47.8514 26.9517 515.439 837.563 1427.98 1428.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1930 0.000512 2048 80 150 38160 3.48515 12.2289 123.786 139.544 139.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1590 0.001024 2048 490 390 15984 1.36074 13.3177 52.4001 67.1203 67.1788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 390 3.2e-05 2048 85 1845 313344 184.231 56.02 1788.91 1668.83 3698.21 3698.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1900 0.001024 1024 240 165 18216 0.744448 3.32822 51.2226 55.3376 55.3978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1960 3.2e-05 512 320 210 576000 25.3377 13.3833 91.606 419.004 549.522 549.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1310 0.000128 2048 200 1980 139968 17.9205 14.4805 728.361 420.292 1181.16 1181.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1930 6.4e-05 4096 150 2055 301824 55.7081 2674.96 1676.32 4407.05 4407.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 830 0.001024 1024 60 210 17856 0.746176 4.18611 51.2496 56.2244 56.2847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1110 0.001024 4096 235 510 16160 3.2608 47.6443 104.873 155.828 155.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1530 3.2e-05 1024 210 630 573440 47.7577 26.9148 504.019 838.411 1417.26 1417.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1930 0.000512 2048 80 150 38160 3.49133 12.063 125.168 140.764 140.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1590 0.001024 2048 490 390 16000 1.36726 13.0544 52.4943 66.9581 67.0151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 390 3.2e-05 2048 85 1845 317440 183.728 56.0927 1771.15 1676.69 3687.88 3688.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1900 0.001024 1024 240 165 18240 0.746528 3.24416 51.2855 55.319 55.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1960 3.2e-05 512 320 210 576000 25.2895 13.3653 89.7769 419.386 547.999 548.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1310 0.000128 2048 200 1980 140160 17.9034 14.3492 712.921 419.518 1164.8 1164.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1930 6.4e-05 4096 150 2055 301760 55.6572 2608.93 1679.17 4343.81 4343.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 830 0.001024 1024 60 210 17840 0.74512 4.02621 51.3839 56.1977 56.2565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1110 0.001024 4096 235 510 16128 3.26451 50.3624 104.776 158.453 158.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1530 3.2e-05 1024 210 630 572928 47.6166 26.8779 537.224 836.987 1448.88 1449.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1930 0.000512 2048 80 150 38112 3.47699 12.8273 124.675 141.022 141.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1590 0.001024 2048 490 390 15936 1.36397 13.9535 52.3613 67.7207 67.7794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 390 3.2e-05 2048 85 1845 313344 182.947 55.6284 1861.72 1665.69 3766.2 3766.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1900 0.001024 1024 240 165 18240 0.743328 3.49184 51.2983 55.5761 55.6322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1960 3.2e-05 512 320 210 574464 25.2527 13.3407 95.827 418.695 553.308 553.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1310 0.000128 2048 200 1980 139776 17.8459 14.4389 756.824 418.753 1207.97 1208.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1930 6.4e-05 4096 150 2055 301728 55.5911 2778.96 1676.82 4511.41 4511.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 830 0.001024 1024 60 210 17856 0.74752 4.3711 51.2989 56.4604 56.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1110 0.001024 4096 235 510 16100 3.25408 51.1019 104.583 158.992 159.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1530 3.2e-05 1024 210 630 572800 47.8526 26.9507 532.657 836.962 1444.59 1444.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1930 0.000512 2048 80 150 38100 3.47398 12.8 123.527 139.847 139.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1590 0.001024 2048 490 390 15900 1.35862 13.7502 52.2427 67.394 67.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 390 3.2e-05 2048 85 1845 313600 183.499 55.8334 1848.14 1665.25 3752.95 3753.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1900 0.001024 1024 240 165 18200 0.743296 3.49773 51.2357 55.5195 55.5771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1960 3.2e-05 512 320 210 576000 25.3114 13.3898 95.4931 418.696 553.076 553.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1310 0.000128 2048 200 1980 140000 17.9752 14.3774 751.501 418.755 1202.71 1202.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1930 6.4e-05 4096 150 2055 301800 55.742 2757.25 1676.21 4489.26 4489.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 830 0.001024 1024 60 210 17800 0.746528 0 51.2061 51.9598 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1110 0.001024 4096 235 510 16128 3.26147 50.7937 104.799 158.907 158.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1530 3.2e-05 1024 210 630 573440 47.7025 26.9044 536.617 836.477 1447.87 1448.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1930 0.000512 2048 80 150 38080 3.47613 12.7505 123.629 139.898 139.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1590 0.001024 2048 490 390 15904 1.3608 13.9394 52.2834 67.628 67.6859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 390 3.2e-05 2048 85 1845 315392 183.884 55.9727 1874 1672.95 3787.03 3787.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1900 0.001024 1024 240 165 18144 0.747232 3.50003 51.1746 55.4652 55.5214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1960 3.2e-05 512 320 210 573440 25.3755 13.361 95.5053 418.449 552.878 553.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1310 0.000128 2048 200 1980 139776 17.8658 14.387 756.34 418.527 1207.23 1207.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1930 6.4e-05 4096 150 2055 301728 55.657 2784.55 1678.98 4519.24 4519.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 830 0.001024 1024 60 210 17808 0.744192 4.30438 51.2328 56.3253 56.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1110 0.001024 4096 235 510 16080 3.25856 50.5912 104.673 158.577 158.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1530 3.2e-05 1024 210 630 572160 47.9339 26.964 524.85 837.693 1437.62 1437.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1930 0.000512 2048 80 150 38040 3.4761 12.5537 123.519 139.59 139.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1590 0.001024 2048 490 390 15960 1.36803 13.6636 52.4989 67.5744 67.6329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 390 3.2e-05 2048 85 1845 314880 183.907 56.0804 1838.58 1670.12 3748.9 3749.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1900 0.001024 1024 240 165 18120 0.745472 3.45536 50.1251 54.3691 54.4263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1960 3.2e-05 512 320 210 572160 25.3808 13.3466 93.551 417.737 550.195 550.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1310 0.000128 2048 200 1980 139680 17.9343 14.4261 743.075 419.158 1194.7 1194.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1930 6.4e-05 4096 150 2055 301680 55.7156 2747.53 1677.09 4480.38 4480.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 830 0.001024 1024 60 210 17760 0.746944 4.2816 51.2006 56.271 56.3282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1110 0.001024 4096 235 510 16128 3.2696 48.3595 104.988 156.67 156.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1530 3.2e-05 1024 210 630 573440 47.6844 26.8819 504.206 838.65 1417.59 1417.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1930 0.000512 2048 80 150 38016 3.47155 12.0363 123.698 139.249 139.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1590 0.001024 2048 490 390 15872 1.35808 13.0941 52.2867 66.7799 66.8374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 390 3.2e-05 2048 85 1845 311296 184.824 55.909 1740.91 1671.67 3653.53 3653.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1900 0.001024 1024 240 165 18176 0.743424 3.25421 51.2677 55.3064 55.3638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1960 3.2e-05 512 320 210 573440 25.2653 13.3348 89.6225 418.184 546.598 546.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1310 0.000128 2048 200 1980 139264 17.863 14.3568 709.807 418.958 1161.09 1161.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1930 6.4e-05 4096 150 2055 301696 55.6009 2631.75 1677.41 4364.81 4364.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 830 0.001024 1024 60 210 17792 0.743392 4.0911 51.2572 56.1354 56.1927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1110 0.001024 4096 235 510 15936 3.25158 51.9537 104.283 159.542 159.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1530 3.2e-05 1024 210 630 571392 47.7989 27.4664 589.762 837.595 1502.79 1502.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1930 0.000512 2048 80 150 38016 3.47546 14.2304 124.695 142.443 142.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1590 0.001024 2048 490 390 15744 1.36154 15.2902 52.1133 68.8076 68.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 390 3.2e-05 2048 85 1845 307200 182.809 55.1492 2005.28 1649.68 3893.15 3893.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1900 0.001024 1024 240 165 18048 0.741312 3.96944 50.1213 54.8748 54.9335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1960 3.2e-05 512 320 210 571392 25.1771 13.2849 105.333 417.299 561.282 561.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1310 0.000128 2048 200 1980 139776 17.8516 14.3324 834.116 419.159 1285.57 1285.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1930 6.4e-05 4096 150 2055 301632 55.5872 3047.27 1677.2 4780.11 4780.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 830 0.001024 1024 60 210 17664 0.745472 4.76192 50.1147 55.6648 55.7225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1110 0.001024 4096 235 510 16000 3.25888 55.2471 104.579 163.138 163.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1530 3.2e-05 1024 210 630 572800 47.8357 26.9335 590.931 837.089 1502.96 1503.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1930 0.000512 2048 80 150 38000 3.47968 13.9688 123.565 141.058 141.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1590 0.001024 2048 490 390 15800 1.3608 15.3938 52.2423 69.0409 69.0999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 390 3.2e-05 2048 85 1845 307200 183.156 55.1387 2010.45 1648.69 3897.67 3897.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1900 0.001024 1024 240 165 18000 0.740032 3.97088 50.0502 54.8048 54.8639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1960 3.2e-05 512 320 210 569600 25.3758 15.1349 106.04 416.574 563.312 563.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1310 0.000128 2048 200 1980 140000 17.9427 14.3786 836.788 420.537 1289.75 1289.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1930 6.4e-05 4096 150 2055 301600 55.7302 3053.44 1675.52 4784.74 4784.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 830 0.001024 1024 60 210 17600 0.740032 4.99514 50.0227 55.8011 55.8609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1110 0.001024 4096 235 510 15872 3.25018 50.2892 104.278 157.869 157.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1530 3.2e-05 1024 210 630 569344 47.7671 26.8243 535.803 835.977 1446.53 1446.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1930 0.000512 2048 80 150 37888 3.47546 12.8198 124.407 140.743 140.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1590 0.001024 2048 490 390 15616 1.35152 13.8896 51.9398 67.2237 67.2788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 390 3.2e-05 2048 85 1845 311296 184.778 55.8509 1863.96 1672 3776.8 3776.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1900 0.001024 1024 240 165 17920 0.739168 3.61085 50.0369 54.4301 54.4874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1960 3.2e-05 512 320 210 573440 25.2808 13.3224 96.4277 418.283 553.501 553.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1310 0.000128 2048 200 1980 139264 17.8601 14.336 759.921 418.57 1210.79 1210.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1930 6.4e-05 4096 150 2055 301568 55.5941 2807.45 1679.2 4542.28 4542.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 830 0.001024 1024 60 210 17664 0.745248 4.53168 51.2538 56.5723 56.6268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1110 0.001024 4096 235 500 16288 3.27091 37.5624 104.883 145.769 145.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1530 3.2e-05 1024 210 620 573440 47.9055 26.878 503.825 837.739 1416.51 1416.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1930 0.000512 2048 80 140 38272 3.49117 8.89277 126.361 138.785 138.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1590 0.001024 2048 490 400 15968 1.36826 19.8723 52.4854 73.7685 73.8251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 390 3.2e-05 2048 85 1840 319488 183.71 56.066 1444.85 1675.36 3360.21 3360.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1900 0.001024 1024 240 180 18208 0.747168 5.88477 51.2981 57.973 58.0299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1960 3.2e-05 512 320 220 572416 25.5865 13.3585 145.547 419.154 603.83 603.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1310 0.000128 2048 200 1980 140160 17.8807 14.4576 580.018 419.006 1031.46 1031.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1930 6.4e-05 4096 150 2060 301824 55.7733 2142.74 1677.42 3875.98 3876.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 830 0.001024 1024 60 200 18016 0.751616 6.51446 51.3087 58.6186 58.6745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1110 0.001024 4096 235 500 16280 3.27062 42.036 104.883 150.244 150.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1530 3.2e-05 1024 210 620 573440 47.9572 26.9424 520.174 837.727 1432.97 1433.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1930 0.000512 2048 80 140 38240 3.47757 10.0768 124.09 137.687 137.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1590 0.001024 2048 490 400 15960 1.37194 22.5038 52.4831 76.4006 76.4603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 390 3.2e-05 2048 85 1840 320000 183.817 56.1364 1628.41 1675.33 3543.93 3544.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1900 0.001024 1024 240 180 18200 0.745248 3.26381 51.2966 55.3519 55.4086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1960 3.2e-05 512 320 220 572160 25.7067 13.386 147.549 419.093 605.929 606.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1310 0.000128 2048 200 1980 140160 17.9733 14.3791 651.009 419.016 1102.49 1102.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1930 6.4e-05 4096 150 2060 301840 55.7992 2405.83 1676.1 4137.78 4137.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 830 0.001024 1024 60 200 18000 0.74608 3.58387 51.2943 55.668 55.7241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1110 0.001024 4096 235 500 16272 3.26742 39.8028 104.967 148.091 148.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1530 3.2e-05 1024 210 620 572928 47.9139 26.9128 423.548 838.103 1336.65 1336.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1930 0.000512 2048 80 140 38256 3.49354 9.46442 125.207 138.207 138.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1590 0.001024 2048 490 400 15936 1.36653 11.1792 52.4852 65.0732 65.1294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 390 3.2e-05 2048 85 1840 316416 183.964 56.0293 1501.5 1674.03 3415.75 3415.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1900 0.001024 1024 240 180 18192 0.746368 2.99827 51.3208 55.1084 55.1676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1960 3.2e-05 512 320 220 571392 25.6846 13.3632 128.88 418.812 586.935 587.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1310 0.000128 2048 200 1980 139968 17.8964 14.352 607.402 419.228 1058.98 1059.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1930 6.4e-05 4096 150 2060 301824 55.765 2236.97 1677.49 3970.29 3970.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 830 0.001024 1024 60 200 18000 0.749376 3.2983 51.329 55.4178 55.4735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1110 0.001024 4096 235 500 16240 3.25795 40.868 104.838 149.019 149.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1530 3.2e-05 1024 210 620 572544 48.0019 26.9443 431.102 838.295 1344.51 1344.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1930 0.000512 2048 80 140 38248 3.48774 9.67866 124.132 137.342 137.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1590 0.001024 2048 490 400 15904 1.3583 11.5583 52.4157 65.3728 65.4321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 390 3.2e-05 2048 85 1840 318976 183.751 56.0657 1535.4 1674.07 3449.5 3449.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1900 0.001024 1024 240 180 18144 0.745536 3.1191 51.2679 55.1763 55.2324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1960 3.2e-05 512 320 220 571648 25.56 13.3714 81.1148 418.778 539.014 539.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1310 0.000128 2048 200 1980 140000 17.9612 14.3896 616.047 419.336 1067.84 1067.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1930 6.4e-05 4096 150 2060 301784 55.7771 2272.64 1677.33 4005.79 4005.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 830 0.001024 1024 60 200 17976 0.746688 3.4535 51.3041 55.5462 55.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1110 0.001024 4096 235 500 16256 3.2679 40.7617 104.967 149.051 149.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1530 3.2e-05 1024 210 620 573440 47.772 26.8776 436.319 838.494 1349.63 1349.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1930 0.000512 2048 80 140 38208 3.47514 9.78096 125.089 138.388 138.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1590 0.001024 2048 490 400 15936 1.36397 11.735 52.5232 65.6638 65.7207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 390 3.2e-05 2048 85 1840 315392 183.777 55.849 1531.49 1671.34 3442.67 3442.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1900 0.001024 1024 240 180 18176 0.746048 3.11069 51.32 55.2179 55.2745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1960 3.2e-05 512 320 220 571392 25.562 13.361 81.4315 419.466 540.011 540.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1310 0.000128 2048 200 1980 140032 17.8999 14.3637 617.248 419.448 1069.06 1069.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1930 6.4e-05 4096 150 2060 301760 55.761 2312.07 1677.45 4045.33 4045.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 830 0.001024 1024 60 200 17984 0.746848 3.43299 51.3271 55.5497 55.6073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1110 0.001024 4096 235 500 16200 3.25645 50.1309 104.61 158.05 158.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1530 3.2e-05 1024 210 620 572544 47.8632 26.9456 535.104 837.342 1447.43 1447.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1930 0.000512 2048 80 140 38232 3.49069 12.0983 124.745 140.376 140.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1590 0.001024 2048 490 400 15912 1.36509 14.336 52.4308 68.1742 68.2318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 390 3.2e-05 2048 85 1840 313344 184.128 55.9383 1874.2 1668.37 3782.85 3783.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1900 0.001024 1024 240 180 18144 0.743296 3.82157 51.2646 55.8729 55.9284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1960 3.2e-05 512 320 220 571392 25.5816 13.3811 100.065 418.887 558.098 558.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1310 0.000128 2048 200 1980 139968 17.922 14.384 765.204 418.964 1216.58 1216.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1930 6.4e-05 4096 150 2060 301752 55.7594 2804.88 1675.62 4536.31 4536.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 830 0.001024 1024 60 200 17928 0.742816 4.17277 51.2433 56.2023 56.2545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1110 0.001024 4096 235 500 16128 3.25837 35.6048 104.71 143.624 143.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1530 3.2e-05 1024 210 620 571392 47.9 26.9207 372.296 838.245 1285.52 1285.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1930 0.000512 2048 80 140 38160 3.48723 8.61875 123.793 135.941 136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1590 0.001024 2048 490 400 15840 1.36598 10.1587 52.4818 64.0505 64.1061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 390 3.2e-05 2048 85 1840 304128 184.624 55.4745 1264.17 1657.78 3162.27 3162.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1900 0.001024 1024 240 180 18000 0.743104 2.7287 51.1901 54.7037 54.7614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1960 3.2e-05 512 320 220 566784 25.5887 13.3423 69.5155 418.406 527.035 527.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1310 0.000128 2048 200 1980 139968 17.9027 14.3721 532.947 419.471 984.792 984.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1930 6.4e-05 4096 150 2060 301680 55.7773 1944.7 1677.21 3677.74 3677.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 830 0.001024 1024 60 200 17856 0.742112 3.0377 51.2635 55.0863 55.1425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1110 0.001024 4096 235 500 16240 3.26624 50.3378 104.967 158.627 158.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1530 3.2e-05 1024 210 620 573440 47.7401 26.9237 513.68 838.484 1427 1427.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1930 0.000512 2048 80 140 38160 3.47955 11.6613 124.755 139.938 139.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1590 0.001024 2048 490 400 15920 1.36877 13.7871 52.5241 67.7233 67.7806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 390 3.2e-05 2048 85 1840 317440 183.679 56.1605 1831.19 1676.82 3748.07 3748.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1900 0.001024 1024 240 180 18160 0.74624 3.77638 51.3196 55.8866 55.9447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1960 3.2e-05 512 320 220 570880 25.5619 13.3714 95.5688 420.142 554.829 554.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1310 0.000128 2048 200 1980 140160 17.879 14.3892 737.912 419.468 1189.75 1189.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1930 6.4e-05 4096 150 2060 301760 55.765 2724.97 1677.27 4458.05 4458.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 830 0.001024 1024 60 200 17920 0.743808 4.0687 51.2595 56.1142 56.1711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1110 0.001024 4096 235 500 16160 3.26682 34.8672 104.881 143.069 143.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1530 3.2e-05 1024 210 620 573440 47.634 26.8907 361.48 837.901 1274.07 1274.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1930 0.000512 2048 80 140 38080 3.48432 8.28006 123.605 135.412 135.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1590 0.001024 2048 490 400 15840 1.36806 9.85504 52.4796 63.7457 63.8034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 390 3.2e-05 2048 85 1840 317440 183.257 55.9756 1275.65 1675.76 3190.85 3191.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1900 0.001024 1024 240 180 18080 0.745472 2.59942 51.2967 54.6842 54.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1960 3.2e-05 512 320 220 568320 25.7021 13.355 67.3862 419.159 525.787 525.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1310 0.000128 2048 200 1980 139520 17.7884 14.3997 513.317 417.624 963.229 963.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1930 6.4e-05 4096 150 2060 301600 55.7875 1892.68 1675.49 3624 3624.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 830 0.001024 1024 60 200 17760 0.7424 2.9065 50.076 53.7684 53.8255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1110 0.001024 4096 235 500 16224 3.27056 46.543 104.978 154.843 154.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1530 3.2e-05 1024 210 620 571392 47.7466 26.8587 479.197 837.241 1391.21 1391.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1930 0.000512 2048 80 140 38208 3.48701 10.8461 123.766 138.143 138.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1590 0.001024 2048 490 400 15840 1.36131 12.9182 52.3596 66.6806 66.7381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 390 3.2e-05 2048 85 1840 313344 183.062 55.7198 1692.51 1666.1 3597.61 3597.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1900 0.001024 1024 240 180 18144 0.747968 3.52714 51.3195 55.654 55.7112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1960 3.2e-05 512 320 220 571392 25.4443 13.3449 89.9459 419.459 548.381 548.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1310 0.000128 2048 200 1980 139776 17.8355 14.3968 689.319 418.886 1140.54 1140.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1930 6.4e-05 4096 150 2060 301728 55.7832 2553.56 1677.41 4286.81 4286.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 830 0.001024 1024 60 200 17952 0.747328 3.81542 51.3295 55.9372 55.9944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1110 0.001024 4096 235 500 16128 3.26861 32.8084 104.881 141.012 141.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1530 3.2e-05 1024 210 620 571392 47.7752 26.86 344.841 836.581 1256.22 1256.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1930 0.000512 2048 80 140 38016 3.47142 7.97606 124.462 135.952 136.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1590 0.001024 2048 490 400 15744 1.36214 9.41882 52.3086 63.1338 63.1926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 390 3.2e-05 2048 85 1840 307200 182.586 55.2378 1182.07 1648.3 3068.41 3068.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1900 0.001024 1024 240 180 18048 0.74752 2.53056 51.295 54.6148 54.6712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1960 3.2e-05 512 320 220 565248 25.4947 13.2813 64.2872 416.333 519.582 519.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1310 0.000128 2048 200 1980 139776 17.8502 14.3767 492.016 418.739 943.084 943.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1930 6.4e-05 4096 150 2060 301632 55.7725 1808.36 1675.83 3540.01 3540.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 830 0.001024 1024 60 200 17856 0.746208 2.75456 51.3047 54.8473 54.9041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1110 0.001024 4096 235 500 16200 3.24877 47.3497 104.858 155.509 155.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1530 3.2e-05 1024 210 620 572800 47.8373 26.9564 503.676 837.656 1416.29 1416.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1930 0.000512 2048 80 140 38200 3.48915 11.5144 124.794 139.84 139.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1590 0.001024 2048 490 400 15900 1.36464 13.5542 52.5211 67.4833 67.5409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 390 3.2e-05 2048 85 1840 313600 183.513 55.848 1770.03 1666.68 3676.28 3676.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1900 0.001024 1024 240 180 18100 0.743424 3.54304 51.2699 55.5973 55.6535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1960 3.2e-05 512 320 220 569600 25.6597 13.3916 93.6957 419.1 552.033 552.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1310 0.000128 2048 200 1980 140000 17.975 14.481 722.932 419.108 1174.6 1174.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1930 6.4e-05 4096 150 2060 301700 55.7814 2656.44 1677.08 4389.35 4389.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 830 0.001024 1024 60 200 17900 0.742976 3.95981 51.2655 56.0113 56.0681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1110 0.001024 4096 235 500 16000 3.24842 33.57 104.334 141.205 141.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1530 3.2e-05 1024 210 620 572800 47.8494 27.0541 356.673 837.898 1269.64 1269.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1930 0.000512 2048 80 140 38000 3.47213 8.16947 123.521 135.206 135.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1590 0.001024 2048 490 400 15800 1.3639 9.70598 52.53 63.6421 63.7004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 390 3.2e-05 2048 85 1840 307200 182.931 55.1875 1218.73 1650.2 3107.26 3107.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1900 0.001024 1024 240 180 18000 0.74304 2.54157 51.2698 54.5965 54.6514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1960 3.2e-05 512 320 220 563200 25.7303 13.3161 65.8938 416.899 522.024 522.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1310 0.000128 2048 200 1980 140000 17.9357 14.4599 508.103 419.42 960.018 960.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1930 6.4e-05 4096 150 2060 301600 55.7713 1862.41 1678.99 3597.22 3597.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 830 0.001024 1024 60 200 17800 0.745472 2.90611 51.2634 54.9573 55.0112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1110 0.001024 4096 235 500 16128 3.24637 59.0789 104.466 166.842 166.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1530 3.2e-05 1024 210 620 571648 47.7651 26.8903 642.468 836.59 1553.88 1554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1930 0.000512 2048 80 140 38192 3.48979 14.7481 123.681 141.96 142.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1590 0.001024 2048 490 400 15792 1.3609 17.2339 52.2342 70.8714 70.9284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 390 3.2e-05 2048 85 1840 315392 183.841 56.021 2267.1 1673.03 4180.2 4180.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1900 0.001024 1024 240 180 18032 0.743424 4.76029 51.1716 56.7178 56.7751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1960 3.2e-05 512 320 220 569856 25.5759 13.3648 120.804 418.401 578.335 578.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1310 0.000128 2048 200 1980 139776 17.8564 14.4384 919.325 418.589 1370.31 1370.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1930 6.4e-05 4096 150 2060 301728 55.7804 3370.66 1676.14 5102.64 5102.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 830 0.001024 1024 60 200 17920 0.745056 5.20602 51.2843 57.2786 57.3358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1110 0.001024 4096 235 500 15904 3.23603 38.3101 103.827 145.428 145.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1530 3.2e-05 1024 210 620 569856 47.8622 26.8698 418.067 836.417 1329.38 1329.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1930 0.000512 2048 80 140 38080 3.49584 9.54736 123.636 136.724 136.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1590 0.001024 2048 490 400 15680 1.36003 11.2469 52.208 64.8576 64.9169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 390 3.2e-05 2048 85 1840 301056 184.855 55.2448 1407.9 1653.47 3301.69 3301.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1900 0.001024 1024 240 180 17920 0.740992 3.10499 51.1635 55.0515 55.1076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1960 3.2e-05 512 320 220 566272 25.7467 13.3489 78.8878 418.309 536.48 536.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1310 0.000128 2048 200 1980 139776 17.8285 14.3816 597.563 418.726 1048.6 1048.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1930 6.4e-05 4096 150 2060 301504 55.7691 2224.6 1674.9 3955.31 3955.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 830 0.001024 1024 60 200 17696 0.741216 3.39584 50.0736 54.2536 54.3095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1110 0.001024 4096 235 500 16200 3.2655 57.8788 104.877 166.074 166.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1530 3.2e-05 1024 210 620 572160 47.8977 26.9233 615.338 836.968 1527.29 1527.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1930 0.000512 2048 80 140 38160 3.48042 13.8508 123.599 140.974 141.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1590 0.001024 2048 490 400 15840 1.36192 16.4257 52.3699 70.1999 70.2576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 390 3.2e-05 2048 85 1840 314880 183.771 55.9601 2167.5 1668.64 4076.1 4076.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1900 0.001024 1024 240 180 18120 0.7472 4.70003 51.2996 56.788 56.8432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1960 3.2e-05 512 320 220 568320 25.5593 13.3508 115.85 417.303 572.241 572.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1310 0.000128 2048 200 1980 139680 17.931 14.392 880.919 418.852 1332.2 1332.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1930 6.4e-05 4096 150 2060 301680 55.7603 3246.92 1677.72 4980.45 4980.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 830 0.001024 1024 60 200 17880 0.74464 5.0425 51.2431 57.0716 57.1261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1110 0.001024 4096 235 500 16080 3.26483 39.2741 104.957 147.548 147.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1530 3.2e-05 1024 210 620 568320 47.8582 26.8464 414.687 835.179 1324.73 1324.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1930 0.000512 2048 80 140 37920 3.47549 9.64234 124.223 137.384 137.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1590 0.001024 2048 490 400 15600 1.35782 11.2927 52.0882 64.7811 64.8381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 390 3.2e-05 2048 85 1840 307200 182.768 55.0984 1430.03 1649.64 3317.75 3317.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1900 0.001024 1024 240 180 18000 0.746496 2.9704 51.3179 55.0796 55.1363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1960 3.2e-05 512 320 220 568320 25.523 13.4658 78.1228 417.694 534.989 535.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1310 0.000128 2048 200 1980 139200 17.8387 14.3608 594.067 418.148 1044.52 1044.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1930 6.4e-05 4096 150 2060 301440 55.77 2195.31 1677.45 3928.58 3928.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 830 0.001024 1024 60 200 17760 0.745472 3.27885 51.2633 55.3299 55.3875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1110 0.001024 4096 235 500 16128 3.25872 56.1023 104.616 164.03 164.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1530 3.2e-05 1024 210 620 573440 47.6807 26.8806 596.649 838.484 1509.87 1510.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1930 0.000512 2048 80 140 38144 3.4816 13.4429 122.723 139.69 139.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1590 0.001024 2048 490 400 15872 1.37011 16.0284 52.5194 69.9604 70.0191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 390 3.2e-05 2048 85 1840 311296 184.737 55.8981 2083.85 1671.33 3996.04 3996.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1900 0.001024 1024 240 180 18048 0.743424 4.4456 51.2333 56.4651 56.5228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1960 3.2e-05 512 320 220 569344 25.517 13.325 112.769 417.976 569.771 569.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1310 0.000128 2048 200 1980 139264 17.8577 14.3601 855.061 418.193 1305.57 1305.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1930 6.4e-05 4096 150 2060 301696 55.7655 3165.08 1677.06 4897.96 4898.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 830 0.001024 1024 60 200 17920 0.746176 4.90477 51.3261 57.0223 57.0798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1110 0.001024 4096 235 500 15872 3.23818 37.4929 103.95 144.732 144.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1530 3.2e-05 1024 210 620 569344 47.7847 26.827 400.299 836.082 1311.16 1311.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1930 0.000512 2048 80 140 37888 3.46608 9.4121 124.273 137.194 137.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1590 0.001024 2048 490 400 15616 1.36019 10.7211 52.1852 64.3089 64.3657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 390 3.2e-05 2048 85 1840 311296 184.66 55.8791 1397.86 1672.04 3310.65 3310.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1900 0.001024 1024 240 180 17920 0.741376 3.02173 51.2338 55.0402 55.0953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1960 3.2e-05 512 320 220 565248 25.7541 13.328 74.9359 418.147 532.345 532.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1310 0.000128 2048 200 1980 139264 17.8591 14.3322 572.865 418.623 1023.78 1023.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1930 6.4e-05 4096 150 2060 301568 55.7607 2123.5 1677.57 3856.87 3856.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 830 0.001024 1024 60 200 17664 0.74208 3.32595 50.0991 54.2092 54.2688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1110 0.001024 4096 235 500 16128 3.27059 49.5941 104.974 157.89 157.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1530 3.2e-05 1024 210 620 571392 47.7716 26.8721 517.951 837.355 1430.11 1430.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1930 0.000512 2048 80 140 38016 3.47923 11.78 123.508 138.81 138.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1590 0.001024 2048 490 400 15744 1.35978 14.0964 52.3592 67.8596 67.9175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 390 3.2e-05 2048 85 1840 307200 182.796 55.0502 1800.7 1649.82 3688.57 3688.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1900 0.001024 1024 240 180 18048 0.746432 3.86349 51.3199 55.9747 56.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1960 3.2e-05 512 320 220 565248 25.5007 13.2806 97.341 416.77 553.074 553.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1310 0.000128 2048 200 1980 139776 17.8649 14.3293 747.931 419.26 1199.49 1199.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1930 6.4e-05 4096 150 2060 301632 55.7548 2769.57 1677.38 4502.76 4502.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 830 0.001024 1024 60 200 17856 0.744992 4.19226 51.3303 56.3111 56.3671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1110 0.001024 4096 235 500 15744 3.24426 34.1997 103.865 141.361 141.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1530 3.2e-05 1024 210 620 565248 47.7948 26.7595 363.57 832.839 1271.13 1271.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1930 0.000512 2048 80 140 37632 3.45424 8.67709 123.625 135.797 135.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1590 0.001024 2048 490 400 15360 1.35043 9.57155 51.8021 62.7669 62.8221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 390 3.2e-05 2048 85 1840 294912 186.052 55.0596 1208.5 1649.05 3098.88 3099.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1900 0.001024 1024 240 180 17664 0.73728 2.76243 49.9872 53.53 53.5861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1960 3.2e-05 512 320 220 552960 25.6653 13.1297 66.7663 412.397 518.147 518.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1310 0.000128 2048 200 1980 138240 17.8545 14.3585 518.287 417.26 967.863 967.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1930 6.4e-05 4096 150 2060 301440 55.7699 1923.71 1678.78 3658.31 3658.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 830 0.001024 1024 60 200 17664 0.74512 2.86922 51.311 54.9671 55.0263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1110 0.001024 4096 235 500 16000 3.25242 51.1386 104.313 158.758 158.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1530 3.2e-05 1024 210 620 572800 47.8449 26.9304 541.833 837.725 1454.5 1454.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1930 0.000512 2048 80 140 38000 3.47754 12.3248 124.56 140.407 140.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1590 0.001024 2048 490 400 15800 1.36806 14.7394 52.5169 68.6665 68.7211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 390 3.2e-05 2048 85 1840 307200 183.081 55.1525 1859.71 1649.57 3747.73 3747.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1900 0.001024 1024 240 180 18000 0.743424 3.79917 51.2692 55.8537 55.9126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1960 3.2e-05 512 320 220 563200 25.7565 13.3255 100.429 430.066 569.759 569.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1310 0.000128 2048 200 1980 140000 17.9478 14.4055 775.252 419.334 1227.04 1227.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1930 6.4e-05 4096 150 2060 301600 55.7875 2826.48 1682.75 4565.06 4565.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 830 0.001024 1024 60 200 17800 0.74384 4.38067 51.2586 56.4254 56.4821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1110 0.001024 4096 235 500 15600 3.21722 37.4088 103.164 143.841 143.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1530 3.2e-05 1024 210 620 569600 47.5473 26.7891 382.276 833.076 1289.85 1289.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1930 0.000512 2048 80 140 37600 3.45738 8.65664 122.552 134.709 134.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1590 0.001024 2048 490 400 15600 1.36774 10.4324 52.4816 64.3247 64.3827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 390 3.2e-05 2048 85 1840 307200 182.734 55.1847 1319.33 1648.91 3206.38 3206.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1900 0.001024 1024 240 180 17600 0.73472 2.71811 49.9203 53.416 53.4766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1960 3.2e-05 512 320 220 550400 25.8649 13.1441 70.1307 412.36 521.682 521.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1310 0.000128 2048 200 1980 139200 17.8158 14.4047 550.171 417.406 999.901 999.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1930 6.4e-05 4096 150 2060 301200 55.7752 2001.99 1676.08 3733.9 3733.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 830 0.001024 1024 60 200 17600 0.745472 3.10682 51.2471 55.1407 55.1959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1110 0.001024 4096 235 504 16256 3.26656 38.0969 104.859 146.276 146.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1530 3.2e-05 1024 210 624 573952 47.8513 26.878 499.265 837.867 1412.03 1412.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1930 0.000512 2048 80 144 38240 3.48352 9.05626 125.284 137.867 137.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1590 0.001024 2048 490 408 15904 1.3679 19.8164 52.5028 73.7316 73.7878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 390 3.2e-05 2048 85 1848 315392 184.52 55.9923 1413.88 1675.56 3330.18 3330.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1900 0.001024 1024 240 168 18272 0.74208 5.28013 51.2761 57.3423 57.3989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1960 3.2e-05 512 320 216 574464 25.5382 13.3536 141.126 419.196 599.404 599.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1310 0.000128 2048 200 1992 140032 17.8847 14.3648 573.329 420.562 1026.24 1026.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1930 6.4e-05 4096 150 2064 301824 55.7633 2126.71 1676.46 3858.99 3859.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 830 0.001024 1024 60 216 17888 0.745504 6.56387 51.2923 58.6458 58.7036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1110 0.001024 4096 235 504 16240 3.26701 39.9691 105.808 149.095 149.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1530 3.2e-05 1024 210 624 573440 47.9202 26.9475 426.655 845.78 1347.47 1347.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1930 0.000512 2048 80 144 38240 3.48774 9.67923 126.21 139.42 139.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1590 0.001024 2048 490 408 15880 1.36758 20.1043 52.9538 74.4677 74.5247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 390 3.2e-05 2048 85 1848 314880 185.154 56.1027 1496.48 1691.44 3429.39 3429.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1900 0.001024 1024 240 168 18280 0.74752 2.82461 51.5328 55.1488 55.2076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1960 3.2e-05 512 320 216 574720 25.6188 13.3822 130.863 423.091 593.146 593.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1310 0.000128 2048 200 1992 140000 17.973 14.4419 608.037 423.661 1064.22 1064.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1930 6.4e-05 4096 150 2064 301800 55.7728 2237.44 1692.32 3985.58 3985.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 830 0.001024 1024 60 216 17880 0.747456 3.52976 51.5334 55.853 55.9124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1110 0.001024 4096 235 504 16224 3.26726 39.323 104.854 147.498 147.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1530 3.2e-05 1024 210 624 573696 47.8104 26.9191 421.45 838.331 1334.68 1334.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1930 0.000512 2048 80 144 38208 3.48224 9.68678 124.085 137.298 137.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1590 0.001024 2048 490 408 15888 1.3665 11.3231 52.5439 65.2773 65.3364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 390 3.2e-05 2048 85 1848 313344 184.813 55.9821 1467.73 1674.21 3382.96 3383.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1900 0.001024 1024 240 168 18240 0.746368 2.84662 51.2729 54.9077 54.9633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1960 3.2e-05 512 320 216 572928 25.4108 13.3691 79.2323 418.869 537.067 537.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1310 0.000128 2048 200 1992 139968 17.8744 14.3544 598.436 419.273 1050.04 1050.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1930 6.4e-05 4096 150 2064 301776 55.7611 2199.79 1677.53 3933.13 3933.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 830 0.001024 1024 60 216 17856 0.743712 3.54918 51.2924 55.6302 55.6888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1110 0.001024 4096 235 504 16128 3.25651 26.2714 104.515 134.097 134.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1530 3.2e-05 1024 210 624 572928 47.7351 26.8577 350.61 836.564 1261.93 1262.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1930 0.000512 2048 80 144 38112 3.47821 6.37904 124.803 134.702 134.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1590 0.001024 2048 490 408 15840 1.36902 21.1681 52.5059 75.0879 75.1456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 390 3.2e-05 2048 85 1848 307200 184.749 55.7281 923.693 1664.73 2829.12 2829.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1900 0.001024 1024 240 168 18144 0.743424 1.8688 51.1821 53.8385 53.8952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1960 3.2e-05 512 320 216 571392 25.5678 13.3491 124.373 418.384 581.857 582.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1310 0.000128 2048 200 1992 139776 17.8377 14.3398 384.201 418.546 835.029 835.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1930 6.4e-05 4096 150 2064 301728 55.7814 1418.05 1676.18 3150.06 3150.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 830 0.001024 1024 60 216 17760 0.743424 2.33962 51.2054 54.3332 54.3891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1110 0.001024 4096 235 504 16240 3.264 45.5475 104.971 153.835 153.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1530 3.2e-05 1024 210 624 573440 47.8359 26.9511 486.408 838.301 1399.66 1399.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1930 0.000512 2048 80 144 38192 3.4777 11.2505 123.695 138.465 138.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1590 0.001024 2048 490 408 15848 1.36806 13.2196 52.452 67.082 67.1414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 390 3.2e-05 2048 85 1848 315392 184.169 56.1109 1709.38 1674.05 3623.93 3624.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1900 0.001024 1024 240 168 18256 0.745472 3.31891 51.308 55.4161 55.4744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1960 3.2e-05 512 320 216 573440 25.4202 13.3772 92.0027 418.986 549.969 550.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1310 0.000128 2048 200 1992 140000 17.9407 14.3916 691.026 419.338 1142.8 1142.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1930 6.4e-05 4096 150 2064 301784 55.761 2559.21 1678.94 4293.96 4294.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 830 0.001024 1024 60 216 17864 0.745472 4.18019 51.317 56.2838 56.3433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1110 0.001024 4096 235 504 16128 3.26061 29.6085 104.672 137.596 137.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1530 3.2e-05 1024 210 624 571648 47.7918 26.9524 309.427 837.172 1221.51 1221.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1930 0.000512 2048 80 144 38080 3.46973 7.11523 124.565 135.192 135.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1590 0.001024 2048 490 408 15792 1.36525 8.56925 52.4548 62.4325 62.4892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 390 3.2e-05 2048 85 1848 315392 183.814 55.9744 1079.19 1674.21 2993.41 2993.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1900 0.001024 1024 240 168 18144 0.741024 2.10944 51.2291 54.1246 54.1839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1960 3.2e-05 512 320 216 573440 25.4185 13.3563 148.057 418.685 605.701 605.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1310 0.000128 2048 200 1992 139776 17.8641 14.3519 436.513 418.876 887.708 887.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1930 6.4e-05 4096 150 2064 301728 55.7507 1605.07 1678.21 3339.09 3339.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 830 0.001024 1024 60 216 17808 0.745472 2.71587 51.3134 54.8195 54.8762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1110 0.001024 4096 235 504 16192 3.25702 44.1509 104.667 152.131 152.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1530 3.2e-05 1024 210 624 573440 47.7029 26.9032 469.383 837.754 1381.91 1382.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1930 0.000512 2048 80 144 38208 3.48931 10.8798 124.109 138.521 138.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1590 0.001024 2048 490 408 15872 1.36832 12.8164 52.4964 66.7254 66.7813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 390 3.2e-05 2048 85 1848 311296 184.86 55.892 1633.38 1669.88 3544.23 3544.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1900 0.001024 1024 240 168 18240 0.744384 3.21536 51.2738 55.2775 55.3348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1960 3.2e-05 512 320 216 573440 25.3844 13.355 88.8737 419.145 546.941 547.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1310 0.000128 2048 200 1992 140032 17.8844 14.3378 667.736 419.085 1119.14 1119.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1930 6.4e-05 4096 150 2064 301760 55.7509 2480.36 1677.6 4213.76 4213.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 830 0.001024 1024 60 216 17856 0.745472 3.9856 51.2928 56.0673 56.1252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1110 0.001024 4096 235 504 16128 3.25971 29.8952 104.687 137.895 137.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1530 3.2e-05 1024 210 624 573440 47.6749 26.8859 316.459 837.982 1229.17 1229.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1930 0.000512 2048 80 144 38144 3.48397 7.44589 124.822 135.794 135.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1590 0.001024 2048 490 408 15744 1.35987 8.62413 52.3345 62.3596 62.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 390 3.2e-05 2048 85 1848 311296 184.637 56.1563 1070.7 1670.33 2982.05 2982.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1900 0.001024 1024 240 168 18176 0.74384 2.15661 51.2695 54.214 54.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1960 3.2e-05 512 320 216 569344 25.506 13.3263 59.6735 417.723 516.412 516.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1310 0.000128 2048 200 1992 139264 17.8444 14.3853 433.216 417.937 883.486 883.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1930 6.4e-05 4096 150 2064 301696 55.7527 1637.64 1677.88 3371.32 3371.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 830 0.001024 1024 60 216 17792 0.745056 2.72362 51.2973 54.8058 54.8637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1110 0.001024 4096 235 504 16200 3.26448 48.6573 104.829 156.804 156.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1530 3.2e-05 1024 210 624 573696 47.773 26.947 515.601 838.012 1428.5 1428.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1930 0.000512 2048 80 144 38160 3.47821 11.8559 123.644 139.022 139.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1590 0.001024 2048 490 408 15840 1.36566 14.0022 52.4673 67.876 67.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 390 3.2e-05 2048 85 1848 313344 184.2 56.0989 1803.4 1669.76 3713.68 3713.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1900 0.001024 1024 240 168 18216 0.745472 3.47485 51.2695 55.5321 55.5919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1960 3.2e-05 512 320 216 573696 25.4335 13.3833 97.0094 419.168 555.178 555.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1310 0.000128 2048 200 1992 139968 17.9199 14.3845 737.298 419.215 1188.92 1189.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1930 6.4e-05 4096 150 2064 301752 55.7635 2702.96 1679.92 4438.69 4438.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 830 0.001024 1024 60 216 17856 0.746976 4.28032 51.3231 56.3936 56.4496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1110 0.001024 4096 235 504 16128 3.26666 34.9512 104.859 143.127 143.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1530 3.2e-05 1024 210 624 573696 47.6894 26.913 362.553 838.346 1275.67 1275.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1930 0.000512 2048 80 144 38016 3.46502 8.45565 123.473 135.437 135.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1590 0.001024 2048 490 408 15696 1.36182 9.87565 52.2854 63.5663 63.6239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 390 3.2e-05 2048 85 1848 304128 184.592 55.3712 1220.68 1658.24 3119.1 3119.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1900 0.001024 1024 240 168 18144 0.743424 2.4 51.2703 54.4563 54.5116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1960 3.2e-05 512 320 216 571392 25.3458 13.3362 67.8732 417.889 524.627 524.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1310 0.000128 2048 200 1992 139968 17.8972 14.379 513.389 419.52 965.285 965.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1930 6.4e-05 4096 150 2064 301680 55.7588 1886.57 1679.19 3621.57 3621.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 830 0.001024 1024 60 216 17712 0.743424 3.088 51.2347 55.1089 55.1644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1110 0.001024 4096 235 504 16160 3.26211 47.0728 104.59 154.976 155.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1530 3.2e-05 1024 210 624 573440 47.7375 26.9181 489.952 837.81 1402.58 1402.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1930 0.000512 2048 80 144 38160 3.47638 11.3821 123.89 138.79 138.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1590 0.001024 2048 490 408 15840 1.36806 13.2453 52.4553 67.1115 67.1707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 390 3.2e-05 2048 85 1848 312320 185.366 56.0331 1706.98 1675.83 3624.43 3624.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1900 0.001024 1024 240 168 18240 0.74448 3.28022 51.2909 55.3597 55.4148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1960 3.2e-05 512 320 216 573440 25.4058 13.3703 91.5609 419.252 549.769 549.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1310 0.000128 2048 200 1992 139840 17.8895 14.3738 696.216 419.139 1147.72 1147.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1930 6.4e-05 4096 150 2064 301760 55.7488 2575.77 1676.03 4307.59 4307.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 830 0.001024 1024 60 216 17840 0.744512 4.09453 51.2942 56.1756 56.2327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1110 0.001024 4096 235 504 16000 3.25018 32.9741 104.153 140.429 140.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1530 3.2e-05 1024 210 624 573440 47.6382 26.8902 352.536 837.886 1265.12 1265.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1930 0.000512 2048 80 144 38080 3.47139 8.20762 123.667 135.39 135.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1590 0.001024 2048 490 408 15680 1.36221 9.56416 52.2361 63.2052 63.2642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 390 3.2e-05 2048 85 1848 307200 186.436 55.9821 1199.04 1675.65 3117.32 3117.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1900 0.001024 1024 240 168 18080 0.743424 2.38819 51.1816 54.3559 54.4158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1960 3.2e-05 512 320 216 573440 25.3866 13.3588 66.0597 419.155 524.144 524.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1310 0.000128 2048 200 1992 138880 17.8104 14.4035 495.095 417.618 945.03 945.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1930 6.4e-05 4096 150 2064 301600 55.7745 1831.18 1676.52 3563.52 3563.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 830 0.001024 1024 60 216 17760 0.747168 2.97062 51.2924 55.0528 55.1107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1110 0.001024 4096 235 504 16128 3.25837 57.5067 104.595 165.412 165.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1530 3.2e-05 1024 210 624 572928 47.6286 26.8686 632.666 837.235 1544.56 1544.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1930 0.000512 2048 80 144 38112 3.47658 14.6436 123.57 141.732 141.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1590 0.001024 2048 490 408 15840 1.3679 17.2254 52.5433 71.178 71.2336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 390 3.2e-05 2048 85 1848 307200 184.65 55.7719 2148.93 1666.09 4055.67 4055.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1900 0.001024 1024 240 168 18144 0.742336 4.29875 51.2024 56.2867 56.3405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1960 3.2e-05 512 320 216 571392 25.4409 13.3439 118.094 418.717 575.778 575.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1310 0.000128 2048 200 1992 139776 17.8273 14.3349 893.531 418.873 1344.67 1344.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1930 6.4e-05 4096 150 2064 301728 55.7568 3268.8 1677.66 5002.27 5002.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 830 0.001024 1024 60 216 17760 0.744992 5.37395 51.2314 57.3944 57.4484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1110 0.001024 4096 235 504 15936 3.24442 36.8108 104.085 144.202 144.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1530 3.2e-05 1024 210 624 571392 47.7872 26.8661 402.473 837.374 1314.67 1314.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1930 0.000512 2048 80 144 38016 3.48083 9.32352 123.571 136.418 136.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1590 0.001024 2048 490 408 15744 1.37232 10.8958 52.5444 64.8574 64.9155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 390 3.2e-05 2048 85 1848 294912 185.94 55.167 1314.91 1649.89 3206.13 3206.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1900 0.001024 1024 240 168 18048 0.743584 2.79142 51.2067 54.7858 54.8413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1960 3.2e-05 512 320 216 565248 25.4796 13.2854 75.9803 417.354 532.285 532.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1310 0.000128 2048 200 1992 139776 17.8555 14.3682 568.367 419.142 1019.83 1019.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1930 6.4e-05 4096 150 2064 301632 55.7508 2121.08 1677.77 3854.64 3854.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 830 0.001024 1024 60 216 17664 0.744672 3.61069 51.2305 55.6279 55.6876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1110 0.001024 4096 235 504 16200 3.26374 58.0403 104.907 166.264 166.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1530 3.2e-05 1024 210 624 572800 47.8326 26.9538 618.805 837.164 1530.92 1531.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1930 0.000512 2048 80 144 38100 3.47302 14.1945 123.449 141.158 141.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1590 0.001024 2048 490 408 15800 1.36659 16.694 52.3988 70.5027 70.5616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 390 3.2e-05 2048 85 1848 307200 185.277 55.8591 2112.15 1665.22 4018.73 4018.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1900 0.001024 1024 240 168 18200 0.745472 4.26656 51.2618 56.3164 56.3753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1960 3.2e-05 512 320 216 572800 25.4944 13.3939 117.07 419.254 575.395 575.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1310 0.000128 2048 200 1992 139600 17.9845 14.3721 878.744 418.752 1329.95 1330.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1930 6.4e-05 4096 150 2064 301700 55.7404 3230.1 1675.8 4961.69 4961.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 830 0.001024 1024 60 216 17800 0.74496 5.36208 51.2676 57.4166 57.4739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1110 0.001024 4096 235 504 16000 3.2552 38.9177 104.376 146.602 146.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1530 3.2e-05 1024 210 624 572800 47.8419 26.9384 419.875 837.128 1331.95 1332.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1930 0.000512 2048 80 144 38000 3.47901 9.71539 123.49 136.727 136.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1590 0.001024 2048 490 408 15600 1.36189 11.3603 52.1312 64.8939 64.9523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 390 3.2e-05 2048 85 1848 294400 186.6 55.2401 1371.87 1648.37 3262.31 3262.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1900 0.001024 1024 240 168 18000 0.742016 2.85696 50.0741 53.7178 53.7764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1960 3.2e-05 512 320 216 569600 25.3547 13.3181 78.5217 416.52 533.902 534.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1310 0.000128 2048 200 1992 139200 17.9612 14.4676 592.907 419.037 1044.48 1044.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1930 6.4e-05 4096 150 2064 301600 55.7629 2190.15 1676.92 3922.87 3922.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 830 0.001024 1024 60 216 17600 0.743424 3.50822 50.0736 54.3672 54.4262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1110 0.001024 4096 235 504 16128 3.25632 55.3924 104.686 163.387 163.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1530 3.2e-05 1024 210 624 571648 47.7562 26.901 603.571 837.256 1515.65 1515.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1930 0.000512 2048 80 144 38080 3.47341 14.0837 123.527 141.126 141.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1590 0.001024 2048 490 408 15792 1.36362 16.4643 52.4621 70.3338 70.3898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 390 3.2e-05 2048 85 1848 315392 183.888 56.0005 2132.82 1674.83 4047.76 4047.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1900 0.001024 1024 240 168 18144 0.743072 4.09907 51.2291 56.1148 56.1705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1960 3.2e-05 512 320 216 573440 25.3821 13.3614 115.092 418.733 572.756 572.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1310 0.000128 2048 200 1992 139776 17.8625 14.4188 865.873 419.066 1317.32 1317.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1930 6.4e-05 4096 150 2064 301728 55.7619 3174.72 1677.62 4908.16 4908.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 830 0.001024 1024 60 216 17808 0.746592 5.29818 51.3199 57.4068 57.4636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1110 0.001024 4096 235 504 15904 3.24083 36.2952 103.96 143.548 143.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1530 3.2e-05 1024 210 624 569856 47.8639 26.8693 399.87 836.423 1311.19 1311.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1930 0.000512 2048 80 144 37856 3.46317 9.19763 124.157 136.861 136.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1590 0.001024 2048 490 408 15680 1.36576 10.9877 52.4014 64.7988 64.8549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 390 3.2e-05 2048 85 1848 301056 184.766 55.2325 1340.74 1653.5 3234.46 3234.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1900 0.001024 1024 240 168 17920 0.73968 2.77914 49.9925 53.5566 53.6132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1960 3.2e-05 512 320 216 573440 25.3236 13.3448 75.6235 418.321 532.799 532.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1310 0.000128 2048 200 1992 139776 17.8293 14.336 568.964 418.735 1019.97 1020.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1930 6.4e-05 4096 150 2064 301504 55.7622 2087.9 1675.05 3818.76 3818.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 830 0.001024 1024 60 216 17696 0.746912 3.40992 51.2885 55.4885 55.5476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1110 0.001024 4096 235 504 16080 3.25632 51.8253 104.355 159.488 159.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1530 3.2e-05 1024 210 624 572160 47.8853 27.064 589.633 836.913 1501.66 1501.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1930 0.000512 2048 80 144 38160 3.48979 13.8123 123.651 140.997 141.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1590 0.001024 2048 490 408 15720 1.35952 15.8022 52.2322 69.4385 69.4972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 390 3.2e-05 2048 85 1848 307200 186.131 56.014 2010.48 1668.52 3921.36 3921.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1900 0.001024 1024 240 168 18120 0.743424 3.96013 51.1759 55.9201 55.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1960 3.2e-05 512 320 216 572160 25.3944 13.3468 111.131 417.383 567.437 567.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1310 0.000128 2048 200 1992 139680 17.916 14.379 835.136 419.619 1287.15 1287.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1930 6.4e-05 4096 150 2064 301680 55.7469 3059.2 1675.82 4790.81 4790.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 830 0.001024 1024 60 216 17760 0.744832 4.9496 51.2348 56.9716 57.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1110 0.001024 4096 235 504 15840 3.23789 36.0192 103.808 143.119 143.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1530 3.2e-05 1024 210 624 568320 47.8621 27.2657 379.619 835.271 1290.19 1290.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1930 0.000512 2048 80 144 37920 3.47136 8.71078 124.288 136.513 136.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1590 0.001024 2048 490 408 15600 1.36221 10.4878 52.2836 64.1801 64.2384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 390 3.2e-05 2048 85 1848 291840 186.921 55.1506 1232.1 1649.78 3124.18 3124.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1900 0.001024 1024 240 168 18000 0.74512 2.5545 51.2024 54.5481 54.6058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1960 3.2e-05 512 320 216 568320 25.5086 13.3448 71.5116 417.741 528.293 528.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1310 0.000128 2048 200 1992 139200 17.8591 14.3503 537.119 418.194 987.63 987.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1930 6.4e-05 4096 150 2064 301440 55.7529 1971.78 1676.54 3704.13 3704.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 830 0.001024 1024 60 216 17520 0.74128 3.23789 50.0462 54.0706 54.1273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1110 0.001024 4096 235 504 16128 3.25651 50.7083 104.774 158.791 158.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1530 3.2e-05 1024 210 624 573440 47.66 26.8869 565.8 838.655 1479.18 1479.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1930 0.000512 2048 80 144 38144 3.48979 13.1367 124.908 141.577 141.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1590 0.001024 2048 490 408 15744 1.36435 15.1619 52.378 68.9483 69.0079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 390 3.2e-05 2048 85 1848 311296 184.791 55.854 1948.32 1671.69 3860.89 3861.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1900 0.001024 1024 240 168 18176 0.747968 3.77536 51.2947 55.8635 55.9247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1960 3.2e-05 512 320 216 569344 25.5391 13.3248 105.359 418.057 562.471 562.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1310 0.000128 2048 200 1992 139264 17.8548 14.3524 797.658 418.276 1248.25 1248.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1930 6.4e-05 4096 150 2064 301696 55.7716 2927.45 1677.63 4660.9 4660.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 830 0.001024 1024 60 216 17792 0.747424 4.75341 51.322 56.8666 56.9251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1110 0.001024 4096 235 504 15872 3.2408 35.8811 104.052 143.226 143.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1530 3.2e-05 1024 210 624 569344 47.7599 26.8487 377.658 835.81 1288.24 1288.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1930 0.000512 2048 80 144 37888 3.46522 9.03494 124.301 136.842 136.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1590 0.001024 2048 490 408 15616 1.36413 10.3895 52.3574 64.1562 64.2131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 390 3.2e-05 2048 85 1848 311296 184.653 55.8644 1309.34 1671.48 3221.57 3221.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1900 0.001024 1024 240 168 17920 0.743328 2.75046 50.0578 53.5949 53.6515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1960 3.2e-05 512 320 216 565248 25.7767 13.3249 71.2353 418.102 528.619 528.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1310 0.000128 2048 200 1992 139264 17.8626 14.338 534.845 418.486 985.633 985.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1930 6.4e-05 4096 150 2064 301568 55.7532 1988.08 1677.14 3721.02 3721.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 830 0.001024 1024 60 216 17664 0.747136 3.39082 51.3106 55.4906 55.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1110 0.001024 4096 235 500 16288 3.26566 42.1827 104.957 150.459 150.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1530 3.2e-05 1024 210 625 573952 47.7801 26.8841 567.593 838.236 1480.67 1480.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1930 0.000512 2048 80 150 38208 3.48925 10.7025 125.21 139.444 139.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1590 0.001024 2048 490 400 15968 1.36602 21.9431 52.5125 75.8645 75.9243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 390 3.2e-05 2048 85 1850 319488 183.399 55.9762 1629.1 1676.32 3545.03 3545.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1900 0.001024 1024 240 175 18240 0.749568 6.19414 51.3091 58.2967 58.3548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1960 3.2e-05 512 320 225 573440 25.5388 13.3566 155.733 419.38 614.206 614.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1310 0.000128 2048 200 2000 139904 17.863 14.3964 652.649 419.255 1104.27 1104.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1930 6.4e-05 4096 150 2050 301888 55.7709 2380.15 1677.06 4113.02 4113.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 830 0.001024 1024 60 200 18016 0.749408 7.21901 51.3208 59.3343 59.3901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1110 0.001024 4096 235 500 16280 3.27002 38.0977 104.968 146.389 146.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1530 3.2e-05 1024 210 625 574080 47.936 26.9471 411.45 838.436 1324.94 1325.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1930 0.000512 2048 80 150 38200 3.49142 9.69142 125.265 138.491 138.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1590 0.001024 2048 490 400 15960 1.36954 18.8299 52.5229 72.7651 72.8228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 390 3.2e-05 2048 85 1850 317440 184.311 56.2465 1453.85 1676.74 3371.37 3371.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1900 0.001024 1024 240 175 18240 0.746144 2.78758 51.327 54.9051 54.9647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1960 3.2e-05 512 320 225 573440 25.6886 13.3878 128.371 420.196 587.838 587.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1310 0.000128 2048 200 2000 139840 17.9718 14.4323 588.297 419.375 1040.18 1040.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1930 6.4e-05 4096 150 2050 301880 55.7814 2136.57 1677.58 3869.98 3870.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 830 0.001024 1024 60 200 18000 0.749024 3.14163 51.3178 55.2522 55.3101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1110 0.001024 4096 235 500 16240 3.26634 24.7194 104.871 132.913 132.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1530 3.2e-05 1024 210 625 573440 47.9202 26.916 393.702 837.761 1306.46 1306.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1930 0.000512 2048 80 150 38160 3.4888 6.46698 126.179 136.176 136.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1590 0.001024 2048 490 400 15920 1.36474 18.7916 52.4822 72.6837 72.7411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 390 3.2e-05 2048 85 1850 317440 183.721 56.0624 938.109 1675.39 2853.51 2853.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1900 0.001024 1024 240 175 18160 0.743584 5.24883 51.2516 57.2883 57.3471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1960 3.2e-05 512 320 225 573440 25.6601 13.3733 132.207 418.985 590.421 590.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1310 0.000128 2048 200 2000 139840 17.9042 14.3572 378.976 419.675 831.02 831.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1930 6.4e-05 4096 150 2050 301840 55.777 1376.41 1676.14 3108.38 3108.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 830 0.001024 1024 60 200 17920 0.745472 6.07741 51.2412 58.1063 58.1632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1110 0.001024 4096 235 500 16272 3.26643 40.7495 104.884 148.953 149.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1530 3.2e-05 1024 210 625 573696 47.8349 26.9204 437.247 837.391 1349.56 1349.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1930 0.000512 2048 80 150 38160 3.47184 10.3795 123.956 137.853 137.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1590 0.001024 2048 490 400 15936 1.3704 11.5314 52.4388 65.3821 65.4397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 390 3.2e-05 2048 85 1850 316416 183.937 56.0352 1541.39 1672.67 3454.26 3454.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1900 0.001024 1024 240 175 18192 0.745472 3.04333 51.2512 55.0843 55.1406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1960 3.2e-05 512 320 225 571392 25.5307 13.3572 82.1175 419.209 540.402 540.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1310 0.000128 2048 200 2000 139776 17.8884 14.3483 623.775 418.867 1074.98 1075.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1930 6.4e-05 4096 150 2050 301872 55.7676 2282.47 1676.03 4014.32 4014.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 830 0.001024 1024 60 200 18000 0.747648 3.43882 51.3067 55.5372 55.5964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1110 0.001024 4096 235 500 16224 3.26861 27.0024 104.969 135.292 135.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1530 3.2e-05 1024 210 625 572928 47.6731 26.8625 282.029 837.057 1193.79 1193.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1930 0.000512 2048 80 150 38112 3.47136 6.86173 123.86 134.235 134.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1590 0.001024 2048 490 400 15840 1.36301 20.1654 52.346 73.9172 73.9726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 390 3.2e-05 2048 85 1850 313344 182.964 55.8432 982.539 1665.74 2887.31 2887.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1900 0.001024 1024 240 175 18144 0.745472 1.98845 51.2772 54.0533 54.1135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1960 3.2e-05 512 320 225 571392 25.5965 13.3446 127.58 418.632 585.344 585.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1310 0.000128 2048 200 2000 139392 17.8614 14.344 401.343 419.411 853.061 853.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1930 6.4e-05 4096 150 2050 301824 55.785 1468.48 1677.3 3201.61 3201.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 830 0.001024 1024 60 200 17952 0.746624 2.21754 51.331 54.3392 54.3949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1110 0.001024 4096 235 500 16240 3.26394 43.486 104.751 151.558 151.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1530 3.2e-05 1024 210 625 573440 47.8507 26.9517 468.73 837.586 1381.28 1381.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1930 0.000512 2048 80 150 38192 3.48614 11.25 123.697 138.478 138.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1590 0.001024 2048 490 400 15904 1.36387 12.4879 52.3757 66.2682 66.3258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 390 3.2e-05 2048 85 1850 315392 184.204 56.0992 1648.35 1672.63 3561.5 3561.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1900 0.001024 1024 240 175 18200 0.748288 3.33082 51.2695 55.392 55.4504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1960 3.2e-05 512 320 225 571648 25.5062 13.3745 88.2494 418.399 545.714 545.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1310 0.000128 2048 200 2000 139776 17.9426 14.3971 668.113 418.973 1119.53 1119.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1930 6.4e-05 4096 150 2050 301840 55.7694 2442.54 1676.04 4174.4 4174.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 830 0.001024 1024 60 200 17976 0.745472 3.7352 51.2828 55.8054 55.8633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1110 0.001024 4096 235 500 16128 3.25085 28.3965 104.529 136.231 136.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1530 3.2e-05 1024 210 625 571648 47.7769 26.8943 298.503 837.068 1210.4 1210.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1930 0.000512 2048 80 150 38080 3.4729 7.0928 123.586 134.194 134.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1590 0.001024 2048 490 400 15792 1.35994 8.1367 52.2618 61.8023 61.8619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 390 3.2e-05 2048 85 1850 315392 183.851 56.1195 1041.85 1674.03 2956.07 2956.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1900 0.001024 1024 240 175 18144 0.746528 2.13286 51.292 54.2136 54.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1960 3.2e-05 512 320 225 569856 25.6347 13.3612 142.148 418.754 600.088 600.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1310 0.000128 2048 200 2000 139328 17.8795 14.3543 420.959 419.515 872.815 872.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1930 6.4e-05 4096 150 2050 301728 55.7691 1534.11 1676.87 3266.81 3266.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 830 0.001024 1024 60 200 17920 0.743424 2.38438 51.3089 54.4796 54.5374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1110 0.001024 4096 235 500 16256 3.27331 45.1825 104.982 153.49 153.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1530 3.2e-05 1024 210 625 573440 47.6754 26.8792 489.526 838.577 1402.82 1402.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1930 0.000512 2048 80 150 38144 3.47798 11.665 123.767 138.953 139.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1590 0.001024 2048 490 400 15936 1.36954 13.0485 52.528 66.9876 67.0454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 390 3.2e-05 2048 85 1850 315392 183.628 55.9213 1713.06 1671.52 3624.34 3624.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1900 0.001024 1024 240 175 18176 0.742912 3.40992 51.2717 55.4676 55.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1960 3.2e-05 512 320 225 573440 25.3957 13.3527 91.868 419.553 550.354 550.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1310 0.000128 2048 200 2000 139776 17.8908 14.3724 694.094 420.943 1147.41 1147.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1930 6.4e-05 4096 150 2050 301824 55.7684 2528.84 1677.49 4262.14 4262.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 830 0.001024 1024 60 200 17984 0.749152 3.77651 51.3284 55.8975 55.9523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1110 0.001024 4096 235 500 16128 3.25885 30.772 104.54 138.625 138.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1530 3.2e-05 1024 210 625 573440 47.6961 27.0541 326.009 837.867 1238.79 1238.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1930 0.000512 2048 80 150 38016 3.4775 7.97696 124.553 136.049 136.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1590 0.001024 2048 490 400 15872 1.36691 8.90794 52.478 62.7955 62.8538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 390 3.2e-05 2048 85 1850 311296 184.645 55.8613 1112.33 1670.11 3023.17 3023.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1900 0.001024 1024 240 175 18048 0.748288 2.33235 51.1613 54.286 54.3433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1960 3.2e-05 512 320 225 569344 25.5142 13.3325 61.5998 417.76 518.392 518.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1310 0.000128 2048 200 2000 139264 17.8505 14.3319 452.32 417.886 902.495 902.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1930 6.4e-05 4096 150 2050 301696 55.7746 1674.11 1675.61 3405.54 3405.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 830 0.001024 1024 60 200 17920 0.745728 2.63846 51.3065 54.7348 54.7926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1110 0.001024 4096 235 500 16200 3.2607 49.4669 105.649 158.43 158.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1530 3.2e-05 1024 210 625 573696 47.7821 26.9426 515.167 845.637 1435.7 1435.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1930 0.000512 2048 80 150 38160 3.48915 12.2639 124.781 140.578 140.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1590 0.001024 2048 490 400 15912 1.36672 13.7052 52.95 68.0659 68.1243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 390 3.2e-05 2048 85 1850 313344 184.153 55.9268 1801.46 1684.91 3726.67 3726.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1900 0.001024 1024 240 175 18144 0.74752 3.54099 51.4623 55.7924 55.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1960 3.2e-05 512 320 225 571392 25.611 13.3837 97.2372 422.919 559.335 559.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1310 0.000128 2048 200 2000 139680 17.9461 14.3668 737.621 423.085 1193.13 1193.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1930 6.4e-05 4096 150 2050 301824 55.7753 2687.1 1692.39 4435.31 4435.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 830 0.001024 1024 60 200 17928 0.745472 4.05811 51.4851 56.331 56.3853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1110 0.001024 4096 235 500 16128 3.26246 34.9649 104.626 142.905 142.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1530 3.2e-05 1024 210 625 573696 47.6849 26.9151 370.898 837.52 1283.19 1283.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1930 0.000512 2048 80 150 38016 3.47542 9.03072 124.512 137.06 137.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1590 0.001024 2048 490 400 15840 1.36602 9.89594 52.4388 63.7432 63.8025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 390 3.2e-05 2048 85 1850 304128 184.517 55.3941 1252.12 1656.36 3148.61 3148.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1900 0.001024 1024 240 175 18000 0.741568 2.53414 50.068 53.3865 53.4446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1960 3.2e-05 512 320 225 566784 25.6013 13.332 69.1237 417.32 525.559 525.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1310 0.000128 2048 200 2000 139392 17.8995 14.3997 526.894 419.116 978.414 978.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1930 6.4e-05 4096 150 2050 301680 55.7845 1911.85 1678.87 3646.55 3646.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 830 0.001024 1024 60 200 17856 0.743232 2.93069 51.2419 54.9601 55.0188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1110 0.001024 4096 235 500 16240 3.26451 47.1227 104.984 155.424 155.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1530 3.2e-05 1024 210 625 573440 47.7049 26.9182 501.442 838.571 1414.81 1414.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1930 0.000512 2048 80 150 38160 3.48614 12.1654 123.847 139.543 139.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1590 0.001024 2048 490 400 15920 1.36659 13.3306 52.5312 67.2728 67.3333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 390 3.2e-05 2048 85 1850 317440 183.618 56.1172 1776.56 1676.99 3693.52 3693.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1900 0.001024 1024 240 175 18160 0.747264 3.46358 51.2717 55.5266 55.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1960 3.2e-05 512 320 225 573440 25.4069 13.3728 93.6642 419.507 552.134 552.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1310 0.000128 2048 200 2000 139840 17.8942 14.3974 717.603 419.517 1169.52 1169.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1930 6.4e-05 4096 150 2050 301840 55.7706 2605.9 1679.39 4341.11 4341.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 830 0.001024 1024 60 200 17920 0.749696 3.89293 51.2626 55.9481 56.0055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1110 0.001024 4096 235 500 16160 3.27178 33.3568 104.984 141.669 141.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1530 3.2e-05 1024 210 625 573440 47.6457 26.8923 354.754 838.689 1268.14 1268.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1930 0.000512 2048 80 150 38080 3.49082 8.49482 123.854 135.883 135.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1590 0.001024 2048 490 400 15840 1.37011 9.53379 52.5314 63.4784 63.5401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 390 3.2e-05 2048 85 1850 317440 183.284 56.1128 1249.49 1677.26 3166.37 3166.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1900 0.001024 1024 240 175 18080 0.745376 2.49856 51.2738 54.5616 54.6222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1960 3.2e-05 512 320 225 573440 25.3885 13.3596 66.4516 419.567 524.954 525.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1310 0.000128 2048 200 2000 138880 17.8184 14.3319 500.557 418.026 950.839 950.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1930 6.4e-05 4096 150 2050 301760 55.766 1826.83 1677.65 3560.29 3560.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 830 0.001024 1024 60 200 17760 0.741888 2.86829 50.1041 53.7579 53.8154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1110 0.001024 4096 235 500 16224 3.26861 56.7235 104.97 165.014 165.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1530 3.2e-05 1024 210 625 572928 47.6204 26.8657 612.896 837.141 1524.69 1524.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1930 0.000512 2048 80 150 38112 3.47773 14.8117 124.692 143.026 143.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1590 0.001024 2048 490 400 15840 1.36672 16.1742 52.3543 69.9384 69.9967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 390 3.2e-05 2048 85 1850 313344 182.905 55.6892 2132.91 1665.9 4037.64 4037.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1900 0.001024 1024 240 175 18144 0.746816 4.43542 51.2737 56.5014 56.5599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1960 3.2e-05 512 320 225 571392 25.4633 13.35 115.786 418.682 573.469 573.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1310 0.000128 2048 200 2000 139392 17.8442 14.3506 872.843 418.896 1324.04 1324.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1930 6.4e-05 4096 150 2050 301824 55.7558 3170.57 1677.53 4903.91 4903.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 830 0.001024 1024 60 200 17952 0.746464 4.94464 51.3271 57.0617 57.1212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1110 0.001024 4096 235 500 16128 3.27066 37.2045 104.98 145.507 145.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1530 3.2e-05 1024 210 625 571392 47.7734 26.8653 409.686 837.359 1321.85 1321.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1930 0.000512 2048 80 150 38016 3.47357 9.91859 123.655 137.091 137.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1590 0.001024 2048 490 400 15744 1.36387 10.9813 52.3598 64.7498 64.8104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 390 3.2e-05 2048 85 1850 307200 182.632 55.083 1399.84 1649.86 3287.63 3287.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1900 0.001024 1024 240 175 18048 0.745248 2.88154 51.6876 55.3574 55.4118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1960 3.2e-05 512 320 225 565248 25.4786 13.2854 76.5486 416.721 532.224 532.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1310 0.000128 2048 200 2000 139008 17.8727 14.3462 581.289 419.133 1032.74 1032.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1930 6.4e-05 4096 150 2050 301632 55.775 2130.15 1677.36 3863.35 3863.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 830 0.001024 1024 60 200 17856 0.7456 3.2183 51.3326 55.3392 55.3964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1110 0.001024 4096 235 500 16200 3.25427 57.2192 104.769 165.298 165.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1530 3.2e-05 1024 210 625 572800 47.8474 26.9555 610.837 837.047 1522.86 1523.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1930 0.000512 2048 80 150 38100 3.47626 14.6405 123.528 141.686 141.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1590 0.001024 2048 490 400 15900 1.36848 16.3184 52.4769 70.2076 70.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 390 3.2e-05 2048 85 1850 313600 183.583 55.892 2139.53 1665.16 4044.39 4044.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1900 0.001024 1024 240 175 18100 0.743232 4.42573 51.1972 56.4099 56.4684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1960 3.2e-05 512 320 225 572800 25.4954 13.3988 116.34 418.581 574.001 574.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1310 0.000128 2048 200 2000 139600 17.9881 14.522 877.461 418.812 1328.89 1328.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1930 6.4e-05 4096 150 2050 301800 55.7548 3189.5 1678.89 4924.2 4924.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 830 0.001024 1024 60 200 17900 0.745472 5.07085 51.2401 57.1004 57.1576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1110 0.001024 4096 235 500 16000 3.25226 39.0918 104.337 146.736 146.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1530 3.2e-05 1024 210 625 572800 47.8469 26.931 410.148 837.872 1322.97 1323.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1930 0.000512 2048 80 150 38000 3.47546 10.1683 124.721 138.41 138.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1590 0.001024 2048 490 400 15800 1.36848 11.1452 52.5293 65.0865 65.1469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 390 3.2e-05 2048 85 1850 307200 183.039 55.1516 1405.12 1649.86 3293.4 3293.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1900 0.001024 1024 240 175 18000 0.74608 2.96634 51.2169 54.9741 55.0323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1960 3.2e-05 512 320 225 569600 25.3622 13.3203 77.0424 416.901 532.819 532.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1310 0.000128 2048 200 2000 139200 17.9535 14.3708 584.303 419.417 1036.15 1036.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1930 6.4e-05 4096 150 2050 301600 55.7629 2134.88 1678.8 3869.49 3869.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 830 0.001024 1024 60 200 17800 0.743296 3.29373 51.2661 55.3455 55.4058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1110 0.001024 4096 235 500 16128 3.2503 52.9855 104.464 160.757 160.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1530 3.2e-05 1024 210 625 571648 47.7815 26.9011 595.894 836.617 1507.36 1507.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1930 0.000512 2048 80 150 38080 3.47136 14.4203 123.521 141.455 141.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1590 0.001024 2048 490 400 15792 1.36384 15.8712 52.2303 69.5076 69.5644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 390 3.2e-05 2048 85 1850 315392 183.912 55.98 2087.92 1673.21 4001.24 4001.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1900 0.001024 1024 240 175 18144 0.743456 4.16032 51.2739 56.2221 56.2823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1960 3.2e-05 512 320 225 569856 25.5794 13.3612 112.425 418.413 569.966 570.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1310 0.000128 2048 200 2000 139328 17.868 14.356 848.38 418.657 1299.37 1299.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1930 6.4e-05 4096 150 2050 301728 55.765 3073.46 1687.57 4816.84 4816.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 830 0.001024 1024 60 200 17920 0.74752 4.6551 51.2889 56.736 56.7941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1110 0.001024 4096 235 500 15904 3.23782 35.0414 103.854 142.187 142.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1530 3.2e-05 1024 210 625 569856 47.8658 26.8715 389.929 836.623 1301.45 1301.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1930 0.000512 2048 80 150 37856 3.45718 9.29178 123.211 136.004 136.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1590 0.001024 2048 490 400 15680 1.36054 10.505 52.222 64.131 64.1874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 390 3.2e-05 2048 85 1850 301056 184.826 55.2796 1307.43 1653.88 3201.63 3201.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1900 0.001024 1024 240 175 17920 0.739552 2.77994 50.0686 53.6315 53.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1960 3.2e-05 512 320 225 566272 25.7644 13.3471 72.9483 418.409 530.654 530.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1310 0.000128 2048 200 2000 138880 17.8559 14.3374 552.885 418.826 1004.01 1004.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1930 6.4e-05 4096 150 2050 301504 55.7797 2007.76 1675.04 3738.63 3738.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 830 0.001024 1024 60 200 17696 0.741376 3.1129 50.0841 53.9828 54.0406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1110 0.001024 4096 235 500 16200 3.26541 51.275 104.961 159.557 159.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1530 3.2e-05 1024 210 625 572160 47.8895 26.9324 577.579 837.607 1490.17 1490.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1930 0.000512 2048 80 150 38040 3.47136 13.6745 123.505 140.693 140.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1590 0.001024 2048 490 400 15840 1.36419 15.5279 52.4125 69.3467 69.4067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 390 3.2e-05 2048 85 1850 314880 183.875 55.9536 2020.2 1669.91 3930.16 3930.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1900 0.001024 1024 240 175 18120 0.750592 4.0024 51.2718 56.0685 56.1285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1960 3.2e-05 512 320 225 568320 25.5665 13.3508 108.102 417.609 564.823 564.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1310 0.000128 2048 200 2000 139680 17.9225 14.372 821.824 419.099 1273.33 1273.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1930 6.4e-05 4096 150 2050 301800 55.7588 2971.13 1677.45 4704.39 4704.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 830 0.001024 1024 60 200 17880 0.747264 4.49946 51.2634 56.5531 56.6088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1110 0.001024 4096 235 500 16080 3.26528 35.6291 104.979 143.929 143.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1530 3.2e-05 1024 210 625 568320 47.8478 26.8534 379.907 835.492 1290.26 1290.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1930 0.000512 2048 80 150 37920 3.47546 9.02051 123.337 135.873 135.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1590 0.001024 2048 490 400 15600 1.35734 10.1714 52.1003 63.6715 63.7276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 390 3.2e-05 2048 85 1850 307200 182.737 55.122 1300.91 1649.97 3188.96 3189.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1900 0.001024 1024 240 175 18000 0.745056 2.69734 51.3144 54.8001 54.8592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1960 3.2e-05 512 320 225 568320 25.5147 13.3289 71.9734 418.357 529.355 529.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1310 0.000128 2048 200 2000 139200 17.8483 14.3568 540.745 418.242 991.295 991.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1930 6.4e-05 4096 150 2050 301680 55.763 1980.77 1677.65 3714.23 3714.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 830 0.001024 1024 60 200 17760 0.743936 3.0417 51.264 55.0956 55.1544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1110 0.001024 4096 235 500 16128 3.26166 51.7243 104.556 159.594 159.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1530 3.2e-05 1024 210 625 573440 47.6679 26.8825 551.714 837.973 1464.41 1464.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1930 0.000512 2048 80 150 38016 3.47546 13.3448 123.513 140.376 140.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1590 0.001024 2048 490 400 15872 1.36464 14.8513 52.4905 68.7499 68.8081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 390 3.2e-05 2048 85 1850 311296 184.757 56.0233 1904.66 1670.32 3816 3816.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1900 0.001024 1024 240 175 18048 0.741376 3.94624 51.1691 55.8988 55.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1960 3.2e-05 512 320 225 569344 25.5341 13.3274 103.796 417.779 560.623 560.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1310 0.000128 2048 200 2000 139264 17.8524 14.3426 781.293 418.068 1231.66 1231.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1930 6.4e-05 4096 150 2050 301696 55.7793 2844.5 1675.77 4576.1 4576.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 830 0.001024 1024 60 200 17920 0.746144 4.46195 51.309 56.5612 56.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1110 0.001024 4096 235 500 15872 3.23974 35.5857 103.844 142.721 142.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1530 3.2e-05 1024 210 625 569344 47.7697 26.8268 386.383 835.199 1296.35 1296.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1930 0.000512 2048 80 150 37888 3.47568 9.61536 123.258 136.392 136.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1590 0.001024 2048 490 400 15616 1.35789 10.3644 52.1312 63.896 63.9529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 390 3.2e-05 2048 85 1850 311296 184.618 55.8946 1346.19 1670.25 3257.17 3257.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1900 0.001024 1024 240 175 17920 0.741376 2.9104 51.1563 54.85 54.9079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1960 3.2e-05 512 320 225 565248 25.7589 13.3266 72.7859 417.704 529.759 529.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1310 0.000128 2048 200 2000 139264 17.8566 14.3887 551.154 418.181 1001.69 1001.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1930 6.4e-05 4096 150 2050 301568 55.773 2036.9 1675.51 3768.23 3768.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 830 0.001024 1024 60 200 17664 0.743424 3.28477 50.0777 54.1482 54.2057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1110 0.001024 4096 235 512 16192 3.25626 38.1606 104.767 146.239 146.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1530 3.2e-05 1024 210 640 573952 47.862 26.882 502.269 837.679 1414.86 1415.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1930 0.000512 2048 80 160 38144 3.49184 10.0127 125.664 139.213 139.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1590 0.001024 2048 490 416 15808 1.36397 18.6148 52.426 72.4485 72.5053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 390 3.2e-05 2048 85 1856 313344 185.336 55.9688 1404.38 1675.22 3321.13 3321.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1900 0.001024 1024 240 192 18112 0.7496 2.98576 51.6217 55.4013 55.4581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1960 3.2e-05 512 320 224 566272 26.0646 13.3531 134.201 419.134 592.953 593.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1310 0.000128 2048 200 1984 139904 17.8916 14.344 570.654 418.984 1021.98 1022.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1930 6.4e-05 4096 150 2048 301888 55.7346 2083.68 1675.91 3815.37 3815.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 830 0.001024 1024 60 224 17824 0.749568 6.37987 51.29 58.4618 58.5243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1110 0.001024 4096 235 512 16128 3.24826 61.4441 104.597 169.342 169.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1530 3.2e-05 1024 210 640 573440 47.8441 26.9089 391.646 837.729 1304.29 1304.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1930 0.000512 2048 80 160 38080 3.47546 6.58227 125.591 135.692 135.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1590 0.001024 2048 490 416 15744 1.36195 18.5458 52.3407 72.2916 72.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 390 3.2e-05 2048 85 1856 311296 184.972 55.8496 899.711 1669.81 2810.57 2810.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1900 0.001024 1024 240 192 18048 0.744736 5.57805 51.2442 57.6076 57.6629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1960 3.2e-05 512 320 224 565248 26.1086 13.359 140.41 419.639 599.705 599.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1310 0.000128 2048 200 1984 139776 17.9221 14.4443 367.093 419.06 818.624 818.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1930 6.4e-05 4096 150 2048 301824 55.743 1337.34 1675.74 3068.87 3068.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 830 0.001024 1024 60 224 17792 0.751232 6.36314 51.2827 58.4389 58.4938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1110 0.001024 4096 235 512 16200 3.25146 38.8752 104.857 147.038 147.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1530 3.2e-05 1024 210 640 574080 47.9053 26.9443 422.221 837.722 1334.96 1335.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1930 0.000512 2048 80 160 38120 3.48147 10.3731 124.031 137.927 137.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1590 0.001024 2048 490 416 15800 1.36582 11.1511 52.4259 64.9864 65.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 390 3.2e-05 2048 85 1856 312320 185.818 56.357 1431.91 1675.34 3349.65 3349.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1900 0.001024 1024 240 192 18120 0.746592 3.08842 51.3099 55.1875 55.2472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1960 3.2e-05 512 320 224 567040 26.066 13.3874 129.061 419.85 588.56 588.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1310 0.000128 2048 200 1984 140000 17.9735 14.3755 581.608 419.026 1033.09 1033.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1930 6.4e-05 4096 150 2048 301880 55.7323 2130.7 1676.05 3862.55 3862.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 830 0.001024 1024 60 224 17800 0.747648 3.5247 51.2669 55.5827 55.6431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1110 0.001024 4096 235 512 16160 3.25018 25.7825 104.862 133.948 134.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1530 3.2e-05 1024 210 640 573440 47.8169 26.9249 349.865 837.958 1262.74 1262.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1930 0.000512 2048 80 160 38080 3.48365 6.68922 124.008 134.224 134.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1590 0.001024 2048 490 416 15760 1.36493 19.3 52.4249 73.1349 73.1924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 390 3.2e-05 2048 85 1856 312320 185.355 56.0884 919.731 1675.43 2836.83 2837.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1900 0.001024 1024 240 192 18080 0.745216 1.98496 51.3047 54.0781 54.1401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1960 3.2e-05 512 320 224 565760 26.0863 13.3754 134.715 419.072 593.439 593.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1310 0.000128 2048 200 1984 139840 17.8993 14.41 374.362 419.113 825.888 825.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1930 6.4e-05 4096 150 2048 301840 55.7466 1366.67 1675.98 3098.44 3098.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 830 0.001024 1024 60 224 17760 0.745728 2.31014 51.2638 54.3642 54.4243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1110 0.001024 4096 235 512 16176 3.25555 43.3074 104.773 151.389 151.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1530 3.2e-05 1024 210 640 573696 47.755 26.9139 457.566 837.406 1369.81 1369.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1930 0.000512 2048 80 160 38112 3.4775 11.3003 123.893 138.714 138.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1590 0.001024 2048 490 416 15792 1.36502 12.0807 52.4273 65.9138 65.9702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 390 3.2e-05 2048 85 1856 310272 185.489 56.0146 1544.88 1672.62 3459.23 3459.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1900 0.001024 1024 240 192 18096 0.745472 3.44864 51.2859 55.5227 55.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1960 3.2e-05 512 320 224 565248 25.8666 13.3686 85.1399 418.422 542.984 543.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1310 0.000128 2048 200 1984 139776 17.8605 14.3858 632.618 418.882 1083.85 1083.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1930 6.4e-05 4096 150 2048 301872 55.7507 2306.56 1676.02 4038.38 4038.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 830 0.001024 1024 60 224 17808 0.745248 3.92602 51.2812 55.9961 56.0517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1110 0.001024 4096 235 512 16128 3.25226 26.9063 104.874 135.083 135.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1530 3.2e-05 1024 210 640 572928 47.623 26.8595 293.151 837.246 1205.04 1205.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1930 0.000512 2048 80 160 38016 3.47955 7.46566 124.594 135.582 135.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1590 0.001024 2048 490 416 15744 1.36602 7.97181 52.4776 61.858 61.9177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 390 3.2e-05 2048 85 1856 307200 184.517 55.7198 977.385 1666.1 2883.94 2884.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1900 0.001024 1024 240 192 18048 0.748992 2.20979 51.3084 54.31 54.3681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1960 3.2e-05 512 320 224 565248 25.9131 13.3468 131.785 418.719 589.949 590.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1310 0.000128 2048 200 1984 139392 17.8463 14.3466 403.41 418.886 854.589 854.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1930 6.4e-05 4096 150 2048 301824 55.7502 1466.17 1677.61 3199.59 3199.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 830 0.001024 1024 60 224 17760 0.749024 2.60848 51.3102 54.7102 54.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1110 0.001024 4096 235 512 16184 3.25018 41.0634 104.856 149.226 149.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1530 3.2e-05 1024 210 640 573440 47.8772 26.9484 451.47 837.726 1364.18 1364.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1930 0.000512 2048 80 160 38136 3.48822 11.2473 123.944 138.722 138.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1590 0.001024 2048 490 416 15792 1.36192 11.9915 52.4487 65.8452 65.9053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 390 3.2e-05 2048 85 1856 311808 185.416 56.0736 1525.76 1672.68 3440.15 3440.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1900 0.001024 1024 240 192 18088 0.74608 3.27949 51.2866 55.3561 55.4158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1960 3.2e-05 512 320 224 564480 25.9461 13.3753 83.5603 418.431 541.499 541.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1310 0.000128 2048 200 1984 139776 17.9668 14.3565 620.969 418.992 1072.39 1072.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1930 6.4e-05 4096 150 2048 301840 55.7563 2257.11 1675.95 3988.87 3988.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 830 0.001024 1024 60 224 17808 0.74992 3.75053 51.2968 55.8416 55.9022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1110 0.001024 4096 235 512 16128 3.24877 26.6479 104.963 134.911 134.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1530 3.2e-05 1024 210 640 571648 47.8024 26.8981 288.456 837.278 1200.6 1200.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1930 0.000512 2048 80 160 38080 3.48758 7.1713 124.815 135.516 135.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1590 0.001024 2048 490 416 15680 1.36192 7.82912 52.3455 61.5785 61.6387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 390 3.2e-05 2048 85 1856 308224 186.02 56.0229 964.592 1674.42 2881.27 2881.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1900 0.001024 1024 240 192 18032 0.744064 2.22163 51.3108 54.3199 54.3778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1960 3.2e-05 512 320 224 562688 26.0004 13.3654 54.4371 418.735 512.725 512.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1310 0.000128 2048 200 1984 139328 17.875 14.3631 395.644 418.927 846.91 847.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1930 6.4e-05 4096 150 2048 301728 55.7588 1444.45 1677.2 3177.45 3177.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 830 0.001024 1024 60 224 17696 0.743712 2.53747 51.2453 54.5716 54.6287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1110 0.001024 4096 235 512 15960 3.23789 22.7758 104.358 130.424 130.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1530 3.2e-05 1024 210 640 572544 47.8553 26.9271 238.782 837.327 1151.06 1151.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1930 0.000512 2048 80 160 37968 3.47514 6.02317 124.664 134.206 134.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1590 0.001024 2048 490 416 15624 1.35782 6.5199 52.3457 60.265 60.3238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 390 3.2e-05 2048 85 1856 311808 185.216 56.2318 799.844 1674.61 2716.12 2716.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1900 0.001024 1024 240 192 17976 0.743488 1.84218 51.3046 53.9335 53.9935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1960 3.2e-05 512 320 224 564480 26.1132 13.3717 123.688 418.769 582.13 582.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1310 0.000128 2048 200 1984 139104 17.9344 14.3635 323.017 419.069 774.488 774.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1930 6.4e-05 4096 150 2048 301728 55.7404 1189.09 1678.86 2923.75 2923.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 830 0.001024 1024 60 224 17640 0.745472 2.06029 51.2469 54.0957 54.1518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1110 0.001024 4096 235 512 16128 3.24538 42.9385 104.626 150.864 150.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1530 3.2e-05 1024 210 640 573440 47.7141 26.8898 458.094 837.894 1370.76 1370.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1930 0.000512 2048 80 160 38080 3.48397 11.266 124.936 139.73 139.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1590 0.001024 2048 490 416 15744 1.36406 12.3409 52.3495 66.0986 66.1584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 390 3.2e-05 2048 85 1856 311296 184.934 55.8668 1539.56 1670.28 3450.86 3451.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1900 0.001024 1024 240 192 18048 0.743616 3.36867 51.2498 55.4048 55.4619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1960 3.2e-05 512 320 224 565248 25.9063 13.3555 85.3259 419.179 543.951 544.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1310 0.000128 2048 200 1984 139776 17.9016 14.4494 624.675 419.158 1076.29 1076.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1930 6.4e-05 4096 150 2048 301824 55.724 2304.65 1676.08 4036.51 4036.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 830 0.001024 1024 60 224 17792 0.749568 3.89574 51.2924 55.9805 56.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1110 0.001024 4096 235 512 16000 3.23994 28.9874 104.266 136.549 136.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1530 3.2e-05 1024 210 640 573440 47.6719 26.9007 309.754 837.993 1222.49 1222.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1930 0.000512 2048 80 160 38016 3.48365 7.67539 123.651 134.851 134.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1590 0.001024 2048 490 416 15616 1.35987 8.41098 52.1753 61.988 62.0442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 390 3.2e-05 2048 85 1856 311296 184.673 55.8981 1028.41 1670.35 2939.56 2939.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1900 0.001024 1024 240 192 17920 0.742496 2.36147 50.1044 53.2482 53.3052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1960 3.2e-05 512 320 224 561152 25.9882 13.3304 58.1185 417.722 515.342 515.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1310 0.000128 2048 200 1984 139264 17.8362 14.4466 414.23 417.949 864.565 864.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1930 6.4e-05 4096 150 2048 301696 55.7622 1553.76 1675.78 3285.35 3285.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 830 0.001024 1024 60 224 17664 0.742208 2.73216 51.1988 54.7176 54.7758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1110 0.001024 4096 235 512 15936 3.23789 24.5658 104.346 132.203 132.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1530 3.2e-05 1024 210 640 571392 47.807 26.8712 256.363 837.289 1168.5 1168.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1930 0.000512 2048 80 160 37824 3.46144 6.57011 123.286 133.362 133.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1590 0.001024 2048 490 416 15552 1.35718 7.09802 52.2124 60.7105 60.7662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 390 3.2e-05 2048 85 1856 294912 185.965 55.0637 809.437 1649.69 2700.37 2700.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1900 0.001024 1024 240 192 17856 0.743456 2.04672 50.1252 52.9577 53.0157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1960 3.2e-05 512 320 224 559104 25.8595 13.2786 48.362 416.694 504.377 504.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1310 0.000128 2048 200 1984 139008 17.8771 14.3488 343.727 419.089 795.145 795.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1930 6.4e-05 4096 150 2048 301632 55.7504 1281.8 1676.91 3014.5 3014.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 830 0.001024 1024 60 224 17664 0.745472 2.27974 51.3131 54.381 54.4367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1110 0.001024 4096 235 512 16128 3.25421 58.4543 104.649 166.411 166.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1530 3.2e-05 1024 210 640 573696 47.7746 26.9438 653.084 837.489 1565.46 1565.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1930 0.000512 2048 80 160 38088 3.48064 16.0257 123.619 143.166 143.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1590 0.001024 2048 490 416 15768 1.36397 17.2158 52.4288 71.0525 71.1025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 390 3.2e-05 2048 85 1856 308736 185.476 56.1676 2179.1 1668.67 4089.64 4089.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1900 0.001024 1024 240 192 18072 0.745248 4.90496 51.286 56.9788 57.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1960 3.2e-05 512 320 224 566784 25.903 13.3836 120.567 418.854 578.889 579.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1310 0.000128 2048 200 1984 139680 17.9275 14.3732 896.759 419.019 1348.18 1348.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1930 6.4e-05 4096 150 2048 301824 55.7612 3245.54 1676.03 4977.38 4977.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 830 0.001024 1024 60 224 17784 0.745472 5.53942 51.2904 57.6167 57.6744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1110 0.001024 4096 235 512 15984 3.24182 37.9982 104.349 145.641 145.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1530 3.2e-05 1024 210 640 573696 47.6996 26.9188 410.642 838.235 1323.66 1323.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1930 0.000512 2048 80 160 38016 3.47955 10.2785 123.691 137.492 137.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1590 0.001024 2048 490 416 15696 1.36608 10.836 52.4721 64.7186 64.7788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 390 3.2e-05 2048 85 1856 304128 184.479 55.4524 1350.66 1657.77 3248.59 3248.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1900 0.001024 1024 240 192 18000 0.745344 3.27459 51.3079 55.3705 55.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1960 3.2e-05 512 320 224 562176 25.8812 13.3386 77.6619 417.67 534.734 534.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1310 0.000128 2048 200 1984 139392 17.9051 14.3688 563.067 419.476 1014.92 1015.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1930 6.4e-05 4096 150 2048 301680 55.7505 2085.65 1676.89 3818.34 3818.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 830 0.001024 1024 60 224 17712 0.745472 3.60448 51.3111 55.7032 55.7588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1110 0.001024 4096 235 512 15984 3.25018 31.8095 104.623 139.738 139.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1530 3.2e-05 1024 210 640 570240 47.837 26.8695 338.223 834.38 1247.47 1247.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1930 0.000512 2048 80 160 37800 3.46682 8.35584 122.971 134.838 134.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1590 0.001024 2048 490 416 15552 1.36192 8.97696 52.2217 62.6031 62.6603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 390 3.2e-05 2048 85 1856 304128 186.876 55.9883 1117.08 1668.64 3028.79 3028.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1900 0.001024 1024 240 192 17928 0.745856 2.70298 51.2823 54.7731 54.8325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1960 3.2e-05 512 320 224 559872 26.0804 13.3518 64.0594 417.297 520.97 521.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1310 0.000128 2048 200 1984 139104 17.9057 14.3678 464.889 417.699 914.962 915.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1930 6.4e-05 4096 150 2048 301536 55.7532 1702.45 1674.81 3433.06 3433.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 830 0.001024 1024 60 224 17496 0.739328 3.05395 50.035 53.871 53.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1110 0.001024 4096 235 512 16160 3.25274 55.8569 104.871 164.035 164.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1530 3.2e-05 1024 210 640 573440 47.6967 26.9223 604.498 837.913 1517.19 1517.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1930 0.000512 2048 80 160 38080 3.47978 15.011 123.701 142.233 142.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1590 0.001024 2048 490 416 15760 1.36573 16.0783 52.4358 69.921 69.9791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 390 3.2e-05 2048 85 1856 312320 185.282 56.0342 2055.5 1675.69 3972.73 3972.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1900 0.001024 1024 240 192 18080 0.745472 4.63072 51.3081 56.728 56.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1960 3.2e-05 512 320 224 565760 25.8922 13.3734 114.044 419.775 573.274 573.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1310 0.000128 2048 200 1984 139840 17.9014 14.3639 835.641 419.316 1287.33 1287.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1930 6.4e-05 4096 150 2048 301840 55.7447 3048.79 1676.48 4781.07 4781.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 830 0.001024 1024 60 224 17760 0.746688 5.28442 51.266 57.3401 57.3993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1110 0.001024 4096 235 512 16000 3.24602 38.5669 104.443 146.31 146.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1530 3.2e-05 1024 210 640 573440 47.6308 26.8879 406.206 838.024 1318.92 1319.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1930 0.000512 2048 80 160 37920 3.47136 10.3449 124.539 138.398 138.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1590 0.001024 2048 490 416 15680 1.36397 11.2415 52.4351 65.0826 65.1446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 390 3.2e-05 2048 85 1856 307200 186.347 55.9961 1360.63 1675.9 3279.1 3279.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1900 0.001024 1024 240 192 17920 0.741376 2.9641 51.2056 54.9535 55.0114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1960 3.2e-05 512 320 224 563200 25.9699 13.353 75.4845 419.123 534.116 534.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1310 0.000128 2048 200 1984 138880 17.8014 14.3732 558.606 417.691 1008.57 1008.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1930 6.4e-05 4096 150 2048 301760 55.7445 2055.37 1677.88 3789.04 3789.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 830 0.001024 1024 60 224 17600 0.743424 3.50698 50.1077 54.4017 54.4604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1110 0.001024 4096 235 512 15840 3.22714 30.5377 104.001 137.817 137.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1530 3.2e-05 1024 210 640 568320 47.8733 26.8462 337.869 834.561 1247.32 1247.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1930 0.000512 2048 80 160 37920 3.48285 8.56269 124.429 136.517 136.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1590 0.001024 2048 490 416 15600 1.36499 9.25082 52.4249 63.0836 63.1419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 390 3.2e-05 2048 85 1856 291840 186.935 55.169 1080.4 1648.39 2971.12 2971.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1900 0.001024 1024 240 192 17760 0.739552 2.62294 50.0382 53.4423 53.4997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1960 3.2e-05 512 320 224 560640 25.9805 13.3327 63.3733 417.38 520.247 520.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1310 0.000128 2048 200 1984 139200 17.8503 14.3507 468.289 417.833 918.425 918.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1930 6.4e-05 4096 150 2048 301680 55.7363 1726.8 1675.98 3458.56 3458.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 830 0.001024 1024 60 224 17520 0.745024 2.9696 50.1057 53.864 53.9218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1110 0.001024 4096 235 512 16128 3.25437 49.878 104.853 158.041 158.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1530 3.2e-05 1024 210 640 572928 47.6241 26.8636 576.332 837.056 1488.04 1488.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1930 0.000512 2048 80 160 38016 3.47565 14.4466 123.527 141.492 141.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1590 0.001024 2048 490 416 15744 1.3672 15.4163 52.4662 69.2908 69.3494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 390 3.2e-05 2048 85 1856 307200 184.686 55.706 1919.55 1665.89 3826.05 3826.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1900 0.001024 1024 240 192 18048 0.747456 4.22707 51.3067 56.3256 56.3814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1960 3.2e-05 512 320 224 565248 25.8445 13.3448 107.313 418.706 565.392 565.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1310 0.000128 2048 200 1984 139392 17.8457 14.3564 789.728 418.908 1240.94 1241.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1930 6.4e-05 4096 150 2048 301824 55.7441 2878.36 1679.35 4613.5 4613.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 830 0.001024 1024 60 224 17760 0.747552 4.95411 51.3071 57.0543 57.1102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1110 0.001024 4096 235 512 15936 3.23664 34.8427 104.259 142.391 142.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1530 3.2e-05 1024 210 640 571392 47.7836 26.8697 373.197 836.573 1284.59 1284.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1930 0.000512 2048 80 160 37824 3.46883 9.4641 124.242 137.22 137.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1590 0.001024 2048 490 416 15552 1.35792 10.096 52.1668 63.661 63.7206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 390 3.2e-05 2048 85 1856 294912 185.875 55.1506 1192.09 1648.3 3081.63 3081.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1900 0.001024 1024 240 192 17856 0.741952 2.89018 50.0995 53.7752 53.8332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1960 3.2e-05 512 320 224 559104 25.8535 13.2805 69.5961 416.326 525.236 525.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1310 0.000128 2048 200 1984 139008 17.8749 14.3481 509.527 418.737 960.59 960.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1930 6.4e-05 4096 150 2048 301632 55.7462 1872.39 1677.02 3605.2 3605.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 830 0.001024 1024 60 224 17664 0.743424 3.29062 51.2877 55.3634 55.4185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1110 0.001024 4096 235 512 15840 3.23994 31.0108 104.262 138.567 138.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1530 3.2e-05 1024 210 640 571392 47.5672 26.8168 325.012 834.658 1234.22 1234.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1930 0.000512 2048 80 160 37728 3.47008 8.22595 122.993 134.731 134.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1590 0.001024 2048 490 416 15552 1.36397 9.03782 52.4276 62.8737 62.9323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 390 3.2e-05 2048 85 1856 294912 183.493 54.6611 1041.28 1632.1 2911.74 2911.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1900 0.001024 1024 240 192 17856 0.745472 2.50266 51.2803 54.5713 54.6303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1960 3.2e-05 512 320 224 552960 25.9511 13.1952 59.7171 414.344 513.394 513.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1310 0.000128 2048 200 1984 138240 17.8674 14.3338 443.064 417.98 893.348 893.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1930 6.4e-05 4096 150 2048 301536 55.7486 1620.43 1675.52 3351.75 3351.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 830 0.001024 1024 60 224 17568 0.746016 2.91405 51.2869 54.9908 55.0482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1110 0.001024 4096 235 512 16100 3.25043 52.342 104.729 160.373 160.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1530 3.2e-05 1024 210 640 572800 47.8365 26.9598 566.493 837.656 1479.11 1479.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1930 0.000512 2048 80 160 38000 3.47104 13.9393 123.497 140.952 141.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1590 0.001024 2048 490 416 15700 1.36397 15.3122 52.3633 69.0809 69.1367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 390 3.2e-05 2048 85 1856 307200 185.219 55.8449 1888.61 1666.61 3796.5 3796.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1900 0.001024 1024 240 192 18000 0.747072 4.19763 51.247 56.2353 56.2931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1960 3.2e-05 512 320 224 566400 25.9228 13.3866 106.215 418.98 564.688 564.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1310 0.000128 2048 200 1984 139600 17.9841 14.3825 780.054 419.131 1231.65 1231.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1930 6.4e-05 4096 150 2048 301800 55.729 2840.14 1677.63 4573.55 4573.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 830 0.001024 1024 60 224 17700 0.743424 4.93363 51.2324 56.9546 57.0102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1110 0.001024 4096 235 512 16000 3.25216 35.6449 104.622 143.571 143.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1530 3.2e-05 1024 210 640 572800 47.8538 26.9321 392.614 836.909 1304.48 1304.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1930 0.000512 2048 80 160 37800 3.46317 9.63283 123.156 136.294 136.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1590 0.001024 2048 490 416 15600 1.36362 10.3322 52.308 64.046 64.1005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 390 3.2e-05 2048 85 1856 294400 186.565 55.236 1254.56 1647.91 3144.49 3144.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1900 0.001024 1024 240 192 17800 0.740224 2.87539 50.0348 53.6945 53.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1960 3.2e-05 512 320 224 563200 25.7445 13.3157 73.6404 416.41 529.292 529.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1310 0.000128 2048 200 1984 139200 17.9548 14.4617 539.752 418.924 991.196 991.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1930 6.4e-05 4096 150 2048 301600 55.7383 2003.2 1676.46 3735.44 3735.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 830 0.001024 1024 60 224 17600 0.742528 3.53894 51.2082 55.5348 55.5891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1110 0.001024 4096 235 512 15900 3.25018 32.0983 104.746 140.144 140.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1530 3.2e-05 1024 210 640 571200 48.0544 26.9599 327.139 838.029 1240.34 1240.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1930 0.000512 2048 80 160 37800 3.47043 8.53606 122.503 134.552 134.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1590 0.001024 2048 490 416 15300 1.34349 8.61965 51.833 61.8377 61.8948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 390 3.2e-05 2048 85 1856 288000 188.496 55.2723 1021.83 1650.13 2915.95 2916.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1900 0.001024 1024 240 192 17700 0.741376 2.64346 50.0638 53.4899 53.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1960 3.2e-05 512 320 224 566400 25.9173 13.3881 61.5238 419.11 520.126 520.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1310 0.000128 2048 200 1984 138000 17.921 14.3442 445.243 416.459 894.069 894.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1930 6.4e-05 4096 150 2048 301500 55.7363 1648.63 1676.93 3381.34 3381.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 830 0.001024 1024 60 224 17400 0.741184 2.71018 50.0449 53.5391 53.5967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1110 0.001024 4096 235 512 16128 3.24989 50.1589 104.954 158.417 158.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1530 3.2e-05 1024 210 640 571648 47.8025 26.8984 546.786 837.466 1459.12 1459.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1930 0.000512 2048 80 160 38080 3.49162 13.5231 123.752 140.81 140.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1590 0.001024 2048 490 416 15680 1.3576 14.5185 52.3444 68.2647 68.3228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 390 3.2e-05 2048 85 1856 308224 186.111 56.0312 1849.19 1674.55 3766.11 3766.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1900 0.001024 1024 240 192 18032 0.74752 4.18029 51.3085 56.2804 56.3405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1960 3.2e-05 512 320 224 562688 25.9898 13.3632 102.299 418.893 560.731 560.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1310 0.000128 2048 200 1984 139328 17.8749 14.3799 758.786 418.92 1210.07 1210.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1930 6.4e-05 4096 150 2048 301728 55.7629 2779.36 1679.29 4514.45 4514.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 830 0.001024 1024 60 224 17696 0.743968 4.74938 51.2493 56.7853 56.8442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1110 0.001024 4096 235 512 15904 3.23824 34.7303 104.349 142.372 142.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1530 3.2e-05 1024 210 640 569856 47.8691 26.8693 380.957 837.322 1293.19 1293.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1930 0.000512 2048 80 160 37856 3.46931 9.61981 123.449 136.58 136.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1590 0.001024 2048 490 416 15456 1.35264 10.3054 52.0405 63.7432 63.7985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 390 3.2e-05 2048 85 1856 301056 184.774 55.2435 1252.36 1655.27 3147.87 3148.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1900 0.001024 1024 240 192 17920 0.746368 3.00237 51.3086 55.1002 55.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1960 3.2e-05 512 320 224 559104 26.1756 13.3468 70.9788 418.762 529.44 529.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1310 0.000128 2048 200 1984 138880 17.8652 14.3831 524.31 419.174 975.835 975.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1930 6.4e-05 4096 150 2048 301504 55.744 1939.9 1677.64 3673.33 3673.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 830 0.001024 1024 60 224 17472 0.743648 3.40992 50.0442 54.2412 54.2984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1110 0.001024 4096 235 512 15792 3.23459 31.3247 104.327 138.941 139.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1530 3.2e-05 1024 210 640 569856 47.973 26.9087 315.33 837.329 1227.71 1227.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1930 0.000512 2048 80 160 37632 3.46544 8.36618 124.18 136.057 136.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1590 0.001024 2048 490 416 15456 1.35782 8.42138 52.3304 62.1528 62.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 390 3.2e-05 2048 85 1856 301056 188.157 56.0932 1032.25 1674.52 2951.24 2951.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1900 0.001024 1024 240 192 17808 0.742912 2.3679 51.2989 54.4543 54.5137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1960 3.2e-05 512 320 224 559104 26.2217 13.3632 59.1312 418.762 517.661 517.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1310 0.000128 2048 200 1984 138432 17.9463 14.3878 431.23 419.414 883.08 883.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1930 6.4e-05 4096 150 2048 301392 55.7404 1586.45 1677.68 3319.92 3319.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 830 0.001024 1024 60 224 17472 0.747616 2.84374 51.2422 54.8731 54.9319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1110 0.001024 4096 235 512 16080 3.2473 50.8206 104.645 158.766 158.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1530 3.2e-05 1024 210 640 572160 47.8714 26.9353 531.311 836.996 1443.28 1443.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1930 0.000512 2048 80 160 38040 3.4783 13.3937 123.568 140.481 140.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1590 0.001024 2048 490 416 15720 1.36451 14.5156 52.4278 68.3497 68.4072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 390 3.2e-05 2048 85 1856 307200 186.103 55.9413 1805.77 1668.86 3716.89 3717.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1900 0.001024 1024 240 192 18000 0.743424 4.16739 51.2572 56.2097 56.2688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1960 3.2e-05 512 320 224 564480 25.8203 13.3487 100.165 417.359 556.878 557.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1310 0.000128 2048 200 1984 139680 17.9234 14.3538 745.907 418.8 1197.09 1197.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1930 6.4e-05 4096 150 2048 301800 55.7384 2742.71 1677.93 4476.43 4476.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 830 0.001024 1024 60 224 17640 0.74272 4.75082 50.1019 55.6381 55.6956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1110 0.001024 4096 235 512 15840 3.23024 35.3626 103.989 142.635 142.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1530 3.2e-05 1024 210 640 568320 47.848 26.8429 383.961 834.48 1293.3 1293.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1930 0.000512 2048 80 160 37920 3.47773 9.78739 123.367 136.677 136.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1590 0.001024 2048 490 416 15600 1.36499 10.5851 52.4209 64.4137 64.4731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 390 3.2e-05 2048 85 1856 291840 186.895 55.1883 1225.07 1648.25 3115.63 3115.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1900 0.001024 1024 240 192 17760 0.743136 2.88323 50.0378 53.7079 53.7651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1960 3.2e-05 512 320 224 560640 25.9793 13.3387 71.5147 417.346 528.367 528.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1310 0.000128 2048 200 1984 139200 17.8523 14.3498 530.986 417.796 981.084 981.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1930 6.4e-05 4096 150 2048 301680 55.7294 1934.84 1676.59 3667.2 3667.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 830 0.001024 1024 60 224 17520 0.741376 3.29846 50.0967 54.1789 54.2392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1110 0.001024 4096 235 512 15840 3.25222 31.1685 104.647 139.124 139.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1530 3.2e-05 1024 210 640 570240 47.8803 26.8984 318.597 834.751 1228.29 1228.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1930 0.000512 2048 80 160 37800 3.48285 8.0887 124.432 136.046 136.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1590 0.001024 2048 490 416 15480 1.36419 9.07075 52.4329 62.9123 62.9699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 390 3.2e-05 2048 85 1856 299520 188.168 56.0046 1038.45 1669.35 2952.2 2952.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1900 0.001024 1024 240 192 17640 0.737504 2.54915 50.0421 53.3708 53.4276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1960 3.2e-05 512 320 224 564480 25.8439 13.3584 60.0617 417.474 516.923 517.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1310 0.000128 2048 200 1984 138240 17.9546 14.3769 434.848 418.165 885.448 885.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1930 6.4e-05 4096 150 2048 301320 55.7261 1616.11 1674.73 3346.61 3346.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 830 0.001024 1024 60 224 17280 0.737376 2.6112 49.9468 53.3386 53.3961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1110 0.001024 4096 235 512 16000 3.24029 49.3564 104.356 157.002 157.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1530 3.2e-05 1024 210 640 573440 47.672 26.8844 543.476 838.659 1456.86 1457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1930 0.000512 2048 80 160 38016 3.47824 13.4118 124.793 141.727 141.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1590 0.001024 2048 490 416 15616 1.36048 14.4909 52.2156 68.1086 68.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 390 3.2e-05 2048 85 1856 311296 184.689 55.8635 1839.63 1671.83 3752.24 3752.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1900 0.001024 1024 240 192 17920 0.744576 3.99053 50.1287 54.905 54.9637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1960 3.2e-05 512 320 224 561152 26.016 13.3243 100.835 418.106 558.469 558.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1310 0.000128 2048 200 1984 139264 17.851 14.4506 747.035 418.278 1197.72 1197.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1930 6.4e-05 4096 150 2048 301696 55.7425 2720.73 1678.09 4454.61 4454.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 830 0.001024 1024 60 224 17664 0.746944 4.608 51.223 56.6224 56.6797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1110 0.001024 4096 235 512 15872 3.23981 36.5956 104.361 144.247 144.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1530 3.2e-05 1024 210 640 569344 47.7713 26.823 367.153 836.094 1278.01 1278.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1930 0.000512 2048 80 160 37888 3.47683 9.06893 122.464 135.053 135.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1590 0.001024 2048 490 416 15360 1.34963 9.8935 51.8764 63.1616 63.2164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 390 3.2e-05 2048 85 1856 311296 184.653 55.9841 1242.43 1672.06 3155.34 3155.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1900 0.001024 1024 240 192 17664 0.739296 2.88835 49.9585 53.63 53.6863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1960 3.2e-05 512 320 224 557056 26.2292 13.3294 67.4854 418.245 525.468 525.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1310 0.000128 2048 200 1984 139264 17.8536 14.3864 504.453 418.624 955.416 955.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1930 6.4e-05 4096 150 2048 301568 55.7665 1842.59 1677.73 3576.14 3576.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 830 0.001024 1024 60 224 17408 0.74128 2.99008 50.0004 53.774 53.8317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1110 0.001024 4096 235 512 15744 3.23712 30.3604 104.355 138.008 138.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1530 3.2e-05 1024 210 640 565248 47.8019 26.7407 326.956 833.492 1235.16 1235.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1930 0.000512 2048 80 160 37632 3.46074 8.84067 123.992 136.335 136.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1590 0.001024 2048 490 416 15360 1.36074 8.73677 52.2149 62.3563 62.4145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 390 3.2e-05 2048 85 1856 294912 186.059 55.2367 1067.02 1650.33 2958.86 2959.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1900 0.001024 1024 240 192 17664 0.739456 2.62998 50.1248 53.5394 53.5962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1960 3.2e-05 512 320 224 552960 25.67 13.1297 60.6666 412.719 512.368 512.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1310 0.000128 2048 200 1984 138240 17.8681 14.3606 453.373 417.59 903.289 903.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1930 6.4e-05 4096 150 2048 301440 55.7552 1693.13 1678.04 3426.98 3427.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 830 0.001024 1024 60 224 17280 0.7392 2.84406 49.9987 53.6267 53.6842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1110 0.001024 4096 235 520 16160 3.26429 39.4957 104.861 147.674 147.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1530 3.2e-05 1024 210 640 573440 47.8144 26.878 465.354 837.596 1377.79 1377.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1930 0.000512 2048 80 160 38144 3.48992 10.3506 125.138 139.021 139.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1590 0.001024 2048 490 400 15968 1.36586 18.607 52.4726 72.4882 72.5446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 390 3.2e-05 2048 85 1840 315392 184.445 55.98 1432.53 1675.52 3348.69 3348.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1900 0.001024 1024 240 200 18048 0.745024 3.22154 51.2739 55.2821 55.3396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1960 3.2e-05 512 320 240 572416 25.6413 13.3575 142.595 419.047 600.826 600.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1310 0.000128 2048 200 2000 140032 17.879 14.3721 582.057 418.944 1033.36 1033.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1930 6.4e-05 4096 150 2080 301728 55.7907 2149.63 1677.55 3883.01 3883.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 830 0.001024 1024 60 200 18016 0.749568 5.98781 51.3009 58.0808 58.1401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1110 0.001024 4096 235 520 16128 3.26861 26.5086 104.899 134.728 134.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1530 3.2e-05 1024 210 640 573440 47.8344 26.8825 388.728 837.911 1301.52 1301.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1930 0.000512 2048 80 160 38080 3.48112 6.66214 126.128 136.314 136.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1590 0.001024 2048 490 400 15936 1.36637 18.5695 52.4882 72.4685 72.5248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 390 3.2e-05 2048 85 1840 311296 184.832 55.8592 909.184 1670.2 2820.3 2820.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1900 0.001024 1024 240 200 17984 0.745024 5.93443 51.2366 57.9576 58.0124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1960 3.2e-05 512 320 240 571392 25.7509 13.358 137.334 419.057 595.687 595.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1310 0.000128 2048 200 2000 140032 17.886 14.3534 375.024 419.152 826.519 826.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1930 6.4e-05 4096 150 2080 301696 55.781 1378.08 1677.06 3110.96 3111.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 830 0.001024 1024 60 200 17984 0.747776 5.9863 51.305 58.084 58.1402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1110 0.001024 4096 235 520 16120 3.25866 43.4401 104.707 151.458 151.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1530 3.2e-05 1024 210 640 573440 47.8108 26.9429 463.4 837.723 1376.04 1376.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1930 0.000512 2048 80 160 38120 3.47974 11.9054 124.951 140.38 140.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1590 0.001024 2048 490 400 15960 1.36602 12.3882 52.4807 66.2764 66.3353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 390 3.2e-05 2048 85 1840 314880 184.83 56.1118 1638.63 1675.33 3555.12 3555.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1900 0.001024 1024 240 200 18040 0.742656 3.63856 51.2717 55.6954 55.7548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1960 3.2e-05 512 320 240 572160 25.6769 13.3813 151.431 419.077 609.751 609.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1310 0.000128 2048 200 2000 140000 17.9475 14.3731 664.925 419.025 1116.37 1116.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1930 6.4e-05 4096 150 2080 301720 55.7739 2456.97 1677.74 4190.54 4190.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 830 0.001024 1024 60 200 18000 0.745472 3.63069 51.294 55.7117 55.7716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1110 0.001024 4096 235 520 16080 3.26042 29.0181 104.799 137.134 137.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1530 3.2e-05 1024 210 640 573440 47.775 26.9188 380.934 838.513 1294.31 1294.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1930 0.000512 2048 80 160 38080 3.48083 7.53184 124.08 135.135 135.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1590 0.001024 2048 490 400 15920 1.36851 21.0719 52.5252 75.0085 75.0633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 390 3.2e-05 2048 85 1840 312320 185.283 56.0972 1023.96 1677.07 2942.63 2942.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1900 0.001024 1024 240 200 18000 0.745792 2.38797 51.3017 54.4781 54.5336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1960 3.2e-05 512 320 240 570880 25.6948 13.3756 142.546 419.488 601.292 601.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1310 0.000128 2048 200 2000 139840 17.9031 14.3564 420.466 419.496 872.327 872.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1930 6.4e-05 4096 150 2080 301680 55.7964 1545.82 1677.66 3279.33 3279.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 830 0.001024 1024 60 200 17920 0.742496 2.39165 51.2618 54.4377 54.4945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1110 0.001024 4096 235 520 15960 3.24438 23.9287 104.359 131.585 131.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1530 3.2e-05 1024 210 640 572160 47.9723 26.9305 388 837.606 1300.67 1300.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1930 0.000512 2048 80 160 38040 3.47923 6.32832 125.813 135.663 135.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1590 0.001024 2048 490 400 15840 1.36042 21.2573 52.4136 75.0718 75.1277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 390 3.2e-05 2048 85 1840 307200 185.988 55.9474 824.262 1669.94 2736.36 2736.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1900 0.001024 1024 240 200 17880 0.741824 1.93741 51.1898 53.9125 53.9695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1960 3.2e-05 512 320 240 568320 25.6801 13.3511 153.485 417.621 610.328 610.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1310 0.000128 2048 200 2000 139680 17.922 14.3578 343.171 419.123 794.672 794.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1930 6.4e-05 4096 150 2080 301560 55.7915 1262.43 1676.86 2995.13 2995.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 830 0.001024 1024 60 200 17880 0.743776 6.60941 51.262 58.6596 58.7178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1110 0.001024 4096 235 520 16128 3.2625 41.5109 104.88 149.707 149.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1530 3.2e-05 1024 210 640 572928 47.8169 26.9165 433.353 838.112 1346.36 1346.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1930 0.000512 2048 80 160 38112 3.48131 10.819 123.897 138.243 138.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1590 0.001024 2048 490 400 15936 1.36406 11.2742 52.4823 65.1653 65.2228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 390 3.2e-05 2048 85 1840 313344 184.66 56.0042 1493.99 1674.01 3408.89 3409.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1900 0.001024 1024 240 200 18048 0.747456 3.31776 51.3196 55.4302 55.4885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1960 3.2e-05 512 320 240 571392 25.5004 13.3589 85.5787 419.824 544.447 544.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1310 0.000128 2048 200 2000 139968 17.8813 14.3831 609.463 419.22 1061.05 1061.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1930 6.4e-05 4096 150 2080 301728 55.7634 2253.21 1677.51 3986.54 3986.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 830 0.001024 1024 60 200 18000 0.74752 3.32173 51.3278 55.4395 55.5001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1110 0.001024 4096 235 520 16032 3.25837 26.8491 104.623 134.783 134.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1530 3.2e-05 1024 210 640 571392 47.718 26.8575 282.467 837.156 1194.36 1194.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1930 0.000512 2048 80 160 38016 3.47834 7.32774 124.593 135.444 135.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1590 0.001024 2048 490 400 15840 1.36198 7.64086 52.3531 61.3996 61.4551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 390 3.2e-05 2048 85 1840 307200 184.57 55.6399 955.903 1665.89 2862.22 2862.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1900 0.001024 1024 240 200 17952 0.741632 2.18326 51.2605 54.228 54.2829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1960 3.2e-05 512 320 240 571392 25.6419 13.3385 123.835 418.669 581.67 581.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1310 0.000128 2048 200 2000 139776 17.8384 14.338 398.68 418.824 849.783 849.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1930 6.4e-05 4096 150 2080 301632 55.7752 1463.39 1677.26 3196.48 3196.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 830 0.001024 1024 60 200 17952 0.745472 2.20218 51.3317 54.3222 54.3785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1110 0.001024 4096 235 520 15984 3.25491 22.5142 104.537 130.357 130.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1530 3.2e-05 1024 210 640 571392 47.9214 26.9364 233.07 837.52 1145.61 1145.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1930 0.000512 2048 80 160 38016 3.47546 6.02989 124.668 134.215 134.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1590 0.001024 2048 490 400 15840 1.3641 18.8565 52.4371 72.6996 72.7572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 390 3.2e-05 2048 85 1840 304128 184.529 55.4674 775.943 1656.38 2672.54 2672.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1900 0.001024 1024 240 200 17856 0.739328 1.9519 51.1671 53.8996 53.9566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1960 3.2e-05 512 320 240 566784 25.7974 13.3349 124.309 417.319 580.949 581.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1310 0.000128 2048 200 2000 139968 17.8781 14.3739 327.579 419.119 779.052 779.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1930 6.4e-05 4096 150 2080 301536 55.8244 1204.78 1675.58 2936.23 2936.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 830 0.001024 1024 60 200 17856 0.741376 1.96067 51.2436 53.988 54.0464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1110 0.001024 4096 235 520 16128 3.2585 55.4739 104.916 163.7 163.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1530 3.2e-05 1024 210 640 572544 47.9085 26.9512 629.058 838.204 1542.29 1542.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1930 0.000512 2048 80 160 38136 3.49184 15.7715 123.769 143.076 143.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1590 0.001024 2048 490 400 15904 1.36192 16.2674 52.4132 70.0878 70.1481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 390 3.2e-05 2048 85 1840 311808 185.291 56.0577 2131.04 1673.9 4046.5 4046.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1900 0.001024 1024 240 200 18032 0.743424 4.96845 51.3042 57.0575 57.1155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1960 3.2e-05 512 320 240 569856 25.6313 13.3813 122.51 418.618 580.325 580.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1310 0.000128 2048 200 2000 140000 17.9361 14.3732 876.077 419.286 1327.77 1327.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1930 6.4e-05 4096 150 2080 301672 55.7798 3194.64 1677.22 4927.69 4927.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 830 0.001024 1024 60 200 17976 0.744 4.96435 51.3024 57.0543 57.1113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1110 0.001024 4096 235 520 16016 3.25222 35.4017 104.615 143.319 143.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1530 3.2e-05 1024 210 640 571648 47.7823 26.9061 392.984 837.051 1304.88 1305.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1930 0.000512 2048 80 160 38080 3.4935 9.75021 123.731 137.019 137.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1590 0.001024 2048 490 400 15792 1.36397 10.2773 52.2565 63.9419 63.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 390 3.2e-05 2048 85 1840 308224 185.987 55.9957 1322.5 1673.95 3238.65 3238.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1900 0.001024 1024 240 200 17920 0.741792 3.02304 51.2288 55.0375 55.0953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1960 3.2e-05 512 320 240 569856 25.5706 13.3673 78.1189 418.621 535.863 536.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1310 0.000128 2048 200 2000 139776 17.8513 14.3909 548.323 419.435 1000.1 1000.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1930 6.4e-05 4096 150 2080 301616 55.7773 2012.54 1677.02 3745.4 3745.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 830 0.001024 1024 60 200 17920 0.745536 3.04195 51.2982 55.1306 55.1875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1110 0.001024 4096 235 520 15960 3.25274 30.8385 104.619 138.762 138.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1530 3.2e-05 1024 210 640 569856 48.0444 26.9246 320.424 837.169 1232.72 1232.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1930 0.000512 2048 80 160 37968 3.47488 8.29587 124.636 136.447 136.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1590 0.001024 2048 490 400 15792 1.36157 8.38902 52.4116 62.202 62.2595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 390 3.2e-05 2048 85 1840 311808 185.163 56.0781 1089.15 1674.19 3004.8 3004.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1900 0.001024 1024 240 200 17808 0.74208 2.48486 50.1023 53.3716 53.4309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1960 3.2e-05 512 320 240 569856 25.5999 13.3755 183.119 418.688 640.967 641.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1310 0.000128 2048 200 2000 139776 17.9108 14.378 445.84 418.992 897.223 897.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1930 6.4e-05 4096 150 2080 301560 55.7818 1638.52 1677.11 3371.47 3371.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 830 0.001024 1024 60 200 17808 0.744768 2.49229 51.2323 54.5107 54.5674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1110 0.001024 4096 235 520 16128 3.26816 53.868 104.967 162.155 162.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1530 3.2e-05 1024 210 640 573440 47.6632 26.8781 585.289 838.476 1498.47 1498.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1930 0.000512 2048 80 160 38080 3.47562 14.3949 124.785 142.697 142.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1590 0.001024 2048 490 400 15936 1.36931 15.2493 52.5252 69.1853 69.2444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 390 3.2e-05 2048 85 1840 311296 184.762 55.9144 1974.93 1671.32 3887.14 3887.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1900 0.001024 1024 240 200 17984 0.744608 4.61619 51.2532 56.6555 56.7115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1960 3.2e-05 512 320 240 571392 25.5713 13.3509 114.71 420.865 574.678 574.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1310 0.000128 2048 200 2000 140032 17.8756 14.3544 813.124 419.439 1264.9 1264.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1930 6.4e-05 4096 150 2080 301696 55.7734 2975.61 1677.51 4708.94 4708.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 830 0.001024 1024 60 200 17984 0.745472 4.6303 51.3265 56.7447 56.8013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1110 0.001024 4096 235 520 16000 3.25565 34.5411 104.535 142.386 142.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1530 3.2e-05 1024 210 640 573440 47.6673 27.0134 371.005 837.848 1283.7 1283.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1930 0.000512 2048 80 160 38016 3.4857 9.37779 122.593 135.499 135.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1590 0.001024 2048 490 400 15872 1.36643 9.96506 52.482 63.8567 63.9141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 390 3.2e-05 2048 85 1840 311296 184.648 55.8776 1249.71 1670.06 3160.51 3160.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1900 0.001024 1024 240 200 17920 0.742688 3.02522 51.4975 55.3088 55.3647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1960 3.2e-05 512 320 240 569344 25.5086 13.3325 73.934 417.649 530.616 530.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1310 0.000128 2048 200 2000 139264 17.8451 14.3751 509.144 417.872 959.344 959.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1930 6.4e-05 4096 150 2080 301568 55.7733 1906.59 1675.66 3638.08 3638.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 830 0.001024 1024 60 200 17920 0.745472 3.05562 51.3062 55.1512 55.2083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1110 0.001024 4096 235 520 15936 3.25443 28.0392 104.539 135.887 135.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1530 3.2e-05 1024 210 640 571392 47.7942 26.8672 299.681 836.662 1211.17 1211.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1930 0.000512 2048 80 160 37824 3.46874 7.67274 123.183 134.367 134.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1590 0.001024 2048 490 400 15744 1.36381 8.29542 52.3119 62.0134 62.0711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 390 3.2e-05 2048 85 1840 294912 185.929 55.2325 964.693 1648.3 2854.37 2854.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1900 0.001024 1024 240 200 17856 0.742144 2.36806 51.2338 54.3895 54.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1960 3.2e-05 512 320 240 565248 25.4916 13.2807 59.8129 416.947 515.714 515.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1310 0.000128 2048 200 2000 139776 17.8617 14.3625 416.725 418.75 867.804 867.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1930 6.4e-05 4096 150 2080 301440 55.7764 1547.32 1675.37 3278.52 3278.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 830 0.001024 1024 60 200 17856 0.74752 2.37078 51.3071 54.4685 54.5261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1110 0.001024 4096 235 520 16056 3.2576 53.135 104.623 161.07 161.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1530 3.2e-05 1024 210 640 572544 47.8703 26.96 594.891 838.137 1508.02 1508.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1930 0.000512 2048 80 160 38088 3.48202 15.0583 123.697 142.281 142.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1590 0.001024 2048 490 400 15912 1.36534 15.6426 52.4816 69.5329 69.5911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 390 3.2e-05 2048 85 1840 313344 184.122 55.9328 2041.25 1669.95 3951.47 3951.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1900 0.001024 1024 240 200 18000 0.749856 4.66938 51.2878 56.75 56.8074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1960 3.2e-05 512 320 240 571392 25.6094 13.3786 116.63 419.182 574.982 575.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1310 0.000128 2048 200 2000 139968 17.915 14.3729 837.177 419.353 1288.92 1289.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1930 6.4e-05 4096 150 2080 301680 55.765 3053.85 1680.11 4789.78 4789.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 830 0.001024 1024 60 200 17928 0.745472 4.67133 51.2652 56.7235 56.7803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1110 0.001024 4096 235 520 15984 3.2552 37.3945 104.515 145.22 145.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1530 3.2e-05 1024 210 640 571392 47.8945 26.9139 385.955 837.341 1298.27 1298.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1930 0.000512 2048 80 160 38016 3.48365 9.88979 123.588 137.004 137.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1590 0.001024 2048 490 400 15840 1.36637 10.4569 52.4253 64.292 64.3484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 390 3.2e-05 2048 85 1840 304128 184.523 55.4529 1285.63 1656.21 3182.04 3182.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1900 0.001024 1024 240 200 17856 0.740992 3.09075 51.1625 55.0343 55.0931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1960 3.2e-05 512 320 240 566784 25.5795 13.3468 75.7942 417.235 532.14 532.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1310 0.000128 2048 200 2000 139968 17.8742 14.3524 541.986 419.037 993.354 993.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1930 6.4e-05 4096 150 2080 301536 55.7814 1977.75 1677.13 3710.72 3710.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 830 0.001024 1024 60 200 17856 0.745472 3.10544 51.2392 55.1328 55.1902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1110 0.001024 4096 235 520 15768 3.23379 32.7537 103.852 139.893 139.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1530 3.2e-05 1024 210 640 570240 47.8312 26.87 338.819 835.334 1249.03 1249.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1930 0.000512 2048 80 160 37800 3.46544 8.89891 123.085 135.492 135.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1590 0.001024 2048 490 400 15768 1.36512 9.02109 52.4823 62.9096 62.9697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 390 3.2e-05 2048 85 1840 304128 186.852 55.9244 1133.31 1670.4 3046.7 3046.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1900 0.001024 1024 240 200 17712 0.738784 2.80611 50.037 53.6236 53.6816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1960 3.2e-05 512 320 240 566784 25.6745 13.3498 66.7754 417.735 523.719 523.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1310 0.000128 2048 200 2000 139104 17.9162 14.4854 474.812 418.132 925.448 925.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1930 6.4e-05 4096 150 2080 301536 55.7645 1749.11 1677.44 3482.36 3482.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 830 0.001024 1024 60 200 17712 0.743424 2.81562 50.1133 53.7159 53.7764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1110 0.001024 4096 235 520 15840 3.25574 29.5216 104.636 137.466 137.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1530 3.2e-05 1024 210 640 566784 47.9091 26.8117 299.608 835.403 1209.89 1210.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1930 0.000512 2048 80 160 37728 3.46522 7.79536 123.094 134.396 134.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1590 0.001024 2048 490 400 15552 1.3575 7.85238 52.1005 61.3531 61.4113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 390 3.2e-05 2048 85 1840 294912 183.507 54.7943 976.524 1633.59 2848.63 2848.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1900 0.001024 1024 240 200 17568 0.73728 2.48218 49.941 53.2037 53.2617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1960 3.2e-05 512 320 240 562176 25.3716 13.1932 59.4444 414.706 512.9 513.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1310 0.000128 2048 200 2000 139392 17.825 14.3315 423.217 418.347 873.823 873.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1930 6.4e-05 4096 150 2080 301248 55.7785 1556.73 1676.39 3288.93 3288.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 830 0.001024 1024 60 200 17568 0.744288 2.47398 50.0224 53.2844 53.3427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1110 0.001024 4096 235 520 16080 3.26016 52.2586 104.809 160.381 160.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1530 3.2e-05 1024 210 640 573440 47.7245 26.9169 557.131 838.587 1470.52 1470.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1930 0.000512 2048 80 160 38080 3.47389 13.9472 124.837 142.303 142.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1590 0.001024 2048 490 400 15920 1.37027 14.8009 52.5305 68.7441 68.8022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 390 3.2e-05 2048 85 1840 312320 185.265 56.1286 1903.59 1677.03 3822.24 3822.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1900 0.001024 1024 240 200 18000 0.746976 4.37926 51.2964 56.4652 56.5255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1960 3.2e-05 512 320 240 570880 25.5871 13.3712 110.122 420.156 569.417 569.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1310 0.000128 2048 200 2000 139840 17.8848 14.4342 781.198 419.68 1233.3 1233.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1930 6.4e-05 4096 150 2080 301680 55.77 2865.03 1677.71 4598.57 4598.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 830 0.001024 1024 60 200 17920 0.745504 4.37344 51.2591 56.4214 56.4816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1110 0.001024 4096 235 520 16000 3.2599 36.6981 104.715 144.727 144.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1530 3.2e-05 1024 210 640 573440 47.6257 26.8943 378.463 837.989 1291.14 1291.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1930 0.000512 2048 80 160 37920 3.47184 9.41843 123.474 136.406 136.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1590 0.001024 2048 490 400 15840 1.36806 10.0551 52.4777 63.9424 63.9988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 390 3.2e-05 2048 85 1840 307200 186.386 55.978 1269.8 1675.66 3188.03 3188.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1900 0.001024 1024 240 200 17920 0.747168 3.11501 51.2717 55.1788 55.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1960 3.2e-05 512 320 240 568320 25.7097 13.353 75.1489 419.052 533.442 533.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1310 0.000128 2048 200 2000 138880 17.8186 14.4238 525.402 417.63 975.376 975.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1930 6.4e-05 4096 150 2080 301600 55.7752 1960.46 1676.03 3692.32 3692.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 830 0.001024 1024 60 200 17760 0.743136 3.11091 50.078 53.9729 54.0308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1110 0.001024 4096 235 520 15840 3.24915 32.0696 104.377 139.751 139.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1530 3.2e-05 1024 210 640 568320 47.8812 26.8509 315.701 835.363 1225.96 1226.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1930 0.000512 2048 80 160 37920 3.48877 8.42416 123.474 135.429 135.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1590 0.001024 2048 490 400 15600 1.35779 8.42342 52.0977 61.9239 61.9822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 390 3.2e-05 2048 85 1840 291840 186.951 55.2038 1013.89 1649.99 2906.26 2906.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1900 0.001024 1024 240 200 17760 0.743424 2.56218 51.188 54.5379 54.5966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1960 3.2e-05 512 320 240 568320 25.5141 13.3333 63.2206 417.776 520.035 520.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1310 0.000128 2048 200 2000 139200 17.8549 14.3524 442.682 418.228 893.223 893.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1930 6.4e-05 4096 150 2080 301440 55.7814 1637.71 1677.2 3370.74 3370.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 830 0.001024 1024 60 200 17760 0.743232 2.63578 51.2676 54.6913 54.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1110 0.001024 4096 235 520 15680 3.23792 29.3583 103.827 136.477 136.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1530 3.2e-05 1024 210 640 573440 47.6916 26.8984 307.539 837.947 1220.24 1220.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1930 0.000512 2048 80 160 37760 3.46966 8.28826 123.447 135.248 135.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1590 0.001024 2048 490 400 15680 1.37037 8.52336 52.4754 62.4109 62.4698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 390 3.2e-05 2048 85 1840 286720 188.417 55.1611 984.084 1648.29 2876.17 2876.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1900 0.001024 1024 240 200 17600 0.738912 2.63373 50.0039 53.4193 53.4756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1960 3.2e-05 512 320 240 563200 26.0143 13.3591 60.3767 419.211 519.143 519.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1310 0.000128 2048 200 2000 138240 17.8246 14.3635 433.879 416.252 882.42 882.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1930 6.4e-05 4096 150 2080 301440 55.7672 1638.72 1675.68 3370.21 3370.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 830 0.001024 1024 60 200 17600 0.743936 2.65971 50.0731 53.5186 53.5755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1110 0.001024 4096 235 520 16032 3.25898 50.5375 104.615 158.468 158.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1530 3.2e-05 1024 210 640 571392 47.7214 26.8646 518.628 837.04 1430.42 1430.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1930 0.000512 2048 80 160 38016 3.47898 13.2416 124.572 141.335 141.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1590 0.001024 2048 490 400 15840 1.36605 13.7979 52.3493 67.5568 67.6159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 390 3.2e-05 2048 85 1840 307200 184.681 55.6561 1764.43 1665.72 3670.71 3670.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1900 0.001024 1024 240 200 17952 0.744096 4.13091 51.2512 56.1706 56.2303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1960 3.2e-05 512 320 240 571392 25.4528 13.3448 104.074 418.687 561.746 561.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1310 0.000128 2048 200 2000 139776 17.831 14.3522 735.311 418.92 1186.52 1186.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1930 6.4e-05 4096 150 2080 301632 55.7841 2725.53 1677.16 4458.52 4458.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 830 0.001024 1024 60 200 17952 0.745472 4.13162 51.3234 56.2433 56.3026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1110 0.001024 4096 235 520 15936 3.25946 35.1293 104.637 143.081 143.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1530 3.2e-05 1024 210 640 571392 47.7831 26.866 372.013 837.345 1284.18 1284.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1930 0.000512 2048 80 160 37824 3.46115 9.51258 124.338 137.355 137.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1590 0.001024 2048 490 400 15744 1.36602 10.2197 52.3581 63.9878 64.0451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 390 3.2e-05 2048 85 1840 294912 185.949 55.0381 1204.92 1649.84 3095.98 3096.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1900 0.001024 1024 240 200 17856 0.743584 2.83034 51.2566 54.876 54.9312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1960 3.2e-05 512 320 240 565248 25.5021 13.286 73.076 416.714 528.765 528.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1310 0.000128 2048 200 2000 139776 17.8683 14.336 523.017 419.131 974.456 974.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1930 6.4e-05 4096 150 2080 301440 55.7935 1929.64 1678.26 3663.74 3663.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 830 0.001024 1024 60 200 17856 0.745472 2.84954 51.3261 54.9647 55.0237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1110 0.001024 4096 235 520 15840 3.25395 30.3311 104.636 138.274 138.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1530 3.2e-05 1024 210 640 566784 47.9179 26.8149 305.716 835.671 1216.29 1216.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1930 0.000512 2048 80 160 37728 3.46474 7.87069 124.147 135.526 135.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1590 0.001024 2048 490 400 15552 1.35578 7.86656 52.1019 61.3652 61.4238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 390 3.2e-05 2048 85 1840 294912 183.508 54.6857 994.661 1633.79 2866.86 2867.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1900 0.001024 1024 240 200 17568 0.741376 2.51904 49.9507 53.2554 53.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1960 3.2e-05 512 320 240 562176 25.3667 13.1894 60.4751 414.724 513.947 514.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1310 0.000128 2048 200 2000 139392 17.8306 14.3241 430.184 418.358 880.803 880.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1930 6.4e-05 4096 150 2080 301248 55.7835 1585.28 1678.68 3319.79 3319.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 830 0.001024 1024 60 200 17568 0.741376 2.5281 50.0168 53.3301 53.3873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1110 0.001024 4096 235 520 15744 3.25565 27.51 104.532 135.351 135.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1530 3.2e-05 1024 210 640 565248 47.8212 26.7356 286.83 832.671 1194.22 1194.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1930 0.000512 2048 80 160 37632 3.46227 7.4279 122.847 133.777 133.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1590 0.001024 2048 490 400 15360 1.35046 7.42278 51.7903 60.6062 60.6631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 390 3.2e-05 2048 85 1840 294912 186.085 55.096 937.217 1649.11 2827.72 2827.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1900 0.001024 1024 240 200 17664 0.742656 2.48698 51.2393 54.512 54.5703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1960 3.2e-05 512 320 240 552960 25.6708 13.1275 55.7643 412.31 507.056 507.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1310 0.000128 2048 200 2000 138240 17.8589 14.3728 402.868 417.176 852.377 852.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1930 6.4e-05 4096 150 2080 301056 55.789 1481.24 1675.54 3212.62 3212.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 830 0.001024 1024 60 200 17664 0.74896 2.49232 51.3068 54.5885 54.6488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1110 0.001024 4096 235 520 16000 3.24755 50.9952 104.459 158.755 158.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1530 3.2e-05 1024 210 640 572800 47.8595 26.9565 544.04 837.548 1456.57 1456.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1930 0.000512 2048 80 160 38000 3.47939 13.7403 124.535 141.798 141.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1590 0.001024 2048 490 400 15900 1.37085 14.4507 52.5185 68.3827 68.4411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 390 3.2e-05 2048 85 1840 307200 185.209 55.8281 1834.34 1666.37 3741.98 3742.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1900 0.001024 1024 240 200 18000 0.745824 4.2937 51.3214 56.4031 56.4624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1960 3.2e-05 512 320 240 569600 25.682 13.3878 107.8 418.945 565.999 566.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1310 0.000128 2048 200 2000 139600 17.9876 14.3763 762.279 419.048 1213.8 1213.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1930 6.4e-05 4096 150 2080 301600 55.7834 2803.92 1678.51 4538.26 4538.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 830 0.001024 1024 60 200 17900 0.743424 4.29261 51.2622 56.341 56.3998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1110 0.001024 4096 235 520 15800 3.23754 38.1812 103.822 145.294 145.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1530 3.2e-05 1024 210 640 572800 47.8315 26.9354 371.8 836.87 1283.61 1283.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1930 0.000512 2048 80 160 37800 3.4695 9.75046 123.149 136.412 136.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1590 0.001024 2048 490 400 15800 1.37171 9.89594 52.4683 63.7783 63.8284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 390 3.2e-05 2048 85 1840 294400 186.628 55.2387 1195.34 1647.86 3085.29 3085.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1900 0.001024 1024 240 200 17800 0.740032 2.94502 51.1595 54.8873 54.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1960 3.2e-05 512 320 240 563200 25.7586 13.3227 72.6049 416.393 528.267 528.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1310 0.000128 2048 200 2000 139200 17.9569 14.378 517.312 418.9 968.65 968.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1930 6.4e-05 4096 150 2080 301400 55.798 1906.03 1674.74 3636.61 3636.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 830 0.001024 1024 60 200 17800 0.74544 2.9225 51.2324 54.9439 55.0029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1110 0.001024 4096 235 520 15600 3.20477 30.2691 103.408 136.935 136.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1530 3.2e-05 1024 210 640 571200 48.089 26.9819 320.003 838.021 1233.26 1233.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1930 0.000512 2048 80 160 37800 3.47443 8.59037 123.551 135.656 135.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1590 0.001024 2048 490 400 15600 1.35782 8.53158 52.2585 62.1878 62.2475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 390 3.2e-05 2048 85 1840 288000 188.549 55.2052 1016.14 1650.13 2910.25 2910.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1900 0.001024 1024 240 200 17700 0.742656 2.73027 51.1918 54.7042 54.7621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1960 3.2e-05 512 320 240 566400 25.9036 13.3901 63.4413 419.105 522.025 522.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1310 0.000128 2048 200 2000 138000 17.9156 14.3894 444.192 416.459 893.058 893.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1930 6.4e-05 4096 150 2080 301200 55.7662 1706.61 1677.2 3439.63 3439.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 830 0.001024 1024 60 200 17700 0.747232 2.75395 51.271 54.8141 54.8701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1110 0.001024 4096 235 520 15600 3.23814 30.0401 103.82 137.153 137.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1530 3.2e-05 1024 210 640 569600 47.5768 26.7817 294.483 832.85 1201.86 1202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1930 0.000512 2048 80 160 37600 3.46522 7.92848 122.808 134.246 134.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1590 0.001024 2048 490 400 15600 1.37123 7.99942 52.4673 61.8793 61.9375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 390 3.2e-05 2048 85 1840 281600 189.822 55.1383 912.25 1648.54 2805.96 2806.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1900 0.001024 1024 240 200 17600 0.744992 2.64406 51.1611 54.5926 54.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1960 3.2e-05 512 320 240 550400 25.8754 13.1437 57.1132 412.242 508.558 508.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1310 0.000128 2048 200 2000 137600 17.8831 14.3606 407.933 417.302 857.577 857.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1930 6.4e-05 4096 150 2080 301200 55.7691 1516.1 1676.09 3248 3248.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 830 0.001024 1024 60 200 17600 0.74464 2.67603 51.2331 54.6959 54.7553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1110 0.001024 4096 235 528 16096 3.26448 44.1754 104.912 152.404 152.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1530 3.2e-05 1024 210 624 572928 47.7119 27.1892 499.018 838.518 1412.6 1412.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1930 0.000512 2048 80 144 38240 3.48822 10.0803 124.111 137.721 137.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1590 0.001024 2048 490 432 15680 1.3664 21.9566 52.5108 75.878 75.9378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 390 3.2e-05 2048 85 1872 307200 186.574 56.0418 1518.61 1676.92 3438.38 3438.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1900 0.001024 1024 240 192 18112 0.74832 3.45293 51.3105 55.5552 55.6136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1960 3.2e-05 512 320 240 563200 26.0973 13.3571 155.161 432.298 627.102 627.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1310 0.000128 2048 200 2016 139776 17.8669 14.3401 634.933 419.39 1086.64 1086.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1930 6.4e-05 4096 150 2064 301824 55.7595 2303.41 1677.68 4036.9 4036.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 830 0.001024 1024 60 240 17696 0.746752 4.1689 51.2963 56.2542 56.3158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1110 0.001024 4096 235 528 16064 3.26758 27.8992 104.887 136.107 136.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1530 3.2e-05 1024 210 624 572416 47.8476 26.882 425.048 838.397 1338.33 1338.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1930 0.000512 2048 80 144 38208 3.48758 6.7072 124.756 134.994 135.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1590 0.001024 2048 490 432 15616 1.36512 21.8454 52.4167 75.668 75.7266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 390 3.2e-05 2048 85 1872 303104 187.19 55.8594 959.625 1671.16 2874.05 2874.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1900 0.001024 1024 240 192 18048 0.743424 6.41283 51.2657 58.465 58.5235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1960 3.2e-05 512 320 240 563200 26.137 13.3571 150.05 419.303 609.033 609.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1310 0.000128 2048 200 2016 139776 17.8971 14.3626 406.6 419.394 858.354 858.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1930 6.4e-05 4096 150 2064 301760 55.757 1466.47 1677.18 3199.46 3199.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 830 0.001024 1024 60 240 17664 0.745696 8.0735 51.2944 60.1584 60.2132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1110 0.001024 4096 235 528 16032 3.26579 70.8549 104.9 179.073 179.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1530 3.2e-05 1024 210 624 571392 47.7786 26.8668 392.616 837.145 1304.57 1304.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1930 0.000512 2048 80 144 38112 3.48282 5.55814 125.935 135.02 135.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1590 0.001024 2048 490 432 15552 1.36403 21.7088 52.3339 75.4492 75.5153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 390 3.2e-05 2048 85 1872 301056 186.547 55.8572 790.451 1665.89 2698.97 2699.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1900 0.001024 1024 240 192 18048 0.744672 6.49837 51.3099 58.5946 58.6531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1960 3.2e-05 512 320 240 562176 26.1057 13.346 164.402 418.786 622.826 622.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1310 0.000128 2048 200 2016 139392 17.8564 14.4813 336.012 419.451 787.906 788.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1930 6.4e-05 4096 150 2064 301728 55.7681 1214.58 1677.32 2947.72 2947.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 830 0.001024 1024 60 240 17568 0.746592 8.032 51.2085 60.0314 60.0883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1110 0.001024 4096 235 528 16080 3.26128 41.8877 104.766 149.97 150.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1530 3.2e-05 1024 210 624 572800 47.8852 26.9504 428.144 837.715 1340.86 1341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1930 0.000512 2048 80 144 38240 3.48144 9.87664 125.157 138.559 138.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1590 0.001024 2048 490 432 15680 1.36707 12.0036 52.4835 65.8956 65.9541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 390 3.2e-05 2048 85 1872 307200 187.061 56.1441 1467.73 1675.32 3386.48 3386.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1900 0.001024 1024 240 192 18120 0.745824 3.19235 51.31 55.291 55.3484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1960 3.2e-05 512 320 240 563200 26.2464 13.3818 136.937 419.14 595.893 596.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1310 0.000128 2048 200 2016 139840 17.9715 14.3811 613.5 420.2 1066.15 1066.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1930 6.4e-05 4096 150 2064 301800 55.7486 2227.41 1675.99 3959.21 3959.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 830 0.001024 1024 60 240 17680 0.747104 3.91578 51.2627 55.9673 56.0251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1110 0.001024 4096 235 528 16000 3.26064 27.1896 104.569 135.074 135.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1530 3.2e-05 1024 210 624 572160 47.8046 26.9233 280.615 837.919 1193.43 1193.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1930 0.000512 2048 80 144 38160 3.4697 6.71517 123.691 133.919 133.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1590 0.001024 2048 490 432 15600 1.36182 19.8554 52.3844 73.6457 73.7028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 390 3.2e-05 2048 85 1872 307200 186.609 56.0529 960.902 1675.78 2879.57 2879.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1900 0.001024 1024 240 192 18080 0.74896 2.17498 51.3065 54.2753 54.3332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1960 3.2e-05 512 320 240 563200 26.2026 13.3775 127.913 419.055 586.74 586.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1310 0.000128 2048 200 2016 139840 17.8942 14.3688 400.768 419.191 852.327 852.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1930 6.4e-05 4096 150 2064 301760 55.7711 1449.67 1676.25 3181.74 3181.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 830 0.001024 1024 60 240 17600 0.743424 2.6536 51.2122 54.6521 54.7092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1110 0.001024 4096 235 528 15960 3.25427 22.5201 104.641 130.469 130.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1530 3.2e-05 1024 210 624 572160 48.0234 26.9329 302.422 837.698 1215.25 1215.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1930 0.000512 2048 80 144 38160 3.48774 5.6279 124.121 133.278 133.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1590 0.001024 2048 490 432 15600 1.3697 19.867 52.5289 73.8074 73.8652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 390 3.2e-05 2048 85 1872 299520 188.19 55.9227 764.277 1670.12 2678.73 2678.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1900 0.001024 1024 240 192 18000 0.74352 1.77942 51.2732 53.8405 53.8993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1960 3.2e-05 512 320 240 560640 26.2478 13.3494 139.396 417.666 596.848 597.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1310 0.000128 2048 200 2016 139680 17.9061 14.3812 326.865 419.161 778.416 778.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1930 6.4e-05 4096 150 2064 301680 55.7669 1185.59 1678.9 2920.31 2920.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 830 0.001024 1024 60 240 17520 0.74752 2.17958 50.1248 53.0956 53.1558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1110 0.001024 4096 235 528 16080 3.2681 54.4844 104.885 162.69 162.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1530 3.2e-05 1024 210 624 572928 47.7297 26.9169 606.092 838.019 1518.92 1519.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1930 0.000512 2048 80 144 38208 3.48259 13.8136 123.708 141.044 141.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1590 0.001024 2048 490 432 15648 1.36602 16.9119 52.4558 70.7739 70.8347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 390 3.2e-05 2048 85 1872 307200 186.472 55.9841 2051.72 1673.82 3968.21 3968.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1900 0.001024 1024 240 192 18096 0.747552 4.7535 51.3056 56.8486 56.9082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1960 3.2e-05 512 320 240 562176 26.0454 13.3554 119.017 418.6 577.201 577.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1310 0.000128 2048 200 2016 139776 17.8728 14.365 855.743 426.934 1315.02 1315.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1930 6.4e-05 4096 150 2064 301776 55.753 3076.98 1690.56 4823.34 4823.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 830 0.001024 1024 60 240 17664 0.74496 5.7856 51.2766 57.849 57.9072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1110 0.001024 4096 235 528 16032 3.26582 35.1027 104.816 143.239 143.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1530 3.2e-05 1024 210 624 571392 47.7234 26.857 377.762 836.438 1288.95 1289.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1930 0.000512 2048 80 144 38112 3.47558 8.73853 124.526 136.784 136.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1590 0.001024 2048 490 432 15552 1.36397 10.6901 52.2924 64.389 64.4444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 390 3.2e-05 2048 85 1872 301056 186.54 55.7091 1261.66 1664.53 3168.66 3168.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1900 0.001024 1024 240 192 18048 0.745472 3.00275 51.2863 55.0768 55.1362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1960 3.2e-05 512 320 240 562176 25.9938 13.3479 169.12 418.328 626.974 627.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1310 0.000128 2048 200 2016 139392 17.8373 14.3527 535.83 418.49 986.614 986.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1930 6.4e-05 4096 150 2064 301728 55.7604 1940.27 1677.26 3673.35 3673.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 830 0.001024 1024 60 240 17568 0.743424 3.51584 51.1868 55.4896 55.5486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1110 0.001024 4096 235 528 15984 3.26861 29.3233 104.83 137.476 137.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1530 3.2e-05 1024 210 624 571392 47.8847 26.9212 305.531 837.656 1218.17 1218.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1930 0.000512 2048 80 144 38016 3.47066 7.03754 124.449 135.001 135.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1590 0.001024 2048 490 432 15552 1.36326 8.79149 52.4256 62.6217 62.6823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 390 3.2e-05 2048 85 1872 294912 187.268 55.4438 997.602 1656.87 2897.39 2897.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1900 0.001024 1024 240 192 18000 0.74368 2.46707 51.288 54.5398 54.5997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1960 3.2e-05 512 320 240 557568 26.137 13.3325 175.935 417.385 632.982 633.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1310 0.000128 2048 200 2016 139392 17.9036 14.3564 432.527 419.187 884.073 884.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1930 6.4e-05 4096 150 2064 301680 55.7743 1567.52 1676.16 3299.51 3299.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 830 0.001024 1024 60 240 17568 0.745472 2.79357 51.252 54.8342 54.8925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1110 0.001024 4096 235 528 15936 3.26518 25.3604 104.911 133.593 133.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1530 3.2e-05 1024 210 624 571392 47.8006 26.8668 366.761 837.345 1278.93 1279.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1930 0.000512 2048 80 144 38016 3.47469 5.96221 124.792 134.271 134.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1590 0.001024 2048 490 432 15360 1.35702 28.8786 52.0799 82.3594 82.4178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 390 3.2e-05 2048 85 1872 294912 185.946 55.081 844.259 1649.82 2735.33 2735.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1900 0.001024 1024 240 192 17856 0.739328 2.09606 50.1296 53.0084 53.0673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1960 3.2e-05 512 320 240 559104 25.8924 13.285 165.334 416.721 621.419 621.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1310 0.000128 2048 200 2016 139008 17.875 14.3671 365.069 419.123 816.54 816.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1930 6.4e-05 4096 150 2064 301632 55.7755 1321.77 1679.33 3056.91 3056.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 830 0.001024 1024 60 240 17472 0.742944 2.46384 51.2099 54.4602 54.5198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1110 0.001024 4096 235 528 16072 3.26246 52.7852 104.901 161.004 161.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1530 3.2e-05 1024 210 624 572544 47.9062 26.9558 561.071 838.291 1474.39 1474.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1930 0.000512 2048 80 144 38192 3.48 12.9095 123.703 140.138 140.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1590 0.001024 2048 490 432 15624 1.36195 15.4316 52.4814 69.3164 69.3732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 390 3.2e-05 2048 85 1872 304640 187.513 56.09 1881.61 1674.05 3799.48 3799.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1900 0.001024 1024 240 192 18088 0.747104 4.31718 51.3051 56.4125 56.4707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1960 3.2e-05 512 320 240 562688 26.0502 13.3768 110.931 418.65 569.193 569.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1310 0.000128 2048 200 2016 139776 17.9366 14.364 792.663 419.328 1244.4 1244.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1930 6.4e-05 4096 150 2064 301784 55.7556 2838.82 1677.6 4572.23 4572.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 830 0.001024 1024 60 240 17696 0.746144 5.43437 51.3236 57.5492 57.6095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1110 0.001024 4096 235 528 16016 3.26234 34.3496 104.887 142.551 142.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1530 3.2e-05 1024 210 624 571648 47.7795 26.8964 354.618 837.074 1266.54 1266.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1930 0.000512 2048 80 144 38080 3.46758 7.91763 123.501 134.931 134.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1590 0.001024 2048 490 432 15568 1.36192 10.0864 52.4197 63.9104 63.9701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 390 3.2e-05 2048 85 1872 301056 187.981 56.0709 1173.27 1673.99 3091.53 3091.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1900 0.001024 1024 240 192 18032 0.743424 2.81203 51.3041 54.9028 54.9611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1960 3.2e-05 512 320 240 562688 25.9854 13.3612 73.0587 418.63 531.217 531.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1310 0.000128 2048 200 2016 139328 17.8633 14.3528 496.869 418.817 948.006 948.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1930 6.4e-05 4096 150 2064 301728 55.7548 1802.18 1677.22 3535.2 3535.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 830 0.001024 1024 60 240 17584 0.74224 3.40173 51.2551 55.4418 55.4988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1110 0.001024 4096 235 528 15960 3.26387 28.518 104.821 136.657 136.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1530 3.2e-05 1024 210 624 569856 48.0571 26.9276 289.715 836.654 1201.52 1201.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1930 0.000512 2048 80 144 37968 3.47136 6.48397 123.291 133.29 133.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1590 0.001024 2048 490 432 15456 1.36099 8.49706 52.2363 62.1368 62.1947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 390 3.2e-05 2048 85 1872 301056 188.17 56.0318 964.107 1673.17 2881.7 2881.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1900 0.001024 1024 240 192 17976 0.74384 2.40026 51.2863 54.4751 54.5319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1960 3.2e-05 512 320 240 559104 26.2502 13.3796 59.459 418.416 517.696 517.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1310 0.000128 2048 200 2016 139104 17.9149 14.3839 409.077 418.722 860.204 860.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1930 6.4e-05 4096 150 2064 301560 55.7752 1481.97 1675.63 3213.43 3213.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 830 0.001024 1024 60 240 17472 0.745376 2.77264 50.1058 53.6674 53.7231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1110 0.001024 4096 235 528 15904 3.26042 25.4241 104.892 133.631 133.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1530 3.2e-05 1024 210 624 569856 47.8727 26.8657 262.498 837.247 1174.65 1174.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1930 0.000512 2048 80 144 37856 3.46515 6.23846 124.262 134.007 134.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1590 0.001024 2048 490 432 15456 1.36054 7.89453 52.412 61.7121 61.7697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 390 3.2e-05 2048 85 1872 286720 188.938 55.19 831.949 1655.26 2731.55 2731.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1900 0.001024 1024 240 192 17920 0.744096 2.06086 51.3087 54.1565 54.2151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1960 3.2e-05 512 320 240 559104 26.2256 13.342 152.741 418.719 611.222 611.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1310 0.000128 2048 200 2016 138880 17.8698 14.3258 366.719 419.136 818.154 818.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1930 6.4e-05 4096 150 2064 301504 55.7652 1333.06 1676.82 3065.71 3065.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 830 0.001024 1024 60 240 17472 0.744544 2.47677 51.2519 54.5162 54.5772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1110 0.001024 4096 235 528 16064 3.26422 50.4484 104.827 158.592 158.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1530 3.2e-05 1024 210 624 572416 47.7538 26.883 541.8 837.972 1454.58 1454.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1930 0.000512 2048 80 144 38208 3.48934 12.3949 123.773 139.7 139.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1590 0.001024 2048 490 432 15616 1.36192 15.2129 52.3817 68.9984 69.0568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 390 3.2e-05 2048 85 1872 303104 187.265 55.9277 1814.01 1670.16 3727.58 3727.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1900 0.001024 1024 240 192 18048 0.743456 4.1513 51.2485 56.1863 56.2421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1960 3.2e-05 512 320 240 563200 26.012 13.3509 110.122 419.049 568.719 568.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1310 0.000128 2048 200 2016 139776 17.8873 14.3354 763.795 419.141 1215.26 1215.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1930 6.4e-05 4096 150 2064 301760 55.7665 2764.38 1677.58 4497.78 4497.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 830 0.001024 1024 60 240 17664 0.74752 5.12614 51.2819 57.1985 57.2518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1110 0.001024 4096 235 528 16000 3.26512 34.476 104.908 142.704 142.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1530 3.2e-05 1024 210 624 571392 47.8172 26.9251 349.578 838.655 1263.14 1263.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1930 0.000512 2048 80 144 38144 3.48774 8.36608 123.855 135.751 135.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1590 0.001024 2048 490 432 15488 1.35462 10.2073 52.2532 63.8592 63.9181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 390 3.2e-05 2048 85 1872 303104 187.23 55.963 1172.53 1671.7 3087.64 3087.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1900 0.001024 1024 240 192 17920 0.738464 2.76694 50.1294 53.6777 53.7373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1960 3.2e-05 512 320 240 561152 25.9915 13.3243 70.736 418.061 528.3 528.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1310 0.000128 2048 200 2016 139264 17.8446 14.4019 491.347 418.28 941.978 942.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1930 6.4e-05 4096 150 2064 301696 55.7601 1792.8 1677.56 3526.17 3526.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 830 0.001024 1024 60 240 17536 0.742528 3.40762 51.2121 55.401 55.4615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1110 0.001024 4096 235 528 15936 3.26432 29.1418 104.813 137.273 137.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1530 3.2e-05 1024 210 624 571392 47.7989 26.8704 293.886 836.566 1205.29 1205.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1930 0.000512 2048 80 144 38016 3.47677 6.77914 123.48 133.78 133.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1590 0.001024 2048 490 432 15360 1.35379 8.38704 52.0348 61.8188 61.8771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 390 3.2e-05 2048 85 1872 294912 185.934 55.1219 953.037 1648.44 2842.75 2842.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1900 0.001024 1024 240 192 17856 0.73904 2.3487 50.1005 53.2304 53.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1960 3.2e-05 512 320 240 559104 25.8754 13.2829 59.4187 416.328 515.09 515.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1310 0.000128 2048 200 2016 139008 17.882 14.3495 409.053 418.742 860.131 860.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1930 6.4e-05 4096 150 2064 301632 55.7555 1503.64 1677.75 3237.19 3237.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 830 0.001024 1024 60 240 17472 0.740064 2.75046 51.1853 54.7181 54.7716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1110 0.001024 4096 235 528 15872 3.2647 27.1073 104.817 135.24 135.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1530 3.2e-05 1024 210 624 569344 47.7772 26.8227 257.285 835.378 1167.43 1167.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1930 0.000512 2048 80 144 37888 3.47341 6.21568 123.195 132.927 132.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1590 0.001024 2048 490 432 15360 1.35834 7.12688 52.2041 60.7324 60.7908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 390 3.2e-05 2048 85 1872 294912 189.602 55.9941 839.904 1670.49 2756.21 2756.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1900 0.001024 1024 240 192 17664 0.737664 2.2376 49.9339 52.95 53.0062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1960 3.2e-05 512 320 240 557056 26.2268 13.3322 51.8146 417.754 509.311 509.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1310 0.000128 2048 200 2016 139264 17.863 14.338 360.653 418.238 811.193 811.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1930 6.4e-05 4096 150 2064 301568 55.7629 1323.91 1677.57 3057.29 3057.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 830 0.001024 1024 60 240 17408 0.745472 2.30454 51.1869 54.2795 54.3355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1110 0.001024 4096 235 528 16056 3.26656 52.183 104.827 160.328 160.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1530 3.2e-05 1024 210 624 572544 47.8871 26.9521 519.66 837.543 1432.21 1432.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1930 0.000512 2048 80 144 38160 3.4816 12.0852 123.584 139.195 139.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1590 0.001024 2048 490 432 15624 1.3599 14.6715 52.4249 68.4984 68.5585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 390 3.2e-05 2048 85 1872 304128 186.844 55.9432 1776.41 1668.81 3688.23 3688.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1900 0.001024 1024 240 192 18072 0.745792 4.06349 51.2872 56.1397 56.1971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1960 3.2e-05 512 320 240 562176 26.1409 13.3837 105.453 418.993 564.159 564.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1310 0.000128 2048 200 2016 139680 17.9298 14.3868 749.496 419.009 1200.92 1201.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1930 6.4e-05 4096 150 2064 301752 55.764 2735.82 1679.08 4470.71 4470.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 830 0.001024 1024 60 240 17640 0.743072 5.14413 51.2532 57.1843 57.2454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1110 0.001024 4096 235 528 15984 3.26998 36.6169 104.892 144.832 144.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1530 3.2e-05 1024 210 624 571392 47.8663 26.9207 365.229 838.15 1278.33 1278.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1930 0.000512 2048 80 144 38016 3.46397 8.5113 123.461 135.477 135.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1590 0.001024 2048 490 432 15552 1.36806 10.5236 52.4578 64.3914 64.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 390 3.2e-05 2048 85 1872 294912 187.222 55.3697 1198.43 1657.65 3098.88 3099.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1900 0.001024 1024 240 192 18000 0.74752 2.8952 51.3042 54.988 55.0461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1960 3.2e-05 512 320 240 557568 26.1471 13.3352 72.8404 417.78 530.289 530.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1310 0.000128 2048 200 2016 139392 17.8999 14.3626 519.664 419.436 971.466 971.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1930 6.4e-05 4096 150 2064 301680 55.7691 1887.31 1677.17 3620.29 3620.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 830 0.001024 1024 60 240 17568 0.745472 3.30061 51.2727 55.3601 55.4166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1110 0.001024 4096 235 528 15768 3.24608 30.3576 104.118 137.776 137.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1530 3.2e-05 1024 210 624 570240 47.8268 26.874 309.055 835.18 1219.1 1219.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1930 0.000512 2048 80 144 38016 3.47283 7.21386 123.416 134.145 134.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1590 0.001024 2048 490 432 15336 1.35578 9.01997 52.0724 62.4911 62.5482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 390 3.2e-05 2048 85 1872 304128 186.853 55.9549 1046.52 1670.31 2959.85 2960.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1900 0.001024 1024 240 192 17928 0.741792 2.32243 51.3 54.4102 54.4666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1960 3.2e-05 512 320 240 559872 26.0817 13.3571 62.5564 417.681 519.861 520.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1310 0.000128 2048 200 2016 139104 17.9054 14.3893 440.062 418.093 890.549 890.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1930 6.4e-05 4096 150 2064 301536 55.7727 1596.01 1676.81 3328.64 3328.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 830 0.001024 1024 60 240 17496 0.747008 2.7689 51.2751 54.8335 54.8925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1110 0.001024 4096 235 528 15840 3.26589 29.1081 104.889 137.318 137.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1530 3.2e-05 1024 210 624 566784 47.9124 26.9644 306.949 835.275 1217.27 1217.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1930 0.000512 2048 80 144 37728 3.4497 7.27184 123.899 134.663 134.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1590 0.001024 2048 490 432 15264 1.3568 9.26112 52.0692 62.7311 62.7881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 390 3.2e-05 2048 85 1872 276480 188.693 54.7388 955.385 1633.28 2832.33 2832.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1900 0.001024 1024 240 192 17856 0.74752 2.41574 51.3104 54.5148 54.5736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1960 3.2e-05 512 320 240 552960 25.9336 13.1913 61.4026 414.64 515.352 515.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1310 0.000128 2048 200 2016 138240 17.8627 14.4077 439.186 418.931 890.488 890.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1930 6.4e-05 4096 150 2064 301536 55.7629 1597.75 1677.18 3330.74 3330.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 830 0.001024 1024 60 240 17280 0.741376 3.03664 50.0284 53.8491 53.9074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1110 0.001024 4096 235 528 16000 3.26602 51.5078 104.655 159.482 159.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1530 3.2e-05 1024 210 624 572160 47.7965 27.0891 514.537 838.587 1428.18 1428.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1930 0.000512 2048 80 144 38160 3.47437 12.1435 124.823 140.485 140.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1590 0.001024 2048 490 432 15600 1.36317 14.4588 52.4247 68.2893 68.3459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 390 3.2e-05 2048 85 1872 307200 186.721 56.1684 1776.67 1677.04 3696.82 3697.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1900 0.001024 1024 240 192 18080 0.74944 4.15549 51.3301 56.2781 56.3368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1960 3.2e-05 512 320 240 563200 26.0362 13.3754 103.847 419.388 562.839 562.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1310 0.000128 2048 200 2016 139840 17.9003 14.3503 743.158 419.522 1195.04 1195.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1930 6.4e-05 4096 150 2064 301760 55.7648 2715.67 1677.75 4449.24 4449.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 830 0.001024 1024 60 240 17600 0.742272 4.98483 51.2352 57.0065 57.0634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1110 0.001024 4096 235 528 15840 3.24864 36.4989 104.2 144.004 144.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1530 3.2e-05 1024 210 624 570880 47.8257 26.8923 371.575 838.52 1284.98 1285.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1930 0.000512 2048 80 144 38080 3.48144 8.83712 124.806 137.168 137.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1590 0.001024 2048 490 432 15520 1.36262 10.4003 52.4142 64.2208 64.2805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 390 3.2e-05 2048 85 1872 307200 186.448 55.9881 1273.71 1676.99 3193.35 3193.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1900 0.001024 1024 240 192 17920 0.745312 2.86106 51.2188 54.8684 54.9274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1960 3.2e-05 512 320 240 563200 25.9603 13.3532 74.7327 419.457 533.696 533.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1310 0.000128 2048 200 2016 138880 17.8015 14.3276 528.3 418.552 979.089 979.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1930 6.4e-05 4096 150 2064 301600 55.7768 1927.62 1676.84 3660.29 3660.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 830 0.001024 1024 60 240 17440 0.741376 3.61008 50.0695 54.4625 54.5219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1110 0.001024 4096 235 528 15840 3.25795 30.7101 104.632 138.652 138.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1530 3.2e-05 1024 210 624 568320 47.8572 26.8473 306.319 835.164 1216.36 1216.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1930 0.000512 2048 80 144 37920 3.47331 6.97725 124.284 134.776 134.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1590 0.001024 2048 490 432 15360 1.35942 8.91565 52.1979 62.5143 62.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 390 3.2e-05 2048 85 1872 291840 186.881 55.1299 998.584 1649.59 2890.41 2890.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1900 0.001024 1024 240 192 17760 0.73728 2.52909 50.0573 53.3663 53.4241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1960 3.2e-05 512 320 240 560640 25.9812 13.3457 62.0275 417.675 519.216 519.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1310 0.000128 2048 200 2016 139200 17.8613 14.4602 436.959 418.134 887.521 887.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1930 6.4e-05 4096 150 2064 301440 55.7516 1585.49 1676.34 3317.63 3317.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 830 0.001024 1024 60 240 17280 0.742336 3.04662 49.9651 53.7967 53.8527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1110 0.001024 4096 235 528 15680 3.25162 28.1825 104.209 135.696 135.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1530 3.2e-05 1024 210 624 568320 48.1032 26.8866 286.666 838.825 1200.65 1200.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1930 0.000512 2048 80 144 37760 3.45942 7.43542 123.33 134.268 134.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1590 0.001024 2048 490 432 15360 1.35987 8.66509 52.4181 62.4854 62.5421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 390 3.2e-05 2048 85 1872 286720 188.388 55.3274 917.099 1650 2811.03 2811.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1900 0.001024 1024 240 192 17600 0.73344 2.46621 49.9528 53.1967 53.2544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1960 3.2e-05 512 320 240 563200 26.0069 13.3629 57.8785 419.509 516.936 517.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1310 0.000128 2048 200 2016 138240 17.8087 14.5507 405.867 416.686 855.014 855.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1930 6.4e-05 4096 150 2064 301440 55.7815 1474.03 1678.08 3207.94 3207.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 830 0.001024 1024 60 240 17280 0.747136 2.53366 50.0712 53.3956 53.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1110 0.001024 4096 235 500 16288 3.26656 41.9692 104.96 150.25 150.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1530 3.2e-05 1024 210 650 572416 47.7764 26.8782 528.288 838.335 1441.44 1441.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1930 0.000512 2048 80 150 38208 3.48611 10.9968 124.164 138.69 138.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1590 0.001024 2048 490 400 15968 1.37008 20.8219 52.5189 74.7521 74.8075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 390 3.2e-05 2048 85 1850 313344 184.75 56.1303 1629.15 1676.56 3546.81 3546.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1900 0.001024 1024 240 200 18048 0.747904 3.7127 51.2956 55.7993 55.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1960 3.2e-05 512 320 250 561152 26.2506 13.355 163.848 419.484 623.124 623.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1310 0.000128 2048 200 2000 139904 17.8636 14.7026 659.449 419.312 1111.43 1111.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1930 6.4e-05 4096 150 2050 301888 55.7526 2396.72 1678.76 4131.28 4131.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 830 0.001024 1024 60 200 18016 0.746784 3.66189 51.3249 55.7751 55.8322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1110 0.001024 4096 235 500 16256 3.26656 28.4631 104.893 136.677 136.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1530 3.2e-05 1024 210 650 572416 47.8395 26.8866 442.031 837.887 1354.81 1354.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1930 0.000512 2048 80 150 38144 3.47616 7.22003 126.11 136.851 136.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1590 0.001024 2048 490 400 15936 1.36784 20.7892 52.4914 74.6918 74.7499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 390 3.2e-05 2048 85 1850 311296 184.665 55.8781 1021.04 1670.38 2932.17 2932.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1900 0.001024 1024 240 200 17984 0.743008 6.51494 51.2415 58.542 58.6005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1960 3.2e-05 512 320 250 561152 26.2844 13.353 160.629 419.037 619.492 619.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1310 0.000128 2048 200 2000 139776 17.8953 14.6133 417.311 419.139 869.061 869.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1930 6.4e-05 4096 150 2050 301824 55.7628 1515.82 1677.65 3249.28 3249.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 830 0.001024 1024 60 200 17984 0.74752 6.56394 51.3088 58.6657 58.7242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1110 0.001024 4096 235 500 16224 3.26451 69.7344 104.879 177.934 177.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1530 3.2e-05 1024 210 650 571392 47.8018 26.8663 403.617 836.418 1314.87 1315.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1930 0.000512 2048 80 150 38112 3.47197 5.97171 124.67 134.156 134.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1590 0.001024 2048 490 400 15840 1.36397 20.6109 52.3113 74.3306 74.3977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 390 3.2e-05 2048 85 1850 307200 184.655 55.7286 828.818 1664.52 2733.94 2734.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1900 0.001024 1024 240 200 17952 0.745472 6.54736 51.2303 58.5662 58.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1960 3.2e-05 512 320 250 559104 26.3002 13.3468 172.563 418.485 630.887 631.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1310 0.000128 2048 200 2000 139392 17.8701 14.355 341.74 418.488 792.56 792.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1930 6.4e-05 4096 150 2050 301824 55.7612 1241.23 1676.06 2973.1 2973.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 830 0.001024 1024 60 200 17952 0.74752 6.55539 51.3041 58.6489 58.7064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1110 0.001024 4096 235 500 16280 3.2649 39.8377 104.967 148.12 148.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1530 3.2e-05 1024 210 650 572160 47.9512 26.9467 443.254 838.454 1356.77 1356.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1930 0.000512 2048 80 150 38200 3.49389 10.3875 124.244 138.167 138.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1590 0.001024 2048 490 400 15960 1.36874 11.3856 52.6896 65.486 65.5442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 390 3.2e-05 2048 85 1850 314880 184.842 56.1371 1516.75 1676.75 3434.69 3434.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1900 0.001024 1024 240 200 18040 0.743424 3.3807 51.2997 55.4647 55.5222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1960 3.2e-05 512 320 250 560640 26.4278 13.3877 140.417 419.52 599.94 600.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1310 0.000128 2048 200 2000 139840 17.9613 14.5252 611.682 419.547 1063.82 1063.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1930 6.4e-05 4096 150 2050 301880 55.7587 2223.85 1677.47 3957.14 3957.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 830 0.001024 1024 60 200 18000 0.745376 3.37798 51.32 55.4873 55.5459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1110 0.001024 4096 235 500 16240 3.27085 25.9075 104.96 134.19 134.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1530 3.2e-05 1024 210 650 572160 47.8057 26.9232 284.802 838.401 1198.1 1198.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1930 0.000512 2048 80 150 38160 3.48707 6.89712 123.828 134.255 134.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1590 0.001024 2048 490 400 15920 1.37062 18.3887 52.5181 72.3221 72.3763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 390 3.2e-05 2048 85 1850 312320 185.179 56.0435 963.905 1676.64 2881.98 2882.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1900 0.001024 1024 240 200 18000 0.742368 2.26099 51.2984 54.3444 54.3991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1960 3.2e-05 512 320 250 560640 26.3928 13.3694 130.697 419.296 589.943 590.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1310 0.000128 2048 200 2000 139840 17.9026 14.3677 392.641 419.427 844.44 844.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1930 6.4e-05 4096 150 2050 301840 55.7808 1423.89 1677.26 3156.98 3157.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 830 0.001024 1024 60 200 17920 0.743744 2.27965 51.2578 54.3264 54.3815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1110 0.001024 4096 235 500 16200 3.26592 21.7921 104.953 130.065 130.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1530 3.2e-05 1024 210 650 570240 48.1597 26.9367 311.085 837.571 1223.91 1224.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1930 0.000512 2048 80 150 38040 3.47485 5.56445 124.959 134.041 134.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1590 0.001024 2048 490 400 15840 1.36131 18.6127 52.4104 72.4276 72.4843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 390 3.2e-05 2048 85 1850 307200 186.001 56.0071 790.262 1669.85 2702.34 2702.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1900 0.001024 1024 240 200 17880 0.74096 1.85344 51.1844 53.8227 53.8767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1960 3.2e-05 512 320 250 556800 26.4642 13.3427 142.477 417.605 600.073 600.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1310 0.000128 2048 200 2000 139680 17.9123 14.3524 326.985 419.959 779.309 779.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1930 6.4e-05 4096 150 2050 301800 55.7596 1183.75 1677.25 2916.82 2916.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 830 0.001024 1024 60 200 17880 0.745728 1.87158 51.2639 53.9225 53.9768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1110 0.001024 4096 235 500 16160 3.2727 19.2655 104.976 127.569 127.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1530 3.2e-05 1024 210 650 570880 47.9853 26.8964 345.689 838.7 1259.43 1259.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1930 0.000512 2048 80 150 38080 3.49018 5.02864 127.034 135.597 135.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1590 0.001024 2048 490 400 15840 1.36806 18.305 52.5313 72.2461 72.3044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 390 3.2e-05 2048 85 1850 307200 186.386 56.0847 680.324 1677.28 2600.29 2600.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1900 0.001024 1024 240 200 17920 0.745472 5.8 51.3063 57.895 57.9509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1960 3.2e-05 512 320 250 558080 26.4848 13.352 141.338 419.468 600.834 600.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1310 0.000128 2048 200 2000 138880 17.809 14.3909 279.903 418.028 730.234 730.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1930 6.4e-05 4096 150 2050 301760 55.7714 1024.18 1678.37 2758.37 2758.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 830 0.001024 1024 60 200 17760 0.744224 5.78237 50.1005 56.6712 56.7255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1110 0.001024 4096 235 500 16272 3.2719 51.1678 104.986 159.48 159.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1530 3.2e-05 1024 210 650 572160 47.7898 26.9201 611.585 838.201 1524.66 1524.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1930 0.000512 2048 80 150 38160 3.48198 14.2068 124.738 142.472 142.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1590 0.001024 2048 490 400 15936 1.36602 15.7715 52.4871 69.6681 69.7242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 390 3.2e-05 2048 85 1850 313344 184.47 56.0173 2060.28 1674.21 3975.19 3975.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1900 0.001024 1024 240 200 18048 0.747104 4.80013 51.3213 56.9137 56.9704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1960 3.2e-05 512 320 250 559104 26.2191 13.3571 120.814 418.697 579.275 579.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1310 0.000128 2048 200 2000 139776 17.8659 14.3897 837.482 419.263 1289.1 1289.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1930 6.4e-05 4096 150 2050 301872 55.7573 3013.85 1679.51 4749.17 4749.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 830 0.001024 1024 60 200 18000 0.74512 4.79846 51.3282 56.915 56.9704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1110 0.001024 4096 235 500 16224 3.26886 32.4196 104.868 140.612 140.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1530 3.2e-05 1024 210 650 571392 47.7245 26.8616 377.442 836.349 1288.54 1288.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1930 0.000512 2048 80 150 38112 3.47376 8.87942 124.599 136.994 137.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1590 0.001024 2048 490 400 15840 1.36195 9.85466 52.3056 63.5638 63.6213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 390 3.2e-05 2048 85 1850 307200 184.515 55.6933 1254.25 1664.34 3159.01 3159.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1900 0.001024 1024 240 200 17952 0.741888 2.81149 51.2359 54.8323 54.8881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1960 3.2e-05 512 320 250 559104 26.156 13.3425 77.1429 418.279 535.106 535.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1310 0.000128 2048 200 2000 139392 17.8584 14.3501 518.289 418.442 969.039 969.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1930 6.4e-05 4096 150 2050 301824 55.7631 1872.53 1676.81 3605.15 3605.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 830 0.001024 1024 60 200 17952 0.745728 2.82419 51.3005 54.9137 54.9714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1110 0.001024 4096 235 500 16128 3.25741 27.9081 104.636 135.855 135.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1530 3.2e-05 1024 210 650 571392 47.886 26.9209 308.27 837.655 1220.9 1221.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1930 0.000512 2048 80 150 38016 3.47341 7.22707 123.475 134.22 134.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1590 0.001024 2048 490 400 15840 1.36538 7.8848 52.4462 61.7379 61.7964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 390 3.2e-05 2048 85 1850 304128 184.554 55.3641 1013.16 1656.68 2909.97 2910.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1900 0.001024 1024 240 200 17856 0.740864 2.49037 51.1699 54.4458 54.5025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1960 3.2e-05 512 320 250 557568 26.1619 13.3351 177.649 417.384 634.716 634.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1310 0.000128 2048 200 2000 139392 17.9037 14.383 422.544 419.187 874.122 874.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1930 6.4e-05 4096 150 2050 301680 55.7834 1531.41 1677 3264.26 3264.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 830 0.001024 1024 60 200 17856 0.743776 2.49315 51.2488 54.5292 54.5869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1110 0.001024 4096 235 500 16128 3.26669 24.0968 104.982 132.398 132.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1530 3.2e-05 1024 210 650 571392 47.8284 26.862 371.283 837.359 1283.49 1283.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1930 0.000512 2048 80 150 38016 3.48125 6.12797 124.892 134.543 134.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1590 0.001024 2048 490 400 15744 1.3665 25.4198 52.3606 79.1898 79.2473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 390 3.2e-05 2048 85 1850 294912 185.904 55.0294 836.853 1649.92 2727.92 2728.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1900 0.001024 1024 240 200 17856 0.744544 2.14336 51.2591 54.1887 54.2495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1960 3.2e-05 512 320 250 552960 26.2365 13.2813 164.945 417.248 621.896 622.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1310 0.000128 2048 200 2000 139008 17.8802 14.3281 357.97 419.138 809.415 809.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1930 6.4e-05 4096 150 2050 301632 55.7978 1301.68 1677.13 3034.65 3034.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 830 0.001024 1024 60 200 17856 0.74752 2.15702 51.3237 54.2706 54.3306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1110 0.001024 4096 235 500 16240 3.26016 49.3423 104.767 157.423 157.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1530 3.2e-05 1024 210 650 571648 48.0131 26.9541 564.093 837.713 1476.94 1477.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1930 0.000512 2048 80 150 38192 3.48979 13.0961 124.769 141.395 141.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1590 0.001024 2048 490 400 15904 1.36266 14.3912 52.3807 68.1772 68.2333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 390 3.2e-05 2048 85 1850 311808 185.28 56.0763 1887.24 1672.9 3801.73 3801.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1900 0.001024 1024 240 200 18032 0.747552 4.38208 51.2872 56.4581 56.5146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1960 3.2e-05 512 320 250 559104 26.2592 13.3714 112.327 418.369 570.514 570.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1310 0.000128 2048 200 2000 139776 17.9359 14.4319 768.926 419.89 1221.3 1221.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1930 6.4e-05 4096 150 2050 301840 55.7909 2766.01 1676.3 4498.15 4498.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 830 0.001024 1024 60 200 17976 0.744 4.38829 51.2867 56.4612 56.5187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1110 0.001024 4096 235 500 16128 3.25069 32.3789 104.547 140.233 140.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1530 3.2e-05 1024 210 650 569856 47.931 26.9114 356.77 837.264 1269.05 1269.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1930 0.000512 2048 80 150 38080 3.47645 8.10554 123.607 135.231 135.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1590 0.001024 2048 490 400 15792 1.35958 9.2201 52.2712 62.8926 62.9514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 390 3.2e-05 2048 85 1850 308224 186.001 55.9838 1181.11 1674.38 3097.72 3097.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1900 0.001024 1024 240 200 17920 0.74416 2.87603 51.2387 54.9035 54.9607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1960 3.2e-05 512 320 250 559104 26.1912 13.3628 74.6797 418.742 533.165 533.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1310 0.000128 2048 200 2000 139328 17.8731 14.3876 484.282 419.537 936.187 936.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1930 6.4e-05 4096 150 2050 301728 55.7769 1759.72 1677.22 3492.77 3492.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 830 0.001024 1024 60 200 17920 0.747072 2.90406 53.916 57.6121 57.6696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1110 0.001024 4096 235 500 16128 3.26026 27.3477 104.832 135.493 135.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1530 3.2e-05 1024 210 650 569856 48.0256 26.9251 291.367 837.169 1203.65 1203.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1930 0.000512 2048 80 150 37968 3.47168 6.61094 123.441 133.568 133.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1590 0.001024 2048 490 400 15792 1.36461 8.01622 52.4138 61.8378 61.8947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 390 3.2e-05 2048 85 1850 311808 185.14 56.1266 979.331 1674.19 2895.01 2895.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1900 0.001024 1024 240 200 17808 0.741376 2.43814 50.1068 53.3296 53.3873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1960 3.2e-05 512 320 250 559104 26.2418 13.3796 60.6811 418.685 519.173 519.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1310 0.000128 2048 200 2000 139104 17.9364 14.4011 396.556 418.99 847.989 848.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1930 6.4e-05 4096 150 2050 301728 55.7609 1441.25 1677.91 3174.96 3175.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 830 0.001024 1024 60 200 17808 0.747104 2.4617 51.23 54.4823 54.5401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1110 0.001024 4096 235 500 15904 3.23994 23.7441 103.948 130.983 131.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1530 3.2e-05 1024 210 650 569856 47.8444 26.8636 262.869 837.409 1175.15 1175.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1930 0.000512 2048 80 150 37856 3.45574 6.38454 124.371 134.255 134.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1590 0.001024 2048 490 400 15680 1.36192 7.21536 52.2701 60.8891 60.9446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 390 3.2e-05 2048 85 1850 301056 184.81 55.2158 853.877 1655.44 2749.55 2749.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1900 0.001024 1024 240 200 17696 0.73968 2.07248 50.027 52.8823 52.9384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1960 3.2e-05 512 320 250 559104 26.2246 13.3435 154.825 418.806 613.386 613.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1310 0.000128 2048 200 2000 138880 17.858 14.3237 356.818 419.222 808.324 808.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1930 6.4e-05 4096 150 2050 301504 55.7588 1297.57 1678.01 3031.4 3031.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 830 0.001024 1024 60 200 17696 0.741696 2.0784 50.1027 52.967 53.0227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1110 0.001024 4096 235 500 16256 3.26656 48.0625 104.974 156.359 156.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1530 3.2e-05 1024 210 650 572416 47.7444 26.9066 552.387 838.573 1465.78 1465.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1930 0.000512 2048 80 150 38144 3.46758 12.9434 123.767 140.223 140.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1590 0.001024 2048 490 400 15936 1.3688 14.4036 52.5318 68.3485 68.4053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 390 3.2e-05 2048 85 1850 311296 184.826 55.8669 1859.55 1672.08 3772.56 3772.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1900 0.001024 1024 240 200 17984 0.741984 4.25072 51.2546 56.2901 56.3487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1960 3.2e-05 512 320 250 561152 26.1549 13.3545 112.566 419.441 571.703 571.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1310 0.000128 2048 200 2000 139776 17.8917 14.3593 758.767 419.487 1210.61 1210.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1930 6.4e-05 4096 150 2050 301824 55.7631 2742.5 1677.65 4475.96 4476.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 830 0.001024 1024 60 200 17984 0.744608 4.25517 51.3254 56.3672 56.4224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1110 0.001024 4096 235 500 16128 3.25427 32.7246 104.625 140.657 140.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1530 3.2e-05 1024 210 650 571392 47.8115 26.8796 356.798 838.542 1270.2 1270.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1930 0.000512 2048 80 150 38016 3.46982 8.74525 124.638 136.897 136.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1590 0.001024 2048 490 400 15872 1.364 9.41901 52.5251 63.3517 63.4081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 390 3.2e-05 2048 85 1850 311296 184.636 55.9364 1199.34 1671.44 3111.57 3111.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1900 0.001024 1024 240 200 17920 0.743424 2.89389 51.2528 54.9326 54.9903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1960 3.2e-05 512 320 250 557056 26.2415 13.3284 72.6196 417.994 530.367 530.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1310 0.000128 2048 200 2000 139264 17.8563 14.3383 487.034 418.222 937.555 937.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1930 6.4e-05 4096 150 2050 301696 55.7724 1784.22 1676.91 3516.94 3516.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 830 0.001024 1024 60 200 17920 0.745472 2.91283 51.329 55.0302 55.0868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1110 0.001024 4096 235 500 16128 3.26861 28.9772 104.981 137.281 137.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1530 3.2e-05 1024 210 650 571392 47.7881 27.2938 304.84 837.341 1217.43 1217.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1930 0.000512 2048 80 150 38016 3.46931 7.19456 124.703 135.409 135.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1590 0.001024 2048 490 400 15744 1.36083 8.02685 52.364 61.7952 61.8557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 390 3.2e-05 2048 85 1850 294912 185.868 55.1342 966.517 1649.8 2857.54 2857.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1900 0.001024 1024 240 200 17856 0.741568 2.4344 51.2587 54.4767 54.5342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1960 3.2e-05 512 320 250 552960 26.2037 13.2807 61.4934 416.715 517.876 518.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1310 0.000128 2048 200 2000 139008 17.8756 14.3746 412.552 419.131 864.038 864.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1930 6.4e-05 4096 150 2050 301632 55.7632 1507.71 1677.09 3240.61 3240.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 830 0.001024 1024 60 200 17856 0.74752 2.47453 51.3273 54.5918 54.6495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1110 0.001024 4096 235 500 15872 3.23994 26.3347 103.948 133.577 133.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1530 3.2e-05 1024 210 650 569344 47.7797 26.825 269.224 836.083 1180.08 1180.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1930 0.000512 2048 80 150 37888 3.47344 6.54563 124.429 134.491 134.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1590 0.001024 2048 490 400 15616 1.35987 7.50723 52.1872 61.0946 61.1514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 390 3.2e-05 2048 85 1850 311296 184.621 55.9862 902.017 1672.02 2814.85 2815.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1900 0.001024 1024 240 200 17664 0.739328 2.37187 50.0317 53.1857 53.2422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1960 3.2e-05 512 320 250 557056 26.2447 13.3257 54.9944 418.145 512.893 513.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1310 0.000128 2048 200 2000 139264 17.8652 14.328 364.589 418.621 815.507 815.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1930 6.4e-05 4096 150 2050 301568 55.7711 1344.89 1678.22 3078.93 3078.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 830 0.001024 1024 60 200 17664 0.745696 2.39158 50.1037 53.2838 53.3389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1110 0.001024 4096 235 500 16200 3.2583 51.6498 104.727 159.687 159.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1530 3.2e-05 1024 210 650 571392 48.0055 26.9452 560.908 838.259 1474.28 1474.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1930 0.000512 2048 80 150 38160 3.48394 13.1932 123.756 140.475 140.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1590 0.001024 2048 490 400 15912 1.36877 14.42 52.4913 68.3247 68.3805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 390 3.2e-05 2048 85 1850 308736 185.449 56.0559 1887.94 1670.36 3800.03 3800.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1900 0.001024 1024 240 200 18000 0.745472 4.34118 51.2859 56.4158 56.4754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1960 3.2e-05 512 320 250 559872 26.2772 13.3807 114.359 419.286 573.493 573.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1310 0.000128 2048 200 2000 139680 17.9368 14.375 776.606 419.442 1228.46 1228.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1930 6.4e-05 4096 150 2050 301824 55.7568 2827.38 1689.69 4572.87 4572.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 830 0.001024 1024 60 200 17928 0.74672 4.34349 51.2676 56.4001 56.4554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1110 0.001024 4096 235 500 16128 3.25834 36.0264 104.643 143.981 144.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1530 3.2e-05 1024 210 650 571392 47.8932 27.192 398.711 837.665 1311.63 1311.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1930 0.000512 2048 80 150 38016 3.46746 9.44662 123.474 136.43 136.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1590 0.001024 2048 490 400 15840 1.36605 10.3261 52.4432 64.1796 64.2356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 390 3.2e-05 2048 85 1850 304128 184.533 55.3653 1321.03 1656.66 3217.81 3217.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1900 0.001024 1024 240 200 17856 0.741376 3.13939 51.1683 55.0916 55.1413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1960 3.2e-05 512 320 250 557568 26.1367 13.3406 80.8605 417.385 537.901 538.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1310 0.000128 2048 200 2000 139392 17.8999 14.3516 550.549 419.184 1002.08 1002.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1930 6.4e-05 4096 150 2050 301680 55.7834 2006.34 1677.43 3739.6 3739.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 830 0.001024 1024 60 200 17856 0.74224 3.21027 51.243 55.2388 55.2956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1110 0.001024 4096 235 500 15984 3.24931 30.3063 104.258 137.868 137.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1530 3.2e-05 1024 210 650 566784 48.1017 26.8705 327.289 834.643 1237.06 1237.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1930 0.000512 2048 80 150 38016 3.48957 7.80157 124.494 135.826 135.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1590 0.001024 2048 490 400 15768 1.3665 8.76227 52.4417 62.6142 62.6719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 390 3.2e-05 2048 85 1850 304128 186.829 56.0644 1087.64 1669.18 2999.92 3000.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1900 0.001024 1024 240 200 17712 0.740032 2.48566 50.0204 53.2887 53.3449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1960 3.2e-05 512 320 250 552960 26.4662 13.355 66.7032 417.428 524.136 524.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1310 0.000128 2048 200 2000 139104 17.8984 14.3708 453.325 417.832 903.529 903.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1930 6.4e-05 4096 150 2050 301536 55.7568 1652.74 1675.44 3383.98 3384.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 830 0.001024 1024 60 200 17712 0.741376 2.49437 50.0963 53.3768 53.4328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1110 0.001024 4096 235 500 15840 3.24157 29.7834 103.852 136.929 136.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1530 3.2e-05 1024 210 650 566784 47.9292 26.8273 312.368 834.657 1221.95 1222.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1930 0.000512 2048 80 150 37728 3.45722 7.42182 123.904 134.827 134.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1590 0.001024 2048 490 400 15552 1.3576 8.36726 52.0503 61.8162 61.8742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 390 3.2e-05 2048 85 1850 294912 183.458 54.6775 1004.78 1632.08 2875.22 2875.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1900 0.001024 1024 240 200 17568 0.73728 2.5047 49.9216 53.2075 53.2653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1960 3.2e-05 512 320 250 552960 25.9286 13.1909 63.4136 414.345 517.065 517.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1310 0.000128 2048 200 2000 138240 17.8687 14.4159 428.311 417.987 878.69 878.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1930 6.4e-05 4096 150 2050 301536 55.768 1558.84 1675.53 3290.18 3290.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 830 0.001024 1024 60 200 17568 0.741376 2.48707 49.9983 53.2701 53.3299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1110 0.001024 4096 235 500 15840 3.24742 28.0166 104.323 135.638 135.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1530 3.2e-05 1024 210 650 564480 48.3139 26.8823 284.509 835.442 1195.32 1195.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1930 0.000512 2048 80 150 37800 3.4775 7.08237 123.329 133.931 133.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1590 0.001024 2048 490 400 15480 1.35818 8.48077 52.0954 61.9779 62.0358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 390 3.2e-05 2048 85 1850 299520 188.115 56.0257 934.191 1670.76 2849.31 2849.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1900 0.001024 1024 240 200 17640 0.746208 2.17872 51.1878 54.1572 54.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1960 3.2e-05 512 320 250 552960 26.4735 13.3571 58.4804 417.818 516.316 516.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1310 0.000128 2048 200 2000 138240 17.9571 14.392 392.894 418.509 843.853 843.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1930 6.4e-05 4096 150 2050 301320 55.7629 1423.19 1676.19 3155.19 3155.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 830 0.001024 1024 60 200 17640 0.749568 2.20554 51.2637 54.2604 54.3173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1110 0.001024 4096 235 500 16240 3.26979 49.2603 104.896 157.481 157.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1530 3.2e-05 1024 210 650 572160 47.802 26.9276 546.058 837.917 1458.87 1459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1930 0.000512 2048 80 150 38160 3.48979 12.9542 124.831 141.318 141.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1590 0.001024 2048 490 400 15920 1.368 14.0879 52.4861 67.9847 68.0442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 390 3.2e-05 2048 85 1850 312320 185.25 56.1904 1855.88 1675.72 3773.26 3773.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1900 0.001024 1024 240 200 18000 0.745184 4.27635 51.2778 56.3425 56.3999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1960 3.2e-05 512 320 250 560640 26.1507 13.3761 111.515 419.163 570.39 570.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1310 0.000128 2048 200 2000 139840 17.8964 14.3606 753.968 419.189 1205.52 1205.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1930 6.4e-05 4096 150 2050 301840 55.7641 2733.81 1676.29 4465.91 4465.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 830 0.001024 1024 60 200 17920 0.746944 4.26992 51.241 56.2988 56.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1110 0.001024 4096 235 500 16160 3.27066 35.2768 104.963 143.561 143.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1530 3.2e-05 1024 210 650 570880 47.8306 26.8845 376.62 838.53 1290.04 1290.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1930 0.000512 2048 80 150 38080 3.49184 9.06035 124.883 137.477 137.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1590 0.001024 2048 490 400 15840 1.36397 9.89389 52.5152 63.8154 63.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 390 3.2e-05 2048 85 1850 307200 186.421 56.1352 1253.68 1676.92 3173.37 3173.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1900 0.001024 1024 240 200 17920 0.745312 2.90406 51.3005 54.9913 55.0491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1960 3.2e-05 512 320 250 558080 26.2707 13.3507 76.147 419.458 535.407 535.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1310 0.000128 2048 200 2000 138880 17.8253 14.4638 515.672 418.656 966.721 966.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1930 6.4e-05 4096 150 2050 301760 55.78 1871.35 1677.31 3604.49 3604.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 830 0.001024 1024 60 200 17760 0.740864 2.90218 50.0992 53.7857 53.8395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1110 0.001024 4096 235 500 16080 3.26618 29.6858 104.884 137.889 137.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1530 3.2e-05 1024 210 650 568320 47.8659 26.8471 316.94 834.583 1226.4 1226.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1930 0.000512 2048 80 150 37920 3.468 7.34355 123.238 134.093 134.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1590 0.001024 2048 490 400 15600 1.3552 8.31955 52.0515 61.7691 61.8257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 390 3.2e-05 2048 85 1850 291840 186.896 55.2702 1010.66 1648.44 2901.48 2901.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1900 0.001024 1024 240 200 17760 0.743104 2.64403 51.1673 54.5959 54.6536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1960 3.2e-05 512 320 250 552960 26.4152 13.3333 64.1226 417.386 521.444 521.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1310 0.000128 2048 200 2000 139200 17.8559 14.3606 437.361 417.846 887.527 887.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1930 6.4e-05 4096 150 2050 301680 55.7615 1612.07 1676.08 3343.96 3344.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 830 0.001024 1024 60 200 17760 0.745408 2.66282 51.2437 54.6954 54.7532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1110 0.001024 4096 235 500 16000 3.27165 29.2375 104.88 137.444 137.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1530 3.2e-05 1024 210 650 568320 48.0973 26.8884 293.63 838.122 1206.91 1207.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1930 0.000512 2048 80 150 37760 3.4601 7.68688 124.383 135.574 135.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1590 0.001024 2048 490 400 15680 1.36925 7.7241 52.4832 61.6176 61.6746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 390 3.2e-05 2048 85 1850 286720 188.423 55.0318 917.313 1648.65 2809.64 2809.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1900 0.001024 1024 240 200 17600 0.743008 2.60301 50.0045 53.395 53.4519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1960 3.2e-05 512 320 250 552960 26.6336 13.3554 59.3006 419.162 518.641 518.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1310 0.000128 2048 200 2000 138240 17.8165 14.3786 401.583 416.346 850.225 850.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1930 6.4e-05 4096 150 2050 301440 55.7486 1468.3 1676.93 3201.03 3201.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 830 0.001024 1024 60 200 17600 0.742144 2.62902 50.0797 53.4938 53.5511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1110 0.001024 4096 235 500 15600 3.21958 26.9206 103.251 133.443 133.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1530 3.2e-05 1024 210 650 563200 48.091 26.8821 278.124 833.772 1187.04 1187.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1930 0.000512 2048 80 150 37600 3.45088 7.69011 122.785 133.968 134.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1590 0.001024 2048 490 400 15600 1.36739 7.66742 52.5248 61.6013 61.6601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 390 3.2e-05 2048 85 1850 281600 189.867 55.2561 864.666 1650.22 2760.23 2760.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1900 0.001024 1024 240 200 17600 0.74336 2.35469 51.1855 54.3273 54.3835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1960 3.2e-05 512 320 250 550400 25.8635 13.1445 57.0308 412.689 508.915 509.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1310 0.000128 2048 200 2000 137600 17.8908 14.6085 383.066 417.768 833.434 833.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1930 6.4e-05 4096 150 2050 301200 55.7668 1413.71 1675.76 3145.29 3145.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 830 0.001024 1024 60 200 17600 0.74224 2.38403 51.2657 54.4361 54.4921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1110 0.001024 4096 235 540 16032 3.2641 42.6045 104.883 150.804 150.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1530 3.2e-05 1024 210 660 567296 48.2001 26.892 490.653 837.756 1403.67 1403.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1930 0.000512 2048 80 180 38048 3.48365 12.1201 124.125 139.773 139.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1590 0.001024 2048 490 420 15776 1.36426 19.6217 52.4393 73.4691 73.5252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 390 3.2e-05 2048 85 1860 309248 186.112 56.0827 1481 1675.39 3398.8 3398.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1900 0.001024 1024 240 180 18208 0.74752 3.08995 51.2982 55.1789 55.2325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1960 3.2e-05 512 320 240 561152 26.3156 13.3569 148.38 419.176 607.421 607.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1310 0.000128 2048 200 1980 139776 17.8876 14.3456 602.313 419.587 1054.24 1054.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1930 6.4e-05 4096 150 2100 301632 55.7074 2255.76 1676.12 3987.64 3987.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 830 0.001024 1024 60 240 17696 0.745344 3.93626 51.2761 56.0002 56.0578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1110 0.001024 4096 235 540 16000 3.2663 28.2194 104.959 136.498 136.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1530 3.2e-05 1024 210 660 567296 48.294 26.88 412.553 838.392 1326.29 1326.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1930 0.000512 2048 80 180 38016 3.49293 8.19667 125.853 137.585 137.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1590 0.001024 2048 490 420 15744 1.36573 19.6264 52.482 73.5172 73.5731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 390 3.2e-05 2048 85 1860 307200 186.072 55.9052 961.792 1671.14 2875.14 2875.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1900 0.001024 1024 240 180 18176 0.745184 5.284 51.3196 57.3933 57.4522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1960 3.2e-05 512 320 240 561152 26.3599 13.3558 143.821 419.39 603.126 603.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1310 0.000128 2048 200 1980 139776 17.8913 14.3892 394.725 419.398 846.507 846.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1930 6.4e-05 4096 150 2100 301568 55.7222 1468.22 1677.14 3201.13 3201.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 830 0.001024 1024 60 240 17664 0.744928 6.83827 51.2948 58.9211 58.9794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1110 0.001024 4096 235 540 15936 3.26128 23.0335 104.788 131.138 131.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1530 3.2e-05 1024 210 660 565248 48.3022 26.8571 372.64 837.053 1285.02 1285.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1930 0.000512 2048 80 180 37920 3.47955 6.66918 125.872 136.063 136.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1590 0.001024 2048 490 420 15648 1.35981 19.4477 52.3018 73.1538 73.2122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 390 3.2e-05 2048 85 1860 301056 186.535 55.6646 761.594 1665.74 2669.76 2669.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1900 0.001024 1024 240 180 18144 0.749568 5.25722 51.3149 57.365 57.4253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1960 3.2e-05 512 320 240 559104 26.3507 13.351 142.106 418.631 600.637 600.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1310 0.000128 2048 200 1980 139392 17.8397 14.3372 318.321 418.792 769.397 769.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1930 6.4e-05 4096 150 2100 301536 55.7082 1187.33 1678.1 2921.19 2921.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 830 0.001024 1024 60 240 17568 0.743424 6.80538 51.2077 58.7967 58.8554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1110 0.001024 4096 235 540 15872 3.26246 64.585 104.633 172.534 172.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1530 3.2e-05 1024 210 660 567296 48.3124 26.8815 347.48 838.654 1261.49 1261.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1930 0.000512 2048 80 180 37888 3.48275 6.00048 124.999 134.523 134.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1590 0.001024 2048 490 420 15616 1.41354 19.4075 52.3166 73.1802 73.2461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 390 3.2e-05 2048 85 1860 303104 187.235 56.191 665.536 1672.29 2581.46 2581.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1900 0.001024 1024 240 180 18048 0.741376 5.21667 51.235 57.2357 57.2928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1960 3.2e-05 512 320 240 557056 26.4219 13.3337 153.921 418.068 611.932 612.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1310 0.000128 2048 200 1980 139264 17.8484 14.3421 275.837 418.283 726.411 726.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1930 6.4e-05 4096 150 2100 301440 55.7302 1031.97 1679.01 2766.76 2766.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 830 0.001024 1024 60 240 17536 0.74368 6.78048 51.2095 58.7743 58.8334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1110 0.001024 4096 235 540 16000 3.26042 54.1998 104.838 162.351 162.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1530 3.2e-05 1024 210 660 567040 48.27 26.9496 618.361 838.431 1532.18 1532.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1930 0.000512 2048 80 180 38040 3.49645 16.6092 123.847 143.994 144.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1590 0.001024 2048 490 420 15760 1.36397 16.234 52.4616 70.1019 70.1624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 390 3.2e-05 2048 85 1860 307200 186.846 56.3282 2032.85 1676.74 3953 3953.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1900 0.001024 1024 240 180 18200 0.7472 4.39238 51.3208 56.5018 56.5619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1960 3.2e-05 512 320 240 560640 26.221 13.3837 194.133 419.332 653.261 653.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1310 0.000128 2048 200 1980 139680 17.9522 14.3765 836.949 419.371 1288.75 1288.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1930 6.4e-05 4096 150 2100 301600 55.6564 3084.02 1679.71 4819.45 4819.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 830 0.001024 1024 60 240 17680 0.7488 5.43558 51.2854 57.5121 57.5739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1110 0.001024 4096 235 540 15920 3.25574 34.8481 104.635 142.791 142.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1530 3.2e-05 1024 210 660 567040 48.2154 26.9267 382.244 838.59 1296.14 1296.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1930 0.000512 2048 80 180 38000 3.49139 10.3845 123.862 137.781 137.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1590 0.001024 2048 490 420 15680 1.36806 10.3832 52.3594 64.1526 64.2095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 390 3.2e-05 2048 85 1860 307200 186.596 56.0759 1261.7 1677.06 3181.65 3181.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1900 0.001024 1024 240 180 18160 0.745376 2.79661 51.32 54.9042 54.9586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1960 3.2e-05 512 320 240 560640 26.1876 13.3718 177.268 419.39 636.408 636.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1310 0.000128 2048 200 1980 139520 17.9001 14.3649 517.647 419.526 969.542 969.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1930 6.4e-05 4096 150 2100 301520 55.7228 1916.12 1678.98 3650.88 3650.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 830 0.001024 1024 60 240 17600 0.746432 3.32509 51.2375 55.3539 55.4107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1110 0.001024 4096 235 540 15840 3.24675 29.5362 104.396 137.234 137.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1530 3.2e-05 1024 210 660 566400 48.4166 26.9286 405.426 837.596 1318.53 1318.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1930 0.000512 2048 80 180 37920 3.47398 8.476 124.86 136.851 136.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1590 0.001024 2048 490 420 15600 1.35853 27.5949 52.2449 81.2422 81.2997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 390 3.2e-05 2048 85 1860 299520 188.159 55.9909 1004.2 1670.09 2918.66 2918.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1900 0.001024 1024 240 180 18120 0.746688 2.18266 51.319 54.2903 54.3498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1960 3.2e-05 512 320 240 556800 26.2866 13.355 170.837 417.611 628.277 628.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1310 0.000128 2048 200 1980 139200 17.9376 14.359 420.643 419.108 872.151 872.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1930 6.4e-05 4096 150 2100 301440 55.6067 1567.07 1678.46 3301.18 3301.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 830 0.001024 1024 60 240 17520 0.743136 2.80781 50.1282 53.7223 53.7799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1110 0.001024 4096 235 540 15840 3.25306 26.0326 104.516 133.861 133.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1530 3.2e-05 1024 210 660 565760 48.2422 26.8863 375.163 837.727 1288.19 1288.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1930 0.000512 2048 80 180 37920 3.48819 7.47315 123.865 134.869 134.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1590 0.001024 2048 490 420 15520 1.3584 27.7467 52.0838 81.2365 81.2933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 390 3.2e-05 2048 85 1860 307200 186.404 56.0261 871.746 1675.31 2789.71 2789.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1900 0.001024 1024 240 180 18080 0.745472 1.79482 51.2918 53.8748 53.9361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1960 3.2e-05 512 320 240 558080 26.3098 13.355 189.997 418.962 648.817 648.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1310 0.000128 2048 200 1980 138880 17.8182 14.3637 355.766 417.532 805.588 805.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1930 6.4e-05 4096 150 2100 301440 55.7043 1325.96 1677.12 3058.83 3059.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 830 0.001024 1024 60 240 17440 0.741376 2.52115 50.0468 53.3535 53.4118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1110 0.001024 4096 235 540 15984 3.25837 53.0022 104.725 161.041 161.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1530 3.2e-05 1024 210 660 566784 48.2261 26.9185 568.166 837.53 1481.01 1481.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1930 0.000512 2048 80 180 38016 3.48426 15.236 123.657 142.421 142.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1590 0.001024 2048 490 420 15744 1.36032 14.7631 52.5165 68.6848 68.7441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 390 3.2e-05 2048 85 1860 307200 186.502 56.0118 1867.87 1672.87 3783.47 3783.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1900 0.001024 1024 240 180 18192 0.745184 3.98915 51.299 56.0777 56.1348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1960 3.2e-05 512 320 240 559104 26.2293 13.3589 110.911 418.42 569.11 569.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1310 0.000128 2048 200 1980 139584 17.8697 14.4409 765.706 419.042 1217.17 1217.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1930 6.4e-05 4096 150 2100 301584 55.7157 2832.88 1676.36 4565.01 4565.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 830 0.001024 1024 60 240 17664 0.747072 5.15312 51.255 57.1979 57.2559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1110 0.001024 4096 235 540 15936 3.25565 32.906 104.708 140.923 140.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1530 3.2e-05 1024 210 660 565248 48.1846 26.8636 355.308 836.434 1266.95 1267.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1930 0.000512 2048 80 180 37920 3.47805 9.85091 124.531 137.904 137.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1590 0.001024 2048 490 420 15648 1.35904 9.33117 52.2629 62.9941 63.0518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 390 3.2e-05 2048 85 1860 301056 186.579 55.6425 1144.08 1664.48 3051.01 3051.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1900 0.001024 1024 240 180 18144 0.745472 2.60358 51.3019 54.6929 54.7528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1960 3.2e-05 512 320 240 559104 26.1561 13.3508 73.7057 418.379 531.775 531.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1310 0.000128 2048 200 1980 139392 17.8518 14.3384 478.09 418.478 928.859 928.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1930 6.4e-05 4096 150 2100 301536 55.7328 1776.05 1677.51 3509.34 3509.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 830 0.001024 1024 60 240 17568 0.740864 3.20922 51.1877 55.1789 55.2371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1110 0.001024 4096 235 540 15840 3.25216 27.7955 104.53 135.629 135.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1530 3.2e-05 1024 210 660 566784 48.2357 26.9094 290.621 838.168 1204.1 1204.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1930 0.000512 2048 80 180 37872 3.47427 8.08192 123.599 135.198 135.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1590 0.001024 2048 490 420 15552 1.3577 8.08928 52.1731 61.6631 61.7175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 390 3.2e-05 2048 85 1860 294912 187.22 55.4668 921.286 1658.18 2822.37 2822.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1900 0.001024 1024 240 180 18000 0.742656 2.11827 51.1918 54.0944 54.1489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1960 3.2e-05 512 320 240 557568 26.2028 13.3366 150.649 417.644 608.022 608.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1310 0.000128 2048 200 1980 139392 17.9059 14.3831 393.198 419.441 845.028 845.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1930 6.4e-05 4096 150 2100 301392 55.7376 1462.46 1678.49 3196.75 3196.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 830 0.001024 1024 60 240 17568 0.743584 2.83485 51.2738 54.8958 54.9519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1110 0.001024 4096 235 540 15744 3.24979 23.8502 104.272 131.423 131.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1530 3.2e-05 1024 210 660 565248 48.2542 26.8636 261.403 837.209 1173.89 1174.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1930 0.000512 2048 80 180 37824 3.48448 7.31827 124.621 135.467 135.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1590 0.001024 2048 490 420 15552 1.36397 7.29456 52.3042 61.0059 61.0642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 390 3.2e-05 2048 85 1860 294912 185.887 55.0619 832.873 1649.54 2723.58 2723.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1900 0.001024 1024 240 180 18048 0.744448 2.07126 51.3182 54.1762 54.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1960 3.2e-05 512 320 240 552960 26.2996 13.2816 143.749 416.643 600.166 600.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1310 0.000128 2048 200 1980 139008 17.8788 14.3324 354.888 419.051 806.251 806.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1930 6.4e-05 4096 150 2100 301440 55.7279 1319.38 1677.17 3052.34 3052.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 830 0.001024 1024 60 240 17472 0.746112 2.48627 51.2107 54.4876 54.5465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1110 0.001024 4096 235 540 15600 3.2297 22.2329 103.681 129.201 129.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1530 3.2e-05 1024 210 660 564480 48.2239 26.8468 325.864 834.596 1235.7 1235.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1930 0.000512 2048 80 180 37680 3.46752 6.10278 123.193 132.806 132.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1590 0.001024 2048 490 420 15360 1.34989 23.8292 51.8792 77.1019 77.1703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 390 3.2e-05 2048 85 1860 291840 186.892 55.0788 713.995 1648.45 2604.64 2604.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1900 0.001024 1024 240 180 18000 0.744704 1.81658 51.3002 53.9047 53.9613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1960 3.2e-05 512 320 240 552960 26.4821 13.3364 147.484 417.407 604.906 605.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1310 0.000128 2048 200 1980 138240 17.8859 14.35 305.508 417.849 755.693 755.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1930 6.4e-05 4096 150 2100 301200 55.7234 1140.29 1674.9 2870.96 2871.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 830 0.001024 1024 60 240 17280 0.741376 2.29171 49.9447 53.0192 53.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1110 0.001024 4096 235 540 15960 3.2569 48.4311 104.693 156.436 156.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1530 3.2e-05 1024 210 660 567168 48.3367 26.9442 539.723 838.135 1453.3 1453.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1930 0.000512 2048 80 180 38024 3.48979 14.5741 124.807 142.912 142.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1590 0.001024 2048 490 420 15736 1.36557 14.1455 52.4288 67.9843 68.0405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 390 3.2e-05 2048 85 1860 308224 186.375 56.0336 1788.92 1673.73 3705.27 3705.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1900 0.001024 1024 240 180 18144 0.743712 3.7929 51.2598 55.8404 55.8971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1960 3.2e-05 512 320 240 559104 26.2853 13.3786 108.768 418.568 567.18 567.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1310 0.000128 2048 200 1980 139552 17.9545 14.3722 731.716 419.248 1183.39 1183.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1930 6.4e-05 4096 150 2100 301616 55.6462 2708.61 1677.2 4441.5 4441.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 830 0.001024 1024 60 240 17696 0.747168 4.7967 51.3231 56.9096 56.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1110 0.001024 4096 235 540 15904 3.25594 32.2064 104.703 140.22 140.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1530 3.2e-05 1024 210 660 566272 48.2041 26.8988 342.656 837.062 1255 1255.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1930 0.000512 2048 80 180 37968 3.48672 9.30813 123.722 136.56 136.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1590 0.001024 2048 490 420 15680 1.36496 9.35526 52.431 63.1937 63.2521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 390 3.2e-05 2048 85 1860 308224 186.008 56.0005 1133.64 1674 3049.89 3050.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1900 0.001024 1024 240 180 18032 0.741376 2.57667 51.1917 54.5526 54.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1960 3.2e-05 512 320 240 559104 26.1853 13.3608 69.7958 418.639 528.173 528.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1310 0.000128 2048 200 1980 139328 17.8913 14.4475 461.926 418.835 913.207 913.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1930 6.4e-05 4096 150 2100 301504 55.7036 1714.82 1677.04 3447.61 3447.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 830 0.001024 1024 60 240 17584 0.74224 3.24966 51.252 55.288 55.3472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1110 0.001024 4096 235 540 15792 3.24934 27.6808 104.291 135.275 135.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1530 3.2e-05 1024 210 660 564480 48.4663 26.9272 288.594 836.334 1200.49 1200.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1930 0.000512 2048 80 180 37800 3.47594 7.78035 124.379 135.678 135.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1590 0.001024 2048 490 420 15624 1.36602 7.8889 52.38 61.6768 61.7349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 390 3.2e-05 2048 85 1860 301056 188.205 56.0752 928.886 1672.51 2845.89 2846.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1900 0.001024 1024 240 180 17976 0.742912 2.05005 51.1668 54.0024 54.0597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1960 3.2e-05 512 320 240 559104 26.2489 13.3742 59.7022 418.271 517.774 517.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1310 0.000128 2048 200 1980 139104 17.9286 14.3689 387.412 418.569 838.379 838.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1930 6.4e-05 4096 150 2100 301392 55.6036 1442.81 1675.1 3173.56 3173.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 830 0.001024 1024 60 240 17472 0.744928 2.85661 50.0995 53.7427 53.8005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1110 0.001024 4096 235 540 15680 3.2473 25.0122 104.107 132.42 132.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1530 3.2e-05 1024 210 660 566272 48.1915 26.8718 253.983 837.312 1166.53 1166.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1930 0.000512 2048 80 180 37856 3.48979 7.24374 122.687 133.462 133.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1590 0.001024 2048 490 420 15456 1.35533 7.27891 52.1361 60.8126 60.8707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 390 3.2e-05 2048 85 1860 301056 184.819 55.2845 817.584 1655.23 2713.15 2713.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1900 0.001024 1024 240 180 17920 0.742656 1.89453 51.1886 53.8696 53.9291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1960 3.2e-05 512 320 240 559104 26.1589 13.3468 52.2864 418.764 510.739 510.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1310 0.000128 2048 200 1980 138880 17.8587 14.3271 340.152 419.18 791.627 791.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1930 6.4e-05 4096 150 2100 301280 55.7016 1266.39 1676.6 2998.74 2998.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 830 0.001024 1024 60 240 17472 0.743968 2.39514 51.2563 54.4409 54.5008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1110 0.001024 4096 235 540 15680 3.24771 22.1732 104.33 129.803 129.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1530 3.2e-05 1024 210 660 564480 48.3612 26.9 224.761 835.499 1135.68 1135.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1930 0.000512 2048 80 180 37800 3.48774 6.00195 123.539 133.07 133.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1590 0.001024 2048 490 420 15400 1.3569 6.13171 52.0929 59.6231 59.6798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 390 3.2e-05 2048 85 1860 286720 186.672 54.8536 686.942 1634.8 2563.49 2563.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1900 0.001024 1024 240 180 17920 0.742592 1.59155 51.2468 53.6237 53.6823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1960 3.2e-05 512 320 240 546560 26.5668 13.2402 135.766 414.846 590.607 590.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1310 0.000128 2048 200 1980 138880 17.9482 14.3698 300.944 419.056 752.424 752.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1930 6.4e-05 4096 150 2100 301280 55.6012 1119.36 1675.52 2850.54 2850.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 830 0.001024 1024 60 240 17360 0.742432 2.13235 50.1027 53.0198 53.0779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1110 0.001024 4096 235 540 16000 3.27114 49.0988 104.968 157.389 157.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1530 3.2e-05 1024 210 660 567296 48.1333 27.4941 512.783 838.467 1427.04 1427.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1930 0.000512 2048 80 180 38016 3.4857 14.2445 123.849 141.622 141.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1590 0.001024 2048 490 420 15744 1.36602 13.7379 52.4824 67.6276 67.6874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 390 3.2e-05 2048 85 1860 307200 186.072 56.0111 1694.8 1671.32 3608.41 3608.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1900 0.001024 1024 240 180 18176 0.747488 3.64339 51.3227 55.7563 55.8118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1960 3.2e-05 512 320 240 561152 26.158 13.3595 105.176 419.461 564.335 564.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1310 0.000128 2048 200 1980 139776 17.8909 14.371 692.351 419.442 1144.16 1144.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1930 6.4e-05 4096 150 2100 301568 55.7181 2574.84 1677.3 4307.91 4307.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 830 0.001024 1024 60 240 17664 0.749408 4.75341 51.2932 56.8387 56.8948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1110 0.001024 4096 235 540 15872 3.25837 33.9231 104.642 141.878 141.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1530 3.2e-05 1024 210 660 567296 48.1362 26.8955 348.882 838.636 1262.71 1262.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1930 0.000512 2048 80 180 37888 3.47978 10.0198 123.69 137.233 137.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1590 0.001024 2048 490 420 15616 1.35987 9.4208 52.3163 63.1401 63.1994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 390 3.2e-05 2048 85 1860 303104 187.24 55.8668 1127.62 1671.65 3042.59 3042.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1900 0.001024 1024 240 180 18048 0.742176 2.60989 51.2382 54.6352 54.6933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1960 3.2e-05 512 320 240 557056 26.2336 13.3345 70.0385 418.052 527.84 527.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1310 0.000128 2048 200 1980 139264 17.8428 14.3432 465.017 418.27 915.58 915.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1930 6.4e-05 4096 150 2100 301440 55.7204 1758.99 1677.13 3491.88 3491.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 830 0.001024 1024 60 240 17536 0.744736 3.34966 51.2156 55.3524 55.4086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1110 0.001024 4096 235 540 15744 3.24608 27.9841 104.179 135.461 135.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1530 3.2e-05 1024 210 660 565248 48.267 26.8725 289.248 836.449 1201 1201.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1930 0.000512 2048 80 180 37824 3.48061 8.09824 124.519 136.14 136.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1590 0.001024 2048 490 420 15552 1.36099 8.08822 52.2628 61.7531 61.8107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 390 3.2e-05 2048 85 1860 294912 185.909 55.0829 913.487 1648.15 2802.84 2803.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1900 0.001024 1024 240 180 18048 0.741792 2.27229 51.2908 54.348 54.4072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1960 3.2e-05 512 320 240 552960 26.1942 13.2871 58.3901 416.267 514.323 514.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1310 0.000128 2048 200 1980 139008 17.8772 14.3647 387.048 418.677 838.069 838.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1930 6.4e-05 4096 150 2100 301440 55.7162 1459.86 1675.66 3191.28 3191.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 830 0.001024 1024 60 240 17472 0.741664 2.80576 51.1864 54.7786 54.8372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1110 0.001024 4096 235 540 15616 3.23894 26.9432 103.832 134.068 134.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1530 3.2e-05 1024 210 660 565248 48.1547 26.8342 269.143 835.143 1179.44 1179.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1930 0.000512 2048 80 180 37632 3.45984 7.74355 124.068 135.315 135.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1590 0.001024 2048 490 420 15360 1.35702 7.67386 51.9116 60.9836 61.0427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 390 3.2e-05 2048 85 1860 294912 189.607 55.8795 844.94 1670.15 2760.8 2760.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1900 0.001024 1024 240 180 17920 0.739712 2.20973 51.2057 54.1966 54.2518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1960 3.2e-05 512 320 240 557056 26.2374 13.3284 54.1667 417.673 511.586 511.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1310 0.000128 2048 200 1980 139264 17.8626 14.3608 356.11 418.161 806.598 806.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1930 6.4e-05 4096 150 2100 301312 55.7247 1347.08 1675.43 3078.28 3078.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 830 0.001024 1024 60 240 17408 0.742528 2.31504 51.1856 54.2849 54.3443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1110 0.001024 4096 235 540 15680 3.25517 24.6677 104.618 132.595 132.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1530 3.2e-05 1024 210 660 563200 48.5047 26.8924 243.304 838.731 1157.61 1157.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1930 0.000512 2048 80 180 37760 3.4879 7.54278 123.847 134.921 134.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1590 0.001024 2048 490 420 15360 1.36096 6.36179 52.1279 59.8923 59.9491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 390 3.2e-05 2048 85 1860 286720 188.384 55.2171 749.396 1649.82 2643.04 2643.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1900 0.001024 1024 240 180 17920 0.741792 1.94842 51.3194 54.0541 54.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1960 3.2e-05 512 320 240 552960 26.6265 13.3625 49.8206 419.557 509.547 509.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1310 0.000128 2048 200 1980 138240 17.8114 14.3077 323.724 417.252 773.198 773.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1930 6.4e-05 4096 150 2100 301120 55.6995 1229.06 1676.1 2960.9 2960.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 830 0.001024 1024 60 240 17280 0.739776 2.52109 50.0688 53.3719 53.4291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1110 0.001024 4096 235 512 16192 3.25248 39.8622 104.872 148.041 148.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1530 3.2e-05 1024 210 640 571392 47.8916 26.88 483.506 838.521 1396.96 1397.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1930 0.000512 2048 80 192 37984 3.48381 12.759 124.226 140.512 140.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1590 0.001024 2048 490 448 15552 1.37011 19.7902 52.5492 73.7535 73.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 390 3.2e-05 2048 85 1856 303104 187.88 56.1576 1424.41 1676.92 3345.59 3345.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1900 0.001024 1024 240 192 18112 0.747808 3.16221 51.3085 55.2627 55.3215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1960 3.2e-05 512 320 256 557056 26.5614 13.3491 151.483 419.474 611.058 611.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1310 0.000128 2048 200 1984 139520 17.8882 14.3588 594.661 419.408 1046.42 1046.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1930 6.4e-05 4096 150 2048 301888 55.7466 2164.09 1677.59 3897.46 3897.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 830 0.001024 1024 60 256 17600 0.75024 4.19155 51.329 56.3125 56.3693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1110 0.001024 4096 235 512 16128 3.24928 25.9932 104.685 133.98 134.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1530 3.2e-05 1024 210 640 571392 47.9652 26.8841 404.878 838.398 1318.29 1318.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1930 0.000512 2048 80 192 37952 3.48506 8.43366 125.712 137.674 137.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1590 0.001024 2048 490 448 15488 1.36582 19.7079 52.4511 73.5668 73.6215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 390 3.2e-05 2048 85 1856 299008 188.283 55.9309 901.164 1671.16 2816.77 2816.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1900 0.001024 1024 240 192 18048 0.74432 5.32195 51.2596 57.3689 57.4262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1960 3.2e-05 512 320 256 557056 26.5995 13.3647 147.338 419.3 606.793 606.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1310 0.000128 2048 200 1984 139520 17.8949 14.3509 381.987 419.389 833.724 833.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1930 6.4e-05 4096 150 2048 301824 55.751 1386.03 1677.09 3118.92 3118.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 830 0.001024 1024 60 256 17536 0.74544 6.98285 51.2812 59.0511 59.1079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1110 0.001024 4096 235 512 16128 3.2545 21.8388 104.867 130.014 130.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1530 3.2e-05 1024 210 640 569856 47.9849 26.8579 370.746 837.22 1282.97 1283.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1930 0.000512 2048 80 192 37920 3.4857 7.00211 126.699 137.228 137.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1590 0.001024 2048 490 448 15456 1.36566 19.6736 52.4616 73.5436 73.6025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 390 3.2e-05 2048 85 1856 294912 188.317 55.741 731.408 1666.22 2641.91 2642.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1900 0.001024 1024 240 192 18048 0.740256 5.31878 51.308 57.4113 57.4669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1960 3.2e-05 512 320 256 556032 26.5412 13.3443 146.717 418.713 605.507 605.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1310 0.000128 2048 200 1984 139008 17.8593 14.3394 312.736 418.871 763.906 764.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1930 6.4e-05 4096 150 2048 301824 55.7401 1141.45 1679.06 2876.3 2876.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 830 0.001024 1024 60 256 17472 0.74704 6.94867 51.2456 58.9856 59.0416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1110 0.001024 4096 235 512 16000 3.23789 62.505 104.26 170.055 170.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1530 3.2e-05 1024 210 640 571392 47.9806 26.9967 346.665 837.95 1259.77 1259.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1930 0.000512 2048 80 192 37888 3.48582 6.30989 126.377 136.215 136.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1590 0.001024 2048 490 448 15360 1.36163 19.5473 52.237 73.1876 73.2549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 390 3.2e-05 2048 85 1856 294912 189.532 55.8484 633.723 1670.1 2549.42 2549.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1900 0.001024 1024 240 192 17920 0.741344 5.27555 50.1043 56.1656 56.2255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1960 3.2e-05 512 320 256 552960 26.6498 13.3324 157.354 417.662 615.186 615.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1310 0.000128 2048 200 1984 138752 17.87 14.3375 270.17 418.503 720.978 721.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1930 6.4e-05 4096 150 2048 301696 55.767 988.17 1675.47 2719.45 2719.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 830 0.001024 1024 60 256 17408 0.745472 6.92224 51.1731 58.884 58.9414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1110 0.001024 4096 235 512 16200 3.25562 51.2682 104.966 159.545 159.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1530 3.2e-05 1024 210 640 571520 47.9621 26.9496 590.439 838.535 1504.05 1504.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1930 0.000512 2048 80 192 37960 3.48054 17.0742 122.773 143.37 143.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1590 0.001024 2048 490 448 15520 1.36394 16.298 52.4805 70.1845 70.2423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 390 3.2e-05 2048 85 1856 302080 188.382 56.2204 1913.77 1676.92 3835.51 3835.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1900 0.001024 1024 240 192 18120 0.745504 4.29475 51.3306 56.4148 56.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1960 3.2e-05 512 320 256 556800 26.4801 13.3842 196.428 419.371 655.848 656.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1310 0.000128 2048 200 1984 139520 17.9637 14.4092 804.142 419.421 1256.04 1256.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1930 6.4e-05 4096 150 2048 301880 55.7536 2900.97 1698.5 4655.29 4655.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 830 0.001024 1024 60 256 17560 0.745952 5.59718 51.2819 57.6691 57.7274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1110 0.001024 4096 235 512 16160 3.25568 31.9812 104.956 140.247 140.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1530 3.2e-05 1024 210 640 570880 47.8937 26.9204 361.167 838.592 1274.74 1274.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1930 0.000512 2048 80 192 37920 3.4823 10.4734 123.821 137.821 137.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1590 0.001024 2048 490 448 15440 1.36083 9.96534 52.3742 63.7448 63.8034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 390 3.2e-05 2048 85 1856 302080 188.019 56.0755 1167.06 1677.05 3088.42 3088.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1900 0.001024 1024 240 192 18080 0.743424 2.61802 51.3275 54.7331 54.7901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1960 3.2e-05 512 320 256 555520 26.4794 13.3714 179.085 419.4 638.525 638.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1310 0.000128 2048 200 1984 139520 17.8953 14.5469 489.534 419.524 941.601 941.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1930 6.4e-05 4096 150 2048 301840 55.7359 1760.7 1677.61 3494.11 3494.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 830 0.001024 1024 60 256 17520 0.744704 3.43914 51.2837 55.5091 55.5646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1110 0.001024 4096 235 512 16080 3.25293 26.3964 104.747 134.448 134.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1530 3.2e-05 1024 210 640 570240 48.0621 26.9332 392.336 837.797 1305.29 1305.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1930 0.000512 2048 80 192 37800 3.46486 8.64666 123.715 135.87 135.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1590 0.001024 2048 490 448 15360 1.36202 24.7857 52.2659 78.4573 78.5148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 390 3.2e-05 2048 85 1856 299520 188.159 56.07 957.373 1670.38 2872.2 2872.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1900 0.001024 1024 240 192 18000 0.743424 2.19955 51.2779 54.2633 54.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1960 3.2e-05 512 320 256 552960 26.5492 13.3508 171.015 417.716 628.819 628.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1310 0.000128 2048 200 1984 139200 17.9394 14.3564 403.605 419.209 855.209 855.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1930 6.4e-05 4096 150 2048 301800 55.765 1460.24 1677.62 3193.67 3193.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 830 0.001024 1024 60 256 17400 0.744832 2.84214 50.1247 53.7539 53.8096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1110 0.001024 4096 235 512 16000 3.24381 23.1846 104.505 130.984 131.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1530 3.2e-05 1024 210 640 570880 47.8455 26.8882 369.6 838.523 1283.02 1283.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1930 0.000512 2048 80 192 37760 3.4688 7.74496 123.813 135.069 135.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1590 0.001024 2048 490 448 15360 1.36454 28.3423 52.3633 82.1145 82.1718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 390 3.2e-05 2048 85 1856 296960 189.502 56.09 814.084 1676.9 2736.79 2736.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1900 0.001024 1024 240 192 17920 0.741376 1.86346 51.2274 53.874 53.9337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1960 3.2e-05 512 320 256 552960 26.6248 13.3548 192.456 419.806 652.429 652.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1310 0.000128 2048 200 1984 138880 17.8277 14.336 345.249 417.935 795.453 795.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1930 6.4e-05 4096 150 2048 301760 55.7355 1252.72 1677.24 2985.74 2985.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 830 0.001024 1024 60 256 17440 0.745376 2.61965 51.2842 54.6935 54.7515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1110 0.001024 4096 235 512 16000 3.25222 21.2458 104.735 129.288 129.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1530 3.2e-05 1024 210 640 569600 48.1352 26.9385 451.562 837.795 1364.59 1364.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1930 0.000512 2048 80 192 37800 3.48784 7.22138 124.039 134.792 134.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1590 0.001024 2048 490 448 15200 1.35373 26.3202 52.0455 79.7626 79.8195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 390 3.2e-05 2048 85 1856 281600 190.048 55.2105 706.239 1649.67 2601.39 2601.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1900 0.001024 1024 240 192 17800 0.742272 8.30262 50.0623 59.1513 59.2077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1960 3.2e-05 512 320 256 550400 26.498 13.3216 202.39 416.849 659.256 659.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1310 0.000128 2048 200 1984 139200 17.9613 14.3812 316.738 419.364 768.547 768.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1930 6.4e-05 4096 150 2048 301600 55.7382 1144.58 1676.75 2877.11 2877.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 830 0.001024 1024 60 256 17400 0.747648 10.873 51.286 62.9517 63.0102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1110 0.001024 4096 235 512 16176 3.25222 48.7323 104.846 156.883 156.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1530 3.2e-05 1024 210 640 570624 47.9289 26.9189 546.375 837.983 1459.38 1459.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1930 0.000512 2048 80 192 37968 3.47795 15.7158 123.76 142.997 143.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1590 0.001024 2048 490 448 15504 1.36435 15.2561 52.4475 69.1116 69.1687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 390 3.2e-05 2048 85 1856 301056 188.042 56.0319 1763.77 1673.8 3681.87 3682.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1900 0.001024 1024 240 192 18096 0.744128 4.08576 51.3024 56.176 56.2356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1960 3.2e-05 512 320 256 556032 26.3539 13.3588 114.337 418.709 572.942 573.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1310 0.000128 2048 200 1984 139392 17.8919 14.3828 738.315 419.151 1189.84 1189.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1930 6.4e-05 4096 150 2048 301872 55.75 2669.03 1677.16 4401.98 4402.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 830 0.001024 1024 60 256 17568 0.747072 5.284 51.3047 57.3794 57.4373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1110 0.001024 4096 235 512 16128 3.25427 30.7732 104.794 138.877 138.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1530 3.2e-05 1024 210 640 569856 47.8459 27.0032 342.405 836.591 1254.01 1254.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1930 0.000512 2048 80 192 37920 3.48208 10.111 124.72 138.358 138.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1590 0.001024 2048 490 448 15456 1.36701 9.5513 52.419 63.3818 63.4409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 390 3.2e-05 2048 85 1856 294912 188.41 55.724 1076.77 1664.79 2985.92 2986.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1900 0.001024 1024 240 192 18048 0.745248 2.70333 51.2866 54.7784 54.8352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1960 3.2e-05 512 320 256 556032 26.3141 13.3456 75.4201 418.496 533.763 533.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1310 0.000128 2048 200 1984 139008 17.8571 14.3747 459.31 418.553 910.2 910.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1930 6.4e-05 4096 150 2048 301824 55.7694 1671.98 1676.3 3404.09 3404.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 830 0.001024 1024 60 256 17472 0.745568 3.30346 51.2214 55.3155 55.3736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1110 0.001024 4096 235 512 15984 3.24157 26.6465 104.354 134.297 134.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1530 3.2e-05 1024 210 640 569088 48.0457 27.2787 278.677 838.325 1192.49 1192.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1930 0.000512 2048 80 192 37872 3.48774 8.30435 123.787 135.622 135.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1590 0.001024 2048 490 448 15408 1.36874 8.31078 52.4605 62.1865 62.2444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 390 3.2e-05 2048 85 1856 294912 187.241 55.6974 885.179 1657.97 2786.3 2786.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1900 0.001024 1024 240 192 18000 0.743424 2.16502 51.3066 54.2594 54.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1960 3.2e-05 512 320 256 552960 26.4801 13.3366 153.166 417.718 610.888 611.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1310 0.000128 2048 200 1984 139392 17.9051 14.3565 379.31 419.523 831.196 831.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1930 6.4e-05 4096 150 2048 301680 55.7608 1373.3 1678.07 3107.2 3107.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 830 0.001024 1024 60 256 17424 0.744096 2.90054 51.2427 54.9326 54.9896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1110 0.001024 4096 235 512 15936 3.23994 22.5055 104.259 130.056 130.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1530 3.2e-05 1024 210 640 568320 48.0506 26.9091 247.328 836.57 1159.02 1159.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1930 0.000512 2048 80 192 37824 3.47997 7.42816 123.653 134.606 134.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1590 0.001024 2048 490 448 15360 1.36806 7.42454 52.4108 61.2462 61.3042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 390 3.2e-05 2048 85 1856 282624 189.522 55.142 753.779 1648.26 2646.92 2647.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1900 0.001024 1024 240 192 17856 0.739712 2.08618 50.1029 52.9726 53.0287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1960 3.2e-05 512 320 256 552960 26.2994 13.2806 147.869 416.331 603.966 604.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1310 0.000128 2048 200 1984 139008 17.8756 14.3421 336.865 418.73 787.914 788.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1930 6.4e-05 4096 150 2048 301632 55.7518 1217.62 1675.6 2949.03 2949.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 830 0.001024 1024 60 256 17280 0.742944 2.51866 50.0349 53.3408 53.3986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1110 0.001024 4096 235 512 15840 3.23398 19.7816 104.086 127.156 127.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1530 3.2e-05 1024 210 640 568320 47.9233 26.8473 318.762 835.353 1229.05 1229.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1930 0.000512 2048 80 192 37680 3.46915 6.29978 123.523 133.335 133.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1590 0.001024 2048 490 448 15120 1.35446 24.5964 51.9396 77.933 77.9903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 390 3.2e-05 2048 85 1856 291840 186.909 55.1061 683.82 1649.81 2575.86 2576.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1900 0.001024 1024 240 192 17760 0.739328 1.8575 50.0633 52.7012 52.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1960 3.2e-05 512 320 256 552960 26.5104 13.342 151.627 417.747 609.414 609.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1310 0.000128 2048 200 1984 138240 17.8912 14.3524 293.644 418.195 744.184 744.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1930 6.4e-05 4096 150 2048 301680 55.7633 1072.83 1677.42 2806.06 2806.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 830 0.001024 1024 60 256 17280 0.740736 2.33219 50.1172 53.2328 53.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1110 0.001024 4096 235 512 16184 3.25472 45.1172 104.832 153.257 153.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1530 3.2e-05 1024 210 640 570752 48.0527 26.9549 510.334 837.365 1422.87 1423.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1930 0.000512 2048 80 192 37912 3.47366 14.8623 124.58 142.96 143.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1590 0.001024 2048 490 448 15512 1.36397 14.363 52.4394 68.2086 68.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 390 3.2e-05 2048 85 1856 301056 188.39 56.156 1653.63 1672.59 3570.99 3571.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1900 0.001024 1024 240 192 18088 0.746784 3.88877 51.2813 55.9602 56.0179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1960 3.2e-05 512 320 256 555520 26.4665 13.3776 109.502 418.262 567.795 567.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1310 0.000128 2048 200 1984 139552 17.966 14.3701 694.649 418.876 1145.97 1146.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1930 6.4e-05 4096 150 2048 301840 55.741 2508.01 1675.43 4239.23 4239.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 830 0.001024 1024 60 256 17528 0.745472 4.93363 51.2385 56.9604 57.0163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1110 0.001024 4096 235 512 16128 3.25155 29.525 104.856 137.687 137.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1530 3.2e-05 1024 210 640 569856 47.9246 26.8943 324.53 836.469 1235.98 1236.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1930 0.000512 2048 80 192 37856 3.47475 9.40675 124.574 137.497 137.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1590 0.001024 2048 490 448 15456 1.36739 9.49661 52.454 63.361 63.4184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 390 3.2e-05 2048 85 1856 301056 187.968 56.1784 1047.42 1672.8 2964.59 2964.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1900 0.001024 1024 240 192 18032 0.741344 2.63373 51.2854 54.7034 54.7598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1960 3.2e-05 512 320 256 555520 26.4146 13.3628 71.0337 418.337 529.324 529.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1310 0.000128 2048 200 1984 139328 17.8731 14.3643 438.827 418.531 889.695 889.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1930 6.4e-05 4096 150 2048 301728 55.7484 1597.72 1675.59 3329.1 3329.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 830 0.001024 1024 60 256 17472 0.743424 3.32771 51.2425 55.3556 55.4145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1110 0.001024 4096 235 512 15960 3.23472 26.0254 104.334 133.648 133.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1530 3.2e-05 1024 210 640 569856 48.0458 26.921 275.167 837.142 1187.44 1187.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1930 0.000512 2048 80 192 37800 3.47341 7.98166 123.597 135.095 135.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1590 0.001024 2048 490 448 15288 1.36192 8.03139 52.1954 61.6304 61.6882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 390 3.2e-05 2048 85 1856 301056 188.185 56.097 888.927 1674.16 2807.59 2807.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1900 0.001024 1024 240 192 17976 0.744032 2.07363 51.3039 54.163 54.2228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1960 3.2e-05 512 320 256 553728 26.5504 13.383 60.0279 418.671 518.813 518.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1310 0.000128 2048 200 1984 139104 17.9231 14.3913 371.799 418.98 823.195 823.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1930 6.4e-05 4096 150 2048 301728 55.7517 1351.15 1678.87 3085.81 3085.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 830 0.001024 1024 60 256 17304 0.741632 2.89997 50.0521 53.7388 53.7969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1110 0.001024 4096 235 512 15904 3.23379 23.0033 104.26 130.55 130.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1530 3.2e-05 1024 210 640 569856 47.885 26.8916 242.647 836.627 1154.21 1154.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1930 0.000512 2048 80 192 37632 3.46317 7.424 124.284 135.213 135.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1590 0.001024 2048 490 448 15232 1.35782 6.6089 52.1523 60.1615 60.2173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 390 3.2e-05 2048 85 1856 286720 189.024 55.2427 744.15 1653.88 2642.52 2642.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1900 0.001024 1024 240 192 17920 0.745088 1.94016 51.2836 54.0112 54.0675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1960 3.2e-05 512 320 256 551936 26.6011 13.3427 53.0796 418.424 511.631 511.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1310 0.000128 2048 200 1984 138880 17.8632 14.3293 325.603 418.83 776.728 776.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1930 6.4e-05 4096 150 2048 301504 55.7402 1183.46 1674.99 2914.23 2914.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 830 0.001024 1024 60 256 17248 0.74192 2.44512 50.036 53.2654 53.3227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1110 0.001024 4096 235 512 15960 3.2521 19.8758 104.949 128.127 128.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1530 3.2e-05 1024 210 640 568960 47.9924 26.8983 215.377 836.2 1126.63 1126.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1930 0.000512 2048 80 192 37520 3.4607 6.14458 124.145 133.793 133.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1590 0.001024 2048 490 448 15120 1.35642 6.28531 52.0487 59.7348 59.7915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 390 3.2e-05 2048 85 1856 286720 186.763 54.7566 659.412 1636.2 2537.34 2537.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1900 0.001024 1024 240 192 17640 0.736288 1.63021 49.9506 52.3601 52.4181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1960 3.2e-05 512 320 256 546560 26.5837 13.241 135.96 415.202 591.169 591.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1310 0.000128 2048 200 1984 138880 17.961 14.4001 289.417 418.728 740.613 740.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1930 6.4e-05 4096 150 2048 301560 55.7527 1050.43 1677 2783.24 2783.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 830 0.001024 1024 60 256 17080 0.736992 2.18259 49.9077 52.8692 52.9279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1110 0.001024 4096 235 512 16128 3.24403 46.0292 104.575 153.901 153.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1530 3.2e-05 1024 210 640 571392 47.8259 26.8836 508.124 837.551 1420.55 1420.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1930 0.000512 2048 80 192 37952 3.47923 15.0221 125.836 144.378 144.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1590 0.001024 2048 490 448 15488 1.36512 13.9836 52.3958 67.7863 67.8446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 390 3.2e-05 2048 85 1856 299008 188.298 56.1616 1623.46 1669.78 3537.91 3538.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1900 0.001024 1024 240 192 18048 0.743616 3.82003 51.2347 55.8428 55.9002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1960 3.2e-05 512 320 256 557056 26.3603 13.3612 109.778 419.117 568.801 568.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1310 0.000128 2048 200 1984 139520 17.9008 14.3591 685.028 418.986 1136.38 1136.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1930 6.4e-05 4096 150 2048 301824 55.7322 2488.51 1675.52 4219.81 4219.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 830 0.001024 1024 60 256 17536 0.744576 5.00531 53.5715 59.365 59.4221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1110 0.001024 4096 235 512 16000 3.23952 31.3188 104.261 138.872 138.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1530 3.2e-05 1024 210 640 571392 47.8468 26.8844 341.468 837.837 1254.2 1254.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1930 0.000512 2048 80 192 37888 3.48774 10.4639 123.759 137.753 137.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1590 0.001024 2048 490 448 15360 1.36045 9.80301 52.2343 63.4424 63.5028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 390 3.2e-05 2048 85 1856 294912 189.451 56.0312 1070.73 1670.06 2986.5 2986.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1900 0.001024 1024 240 192 17920 0.739904 2.69008 50.0996 53.5725 53.6289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1960 3.2e-05 512 320 256 552960 26.4392 13.3284 72.9936 417.65 530.598 530.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1310 0.000128 2048 200 1984 138752 17.8696 14.334 454.137 417.878 904.323 904.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1930 6.4e-05 4096 150 2048 301696 55.7507 1677.9 1676.72 3410.42 3410.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 830 0.001024 1024 60 256 17408 0.744416 3.13978 51.1767 55.1074 55.1664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1110 0.001024 4096 235 512 15936 3.23942 26.3782 104.279 133.949 134.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1530 3.2e-05 1024 210 640 568320 48.0597 26.8723 281.585 836.706 1193.38 1193.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1930 0.000512 2048 80 192 37824 3.48234 8.41776 123.671 135.613 135.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1590 0.001024 2048 490 448 15360 1.36458 8.4271 52.4215 62.2556 62.3115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 390 3.2e-05 2048 85 1856 282624 189.561 55.13 851.166 1648.56 2744.63 2744.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1900 0.001024 1024 240 192 17856 0.740992 2.35382 50.1054 53.2427 53.2973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1960 3.2e-05 512 320 256 552960 26.2051 13.2771 60.8589 416.391 516.914 517.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1310 0.000128 2048 200 1984 139008 17.8748 14.3387 377.404 418.813 828.529 828.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1930 6.4e-05 4096 150 2048 301632 55.7501 1391.08 1675.75 3122.63 3122.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 830 0.001024 1024 60 256 17280 0.741376 2.85968 50.0377 53.6821 53.7368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1110 0.001024 4096 235 512 15872 3.24202 25.4095 104.356 133.066 133.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1530 3.2e-05 1024 210 640 569344 47.7781 26.8308 260.179 836.07 1171.03 1171.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1930 0.000512 2048 80 192 37632 3.45882 8.0495 123.302 134.854 134.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1590 0.001024 2048 490 448 15104 1.35168 7.93597 51.9457 61.276 61.3359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 390 3.2e-05 2048 85 1856 294912 189.647 55.8983 816.978 1672.18 2734.93 2735.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1900 0.001024 1024 240 192 17664 0.735968 2.2735 49.9581 53.0128 53.0731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1960 3.2e-05 512 320 256 548864 26.6998 13.3263 55.2268 418.14 513.577 513.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1310 0.000128 2048 200 1984 138240 17.889 14.3338 344.428 418.613 795.37 795.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1930 6.4e-05 4096 150 2048 301568 55.7577 1279.56 1677.25 3012.62 3012.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 830 0.001024 1024 60 256 17152 0.739616 2.37568 49.9759 53.1342 53.1922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1110 0.001024 4096 235 512 15680 3.2167 22.2556 103.567 129.093 129.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1530 3.2e-05 1024 210 640 568320 48.1221 27.7053 239.743 838.093 1153.84 1153.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1930 0.000512 2048 80 192 37440 3.448 7.92595 124.143 135.561 135.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1590 0.001024 2048 490 448 15040 1.35213 6.66451 51.8918 59.9516 60.0084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 390 3.2e-05 2048 85 1856 286720 188.383 55.2732 730.071 1648.59 2622.53 2622.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1900 0.001024 1024 240 192 17600 0.7352 2.04784 49.932 52.7578 52.8142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1960 3.2e-05 512 320 256 552960 26.6263 13.3586 51.9946 419.146 511.31 511.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1310 0.000128 2048 200 1984 138240 17.8158 14.3027 317.221 416.926 766.37 766.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1930 6.4e-05 4096 150 2048 301440 55.7388 1177.13 1675.08 2908 2908.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 830 0.001024 1024 60 256 17280 0.744224 2.62528 51.2563 54.6702 54.7246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1110 0.001024 4096 235 512 15744 3.24035 21.4858 104.344 129.122 129.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1530 3.2e-05 1024 210 640 565248 47.8271 26.7439 226.234 833.414 1134.38 1134.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1930 0.000512 2048 80 192 37632 3.4857 7.52346 123.402 134.452 134.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1590 0.001024 2048 490 448 14976 1.3521 7.34618 51.9403 60.6809 60.7391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 390 3.2e-05 2048 85 1856 270336 193.109 55.1002 653.463 1650.22 2552.1 2552.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1900 0.001024 1024 240 192 17664 0.742176 2.18899 50.1282 53.1005 53.1584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1960 3.2e-05 512 320 256 540672 26.5927 13.1349 124.511 412.698 577.127 577.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1310 0.000128 2048 200 1984 138240 17.8601 14.3483 300.049 417.546 749.907 749.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1930 6.4e-05 4096 150 2048 301440 55.7425 1115 1678.07 2848.88 2848.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 830 0.001024 1024 60 256 16896 0.735232 2.33773 49.7985 52.916 52.9699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1110 0.001024 4096 235 512 16224 3.2561 66.7933 104.952 175.054 175.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1530 3.2e-05 1024 210 640 564224 48.901 26.9236 768.847 838.762 1683.61 1683.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1930 0.000512 2048 80 256 37648 3.49213 26.0647 125.571 155.171 155.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1590 0.001024 2048 490 512 15008 1.37034 21.4654 52.559 75.4401 75.5088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 390 3.2e-05 2048 85 1920 286720 193.127 56.1638 2245.99 1676.71 4172.22 4172.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1900 0.001024 1024 240 256 17680 0.743616 6.80387 51.3165 58.907 58.9648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1960 3.2e-05 512 320 256 557056 26.6131 13.3716 169.691 419.376 629.253 629.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1310 0.000128 2048 200 2048 138560 17.9424 14.3544 609.532 419.482 1061.42 1061.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1930 6.4e-05 4096 150 2048 301920 55.7513 3999.33 1680.58 5735.71 5735.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 830 0.001024 1024 60 256 17616 0.74784 6.7897 51.3271 58.9095 58.9684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1110 0.001024 4096 235 512 16192 3.25315 41.9103 104.879 150.099 150.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1530 3.2e-05 1024 210 640 563712 48.4557 26.8793 531.13 838.551 1445.17 1445.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1930 0.000512 2048 80 256 37632 3.49376 18.9006 124.005 146.444 146.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1590 0.001024 2048 490 512 14976 1.36819 23.3165 52.5156 77.2443 77.2997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 390 3.2e-05 2048 85 1920 286720 192.421 56.2375 1554.64 1676.94 3480.46 3480.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1900 0.001024 1024 240 256 17664 0.743872 4.84838 51.3195 56.9558 57.0117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1960 3.2e-05 512 320 256 557056 26.5213 13.3513 147.239 419.367 606.663 606.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1310 0.000128 2048 200 2048 138496 17.8867 14.4183 680.856 419.411 1132.67 1132.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1930 6.4e-05 4096 150 2048 301888 55.7602 2398.11 1677.63 4131.55 4131.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 830 0.001024 1024 60 256 17600 0.747552 4.8535 51.3272 56.9699 57.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1110 0.001024 4096 235 512 16128 3.24246 29.0829 104.678 137.056 137.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1530 3.2e-05 1024 210 640 563200 48.5526 26.8823 380.825 838.374 1294.79 1294.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1930 0.000512 2048 80 256 37568 3.47238 12.607 124.992 141.114 141.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1590 0.001024 2048 490 512 14912 1.36029 22.9724 52.4104 76.7868 76.8446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 390 3.2e-05 2048 85 1920 282624 192.906 55.9898 992.122 1671.1 2912.33 2912.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1900 0.001024 1024 240 256 17600 0.743424 3.27475 51.2733 55.3339 55.3919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1960 3.2e-05 512 320 256 557056 26.5541 13.3608 153.753 419.282 613.138 613.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1310 0.000128 2048 200 2048 138496 17.9081 14.3376 440.666 419.388 892.398 892.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1930 6.4e-05 4096 150 2048 301824 55.7463 1551.03 1677.03 3283.86 3283.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 830 0.001024 1024 60 256 17536 0.745216 3.31984 51.2803 55.3903 55.4496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1110 0.001024 4096 235 512 16128 3.2529 24.0452 104.872 132.224 132.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1530 3.2e-05 1024 210 640 562176 48.5577 26.8616 341.597 837.239 1254.42 1254.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1930 0.000512 2048 80 256 37536 3.47792 10.197 123.819 137.536 137.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1590 0.001024 2048 490 512 14880 1.36192 22.994 52.4263 76.825 76.8839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 390 3.2e-05 2048 85 1920 282624 191.72 55.6365 805.796 1666.1 2719.48 2719.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1900 0.001024 1024 240 256 17568 0.745472 2.67434 51.2748 54.7351 54.7954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1960 3.2e-05 512 320 256 556032 26.4849 13.3478 152.174 418.781 610.977 611.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1310 0.000128 2048 200 2048 138240 17.8796 14.3401 357.583 418.882 808.788 808.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1930 6.4e-05 4096 150 2048 301824 55.7405 1268.73 1677.6 3002.12 3002.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 830 0.001024 1024 60 256 17472 0.742016 7.62922 51.2413 59.6573 59.7135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1110 0.001024 4096 235 512 16000 3.23594 22.7492 104.352 130.391 130.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1530 3.2e-05 1024 210 640 563200 48.5853 26.8814 372.606 838.635 1286.88 1287.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1930 0.000512 2048 80 256 37504 3.47734 9.12269 124.905 137.548 137.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1590 0.001024 2048 490 512 14848 1.35987 22.9786 52.4241 76.8049 76.8619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 390 3.2e-05 2048 85 1920 278528 194.451 55.8717 708.425 1671.66 2630.62 2630.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1900 0.001024 1024 240 256 17536 0.742944 7.56877 51.2778 59.6311 59.6897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1960 3.2e-05 512 320 256 552960 26.5967 13.3291 149.804 418.048 607.97 608.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1310 0.000128 2048 200 2048 137728 17.8832 14.336 318.875 418.276 769.469 769.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1930 6.4e-05 4096 150 2048 301696 55.7508 1132.6 1678.49 2866.88 2866.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 830 0.001024 1024 60 256 17408 0.747296 7.54064 51.1959 59.5259 59.5826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1110 0.001024 4096 235 512 16000 3.25261 19.5092 104.412 127.226 127.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1530 3.2e-05 1024 210 640 563200 48.5203 26.8885 364.355 837.774 1277.7 1277.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1930 0.000512 2048 80 256 37440 3.48282 8.15898 125.196 136.878 136.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1590 0.001024 2048 490 512 14720 1.35786 22.8598 52.1139 76.3752 76.4317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 390 3.2e-05 2048 85 1920 286720 192.273 55.9841 670.925 1675.82 2595.22 2595.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1900 0.001024 1024 240 256 17440 0.744032 7.55712 51.1603 59.506 59.5651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1960 3.2e-05 512 320 256 552960 26.7409 13.3531 150.153 418.991 609.43 609.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1310 0.000128 2048 200 2048 137600 17.8578 14.3322 292.494 417.565 742.352 742.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1930 6.4e-05 4096 150 2048 301760 55.7435 1035.53 1677.4 2768.72 2768.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 830 0.001024 1024 60 256 17440 0.745472 7.71482 51.2598 59.7622 59.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1110 0.001024 4096 235 512 15936 3.24224 18.2987 104.345 125.938 125.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1530 3.2e-05 1024 210 640 562176 48.6764 26.8637 347.775 837.277 1260.75 1260.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1930 0.000512 2048 80 256 37440 3.4775 7.71613 125.156 136.391 136.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1590 0.001024 2048 490 512 14784 1.36541 22.778 52.4227 76.6088 76.6654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 390 3.2e-05 2048 85 1920 270336 192.953 55.0157 586.078 1649.69 2483.95 2484.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1900 0.001024 1024 240 256 17472 0.74752 7.57043 51.2718 59.6336 59.6909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1960 3.2e-05 512 320 256 552960 26.3876 13.2801 149.932 416.685 606.472 606.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1310 0.000128 2048 200 2048 138240 17.9023 14.4452 271.099 419.095 722.646 722.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1930 6.4e-05 4096 150 2048 301632 55.7572 956.772 1676.89 2689.46 2689.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 830 0.001024 1024 60 256 17280 0.74304 7.56726 50.0552 58.4076 58.4644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1110 0.001024 4096 235 512 15904 3.23808 62.9002 104.271 170.463 170.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1530 3.2e-05 1024 210 640 562688 48.5277 26.8681 341.205 836.73 1253.5 1253.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1930 0.000512 2048 80 256 37408 3.47251 7.0759 125.305 135.895 135.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1590 0.001024 2048 490 512 14784 1.36941 22.897 52.4714 76.7798 76.8434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 390 3.2e-05 2048 85 1920 272384 193.171 55.2878 557.907 1654.23 2460.81 2460.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1900 0.001024 1024 240 256 17472 0.74752 7.56461 51.2996 59.6539 59.7132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1960 3.2e-05 512 320 256 551936 26.7584 13.3464 163.168 418.479 621.943 622.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1310 0.000128 2048 200 2048 137984 17.8736 14.3302 254.948 418.89 706.146 706.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1930 6.4e-05 4096 150 2048 301504 55.7471 898.877 1675.42 2630.09 2630.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 830 0.001024 1024 60 256 17248 0.74176 7.56739 50.0368 58.3887 58.4462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1110 0.001024 4096 235 512 15872 3.24198 64.2458 104.256 171.798 171.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1530 3.2e-05 1024 210 640 561152 48.5307 26.8227 330.2 835.358 1241.09 1241.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1930 0.000512 2048 80 256 37376 3.47955 7.63213 125.676 136.831 136.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1590 0.001024 2048 490 512 14592 1.35373 22.5567 52.0318 75.9857 76.0525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 390 3.2e-05 2048 85 1920 278528 194.547 55.9104 538.172 1670.43 2459.27 2459.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1900 0.001024 1024 240 256 17408 0.744576 7.45267 51.2547 59.4946 59.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1960 3.2e-05 512 320 256 548864 26.84 13.3325 161.741 417.751 619.856 620.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1310 0.000128 2048 200 2048 137216 17.9322 14.3474 241.213 418.225 691.824 691.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1930 6.4e-05 4096 150 2048 301568 55.7466 857.551 1675.48 2588.83 2588.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 830 0.001024 1024 60 256 17152 0.737248 7.59808 49.9545 58.335 58.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1110 0.001024 4096 235 540 15680 3.24461 64.9626 104.041 172.305 172.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1530 3.2e-05 1024 210 660 566272 48.5459 26.8677 760.303 836.748 1672.62 1672.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1930 0.000512 2048 80 180 37856 3.48874 19.1733 126.15 148.856 148.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1590 0.001024 2048 490 420 15456 1.35782 19.3065 52.1087 72.8163 72.8842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 390 3.2e-05 2048 85 1860 301056 185.421 55.3943 1907.78 1654.14 3802.96 3803.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1900 0.001024 1024 240 180 17920 0.742688 5.21232 51.1696 57.1685 57.2292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1960 3.2e-05 512 320 240 559104 26.3781 13.3383 155.196 418.673 613.777 613.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1310 0.000128 2048 200 1980 138880 17.8532 14.3344 230.117 418.899 681.31 681.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1930 6.4e-05 4096 150 2100 301280 55.7125 3996.74 1676.99 5729.49 5729.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 830 0.001024 1024 60 240 17472 0.743584 6.77674 51.2339 58.7969 58.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1110 0.001024 4096 235 512 15904 3.23741 61.294 104.273 168.859 168.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1530 3.2e-05 1024 210 640 569856 48.2846 26.8687 730.859 836.736 1642.92 1643.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1930 0.000512 2048 80 192 37632 3.45763 19.6383 125.059 148.199 148.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1590 0.001024 2048 490 448 15232 1.3584 19.4028 52.1625 72.9676 73.0343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 390 3.2e-05 2048 85 1856 286720 189.601 55.3092 1747.72 1654.27 3647.12 3647.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1900 0.001024 1024 240 192 17920 0.744672 5.30432 51.2886 57.3844 57.4423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1960 3.2e-05 512 320 256 551936 26.8208 13.3407 158.478 418.594 617.428 617.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1310 0.000128 2048 200 1984 138880 17.8727 14.4325 224.963 418.882 676.255 676.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1930 6.4e-05 4096 150 2048 301504 55.7404 3823.67 1678.76 5558.21 5558.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 830 0.001024 1024 60 256 17248 0.7448 6.86285 50.0368 57.6898 57.7536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1110 0.001024 4096 235 500 15960 3.25347 61.0074 104.463 168.774 168.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1530 3.2e-05 1024 210 650 568960 48.4244 26.8956 767.617 835.615 1678.72 1678.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1930 0.000512 2048 80 150 37800 3.46374 16.6235 125.805 145.935 145.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1590 0.001024 2048 490 400 15680 1.36637 18.516 52.3832 72.3082 72.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 390 3.2e-05 2048 85 1850 286720 187.47 55.0246 1823.8 1635.03 3701.54 3701.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1900 0.001024 1024 240 200 17640 0.73984 5.71674 50.0105 56.5113 56.5699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1960 3.2e-05 512 320 250 546560 26.6844 13.2444 152.725 415.298 608.141 608.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1310 0.000128 2048 200 2000 138880 17.9615 14.3626 231.259 418.424 682.104 682.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1930 6.4e-05 4096 150 2050 301560 55.7578 3942.58 1675.85 5674.24 5674.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 830 0.001024 1024 60 200 17640 0.745312 5.74064 50.0859 56.615 56.6745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1110 0.001024 4096 235 528 15680 3.2408 63.026 104.007 170.328 170.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1530 3.2e-05 1024 210 624 568960 48.3916 26.8962 752.827 836.285 1664.56 1664.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1930 0.000512 2048 80 144 37800 3.46326 16.0211 124.557 144.085 144.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1590 0.001024 2048 490 432 15400 1.36192 19.5953 52.4293 73.4285 73.4978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 390 3.2e-05 2048 85 1872 286720 187.301 54.8659 1842.17 1636.36 3720.92 3721.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1900 0.001024 1024 240 192 17640 0.73728 5.46371 49.9569 56.1999 56.2618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1960 3.2e-05 512 320 240 555520 26.1388 13.2485 150.53 415.399 605.51 605.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1310 0.000128 2048 200 2016 138880 17.955 14.3626 232.423 418.773 683.619 683.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1930 6.4e-05 4096 150 2064 301560 55.7568 3868.83 1677.75 5602.38 5602.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 830 0.001024 1024 60 240 17360 0.745248 6.72563 50.1278 57.6426 57.6994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1110 0.001024 4096 235 512 16000 3.23891 62.3024 104.272 169.866 169.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1530 3.2e-05 1024 210 640 573440 48.1897 26.8841 747.711 837.984 1660.94 1661.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1930 0.000512 2048 80 160 38016 3.4816 17.0705 125.639 146.234 146.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1590 0.001024 2048 490 416 15616 1.36435 18.4666 52.1794 72.0509 72.1184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 390 3.2e-05 2048 85 1856 311296 185.341 55.9232 1952.54 1670.44 3864.47 3864.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1900 0.001024 1024 240 192 17920 0.743616 5.52755 50.1125 56.4281 56.4883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1960 3.2e-05 512 320 224 561152 26.2254 13.3263 139.596 417.859 597.199 597.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1310 0.000128 2048 200 1984 139264 17.8581 14.3606 264.103 417.942 714.367 714.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1930 6.4e-05 4096 150 2048 301696 55.7567 3840.3 1675.72 5571.82 5571.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 830 0.001024 1024 60 224 17664 0.74544 6.32445 51.2026 58.3155 58.3741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1110 0.001024 4096 235 512 15360 3.19078 81.5109 102.79 187.543 187.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1530 3.2e-05 1024 210 640 568320 47.8906 28.7457 988.026 835.527 1900.36 1900.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1930 0.000512 2048 80 160 37440 3.4607 26.1387 123.589 153.233 153.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1590 0.001024 2048 490 416 15360 1.36906 28.0082 52.4654 81.8861 81.9486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 390 3.2e-05 2048 85 1856 276480 191.169 55.1067 2520.94 1650.28 4417.71 4417.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1900 0.001024 1024 240 192 17280 0.729088 8.28214 49.7426 58.7967 58.8532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1960 3.2e-05 512 320 224 552960 25.7091 13.1337 187.972 412.714 639.719 639.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1310 0.000128 2048 200 1984 138240 17.8703 14.3401 398.96 418.79 850.063 850.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1930 6.4e-05 4096 150 2048 301440 55.7443 1453.88 1680.66 3190.33 3190.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 830 0.001024 1024 60 224 17280 0.743072 9.55597 50.1262 60.4664 60.523
