//===-- Comet2InstrInfo.cpp - COMET-II Instruction Information --*- C++ -*-===//
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
//
// This file contains the COMET-II implementation of the TargetInstrInfo class.
//
//===----------------------------------------------------------------------===//

#include "Comet2InstrInfo.h"
#include "Comet2.h"
#include "Comet2Subtarget.h"
#include "Comet2TargetMachine.h"
#include "MCTargetDesc/Comet2MCTargetDesc.h"
#include "llvm/ADT/STLExtras.h"
#include "llvm/ADT/SmallVector.h"
#include "llvm/CodeGen/MachineFunctionPass.h"
#include "llvm/CodeGen/MachineInstrBuilder.h"
#include "llvm/CodeGen/MachineRegisterInfo.h"
#include "llvm/CodeGen/RegisterScavenging.h"
#include "llvm/Support/Debug.h"
#include "llvm/Support/ErrorHandling.h"
#include "llvm/Support/TargetRegistry.h"

#define DEBUG_TYPE "comet2-instrinfo"

#define GET_INSTRINFO_CTOR_DTOR
#include "Comet2GenInstrInfo.inc"

using namespace llvm;

Comet2InstrInfo::Comet2InstrInfo()
    : Comet2GenInstrInfo(Comet2::ADJCALLSTACKDOWN, Comet2::ADJCALLSTACKUP) {}

unsigned Comet2InstrInfo::isLoadFromStackSlot(const MachineInstr &MI,
                                              int &FrameIndex) const {

  LLVM_DEBUG(dbgs() << "### isLoadFromStackSlot " << MI << "\n");

  switch (MI.getOpcode()) {
  default:
    return 0;
  case Comet2::LD:
    break;
  }

  if (MI.getOperand(1).isFI() && MI.getOperand(2).isImm() &&
      MI.getOperand(2).getImm() == 0) {
    FrameIndex = MI.getOperand(1).getIndex();
    return MI.getOperand(0).getReg();
  }

  return 0;
}

unsigned Comet2InstrInfo::isStoreToStackSlot(const MachineInstr &MI,
                                             int &FrameIndex) const {

  LLVM_DEBUG(dbgs() << "### isStoreToStackSlot " << MI << "\n");

  switch (MI.getOpcode()) {
  default:
    return 0;
  case Comet2::ST:
    break;
  }

  if (MI.getOperand(0).isFI() && MI.getOperand(1).isImm() &&
      MI.getOperand(1).getImm() == 0) {
    FrameIndex = MI.getOperand(0).getIndex();
    return MI.getOperand(2).getReg();
  }

  return 0;
}

void Comet2InstrInfo::copyPhysReg(MachineBasicBlock &MBB,
                                  MachineBasicBlock::iterator MBBI,
                                  const DebugLoc &DL, MCRegister DstReg,
                                  MCRegister SrcReg, bool KillSrc) const {
  BuildMI(MBB, MBBI, DL, get(Comet2::LDREG))
      .addReg(DstReg, RegState::Define)
      .addReg(SrcReg, getKillRegState(KillSrc));
}

void Comet2InstrInfo::storeRegToStackSlot(MachineBasicBlock &MBB,
                                          MachineBasicBlock::iterator I,
                                          unsigned SrcReg, bool IsKill, int FI,
                                          const TargetRegisterClass *RC,
                                          const TargetRegisterInfo *TRI) const {
  DebugLoc DL;
  if (I != MBB.end())
    DL = I->getDebugLoc();

  BuildMI(MBB, I, DL, get(Comet2::ST))
      .addReg(SrcReg, getKillRegState(IsKill))
      .addFrameIndex(FI)
      .addImm(0);
}

void Comet2InstrInfo::loadRegFromStackSlot(MachineBasicBlock &MBB,
                                           MachineBasicBlock::iterator I,
                                           unsigned DstReg, int FI,
                                           const TargetRegisterClass *RC,
                                           const TargetRegisterInfo *TRI) const {
  DebugLoc DL;
  if (I != MBB.end())
    DL = I->getDebugLoc();

  BuildMI(MBB, I, DL, get(Comet2::LD), DstReg)
      .addFrameIndex(FI)
      .addImm(0);
}

// NOTE llvm/include/llvm/CodeGen/TargetInstrInfo.h
bool Comet2InstrInfo::analyzeBranch(MachineBasicBlock &MBB,
                                    MachineBasicBlock *&TBB,
                                    MachineBasicBlock *&FBB,
                                    SmallVectorImpl<MachineOperand> &Cond,
                                    bool AllowModify) const {
  LLVM_DEBUG(dbgs() << "### analyzeBranch " << MBB << "\n");
  // 分岐関係で独自の処理を追加する場合はここに記述する
  // removeBranch insertBranch はこの関数が成功したとき(falseを返したとき?)に呼び出される
  // 未実装の場合はtrueを返す
  return true;
}

MachineBasicBlock *
Comet2InstrInfo::getBranchDestBlock(const MachineInstr &MI) const {
  LLVM_DEBUG(dbgs() << "### getBranchDestBlock " << MI << "\n");
  // TODO brを使ったコードをコンパイルしても呼び出されない
  assert(MI.getDesc().isBranch() && "Unexpected opcode!");
  // Comet2では分岐先は常に最後のオペランドに格納している
  int NumOp = MI.getNumExplicitOperands();
  return MI.getOperand(NumOp - 1).getMBB();
}

bool Comet2InstrInfo::isBranchOffsetInRange(unsigned BranchOp,
                                           int64_t BrOffset) const {
  LLVM_DEBUG(dbgs() << "### isBranchOffsetInRange " << BranchOp << "\n");
  // TODO brを使ったコードをコンパイルしても呼び出されない
  // ジャンプ可能な範囲内なら真を返す
  return isIntN(16, BrOffset);  // BrOffsetを符号付き16bitで表現できる場合、真
}

void Comet2InstrInfo::expandPseudoJLEp(MachineBasicBlock &MBB, MachineInstr &MI) const {
  // >=の疑似命令
  // == と > の比較を行う
  auto dest = MI.getOperand(0).getMBB();
  BuildMI(MBB, MI, MI.getDebugLoc(), get(Comet2::JZE))
      .addMBB(dest);
  BuildMI(MBB, MI, MI.getDebugLoc(), get(Comet2::JPL))
      .addMBB(dest);
}

void Comet2InstrInfo::expandPseudoJGEp(MachineBasicBlock &MBB, MachineInstr &MI) const {
  // <=の疑似命令
  // == と < の比較を行う
  auto dest = MI.getOperand(0).getMBB();
  BuildMI(MBB, MI, MI.getDebugLoc(), get(Comet2::JZE))
      .addMBB(dest);
  BuildMI(MBB, MI, MI.getDebugLoc(), get(Comet2::JMI))
      .addMBB(dest);
}

// Pseudo生成後の処理
bool Comet2InstrInfo::expandPostRAPseudo(MachineInstr &MI) const {
  LLVM_DEBUG(dbgs() << "### expandPostRAPseudo " << MI << "\n");

  auto &MBB = *MI.getParent();
  unsigned Opcode = MI.getOpcode();
  switch (Opcode) {
  default:
    return false;

  case Comet2::JLEp:
    expandPseudoJLEp(MBB, MI);
    break;
  case Comet2::JGEp:
    expandPseudoJGEp(MBB, MI);
    break;
  }

  MBB.erase(MI.getIterator());
  return true;
}

unsigned Comet2InstrInfo::getInstSizeInBytes(const MachineInstr &MI) const {
  unsigned Opcode = MI.getOpcode();

  switch (Opcode) {
  case Comet2::ADDAREG:
  case Comet2::SUBAREG:
  case Comet2::ANDREG:
  case Comet2::ORREG:
  case Comet2::XORREG:
  case Comet2::LDREG:
    return 1;
  default:
    return 2;
  }
}
