# trigger_delay_rtl_ip
RTL IP in VHDL for triggers delaying 
