	{ "ixSEQ00", REG_SMC, 0x0, &ixSEQ00[0], sizeof(ixSEQ00)/sizeof(ixSEQ00[0]), 0, 0 },
	{ "ixATTR00", REG_SMC, 0x0, &ixATTR00[0], sizeof(ixATTR00)/sizeof(ixATTR00[0]), 0, 0 },
	{ "ixFMT_DEBUG_ID", REG_SMC, 0x0, &ixFMT_DEBUG_ID[0], sizeof(ixFMT_DEBUG_ID)/sizeof(ixFMT_DEBUG_ID[0]), 0, 0 },
	{ "ixDCIO_DEBUG_ID", REG_SMC, 0x0, &ixDCIO_DEBUG_ID[0], sizeof(ixDCIO_DEBUG_ID)/sizeof(ixDCIO_DEBUG_ID[0]), 0, 0 },
	{ "mmGLOBAL_CAPABILITIES", REG_MMIO, 0x0, &mmGLOBAL_CAPABILITIES[0], sizeof(mmGLOBAL_CAPABILITIES)/sizeof(mmGLOBAL_CAPABILITIES[0]), 0, 0 },
	{ "ixAZALIA_CRC0_CHANNEL0", REG_SMC, 0x0, &ixAZALIA_CRC0_CHANNEL0[0], sizeof(ixAZALIA_CRC0_CHANNEL0)/sizeof(ixAZALIA_CRC0_CHANNEL0[0]), 0, 0 },
	{ "ixAZALIA_FIFO_SIZE_CONTROL", REG_SMC, 0x0, &ixAZALIA_FIFO_SIZE_CONTROL[0], sizeof(ixAZALIA_FIFO_SIZE_CONTROL)/sizeof(ixAZALIA_FIFO_SIZE_CONTROL[0]), 0, 0 },
	{ "ixAZALIA_INPUT_CRC0_CHANNEL0", REG_SMC, 0x0, &ixAZALIA_INPUT_CRC0_CHANNEL0[0], sizeof(ixAZALIA_INPUT_CRC0_CHANNEL0)/sizeof(ixAZALIA_INPUT_CRC0_CHANNEL0[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_CONVERTER_PIN_DEBUG", REG_SMC, 0x0, &ixAZALIA_F0_CODEC_CONVERTER_PIN_DEBUG[0], sizeof(ixAZALIA_F0_CODEC_CONVERTER_PIN_DEBUG)/sizeof(ixAZALIA_F0_CODEC_CONVERTER_PIN_DEBUG[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_INPUT_CONVERTER_PIN_DEBUG", REG_SMC, 0x0, &ixAZALIA_F0_CODEC_INPUT_CONVERTER_PIN_DEBUG[0], sizeof(ixAZALIA_F0_CODEC_INPUT_CONVERTER_PIN_DEBUG)/sizeof(ixAZALIA_F0_CODEC_INPUT_CONVERTER_PIN_DEBUG[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_MANUFACTURER_ID", REG_SMC, 0x0, &ixAZALIA_F2_CODEC_PIN_CONTROL_MANUFACTURER_ID[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MANUFACTURER_ID)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MANUFACTURER_ID[0]), 0, 0 },
	{ "ixSEQ01", REG_SMC, 0x1, &ixSEQ01[0], sizeof(ixSEQ01)/sizeof(ixSEQ01[0]), 0, 0 },
	{ "ixATTR01", REG_SMC, 0x1, &ixATTR01[0], sizeof(ixATTR01)/sizeof(ixATTR01[0]), 0, 0 },
	{ "ixFMT_DEBUG0", REG_SMC, 0x1, &ixFMT_DEBUG0[0], sizeof(ixFMT_DEBUG0)/sizeof(ixFMT_DEBUG0[0]), 0, 0 },
	{ "ixDCIO_DEBUG1", REG_SMC, 0x1, &ixDCIO_DEBUG1[0], sizeof(ixDCIO_DEBUG1)/sizeof(ixDCIO_DEBUG1[0]), 0, 0 },
	{ "ixAUDIO_DESCRIPTOR0", REG_SMC, 0x1, &ixAUDIO_DESCRIPTOR0[0], sizeof(ixAUDIO_DESCRIPTOR0)/sizeof(ixAUDIO_DESCRIPTOR0[0]), 0, 0 },
	{ "ixAZALIA_CRC0_CHANNEL1", REG_SMC, 0x1, &ixAZALIA_CRC0_CHANNEL1[0], sizeof(ixAZALIA_CRC0_CHANNEL1)/sizeof(ixAZALIA_CRC0_CHANNEL1[0]), 0, 0 },
	{ "ixDPGV0_DEBUG00_DMIFARB", REG_SMC, 0x1, NULL, 0, 0, 0 },
	{ "mmINPUT_PAYLOAD_CAPABILITY", REG_MMIO, 0x1, &mmINPUT_PAYLOAD_CAPABILITY[0], sizeof(mmINPUT_PAYLOAD_CAPABILITY)/sizeof(mmINPUT_PAYLOAD_CAPABILITY[0]), 0, 0 },
	{ "mmOUTPUT_PAYLOAD_CAPABILITY", REG_MMIO, 0x1, &mmOUTPUT_PAYLOAD_CAPABILITY[0], sizeof(mmOUTPUT_PAYLOAD_CAPABILITY)/sizeof(mmOUTPUT_PAYLOAD_CAPABILITY[0]), 0, 0 },
	{ "ixAZALIA_INPUT_CRC0_CHANNEL1", REG_SMC, 0x1, &ixAZALIA_INPUT_CRC0_CHANNEL1[0], sizeof(ixAZALIA_INPUT_CRC0_CHANNEL1)/sizeof(ixAZALIA_INPUT_CRC0_CHANNEL1[0]), 0, 0 },
	{ "ixAZALIA_LATENCY_COUNTER_CONTROL", REG_SMC, 0x1, &ixAZALIA_LATENCY_COUNTER_CONTROL[0], sizeof(ixAZALIA_LATENCY_COUNTER_CONTROL)/sizeof(ixAZALIA_LATENCY_COUNTER_CONTROL[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_PRODUCT_ID", REG_SMC, 0x1, &ixAZALIA_F2_CODEC_PIN_CONTROL_PRODUCT_ID[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_PRODUCT_ID)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_PRODUCT_ID[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x1, &ixAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x1, &ixAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixCRT10", REG_SMC, 0x10, &ixCRT10[0], sizeof(ixCRT10)/sizeof(ixCRT10[0]), 0, 0 },
	{ "ixATTR10", REG_SMC, 0x10, &ixATTR10[0], sizeof(ixATTR10)/sizeof(ixATTR10[0]), 0, 0 },
	{ "ixDCIO_DEBUG10", REG_SMC, 0x10, &ixDCIO_DEBUG10[0], sizeof(ixDCIO_DEBUG10)/sizeof(ixDCIO_DEBUG10[0]), 0, 0 },
	{ "ixDP_AUX_DEBUG_A", REG_SMC, 0x10, &ixDP_AUX_DEBUG_A[0], sizeof(ixDP_AUX_DEBUG_A)/sizeof(ixDP_AUX_DEBUG_A[0]), 0, 0 },
	{ "ixSINK_DESCRIPTION11", REG_SMC, 0x10, &ixSINK_DESCRIPTION11[0], sizeof(ixSINK_DESCRIPTION11)/sizeof(ixSINK_DESCRIPTION11[0]), 0, 0 },
	{ "mmCORB_LOWER_BASE_ADDRESS", REG_MMIO, 0x10, &mmCORB_LOWER_BASE_ADDRESS[0], sizeof(mmCORB_LOWER_BASE_ADDRESS)/sizeof(mmCORB_LOWER_BASE_ADDRESS[0]), 0, 0 },
	{ "mmDCFEV0_CRTC_PIXEL_RATE_CNTL", REG_MMIO, 0x104, &mmDCFEV0_CRTC_PIXEL_RATE_CNTL[0], sizeof(mmDCFEV0_CRTC_PIXEL_RATE_CNTL)/sizeof(mmDCFEV0_CRTC_PIXEL_RATE_CNTL[0]), 0, 0 },
	{ "mmDPREFCLK_CGTT_BLK_CTRL_REG", REG_MMIO, 0x108, &mmDPREFCLK_CGTT_BLK_CTRL_REG[0], sizeof(mmDPREFCLK_CGTT_BLK_CTRL_REG)/sizeof(mmDPREFCLK_CGTT_BLK_CTRL_REG[0]), 0, 0 },
	{ "mmREFCLK_CNTL", REG_MMIO, 0x109, &mmREFCLK_CNTL[0], sizeof(mmREFCLK_CNTL)/sizeof(mmREFCLK_CNTL[0]), 0, 0 },
	{ "mmREFCLK_CGTT_BLK_CTRL_REG", REG_MMIO, 0x10b, &mmREFCLK_CGTT_BLK_CTRL_REG[0], sizeof(mmREFCLK_CGTT_BLK_CTRL_REG)/sizeof(mmREFCLK_CGTT_BLK_CTRL_REG[0]), 0, 0 },
	{ "mmDPDBG_CLK_FORCE_CONTROL", REG_MMIO, 0x10d, &mmDPDBG_CLK_FORCE_CONTROL[0], sizeof(mmDPDBG_CLK_FORCE_CONTROL)/sizeof(mmDPDBG_CLK_FORCE_CONTROL[0]), 0, 0 },
	{ "mmDCCG_PERFMON_CNTL2", REG_MMIO, 0x10e, &mmDCCG_PERFMON_CNTL2[0], sizeof(mmDCCG_PERFMON_CNTL2)/sizeof(mmDCCG_PERFMON_CNTL2[0]), 0, 0 },
	{ "ixCRT11", REG_SMC, 0x11, &ixCRT11[0], sizeof(ixCRT11)/sizeof(ixCRT11[0]), 0, 0 },
	{ "ixATTR11", REG_SMC, 0x11, &ixATTR11[0], sizeof(ixATTR11)/sizeof(ixATTR11[0]), 0, 0 },
	{ "ixDCIO_DEBUG11", REG_SMC, 0x11, &ixDCIO_DEBUG11[0], sizeof(ixDCIO_DEBUG11)/sizeof(ixDCIO_DEBUG11[0]), 0, 0 },
	{ "ixDP_AUX_DEBUG_B", REG_SMC, 0x11, &ixDP_AUX_DEBUG_B[0], sizeof(ixDP_AUX_DEBUG_B)/sizeof(ixDP_AUX_DEBUG_B[0]), 0, 0 },
	{ "ixSINK_DESCRIPTION12", REG_SMC, 0x11, &ixSINK_DESCRIPTION12[0], sizeof(ixSINK_DESCRIPTION12)/sizeof(ixSINK_DESCRIPTION12[0]), 0, 0 },
	{ "mmCORB_UPPER_BASE_ADDRESS", REG_MMIO, 0x11, &mmCORB_UPPER_BASE_ADDRESS[0], sizeof(mmCORB_UPPER_BASE_ADDRESS)/sizeof(mmCORB_UPPER_BASE_ADDRESS[0]), 0, 0 },
	{ "mmDCCG_CBUS_WRCMD_DELAY", REG_MMIO, 0x110, &mmDCCG_CBUS_WRCMD_DELAY[0], sizeof(mmDCCG_CBUS_WRCMD_DELAY)/sizeof(mmDCCG_CBUS_WRCMD_DELAY[0]), 0, 0 },
	{ "mmDCCG_DS_DEBUG_CNTL", REG_MMIO, 0x112, &mmDCCG_DS_DEBUG_CNTL[0], sizeof(mmDCCG_DS_DEBUG_CNTL)/sizeof(mmDCCG_DS_DEBUG_CNTL[0]), 0, 0 },
	{ "mmDCCG_DS_DTO_INCR", REG_MMIO, 0x113, &mmDCCG_DS_DTO_INCR[0], sizeof(mmDCCG_DS_DTO_INCR)/sizeof(mmDCCG_DS_DTO_INCR[0]), 0, 0 },
	{ "mmDCCG_DS_DTO_MODULO", REG_MMIO, 0x114, &mmDCCG_DS_DTO_MODULO[0], sizeof(mmDCCG_DS_DTO_MODULO)/sizeof(mmDCCG_DS_DTO_MODULO[0]), 0, 0 },
	{ "mmDCCG_DS_CNTL", REG_MMIO, 0x115, &mmDCCG_DS_CNTL[0], sizeof(mmDCCG_DS_CNTL)/sizeof(mmDCCG_DS_CNTL[0]), 0, 0 },
	{ "mmDCCG_DS_HW_CAL_INTERVAL", REG_MMIO, 0x116, &mmDCCG_DS_HW_CAL_INTERVAL[0], sizeof(mmDCCG_DS_HW_CAL_INTERVAL)/sizeof(mmDCCG_DS_HW_CAL_INTERVAL[0]), 0, 0 },
	{ "mmSYMCLKG_CLOCK_ENABLE", REG_MMIO, 0x117, &mmSYMCLKG_CLOCK_ENABLE[0], sizeof(mmSYMCLKG_CLOCK_ENABLE)/sizeof(mmSYMCLKG_CLOCK_ENABLE[0]), 0, 0 },
	{ "mmDPREFCLK_CNTL", REG_MMIO, 0x118, &mmDPREFCLK_CNTL[0], sizeof(mmDPREFCLK_CNTL)/sizeof(mmDPREFCLK_CNTL[0]), 0, 0 },
	{ "mmDCE_VERSION", REG_MMIO, 0x11e, &mmDCE_VERSION[0], sizeof(mmDCE_VERSION)/sizeof(mmDCE_VERSION[0]), 0, 0 },
	{ "ixCRT12", REG_SMC, 0x12, &ixCRT12[0], sizeof(ixCRT12)/sizeof(ixCRT12[0]), 0, 0 },
	{ "ixATTR12", REG_SMC, 0x12, &ixATTR12[0], sizeof(ixATTR12)/sizeof(ixATTR12[0]), 0, 0 },
	{ "ixDCIO_DEBUG12", REG_SMC, 0x12, &ixDCIO_DEBUG12[0], sizeof(ixDCIO_DEBUG12)/sizeof(ixDCIO_DEBUG12[0]), 0, 0 },
	{ "ixDP_AUX_DEBUG_C", REG_SMC, 0x12, &ixDP_AUX_DEBUG_C[0], sizeof(ixDP_AUX_DEBUG_C)/sizeof(ixDP_AUX_DEBUG_C[0]), 0, 0 },
	{ "mmCORB_READ_POINTER", REG_MMIO, 0x12, &mmCORB_READ_POINTER[0], sizeof(mmCORB_READ_POINTER)/sizeof(mmCORB_READ_POINTER[0]), 0, 0 },
	{ "mmCORB_WRITE_POINTER", REG_MMIO, 0x12, &mmCORB_WRITE_POINTER[0], sizeof(mmCORB_WRITE_POINTER)/sizeof(mmCORB_WRITE_POINTER[0]), 0, 0 },
	{ "mmVGA_MEM_WRITE_PAGE_ADDR", REG_MMIO, 0x12, &mmVGA_MEM_WRITE_PAGE_ADDR[0], sizeof(mmVGA_MEM_WRITE_PAGE_ADDR)/sizeof(mmVGA_MEM_WRITE_PAGE_ADDR[0]), 0, 0 },
	{ "mmDCCG_GTC_CNTL", REG_MMIO, 0x120, &mmDCCG_GTC_CNTL[0], sizeof(mmDCCG_GTC_CNTL)/sizeof(mmDCCG_GTC_CNTL[0]), 0, 0 },
	{ "mmDCCG_GTC_DTO_INCR", REG_MMIO, 0x121, &mmDCCG_GTC_DTO_INCR[0], sizeof(mmDCCG_GTC_DTO_INCR)/sizeof(mmDCCG_GTC_DTO_INCR[0]), 0, 0 },
	{ "mmDCCG_GTC_DTO_MODULO", REG_MMIO, 0x122, &mmDCCG_GTC_DTO_MODULO[0], sizeof(mmDCCG_GTC_DTO_MODULO)/sizeof(mmDCCG_GTC_DTO_MODULO[0]), 0, 0 },
	{ "mmDCCG_GTC_CURRENT", REG_MMIO, 0x123, &mmDCCG_GTC_CURRENT[0], sizeof(mmDCCG_GTC_CURRENT)/sizeof(mmDCCG_GTC_CURRENT[0]), 0, 0 },
	{ "mmDENTIST_DISPCLK_CNTL", REG_MMIO, 0x124, &mmDENTIST_DISPCLK_CNTL[0], sizeof(mmDENTIST_DISPCLK_CNTL)/sizeof(mmDENTIST_DISPCLK_CNTL[0]), 0, 0 },
	{ "mmDAC_CLK_ENABLE", REG_MMIO, 0x128, &mmDAC_CLK_ENABLE[0], sizeof(mmDAC_CLK_ENABLE)/sizeof(mmDAC_CLK_ENABLE[0]), 0, 0 },
	{ "mmDVO_CLK_ENABLE", REG_MMIO, 0x129, &mmDVO_CLK_ENABLE[0], sizeof(mmDVO_CLK_ENABLE)/sizeof(mmDVO_CLK_ENABLE[0]), 0, 0 },
	{ "mmAVSYNC_COUNTER_WRITE", REG_MMIO, 0x12a, &mmAVSYNC_COUNTER_WRITE[0], sizeof(mmAVSYNC_COUNTER_WRITE)/sizeof(mmAVSYNC_COUNTER_WRITE[0]), 0, 0 },
	{ "mmAVSYNC_COUNTER_CONTROL", REG_MMIO, 0x12b, &mmAVSYNC_COUNTER_CONTROL[0], sizeof(mmAVSYNC_COUNTER_CONTROL)/sizeof(mmAVSYNC_COUNTER_CONTROL[0]), 0, 0 },
	{ "mmDMCU_SMU_INTERRUPT_CNTL", REG_MMIO, 0x12c, &mmDMCU_SMU_INTERRUPT_CNTL[0], sizeof(mmDMCU_SMU_INTERRUPT_CNTL)/sizeof(mmDMCU_SMU_INTERRUPT_CNTL[0]), 0, 0 },
	{ "mmSMU_CONTROL", REG_MMIO, 0x12d, &mmSMU_CONTROL[0], sizeof(mmSMU_CONTROL)/sizeof(mmSMU_CONTROL[0]), 0, 0 },
	{ "mmSMU_INTERRUPT_CONTROL", REG_MMIO, 0x12e, &mmSMU_INTERRUPT_CONTROL[0], sizeof(mmSMU_INTERRUPT_CONTROL)/sizeof(mmSMU_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmAVSYNC_COUNTER_READ", REG_MMIO, 0x12f, &mmAVSYNC_COUNTER_READ[0], sizeof(mmAVSYNC_COUNTER_READ)/sizeof(mmAVSYNC_COUNTER_READ[0]), 0, 0 },
	{ "ixCRT13", REG_SMC, 0x13, &ixCRT13[0], sizeof(ixCRT13)/sizeof(ixCRT13[0]), 0, 0 },
	{ "ixATTR13", REG_SMC, 0x13, &ixATTR13[0], sizeof(ixATTR13)/sizeof(ixATTR13[0]), 0, 0 },
	{ "mmCORB_SIZE", REG_MMIO, 0x13, &mmCORB_SIZE[0], sizeof(mmCORB_SIZE)/sizeof(mmCORB_SIZE[0]), 0, 0 },
	{ "mmCORB_STATUS", REG_MMIO, 0x13, &mmCORB_STATUS[0], sizeof(mmCORB_STATUS)/sizeof(mmCORB_STATUS[0]), 0, 0 },
	{ "ixDCIO_DEBUG13", REG_SMC, 0x13, &ixDCIO_DEBUG13[0], sizeof(ixDCIO_DEBUG13)/sizeof(ixDCIO_DEBUG13[0]), 0, 0 },
	{ "ixDP_AUX_DEBUG_D", REG_SMC, 0x13, &ixDP_AUX_DEBUG_D[0], sizeof(ixDP_AUX_DEBUG_D)/sizeof(ixDP_AUX_DEBUG_D[0]), 0, 0 },
	{ "ixSINK_DESCRIPTION14", REG_SMC, 0x13, &ixSINK_DESCRIPTION14[0], sizeof(ixSINK_DESCRIPTION14)/sizeof(ixSINK_DESCRIPTION14[0]), 0, 0 },
	{ "mmVGA_MEM_READ_PAGE_ADDR", REG_MMIO, 0x13, &mmVGA_MEM_READ_PAGE_ADDR[0], sizeof(mmVGA_MEM_READ_PAGE_ADDR)/sizeof(mmVGA_MEM_READ_PAGE_ADDR[0]), 0, 0 },
	{ "mmMILLISECOND_TIME_BASE_DIV", REG_MMIO, 0x130, &mmMILLISECOND_TIME_BASE_DIV[0], sizeof(mmMILLISECOND_TIME_BASE_DIV)/sizeof(mmMILLISECOND_TIME_BASE_DIV[0]), 0, 0 },
	{ "mmDISPCLK_FREQ_CHANGE_CNTL", REG_MMIO, 0x131, &mmDISPCLK_FREQ_CHANGE_CNTL[0], sizeof(mmDISPCLK_FREQ_CHANGE_CNTL)/sizeof(mmDISPCLK_FREQ_CHANGE_CNTL[0]), 0, 0 },
	{ "mmDC_MEM_GLOBAL_PWR_REQ_CNTL", REG_MMIO, 0x132, &mmDC_MEM_GLOBAL_PWR_REQ_CNTL[0], sizeof(mmDC_MEM_GLOBAL_PWR_REQ_CNTL)/sizeof(mmDC_MEM_GLOBAL_PWR_REQ_CNTL[0]), 0, 0 },
	{ "mmDCCG_PERFMON_CNTL", REG_MMIO, 0x133, &mmDCCG_PERFMON_CNTL[0], sizeof(mmDCCG_PERFMON_CNTL)/sizeof(mmDCCG_PERFMON_CNTL[0]), 0, 0 },
	{ "mmDCCG_GATE_DISABLE_CNTL", REG_MMIO, 0x134, &mmDCCG_GATE_DISABLE_CNTL[0], sizeof(mmDCCG_GATE_DISABLE_CNTL)/sizeof(mmDCCG_GATE_DISABLE_CNTL[0]), 0, 0 },
	{ "mmDISPCLK_CGTT_BLK_CTRL_REG", REG_MMIO, 0x135, &mmDISPCLK_CGTT_BLK_CTRL_REG[0], sizeof(mmDISPCLK_CGTT_BLK_CTRL_REG)/sizeof(mmDISPCLK_CGTT_BLK_CTRL_REG[0]), 0, 0 },
	{ "mmSCLK_CGTT_BLK_CTRL_REG", REG_MMIO, 0x136, &mmSCLK_CGTT_BLK_CTRL_REG[0], sizeof(mmSCLK_CGTT_BLK_CTRL_REG)/sizeof(mmSCLK_CGTT_BLK_CTRL_REG[0]), 0, 0 },
	{ "mmDCCG_CAC_STATUS", REG_MMIO, 0x137, &mmDCCG_CAC_STATUS[0], sizeof(mmDCCG_CAC_STATUS)/sizeof(mmDCCG_CAC_STATUS[0]), 0, 0 },
	{ "mmPIXCLK1_RESYNC_CNTL", REG_MMIO, 0x138, &mmPIXCLK1_RESYNC_CNTL[0], sizeof(mmPIXCLK1_RESYNC_CNTL)/sizeof(mmPIXCLK1_RESYNC_CNTL[0]), 0, 0 },
	{ "mmPIXCLK2_RESYNC_CNTL", REG_MMIO, 0x139, &mmPIXCLK2_RESYNC_CNTL[0], sizeof(mmPIXCLK2_RESYNC_CNTL)/sizeof(mmPIXCLK2_RESYNC_CNTL[0]), 0, 0 },
	{ "mmPIXCLK0_RESYNC_CNTL", REG_MMIO, 0x13a, &mmPIXCLK0_RESYNC_CNTL[0], sizeof(mmPIXCLK0_RESYNC_CNTL)/sizeof(mmPIXCLK0_RESYNC_CNTL[0]), 0, 0 },
	{ "mmMICROSECOND_TIME_BASE_DIV", REG_MMIO, 0x13b, &mmMICROSECOND_TIME_BASE_DIV[0], sizeof(mmMICROSECOND_TIME_BASE_DIV)/sizeof(mmMICROSECOND_TIME_BASE_DIV[0]), 0, 0 },
	{ "mmDCCG_GATE_DISABLE_CNTL2", REG_MMIO, 0x13c, &mmDCCG_GATE_DISABLE_CNTL2[0], sizeof(mmDCCG_GATE_DISABLE_CNTL2)/sizeof(mmDCCG_GATE_DISABLE_CNTL2[0]), 0, 0 },
	{ "mmSYMCLK_CGTT_BLK_CTRL_REG", REG_MMIO, 0x13d, &mmSYMCLK_CGTT_BLK_CTRL_REG[0], sizeof(mmSYMCLK_CGTT_BLK_CTRL_REG)/sizeof(mmSYMCLK_CGTT_BLK_CTRL_REG[0]), 0, 0 },
	{ "mmPHYPLL_PIXCLK_CNTL", REG_MMIO, 0x13e, &mmPHYPLL_PIXCLK_CNTL[0], sizeof(mmPHYPLL_PIXCLK_CNTL)/sizeof(mmPHYPLL_PIXCLK_CNTL[0]), 0, 0 },
	{ "mmDCCG_DISP_CNTL_REG", REG_MMIO, 0x13f, &mmDCCG_DISP_CNTL_REG[0], sizeof(mmDCCG_DISP_CNTL_REG)/sizeof(mmDCCG_DISP_CNTL_REG[0]), 0, 0 },
	{ "ixCRT14", REG_SMC, 0x14, &ixCRT14[0], sizeof(ixCRT14)/sizeof(ixCRT14[0]), 0, 0 },
	{ "ixATTR14", REG_SMC, 0x14, &ixATTR14[0], sizeof(ixATTR14)/sizeof(ixATTR14[0]), 0, 0 },
	{ "ixDCIO_DEBUG14", REG_SMC, 0x14, &ixDCIO_DEBUG14[0], sizeof(ixDCIO_DEBUG14)/sizeof(ixDCIO_DEBUG14[0]), 0, 0 },
	{ "ixDP_AUX_DEBUG_E", REG_SMC, 0x14, &ixDP_AUX_DEBUG_E[0], sizeof(ixDP_AUX_DEBUG_E)/sizeof(ixDP_AUX_DEBUG_E[0]), 0, 0 },
	{ "ixSINK_DESCRIPTION15", REG_SMC, 0x14, &ixSINK_DESCRIPTION15[0], sizeof(ixSINK_DESCRIPTION15)/sizeof(ixSINK_DESCRIPTION15[0]), 0, 0 },
	{ "mmRIRB_LOWER_BASE_ADDRESS", REG_MMIO, 0x14, &mmRIRB_LOWER_BASE_ADDRESS[0], sizeof(mmRIRB_LOWER_BASE_ADDRESS)/sizeof(mmRIRB_LOWER_BASE_ADDRESS[0]), 0, 0 },
	{ "mmCRTC0_PIXEL_RATE_CNTL", REG_MMIO, 0x140, &mmCRTC0_PIXEL_RATE_CNTL[0], sizeof(mmCRTC0_PIXEL_RATE_CNTL)/sizeof(mmCRTC0_PIXEL_RATE_CNTL[0]), 0, 0 },
	{ "mmDP_DTO0_PHASE", REG_MMIO, 0x141, &mmDP_DTO0_PHASE[0], sizeof(mmDP_DTO0_PHASE)/sizeof(mmDP_DTO0_PHASE[0]), 0, 0 },
	{ "mmDP_DTO0_MODULO", REG_MMIO, 0x142, &mmDP_DTO0_MODULO[0], sizeof(mmDP_DTO0_MODULO)/sizeof(mmDP_DTO0_MODULO[0]), 0, 0 },
	{ "mmCRTC1_PIXEL_RATE_CNTL", REG_MMIO, 0x144, &mmCRTC1_PIXEL_RATE_CNTL[0], sizeof(mmCRTC1_PIXEL_RATE_CNTL)/sizeof(mmCRTC1_PIXEL_RATE_CNTL[0]), 0, 0 },
	{ "mmDP_DTO1_PHASE", REG_MMIO, 0x145, &mmDP_DTO1_PHASE[0], sizeof(mmDP_DTO1_PHASE)/sizeof(mmDP_DTO1_PHASE[0]), 0, 0 },
	{ "mmDP_DTO1_MODULO", REG_MMIO, 0x146, &mmDP_DTO1_MODULO[0], sizeof(mmDP_DTO1_MODULO)/sizeof(mmDP_DTO1_MODULO[0]), 0, 0 },
	{ "mmCRTC2_PIXEL_RATE_CNTL", REG_MMIO, 0x148, &mmCRTC2_PIXEL_RATE_CNTL[0], sizeof(mmCRTC2_PIXEL_RATE_CNTL)/sizeof(mmCRTC2_PIXEL_RATE_CNTL[0]), 0, 0 },
	{ "mmDP_DTO2_PHASE", REG_MMIO, 0x149, &mmDP_DTO2_PHASE[0], sizeof(mmDP_DTO2_PHASE)/sizeof(mmDP_DTO2_PHASE[0]), 0, 0 },
	{ "mmDP_DTO2_MODULO", REG_MMIO, 0x14a, &mmDP_DTO2_MODULO[0], sizeof(mmDP_DTO2_MODULO)/sizeof(mmDP_DTO2_MODULO[0]), 0, 0 },
	{ "mmCRTC3_PIXEL_RATE_CNTL", REG_MMIO, 0x14c, &mmCRTC3_PIXEL_RATE_CNTL[0], sizeof(mmCRTC3_PIXEL_RATE_CNTL)/sizeof(mmCRTC3_PIXEL_RATE_CNTL[0]), 0, 0 },
	{ "mmDP_DTO3_PHASE", REG_MMIO, 0x14d, &mmDP_DTO3_PHASE[0], sizeof(mmDP_DTO3_PHASE)/sizeof(mmDP_DTO3_PHASE[0]), 0, 0 },
	{ "mmDP_DTO3_MODULO", REG_MMIO, 0x14e, &mmDP_DTO3_MODULO[0], sizeof(mmDP_DTO3_MODULO)/sizeof(mmDP_DTO3_MODULO[0]), 0, 0 },
	{ "ixCRT15", REG_SMC, 0x15, &ixCRT15[0], sizeof(ixCRT15)/sizeof(ixCRT15[0]), 0, 0 },
	{ "ixDCIO_DEBUG15", REG_SMC, 0x15, &ixDCIO_DEBUG15[0], sizeof(ixDCIO_DEBUG15)/sizeof(ixDCIO_DEBUG15[0]), 0, 0 },
	{ "ixDP_AUX_DEBUG_F", REG_SMC, 0x15, &ixDP_AUX_DEBUG_F[0], sizeof(ixDP_AUX_DEBUG_F)/sizeof(ixDP_AUX_DEBUG_F[0]), 0, 0 },
	{ "ixSINK_DESCRIPTION16", REG_SMC, 0x15, &ixSINK_DESCRIPTION16[0], sizeof(ixSINK_DESCRIPTION16)/sizeof(ixSINK_DESCRIPTION16[0]), 0, 0 },
	{ "mmRIRB_UPPER_BASE_ADDRESS", REG_MMIO, 0x15, &mmRIRB_UPPER_BASE_ADDRESS[0], sizeof(mmRIRB_UPPER_BASE_ADDRESS)/sizeof(mmRIRB_UPPER_BASE_ADDRESS[0]), 0, 0 },
	{ "mmCRTC4_PIXEL_RATE_CNTL", REG_MMIO, 0x150, &mmCRTC4_PIXEL_RATE_CNTL[0], sizeof(mmCRTC4_PIXEL_RATE_CNTL)/sizeof(mmCRTC4_PIXEL_RATE_CNTL[0]), 0, 0 },
	{ "mmDP_DTO4_PHASE", REG_MMIO, 0x151, &mmDP_DTO4_PHASE[0], sizeof(mmDP_DTO4_PHASE)/sizeof(mmDP_DTO4_PHASE[0]), 0, 0 },
	{ "mmDP_DTO4_MODULO", REG_MMIO, 0x152, &mmDP_DTO4_MODULO[0], sizeof(mmDP_DTO4_MODULO)/sizeof(mmDP_DTO4_MODULO[0]), 0, 0 },
	{ "mmCRTC5_PIXEL_RATE_CNTL", REG_MMIO, 0x154, &mmCRTC5_PIXEL_RATE_CNTL[0], sizeof(mmCRTC5_PIXEL_RATE_CNTL)/sizeof(mmCRTC5_PIXEL_RATE_CNTL[0]), 0, 0 },
	{ "mmDP_DTO5_PHASE", REG_MMIO, 0x155, &mmDP_DTO5_PHASE[0], sizeof(mmDP_DTO5_PHASE)/sizeof(mmDP_DTO5_PHASE[0]), 0, 0 },
	{ "mmDP_DTO5_MODULO", REG_MMIO, 0x156, &mmDP_DTO5_MODULO[0], sizeof(mmDP_DTO5_MODULO)/sizeof(mmDP_DTO5_MODULO[0]), 0, 0 },
	{ "mmDCCG_SOFT_RESET", REG_MMIO, 0x15f, &mmDCCG_SOFT_RESET[0], sizeof(mmDCCG_SOFT_RESET)/sizeof(mmDCCG_SOFT_RESET[0]), 0, 0 },
	{ "ixCRT16", REG_SMC, 0x16, &ixCRT16[0], sizeof(ixCRT16)/sizeof(ixCRT16[0]), 0, 0 },
	{ "ixDCIO_DEBUG16", REG_SMC, 0x16, &ixDCIO_DEBUG16[0], sizeof(ixDCIO_DEBUG16)/sizeof(ixDCIO_DEBUG16[0]), 0, 0 },
	{ "ixDP_AUX_DEBUG_G", REG_SMC, 0x16, &ixDP_AUX_DEBUG_G[0], sizeof(ixDP_AUX_DEBUG_G)/sizeof(ixDP_AUX_DEBUG_G[0]), 0, 0 },
	{ "mmRIRB_WRITE_POINTER", REG_MMIO, 0x16, &mmRIRB_WRITE_POINTER[0], sizeof(mmRIRB_WRITE_POINTER)/sizeof(mmRIRB_WRITE_POINTER[0]), 0, 0 },
	{ "mmRESPONSE_INTERRUPT_COUNT", REG_MMIO, 0x16, &mmRESPONSE_INTERRUPT_COUNT[0], sizeof(mmRESPONSE_INTERRUPT_COUNT)/sizeof(mmRESPONSE_INTERRUPT_COUNT[0]), 0, 0 },
	{ "mmSYMCLKA_CLOCK_ENABLE", REG_MMIO, 0x160, &mmSYMCLKA_CLOCK_ENABLE[0], sizeof(mmSYMCLKA_CLOCK_ENABLE)/sizeof(mmSYMCLKA_CLOCK_ENABLE[0]), 0, 0 },
	{ "mmDMCU_CTRL", REG_MMIO, 0x1600, &mmDMCU_CTRL[0], sizeof(mmDMCU_CTRL)/sizeof(mmDMCU_CTRL[0]), 0, 0 },
	{ "mmDMCU_STATUS", REG_MMIO, 0x1601, &mmDMCU_STATUS[0], sizeof(mmDMCU_STATUS)/sizeof(mmDMCU_STATUS[0]), 0, 0 },
	{ "mmDMCU_PC_START_ADDR", REG_MMIO, 0x1602, &mmDMCU_PC_START_ADDR[0], sizeof(mmDMCU_PC_START_ADDR)/sizeof(mmDMCU_PC_START_ADDR[0]), 0, 0 },
	{ "mmDMCU_FW_START_ADDR", REG_MMIO, 0x1603, &mmDMCU_FW_START_ADDR[0], sizeof(mmDMCU_FW_START_ADDR)/sizeof(mmDMCU_FW_START_ADDR[0]), 0, 0 },
	{ "mmDMCU_FW_END_ADDR", REG_MMIO, 0x1604, &mmDMCU_FW_END_ADDR[0], sizeof(mmDMCU_FW_END_ADDR)/sizeof(mmDMCU_FW_END_ADDR[0]), 0, 0 },
	{ "mmDMCU_FW_ISR_START_ADDR", REG_MMIO, 0x1605, &mmDMCU_FW_ISR_START_ADDR[0], sizeof(mmDMCU_FW_ISR_START_ADDR)/sizeof(mmDMCU_FW_ISR_START_ADDR[0]), 0, 0 },
	{ "mmDMCU_FW_CS_HI", REG_MMIO, 0x1606, &mmDMCU_FW_CS_HI[0], sizeof(mmDMCU_FW_CS_HI)/sizeof(mmDMCU_FW_CS_HI[0]), 0, 0 },
	{ "mmDMCU_FW_CS_LO", REG_MMIO, 0x1607, &mmDMCU_FW_CS_LO[0], sizeof(mmDMCU_FW_CS_LO)/sizeof(mmDMCU_FW_CS_LO[0]), 0, 0 },
	{ "mmDMCU_RAM_ACCESS_CTRL", REG_MMIO, 0x1608, &mmDMCU_RAM_ACCESS_CTRL[0], sizeof(mmDMCU_RAM_ACCESS_CTRL)/sizeof(mmDMCU_RAM_ACCESS_CTRL[0]), 0, 0 },
	{ "mmDMCU_ERAM_WR_CTRL", REG_MMIO, 0x1609, &mmDMCU_ERAM_WR_CTRL[0], sizeof(mmDMCU_ERAM_WR_CTRL)/sizeof(mmDMCU_ERAM_WR_CTRL[0]), 0, 0 },
	{ "mmDMCU_ERAM_WR_DATA", REG_MMIO, 0x160a, &mmDMCU_ERAM_WR_DATA[0], sizeof(mmDMCU_ERAM_WR_DATA)/sizeof(mmDMCU_ERAM_WR_DATA[0]), 0, 0 },
	{ "mmDMCU_ERAM_RD_CTRL", REG_MMIO, 0x160b, &mmDMCU_ERAM_RD_CTRL[0], sizeof(mmDMCU_ERAM_RD_CTRL)/sizeof(mmDMCU_ERAM_RD_CTRL[0]), 0, 0 },
	{ "mmDMCU_ERAM_RD_DATA", REG_MMIO, 0x160c, &mmDMCU_ERAM_RD_DATA[0], sizeof(mmDMCU_ERAM_RD_DATA)/sizeof(mmDMCU_ERAM_RD_DATA[0]), 0, 0 },
	{ "mmDMCU_IRAM_WR_CTRL", REG_MMIO, 0x160d, &mmDMCU_IRAM_WR_CTRL[0], sizeof(mmDMCU_IRAM_WR_CTRL)/sizeof(mmDMCU_IRAM_WR_CTRL[0]), 0, 0 },
	{ "mmDMCU_IRAM_WR_DATA", REG_MMIO, 0x160e, &mmDMCU_IRAM_WR_DATA[0], sizeof(mmDMCU_IRAM_WR_DATA)/sizeof(mmDMCU_IRAM_WR_DATA[0]), 0, 0 },
	{ "mmDMCU_IRAM_RD_CTRL", REG_MMIO, 0x160f, &mmDMCU_IRAM_RD_CTRL[0], sizeof(mmDMCU_IRAM_RD_CTRL)/sizeof(mmDMCU_IRAM_RD_CTRL[0]), 0, 0 },
	{ "mmSYMCLKB_CLOCK_ENABLE", REG_MMIO, 0x161, &mmSYMCLKB_CLOCK_ENABLE[0], sizeof(mmSYMCLKB_CLOCK_ENABLE)/sizeof(mmSYMCLKB_CLOCK_ENABLE[0]), 0, 0 },
	{ "mmDMCU_IRAM_RD_DATA", REG_MMIO, 0x1610, &mmDMCU_IRAM_RD_DATA[0], sizeof(mmDMCU_IRAM_RD_DATA)/sizeof(mmDMCU_IRAM_RD_DATA[0]), 0, 0 },
	{ "mmDMCU_EVENT_TRIGGER", REG_MMIO, 0x1611, &mmDMCU_EVENT_TRIGGER[0], sizeof(mmDMCU_EVENT_TRIGGER)/sizeof(mmDMCU_EVENT_TRIGGER[0]), 0, 0 },
	{ "mmDMCU_UC_INTERNAL_INT_STATUS", REG_MMIO, 0x1612, &mmDMCU_UC_INTERNAL_INT_STATUS[0], sizeof(mmDMCU_UC_INTERNAL_INT_STATUS)/sizeof(mmDMCU_UC_INTERNAL_INT_STATUS[0]), 0, 0 },
	{ "mmDMCU_SS_INTERRUPT_CNTL_STATUS", REG_MMIO, 0x1613, &mmDMCU_SS_INTERRUPT_CNTL_STATUS[0], sizeof(mmDMCU_SS_INTERRUPT_CNTL_STATUS)/sizeof(mmDMCU_SS_INTERRUPT_CNTL_STATUS[0]), 0, 0 },
	{ "mmDMCU_INTERRUPT_STATUS", REG_MMIO, 0x1614, &mmDMCU_INTERRUPT_STATUS[0], sizeof(mmDMCU_INTERRUPT_STATUS)/sizeof(mmDMCU_INTERRUPT_STATUS[0]), 0, 0 },
	{ "mmDMCU_INTERRUPT_TO_HOST_EN_MASK", REG_MMIO, 0x1615, &mmDMCU_INTERRUPT_TO_HOST_EN_MASK[0], sizeof(mmDMCU_INTERRUPT_TO_HOST_EN_MASK)/sizeof(mmDMCU_INTERRUPT_TO_HOST_EN_MASK[0]), 0, 0 },
	{ "mmDMCU_INTERRUPT_TO_UC_EN_MASK", REG_MMIO, 0x1616, &mmDMCU_INTERRUPT_TO_UC_EN_MASK[0], sizeof(mmDMCU_INTERRUPT_TO_UC_EN_MASK)/sizeof(mmDMCU_INTERRUPT_TO_UC_EN_MASK[0]), 0, 0 },
	{ "mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL", REG_MMIO, 0x1617, &mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL[0], sizeof(mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL)/sizeof(mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL[0]), 0, 0 },
	{ "mmDC_DMCU_SCRATCH", REG_MMIO, 0x1618, &mmDC_DMCU_SCRATCH[0], sizeof(mmDC_DMCU_SCRATCH)/sizeof(mmDC_DMCU_SCRATCH[0]), 0, 0 },
	{ "mmDMCU_INT_CNT", REG_MMIO, 0x1619, &mmDMCU_INT_CNT[0], sizeof(mmDMCU_INT_CNT)/sizeof(mmDMCU_INT_CNT[0]), 0, 0 },
	{ "mmDMCU_FW_CHECKSUM_SMPL_BYTE_POS", REG_MMIO, 0x161a, &mmDMCU_FW_CHECKSUM_SMPL_BYTE_POS[0], sizeof(mmDMCU_FW_CHECKSUM_SMPL_BYTE_POS)/sizeof(mmDMCU_FW_CHECKSUM_SMPL_BYTE_POS[0]), 0, 0 },
	{ "mmDMCU_UC_CLK_GATING_CNTL", REG_MMIO, 0x161b, &mmDMCU_UC_CLK_GATING_CNTL[0], sizeof(mmDMCU_UC_CLK_GATING_CNTL)/sizeof(mmDMCU_UC_CLK_GATING_CNTL[0]), 0, 0 },
	{ "mmMASTER_COMM_DATA_REG1", REG_MMIO, 0x161c, &mmMASTER_COMM_DATA_REG1[0], sizeof(mmMASTER_COMM_DATA_REG1)/sizeof(mmMASTER_COMM_DATA_REG1[0]), 0, 0 },
	{ "mmMASTER_COMM_DATA_REG2", REG_MMIO, 0x161d, &mmMASTER_COMM_DATA_REG2[0], sizeof(mmMASTER_COMM_DATA_REG2)/sizeof(mmMASTER_COMM_DATA_REG2[0]), 0, 0 },
	{ "mmMASTER_COMM_DATA_REG3", REG_MMIO, 0x161e, &mmMASTER_COMM_DATA_REG3[0], sizeof(mmMASTER_COMM_DATA_REG3)/sizeof(mmMASTER_COMM_DATA_REG3[0]), 0, 0 },
	{ "mmMASTER_COMM_CMD_REG", REG_MMIO, 0x161f, &mmMASTER_COMM_CMD_REG[0], sizeof(mmMASTER_COMM_CMD_REG)/sizeof(mmMASTER_COMM_CMD_REG[0]), 0, 0 },
	{ "mmSYMCLKC_CLOCK_ENABLE", REG_MMIO, 0x162, &mmSYMCLKC_CLOCK_ENABLE[0], sizeof(mmSYMCLKC_CLOCK_ENABLE)/sizeof(mmSYMCLKC_CLOCK_ENABLE[0]), 0, 0 },
	{ "mmMASTER_COMM_CNTL_REG", REG_MMIO, 0x1620, &mmMASTER_COMM_CNTL_REG[0], sizeof(mmMASTER_COMM_CNTL_REG)/sizeof(mmMASTER_COMM_CNTL_REG[0]), 0, 0 },
	{ "mmSLAVE_COMM_DATA_REG1", REG_MMIO, 0x1621, &mmSLAVE_COMM_DATA_REG1[0], sizeof(mmSLAVE_COMM_DATA_REG1)/sizeof(mmSLAVE_COMM_DATA_REG1[0]), 0, 0 },
	{ "mmSLAVE_COMM_DATA_REG2", REG_MMIO, 0x1622, &mmSLAVE_COMM_DATA_REG2[0], sizeof(mmSLAVE_COMM_DATA_REG2)/sizeof(mmSLAVE_COMM_DATA_REG2[0]), 0, 0 },
	{ "mmSLAVE_COMM_DATA_REG3", REG_MMIO, 0x1623, &mmSLAVE_COMM_DATA_REG3[0], sizeof(mmSLAVE_COMM_DATA_REG3)/sizeof(mmSLAVE_COMM_DATA_REG3[0]), 0, 0 },
	{ "mmSLAVE_COMM_CMD_REG", REG_MMIO, 0x1624, &mmSLAVE_COMM_CMD_REG[0], sizeof(mmSLAVE_COMM_CMD_REG)/sizeof(mmSLAVE_COMM_CMD_REG[0]), 0, 0 },
	{ "mmSLAVE_COMM_CNTL_REG", REG_MMIO, 0x1625, &mmSLAVE_COMM_CNTL_REG[0], sizeof(mmSLAVE_COMM_CNTL_REG)/sizeof(mmSLAVE_COMM_CNTL_REG[0]), 0, 0 },
	{ "mmDMCU_TEST_DEBUG_INDEX", REG_MMIO, 0x1626, &mmDMCU_TEST_DEBUG_INDEX[0], sizeof(mmDMCU_TEST_DEBUG_INDEX)/sizeof(mmDMCU_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmDMCU_TEST_DEBUG_DATA", REG_MMIO, 0x1627, &mmDMCU_TEST_DEBUG_DATA[0], sizeof(mmDMCU_TEST_DEBUG_DATA)/sizeof(mmDMCU_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmBL1_PWM_AMBIENT_LIGHT_LEVEL", REG_MMIO, 0x1628, &mmBL1_PWM_AMBIENT_LIGHT_LEVEL[0], sizeof(mmBL1_PWM_AMBIENT_LIGHT_LEVEL)/sizeof(mmBL1_PWM_AMBIENT_LIGHT_LEVEL[0]), 0, 0 },
	{ "mmBL1_PWM_USER_LEVEL", REG_MMIO, 0x1629, &mmBL1_PWM_USER_LEVEL[0], sizeof(mmBL1_PWM_USER_LEVEL)/sizeof(mmBL1_PWM_USER_LEVEL[0]), 0, 0 },
	{ "mmBL1_PWM_TARGET_ABM_LEVEL", REG_MMIO, 0x162a, &mmBL1_PWM_TARGET_ABM_LEVEL[0], sizeof(mmBL1_PWM_TARGET_ABM_LEVEL)/sizeof(mmBL1_PWM_TARGET_ABM_LEVEL[0]), 0, 0 },
	{ "mmBL1_PWM_CURRENT_ABM_LEVEL", REG_MMIO, 0x162b, &mmBL1_PWM_CURRENT_ABM_LEVEL[0], sizeof(mmBL1_PWM_CURRENT_ABM_LEVEL)/sizeof(mmBL1_PWM_CURRENT_ABM_LEVEL[0]), 0, 0 },
	{ "mmBL1_PWM_FINAL_DUTY_CYCLE", REG_MMIO, 0x162c, &mmBL1_PWM_FINAL_DUTY_CYCLE[0], sizeof(mmBL1_PWM_FINAL_DUTY_CYCLE)/sizeof(mmBL1_PWM_FINAL_DUTY_CYCLE[0]), 0, 0 },
	{ "mmBL1_PWM_MINIMUM_DUTY_CYCLE", REG_MMIO, 0x162d, &mmBL1_PWM_MINIMUM_DUTY_CYCLE[0], sizeof(mmBL1_PWM_MINIMUM_DUTY_CYCLE)/sizeof(mmBL1_PWM_MINIMUM_DUTY_CYCLE[0]), 0, 0 },
	{ "mmBL1_PWM_ABM_CNTL", REG_MMIO, 0x162e, &mmBL1_PWM_ABM_CNTL[0], sizeof(mmBL1_PWM_ABM_CNTL)/sizeof(mmBL1_PWM_ABM_CNTL[0]), 0, 0 },
	{ "mmBL1_PWM_BL_UPDATE_SAMPLE_RATE", REG_MMIO, 0x162f, &mmBL1_PWM_BL_UPDATE_SAMPLE_RATE[0], sizeof(mmBL1_PWM_BL_UPDATE_SAMPLE_RATE)/sizeof(mmBL1_PWM_BL_UPDATE_SAMPLE_RATE[0]), 0, 0 },
	{ "mmSYMCLKD_CLOCK_ENABLE", REG_MMIO, 0x163, &mmSYMCLKD_CLOCK_ENABLE[0], sizeof(mmSYMCLKD_CLOCK_ENABLE)/sizeof(mmSYMCLKD_CLOCK_ENABLE[0]), 0, 0 },
	{ "mmBL1_PWM_GRP2_REG_LOCK", REG_MMIO, 0x1630, &mmBL1_PWM_GRP2_REG_LOCK[0], sizeof(mmBL1_PWM_GRP2_REG_LOCK)/sizeof(mmBL1_PWM_GRP2_REG_LOCK[0]), 0, 0 },
	{ "mmDMCU_INTERRUPT_TO_UC_EN_MASK_1", REG_MMIO, 0x1631, &mmDMCU_INTERRUPT_TO_UC_EN_MASK_1[0], sizeof(mmDMCU_INTERRUPT_TO_UC_EN_MASK_1)/sizeof(mmDMCU_INTERRUPT_TO_UC_EN_MASK_1[0]), 0, 0 },
	{ "mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL_1", REG_MMIO, 0x1632, &mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL_1[0], sizeof(mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL_1)/sizeof(mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL_1[0]), 0, 0 },
	{ "mmDMCU_DPRX_INTERRUPT_STATUS1", REG_MMIO, 0x1634, &mmDMCU_DPRX_INTERRUPT_STATUS1[0], sizeof(mmDMCU_DPRX_INTERRUPT_STATUS1)/sizeof(mmDMCU_DPRX_INTERRUPT_STATUS1[0]), 0, 0 },
	{ "mmDMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1", REG_MMIO, 0x1635, &mmDMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1[0], sizeof(mmDMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1)/sizeof(mmDMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1[0]), 0, 0 },
	{ "mmDMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1", REG_MMIO, 0x1636, &mmDMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1[0], sizeof(mmDMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1)/sizeof(mmDMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1[0]), 0, 0 },
	{ "mmDC_ABM1_CNTL", REG_MMIO, 0x1638, &mmDC_ABM1_CNTL[0], sizeof(mmDC_ABM1_CNTL)/sizeof(mmDC_ABM1_CNTL[0]), 0, 0 },
	{ "mmDC_ABM1_IPCSC_COEFF_SEL", REG_MMIO, 0x1639, &mmDC_ABM1_IPCSC_COEFF_SEL[0], sizeof(mmDC_ABM1_IPCSC_COEFF_SEL)/sizeof(mmDC_ABM1_IPCSC_COEFF_SEL[0]), 0, 0 },
	{ "mmDC_ABM1_ACE_OFFSET_SLOPE_0", REG_MMIO, 0x163a, &mmDC_ABM1_ACE_OFFSET_SLOPE_0[0], sizeof(mmDC_ABM1_ACE_OFFSET_SLOPE_0)/sizeof(mmDC_ABM1_ACE_OFFSET_SLOPE_0[0]), 0, 0 },
	{ "mmDC_ABM1_ACE_OFFSET_SLOPE_1", REG_MMIO, 0x163b, &mmDC_ABM1_ACE_OFFSET_SLOPE_1[0], sizeof(mmDC_ABM1_ACE_OFFSET_SLOPE_1)/sizeof(mmDC_ABM1_ACE_OFFSET_SLOPE_1[0]), 0, 0 },
	{ "mmDC_ABM1_ACE_OFFSET_SLOPE_2", REG_MMIO, 0x163c, &mmDC_ABM1_ACE_OFFSET_SLOPE_2[0], sizeof(mmDC_ABM1_ACE_OFFSET_SLOPE_2)/sizeof(mmDC_ABM1_ACE_OFFSET_SLOPE_2[0]), 0, 0 },
	{ "mmDC_ABM1_ACE_OFFSET_SLOPE_3", REG_MMIO, 0x163d, &mmDC_ABM1_ACE_OFFSET_SLOPE_3[0], sizeof(mmDC_ABM1_ACE_OFFSET_SLOPE_3)/sizeof(mmDC_ABM1_ACE_OFFSET_SLOPE_3[0]), 0, 0 },
	{ "mmDC_ABM1_ACE_OFFSET_SLOPE_4", REG_MMIO, 0x163e, &mmDC_ABM1_ACE_OFFSET_SLOPE_4[0], sizeof(mmDC_ABM1_ACE_OFFSET_SLOPE_4)/sizeof(mmDC_ABM1_ACE_OFFSET_SLOPE_4[0]), 0, 0 },
	{ "mmDC_ABM1_ACE_THRES_12", REG_MMIO, 0x163f, &mmDC_ABM1_ACE_THRES_12[0], sizeof(mmDC_ABM1_ACE_THRES_12)/sizeof(mmDC_ABM1_ACE_THRES_12[0]), 0, 0 },
	{ "mmSYMCLKE_CLOCK_ENABLE", REG_MMIO, 0x164, &mmSYMCLKE_CLOCK_ENABLE[0], sizeof(mmSYMCLKE_CLOCK_ENABLE)/sizeof(mmSYMCLKE_CLOCK_ENABLE[0]), 0, 0 },
	{ "mmDC_ABM1_ACE_THRES_34", REG_MMIO, 0x1640, &mmDC_ABM1_ACE_THRES_34[0], sizeof(mmDC_ABM1_ACE_THRES_34)/sizeof(mmDC_ABM1_ACE_THRES_34[0]), 0, 0 },
	{ "mmDC_ABM1_ACE_CNTL_MISC", REG_MMIO, 0x1641, &mmDC_ABM1_ACE_CNTL_MISC[0], sizeof(mmDC_ABM1_ACE_CNTL_MISC)/sizeof(mmDC_ABM1_ACE_CNTL_MISC[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_STATUS5", REG_MMIO, 0x1642, &mmDMCU_PERFMON_INTERRUPT_STATUS5[0], sizeof(mmDMCU_PERFMON_INTERRUPT_STATUS5)/sizeof(mmDMCU_PERFMON_INTERRUPT_STATUS5[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5", REG_MMIO, 0x1643, &mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5[0], sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5)/sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_STATUS1", REG_MMIO, 0x1644, &mmDMCU_PERFMON_INTERRUPT_STATUS1[0], sizeof(mmDMCU_PERFMON_INTERRUPT_STATUS1)/sizeof(mmDMCU_PERFMON_INTERRUPT_STATUS1[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_STATUS2", REG_MMIO, 0x1645, &mmDMCU_PERFMON_INTERRUPT_STATUS2[0], sizeof(mmDMCU_PERFMON_INTERRUPT_STATUS2)/sizeof(mmDMCU_PERFMON_INTERRUPT_STATUS2[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_STATUS3", REG_MMIO, 0x1646, &mmDMCU_PERFMON_INTERRUPT_STATUS3[0], sizeof(mmDMCU_PERFMON_INTERRUPT_STATUS3)/sizeof(mmDMCU_PERFMON_INTERRUPT_STATUS3[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_STATUS4", REG_MMIO, 0x1647, &mmDMCU_PERFMON_INTERRUPT_STATUS4[0], sizeof(mmDMCU_PERFMON_INTERRUPT_STATUS4)/sizeof(mmDMCU_PERFMON_INTERRUPT_STATUS4[0]), 0, 0 },
	{ "mmDC_ABM1_DEBUG_MISC", REG_MMIO, 0x1649, &mmDC_ABM1_DEBUG_MISC[0], sizeof(mmDC_ABM1_DEBUG_MISC)/sizeof(mmDC_ABM1_DEBUG_MISC[0]), 0, 0 },
	{ "mmDC_ABM1_HGLS_REG_READ_PROGRESS", REG_MMIO, 0x164a, &mmDC_ABM1_HGLS_REG_READ_PROGRESS[0], sizeof(mmDC_ABM1_HGLS_REG_READ_PROGRESS)/sizeof(mmDC_ABM1_HGLS_REG_READ_PROGRESS[0]), 0, 0 },
	{ "mmDC_ABM1_HG_MISC_CTRL", REG_MMIO, 0x164b, &mmDC_ABM1_HG_MISC_CTRL[0], sizeof(mmDC_ABM1_HG_MISC_CTRL)/sizeof(mmDC_ABM1_HG_MISC_CTRL[0]), 0, 0 },
	{ "mmDC_ABM1_LS_SUM_OF_LUMA", REG_MMIO, 0x164c, &mmDC_ABM1_LS_SUM_OF_LUMA[0], sizeof(mmDC_ABM1_LS_SUM_OF_LUMA)/sizeof(mmDC_ABM1_LS_SUM_OF_LUMA[0]), 0, 0 },
	{ "mmDC_ABM1_LS_MIN_MAX_LUMA", REG_MMIO, 0x164d, &mmDC_ABM1_LS_MIN_MAX_LUMA[0], sizeof(mmDC_ABM1_LS_MIN_MAX_LUMA)/sizeof(mmDC_ABM1_LS_MIN_MAX_LUMA[0]), 0, 0 },
	{ "mmDC_ABM1_LS_FILTERED_MIN_MAX_LUMA", REG_MMIO, 0x164e, &mmDC_ABM1_LS_FILTERED_MIN_MAX_LUMA[0], sizeof(mmDC_ABM1_LS_FILTERED_MIN_MAX_LUMA)/sizeof(mmDC_ABM1_LS_FILTERED_MIN_MAX_LUMA[0]), 0, 0 },
	{ "mmDC_ABM1_LS_PIXEL_COUNT", REG_MMIO, 0x164f, &mmDC_ABM1_LS_PIXEL_COUNT[0], sizeof(mmDC_ABM1_LS_PIXEL_COUNT)/sizeof(mmDC_ABM1_LS_PIXEL_COUNT[0]), 0, 0 },
	{ "mmSYMCLKF_CLOCK_ENABLE", REG_MMIO, 0x165, &mmSYMCLKF_CLOCK_ENABLE[0], sizeof(mmSYMCLKF_CLOCK_ENABLE)/sizeof(mmSYMCLKF_CLOCK_ENABLE[0]), 0, 0 },
	{ "mmDC_ABM1_LS_OVR_SCAN_BIN", REG_MMIO, 0x1650, &mmDC_ABM1_LS_OVR_SCAN_BIN[0], sizeof(mmDC_ABM1_LS_OVR_SCAN_BIN)/sizeof(mmDC_ABM1_LS_OVR_SCAN_BIN[0]), 0, 0 },
	{ "mmDC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES", REG_MMIO, 0x1651, &mmDC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES[0], sizeof(mmDC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES)/sizeof(mmDC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES[0]), 0, 0 },
	{ "mmDC_ABM1_LS_MIN_PIXEL_VALUE_COUNT", REG_MMIO, 0x1652, &mmDC_ABM1_LS_MIN_PIXEL_VALUE_COUNT[0], sizeof(mmDC_ABM1_LS_MIN_PIXEL_VALUE_COUNT)/sizeof(mmDC_ABM1_LS_MIN_PIXEL_VALUE_COUNT[0]), 0, 0 },
	{ "mmDC_ABM1_LS_MAX_PIXEL_VALUE_COUNT", REG_MMIO, 0x1653, &mmDC_ABM1_LS_MAX_PIXEL_VALUE_COUNT[0], sizeof(mmDC_ABM1_LS_MAX_PIXEL_VALUE_COUNT)/sizeof(mmDC_ABM1_LS_MAX_PIXEL_VALUE_COUNT[0]), 0, 0 },
	{ "mmDC_ABM1_HG_SAMPLE_RATE", REG_MMIO, 0x1654, &mmDC_ABM1_HG_SAMPLE_RATE[0], sizeof(mmDC_ABM1_HG_SAMPLE_RATE)/sizeof(mmDC_ABM1_HG_SAMPLE_RATE[0]), 0, 0 },
	{ "mmDC_ABM1_LS_SAMPLE_RATE", REG_MMIO, 0x1655, &mmDC_ABM1_LS_SAMPLE_RATE[0], sizeof(mmDC_ABM1_LS_SAMPLE_RATE)/sizeof(mmDC_ABM1_LS_SAMPLE_RATE[0]), 0, 0 },
	{ "mmDC_ABM1_HG_BIN_1_32_SHIFT_FLAG", REG_MMIO, 0x1656, &mmDC_ABM1_HG_BIN_1_32_SHIFT_FLAG[0], sizeof(mmDC_ABM1_HG_BIN_1_32_SHIFT_FLAG)/sizeof(mmDC_ABM1_HG_BIN_1_32_SHIFT_FLAG[0]), 0, 0 },
	{ "mmDC_ABM1_HG_BIN_1_8_SHIFT_INDEX", REG_MMIO, 0x1657, &mmDC_ABM1_HG_BIN_1_8_SHIFT_INDEX[0], sizeof(mmDC_ABM1_HG_BIN_1_8_SHIFT_INDEX)/sizeof(mmDC_ABM1_HG_BIN_1_8_SHIFT_INDEX[0]), 0, 0 },
	{ "mmDC_ABM1_HG_BIN_9_16_SHIFT_INDEX", REG_MMIO, 0x1658, &mmDC_ABM1_HG_BIN_9_16_SHIFT_INDEX[0], sizeof(mmDC_ABM1_HG_BIN_9_16_SHIFT_INDEX)/sizeof(mmDC_ABM1_HG_BIN_9_16_SHIFT_INDEX[0]), 0, 0 },
	{ "mmDC_ABM1_HG_BIN_17_24_SHIFT_INDEX", REG_MMIO, 0x1659, &mmDC_ABM1_HG_BIN_17_24_SHIFT_INDEX[0], sizeof(mmDC_ABM1_HG_BIN_17_24_SHIFT_INDEX)/sizeof(mmDC_ABM1_HG_BIN_17_24_SHIFT_INDEX[0]), 0, 0 },
	{ "mmDC_ABM1_HG_BIN_25_32_SHIFT_INDEX", REG_MMIO, 0x165a, &mmDC_ABM1_HG_BIN_25_32_SHIFT_INDEX[0], sizeof(mmDC_ABM1_HG_BIN_25_32_SHIFT_INDEX)/sizeof(mmDC_ABM1_HG_BIN_25_32_SHIFT_INDEX[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_1", REG_MMIO, 0x165b, &mmDC_ABM1_HG_RESULT_1[0], sizeof(mmDC_ABM1_HG_RESULT_1)/sizeof(mmDC_ABM1_HG_RESULT_1[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_2", REG_MMIO, 0x165c, &mmDC_ABM1_HG_RESULT_2[0], sizeof(mmDC_ABM1_HG_RESULT_2)/sizeof(mmDC_ABM1_HG_RESULT_2[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_3", REG_MMIO, 0x165d, &mmDC_ABM1_HG_RESULT_3[0], sizeof(mmDC_ABM1_HG_RESULT_3)/sizeof(mmDC_ABM1_HG_RESULT_3[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_4", REG_MMIO, 0x165e, &mmDC_ABM1_HG_RESULT_4[0], sizeof(mmDC_ABM1_HG_RESULT_4)/sizeof(mmDC_ABM1_HG_RESULT_4[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_5", REG_MMIO, 0x165f, &mmDC_ABM1_HG_RESULT_5[0], sizeof(mmDC_ABM1_HG_RESULT_5)/sizeof(mmDC_ABM1_HG_RESULT_5[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_6", REG_MMIO, 0x1660, &mmDC_ABM1_HG_RESULT_6[0], sizeof(mmDC_ABM1_HG_RESULT_6)/sizeof(mmDC_ABM1_HG_RESULT_6[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_7", REG_MMIO, 0x1661, &mmDC_ABM1_HG_RESULT_7[0], sizeof(mmDC_ABM1_HG_RESULT_7)/sizeof(mmDC_ABM1_HG_RESULT_7[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_8", REG_MMIO, 0x1662, &mmDC_ABM1_HG_RESULT_8[0], sizeof(mmDC_ABM1_HG_RESULT_8)/sizeof(mmDC_ABM1_HG_RESULT_8[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_9", REG_MMIO, 0x1663, &mmDC_ABM1_HG_RESULT_9[0], sizeof(mmDC_ABM1_HG_RESULT_9)/sizeof(mmDC_ABM1_HG_RESULT_9[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_10", REG_MMIO, 0x1664, &mmDC_ABM1_HG_RESULT_10[0], sizeof(mmDC_ABM1_HG_RESULT_10)/sizeof(mmDC_ABM1_HG_RESULT_10[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_11", REG_MMIO, 0x1665, &mmDC_ABM1_HG_RESULT_11[0], sizeof(mmDC_ABM1_HG_RESULT_11)/sizeof(mmDC_ABM1_HG_RESULT_11[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_12", REG_MMIO, 0x1666, &mmDC_ABM1_HG_RESULT_12[0], sizeof(mmDC_ABM1_HG_RESULT_12)/sizeof(mmDC_ABM1_HG_RESULT_12[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_13", REG_MMIO, 0x1667, &mmDC_ABM1_HG_RESULT_13[0], sizeof(mmDC_ABM1_HG_RESULT_13)/sizeof(mmDC_ABM1_HG_RESULT_13[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_14", REG_MMIO, 0x1668, &mmDC_ABM1_HG_RESULT_14[0], sizeof(mmDC_ABM1_HG_RESULT_14)/sizeof(mmDC_ABM1_HG_RESULT_14[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_15", REG_MMIO, 0x1669, &mmDC_ABM1_HG_RESULT_15[0], sizeof(mmDC_ABM1_HG_RESULT_15)/sizeof(mmDC_ABM1_HG_RESULT_15[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_16", REG_MMIO, 0x166a, &mmDC_ABM1_HG_RESULT_16[0], sizeof(mmDC_ABM1_HG_RESULT_16)/sizeof(mmDC_ABM1_HG_RESULT_16[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_17", REG_MMIO, 0x166b, &mmDC_ABM1_HG_RESULT_17[0], sizeof(mmDC_ABM1_HG_RESULT_17)/sizeof(mmDC_ABM1_HG_RESULT_17[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_18", REG_MMIO, 0x166c, &mmDC_ABM1_HG_RESULT_18[0], sizeof(mmDC_ABM1_HG_RESULT_18)/sizeof(mmDC_ABM1_HG_RESULT_18[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_19", REG_MMIO, 0x166d, &mmDC_ABM1_HG_RESULT_19[0], sizeof(mmDC_ABM1_HG_RESULT_19)/sizeof(mmDC_ABM1_HG_RESULT_19[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_20", REG_MMIO, 0x166e, &mmDC_ABM1_HG_RESULT_20[0], sizeof(mmDC_ABM1_HG_RESULT_20)/sizeof(mmDC_ABM1_HG_RESULT_20[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_21", REG_MMIO, 0x166f, &mmDC_ABM1_HG_RESULT_21[0], sizeof(mmDC_ABM1_HG_RESULT_21)/sizeof(mmDC_ABM1_HG_RESULT_21[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_22", REG_MMIO, 0x1670, &mmDC_ABM1_HG_RESULT_22[0], sizeof(mmDC_ABM1_HG_RESULT_22)/sizeof(mmDC_ABM1_HG_RESULT_22[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_23", REG_MMIO, 0x1671, &mmDC_ABM1_HG_RESULT_23[0], sizeof(mmDC_ABM1_HG_RESULT_23)/sizeof(mmDC_ABM1_HG_RESULT_23[0]), 0, 0 },
	{ "mmDC_ABM1_HG_RESULT_24", REG_MMIO, 0x1672, &mmDC_ABM1_HG_RESULT_24[0], sizeof(mmDC_ABM1_HG_RESULT_24)/sizeof(mmDC_ABM1_HG_RESULT_24[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL5", REG_MMIO, 0x1673, &mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL5[0], sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL5)/sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL5[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1", REG_MMIO, 0x1674, &mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1[0], sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1)/sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2", REG_MMIO, 0x1675, &mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2[0], sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2)/sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3", REG_MMIO, 0x1676, &mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3[0], sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3)/sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4", REG_MMIO, 0x1677, &mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4[0], sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4)/sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1", REG_MMIO, 0x1678, &mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1[0], sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1)/sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2", REG_MMIO, 0x1679, &mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2[0], sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2)/sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3", REG_MMIO, 0x167a, &mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3[0], sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3)/sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4", REG_MMIO, 0x167b, &mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4[0], sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4)/sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4[0]), 0, 0 },
	{ "mmDC_ABM1_OVERSCAN_PIXEL_VALUE", REG_MMIO, 0x169b, &mmDC_ABM1_OVERSCAN_PIXEL_VALUE[0], sizeof(mmDC_ABM1_OVERSCAN_PIXEL_VALUE)/sizeof(mmDC_ABM1_OVERSCAN_PIXEL_VALUE[0]), 0, 0 },
	{ "mmDC_ABM1_BL_MASTER_LOCK", REG_MMIO, 0x169c, &mmDC_ABM1_BL_MASTER_LOCK[0], sizeof(mmDC_ABM1_BL_MASTER_LOCK)/sizeof(mmDC_ABM1_BL_MASTER_LOCK[0]), 0, 0 },
	{ "mmABM_TEST_DEBUG_INDEX", REG_MMIO, 0x169e, &mmABM_TEST_DEBUG_INDEX[0], sizeof(mmABM_TEST_DEBUG_INDEX)/sizeof(mmABM_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmABM_TEST_DEBUG_DATA", REG_MMIO, 0x169f, &mmABM_TEST_DEBUG_DATA[0], sizeof(mmABM_TEST_DEBUG_DATA)/sizeof(mmABM_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmDVO_ENABLE", REG_MMIO, 0x16a0, &mmDVO_ENABLE[0], sizeof(mmDVO_ENABLE)/sizeof(mmDVO_ENABLE[0]), 0, 0 },
	{ "mmDVO_SOURCE_SELECT", REG_MMIO, 0x16a1, &mmDVO_SOURCE_SELECT[0], sizeof(mmDVO_SOURCE_SELECT)/sizeof(mmDVO_SOURCE_SELECT[0]), 0, 0 },
	{ "mmDVO_OUTPUT", REG_MMIO, 0x16a2, &mmDVO_OUTPUT[0], sizeof(mmDVO_OUTPUT)/sizeof(mmDVO_OUTPUT[0]), 0, 0 },
	{ "mmDVO_CONTROL", REG_MMIO, 0x16a3, &mmDVO_CONTROL[0], sizeof(mmDVO_CONTROL)/sizeof(mmDVO_CONTROL[0]), 0, 0 },
	{ "mmDVO_CRC_EN", REG_MMIO, 0x16a4, &mmDVO_CRC_EN[0], sizeof(mmDVO_CRC_EN)/sizeof(mmDVO_CRC_EN[0]), 0, 0 },
	{ "mmDVO_CRC2_SIG_MASK", REG_MMIO, 0x16a5, &mmDVO_CRC2_SIG_MASK[0], sizeof(mmDVO_CRC2_SIG_MASK)/sizeof(mmDVO_CRC2_SIG_MASK[0]), 0, 0 },
	{ "mmDVO_CRC2_SIG_RESULT", REG_MMIO, 0x16a6, &mmDVO_CRC2_SIG_RESULT[0], sizeof(mmDVO_CRC2_SIG_RESULT)/sizeof(mmDVO_CRC2_SIG_RESULT[0]), 0, 0 },
	{ "mmDVO_FIFO_ERROR_STATUS", REG_MMIO, 0x16a7, &mmDVO_FIFO_ERROR_STATUS[0], sizeof(mmDVO_FIFO_ERROR_STATUS)/sizeof(mmDVO_FIFO_ERROR_STATUS[0]), 0, 0 },
	{ "mmDVO_TEST_DEBUG_INDEX", REG_MMIO, 0x16a8, &mmDVO_TEST_DEBUG_INDEX[0], sizeof(mmDVO_TEST_DEBUG_INDEX)/sizeof(mmDVO_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmDVO_TEST_DEBUG_DATA", REG_MMIO, 0x16a9, &mmDVO_TEST_DEBUG_DATA[0], sizeof(mmDVO_TEST_DEBUG_DATA)/sizeof(mmDVO_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmDAC_ENABLE", REG_MMIO, 0x16aa, &mmDAC_ENABLE[0], sizeof(mmDAC_ENABLE)/sizeof(mmDAC_ENABLE[0]), 0, 0 },
	{ "mmDAC_SOURCE_SELECT", REG_MMIO, 0x16ab, &mmDAC_SOURCE_SELECT[0], sizeof(mmDAC_SOURCE_SELECT)/sizeof(mmDAC_SOURCE_SELECT[0]), 0, 0 },
	{ "mmDAC_CRC_EN", REG_MMIO, 0x16ac, &mmDAC_CRC_EN[0], sizeof(mmDAC_CRC_EN)/sizeof(mmDAC_CRC_EN[0]), 0, 0 },
	{ "mmDAC_CRC_CONTROL", REG_MMIO, 0x16ad, &mmDAC_CRC_CONTROL[0], sizeof(mmDAC_CRC_CONTROL)/sizeof(mmDAC_CRC_CONTROL[0]), 0, 0 },
	{ "mmDAC_CRC_SIG_RGB_MASK", REG_MMIO, 0x16ae, &mmDAC_CRC_SIG_RGB_MASK[0], sizeof(mmDAC_CRC_SIG_RGB_MASK)/sizeof(mmDAC_CRC_SIG_RGB_MASK[0]), 0, 0 },
	{ "mmDAC_CRC_SIG_CONTROL_MASK", REG_MMIO, 0x16af, &mmDAC_CRC_SIG_CONTROL_MASK[0], sizeof(mmDAC_CRC_SIG_CONTROL_MASK)/sizeof(mmDAC_CRC_SIG_CONTROL_MASK[0]), 0, 0 },
	{ "mmDCCG_AUDIO_DTO_SOURCE", REG_MMIO, 0x16b, &mmDCCG_AUDIO_DTO_SOURCE[0], sizeof(mmDCCG_AUDIO_DTO_SOURCE)/sizeof(mmDCCG_AUDIO_DTO_SOURCE[0]), 0, 0 },
	{ "mmDAC_CRC_SIG_RGB", REG_MMIO, 0x16b0, &mmDAC_CRC_SIG_RGB[0], sizeof(mmDAC_CRC_SIG_RGB)/sizeof(mmDAC_CRC_SIG_RGB[0]), 0, 0 },
	{ "mmDAC_CRC_SIG_CONTROL", REG_MMIO, 0x16b1, &mmDAC_CRC_SIG_CONTROL[0], sizeof(mmDAC_CRC_SIG_CONTROL)/sizeof(mmDAC_CRC_SIG_CONTROL[0]), 0, 0 },
	{ "mmDAC_SYNC_TRISTATE_CONTROL", REG_MMIO, 0x16b2, &mmDAC_SYNC_TRISTATE_CONTROL[0], sizeof(mmDAC_SYNC_TRISTATE_CONTROL)/sizeof(mmDAC_SYNC_TRISTATE_CONTROL[0]), 0, 0 },
	{ "mmDAC_STEREOSYNC_SELECT", REG_MMIO, 0x16b3, &mmDAC_STEREOSYNC_SELECT[0], sizeof(mmDAC_STEREOSYNC_SELECT)/sizeof(mmDAC_STEREOSYNC_SELECT[0]), 0, 0 },
	{ "mmDAC_AUTODETECT_CONTROL", REG_MMIO, 0x16b4, &mmDAC_AUTODETECT_CONTROL[0], sizeof(mmDAC_AUTODETECT_CONTROL)/sizeof(mmDAC_AUTODETECT_CONTROL[0]), 0, 0 },
	{ "mmDAC_AUTODETECT_CONTROL2", REG_MMIO, 0x16b5, &mmDAC_AUTODETECT_CONTROL2[0], sizeof(mmDAC_AUTODETECT_CONTROL2)/sizeof(mmDAC_AUTODETECT_CONTROL2[0]), 0, 0 },
	{ "mmDAC_AUTODETECT_CONTROL3", REG_MMIO, 0x16b6, &mmDAC_AUTODETECT_CONTROL3[0], sizeof(mmDAC_AUTODETECT_CONTROL3)/sizeof(mmDAC_AUTODETECT_CONTROL3[0]), 0, 0 },
	{ "mmDAC_AUTODETECT_STATUS", REG_MMIO, 0x16b7, &mmDAC_AUTODETECT_STATUS[0], sizeof(mmDAC_AUTODETECT_STATUS)/sizeof(mmDAC_AUTODETECT_STATUS[0]), 0, 0 },
	{ "mmDAC_AUTODETECT_INT_CONTROL", REG_MMIO, 0x16b8, &mmDAC_AUTODETECT_INT_CONTROL[0], sizeof(mmDAC_AUTODETECT_INT_CONTROL)/sizeof(mmDAC_AUTODETECT_INT_CONTROL[0]), 0, 0 },
	{ "mmDAC_FORCE_OUTPUT_CNTL", REG_MMIO, 0x16b9, &mmDAC_FORCE_OUTPUT_CNTL[0], sizeof(mmDAC_FORCE_OUTPUT_CNTL)/sizeof(mmDAC_FORCE_OUTPUT_CNTL[0]), 0, 0 },
	{ "mmDAC_FORCE_DATA", REG_MMIO, 0x16ba, &mmDAC_FORCE_DATA[0], sizeof(mmDAC_FORCE_DATA)/sizeof(mmDAC_FORCE_DATA[0]), 0, 0 },
	{ "mmDAC_POWERDOWN", REG_MMIO, 0x16bb, &mmDAC_POWERDOWN[0], sizeof(mmDAC_POWERDOWN)/sizeof(mmDAC_POWERDOWN[0]), 0, 0 },
	{ "mmDAC_CONTROL", REG_MMIO, 0x16bc, &mmDAC_CONTROL[0], sizeof(mmDAC_CONTROL)/sizeof(mmDAC_CONTROL[0]), 0, 0 },
	{ "mmDAC_COMPARATOR_ENABLE", REG_MMIO, 0x16bd, &mmDAC_COMPARATOR_ENABLE[0], sizeof(mmDAC_COMPARATOR_ENABLE)/sizeof(mmDAC_COMPARATOR_ENABLE[0]), 0, 0 },
	{ "mmDAC_COMPARATOR_OUTPUT", REG_MMIO, 0x16be, &mmDAC_COMPARATOR_OUTPUT[0], sizeof(mmDAC_COMPARATOR_OUTPUT)/sizeof(mmDAC_COMPARATOR_OUTPUT[0]), 0, 0 },
	{ "mmDAC_PWR_CNTL", REG_MMIO, 0x16bf, &mmDAC_PWR_CNTL[0], sizeof(mmDAC_PWR_CNTL)/sizeof(mmDAC_PWR_CNTL[0]), 0, 0 },
	{ "mmDCCG_AUDIO_DTO0_PHASE", REG_MMIO, 0x16c, &mmDCCG_AUDIO_DTO0_PHASE[0], sizeof(mmDCCG_AUDIO_DTO0_PHASE)/sizeof(mmDCCG_AUDIO_DTO0_PHASE[0]), 0, 0 },
	{ "mmDAC_DFT_CONFIG", REG_MMIO, 0x16c0, &mmDAC_DFT_CONFIG[0], sizeof(mmDAC_DFT_CONFIG)/sizeof(mmDAC_DFT_CONFIG[0]), 0, 0 },
	{ "mmDAC_FIFO_STATUS", REG_MMIO, 0x16c1, &mmDAC_FIFO_STATUS[0], sizeof(mmDAC_FIFO_STATUS)/sizeof(mmDAC_FIFO_STATUS[0]), 0, 0 },
	{ "mmDAC_TEST_DEBUG_INDEX", REG_MMIO, 0x16c2, &mmDAC_TEST_DEBUG_INDEX[0], sizeof(mmDAC_TEST_DEBUG_INDEX)/sizeof(mmDAC_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmDAC_TEST_DEBUG_DATA", REG_MMIO, 0x16c3, &mmDAC_TEST_DEBUG_DATA[0], sizeof(mmDAC_TEST_DEBUG_DATA)/sizeof(mmDAC_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmDCDEBUG_BUS_CLK1_SEL", REG_MMIO, 0x16c4, &mmDCDEBUG_BUS_CLK1_SEL[0], sizeof(mmDCDEBUG_BUS_CLK1_SEL)/sizeof(mmDCDEBUG_BUS_CLK1_SEL[0]), 0, 0 },
	{ "mmDCDEBUG_BUS_CLK2_SEL", REG_MMIO, 0x16c5, &mmDCDEBUG_BUS_CLK2_SEL[0], sizeof(mmDCDEBUG_BUS_CLK2_SEL)/sizeof(mmDCDEBUG_BUS_CLK2_SEL[0]), 0, 0 },
	{ "mmDCDEBUG_BUS_CLK3_SEL", REG_MMIO, 0x16c6, &mmDCDEBUG_BUS_CLK3_SEL[0], sizeof(mmDCDEBUG_BUS_CLK3_SEL)/sizeof(mmDCDEBUG_BUS_CLK3_SEL[0]), 0, 0 },
	{ "mmDCDEBUG_BUS_CLK4_SEL", REG_MMIO, 0x16c7, &mmDCDEBUG_BUS_CLK4_SEL[0], sizeof(mmDCDEBUG_BUS_CLK4_SEL)/sizeof(mmDCDEBUG_BUS_CLK4_SEL[0]), 0, 0 },
	{ "mmDCDEBUG_BUS_CLK5_SEL", REG_MMIO, 0x16c8, &mmDCDEBUG_BUS_CLK5_SEL[0], sizeof(mmDCDEBUG_BUS_CLK5_SEL)/sizeof(mmDCDEBUG_BUS_CLK5_SEL[0]), 0, 0 },
	{ "mmDCDEBUG_OUT_PIN_OVERRIDE", REG_MMIO, 0x16c9, &mmDCDEBUG_OUT_PIN_OVERRIDE[0], sizeof(mmDCDEBUG_OUT_PIN_OVERRIDE)/sizeof(mmDCDEBUG_OUT_PIN_OVERRIDE[0]), 0, 0 },
	{ "mmDCDEBUG_OUT_CNTL", REG_MMIO, 0x16ca, &mmDCDEBUG_OUT_CNTL[0], sizeof(mmDCDEBUG_OUT_CNTL)/sizeof(mmDCDEBUG_OUT_CNTL[0]), 0, 0 },
	{ "mmDCDEBUG_OUT_DATA", REG_MMIO, 0x16cb, &mmDCDEBUG_OUT_DATA[0], sizeof(mmDCDEBUG_OUT_DATA)/sizeof(mmDCDEBUG_OUT_DATA[0]), 0, 0 },
	{ "mmDCCG_AUDIO_DTO0_MODULE", REG_MMIO, 0x16d, &mmDCCG_AUDIO_DTO0_MODULE[0], sizeof(mmDCCG_AUDIO_DTO0_MODULE)/sizeof(mmDCCG_AUDIO_DTO0_MODULE[0]), 0, 0 },
	{ "mmDC_I2C_CONTROL", REG_MMIO, 0x16d4, &mmDC_I2C_CONTROL[0], sizeof(mmDC_I2C_CONTROL)/sizeof(mmDC_I2C_CONTROL[0]), 0, 0 },
	{ "mmDC_I2C_ARBITRATION", REG_MMIO, 0x16d5, &mmDC_I2C_ARBITRATION[0], sizeof(mmDC_I2C_ARBITRATION)/sizeof(mmDC_I2C_ARBITRATION[0]), 0, 0 },
	{ "mmDC_I2C_INTERRUPT_CONTROL", REG_MMIO, 0x16d6, &mmDC_I2C_INTERRUPT_CONTROL[0], sizeof(mmDC_I2C_INTERRUPT_CONTROL)/sizeof(mmDC_I2C_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmDC_I2C_SW_STATUS", REG_MMIO, 0x16d7, &mmDC_I2C_SW_STATUS[0], sizeof(mmDC_I2C_SW_STATUS)/sizeof(mmDC_I2C_SW_STATUS[0]), 0, 0 },
	{ "mmDC_I2C_DDC1_HW_STATUS", REG_MMIO, 0x16d8, &mmDC_I2C_DDC1_HW_STATUS[0], sizeof(mmDC_I2C_DDC1_HW_STATUS)/sizeof(mmDC_I2C_DDC1_HW_STATUS[0]), 0, 0 },
	{ "mmDC_I2C_DDC2_HW_STATUS", REG_MMIO, 0x16d9, &mmDC_I2C_DDC2_HW_STATUS[0], sizeof(mmDC_I2C_DDC2_HW_STATUS)/sizeof(mmDC_I2C_DDC2_HW_STATUS[0]), 0, 0 },
	{ "mmDC_I2C_DDC3_HW_STATUS", REG_MMIO, 0x16da, &mmDC_I2C_DDC3_HW_STATUS[0], sizeof(mmDC_I2C_DDC3_HW_STATUS)/sizeof(mmDC_I2C_DDC3_HW_STATUS[0]), 0, 0 },
	{ "mmDC_I2C_DDC4_HW_STATUS", REG_MMIO, 0x16db, &mmDC_I2C_DDC4_HW_STATUS[0], sizeof(mmDC_I2C_DDC4_HW_STATUS)/sizeof(mmDC_I2C_DDC4_HW_STATUS[0]), 0, 0 },
	{ "mmDC_I2C_DDC5_HW_STATUS", REG_MMIO, 0x16dc, &mmDC_I2C_DDC5_HW_STATUS[0], sizeof(mmDC_I2C_DDC5_HW_STATUS)/sizeof(mmDC_I2C_DDC5_HW_STATUS[0]), 0, 0 },
	{ "mmDC_I2C_DDC6_HW_STATUS", REG_MMIO, 0x16dd, &mmDC_I2C_DDC6_HW_STATUS[0], sizeof(mmDC_I2C_DDC6_HW_STATUS)/sizeof(mmDC_I2C_DDC6_HW_STATUS[0]), 0, 0 },
	{ "mmDC_I2C_DDC1_SPEED", REG_MMIO, 0x16de, &mmDC_I2C_DDC1_SPEED[0], sizeof(mmDC_I2C_DDC1_SPEED)/sizeof(mmDC_I2C_DDC1_SPEED[0]), 0, 0 },
	{ "mmDC_I2C_DDC1_SETUP", REG_MMIO, 0x16df, &mmDC_I2C_DDC1_SETUP[0], sizeof(mmDC_I2C_DDC1_SETUP)/sizeof(mmDC_I2C_DDC1_SETUP[0]), 0, 0 },
	{ "mmDCCG_AUDIO_DTO1_PHASE", REG_MMIO, 0x16e, &mmDCCG_AUDIO_DTO1_PHASE[0], sizeof(mmDCCG_AUDIO_DTO1_PHASE)/sizeof(mmDCCG_AUDIO_DTO1_PHASE[0]), 0, 0 },
	{ "mmDC_I2C_DDC2_SPEED", REG_MMIO, 0x16e0, &mmDC_I2C_DDC2_SPEED[0], sizeof(mmDC_I2C_DDC2_SPEED)/sizeof(mmDC_I2C_DDC2_SPEED[0]), 0, 0 },
	{ "mmDC_I2C_DDC2_SETUP", REG_MMIO, 0x16e1, &mmDC_I2C_DDC2_SETUP[0], sizeof(mmDC_I2C_DDC2_SETUP)/sizeof(mmDC_I2C_DDC2_SETUP[0]), 0, 0 },
	{ "mmDC_I2C_DDC3_SPEED", REG_MMIO, 0x16e2, &mmDC_I2C_DDC3_SPEED[0], sizeof(mmDC_I2C_DDC3_SPEED)/sizeof(mmDC_I2C_DDC3_SPEED[0]), 0, 0 },
	{ "mmDC_I2C_DDC3_SETUP", REG_MMIO, 0x16e3, &mmDC_I2C_DDC3_SETUP[0], sizeof(mmDC_I2C_DDC3_SETUP)/sizeof(mmDC_I2C_DDC3_SETUP[0]), 0, 0 },
	{ "mmDC_I2C_DDC4_SPEED", REG_MMIO, 0x16e4, &mmDC_I2C_DDC4_SPEED[0], sizeof(mmDC_I2C_DDC4_SPEED)/sizeof(mmDC_I2C_DDC4_SPEED[0]), 0, 0 },
	{ "mmDC_I2C_DDC4_SETUP", REG_MMIO, 0x16e5, &mmDC_I2C_DDC4_SETUP[0], sizeof(mmDC_I2C_DDC4_SETUP)/sizeof(mmDC_I2C_DDC4_SETUP[0]), 0, 0 },
	{ "mmDC_I2C_DDC5_SPEED", REG_MMIO, 0x16e6, &mmDC_I2C_DDC5_SPEED[0], sizeof(mmDC_I2C_DDC5_SPEED)/sizeof(mmDC_I2C_DDC5_SPEED[0]), 0, 0 },
	{ "mmDC_I2C_DDC5_SETUP", REG_MMIO, 0x16e7, &mmDC_I2C_DDC5_SETUP[0], sizeof(mmDC_I2C_DDC5_SETUP)/sizeof(mmDC_I2C_DDC5_SETUP[0]), 0, 0 },
	{ "mmDC_I2C_DDC6_SPEED", REG_MMIO, 0x16e8, &mmDC_I2C_DDC6_SPEED[0], sizeof(mmDC_I2C_DDC6_SPEED)/sizeof(mmDC_I2C_DDC6_SPEED[0]), 0, 0 },
	{ "mmDC_I2C_DDC6_SETUP", REG_MMIO, 0x16e9, &mmDC_I2C_DDC6_SETUP[0], sizeof(mmDC_I2C_DDC6_SETUP)/sizeof(mmDC_I2C_DDC6_SETUP[0]), 0, 0 },
	{ "mmDC_I2C_TRANSACTION0", REG_MMIO, 0x16ea, &mmDC_I2C_TRANSACTION0[0], sizeof(mmDC_I2C_TRANSACTION0)/sizeof(mmDC_I2C_TRANSACTION0[0]), 0, 0 },
	{ "mmDC_I2C_TRANSACTION1", REG_MMIO, 0x16eb, &mmDC_I2C_TRANSACTION1[0], sizeof(mmDC_I2C_TRANSACTION1)/sizeof(mmDC_I2C_TRANSACTION1[0]), 0, 0 },
	{ "mmDC_I2C_TRANSACTION2", REG_MMIO, 0x16ec, &mmDC_I2C_TRANSACTION2[0], sizeof(mmDC_I2C_TRANSACTION2)/sizeof(mmDC_I2C_TRANSACTION2[0]), 0, 0 },
	{ "mmDC_I2C_TRANSACTION3", REG_MMIO, 0x16ed, &mmDC_I2C_TRANSACTION3[0], sizeof(mmDC_I2C_TRANSACTION3)/sizeof(mmDC_I2C_TRANSACTION3[0]), 0, 0 },
	{ "mmDC_I2C_DATA", REG_MMIO, 0x16ee, &mmDC_I2C_DATA[0], sizeof(mmDC_I2C_DATA)/sizeof(mmDC_I2C_DATA[0]), 0, 0 },
	{ "mmDC_I2C_DDCVGA_HW_STATUS", REG_MMIO, 0x16ef, &mmDC_I2C_DDCVGA_HW_STATUS[0], sizeof(mmDC_I2C_DDCVGA_HW_STATUS)/sizeof(mmDC_I2C_DDCVGA_HW_STATUS[0]), 0, 0 },
	{ "mmDCCG_AUDIO_DTO1_MODULE", REG_MMIO, 0x16f, &mmDCCG_AUDIO_DTO1_MODULE[0], sizeof(mmDCCG_AUDIO_DTO1_MODULE)/sizeof(mmDCCG_AUDIO_DTO1_MODULE[0]), 0, 0 },
	{ "mmDC_I2C_DDCVGA_SPEED", REG_MMIO, 0x16f0, &mmDC_I2C_DDCVGA_SPEED[0], sizeof(mmDC_I2C_DDCVGA_SPEED)/sizeof(mmDC_I2C_DDCVGA_SPEED[0]), 0, 0 },
	{ "mmDC_I2C_DDCVGA_SETUP", REG_MMIO, 0x16f1, &mmDC_I2C_DDCVGA_SETUP[0], sizeof(mmDC_I2C_DDCVGA_SETUP)/sizeof(mmDC_I2C_DDCVGA_SETUP[0]), 0, 0 },
	{ "mmDC_I2C_EDID_DETECT_CTRL", REG_MMIO, 0x16f2, &mmDC_I2C_EDID_DETECT_CTRL[0], sizeof(mmDC_I2C_EDID_DETECT_CTRL)/sizeof(mmDC_I2C_EDID_DETECT_CTRL[0]), 0, 0 },
	{ "mmDC_I2C_READ_REQUEST_INTERRUPT", REG_MMIO, 0x16f3, &mmDC_I2C_READ_REQUEST_INTERRUPT[0], sizeof(mmDC_I2C_READ_REQUEST_INTERRUPT)/sizeof(mmDC_I2C_READ_REQUEST_INTERRUPT[0]), 0, 0 },
	{ "mmGENERIC_I2C_CONTROL", REG_MMIO, 0x16f4, &mmGENERIC_I2C_CONTROL[0], sizeof(mmGENERIC_I2C_CONTROL)/sizeof(mmGENERIC_I2C_CONTROL[0]), 0, 0 },
	{ "mmGENERIC_I2C_INTERRUPT_CONTROL", REG_MMIO, 0x16f5, &mmGENERIC_I2C_INTERRUPT_CONTROL[0], sizeof(mmGENERIC_I2C_INTERRUPT_CONTROL)/sizeof(mmGENERIC_I2C_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmGENERIC_I2C_STATUS", REG_MMIO, 0x16f6, &mmGENERIC_I2C_STATUS[0], sizeof(mmGENERIC_I2C_STATUS)/sizeof(mmGENERIC_I2C_STATUS[0]), 0, 0 },
	{ "mmGENERIC_I2C_SPEED", REG_MMIO, 0x16f7, &mmGENERIC_I2C_SPEED[0], sizeof(mmGENERIC_I2C_SPEED)/sizeof(mmGENERIC_I2C_SPEED[0]), 0, 0 },
	{ "mmGENERIC_I2C_SETUP", REG_MMIO, 0x16f8, &mmGENERIC_I2C_SETUP[0], sizeof(mmGENERIC_I2C_SETUP)/sizeof(mmGENERIC_I2C_SETUP[0]), 0, 0 },
	{ "mmGENERIC_I2C_TRANSACTION", REG_MMIO, 0x16f9, &mmGENERIC_I2C_TRANSACTION[0], sizeof(mmGENERIC_I2C_TRANSACTION)/sizeof(mmGENERIC_I2C_TRANSACTION[0]), 0, 0 },
	{ "mmGENERIC_I2C_DATA", REG_MMIO, 0x16fa, &mmGENERIC_I2C_DATA[0], sizeof(mmGENERIC_I2C_DATA)/sizeof(mmGENERIC_I2C_DATA[0]), 0, 0 },
	{ "mmGENERIC_I2C_PIN_SELECTION", REG_MMIO, 0x16fb, &mmGENERIC_I2C_PIN_SELECTION[0], sizeof(mmGENERIC_I2C_PIN_SELECTION)/sizeof(mmGENERIC_I2C_PIN_SELECTION[0]), 0, 0 },
	{ "mmGENERIC_I2C_PIN_DEBUG", REG_MMIO, 0x16fc, &mmGENERIC_I2C_PIN_DEBUG[0], sizeof(mmGENERIC_I2C_PIN_DEBUG)/sizeof(mmGENERIC_I2C_PIN_DEBUG[0]), 0, 0 },
	{ "ixCRT17", REG_SMC, 0x17, &ixCRT17[0], sizeof(ixCRT17)/sizeof(ixCRT17[0]), 0, 0 },
	{ "mmRIRB_SIZE", REG_MMIO, 0x17, &mmRIRB_SIZE[0], sizeof(mmRIRB_SIZE)/sizeof(mmRIRB_SIZE[0]), 0, 0 },
	{ "mmRIRB_STATUS", REG_MMIO, 0x17, &mmRIRB_STATUS[0], sizeof(mmRIRB_STATUS)/sizeof(mmRIRB_STATUS[0]), 0, 0 },
	{ "ixDCIO_DEBUG17", REG_SMC, 0x17, &ixDCIO_DEBUG17[0], sizeof(ixDCIO_DEBUG17)/sizeof(ixDCIO_DEBUG17[0]), 0, 0 },
	{ "ixDP_AUX_DEBUG_H", REG_SMC, 0x17, &ixDP_AUX_DEBUG_H[0], sizeof(ixDP_AUX_DEBUG_H)/sizeof(ixDP_AUX_DEBUG_H[0]), 0, 0 },
	{ "mmPERFCOUNTER_CNTL", REG_MMIO, 0x170, &mmPERFCOUNTER_CNTL[0], sizeof(mmPERFCOUNTER_CNTL)/sizeof(mmPERFCOUNTER_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON0_PERFCOUNTER_CNTL", REG_MMIO, 0x170, NULL, 0, 0, 0 },
	{ "mmPLL_REF_DIV", REG_MMIO, 0x1700, &mmPLL_REF_DIV[0], sizeof(mmPLL_REF_DIV)/sizeof(mmPLL_REF_DIV[0]), 0, 0 },
	{ "mmBPHYC_PLL0_PLL_REF_DIV", REG_MMIO, 0x1700, NULL, 0, 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED0", REG_MMIO, 0x1700, &mmPLL_MACRO_CNTL_RESERVED0[0], sizeof(mmPLL_MACRO_CNTL_RESERVED0)/sizeof(mmPLL_MACRO_CNTL_RESERVED0[0]), 0, 0 },
	{ "mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED0", REG_MMIO, 0x1700, NULL, 0, 0, 0 },
	{ "mmPLL_FB_DIV", REG_MMIO, 0x1701, &mmPLL_FB_DIV[0], sizeof(mmPLL_FB_DIV)/sizeof(mmPLL_FB_DIV[0]), 0, 0 },
	{ "mmBPHYC_PLL0_PLL_FB_DIV", REG_MMIO, 0x1701, NULL, 0, 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED1", REG_MMIO, 0x1701, &mmPLL_MACRO_CNTL_RESERVED1[0], sizeof(mmPLL_MACRO_CNTL_RESERVED1)/sizeof(mmPLL_MACRO_CNTL_RESERVED1[0]), 0, 0 },
	{ "mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED1", REG_MMIO, 0x1701, NULL, 0, 0, 0 },
	{ "mmPLL_POST_DIV", REG_MMIO, 0x1702, &mmPLL_POST_DIV[0], sizeof(mmPLL_POST_DIV)/sizeof(mmPLL_POST_DIV[0]), 0, 0 },
	{ "mmBPHYC_PLL0_PLL_POST_DIV", REG_MMIO, 0x1702, NULL, 0, 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED2", REG_MMIO, 0x1702, &mmPLL_MACRO_CNTL_RESERVED2[0], sizeof(mmPLL_MACRO_CNTL_RESERVED2)/sizeof(mmPLL_MACRO_CNTL_RESERVED2[0]), 0, 0 },
	{ "mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED2", REG_MMIO, 0x1702, NULL, 0, 0, 0 },
	{ "mmPLL_SS_AMOUNT_DSFRAC", REG_MMIO, 0x1703, &mmPLL_SS_AMOUNT_DSFRAC[0], sizeof(mmPLL_SS_AMOUNT_DSFRAC)/sizeof(mmPLL_SS_AMOUNT_DSFRAC[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED3", REG_MMIO, 0x1703, &mmPLL_MACRO_CNTL_RESERVED3[0], sizeof(mmPLL_MACRO_CNTL_RESERVED3)/sizeof(mmPLL_MACRO_CNTL_RESERVED3[0]), 0, 0 },
	{ "mmBPHYC_PLL0_PLL_SS_AMOUNT_DSFRAC", REG_MMIO, 0x1703, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED3", REG_MMIO, 0x1703, NULL, 0, 0, 0 },
	{ "mmPLL_SS_CNTL", REG_MMIO, 0x1704, &mmPLL_SS_CNTL[0], sizeof(mmPLL_SS_CNTL)/sizeof(mmPLL_SS_CNTL[0]), 0, 0 },
	{ "mmBPHYC_PLL0_PLL_SS_CNTL", REG_MMIO, 0x1704, NULL, 0, 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED4", REG_MMIO, 0x1704, &mmPLL_MACRO_CNTL_RESERVED4[0], sizeof(mmPLL_MACRO_CNTL_RESERVED4)/sizeof(mmPLL_MACRO_CNTL_RESERVED4[0]), 0, 0 },
	{ "mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED4", REG_MMIO, 0x1704, NULL, 0, 0, 0 },
	{ "mmPLL_DS_CNTL", REG_MMIO, 0x1705, &mmPLL_DS_CNTL[0], sizeof(mmPLL_DS_CNTL)/sizeof(mmPLL_DS_CNTL[0]), 0, 0 },
	{ "mmBPHYC_PLL0_PLL_DS_CNTL", REG_MMIO, 0x1705, NULL, 0, 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED5", REG_MMIO, 0x1705, &mmPLL_MACRO_CNTL_RESERVED5[0], sizeof(mmPLL_MACRO_CNTL_RESERVED5)/sizeof(mmPLL_MACRO_CNTL_RESERVED5[0]), 0, 0 },
	{ "mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED5", REG_MMIO, 0x1705, NULL, 0, 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_CONTROL_POWER_STATE", REG_SMC, 0x1705, &ixAZALIA_F2_CODEC_FUNCTION_CONTROL_POWER_STATE[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_POWER_STATE)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_POWER_STATE[0]), 0, 0 },
	{ "mmPLL_IDCLK_CNTL", REG_MMIO, 0x1706, &mmPLL_IDCLK_CNTL[0], sizeof(mmPLL_IDCLK_CNTL)/sizeof(mmPLL_IDCLK_CNTL[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED6", REG_MMIO, 0x1706, &mmPLL_MACRO_CNTL_RESERVED6[0], sizeof(mmPLL_MACRO_CNTL_RESERVED6)/sizeof(mmPLL_MACRO_CNTL_RESERVED6[0]), 0, 0 },
	{ "mmBPHYC_PLL0_PLL_IDCLK_CNTL", REG_MMIO, 0x1706, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED6", REG_MMIO, 0x1706, NULL, 0, 0, 0 },
	{ "mmPLL_CNTL", REG_MMIO, 0x1707, &mmPLL_CNTL[0], sizeof(mmPLL_CNTL)/sizeof(mmPLL_CNTL[0]), 0, 0 },
	{ "mmBPHYC_PLL0_PLL_CNTL", REG_MMIO, 0x1707, NULL, 0, 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED7", REG_MMIO, 0x1707, &mmPLL_MACRO_CNTL_RESERVED7[0], sizeof(mmPLL_MACRO_CNTL_RESERVED7)/sizeof(mmPLL_MACRO_CNTL_RESERVED7[0]), 0, 0 },
	{ "mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED7", REG_MMIO, 0x1707, NULL, 0, 0, 0 },
	{ "mmPLL_ANALOG", REG_MMIO, 0x1708, &mmPLL_ANALOG[0], sizeof(mmPLL_ANALOG)/sizeof(mmPLL_ANALOG[0]), 0, 0 },
	{ "mmBPHYC_PLL0_PLL_ANALOG", REG_MMIO, 0x1708, NULL, 0, 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED8", REG_MMIO, 0x1708, &mmPLL_MACRO_CNTL_RESERVED8[0], sizeof(mmPLL_MACRO_CNTL_RESERVED8)/sizeof(mmPLL_MACRO_CNTL_RESERVED8[0]), 0, 0 },
	{ "mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED8", REG_MMIO, 0x1708, NULL, 0, 0, 0 },
	{ "mmPLL_VREG_CNTL", REG_MMIO, 0x1709, &mmPLL_VREG_CNTL[0], sizeof(mmPLL_VREG_CNTL)/sizeof(mmPLL_VREG_CNTL[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED9", REG_MMIO, 0x1709, &mmPLL_MACRO_CNTL_RESERVED9[0], sizeof(mmPLL_MACRO_CNTL_RESERVED9)/sizeof(mmPLL_MACRO_CNTL_RESERVED9[0]), 0, 0 },
	{ "mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED9", REG_MMIO, 0x1709, NULL, 0, 0, 0 },
	{ "mmPLL_UNLOCK_DETECT_CNTL", REG_MMIO, 0x170a, &mmPLL_UNLOCK_DETECT_CNTL[0], sizeof(mmPLL_UNLOCK_DETECT_CNTL)/sizeof(mmPLL_UNLOCK_DETECT_CNTL[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED10", REG_MMIO, 0x170a, &mmPLL_MACRO_CNTL_RESERVED10[0], sizeof(mmPLL_MACRO_CNTL_RESERVED10)/sizeof(mmPLL_MACRO_CNTL_RESERVED10[0]), 0, 0 },
	{ "mmBPHYC_PLL0_PLL_UNLOCK_DETECT_CNTL", REG_MMIO, 0x170a, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED10", REG_MMIO, 0x170a, NULL, 0, 0, 0 },
	{ "mmPLL_DEBUG_CNTL", REG_MMIO, 0x170b, &mmPLL_DEBUG_CNTL[0], sizeof(mmPLL_DEBUG_CNTL)/sizeof(mmPLL_DEBUG_CNTL[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED11", REG_MMIO, 0x170b, &mmPLL_MACRO_CNTL_RESERVED11[0], sizeof(mmPLL_MACRO_CNTL_RESERVED11)/sizeof(mmPLL_MACRO_CNTL_RESERVED11[0]), 0, 0 },
	{ "mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED11", REG_MMIO, 0x170b, NULL, 0, 0, 0 },
	{ "mmPLL_UPDATE_LOCK", REG_MMIO, 0x170c, &mmPLL_UPDATE_LOCK[0], sizeof(mmPLL_UPDATE_LOCK)/sizeof(mmPLL_UPDATE_LOCK[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED12", REG_MMIO, 0x170c, &mmPLL_MACRO_CNTL_RESERVED12[0], sizeof(mmPLL_MACRO_CNTL_RESERVED12)/sizeof(mmPLL_MACRO_CNTL_RESERVED12[0]), 0, 0 },
	{ "mmBPHYC_PLL0_PLL_UPDATE_LOCK", REG_MMIO, 0x170c, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED12", REG_MMIO, 0x170c, NULL, 0, 0, 0 },
	{ "mmPLL_UPDATE_CNTL", REG_MMIO, 0x170d, &mmPLL_UPDATE_CNTL[0], sizeof(mmPLL_UPDATE_CNTL)/sizeof(mmPLL_UPDATE_CNTL[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED13", REG_MMIO, 0x170d, &mmPLL_MACRO_CNTL_RESERVED13[0], sizeof(mmPLL_MACRO_CNTL_RESERVED13)/sizeof(mmPLL_MACRO_CNTL_RESERVED13[0]), 0, 0 },
	{ "mmBPHYC_PLL0_PLL_UPDATE_CNTL", REG_MMIO, 0x170d, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED13", REG_MMIO, 0x170d, NULL, 0, 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED14", REG_MMIO, 0x170e, &mmPLL_MACRO_CNTL_RESERVED14[0], sizeof(mmPLL_MACRO_CNTL_RESERVED14)/sizeof(mmPLL_MACRO_CNTL_RESERVED14[0]), 0, 0 },
	{ "mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED14", REG_MMIO, 0x170e, NULL, 0, 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED15", REG_MMIO, 0x170f, &mmPLL_MACRO_CNTL_RESERVED15[0], sizeof(mmPLL_MACRO_CNTL_RESERVED15)/sizeof(mmPLL_MACRO_CNTL_RESERVED15[0]), 0, 0 },
	{ "mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED15", REG_MMIO, 0x170f, NULL, 0, 0, 0 },
	{ "mmPERFCOUNTER_STATE", REG_MMIO, 0x171, &mmPERFCOUNTER_STATE[0], sizeof(mmPERFCOUNTER_STATE)/sizeof(mmPERFCOUNTER_STATE[0]), 0, 0 },
	{ "mmDC_PERFMON0_PERFCOUNTER_STATE", REG_MMIO, 0x171, NULL, 0, 0, 0 },
	{ "mmPLL_XOR_LOCK", REG_MMIO, 0x1710, &mmPLL_XOR_LOCK[0], sizeof(mmPLL_XOR_LOCK)/sizeof(mmPLL_XOR_LOCK[0]), 0, 0 },
	{ "mmBPHYC_PLL0_PLL_XOR_LOCK", REG_MMIO, 0x1710, NULL, 0, 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED16", REG_MMIO, 0x1710, &mmPLL_MACRO_CNTL_RESERVED16[0], sizeof(mmPLL_MACRO_CNTL_RESERVED16)/sizeof(mmPLL_MACRO_CNTL_RESERVED16[0]), 0, 0 },
	{ "mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED16", REG_MMIO, 0x1710, NULL, 0, 0, 0 },
	{ "mmPLL_ANALOG_CNTL", REG_MMIO, 0x1711, &mmPLL_ANALOG_CNTL[0], sizeof(mmPLL_ANALOG_CNTL)/sizeof(mmPLL_ANALOG_CNTL[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED17", REG_MMIO, 0x1711, &mmPLL_MACRO_CNTL_RESERVED17[0], sizeof(mmPLL_MACRO_CNTL_RESERVED17)/sizeof(mmPLL_MACRO_CNTL_RESERVED17[0]), 0, 0 },
	{ "mmBPHYC_PLL0_PLL_ANALOG_CNTL", REG_MMIO, 0x1711, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED17", REG_MMIO, 0x1711, NULL, 0, 0, 0 },
	{ "mmVGA25_PPLL_REF_DIV", REG_MMIO, 0x1712, &mmVGA25_PPLL_REF_DIV[0], sizeof(mmVGA25_PPLL_REF_DIV)/sizeof(mmVGA25_PPLL_REF_DIV[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED18", REG_MMIO, 0x1712, &mmPLL_MACRO_CNTL_RESERVED18[0], sizeof(mmPLL_MACRO_CNTL_RESERVED18)/sizeof(mmPLL_MACRO_CNTL_RESERVED18[0]), 0, 0 },
	{ "mmBPHYC_PLL0_VGA25_PPLL_REF_DIV", REG_MMIO, 0x1712, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED18", REG_MMIO, 0x1712, NULL, 0, 0, 0 },
	{ "mmVGA28_PPLL_REF_DIV", REG_MMIO, 0x1713, &mmVGA28_PPLL_REF_DIV[0], sizeof(mmVGA28_PPLL_REF_DIV)/sizeof(mmVGA28_PPLL_REF_DIV[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED19", REG_MMIO, 0x1713, &mmPLL_MACRO_CNTL_RESERVED19[0], sizeof(mmPLL_MACRO_CNTL_RESERVED19)/sizeof(mmPLL_MACRO_CNTL_RESERVED19[0]), 0, 0 },
	{ "mmBPHYC_PLL0_VGA28_PPLL_REF_DIV", REG_MMIO, 0x1713, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED19", REG_MMIO, 0x1713, NULL, 0, 0, 0 },
	{ "mmVGA41_PPLL_REF_DIV", REG_MMIO, 0x1714, &mmVGA41_PPLL_REF_DIV[0], sizeof(mmVGA41_PPLL_REF_DIV)/sizeof(mmVGA41_PPLL_REF_DIV[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED20", REG_MMIO, 0x1714, &mmPLL_MACRO_CNTL_RESERVED20[0], sizeof(mmPLL_MACRO_CNTL_RESERVED20)/sizeof(mmPLL_MACRO_CNTL_RESERVED20[0]), 0, 0 },
	{ "mmBPHYC_PLL0_VGA41_PPLL_REF_DIV", REG_MMIO, 0x1714, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED20", REG_MMIO, 0x1714, NULL, 0, 0, 0 },
	{ "mmVGA25_PPLL_FB_DIV", REG_MMIO, 0x1715, &mmVGA25_PPLL_FB_DIV[0], sizeof(mmVGA25_PPLL_FB_DIV)/sizeof(mmVGA25_PPLL_FB_DIV[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED21", REG_MMIO, 0x1715, &mmPLL_MACRO_CNTL_RESERVED21[0], sizeof(mmPLL_MACRO_CNTL_RESERVED21)/sizeof(mmPLL_MACRO_CNTL_RESERVED21[0]), 0, 0 },
	{ "mmBPHYC_PLL0_VGA25_PPLL_FB_DIV", REG_MMIO, 0x1715, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED21", REG_MMIO, 0x1715, NULL, 0, 0, 0 },
	{ "mmVGA28_PPLL_FB_DIV", REG_MMIO, 0x1716, &mmVGA28_PPLL_FB_DIV[0], sizeof(mmVGA28_PPLL_FB_DIV)/sizeof(mmVGA28_PPLL_FB_DIV[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED22", REG_MMIO, 0x1716, &mmPLL_MACRO_CNTL_RESERVED22[0], sizeof(mmPLL_MACRO_CNTL_RESERVED22)/sizeof(mmPLL_MACRO_CNTL_RESERVED22[0]), 0, 0 },
	{ "mmBPHYC_PLL0_VGA28_PPLL_FB_DIV", REG_MMIO, 0x1716, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED22", REG_MMIO, 0x1716, NULL, 0, 0, 0 },
	{ "mmVGA41_PPLL_FB_DIV", REG_MMIO, 0x1717, &mmVGA41_PPLL_FB_DIV[0], sizeof(mmVGA41_PPLL_FB_DIV)/sizeof(mmVGA41_PPLL_FB_DIV[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED23", REG_MMIO, 0x1717, &mmPLL_MACRO_CNTL_RESERVED23[0], sizeof(mmPLL_MACRO_CNTL_RESERVED23)/sizeof(mmPLL_MACRO_CNTL_RESERVED23[0]), 0, 0 },
	{ "mmBPHYC_PLL0_VGA41_PPLL_FB_DIV", REG_MMIO, 0x1717, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED23", REG_MMIO, 0x1717, NULL, 0, 0, 0 },
	{ "mmVGA25_PPLL_POST_DIV", REG_MMIO, 0x1718, &mmVGA25_PPLL_POST_DIV[0], sizeof(mmVGA25_PPLL_POST_DIV)/sizeof(mmVGA25_PPLL_POST_DIV[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED24", REG_MMIO, 0x1718, &mmPLL_MACRO_CNTL_RESERVED24[0], sizeof(mmPLL_MACRO_CNTL_RESERVED24)/sizeof(mmPLL_MACRO_CNTL_RESERVED24[0]), 0, 0 },
	{ "mmBPHYC_PLL0_VGA25_PPLL_POST_DIV", REG_MMIO, 0x1718, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED24", REG_MMIO, 0x1718, NULL, 0, 0, 0 },
	{ "mmVGA28_PPLL_POST_DIV", REG_MMIO, 0x1719, &mmVGA28_PPLL_POST_DIV[0], sizeof(mmVGA28_PPLL_POST_DIV)/sizeof(mmVGA28_PPLL_POST_DIV[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED25", REG_MMIO, 0x1719, &mmPLL_MACRO_CNTL_RESERVED25[0], sizeof(mmPLL_MACRO_CNTL_RESERVED25)/sizeof(mmPLL_MACRO_CNTL_RESERVED25[0]), 0, 0 },
	{ "mmBPHYC_PLL0_VGA28_PPLL_POST_DIV", REG_MMIO, 0x1719, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED25", REG_MMIO, 0x1719, NULL, 0, 0, 0 },
	{ "mmVGA41_PPLL_POST_DIV", REG_MMIO, 0x171a, &mmVGA41_PPLL_POST_DIV[0], sizeof(mmVGA41_PPLL_POST_DIV)/sizeof(mmVGA41_PPLL_POST_DIV[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED26", REG_MMIO, 0x171a, &mmPLL_MACRO_CNTL_RESERVED26[0], sizeof(mmPLL_MACRO_CNTL_RESERVED26)/sizeof(mmPLL_MACRO_CNTL_RESERVED26[0]), 0, 0 },
	{ "mmBPHYC_PLL0_VGA41_PPLL_POST_DIV", REG_MMIO, 0x171a, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED26", REG_MMIO, 0x171a, NULL, 0, 0, 0 },
	{ "mmVGA25_PPLL_ANALOG", REG_MMIO, 0x171b, &mmVGA25_PPLL_ANALOG[0], sizeof(mmVGA25_PPLL_ANALOG)/sizeof(mmVGA25_PPLL_ANALOG[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED27", REG_MMIO, 0x171b, &mmPLL_MACRO_CNTL_RESERVED27[0], sizeof(mmPLL_MACRO_CNTL_RESERVED27)/sizeof(mmPLL_MACRO_CNTL_RESERVED27[0]), 0, 0 },
	{ "mmBPHYC_PLL0_VGA25_PPLL_ANALOG", REG_MMIO, 0x171b, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED27", REG_MMIO, 0x171b, NULL, 0, 0, 0 },
	{ "mmVGA28_PPLL_ANALOG", REG_MMIO, 0x171c, &mmVGA28_PPLL_ANALOG[0], sizeof(mmVGA28_PPLL_ANALOG)/sizeof(mmVGA28_PPLL_ANALOG[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED28", REG_MMIO, 0x171c, &mmPLL_MACRO_CNTL_RESERVED28[0], sizeof(mmPLL_MACRO_CNTL_RESERVED28)/sizeof(mmPLL_MACRO_CNTL_RESERVED28[0]), 0, 0 },
	{ "mmBPHYC_PLL0_VGA28_PPLL_ANALOG", REG_MMIO, 0x171c, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED28", REG_MMIO, 0x171c, NULL, 0, 0, 0 },
	{ "mmVGA41_PPLL_ANALOG", REG_MMIO, 0x171d, &mmVGA41_PPLL_ANALOG[0], sizeof(mmVGA41_PPLL_ANALOG)/sizeof(mmVGA41_PPLL_ANALOG[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED29", REG_MMIO, 0x171d, &mmPLL_MACRO_CNTL_RESERVED29[0], sizeof(mmPLL_MACRO_CNTL_RESERVED29)/sizeof(mmPLL_MACRO_CNTL_RESERVED29[0]), 0, 0 },
	{ "mmBPHYC_PLL0_VGA41_PPLL_ANALOG", REG_MMIO, 0x171d, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED29", REG_MMIO, 0x171d, NULL, 0, 0, 0 },
	{ "mmDISPPLL_BG_CNTL", REG_MMIO, 0x171e, &mmDISPPLL_BG_CNTL[0], sizeof(mmDISPPLL_BG_CNTL)/sizeof(mmDISPPLL_BG_CNTL[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED30", REG_MMIO, 0x171e, &mmPLL_MACRO_CNTL_RESERVED30[0], sizeof(mmPLL_MACRO_CNTL_RESERVED30)/sizeof(mmPLL_MACRO_CNTL_RESERVED30[0]), 0, 0 },
	{ "mmBPHYC_PLL0_DISPPLL_BG_CNTL", REG_MMIO, 0x171e, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED30", REG_MMIO, 0x171e, NULL, 0, 0, 0 },
	{ "mmPPLL_DIV_UPDATE_DEBUG", REG_MMIO, 0x171f, &mmPPLL_DIV_UPDATE_DEBUG[0], sizeof(mmPPLL_DIV_UPDATE_DEBUG)/sizeof(mmPPLL_DIV_UPDATE_DEBUG[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED31", REG_MMIO, 0x171f, &mmPLL_MACRO_CNTL_RESERVED31[0], sizeof(mmPLL_MACRO_CNTL_RESERVED31)/sizeof(mmPLL_MACRO_CNTL_RESERVED31[0]), 0, 0 },
	{ "mmBPHYC_PLL0_PPLL_DIV_UPDATE_DEBUG", REG_MMIO, 0x171f, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED31", REG_MMIO, 0x171f, NULL, 0, 0, 0 },
	{ "mmPERFMON_CVALUE_INT_MISC", REG_MMIO, 0x172, &mmPERFMON_CVALUE_INT_MISC[0], sizeof(mmPERFMON_CVALUE_INT_MISC)/sizeof(mmPERFMON_CVALUE_INT_MISC[0]), 0, 0 },
	{ "mmDC_PERFMON0_PERFMON_CVALUE_INT_MISC", REG_MMIO, 0x172, NULL, 0, 0, 0 },
	{ "mmPPLL_STATUS_DEBUG", REG_MMIO, 0x1720, &mmPPLL_STATUS_DEBUG[0], sizeof(mmPPLL_STATUS_DEBUG)/sizeof(mmPPLL_STATUS_DEBUG[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED32", REG_MMIO, 0x1720, &mmPLL_MACRO_CNTL_RESERVED32[0], sizeof(mmPLL_MACRO_CNTL_RESERVED32)/sizeof(mmPLL_MACRO_CNTL_RESERVED32[0]), 0, 0 },
	{ "mmBPHYC_PLL0_PPLL_STATUS_DEBUG", REG_MMIO, 0x1720, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED32", REG_MMIO, 0x1720, NULL, 0, 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID", REG_SMC, 0x1720, &ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID[0]), 0, 0 },
	{ "mmPPLL_DEBUG_MUX_CNTL", REG_MMIO, 0x1721, &mmPPLL_DEBUG_MUX_CNTL[0], sizeof(mmPPLL_DEBUG_MUX_CNTL)/sizeof(mmPPLL_DEBUG_MUX_CNTL[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED33", REG_MMIO, 0x1721, &mmPLL_MACRO_CNTL_RESERVED33[0], sizeof(mmPLL_MACRO_CNTL_RESERVED33)/sizeof(mmPLL_MACRO_CNTL_RESERVED33[0]), 0, 0 },
	{ "mmBPHYC_PLL0_PPLL_DEBUG_MUX_CNTL", REG_MMIO, 0x1721, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED33", REG_MMIO, 0x1721, NULL, 0, 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_2", REG_SMC, 0x1721, &ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_2[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_2)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_2[0]), 0, 0 },
	{ "mmPPLL_SPARE0", REG_MMIO, 0x1722, &mmPPLL_SPARE0[0], sizeof(mmPPLL_SPARE0)/sizeof(mmPPLL_SPARE0[0]), 0, 0 },
	{ "mmBPHYC_PLL0_PPLL_SPARE0", REG_MMIO, 0x1722, NULL, 0, 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED34", REG_MMIO, 0x1722, &mmPLL_MACRO_CNTL_RESERVED34[0], sizeof(mmPLL_MACRO_CNTL_RESERVED34)/sizeof(mmPLL_MACRO_CNTL_RESERVED34[0]), 0, 0 },
	{ "mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED34", REG_MMIO, 0x1722, NULL, 0, 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_3", REG_SMC, 0x1722, &ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_3[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_3)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_3[0]), 0, 0 },
	{ "mmPPLL_SPARE1", REG_MMIO, 0x1723, &mmPPLL_SPARE1[0], sizeof(mmPPLL_SPARE1)/sizeof(mmPPLL_SPARE1[0]), 0, 0 },
	{ "mmBPHYC_PLL0_PPLL_SPARE1", REG_MMIO, 0x1723, NULL, 0, 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED35", REG_MMIO, 0x1723, &mmPLL_MACRO_CNTL_RESERVED35[0], sizeof(mmPLL_MACRO_CNTL_RESERVED35)/sizeof(mmPLL_MACRO_CNTL_RESERVED35[0]), 0, 0 },
	{ "mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED35", REG_MMIO, 0x1723, NULL, 0, 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_4", REG_SMC, 0x1723, &ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_4[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_4)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_4[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED36", REG_MMIO, 0x1724, &mmPLL_MACRO_CNTL_RESERVED36[0], sizeof(mmPLL_MACRO_CNTL_RESERVED36)/sizeof(mmPLL_MACRO_CNTL_RESERVED36[0]), 0, 0 },
	{ "mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED36", REG_MMIO, 0x1724, NULL, 0, 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED37", REG_MMIO, 0x1725, &mmPLL_MACRO_CNTL_RESERVED37[0], sizeof(mmPLL_MACRO_CNTL_RESERVED37)/sizeof(mmPLL_MACRO_CNTL_RESERVED37[0]), 0, 0 },
	{ "mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED37", REG_MMIO, 0x1725, NULL, 0, 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED38", REG_MMIO, 0x1726, &mmPLL_MACRO_CNTL_RESERVED38[0], sizeof(mmPLL_MACRO_CNTL_RESERVED38)/sizeof(mmPLL_MACRO_CNTL_RESERVED38[0]), 0, 0 },
	{ "mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED38", REG_MMIO, 0x1726, NULL, 0, 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED39", REG_MMIO, 0x1727, &mmPLL_MACRO_CNTL_RESERVED39[0], sizeof(mmPLL_MACRO_CNTL_RESERVED39)/sizeof(mmPLL_MACRO_CNTL_RESERVED39[0]), 0, 0 },
	{ "mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED39", REG_MMIO, 0x1727, NULL, 0, 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED40", REG_MMIO, 0x1728, &mmPLL_MACRO_CNTL_RESERVED40[0], sizeof(mmPLL_MACRO_CNTL_RESERVED40)/sizeof(mmPLL_MACRO_CNTL_RESERVED40[0]), 0, 0 },
	{ "mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED40", REG_MMIO, 0x1728, NULL, 0, 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED41", REG_MMIO, 0x1729, &mmPLL_MACRO_CNTL_RESERVED41[0], sizeof(mmPLL_MACRO_CNTL_RESERVED41)/sizeof(mmPLL_MACRO_CNTL_RESERVED41[0]), 0, 0 },
	{ "mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED41", REG_MMIO, 0x1729, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL1_PLL_REF_DIV", REG_MMIO, 0x172a, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED0", REG_MMIO, 0x172a, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL1_PLL_FB_DIV", REG_MMIO, 0x172b, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED1", REG_MMIO, 0x172b, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL1_PLL_POST_DIV", REG_MMIO, 0x172c, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED2", REG_MMIO, 0x172c, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL1_PLL_SS_AMOUNT_DSFRAC", REG_MMIO, 0x172d, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED3", REG_MMIO, 0x172d, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL1_PLL_SS_CNTL", REG_MMIO, 0x172e, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED4", REG_MMIO, 0x172e, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL1_PLL_DS_CNTL", REG_MMIO, 0x172f, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED5", REG_MMIO, 0x172f, NULL, 0, 0, 0 },
	{ "mmPERFMON_CNTL", REG_MMIO, 0x173, &mmPERFMON_CNTL[0], sizeof(mmPERFMON_CNTL)/sizeof(mmPERFMON_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON0_PERFMON_CNTL", REG_MMIO, 0x173, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL1_PLL_IDCLK_CNTL", REG_MMIO, 0x1730, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED6", REG_MMIO, 0x1730, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL1_PLL_CNTL", REG_MMIO, 0x1731, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED7", REG_MMIO, 0x1731, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL1_PLL_ANALOG", REG_MMIO, 0x1732, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED8", REG_MMIO, 0x1732, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL1_PLL_VREG_CNTL", REG_MMIO, 0x1733, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED9", REG_MMIO, 0x1733, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL1_PLL_UNLOCK_DETECT_CNTL", REG_MMIO, 0x1734, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED10", REG_MMIO, 0x1734, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL1_PLL_DEBUG_CNTL", REG_MMIO, 0x1735, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED11", REG_MMIO, 0x1735, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL1_PLL_UPDATE_LOCK", REG_MMIO, 0x1736, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED12", REG_MMIO, 0x1736, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL1_PLL_UPDATE_CNTL", REG_MMIO, 0x1737, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED13", REG_MMIO, 0x1737, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED14", REG_MMIO, 0x1738, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED15", REG_MMIO, 0x1739, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL1_PLL_XOR_LOCK", REG_MMIO, 0x173a, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED16", REG_MMIO, 0x173a, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL1_PLL_ANALOG_CNTL", REG_MMIO, 0x173b, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED17", REG_MMIO, 0x173b, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL1_VGA25_PPLL_REF_DIV", REG_MMIO, 0x173c, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED18", REG_MMIO, 0x173c, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL1_VGA28_PPLL_REF_DIV", REG_MMIO, 0x173d, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED19", REG_MMIO, 0x173d, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL1_VGA41_PPLL_REF_DIV", REG_MMIO, 0x173e, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED20", REG_MMIO, 0x173e, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL1_VGA25_PPLL_FB_DIV", REG_MMIO, 0x173f, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED21", REG_MMIO, 0x173f, NULL, 0, 0, 0 },
	{ "mmPERFMON_CVALUE_LOW", REG_MMIO, 0x174, &mmPERFMON_CVALUE_LOW[0], sizeof(mmPERFMON_CVALUE_LOW)/sizeof(mmPERFMON_CVALUE_LOW[0]), 0, 0 },
	{ "mmDC_PERFMON0_PERFMON_CVALUE_LOW", REG_MMIO, 0x174, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL1_VGA28_PPLL_FB_DIV", REG_MMIO, 0x1740, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED22", REG_MMIO, 0x1740, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL1_VGA41_PPLL_FB_DIV", REG_MMIO, 0x1741, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED23", REG_MMIO, 0x1741, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL1_VGA25_PPLL_POST_DIV", REG_MMIO, 0x1742, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED24", REG_MMIO, 0x1742, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL1_VGA28_PPLL_POST_DIV", REG_MMIO, 0x1743, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED25", REG_MMIO, 0x1743, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL1_VGA41_PPLL_POST_DIV", REG_MMIO, 0x1744, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED26", REG_MMIO, 0x1744, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL1_VGA25_PPLL_ANALOG", REG_MMIO, 0x1745, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED27", REG_MMIO, 0x1745, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL1_VGA28_PPLL_ANALOG", REG_MMIO, 0x1746, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED28", REG_MMIO, 0x1746, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL1_VGA41_PPLL_ANALOG", REG_MMIO, 0x1747, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED29", REG_MMIO, 0x1747, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL1_DISPPLL_BG_CNTL", REG_MMIO, 0x1748, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED30", REG_MMIO, 0x1748, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL1_PPLL_DIV_UPDATE_DEBUG", REG_MMIO, 0x1749, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED31", REG_MMIO, 0x1749, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL1_PPLL_STATUS_DEBUG", REG_MMIO, 0x174a, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED32", REG_MMIO, 0x174a, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL1_PPLL_DEBUG_MUX_CNTL", REG_MMIO, 0x174b, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED33", REG_MMIO, 0x174b, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL1_PPLL_SPARE0", REG_MMIO, 0x174c, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED34", REG_MMIO, 0x174c, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL1_PPLL_SPARE1", REG_MMIO, 0x174d, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED35", REG_MMIO, 0x174d, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED36", REG_MMIO, 0x174e, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED37", REG_MMIO, 0x174f, NULL, 0, 0, 0 },
	{ "mmPERFMON_HI", REG_MMIO, 0x175, &mmPERFMON_HI[0], sizeof(mmPERFMON_HI)/sizeof(mmPERFMON_HI[0]), 0, 0 },
	{ "mmDC_PERFMON0_PERFMON_HI", REG_MMIO, 0x175, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED38", REG_MMIO, 0x1750, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED39", REG_MMIO, 0x1751, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED40", REG_MMIO, 0x1752, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED41", REG_MMIO, 0x1753, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL2_PLL_REF_DIV", REG_MMIO, 0x1754, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED0", REG_MMIO, 0x1754, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL2_PLL_FB_DIV", REG_MMIO, 0x1755, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED1", REG_MMIO, 0x1755, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL2_PLL_POST_DIV", REG_MMIO, 0x1756, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED2", REG_MMIO, 0x1756, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL2_PLL_SS_AMOUNT_DSFRAC", REG_MMIO, 0x1757, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED3", REG_MMIO, 0x1757, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL2_PLL_SS_CNTL", REG_MMIO, 0x1758, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED4", REG_MMIO, 0x1758, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL2_PLL_DS_CNTL", REG_MMIO, 0x1759, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED5", REG_MMIO, 0x1759, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL2_PLL_IDCLK_CNTL", REG_MMIO, 0x175a, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED6", REG_MMIO, 0x175a, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL2_PLL_CNTL", REG_MMIO, 0x175b, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED7", REG_MMIO, 0x175b, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL2_PLL_ANALOG", REG_MMIO, 0x175c, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED8", REG_MMIO, 0x175c, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL2_PLL_VREG_CNTL", REG_MMIO, 0x175d, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED9", REG_MMIO, 0x175d, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL2_PLL_UNLOCK_DETECT_CNTL", REG_MMIO, 0x175e, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED10", REG_MMIO, 0x175e, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL2_PLL_DEBUG_CNTL", REG_MMIO, 0x175f, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED11", REG_MMIO, 0x175f, NULL, 0, 0, 0 },
	{ "mmPERFMON_LOW", REG_MMIO, 0x176, &mmPERFMON_LOW[0], sizeof(mmPERFMON_LOW)/sizeof(mmPERFMON_LOW[0]), 0, 0 },
	{ "mmDC_PERFMON0_PERFMON_LOW", REG_MMIO, 0x176, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL2_PLL_UPDATE_LOCK", REG_MMIO, 0x1760, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED12", REG_MMIO, 0x1760, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL2_PLL_UPDATE_CNTL", REG_MMIO, 0x1761, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED13", REG_MMIO, 0x1761, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED14", REG_MMIO, 0x1762, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED15", REG_MMIO, 0x1763, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL2_PLL_XOR_LOCK", REG_MMIO, 0x1764, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED16", REG_MMIO, 0x1764, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL2_PLL_ANALOG_CNTL", REG_MMIO, 0x1765, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED17", REG_MMIO, 0x1765, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL2_VGA25_PPLL_REF_DIV", REG_MMIO, 0x1766, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED18", REG_MMIO, 0x1766, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL2_VGA28_PPLL_REF_DIV", REG_MMIO, 0x1767, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED19", REG_MMIO, 0x1767, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL2_VGA41_PPLL_REF_DIV", REG_MMIO, 0x1768, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED20", REG_MMIO, 0x1768, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL2_VGA25_PPLL_FB_DIV", REG_MMIO, 0x1769, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED21", REG_MMIO, 0x1769, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL2_VGA28_PPLL_FB_DIV", REG_MMIO, 0x176a, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED22", REG_MMIO, 0x176a, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL2_VGA41_PPLL_FB_DIV", REG_MMIO, 0x176b, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED23", REG_MMIO, 0x176b, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL2_VGA25_PPLL_POST_DIV", REG_MMIO, 0x176c, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED24", REG_MMIO, 0x176c, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL2_VGA28_PPLL_POST_DIV", REG_MMIO, 0x176d, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED25", REG_MMIO, 0x176d, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL2_VGA41_PPLL_POST_DIV", REG_MMIO, 0x176e, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED26", REG_MMIO, 0x176e, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL2_VGA25_PPLL_ANALOG", REG_MMIO, 0x176f, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED27", REG_MMIO, 0x176f, NULL, 0, 0, 0 },
	{ "mmPERFMON_TEST_DEBUG_INDEX", REG_MMIO, 0x177, &mmPERFMON_TEST_DEBUG_INDEX[0], sizeof(mmPERFMON_TEST_DEBUG_INDEX)/sizeof(mmPERFMON_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmDC_PERFMON0_PERFMON_TEST_DEBUG_INDEX", REG_MMIO, 0x177, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL2_VGA28_PPLL_ANALOG", REG_MMIO, 0x1770, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED28", REG_MMIO, 0x1770, NULL, 0, 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION", REG_SMC, 0x1770, &ixAZALIA_F2_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION[0]), 0, 0 },
	{ "mmBPHYC_PLL2_VGA41_PPLL_ANALOG", REG_MMIO, 0x1771, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED29", REG_MMIO, 0x1771, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL2_DISPPLL_BG_CNTL", REG_MMIO, 0x1772, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED30", REG_MMIO, 0x1772, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL2_PPLL_DIV_UPDATE_DEBUG", REG_MMIO, 0x1773, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED31", REG_MMIO, 0x1773, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL2_PPLL_STATUS_DEBUG", REG_MMIO, 0x1774, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED32", REG_MMIO, 0x1774, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL2_PPLL_DEBUG_MUX_CNTL", REG_MMIO, 0x1775, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED33", REG_MMIO, 0x1775, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL2_PPLL_SPARE0", REG_MMIO, 0x1776, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED34", REG_MMIO, 0x1776, NULL, 0, 0, 0 },
	{ "mmBPHYC_PLL2_PPLL_SPARE1", REG_MMIO, 0x1777, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED35", REG_MMIO, 0x1777, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED36", REG_MMIO, 0x1778, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED37", REG_MMIO, 0x1779, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED38", REG_MMIO, 0x177a, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED39", REG_MMIO, 0x177b, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED40", REG_MMIO, 0x177c, NULL, 0, 0, 0 },
	{ "mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED41", REG_MMIO, 0x177d, NULL, 0, 0, 0 },
	{ "mmPERFMON_TEST_DEBUG_DATA", REG_MMIO, 0x178, &mmPERFMON_TEST_DEBUG_DATA[0], sizeof(mmPERFMON_TEST_DEBUG_DATA)/sizeof(mmPERFMON_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmDC_PERFMON0_PERFMON_TEST_DEBUG_DATA", REG_MMIO, 0x178, NULL, 0, 0, 0 },
	{ "mmAZALIA_STREAM_INDEX", REG_MMIO, 0x1780, &mmAZALIA_STREAM_INDEX[0], sizeof(mmAZALIA_STREAM_INDEX)/sizeof(mmAZALIA_STREAM_INDEX[0]), 0, 0 },
	{ "mmAZF0STREAM0_AZALIA_STREAM_INDEX", REG_MMIO, 0x1780, NULL, 0, 0, 0 },
	{ "mmAZALIA_STREAM_DATA", REG_MMIO, 0x1781, &mmAZALIA_STREAM_DATA[0], sizeof(mmAZALIA_STREAM_DATA)/sizeof(mmAZALIA_STREAM_DATA[0]), 0, 0 },
	{ "mmAZF0STREAM0_AZALIA_STREAM_DATA", REG_MMIO, 0x1781, NULL, 0, 0, 0 },
	{ "mmAZF0STREAM1_AZALIA_STREAM_INDEX", REG_MMIO, 0x1782, NULL, 0, 0, 0 },
	{ "mmAZF0STREAM1_AZALIA_STREAM_DATA", REG_MMIO, 0x1783, NULL, 0, 0, 0 },
	{ "mmAZF0STREAM2_AZALIA_STREAM_INDEX", REG_MMIO, 0x1784, NULL, 0, 0, 0 },
	{ "mmAZF0STREAM2_AZALIA_STREAM_DATA", REG_MMIO, 0x1785, NULL, 0, 0, 0 },
	{ "mmAZF0STREAM3_AZALIA_STREAM_INDEX", REG_MMIO, 0x1786, NULL, 0, 0, 0 },
	{ "mmAZF0STREAM3_AZALIA_STREAM_DATA", REG_MMIO, 0x1787, NULL, 0, 0, 0 },
	{ "mmAZF0STREAM4_AZALIA_STREAM_INDEX", REG_MMIO, 0x1788, NULL, 0, 0, 0 },
	{ "mmAZF0STREAM4_AZALIA_STREAM_DATA", REG_MMIO, 0x1789, NULL, 0, 0, 0 },
	{ "mmAZF0STREAM5_AZALIA_STREAM_INDEX", REG_MMIO, 0x178a, NULL, 0, 0, 0 },
	{ "mmAZF0STREAM5_AZALIA_STREAM_DATA", REG_MMIO, 0x178b, NULL, 0, 0, 0 },
	{ "mmAZF0STREAM6_AZALIA_STREAM_INDEX", REG_MMIO, 0x178c, NULL, 0, 0, 0 },
	{ "mmAZF0STREAM6_AZALIA_STREAM_DATA", REG_MMIO, 0x178d, NULL, 0, 0, 0 },
	{ "mmAZF0STREAM7_AZALIA_STREAM_INDEX", REG_MMIO, 0x178e, NULL, 0, 0, 0 },
	{ "mmAZF0STREAM7_AZALIA_STREAM_DATA", REG_MMIO, 0x178f, NULL, 0, 0, 0 },
	{ "mmPERFMON_CNTL2", REG_MMIO, 0x17a, &mmPERFMON_CNTL2[0], sizeof(mmPERFMON_CNTL2)/sizeof(mmPERFMON_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON0_PERFMON_CNTL2", REG_MMIO, 0x17a, NULL, 0, 0, 0 },
	{ "mmAZALIA_F0_CODEC_ENDPOINT_INDEX", REG_MMIO, 0x17a8, &mmAZALIA_F0_CODEC_ENDPOINT_INDEX[0], sizeof(mmAZALIA_F0_CODEC_ENDPOINT_INDEX)/sizeof(mmAZALIA_F0_CODEC_ENDPOINT_INDEX[0]), 0, 0 },
	{ "mmAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_INDEX", REG_MMIO, 0x17a8, NULL, 0, 0, 0 },
	{ "mmAZALIA_F0_CODEC_ENDPOINT_DATA", REG_MMIO, 0x17a9, &mmAZALIA_F0_CODEC_ENDPOINT_DATA[0], sizeof(mmAZALIA_F0_CODEC_ENDPOINT_DATA)/sizeof(mmAZALIA_F0_CODEC_ENDPOINT_DATA[0]), 0, 0 },
	{ "mmAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_DATA", REG_MMIO, 0x17a9, NULL, 0, 0, 0 },
	{ "mmAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_INDEX", REG_MMIO, 0x17ac, NULL, 0, 0, 0 },
	{ "mmAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_DATA", REG_MMIO, 0x17ad, NULL, 0, 0, 0 },
	{ "mmAZF0ENDPOINT2_AZALIA_F0_CODEC_ENDPOINT_INDEX", REG_MMIO, 0x17b0, NULL, 0, 0, 0 },
	{ "mmAZF0ENDPOINT2_AZALIA_F0_CODEC_ENDPOINT_DATA", REG_MMIO, 0x17b1, NULL, 0, 0, 0 },
	{ "mmAZF0ENDPOINT3_AZALIA_F0_CODEC_ENDPOINT_INDEX", REG_MMIO, 0x17b4, NULL, 0, 0, 0 },
	{ "mmAZF0ENDPOINT3_AZALIA_F0_CODEC_ENDPOINT_DATA", REG_MMIO, 0x17b5, NULL, 0, 0, 0 },
	{ "mmAZF0ENDPOINT4_AZALIA_F0_CODEC_ENDPOINT_INDEX", REG_MMIO, 0x17b8, NULL, 0, 0, 0 },
	{ "mmAZF0ENDPOINT4_AZALIA_F0_CODEC_ENDPOINT_DATA", REG_MMIO, 0x17b9, NULL, 0, 0, 0 },
	{ "mmAZF0ENDPOINT5_AZALIA_F0_CODEC_ENDPOINT_INDEX", REG_MMIO, 0x17bc, NULL, 0, 0, 0 },
	{ "mmAZF0ENDPOINT5_AZALIA_F0_CODEC_ENDPOINT_DATA", REG_MMIO, 0x17bd, NULL, 0, 0, 0 },
	{ "mmDCCG_TEST_DEBUG_INDEX", REG_MMIO, 0x17c, &mmDCCG_TEST_DEBUG_INDEX[0], sizeof(mmDCCG_TEST_DEBUG_INDEX)/sizeof(mmDCCG_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmAZF0ENDPOINT6_AZALIA_F0_CODEC_ENDPOINT_INDEX", REG_MMIO, 0x17c0, NULL, 0, 0, 0 },
	{ "mmAZF0ENDPOINT6_AZALIA_F0_CODEC_ENDPOINT_DATA", REG_MMIO, 0x17c1, NULL, 0, 0, 0 },
	{ "mmAZF0ENDPOINT7_AZALIA_F0_CODEC_ENDPOINT_INDEX", REG_MMIO, 0x17c4, NULL, 0, 0, 0 },
	{ "mmAZF0ENDPOINT7_AZALIA_F0_CODEC_ENDPOINT_DATA", REG_MMIO, 0x17c5, NULL, 0, 0, 0 },
	{ "mmDCCG_TEST_DEBUG_DATA", REG_MMIO, 0x17d, &mmDCCG_TEST_DEBUG_DATA[0], sizeof(mmDCCG_TEST_DEBUG_DATA)/sizeof(mmDCCG_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmDCCG_TEST_CLK_SEL", REG_MMIO, 0x17e, &mmDCCG_TEST_CLK_SEL[0], sizeof(mmDCCG_TEST_CLK_SEL)/sizeof(mmDCCG_TEST_CLK_SEL[0]), 0, 0 },
	{ "mmAZALIA_CONTROLLER_CLOCK_GATING", REG_MMIO, 0x17e4, &mmAZALIA_CONTROLLER_CLOCK_GATING[0], sizeof(mmAZALIA_CONTROLLER_CLOCK_GATING)/sizeof(mmAZALIA_CONTROLLER_CLOCK_GATING[0]), 0, 0 },
	{ "mmAZALIA_AUDIO_DTO", REG_MMIO, 0x17e5, &mmAZALIA_AUDIO_DTO[0], sizeof(mmAZALIA_AUDIO_DTO)/sizeof(mmAZALIA_AUDIO_DTO[0]), 0, 0 },
	{ "mmAZALIA_AUDIO_DTO_CONTROL", REG_MMIO, 0x17e6, &mmAZALIA_AUDIO_DTO_CONTROL[0], sizeof(mmAZALIA_AUDIO_DTO_CONTROL)/sizeof(mmAZALIA_AUDIO_DTO_CONTROL[0]), 0, 0 },
	{ "mmAZALIA_SCLK_CONTROL", REG_MMIO, 0x17e7, &mmAZALIA_SCLK_CONTROL[0], sizeof(mmAZALIA_SCLK_CONTROL)/sizeof(mmAZALIA_SCLK_CONTROL[0]), 0, 0 },
	{ "mmAZALIA_UNDERFLOW_FILLER_SAMPLE", REG_MMIO, 0x17e8, &mmAZALIA_UNDERFLOW_FILLER_SAMPLE[0], sizeof(mmAZALIA_UNDERFLOW_FILLER_SAMPLE)/sizeof(mmAZALIA_UNDERFLOW_FILLER_SAMPLE[0]), 0, 0 },
	{ "mmAZALIA_DATA_DMA_CONTROL", REG_MMIO, 0x17e9, &mmAZALIA_DATA_DMA_CONTROL[0], sizeof(mmAZALIA_DATA_DMA_CONTROL)/sizeof(mmAZALIA_DATA_DMA_CONTROL[0]), 0, 0 },
	{ "mmAZALIA_BDL_DMA_CONTROL", REG_MMIO, 0x17ea, &mmAZALIA_BDL_DMA_CONTROL[0], sizeof(mmAZALIA_BDL_DMA_CONTROL)/sizeof(mmAZALIA_BDL_DMA_CONTROL[0]), 0, 0 },
	{ "mmAZALIA_RIRB_AND_DP_CONTROL", REG_MMIO, 0x17eb, &mmAZALIA_RIRB_AND_DP_CONTROL[0], sizeof(mmAZALIA_RIRB_AND_DP_CONTROL)/sizeof(mmAZALIA_RIRB_AND_DP_CONTROL[0]), 0, 0 },
	{ "mmAZALIA_CORB_DMA_CONTROL", REG_MMIO, 0x17ec, &mmAZALIA_CORB_DMA_CONTROL[0], sizeof(mmAZALIA_CORB_DMA_CONTROL)/sizeof(mmAZALIA_CORB_DMA_CONTROL[0]), 0, 0 },
	{ "mmAZALIA_APPLICATION_POSITION_IN_CYCLIC_BUFFER", REG_MMIO, 0x17f3, &mmAZALIA_APPLICATION_POSITION_IN_CYCLIC_BUFFER[0], sizeof(mmAZALIA_APPLICATION_POSITION_IN_CYCLIC_BUFFER)/sizeof(mmAZALIA_APPLICATION_POSITION_IN_CYCLIC_BUFFER[0]), 0, 0 },
	{ "mmAZALIA_CYCLIC_BUFFER_SYNC", REG_MMIO, 0x17f4, &mmAZALIA_CYCLIC_BUFFER_SYNC[0], sizeof(mmAZALIA_CYCLIC_BUFFER_SYNC)/sizeof(mmAZALIA_CYCLIC_BUFFER_SYNC[0]), 0, 0 },
	{ "mmAZALIA_GLOBAL_CAPABILITIES", REG_MMIO, 0x17f5, &mmAZALIA_GLOBAL_CAPABILITIES[0], sizeof(mmAZALIA_GLOBAL_CAPABILITIES)/sizeof(mmAZALIA_GLOBAL_CAPABILITIES[0]), 0, 0 },
	{ "mmAZALIA_OUTPUT_PAYLOAD_CAPABILITY", REG_MMIO, 0x17f6, &mmAZALIA_OUTPUT_PAYLOAD_CAPABILITY[0], sizeof(mmAZALIA_OUTPUT_PAYLOAD_CAPABILITY)/sizeof(mmAZALIA_OUTPUT_PAYLOAD_CAPABILITY[0]), 0, 0 },
	{ "mmAZALIA_OUTPUT_STREAM_ARBITER_CONTROL", REG_MMIO, 0x17f7, &mmAZALIA_OUTPUT_STREAM_ARBITER_CONTROL[0], sizeof(mmAZALIA_OUTPUT_STREAM_ARBITER_CONTROL)/sizeof(mmAZALIA_OUTPUT_STREAM_ARBITER_CONTROL[0]), 0, 0 },
	{ "mmAZALIA_INPUT_PAYLOAD_CAPABILITY", REG_MMIO, 0x17f8, &mmAZALIA_INPUT_PAYLOAD_CAPABILITY[0], sizeof(mmAZALIA_INPUT_PAYLOAD_CAPABILITY)/sizeof(mmAZALIA_INPUT_PAYLOAD_CAPABILITY[0]), 0, 0 },
	{ "mmAZALIA_CONTROLLER_DEBUG", REG_MMIO, 0x17f9, &mmAZALIA_CONTROLLER_DEBUG[0], sizeof(mmAZALIA_CONTROLLER_DEBUG)/sizeof(mmAZALIA_CONTROLLER_DEBUG[0]), 0, 0 },
	{ "mmAZALIA_INPUT_CRC0_CONTROL0", REG_MMIO, 0x17fb, &mmAZALIA_INPUT_CRC0_CONTROL0[0], sizeof(mmAZALIA_INPUT_CRC0_CONTROL0)/sizeof(mmAZALIA_INPUT_CRC0_CONTROL0[0]), 0, 0 },
	{ "mmAZALIA_INPUT_CRC0_CONTROL1", REG_MMIO, 0x17fc, &mmAZALIA_INPUT_CRC0_CONTROL1[0], sizeof(mmAZALIA_INPUT_CRC0_CONTROL1)/sizeof(mmAZALIA_INPUT_CRC0_CONTROL1[0]), 0, 0 },
	{ "mmAZALIA_INPUT_CRC0_CONTROL2", REG_MMIO, 0x17fd, &mmAZALIA_INPUT_CRC0_CONTROL2[0], sizeof(mmAZALIA_INPUT_CRC0_CONTROL2)/sizeof(mmAZALIA_INPUT_CRC0_CONTROL2[0]), 0, 0 },
	{ "mmAZALIA_INPUT_CRC0_CONTROL3", REG_MMIO, 0x17fe, &mmAZALIA_INPUT_CRC0_CONTROL3[0], sizeof(mmAZALIA_INPUT_CRC0_CONTROL3)/sizeof(mmAZALIA_INPUT_CRC0_CONTROL3[0]), 0, 0 },
	{ "mmAZALIA_INPUT_CRC0_RESULT", REG_MMIO, 0x17ff, &mmAZALIA_INPUT_CRC0_RESULT[0], sizeof(mmAZALIA_INPUT_CRC0_RESULT)/sizeof(mmAZALIA_INPUT_CRC0_RESULT[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESET", REG_SMC, 0x17ff, &ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESET[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESET)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESET[0]), 0, 0 },
	{ "ixCRT18", REG_SMC, 0x18, &ixCRT18[0], sizeof(ixCRT18)/sizeof(ixCRT18[0]), 0, 0 },
	{ "ixDCIO_DEBUG18", REG_SMC, 0x18, &ixDCIO_DEBUG18[0], sizeof(ixDCIO_DEBUG18)/sizeof(ixDCIO_DEBUG18[0]), 0, 0 },
	{ "ixDP_AUX_DEBUG_I", REG_SMC, 0x18, &ixDP_AUX_DEBUG_I[0], sizeof(ixDP_AUX_DEBUG_I)/sizeof(ixDP_AUX_DEBUG_I[0]), 0, 0 },
	{ "mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE", REG_MMIO, 0x18, &mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE[0], sizeof(mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE)/sizeof(mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE[0]), 0, 0 },
	{ "mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA", REG_MMIO, 0x18, &mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA[0], sizeof(mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA)/sizeof(mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA[0]), 0, 0 },
	{ "mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX", REG_MMIO, 0x18, &mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX[0], sizeof(mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX)/sizeof(mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX[0]), 0, 0 },
	{ "mmAZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA", REG_MMIO, 0x18, &mmAZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA[0], sizeof(mmAZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA)/sizeof(mmAZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA[0]), 0, 0 },
	{ "mmAZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX", REG_MMIO, 0x18, &mmAZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX[0], sizeof(mmAZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX)/sizeof(mmAZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX[0]), 0, 0 },
	{ "mmAZENDPOINT_IMMEDIATE_COMMAND_INPUT_INTERFACE_DATA", REG_MMIO, 0x18, &mmAZENDPOINT_IMMEDIATE_COMMAND_INPUT_INTERFACE_DATA[0], sizeof(mmAZENDPOINT_IMMEDIATE_COMMAND_INPUT_INTERFACE_DATA)/sizeof(mmAZENDPOINT_IMMEDIATE_COMMAND_INPUT_INTERFACE_DATA[0]), 0, 0 },
	{ "mmAZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA", REG_MMIO, 0x18, &mmAZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA[0], sizeof(mmAZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA)/sizeof(mmAZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA[0]), 0, 0 },
	{ "mmAZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX", REG_MMIO, 0x18, &mmAZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX[0], sizeof(mmAZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX)/sizeof(mmAZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX[0]), 0, 0 },
	{ "mmAZALIA_INPUT_CRC1_CONTROL0", REG_MMIO, 0x1800, &mmAZALIA_INPUT_CRC1_CONTROL0[0], sizeof(mmAZALIA_INPUT_CRC1_CONTROL0)/sizeof(mmAZALIA_INPUT_CRC1_CONTROL0[0]), 0, 0 },
	{ "mmAZALIA_INPUT_CRC1_CONTROL1", REG_MMIO, 0x1801, &mmAZALIA_INPUT_CRC1_CONTROL1[0], sizeof(mmAZALIA_INPUT_CRC1_CONTROL1)/sizeof(mmAZALIA_INPUT_CRC1_CONTROL1[0]), 0, 0 },
	{ "mmAZALIA_INPUT_CRC1_CONTROL2", REG_MMIO, 0x1802, &mmAZALIA_INPUT_CRC1_CONTROL2[0], sizeof(mmAZALIA_INPUT_CRC1_CONTROL2)/sizeof(mmAZALIA_INPUT_CRC1_CONTROL2[0]), 0, 0 },
	{ "mmAZALIA_INPUT_CRC1_CONTROL3", REG_MMIO, 0x1803, &mmAZALIA_INPUT_CRC1_CONTROL3[0], sizeof(mmAZALIA_INPUT_CRC1_CONTROL3)/sizeof(mmAZALIA_INPUT_CRC1_CONTROL3[0]), 0, 0 },
	{ "mmAZALIA_INPUT_CRC1_RESULT", REG_MMIO, 0x1804, &mmAZALIA_INPUT_CRC1_RESULT[0], sizeof(mmAZALIA_INPUT_CRC1_RESULT)/sizeof(mmAZALIA_INPUT_CRC1_RESULT[0]), 0, 0 },
	{ "mmAZALIA_CRC0_CONTROL0", REG_MMIO, 0x1805, &mmAZALIA_CRC0_CONTROL0[0], sizeof(mmAZALIA_CRC0_CONTROL0)/sizeof(mmAZALIA_CRC0_CONTROL0[0]), 0, 0 },
	{ "mmAZALIA_CRC0_CONTROL1", REG_MMIO, 0x1806, &mmAZALIA_CRC0_CONTROL1[0], sizeof(mmAZALIA_CRC0_CONTROL1)/sizeof(mmAZALIA_CRC0_CONTROL1[0]), 0, 0 },
	{ "mmAZALIA_CRC0_CONTROL2", REG_MMIO, 0x1807, &mmAZALIA_CRC0_CONTROL2[0], sizeof(mmAZALIA_CRC0_CONTROL2)/sizeof(mmAZALIA_CRC0_CONTROL2[0]), 0, 0 },
	{ "mmAZALIA_CRC0_CONTROL3", REG_MMIO, 0x1808, &mmAZALIA_CRC0_CONTROL3[0], sizeof(mmAZALIA_CRC0_CONTROL3)/sizeof(mmAZALIA_CRC0_CONTROL3[0]), 0, 0 },
	{ "mmAZALIA_CRC0_RESULT", REG_MMIO, 0x1809, &mmAZALIA_CRC0_RESULT[0], sizeof(mmAZALIA_CRC0_RESULT)/sizeof(mmAZALIA_CRC0_RESULT[0]), 0, 0 },
	{ "mmAZALIA_CRC1_CONTROL0", REG_MMIO, 0x180a, &mmAZALIA_CRC1_CONTROL0[0], sizeof(mmAZALIA_CRC1_CONTROL0)/sizeof(mmAZALIA_CRC1_CONTROL0[0]), 0, 0 },
	{ "mmAZALIA_CRC1_CONTROL1", REG_MMIO, 0x180b, &mmAZALIA_CRC1_CONTROL1[0], sizeof(mmAZALIA_CRC1_CONTROL1)/sizeof(mmAZALIA_CRC1_CONTROL1[0]), 0, 0 },
	{ "mmAZALIA_CRC1_CONTROL2", REG_MMIO, 0x180c, &mmAZALIA_CRC1_CONTROL2[0], sizeof(mmAZALIA_CRC1_CONTROL2)/sizeof(mmAZALIA_CRC1_CONTROL2[0]), 0, 0 },
	{ "mmAZALIA_CRC1_CONTROL3", REG_MMIO, 0x180d, &mmAZALIA_CRC1_CONTROL3[0], sizeof(mmAZALIA_CRC1_CONTROL3)/sizeof(mmAZALIA_CRC1_CONTROL3[0]), 0, 0 },
	{ "mmAZALIA_CRC1_RESULT", REG_MMIO, 0x180e, &mmAZALIA_CRC1_RESULT[0], sizeof(mmAZALIA_CRC1_RESULT)/sizeof(mmAZALIA_CRC1_RESULT[0]), 0, 0 },
	{ "mmAZALIA_MEM_PWR_CTRL", REG_MMIO, 0x1810, &mmAZALIA_MEM_PWR_CTRL[0], sizeof(mmAZALIA_MEM_PWR_CTRL)/sizeof(mmAZALIA_MEM_PWR_CTRL[0]), 0, 0 },
	{ "mmAZALIA_MEM_PWR_STATUS", REG_MMIO, 0x1811, &mmAZALIA_MEM_PWR_STATUS[0], sizeof(mmAZALIA_MEM_PWR_STATUS)/sizeof(mmAZALIA_MEM_PWR_STATUS[0]), 0, 0 },
	{ "mmDCI_PG_DEBUG_CONFIG", REG_MMIO, 0x1812, &mmDCI_PG_DEBUG_CONFIG[0], sizeof(mmDCI_PG_DEBUG_CONFIG)/sizeof(mmDCI_PG_DEBUG_CONFIG[0]), 0, 0 },
	{ "mmAZ_TEST_DEBUG_INDEX", REG_MMIO, 0x181f, &mmAZ_TEST_DEBUG_INDEX[0], sizeof(mmAZ_TEST_DEBUG_INDEX)/sizeof(mmAZ_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmAZ_TEST_DEBUG_DATA", REG_MMIO, 0x1820, &mmAZ_TEST_DEBUG_DATA[0], sizeof(mmAZ_TEST_DEBUG_DATA)/sizeof(mmAZ_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID", REG_MMIO, 0x1828, &mmAZALIA_F0_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID[0], sizeof(mmAZALIA_F0_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID)/sizeof(mmAZALIA_F0_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_ROOT_PARAMETER_REVISION_ID", REG_MMIO, 0x1829, &mmAZALIA_F0_CODEC_ROOT_PARAMETER_REVISION_ID[0], sizeof(mmAZALIA_F0_CODEC_ROOT_PARAMETER_REVISION_ID)/sizeof(mmAZALIA_F0_CODEC_ROOT_PARAMETER_REVISION_ID[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_CHANNEL_COUNT_CONTROL", REG_MMIO, 0x182a, &mmAZALIA_F0_CODEC_CHANNEL_COUNT_CONTROL[0], sizeof(mmAZALIA_F0_CODEC_CHANNEL_COUNT_CONTROL)/sizeof(mmAZALIA_F0_CODEC_CHANNEL_COUNT_CONTROL[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_RESYNC_FIFO_CONTROL", REG_MMIO, 0x182b, &mmAZALIA_F0_CODEC_RESYNC_FIFO_CONTROL[0], sizeof(mmAZALIA_F0_CODEC_RESYNC_FIFO_CONTROL)/sizeof(mmAZALIA_F0_CODEC_RESYNC_FIFO_CONTROL[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_GROUP_TYPE", REG_MMIO, 0x182c, &mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_GROUP_TYPE[0], sizeof(mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_GROUP_TYPE)/sizeof(mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_GROUP_TYPE[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES", REG_MMIO, 0x182d, &mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES[0], sizeof(mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES)/sizeof(mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS", REG_MMIO, 0x182e, &mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS[0], sizeof(mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS)/sizeof(mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_POWER_STATES", REG_MMIO, 0x182f, &mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_POWER_STATES[0], sizeof(mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_POWER_STATES)/sizeof(mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_POWER_STATES[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_FUNCTION_CONTROL_POWER_STATE", REG_MMIO, 0x1830, &mmAZALIA_F0_CODEC_FUNCTION_CONTROL_POWER_STATE[0], sizeof(mmAZALIA_F0_CODEC_FUNCTION_CONTROL_POWER_STATE)/sizeof(mmAZALIA_F0_CODEC_FUNCTION_CONTROL_POWER_STATE[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESET", REG_MMIO, 0x1831, &mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESET[0], sizeof(mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESET)/sizeof(mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESET[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID", REG_MMIO, 0x1832, &mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID[0], sizeof(mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID)/sizeof(mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION", REG_MMIO, 0x1833, &mmAZALIA_F0_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION[0], sizeof(mmAZALIA_F0_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION)/sizeof(mmAZALIA_F0_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION[0]), 0, 0 },
	{ "mmCC_RCU_DC_AUDIO_PORT_CONNECTIVITY", REG_MMIO, 0x1834, &mmCC_RCU_DC_AUDIO_PORT_CONNECTIVITY[0], sizeof(mmCC_RCU_DC_AUDIO_PORT_CONNECTIVITY)/sizeof(mmCC_RCU_DC_AUDIO_PORT_CONNECTIVITY[0]), 0, 0 },
	{ "mmCC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY", REG_MMIO, 0x1835, &mmCC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY[0], sizeof(mmCC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY)/sizeof(mmCC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_DEBUG", REG_MMIO, 0x1836, &mmAZALIA_F0_CODEC_DEBUG[0], sizeof(mmAZALIA_F0_CODEC_DEBUG)/sizeof(mmAZALIA_F0_CODEC_DEBUG[0]), 0, 0 },
	{ "mmAZALIA_F0_GTC_GROUP_OFFSET0", REG_MMIO, 0x1837, &mmAZALIA_F0_GTC_GROUP_OFFSET0[0], sizeof(mmAZALIA_F0_GTC_GROUP_OFFSET0)/sizeof(mmAZALIA_F0_GTC_GROUP_OFFSET0[0]), 0, 0 },
	{ "mmAZALIA_F0_GTC_GROUP_OFFSET1", REG_MMIO, 0x1838, &mmAZALIA_F0_GTC_GROUP_OFFSET1[0], sizeof(mmAZALIA_F0_GTC_GROUP_OFFSET1)/sizeof(mmAZALIA_F0_GTC_GROUP_OFFSET1[0]), 0, 0 },
	{ "mmAZALIA_F0_GTC_GROUP_OFFSET2", REG_MMIO, 0x1839, &mmAZALIA_F0_GTC_GROUP_OFFSET2[0], sizeof(mmAZALIA_F0_GTC_GROUP_OFFSET2)/sizeof(mmAZALIA_F0_GTC_GROUP_OFFSET2[0]), 0, 0 },
	{ "mmAZALIA_F0_GTC_GROUP_OFFSET3", REG_MMIO, 0x183a, &mmAZALIA_F0_GTC_GROUP_OFFSET3[0], sizeof(mmAZALIA_F0_GTC_GROUP_OFFSET3)/sizeof(mmAZALIA_F0_GTC_GROUP_OFFSET3[0]), 0, 0 },
	{ "mmAZALIA_F0_GTC_GROUP_OFFSET4", REG_MMIO, 0x183b, &mmAZALIA_F0_GTC_GROUP_OFFSET4[0], sizeof(mmAZALIA_F0_GTC_GROUP_OFFSET4)/sizeof(mmAZALIA_F0_GTC_GROUP_OFFSET4[0]), 0, 0 },
	{ "mmAZALIA_F0_GTC_GROUP_OFFSET5", REG_MMIO, 0x183c, &mmAZALIA_F0_GTC_GROUP_OFFSET5[0], sizeof(mmAZALIA_F0_GTC_GROUP_OFFSET5)/sizeof(mmAZALIA_F0_GTC_GROUP_OFFSET5[0]), 0, 0 },
	{ "mmAZALIA_F0_GTC_GROUP_OFFSET6", REG_MMIO, 0x183d, &mmAZALIA_F0_GTC_GROUP_OFFSET6[0], sizeof(mmAZALIA_F0_GTC_GROUP_OFFSET6)/sizeof(mmAZALIA_F0_GTC_GROUP_OFFSET6[0]), 0, 0 },
	{ "mmDCO_SCRATCH0", REG_MMIO, 0x184e, &mmDCO_SCRATCH0[0], sizeof(mmDCO_SCRATCH0)/sizeof(mmDCO_SCRATCH0[0]), 0, 0 },
	{ "mmDCO_SCRATCH1", REG_MMIO, 0x184f, &mmDCO_SCRATCH1[0], sizeof(mmDCO_SCRATCH1)/sizeof(mmDCO_SCRATCH1[0]), 0, 0 },
	{ "mmDCO_SCRATCH2", REG_MMIO, 0x1850, &mmDCO_SCRATCH2[0], sizeof(mmDCO_SCRATCH2)/sizeof(mmDCO_SCRATCH2[0]), 0, 0 },
	{ "mmDCO_SCRATCH3", REG_MMIO, 0x1851, &mmDCO_SCRATCH3[0], sizeof(mmDCO_SCRATCH3)/sizeof(mmDCO_SCRATCH3[0]), 0, 0 },
	{ "mmDCO_SCRATCH4", REG_MMIO, 0x1852, &mmDCO_SCRATCH4[0], sizeof(mmDCO_SCRATCH4)/sizeof(mmDCO_SCRATCH4[0]), 0, 0 },
	{ "mmDCO_SCRATCH5", REG_MMIO, 0x1853, &mmDCO_SCRATCH5[0], sizeof(mmDCO_SCRATCH5)/sizeof(mmDCO_SCRATCH5[0]), 0, 0 },
	{ "mmDCO_SCRATCH6", REG_MMIO, 0x1854, &mmDCO_SCRATCH6[0], sizeof(mmDCO_SCRATCH6)/sizeof(mmDCO_SCRATCH6[0]), 0, 0 },
	{ "mmDCO_SCRATCH7", REG_MMIO, 0x1855, &mmDCO_SCRATCH7[0], sizeof(mmDCO_SCRATCH7)/sizeof(mmDCO_SCRATCH7[0]), 0, 0 },
	{ "mmDCE_VCE_CONTROL", REG_MMIO, 0x1856, &mmDCE_VCE_CONTROL[0], sizeof(mmDCE_VCE_CONTROL)/sizeof(mmDCE_VCE_CONTROL[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS", REG_MMIO, 0x1857, &mmDISP_INTERRUPT_STATUS[0], sizeof(mmDISP_INTERRUPT_STATUS)/sizeof(mmDISP_INTERRUPT_STATUS[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS_CONTINUE", REG_MMIO, 0x1858, &mmDISP_INTERRUPT_STATUS_CONTINUE[0], sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE)/sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS_CONTINUE2", REG_MMIO, 0x1859, &mmDISP_INTERRUPT_STATUS_CONTINUE2[0], sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE2)/sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE2[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS_CONTINUE3", REG_MMIO, 0x185a, &mmDISP_INTERRUPT_STATUS_CONTINUE3[0], sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE3)/sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE3[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS_CONTINUE4", REG_MMIO, 0x185b, &mmDISP_INTERRUPT_STATUS_CONTINUE4[0], sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE4)/sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE4[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS_CONTINUE5", REG_MMIO, 0x185c, &mmDISP_INTERRUPT_STATUS_CONTINUE5[0], sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE5)/sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE5[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS_CONTINUE6", REG_MMIO, 0x185d, &mmDISP_INTERRUPT_STATUS_CONTINUE6[0], sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE6)/sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE6[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS_CONTINUE7", REG_MMIO, 0x185e, &mmDISP_INTERRUPT_STATUS_CONTINUE7[0], sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE7)/sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE7[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS_CONTINUE8", REG_MMIO, 0x185f, &mmDISP_INTERRUPT_STATUS_CONTINUE8[0], sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE8)/sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE8[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS_CONTINUE9", REG_MMIO, 0x1860, &mmDISP_INTERRUPT_STATUS_CONTINUE9[0], sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE9)/sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE9[0]), 0, 0 },
	{ "mmDCO_MEM_PWR_STATUS", REG_MMIO, 0x1861, &mmDCO_MEM_PWR_STATUS[0], sizeof(mmDCO_MEM_PWR_STATUS)/sizeof(mmDCO_MEM_PWR_STATUS[0]), 0, 0 },
	{ "mmDCO_MEM_PWR_CTRL", REG_MMIO, 0x1862, &mmDCO_MEM_PWR_CTRL[0], sizeof(mmDCO_MEM_PWR_CTRL)/sizeof(mmDCO_MEM_PWR_CTRL[0]), 0, 0 },
	{ "mmDCO_MEM_PWR_CTRL2", REG_MMIO, 0x1863, &mmDCO_MEM_PWR_CTRL2[0], sizeof(mmDCO_MEM_PWR_CTRL2)/sizeof(mmDCO_MEM_PWR_CTRL2[0]), 0, 0 },
	{ "mmDCO_CLK_CNTL", REG_MMIO, 0x1864, &mmDCO_CLK_CNTL[0], sizeof(mmDCO_CLK_CNTL)/sizeof(mmDCO_CLK_CNTL[0]), 0, 0 },
	{ "mmDPDBG_CNTL", REG_MMIO, 0x1866, &mmDPDBG_CNTL[0], sizeof(mmDPDBG_CNTL)/sizeof(mmDPDBG_CNTL[0]), 0, 0 },
	{ "mmDPDBG_INTERRUPT", REG_MMIO, 0x1867, &mmDPDBG_INTERRUPT[0], sizeof(mmDPDBG_INTERRUPT)/sizeof(mmDPDBG_INTERRUPT[0]), 0, 0 },
	{ "mmDCO_POWER_MANAGEMENT_CNTL", REG_MMIO, 0x1868, &mmDCO_POWER_MANAGEMENT_CNTL[0], sizeof(mmDCO_POWER_MANAGEMENT_CNTL)/sizeof(mmDCO_POWER_MANAGEMENT_CNTL[0]), 0, 0 },
	{ "mmDIG_SOFT_RESET_2", REG_MMIO, 0x186a, &mmDIG_SOFT_RESET_2[0], sizeof(mmDIG_SOFT_RESET_2)/sizeof(mmDIG_SOFT_RESET_2[0]), 0, 0 },
	{ "mmDCO_STEREOSYNC_SEL", REG_MMIO, 0x186e, &mmDCO_STEREOSYNC_SEL[0], sizeof(mmDCO_STEREOSYNC_SEL)/sizeof(mmDCO_STEREOSYNC_SEL[0]), 0, 0 },
	{ "mmDCO_TEST_DEBUG_INDEX", REG_MMIO, 0x186f, &mmDCO_TEST_DEBUG_INDEX[0], sizeof(mmDCO_TEST_DEBUG_INDEX)/sizeof(mmDCO_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmDCO_TEST_DEBUG_DATA", REG_MMIO, 0x1870, &mmDCO_TEST_DEBUG_DATA[0], sizeof(mmDCO_TEST_DEBUG_DATA)/sizeof(mmDCO_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmDCO_SOFT_RESET", REG_MMIO, 0x1871, &mmDCO_SOFT_RESET[0], sizeof(mmDCO_SOFT_RESET)/sizeof(mmDCO_SOFT_RESET[0]), 0, 0 },
	{ "mmDIG_SOFT_RESET", REG_MMIO, 0x1872, &mmDIG_SOFT_RESET[0], sizeof(mmDIG_SOFT_RESET)/sizeof(mmDIG_SOFT_RESET[0]), 0, 0 },
	{ "mmDCO_MEM_PWR_STATUS1", REG_MMIO, 0x1874, &mmDCO_MEM_PWR_STATUS1[0], sizeof(mmDCO_MEM_PWR_STATUS1)/sizeof(mmDCO_MEM_PWR_STATUS1[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS_CONTINUE10", REG_MMIO, 0x1875, &mmDISP_INTERRUPT_STATUS_CONTINUE10[0], sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE10)/sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE10[0]), 0, 0 },
	{ "mmDCO_CLK_CNTL2", REG_MMIO, 0x1876, &mmDCO_CLK_CNTL2[0], sizeof(mmDCO_CLK_CNTL2)/sizeof(mmDCO_CLK_CNTL2[0]), 0, 0 },
	{ "mmDCO_CLK_CNTL3", REG_MMIO, 0x1877, &mmDCO_CLK_CNTL3[0], sizeof(mmDCO_CLK_CNTL3)/sizeof(mmDCO_CLK_CNTL3[0]), 0, 0 },
	{ "mmDC_HPD_INT_STATUS", REG_MMIO, 0x1898, &mmDC_HPD_INT_STATUS[0], sizeof(mmDC_HPD_INT_STATUS)/sizeof(mmDC_HPD_INT_STATUS[0]), 0, 0 },
	{ "mmHPD0_DC_HPD_INT_STATUS", REG_MMIO, 0x1898, NULL, 0, 0, 0 },
	{ "mmDC_HPD_INT_CONTROL", REG_MMIO, 0x1899, &mmDC_HPD_INT_CONTROL[0], sizeof(mmDC_HPD_INT_CONTROL)/sizeof(mmDC_HPD_INT_CONTROL[0]), 0, 0 },
	{ "mmHPD0_DC_HPD_INT_CONTROL", REG_MMIO, 0x1899, NULL, 0, 0, 0 },
	{ "mmDC_HPD_CONTROL", REG_MMIO, 0x189a, &mmDC_HPD_CONTROL[0], sizeof(mmDC_HPD_CONTROL)/sizeof(mmDC_HPD_CONTROL[0]), 0, 0 },
	{ "mmHPD0_DC_HPD_CONTROL", REG_MMIO, 0x189a, NULL, 0, 0, 0 },
	{ "mmDC_HPD_FAST_TRAIN_CNTL", REG_MMIO, 0x189b, &mmDC_HPD_FAST_TRAIN_CNTL[0], sizeof(mmDC_HPD_FAST_TRAIN_CNTL)/sizeof(mmDC_HPD_FAST_TRAIN_CNTL[0]), 0, 0 },
	{ "mmHPD0_DC_HPD_FAST_TRAIN_CNTL", REG_MMIO, 0x189b, NULL, 0, 0, 0 },
	{ "mmDC_HPD_TOGGLE_FILT_CNTL", REG_MMIO, 0x189c, &mmDC_HPD_TOGGLE_FILT_CNTL[0], sizeof(mmDC_HPD_TOGGLE_FILT_CNTL)/sizeof(mmDC_HPD_TOGGLE_FILT_CNTL[0]), 0, 0 },
	{ "mmHPD0_DC_HPD_TOGGLE_FILT_CNTL", REG_MMIO, 0x189c, NULL, 0, 0, 0 },
	{ "mmHPD1_DC_HPD_INT_STATUS", REG_MMIO, 0x18a0, NULL, 0, 0, 0 },
	{ "mmHPD1_DC_HPD_INT_CONTROL", REG_MMIO, 0x18a1, NULL, 0, 0, 0 },
	{ "mmHPD1_DC_HPD_CONTROL", REG_MMIO, 0x18a2, NULL, 0, 0, 0 },
	{ "mmHPD1_DC_HPD_FAST_TRAIN_CNTL", REG_MMIO, 0x18a3, NULL, 0, 0, 0 },
	{ "mmHPD1_DC_HPD_TOGGLE_FILT_CNTL", REG_MMIO, 0x18a4, NULL, 0, 0, 0 },
	{ "mmHPD2_DC_HPD_INT_STATUS", REG_MMIO, 0x18a8, NULL, 0, 0, 0 },
	{ "mmHPD2_DC_HPD_INT_CONTROL", REG_MMIO, 0x18a9, NULL, 0, 0, 0 },
	{ "mmHPD2_DC_HPD_CONTROL", REG_MMIO, 0x18aa, NULL, 0, 0, 0 },
	{ "mmHPD2_DC_HPD_FAST_TRAIN_CNTL", REG_MMIO, 0x18ab, NULL, 0, 0, 0 },
	{ "mmHPD2_DC_HPD_TOGGLE_FILT_CNTL", REG_MMIO, 0x18ac, NULL, 0, 0, 0 },
	{ "mmHPD3_DC_HPD_INT_STATUS", REG_MMIO, 0x18b0, NULL, 0, 0, 0 },
	{ "mmHPD3_DC_HPD_INT_CONTROL", REG_MMIO, 0x18b1, NULL, 0, 0, 0 },
	{ "mmHPD3_DC_HPD_CONTROL", REG_MMIO, 0x18b2, NULL, 0, 0, 0 },
	{ "mmHPD3_DC_HPD_FAST_TRAIN_CNTL", REG_MMIO, 0x18b3, NULL, 0, 0, 0 },
	{ "mmHPD3_DC_HPD_TOGGLE_FILT_CNTL", REG_MMIO, 0x18b4, NULL, 0, 0, 0 },
	{ "mmHPD4_DC_HPD_INT_STATUS", REG_MMIO, 0x18b8, NULL, 0, 0, 0 },
	{ "mmHPD4_DC_HPD_INT_CONTROL", REG_MMIO, 0x18b9, NULL, 0, 0, 0 },
	{ "mmHPD4_DC_HPD_CONTROL", REG_MMIO, 0x18ba, NULL, 0, 0, 0 },
	{ "mmHPD4_DC_HPD_FAST_TRAIN_CNTL", REG_MMIO, 0x18bb, NULL, 0, 0, 0 },
	{ "mmHPD4_DC_HPD_TOGGLE_FILT_CNTL", REG_MMIO, 0x18bc, NULL, 0, 0, 0 },
	{ "mmHPD5_DC_HPD_INT_STATUS", REG_MMIO, 0x18c0, NULL, 0, 0, 0 },
	{ "mmHPD5_DC_HPD_INT_CONTROL", REG_MMIO, 0x18c1, NULL, 0, 0, 0 },
	{ "mmHPD5_DC_HPD_CONTROL", REG_MMIO, 0x18c2, NULL, 0, 0, 0 },
	{ "mmHPD5_DC_HPD_FAST_TRAIN_CNTL", REG_MMIO, 0x18c3, NULL, 0, 0, 0 },
	{ "mmHPD5_DC_HPD_TOGGLE_FILT_CNTL", REG_MMIO, 0x18c4, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON2_PERFCOUNTER_CNTL", REG_MMIO, 0x18c8, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON2_PERFCOUNTER_STATE", REG_MMIO, 0x18c9, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON2_PERFMON_CVALUE_INT_MISC", REG_MMIO, 0x18ca, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON2_PERFMON_CNTL", REG_MMIO, 0x18cb, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON2_PERFMON_CVALUE_LOW", REG_MMIO, 0x18cc, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON2_PERFMON_HI", REG_MMIO, 0x18cd, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON2_PERFMON_LOW", REG_MMIO, 0x18ce, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON2_PERFMON_TEST_DEBUG_INDEX", REG_MMIO, 0x18cf, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON2_PERFMON_TEST_DEBUG_DATA", REG_MMIO, 0x18d0, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON2_PERFMON_CNTL2", REG_MMIO, 0x18d2, NULL, 0, 0, 0 },
	{ "ixDCIO_DEBUG19", REG_SMC, 0x19, &ixDCIO_DEBUG19[0], sizeof(ixDCIO_DEBUG19)/sizeof(ixDCIO_DEBUG19[0]), 0, 0 },
	{ "ixDP_AUX_DEBUG_J", REG_SMC, 0x19, &ixDP_AUX_DEBUG_J[0], sizeof(ixDP_AUX_DEBUG_J)/sizeof(ixDP_AUX_DEBUG_J[0]), 0, 0 },
	{ "mmIMMEDIATE_RESPONSE_INPUT_INTERFACE", REG_MMIO, 0x19, &mmIMMEDIATE_RESPONSE_INPUT_INTERFACE[0], sizeof(mmIMMEDIATE_RESPONSE_INPUT_INTERFACE)/sizeof(mmIMMEDIATE_RESPONSE_INPUT_INTERFACE[0]), 0, 0 },
	{ "ixDCIO_DEBUG1A", REG_SMC, 0x1a, &ixDCIO_DEBUG1A[0], sizeof(ixDCIO_DEBUG1A)/sizeof(ixDCIO_DEBUG1A[0]), 0, 0 },
	{ "ixDP_AUX_DEBUG_K", REG_SMC, 0x1a, &ixDP_AUX_DEBUG_K[0], sizeof(ixDP_AUX_DEBUG_K)/sizeof(ixDP_AUX_DEBUG_K[0]), 0, 0 },
	{ "mmIMMEDIATE_COMMAND_STATUS", REG_MMIO, 0x1a, &mmIMMEDIATE_COMMAND_STATUS[0], sizeof(mmIMMEDIATE_COMMAND_STATUS)/sizeof(mmIMMEDIATE_COMMAND_STATUS[0]), 0, 0 },
	{ "mmGRPH_ENABLE", REG_MMIO, 0x1a00, &mmGRPH_ENABLE[0], sizeof(mmGRPH_ENABLE)/sizeof(mmGRPH_ENABLE[0]), 0, 0 },
	{ "mmDCP0_GRPH_ENABLE", REG_MMIO, 0x1a00, NULL, 0, 0, 0 },
	{ "mmGRPH_CONTROL", REG_MMIO, 0x1a01, &mmGRPH_CONTROL[0], sizeof(mmGRPH_CONTROL)/sizeof(mmGRPH_CONTROL[0]), 0, 0 },
	{ "mmDCP0_GRPH_CONTROL", REG_MMIO, 0x1a01, NULL, 0, 0, 0 },
	{ "mmGRPH_LUT_10BIT_BYPASS", REG_MMIO, 0x1a02, &mmGRPH_LUT_10BIT_BYPASS[0], sizeof(mmGRPH_LUT_10BIT_BYPASS)/sizeof(mmGRPH_LUT_10BIT_BYPASS[0]), 0, 0 },
	{ "mmDCP0_GRPH_LUT_10BIT_BYPASS", REG_MMIO, 0x1a02, NULL, 0, 0, 0 },
	{ "mmGRPH_SWAP_CNTL", REG_MMIO, 0x1a03, &mmGRPH_SWAP_CNTL[0], sizeof(mmGRPH_SWAP_CNTL)/sizeof(mmGRPH_SWAP_CNTL[0]), 0, 0 },
	{ "mmDCP0_GRPH_SWAP_CNTL", REG_MMIO, 0x1a03, NULL, 0, 0, 0 },
	{ "mmGRPH_PRIMARY_SURFACE_ADDRESS", REG_MMIO, 0x1a04, &mmGRPH_PRIMARY_SURFACE_ADDRESS[0], sizeof(mmGRPH_PRIMARY_SURFACE_ADDRESS)/sizeof(mmGRPH_PRIMARY_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmDCP0_GRPH_PRIMARY_SURFACE_ADDRESS", REG_MMIO, 0x1a04, NULL, 0, 0, 0 },
	{ "mmGRPH_SECONDARY_SURFACE_ADDRESS", REG_MMIO, 0x1a05, &mmGRPH_SECONDARY_SURFACE_ADDRESS[0], sizeof(mmGRPH_SECONDARY_SURFACE_ADDRESS)/sizeof(mmGRPH_SECONDARY_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmDCP0_GRPH_SECONDARY_SURFACE_ADDRESS", REG_MMIO, 0x1a05, NULL, 0, 0, 0 },
	{ "mmGRPH_PITCH", REG_MMIO, 0x1a06, &mmGRPH_PITCH[0], sizeof(mmGRPH_PITCH)/sizeof(mmGRPH_PITCH[0]), 0, 0 },
	{ "mmDCP0_GRPH_PITCH", REG_MMIO, 0x1a06, NULL, 0, 0, 0 },
	{ "mmGRPH_PRIMARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x1a07, &mmGRPH_PRIMARY_SURFACE_ADDRESS_HIGH[0], sizeof(mmGRPH_PRIMARY_SURFACE_ADDRESS_HIGH)/sizeof(mmGRPH_PRIMARY_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmDCP0_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x1a07, NULL, 0, 0, 0 },
	{ "mmGRPH_SECONDARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x1a08, &mmGRPH_SECONDARY_SURFACE_ADDRESS_HIGH[0], sizeof(mmGRPH_SECONDARY_SURFACE_ADDRESS_HIGH)/sizeof(mmGRPH_SECONDARY_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmDCP0_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x1a08, NULL, 0, 0, 0 },
	{ "mmGRPH_SURFACE_OFFSET_X", REG_MMIO, 0x1a09, &mmGRPH_SURFACE_OFFSET_X[0], sizeof(mmGRPH_SURFACE_OFFSET_X)/sizeof(mmGRPH_SURFACE_OFFSET_X[0]), 0, 0 },
	{ "mmDCP0_GRPH_SURFACE_OFFSET_X", REG_MMIO, 0x1a09, NULL, 0, 0, 0 },
	{ "mmGRPH_SURFACE_OFFSET_Y", REG_MMIO, 0x1a0a, &mmGRPH_SURFACE_OFFSET_Y[0], sizeof(mmGRPH_SURFACE_OFFSET_Y)/sizeof(mmGRPH_SURFACE_OFFSET_Y[0]), 0, 0 },
	{ "mmDCP0_GRPH_SURFACE_OFFSET_Y", REG_MMIO, 0x1a0a, NULL, 0, 0, 0 },
	{ "mmGRPH_X_START", REG_MMIO, 0x1a0b, &mmGRPH_X_START[0], sizeof(mmGRPH_X_START)/sizeof(mmGRPH_X_START[0]), 0, 0 },
	{ "mmDCP0_GRPH_X_START", REG_MMIO, 0x1a0b, NULL, 0, 0, 0 },
	{ "mmGRPH_Y_START", REG_MMIO, 0x1a0c, &mmGRPH_Y_START[0], sizeof(mmGRPH_Y_START)/sizeof(mmGRPH_Y_START[0]), 0, 0 },
	{ "mmDCP0_GRPH_Y_START", REG_MMIO, 0x1a0c, NULL, 0, 0, 0 },
	{ "mmGRPH_X_END", REG_MMIO, 0x1a0d, &mmGRPH_X_END[0], sizeof(mmGRPH_X_END)/sizeof(mmGRPH_X_END[0]), 0, 0 },
	{ "mmDCP0_GRPH_X_END", REG_MMIO, 0x1a0d, NULL, 0, 0, 0 },
	{ "mmGRPH_Y_END", REG_MMIO, 0x1a0e, &mmGRPH_Y_END[0], sizeof(mmGRPH_Y_END)/sizeof(mmGRPH_Y_END[0]), 0, 0 },
	{ "mmDCP0_GRPH_Y_END", REG_MMIO, 0x1a0e, NULL, 0, 0, 0 },
	{ "mmGRPH_SURFACE_COUNTER_CONTROL", REG_MMIO, 0x1a0f, &mmGRPH_SURFACE_COUNTER_CONTROL[0], sizeof(mmGRPH_SURFACE_COUNTER_CONTROL)/sizeof(mmGRPH_SURFACE_COUNTER_CONTROL[0]), 0, 0 },
	{ "mmDCP0_GRPH_SURFACE_COUNTER_CONTROL", REG_MMIO, 0x1a0f, NULL, 0, 0, 0 },
	{ "mmINPUT_GAMMA_CONTROL", REG_MMIO, 0x1a10, &mmINPUT_GAMMA_CONTROL[0], sizeof(mmINPUT_GAMMA_CONTROL)/sizeof(mmINPUT_GAMMA_CONTROL[0]), 0, 0 },
	{ "mmDCP0_INPUT_GAMMA_CONTROL", REG_MMIO, 0x1a10, NULL, 0, 0, 0 },
	{ "mmGRPH_UPDATE", REG_MMIO, 0x1a11, &mmGRPH_UPDATE[0], sizeof(mmGRPH_UPDATE)/sizeof(mmGRPH_UPDATE[0]), 0, 0 },
	{ "mmDCP0_GRPH_UPDATE", REG_MMIO, 0x1a11, NULL, 0, 0, 0 },
	{ "mmGRPH_FLIP_CONTROL", REG_MMIO, 0x1a12, &mmGRPH_FLIP_CONTROL[0], sizeof(mmGRPH_FLIP_CONTROL)/sizeof(mmGRPH_FLIP_CONTROL[0]), 0, 0 },
	{ "mmDCP0_GRPH_FLIP_CONTROL", REG_MMIO, 0x1a12, NULL, 0, 0, 0 },
	{ "mmGRPH_SURFACE_ADDRESS_INUSE", REG_MMIO, 0x1a13, &mmGRPH_SURFACE_ADDRESS_INUSE[0], sizeof(mmGRPH_SURFACE_ADDRESS_INUSE)/sizeof(mmGRPH_SURFACE_ADDRESS_INUSE[0]), 0, 0 },
	{ "mmDCP0_GRPH_SURFACE_ADDRESS_INUSE", REG_MMIO, 0x1a13, NULL, 0, 0, 0 },
	{ "mmGRPH_DFQ_CONTROL", REG_MMIO, 0x1a14, &mmGRPH_DFQ_CONTROL[0], sizeof(mmGRPH_DFQ_CONTROL)/sizeof(mmGRPH_DFQ_CONTROL[0]), 0, 0 },
	{ "mmDCP0_GRPH_DFQ_CONTROL", REG_MMIO, 0x1a14, NULL, 0, 0, 0 },
	{ "mmGRPH_DFQ_STATUS", REG_MMIO, 0x1a15, &mmGRPH_DFQ_STATUS[0], sizeof(mmGRPH_DFQ_STATUS)/sizeof(mmGRPH_DFQ_STATUS[0]), 0, 0 },
	{ "mmDCP0_GRPH_DFQ_STATUS", REG_MMIO, 0x1a15, NULL, 0, 0, 0 },
	{ "mmGRPH_INTERRUPT_STATUS", REG_MMIO, 0x1a16, &mmGRPH_INTERRUPT_STATUS[0], sizeof(mmGRPH_INTERRUPT_STATUS)/sizeof(mmGRPH_INTERRUPT_STATUS[0]), 0, 0 },
	{ "mmDCP0_GRPH_INTERRUPT_STATUS", REG_MMIO, 0x1a16, NULL, 0, 0, 0 },
	{ "mmGRPH_INTERRUPT_CONTROL", REG_MMIO, 0x1a17, &mmGRPH_INTERRUPT_CONTROL[0], sizeof(mmGRPH_INTERRUPT_CONTROL)/sizeof(mmGRPH_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmDCP0_GRPH_INTERRUPT_CONTROL", REG_MMIO, 0x1a17, NULL, 0, 0, 0 },
	{ "mmGRPH_SURFACE_ADDRESS_HIGH_INUSE", REG_MMIO, 0x1a18, &mmGRPH_SURFACE_ADDRESS_HIGH_INUSE[0], sizeof(mmGRPH_SURFACE_ADDRESS_HIGH_INUSE)/sizeof(mmGRPH_SURFACE_ADDRESS_HIGH_INUSE[0]), 0, 0 },
	{ "mmDCP0_GRPH_SURFACE_ADDRESS_HIGH_INUSE", REG_MMIO, 0x1a18, NULL, 0, 0, 0 },
	{ "mmGRPH_COMPRESS_SURFACE_ADDRESS", REG_MMIO, 0x1a19, &mmGRPH_COMPRESS_SURFACE_ADDRESS[0], sizeof(mmGRPH_COMPRESS_SURFACE_ADDRESS)/sizeof(mmGRPH_COMPRESS_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmDCP0_GRPH_COMPRESS_SURFACE_ADDRESS", REG_MMIO, 0x1a19, NULL, 0, 0, 0 },
	{ "mmGRPH_COMPRESS_PITCH", REG_MMIO, 0x1a1a, &mmGRPH_COMPRESS_PITCH[0], sizeof(mmGRPH_COMPRESS_PITCH)/sizeof(mmGRPH_COMPRESS_PITCH[0]), 0, 0 },
	{ "mmDCP0_GRPH_COMPRESS_PITCH", REG_MMIO, 0x1a1a, NULL, 0, 0, 0 },
	{ "mmGRPH_COMPRESS_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x1a1b, &mmGRPH_COMPRESS_SURFACE_ADDRESS_HIGH[0], sizeof(mmGRPH_COMPRESS_SURFACE_ADDRESS_HIGH)/sizeof(mmGRPH_COMPRESS_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmDCP0_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x1a1b, NULL, 0, 0, 0 },
	{ "mmGRPH_PIPE_OUTSTANDING_REQUEST_LIMIT", REG_MMIO, 0x1a1c, &mmGRPH_PIPE_OUTSTANDING_REQUEST_LIMIT[0], sizeof(mmGRPH_PIPE_OUTSTANDING_REQUEST_LIMIT)/sizeof(mmGRPH_PIPE_OUTSTANDING_REQUEST_LIMIT[0]), 0, 0 },
	{ "mmDCP0_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT", REG_MMIO, 0x1a1c, NULL, 0, 0, 0 },
	{ "mmGRPH_SURFACE_COUNTER_OUTPUT", REG_MMIO, 0x1a1d, &mmGRPH_SURFACE_COUNTER_OUTPUT[0], sizeof(mmGRPH_SURFACE_COUNTER_OUTPUT)/sizeof(mmGRPH_SURFACE_COUNTER_OUTPUT[0]), 0, 0 },
	{ "mmDCP0_GRPH_SURFACE_COUNTER_OUTPUT", REG_MMIO, 0x1a1d, NULL, 0, 0, 0 },
	{ "mmPRESCALE_GRPH_CONTROL", REG_MMIO, 0x1a2d, &mmPRESCALE_GRPH_CONTROL[0], sizeof(mmPRESCALE_GRPH_CONTROL)/sizeof(mmPRESCALE_GRPH_CONTROL[0]), 0, 0 },
	{ "mmDCP0_PRESCALE_GRPH_CONTROL", REG_MMIO, 0x1a2d, NULL, 0, 0, 0 },
	{ "mmPRESCALE_VALUES_GRPH_R", REG_MMIO, 0x1a2e, &mmPRESCALE_VALUES_GRPH_R[0], sizeof(mmPRESCALE_VALUES_GRPH_R)/sizeof(mmPRESCALE_VALUES_GRPH_R[0]), 0, 0 },
	{ "mmDCP0_PRESCALE_VALUES_GRPH_R", REG_MMIO, 0x1a2e, NULL, 0, 0, 0 },
	{ "mmPRESCALE_VALUES_GRPH_G", REG_MMIO, 0x1a2f, &mmPRESCALE_VALUES_GRPH_G[0], sizeof(mmPRESCALE_VALUES_GRPH_G)/sizeof(mmPRESCALE_VALUES_GRPH_G[0]), 0, 0 },
	{ "mmDCP0_PRESCALE_VALUES_GRPH_G", REG_MMIO, 0x1a2f, NULL, 0, 0, 0 },
	{ "mmPRESCALE_VALUES_GRPH_B", REG_MMIO, 0x1a30, &mmPRESCALE_VALUES_GRPH_B[0], sizeof(mmPRESCALE_VALUES_GRPH_B)/sizeof(mmPRESCALE_VALUES_GRPH_B[0]), 0, 0 },
	{ "mmDCP0_PRESCALE_VALUES_GRPH_B", REG_MMIO, 0x1a30, NULL, 0, 0, 0 },
	{ "mmINPUT_CSC_CONTROL", REG_MMIO, 0x1a35, &mmINPUT_CSC_CONTROL[0], sizeof(mmINPUT_CSC_CONTROL)/sizeof(mmINPUT_CSC_CONTROL[0]), 0, 0 },
	{ "mmDCP0_INPUT_CSC_CONTROL", REG_MMIO, 0x1a35, NULL, 0, 0, 0 },
	{ "mmINPUT_CSC_C11_C12", REG_MMIO, 0x1a36, &mmINPUT_CSC_C11_C12[0], sizeof(mmINPUT_CSC_C11_C12)/sizeof(mmINPUT_CSC_C11_C12[0]), 0, 0 },
	{ "mmDCP0_INPUT_CSC_C11_C12", REG_MMIO, 0x1a36, NULL, 0, 0, 0 },
	{ "mmINPUT_CSC_C13_C14", REG_MMIO, 0x1a37, &mmINPUT_CSC_C13_C14[0], sizeof(mmINPUT_CSC_C13_C14)/sizeof(mmINPUT_CSC_C13_C14[0]), 0, 0 },
	{ "mmDCP0_INPUT_CSC_C13_C14", REG_MMIO, 0x1a37, NULL, 0, 0, 0 },
	{ "mmINPUT_CSC_C21_C22", REG_MMIO, 0x1a38, &mmINPUT_CSC_C21_C22[0], sizeof(mmINPUT_CSC_C21_C22)/sizeof(mmINPUT_CSC_C21_C22[0]), 0, 0 },
	{ "mmDCP0_INPUT_CSC_C21_C22", REG_MMIO, 0x1a38, NULL, 0, 0, 0 },
	{ "mmINPUT_CSC_C23_C24", REG_MMIO, 0x1a39, &mmINPUT_CSC_C23_C24[0], sizeof(mmINPUT_CSC_C23_C24)/sizeof(mmINPUT_CSC_C23_C24[0]), 0, 0 },
	{ "mmDCP0_INPUT_CSC_C23_C24", REG_MMIO, 0x1a39, NULL, 0, 0, 0 },
	{ "mmINPUT_CSC_C31_C32", REG_MMIO, 0x1a3a, &mmINPUT_CSC_C31_C32[0], sizeof(mmINPUT_CSC_C31_C32)/sizeof(mmINPUT_CSC_C31_C32[0]), 0, 0 },
	{ "mmDCP0_INPUT_CSC_C31_C32", REG_MMIO, 0x1a3a, NULL, 0, 0, 0 },
	{ "mmINPUT_CSC_C33_C34", REG_MMIO, 0x1a3b, &mmINPUT_CSC_C33_C34[0], sizeof(mmINPUT_CSC_C33_C34)/sizeof(mmINPUT_CSC_C33_C34[0]), 0, 0 },
	{ "mmDCP0_INPUT_CSC_C33_C34", REG_MMIO, 0x1a3b, NULL, 0, 0, 0 },
	{ "mmOUTPUT_CSC_CONTROL", REG_MMIO, 0x1a3c, &mmOUTPUT_CSC_CONTROL[0], sizeof(mmOUTPUT_CSC_CONTROL)/sizeof(mmOUTPUT_CSC_CONTROL[0]), 0, 0 },
	{ "mmDCP0_OUTPUT_CSC_CONTROL", REG_MMIO, 0x1a3c, NULL, 0, 0, 0 },
	{ "mmOUTPUT_CSC_C11_C12", REG_MMIO, 0x1a3d, &mmOUTPUT_CSC_C11_C12[0], sizeof(mmOUTPUT_CSC_C11_C12)/sizeof(mmOUTPUT_CSC_C11_C12[0]), 0, 0 },
	{ "mmDCP0_OUTPUT_CSC_C11_C12", REG_MMIO, 0x1a3d, NULL, 0, 0, 0 },
	{ "mmOUTPUT_CSC_C13_C14", REG_MMIO, 0x1a3e, &mmOUTPUT_CSC_C13_C14[0], sizeof(mmOUTPUT_CSC_C13_C14)/sizeof(mmOUTPUT_CSC_C13_C14[0]), 0, 0 },
	{ "mmDCP0_OUTPUT_CSC_C13_C14", REG_MMIO, 0x1a3e, NULL, 0, 0, 0 },
	{ "mmOUTPUT_CSC_C21_C22", REG_MMIO, 0x1a3f, &mmOUTPUT_CSC_C21_C22[0], sizeof(mmOUTPUT_CSC_C21_C22)/sizeof(mmOUTPUT_CSC_C21_C22[0]), 0, 0 },
	{ "mmDCP0_OUTPUT_CSC_C21_C22", REG_MMIO, 0x1a3f, NULL, 0, 0, 0 },
	{ "mmOUTPUT_CSC_C23_C24", REG_MMIO, 0x1a40, &mmOUTPUT_CSC_C23_C24[0], sizeof(mmOUTPUT_CSC_C23_C24)/sizeof(mmOUTPUT_CSC_C23_C24[0]), 0, 0 },
	{ "mmDCP0_OUTPUT_CSC_C23_C24", REG_MMIO, 0x1a40, NULL, 0, 0, 0 },
	{ "mmOUTPUT_CSC_C31_C32", REG_MMIO, 0x1a41, &mmOUTPUT_CSC_C31_C32[0], sizeof(mmOUTPUT_CSC_C31_C32)/sizeof(mmOUTPUT_CSC_C31_C32[0]), 0, 0 },
	{ "mmDCP0_OUTPUT_CSC_C31_C32", REG_MMIO, 0x1a41, NULL, 0, 0, 0 },
	{ "mmOUTPUT_CSC_C33_C34", REG_MMIO, 0x1a42, &mmOUTPUT_CSC_C33_C34[0], sizeof(mmOUTPUT_CSC_C33_C34)/sizeof(mmOUTPUT_CSC_C33_C34[0]), 0, 0 },
	{ "mmDCP0_OUTPUT_CSC_C33_C34", REG_MMIO, 0x1a42, NULL, 0, 0, 0 },
	{ "mmCOMM_MATRIXA_TRANS_C11_C12", REG_MMIO, 0x1a43, &mmCOMM_MATRIXA_TRANS_C11_C12[0], sizeof(mmCOMM_MATRIXA_TRANS_C11_C12)/sizeof(mmCOMM_MATRIXA_TRANS_C11_C12[0]), 0, 0 },
	{ "mmDCP0_COMM_MATRIXA_TRANS_C11_C12", REG_MMIO, 0x1a43, NULL, 0, 0, 0 },
	{ "mmCOMM_MATRIXA_TRANS_C13_C14", REG_MMIO, 0x1a44, &mmCOMM_MATRIXA_TRANS_C13_C14[0], sizeof(mmCOMM_MATRIXA_TRANS_C13_C14)/sizeof(mmCOMM_MATRIXA_TRANS_C13_C14[0]), 0, 0 },
	{ "mmDCP0_COMM_MATRIXA_TRANS_C13_C14", REG_MMIO, 0x1a44, NULL, 0, 0, 0 },
	{ "mmCOMM_MATRIXA_TRANS_C21_C22", REG_MMIO, 0x1a45, &mmCOMM_MATRIXA_TRANS_C21_C22[0], sizeof(mmCOMM_MATRIXA_TRANS_C21_C22)/sizeof(mmCOMM_MATRIXA_TRANS_C21_C22[0]), 0, 0 },
	{ "mmDCP0_COMM_MATRIXA_TRANS_C21_C22", REG_MMIO, 0x1a45, NULL, 0, 0, 0 },
	{ "mmCOMM_MATRIXA_TRANS_C23_C24", REG_MMIO, 0x1a46, &mmCOMM_MATRIXA_TRANS_C23_C24[0], sizeof(mmCOMM_MATRIXA_TRANS_C23_C24)/sizeof(mmCOMM_MATRIXA_TRANS_C23_C24[0]), 0, 0 },
	{ "mmDCP0_COMM_MATRIXA_TRANS_C23_C24", REG_MMIO, 0x1a46, NULL, 0, 0, 0 },
	{ "mmCOMM_MATRIXA_TRANS_C31_C32", REG_MMIO, 0x1a47, &mmCOMM_MATRIXA_TRANS_C31_C32[0], sizeof(mmCOMM_MATRIXA_TRANS_C31_C32)/sizeof(mmCOMM_MATRIXA_TRANS_C31_C32[0]), 0, 0 },
	{ "mmDCP0_COMM_MATRIXA_TRANS_C31_C32", REG_MMIO, 0x1a47, NULL, 0, 0, 0 },
	{ "mmCOMM_MATRIXA_TRANS_C33_C34", REG_MMIO, 0x1a48, &mmCOMM_MATRIXA_TRANS_C33_C34[0], sizeof(mmCOMM_MATRIXA_TRANS_C33_C34)/sizeof(mmCOMM_MATRIXA_TRANS_C33_C34[0]), 0, 0 },
	{ "mmDCP0_COMM_MATRIXA_TRANS_C33_C34", REG_MMIO, 0x1a48, NULL, 0, 0, 0 },
	{ "mmCOMM_MATRIXB_TRANS_C11_C12", REG_MMIO, 0x1a49, &mmCOMM_MATRIXB_TRANS_C11_C12[0], sizeof(mmCOMM_MATRIXB_TRANS_C11_C12)/sizeof(mmCOMM_MATRIXB_TRANS_C11_C12[0]), 0, 0 },
	{ "mmDCP0_COMM_MATRIXB_TRANS_C11_C12", REG_MMIO, 0x1a49, NULL, 0, 0, 0 },
	{ "mmCOMM_MATRIXB_TRANS_C13_C14", REG_MMIO, 0x1a4a, &mmCOMM_MATRIXB_TRANS_C13_C14[0], sizeof(mmCOMM_MATRIXB_TRANS_C13_C14)/sizeof(mmCOMM_MATRIXB_TRANS_C13_C14[0]), 0, 0 },
	{ "mmDCP0_COMM_MATRIXB_TRANS_C13_C14", REG_MMIO, 0x1a4a, NULL, 0, 0, 0 },
	{ "mmCOMM_MATRIXB_TRANS_C21_C22", REG_MMIO, 0x1a4b, &mmCOMM_MATRIXB_TRANS_C21_C22[0], sizeof(mmCOMM_MATRIXB_TRANS_C21_C22)/sizeof(mmCOMM_MATRIXB_TRANS_C21_C22[0]), 0, 0 },
	{ "mmDCP0_COMM_MATRIXB_TRANS_C21_C22", REG_MMIO, 0x1a4b, NULL, 0, 0, 0 },
	{ "mmCOMM_MATRIXB_TRANS_C23_C24", REG_MMIO, 0x1a4c, &mmCOMM_MATRIXB_TRANS_C23_C24[0], sizeof(mmCOMM_MATRIXB_TRANS_C23_C24)/sizeof(mmCOMM_MATRIXB_TRANS_C23_C24[0]), 0, 0 },
	{ "mmDCP0_COMM_MATRIXB_TRANS_C23_C24", REG_MMIO, 0x1a4c, NULL, 0, 0, 0 },
	{ "mmCOMM_MATRIXB_TRANS_C31_C32", REG_MMIO, 0x1a4d, &mmCOMM_MATRIXB_TRANS_C31_C32[0], sizeof(mmCOMM_MATRIXB_TRANS_C31_C32)/sizeof(mmCOMM_MATRIXB_TRANS_C31_C32[0]), 0, 0 },
	{ "mmDCP0_COMM_MATRIXB_TRANS_C31_C32", REG_MMIO, 0x1a4d, NULL, 0, 0, 0 },
	{ "mmCOMM_MATRIXB_TRANS_C33_C34", REG_MMIO, 0x1a4e, &mmCOMM_MATRIXB_TRANS_C33_C34[0], sizeof(mmCOMM_MATRIXB_TRANS_C33_C34)/sizeof(mmCOMM_MATRIXB_TRANS_C33_C34[0]), 0, 0 },
	{ "mmDCP0_COMM_MATRIXB_TRANS_C33_C34", REG_MMIO, 0x1a4e, NULL, 0, 0, 0 },
	{ "mmDENORM_CONTROL", REG_MMIO, 0x1a50, &mmDENORM_CONTROL[0], sizeof(mmDENORM_CONTROL)/sizeof(mmDENORM_CONTROL[0]), 0, 0 },
	{ "mmDCP0_DENORM_CONTROL", REG_MMIO, 0x1a50, NULL, 0, 0, 0 },
	{ "mmOUT_ROUND_CONTROL", REG_MMIO, 0x1a51, &mmOUT_ROUND_CONTROL[0], sizeof(mmOUT_ROUND_CONTROL)/sizeof(mmOUT_ROUND_CONTROL[0]), 0, 0 },
	{ "mmDCP0_OUT_ROUND_CONTROL", REG_MMIO, 0x1a51, NULL, 0, 0, 0 },
	{ "mmOUT_CLAMP_CONTROL_R_CR", REG_MMIO, 0x1a52, &mmOUT_CLAMP_CONTROL_R_CR[0], sizeof(mmOUT_CLAMP_CONTROL_R_CR)/sizeof(mmOUT_CLAMP_CONTROL_R_CR[0]), 0, 0 },
	{ "mmDCP0_OUT_CLAMP_CONTROL_R_CR", REG_MMIO, 0x1a52, NULL, 0, 0, 0 },
	{ "mmKEY_CONTROL", REG_MMIO, 0x1a53, &mmKEY_CONTROL[0], sizeof(mmKEY_CONTROL)/sizeof(mmKEY_CONTROL[0]), 0, 0 },
	{ "mmDCP0_KEY_CONTROL", REG_MMIO, 0x1a53, NULL, 0, 0, 0 },
	{ "mmKEY_RANGE_ALPHA", REG_MMIO, 0x1a54, &mmKEY_RANGE_ALPHA[0], sizeof(mmKEY_RANGE_ALPHA)/sizeof(mmKEY_RANGE_ALPHA[0]), 0, 0 },
	{ "mmDCP0_KEY_RANGE_ALPHA", REG_MMIO, 0x1a54, NULL, 0, 0, 0 },
	{ "mmKEY_RANGE_RED", REG_MMIO, 0x1a55, &mmKEY_RANGE_RED[0], sizeof(mmKEY_RANGE_RED)/sizeof(mmKEY_RANGE_RED[0]), 0, 0 },
	{ "mmDCP0_KEY_RANGE_RED", REG_MMIO, 0x1a55, NULL, 0, 0, 0 },
	{ "mmKEY_RANGE_GREEN", REG_MMIO, 0x1a56, &mmKEY_RANGE_GREEN[0], sizeof(mmKEY_RANGE_GREEN)/sizeof(mmKEY_RANGE_GREEN[0]), 0, 0 },
	{ "mmDCP0_KEY_RANGE_GREEN", REG_MMIO, 0x1a56, NULL, 0, 0, 0 },
	{ "mmKEY_RANGE_BLUE", REG_MMIO, 0x1a57, &mmKEY_RANGE_BLUE[0], sizeof(mmKEY_RANGE_BLUE)/sizeof(mmKEY_RANGE_BLUE[0]), 0, 0 },
	{ "mmDCP0_KEY_RANGE_BLUE", REG_MMIO, 0x1a57, NULL, 0, 0, 0 },
	{ "mmDEGAMMA_CONTROL", REG_MMIO, 0x1a58, &mmDEGAMMA_CONTROL[0], sizeof(mmDEGAMMA_CONTROL)/sizeof(mmDEGAMMA_CONTROL[0]), 0, 0 },
	{ "mmDCP0_DEGAMMA_CONTROL", REG_MMIO, 0x1a58, NULL, 0, 0, 0 },
	{ "mmGAMUT_REMAP_CONTROL", REG_MMIO, 0x1a59, &mmGAMUT_REMAP_CONTROL[0], sizeof(mmGAMUT_REMAP_CONTROL)/sizeof(mmGAMUT_REMAP_CONTROL[0]), 0, 0 },
	{ "mmDCP0_GAMUT_REMAP_CONTROL", REG_MMIO, 0x1a59, NULL, 0, 0, 0 },
	{ "mmGAMUT_REMAP_C11_C12", REG_MMIO, 0x1a5a, &mmGAMUT_REMAP_C11_C12[0], sizeof(mmGAMUT_REMAP_C11_C12)/sizeof(mmGAMUT_REMAP_C11_C12[0]), 0, 0 },
	{ "mmDCP0_GAMUT_REMAP_C11_C12", REG_MMIO, 0x1a5a, NULL, 0, 0, 0 },
	{ "mmGAMUT_REMAP_C13_C14", REG_MMIO, 0x1a5b, &mmGAMUT_REMAP_C13_C14[0], sizeof(mmGAMUT_REMAP_C13_C14)/sizeof(mmGAMUT_REMAP_C13_C14[0]), 0, 0 },
	{ "mmDCP0_GAMUT_REMAP_C13_C14", REG_MMIO, 0x1a5b, NULL, 0, 0, 0 },
	{ "mmGAMUT_REMAP_C21_C22", REG_MMIO, 0x1a5c, &mmGAMUT_REMAP_C21_C22[0], sizeof(mmGAMUT_REMAP_C21_C22)/sizeof(mmGAMUT_REMAP_C21_C22[0]), 0, 0 },
	{ "mmDCP0_GAMUT_REMAP_C21_C22", REG_MMIO, 0x1a5c, NULL, 0, 0, 0 },
	{ "mmGAMUT_REMAP_C23_C24", REG_MMIO, 0x1a5d, &mmGAMUT_REMAP_C23_C24[0], sizeof(mmGAMUT_REMAP_C23_C24)/sizeof(mmGAMUT_REMAP_C23_C24[0]), 0, 0 },
	{ "mmDCP0_GAMUT_REMAP_C23_C24", REG_MMIO, 0x1a5d, NULL, 0, 0, 0 },
	{ "mmGAMUT_REMAP_C31_C32", REG_MMIO, 0x1a5e, &mmGAMUT_REMAP_C31_C32[0], sizeof(mmGAMUT_REMAP_C31_C32)/sizeof(mmGAMUT_REMAP_C31_C32[0]), 0, 0 },
	{ "mmDCP0_GAMUT_REMAP_C31_C32", REG_MMIO, 0x1a5e, NULL, 0, 0, 0 },
	{ "mmGAMUT_REMAP_C33_C34", REG_MMIO, 0x1a5f, &mmGAMUT_REMAP_C33_C34[0], sizeof(mmGAMUT_REMAP_C33_C34)/sizeof(mmGAMUT_REMAP_C33_C34[0]), 0, 0 },
	{ "mmDCP0_GAMUT_REMAP_C33_C34", REG_MMIO, 0x1a5f, NULL, 0, 0, 0 },
	{ "mmDCP_SPATIAL_DITHER_CNTL", REG_MMIO, 0x1a60, &mmDCP_SPATIAL_DITHER_CNTL[0], sizeof(mmDCP_SPATIAL_DITHER_CNTL)/sizeof(mmDCP_SPATIAL_DITHER_CNTL[0]), 0, 0 },
	{ "mmDCP0_DCP_SPATIAL_DITHER_CNTL", REG_MMIO, 0x1a60, NULL, 0, 0, 0 },
	{ "mmDCP_FP_CONVERTED_FIELD", REG_MMIO, 0x1a65, &mmDCP_FP_CONVERTED_FIELD[0], sizeof(mmDCP_FP_CONVERTED_FIELD)/sizeof(mmDCP_FP_CONVERTED_FIELD[0]), 0, 0 },
	{ "mmDCP0_DCP_FP_CONVERTED_FIELD", REG_MMIO, 0x1a65, NULL, 0, 0, 0 },
	{ "mmCUR_CONTROL", REG_MMIO, 0x1a66, &mmCUR_CONTROL[0], sizeof(mmCUR_CONTROL)/sizeof(mmCUR_CONTROL[0]), 0, 0 },
	{ "mmDCP0_CUR_CONTROL", REG_MMIO, 0x1a66, NULL, 0, 0, 0 },
	{ "mmCUR_SURFACE_ADDRESS", REG_MMIO, 0x1a67, &mmCUR_SURFACE_ADDRESS[0], sizeof(mmCUR_SURFACE_ADDRESS)/sizeof(mmCUR_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmDCP0_CUR_SURFACE_ADDRESS", REG_MMIO, 0x1a67, NULL, 0, 0, 0 },
	{ "mmCUR_SIZE", REG_MMIO, 0x1a68, &mmCUR_SIZE[0], sizeof(mmCUR_SIZE)/sizeof(mmCUR_SIZE[0]), 0, 0 },
	{ "mmDCP0_CUR_SIZE", REG_MMIO, 0x1a68, NULL, 0, 0, 0 },
	{ "mmCUR_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x1a69, &mmCUR_SURFACE_ADDRESS_HIGH[0], sizeof(mmCUR_SURFACE_ADDRESS_HIGH)/sizeof(mmCUR_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmDCP0_CUR_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x1a69, NULL, 0, 0, 0 },
	{ "mmCUR_POSITION", REG_MMIO, 0x1a6a, &mmCUR_POSITION[0], sizeof(mmCUR_POSITION)/sizeof(mmCUR_POSITION[0]), 0, 0 },
	{ "mmDCP0_CUR_POSITION", REG_MMIO, 0x1a6a, NULL, 0, 0, 0 },
	{ "mmCUR_HOT_SPOT", REG_MMIO, 0x1a6b, &mmCUR_HOT_SPOT[0], sizeof(mmCUR_HOT_SPOT)/sizeof(mmCUR_HOT_SPOT[0]), 0, 0 },
	{ "mmDCP0_CUR_HOT_SPOT", REG_MMIO, 0x1a6b, NULL, 0, 0, 0 },
	{ "mmCUR_COLOR1", REG_MMIO, 0x1a6c, &mmCUR_COLOR1[0], sizeof(mmCUR_COLOR1)/sizeof(mmCUR_COLOR1[0]), 0, 0 },
	{ "mmDCP0_CUR_COLOR1", REG_MMIO, 0x1a6c, NULL, 0, 0, 0 },
	{ "mmCUR_COLOR2", REG_MMIO, 0x1a6d, &mmCUR_COLOR2[0], sizeof(mmCUR_COLOR2)/sizeof(mmCUR_COLOR2[0]), 0, 0 },
	{ "mmDCP0_CUR_COLOR2", REG_MMIO, 0x1a6d, NULL, 0, 0, 0 },
	{ "mmCUR_UPDATE", REG_MMIO, 0x1a6e, &mmCUR_UPDATE[0], sizeof(mmCUR_UPDATE)/sizeof(mmCUR_UPDATE[0]), 0, 0 },
	{ "mmDCP0_CUR_UPDATE", REG_MMIO, 0x1a6e, NULL, 0, 0, 0 },
	{ "mmDC_LUT_RW_MODE", REG_MMIO, 0x1a78, &mmDC_LUT_RW_MODE[0], sizeof(mmDC_LUT_RW_MODE)/sizeof(mmDC_LUT_RW_MODE[0]), 0, 0 },
	{ "mmDCP0_DC_LUT_RW_MODE", REG_MMIO, 0x1a78, NULL, 0, 0, 0 },
	{ "mmDC_LUT_RW_INDEX", REG_MMIO, 0x1a79, &mmDC_LUT_RW_INDEX[0], sizeof(mmDC_LUT_RW_INDEX)/sizeof(mmDC_LUT_RW_INDEX[0]), 0, 0 },
	{ "mmDCP0_DC_LUT_RW_INDEX", REG_MMIO, 0x1a79, NULL, 0, 0, 0 },
	{ "mmDC_LUT_SEQ_COLOR", REG_MMIO, 0x1a7a, &mmDC_LUT_SEQ_COLOR[0], sizeof(mmDC_LUT_SEQ_COLOR)/sizeof(mmDC_LUT_SEQ_COLOR[0]), 0, 0 },
	{ "mmDCP0_DC_LUT_SEQ_COLOR", REG_MMIO, 0x1a7a, NULL, 0, 0, 0 },
	{ "mmDC_LUT_PWL_DATA", REG_MMIO, 0x1a7b, &mmDC_LUT_PWL_DATA[0], sizeof(mmDC_LUT_PWL_DATA)/sizeof(mmDC_LUT_PWL_DATA[0]), 0, 0 },
	{ "mmDCP0_DC_LUT_PWL_DATA", REG_MMIO, 0x1a7b, NULL, 0, 0, 0 },
	{ "mmDC_LUT_30_COLOR", REG_MMIO, 0x1a7c, &mmDC_LUT_30_COLOR[0], sizeof(mmDC_LUT_30_COLOR)/sizeof(mmDC_LUT_30_COLOR[0]), 0, 0 },
	{ "mmDCP0_DC_LUT_30_COLOR", REG_MMIO, 0x1a7c, NULL, 0, 0, 0 },
	{ "mmDC_LUT_VGA_ACCESS_ENABLE", REG_MMIO, 0x1a7d, &mmDC_LUT_VGA_ACCESS_ENABLE[0], sizeof(mmDC_LUT_VGA_ACCESS_ENABLE)/sizeof(mmDC_LUT_VGA_ACCESS_ENABLE[0]), 0, 0 },
	{ "mmDCP0_DC_LUT_VGA_ACCESS_ENABLE", REG_MMIO, 0x1a7d, NULL, 0, 0, 0 },
	{ "mmDC_LUT_WRITE_EN_MASK", REG_MMIO, 0x1a7e, &mmDC_LUT_WRITE_EN_MASK[0], sizeof(mmDC_LUT_WRITE_EN_MASK)/sizeof(mmDC_LUT_WRITE_EN_MASK[0]), 0, 0 },
	{ "mmDCP0_DC_LUT_WRITE_EN_MASK", REG_MMIO, 0x1a7e, NULL, 0, 0, 0 },
	{ "mmDC_LUT_AUTOFILL", REG_MMIO, 0x1a7f, &mmDC_LUT_AUTOFILL[0], sizeof(mmDC_LUT_AUTOFILL)/sizeof(mmDC_LUT_AUTOFILL[0]), 0, 0 },
	{ "mmDCP0_DC_LUT_AUTOFILL", REG_MMIO, 0x1a7f, NULL, 0, 0, 0 },
	{ "mmDC_LUT_CONTROL", REG_MMIO, 0x1a80, &mmDC_LUT_CONTROL[0], sizeof(mmDC_LUT_CONTROL)/sizeof(mmDC_LUT_CONTROL[0]), 0, 0 },
	{ "mmDCP0_DC_LUT_CONTROL", REG_MMIO, 0x1a80, NULL, 0, 0, 0 },
	{ "mmDC_LUT_BLACK_OFFSET_BLUE", REG_MMIO, 0x1a81, &mmDC_LUT_BLACK_OFFSET_BLUE[0], sizeof(mmDC_LUT_BLACK_OFFSET_BLUE)/sizeof(mmDC_LUT_BLACK_OFFSET_BLUE[0]), 0, 0 },
	{ "mmDCP0_DC_LUT_BLACK_OFFSET_BLUE", REG_MMIO, 0x1a81, NULL, 0, 0, 0 },
	{ "mmDC_LUT_BLACK_OFFSET_GREEN", REG_MMIO, 0x1a82, &mmDC_LUT_BLACK_OFFSET_GREEN[0], sizeof(mmDC_LUT_BLACK_OFFSET_GREEN)/sizeof(mmDC_LUT_BLACK_OFFSET_GREEN[0]), 0, 0 },
	{ "mmDCP0_DC_LUT_BLACK_OFFSET_GREEN", REG_MMIO, 0x1a82, NULL, 0, 0, 0 },
	{ "mmDC_LUT_BLACK_OFFSET_RED", REG_MMIO, 0x1a83, &mmDC_LUT_BLACK_OFFSET_RED[0], sizeof(mmDC_LUT_BLACK_OFFSET_RED)/sizeof(mmDC_LUT_BLACK_OFFSET_RED[0]), 0, 0 },
	{ "mmDCP0_DC_LUT_BLACK_OFFSET_RED", REG_MMIO, 0x1a83, NULL, 0, 0, 0 },
	{ "mmDC_LUT_WHITE_OFFSET_BLUE", REG_MMIO, 0x1a84, &mmDC_LUT_WHITE_OFFSET_BLUE[0], sizeof(mmDC_LUT_WHITE_OFFSET_BLUE)/sizeof(mmDC_LUT_WHITE_OFFSET_BLUE[0]), 0, 0 },
	{ "mmDCP0_DC_LUT_WHITE_OFFSET_BLUE", REG_MMIO, 0x1a84, NULL, 0, 0, 0 },
	{ "mmDC_LUT_WHITE_OFFSET_GREEN", REG_MMIO, 0x1a85, &mmDC_LUT_WHITE_OFFSET_GREEN[0], sizeof(mmDC_LUT_WHITE_OFFSET_GREEN)/sizeof(mmDC_LUT_WHITE_OFFSET_GREEN[0]), 0, 0 },
	{ "mmDCP0_DC_LUT_WHITE_OFFSET_GREEN", REG_MMIO, 0x1a85, NULL, 0, 0, 0 },
	{ "mmDC_LUT_WHITE_OFFSET_RED", REG_MMIO, 0x1a86, &mmDC_LUT_WHITE_OFFSET_RED[0], sizeof(mmDC_LUT_WHITE_OFFSET_RED)/sizeof(mmDC_LUT_WHITE_OFFSET_RED[0]), 0, 0 },
	{ "mmDCP0_DC_LUT_WHITE_OFFSET_RED", REG_MMIO, 0x1a86, NULL, 0, 0, 0 },
	{ "mmDCP_CRC_CONTROL", REG_MMIO, 0x1a87, &mmDCP_CRC_CONTROL[0], sizeof(mmDCP_CRC_CONTROL)/sizeof(mmDCP_CRC_CONTROL[0]), 0, 0 },
	{ "mmDCP0_DCP_CRC_CONTROL", REG_MMIO, 0x1a87, NULL, 0, 0, 0 },
	{ "mmDCP_CRC_MASK", REG_MMIO, 0x1a88, &mmDCP_CRC_MASK[0], sizeof(mmDCP_CRC_MASK)/sizeof(mmDCP_CRC_MASK[0]), 0, 0 },
	{ "mmDCP0_DCP_CRC_MASK", REG_MMIO, 0x1a88, NULL, 0, 0, 0 },
	{ "mmDCP_CRC_CURRENT", REG_MMIO, 0x1a89, &mmDCP_CRC_CURRENT[0], sizeof(mmDCP_CRC_CURRENT)/sizeof(mmDCP_CRC_CURRENT[0]), 0, 0 },
	{ "mmDCP0_DCP_CRC_CURRENT", REG_MMIO, 0x1a89, NULL, 0, 0, 0 },
	{ "mmDVMM_PTE_CONTROL", REG_MMIO, 0x1a8a, &mmDVMM_PTE_CONTROL[0], sizeof(mmDVMM_PTE_CONTROL)/sizeof(mmDVMM_PTE_CONTROL[0]), 0, 0 },
	{ "mmDCP0_DVMM_PTE_CONTROL", REG_MMIO, 0x1a8a, NULL, 0, 0, 0 },
	{ "mmDCP_CRC_LAST", REG_MMIO, 0x1a8b, &mmDCP_CRC_LAST[0], sizeof(mmDCP_CRC_LAST)/sizeof(mmDCP_CRC_LAST[0]), 0, 0 },
	{ "mmDCP0_DCP_CRC_LAST", REG_MMIO, 0x1a8b, NULL, 0, 0, 0 },
	{ "mmDVMM_PTE_ARB_CONTROL", REG_MMIO, 0x1a8c, &mmDVMM_PTE_ARB_CONTROL[0], sizeof(mmDVMM_PTE_ARB_CONTROL)/sizeof(mmDVMM_PTE_ARB_CONTROL[0]), 0, 0 },
	{ "mmDCP0_DVMM_PTE_ARB_CONTROL", REG_MMIO, 0x1a8c, NULL, 0, 0, 0 },
	{ "mmDCP_DEBUG", REG_MMIO, 0x1a8d, &mmDCP_DEBUG[0], sizeof(mmDCP_DEBUG)/sizeof(mmDCP_DEBUG[0]), 0, 0 },
	{ "mmDCP0_DCP_DEBUG", REG_MMIO, 0x1a8d, NULL, 0, 0, 0 },
	{ "mmGRPH_FLIP_RATE_CNTL", REG_MMIO, 0x1a8e, &mmGRPH_FLIP_RATE_CNTL[0], sizeof(mmGRPH_FLIP_RATE_CNTL)/sizeof(mmGRPH_FLIP_RATE_CNTL[0]), 0, 0 },
	{ "mmDCP0_GRPH_FLIP_RATE_CNTL", REG_MMIO, 0x1a8e, NULL, 0, 0, 0 },
	{ "mmDCP_GSL_CONTROL", REG_MMIO, 0x1a90, &mmDCP_GSL_CONTROL[0], sizeof(mmDCP_GSL_CONTROL)/sizeof(mmDCP_GSL_CONTROL[0]), 0, 0 },
	{ "mmDCP0_DCP_GSL_CONTROL", REG_MMIO, 0x1a90, NULL, 0, 0, 0 },
	{ "mmDCP_LB_DATA_GAP_BETWEEN_CHUNK", REG_MMIO, 0x1a91, &mmDCP_LB_DATA_GAP_BETWEEN_CHUNK[0], sizeof(mmDCP_LB_DATA_GAP_BETWEEN_CHUNK)/sizeof(mmDCP_LB_DATA_GAP_BETWEEN_CHUNK[0]), 0, 0 },
	{ "mmDCP0_DCP_LB_DATA_GAP_BETWEEN_CHUNK", REG_MMIO, 0x1a91, NULL, 0, 0, 0 },
	{ "mmDCP_DEBUG_SG", REG_MMIO, 0x1a92, &mmDCP_DEBUG_SG[0], sizeof(mmDCP_DEBUG_SG)/sizeof(mmDCP_DEBUG_SG[0]), 0, 0 },
	{ "mmDCP0_DCP_DEBUG_SG", REG_MMIO, 0x1a92, NULL, 0, 0, 0 },
	{ "mmDCP_DVMM_DEBUG", REG_MMIO, 0x1a93, &mmDCP_DVMM_DEBUG[0], sizeof(mmDCP_DVMM_DEBUG)/sizeof(mmDCP_DVMM_DEBUG[0]), 0, 0 },
	{ "mmDCP0_DCP_DVMM_DEBUG", REG_MMIO, 0x1a93, NULL, 0, 0, 0 },
	{ "mmDCP_DEBUG_SG2", REG_MMIO, 0x1a94, &mmDCP_DEBUG_SG2[0], sizeof(mmDCP_DEBUG_SG2)/sizeof(mmDCP_DEBUG_SG2[0]), 0, 0 },
	{ "mmDCP0_DCP_DEBUG_SG2", REG_MMIO, 0x1a94, NULL, 0, 0, 0 },
	{ "mmDCP_TEST_DEBUG_INDEX", REG_MMIO, 0x1a95, &mmDCP_TEST_DEBUG_INDEX[0], sizeof(mmDCP_TEST_DEBUG_INDEX)/sizeof(mmDCP_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmDCP0_DCP_TEST_DEBUG_INDEX", REG_MMIO, 0x1a95, NULL, 0, 0, 0 },
	{ "mmDCP_TEST_DEBUG_DATA", REG_MMIO, 0x1a96, &mmDCP_TEST_DEBUG_DATA[0], sizeof(mmDCP_TEST_DEBUG_DATA)/sizeof(mmDCP_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmDCP0_DCP_TEST_DEBUG_DATA", REG_MMIO, 0x1a96, NULL, 0, 0, 0 },
	{ "mmGRPH_STEREOSYNC_FLIP", REG_MMIO, 0x1a97, &mmGRPH_STEREOSYNC_FLIP[0], sizeof(mmGRPH_STEREOSYNC_FLIP)/sizeof(mmGRPH_STEREOSYNC_FLIP[0]), 0, 0 },
	{ "mmDCP0_GRPH_STEREOSYNC_FLIP", REG_MMIO, 0x1a97, NULL, 0, 0, 0 },
	{ "mmDCP_DEBUG2", REG_MMIO, 0x1a98, &mmDCP_DEBUG2[0], sizeof(mmDCP_DEBUG2)/sizeof(mmDCP_DEBUG2[0]), 0, 0 },
	{ "mmDCP0_DCP_DEBUG2", REG_MMIO, 0x1a98, NULL, 0, 0, 0 },
	{ "mmCUR_REQUEST_FILTER_CNTL", REG_MMIO, 0x1a99, &mmCUR_REQUEST_FILTER_CNTL[0], sizeof(mmCUR_REQUEST_FILTER_CNTL)/sizeof(mmCUR_REQUEST_FILTER_CNTL[0]), 0, 0 },
	{ "mmDCP0_CUR_REQUEST_FILTER_CNTL", REG_MMIO, 0x1a99, NULL, 0, 0, 0 },
	{ "mmCUR_STEREO_CONTROL", REG_MMIO, 0x1a9a, &mmCUR_STEREO_CONTROL[0], sizeof(mmCUR_STEREO_CONTROL)/sizeof(mmCUR_STEREO_CONTROL[0]), 0, 0 },
	{ "mmDCP0_CUR_STEREO_CONTROL", REG_MMIO, 0x1a9a, NULL, 0, 0, 0 },
	{ "mmOUT_CLAMP_CONTROL_G_Y", REG_MMIO, 0x1a9c, &mmOUT_CLAMP_CONTROL_G_Y[0], sizeof(mmOUT_CLAMP_CONTROL_G_Y)/sizeof(mmOUT_CLAMP_CONTROL_G_Y[0]), 0, 0 },
	{ "mmDCP0_OUT_CLAMP_CONTROL_G_Y", REG_MMIO, 0x1a9c, NULL, 0, 0, 0 },
	{ "mmOUT_CLAMP_CONTROL_B_CB", REG_MMIO, 0x1a9d, &mmOUT_CLAMP_CONTROL_B_CB[0], sizeof(mmOUT_CLAMP_CONTROL_B_CB)/sizeof(mmOUT_CLAMP_CONTROL_B_CB[0]), 0, 0 },
	{ "mmDCP0_OUT_CLAMP_CONTROL_B_CB", REG_MMIO, 0x1a9d, NULL, 0, 0, 0 },
	{ "mmHW_ROTATION", REG_MMIO, 0x1a9e, &mmHW_ROTATION[0], sizeof(mmHW_ROTATION)/sizeof(mmHW_ROTATION[0]), 0, 0 },
	{ "mmDCP0_HW_ROTATION", REG_MMIO, 0x1a9e, NULL, 0, 0, 0 },
	{ "mmGRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL", REG_MMIO, 0x1a9f, &mmGRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL[0], sizeof(mmGRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL)/sizeof(mmGRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL[0]), 0, 0 },
	{ "mmDCP0_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL", REG_MMIO, 0x1a9f, NULL, 0, 0, 0 },
	{ "mmREGAMMA_CONTROL", REG_MMIO, 0x1aa0, &mmREGAMMA_CONTROL[0], sizeof(mmREGAMMA_CONTROL)/sizeof(mmREGAMMA_CONTROL[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CONTROL", REG_MMIO, 0x1aa0, NULL, 0, 0, 0 },
	{ "mmREGAMMA_LUT_INDEX", REG_MMIO, 0x1aa1, &mmREGAMMA_LUT_INDEX[0], sizeof(mmREGAMMA_LUT_INDEX)/sizeof(mmREGAMMA_LUT_INDEX[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_LUT_INDEX", REG_MMIO, 0x1aa1, NULL, 0, 0, 0 },
	{ "mmREGAMMA_LUT_DATA", REG_MMIO, 0x1aa2, &mmREGAMMA_LUT_DATA[0], sizeof(mmREGAMMA_LUT_DATA)/sizeof(mmREGAMMA_LUT_DATA[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_LUT_DATA", REG_MMIO, 0x1aa2, NULL, 0, 0, 0 },
	{ "mmREGAMMA_LUT_WRITE_EN_MASK", REG_MMIO, 0x1aa3, &mmREGAMMA_LUT_WRITE_EN_MASK[0], sizeof(mmREGAMMA_LUT_WRITE_EN_MASK)/sizeof(mmREGAMMA_LUT_WRITE_EN_MASK[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_LUT_WRITE_EN_MASK", REG_MMIO, 0x1aa3, NULL, 0, 0, 0 },
	{ "mmREGAMMA_CNTLA_START_CNTL", REG_MMIO, 0x1aa4, &mmREGAMMA_CNTLA_START_CNTL[0], sizeof(mmREGAMMA_CNTLA_START_CNTL)/sizeof(mmREGAMMA_CNTLA_START_CNTL[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLA_START_CNTL", REG_MMIO, 0x1aa4, NULL, 0, 0, 0 },
	{ "mmREGAMMA_CNTLA_SLOPE_CNTL", REG_MMIO, 0x1aa5, &mmREGAMMA_CNTLA_SLOPE_CNTL[0], sizeof(mmREGAMMA_CNTLA_SLOPE_CNTL)/sizeof(mmREGAMMA_CNTLA_SLOPE_CNTL[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLA_SLOPE_CNTL", REG_MMIO, 0x1aa5, NULL, 0, 0, 0 },
	{ "mmREGAMMA_CNTLA_END_CNTL1", REG_MMIO, 0x1aa6, &mmREGAMMA_CNTLA_END_CNTL1[0], sizeof(mmREGAMMA_CNTLA_END_CNTL1)/sizeof(mmREGAMMA_CNTLA_END_CNTL1[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLA_END_CNTL1", REG_MMIO, 0x1aa6, NULL, 0, 0, 0 },
	{ "mmREGAMMA_CNTLA_END_CNTL2", REG_MMIO, 0x1aa7, &mmREGAMMA_CNTLA_END_CNTL2[0], sizeof(mmREGAMMA_CNTLA_END_CNTL2)/sizeof(mmREGAMMA_CNTLA_END_CNTL2[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLA_END_CNTL2", REG_MMIO, 0x1aa7, NULL, 0, 0, 0 },
	{ "mmREGAMMA_CNTLA_REGION_0_1", REG_MMIO, 0x1aa8, &mmREGAMMA_CNTLA_REGION_0_1[0], sizeof(mmREGAMMA_CNTLA_REGION_0_1)/sizeof(mmREGAMMA_CNTLA_REGION_0_1[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLA_REGION_0_1", REG_MMIO, 0x1aa8, NULL, 0, 0, 0 },
	{ "mmREGAMMA_CNTLA_REGION_2_3", REG_MMIO, 0x1aa9, &mmREGAMMA_CNTLA_REGION_2_3[0], sizeof(mmREGAMMA_CNTLA_REGION_2_3)/sizeof(mmREGAMMA_CNTLA_REGION_2_3[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLA_REGION_2_3", REG_MMIO, 0x1aa9, NULL, 0, 0, 0 },
	{ "mmREGAMMA_CNTLA_REGION_4_5", REG_MMIO, 0x1aaa, &mmREGAMMA_CNTLA_REGION_4_5[0], sizeof(mmREGAMMA_CNTLA_REGION_4_5)/sizeof(mmREGAMMA_CNTLA_REGION_4_5[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLA_REGION_4_5", REG_MMIO, 0x1aaa, NULL, 0, 0, 0 },
	{ "mmREGAMMA_CNTLA_REGION_6_7", REG_MMIO, 0x1aab, &mmREGAMMA_CNTLA_REGION_6_7[0], sizeof(mmREGAMMA_CNTLA_REGION_6_7)/sizeof(mmREGAMMA_CNTLA_REGION_6_7[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLA_REGION_6_7", REG_MMIO, 0x1aab, NULL, 0, 0, 0 },
	{ "mmREGAMMA_CNTLA_REGION_8_9", REG_MMIO, 0x1aac, &mmREGAMMA_CNTLA_REGION_8_9[0], sizeof(mmREGAMMA_CNTLA_REGION_8_9)/sizeof(mmREGAMMA_CNTLA_REGION_8_9[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLA_REGION_8_9", REG_MMIO, 0x1aac, NULL, 0, 0, 0 },
	{ "mmREGAMMA_CNTLA_REGION_10_11", REG_MMIO, 0x1aad, &mmREGAMMA_CNTLA_REGION_10_11[0], sizeof(mmREGAMMA_CNTLA_REGION_10_11)/sizeof(mmREGAMMA_CNTLA_REGION_10_11[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLA_REGION_10_11", REG_MMIO, 0x1aad, NULL, 0, 0, 0 },
	{ "mmREGAMMA_CNTLA_REGION_12_13", REG_MMIO, 0x1aae, &mmREGAMMA_CNTLA_REGION_12_13[0], sizeof(mmREGAMMA_CNTLA_REGION_12_13)/sizeof(mmREGAMMA_CNTLA_REGION_12_13[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLA_REGION_12_13", REG_MMIO, 0x1aae, NULL, 0, 0, 0 },
	{ "mmREGAMMA_CNTLA_REGION_14_15", REG_MMIO, 0x1aaf, &mmREGAMMA_CNTLA_REGION_14_15[0], sizeof(mmREGAMMA_CNTLA_REGION_14_15)/sizeof(mmREGAMMA_CNTLA_REGION_14_15[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLA_REGION_14_15", REG_MMIO, 0x1aaf, NULL, 0, 0, 0 },
	{ "mmREGAMMA_CNTLB_START_CNTL", REG_MMIO, 0x1ab0, &mmREGAMMA_CNTLB_START_CNTL[0], sizeof(mmREGAMMA_CNTLB_START_CNTL)/sizeof(mmREGAMMA_CNTLB_START_CNTL[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLB_START_CNTL", REG_MMIO, 0x1ab0, NULL, 0, 0, 0 },
	{ "mmREGAMMA_CNTLB_SLOPE_CNTL", REG_MMIO, 0x1ab1, &mmREGAMMA_CNTLB_SLOPE_CNTL[0], sizeof(mmREGAMMA_CNTLB_SLOPE_CNTL)/sizeof(mmREGAMMA_CNTLB_SLOPE_CNTL[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLB_SLOPE_CNTL", REG_MMIO, 0x1ab1, NULL, 0, 0, 0 },
	{ "mmREGAMMA_CNTLB_END_CNTL1", REG_MMIO, 0x1ab2, &mmREGAMMA_CNTLB_END_CNTL1[0], sizeof(mmREGAMMA_CNTLB_END_CNTL1)/sizeof(mmREGAMMA_CNTLB_END_CNTL1[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLB_END_CNTL1", REG_MMIO, 0x1ab2, NULL, 0, 0, 0 },
	{ "mmREGAMMA_CNTLB_END_CNTL2", REG_MMIO, 0x1ab3, &mmREGAMMA_CNTLB_END_CNTL2[0], sizeof(mmREGAMMA_CNTLB_END_CNTL2)/sizeof(mmREGAMMA_CNTLB_END_CNTL2[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLB_END_CNTL2", REG_MMIO, 0x1ab3, NULL, 0, 0, 0 },
	{ "mmREGAMMA_CNTLB_REGION_0_1", REG_MMIO, 0x1ab4, &mmREGAMMA_CNTLB_REGION_0_1[0], sizeof(mmREGAMMA_CNTLB_REGION_0_1)/sizeof(mmREGAMMA_CNTLB_REGION_0_1[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLB_REGION_0_1", REG_MMIO, 0x1ab4, NULL, 0, 0, 0 },
	{ "mmREGAMMA_CNTLB_REGION_2_3", REG_MMIO, 0x1ab5, &mmREGAMMA_CNTLB_REGION_2_3[0], sizeof(mmREGAMMA_CNTLB_REGION_2_3)/sizeof(mmREGAMMA_CNTLB_REGION_2_3[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLB_REGION_2_3", REG_MMIO, 0x1ab5, NULL, 0, 0, 0 },
	{ "mmREGAMMA_CNTLB_REGION_4_5", REG_MMIO, 0x1ab6, &mmREGAMMA_CNTLB_REGION_4_5[0], sizeof(mmREGAMMA_CNTLB_REGION_4_5)/sizeof(mmREGAMMA_CNTLB_REGION_4_5[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLB_REGION_4_5", REG_MMIO, 0x1ab6, NULL, 0, 0, 0 },
	{ "mmREGAMMA_CNTLB_REGION_6_7", REG_MMIO, 0x1ab7, &mmREGAMMA_CNTLB_REGION_6_7[0], sizeof(mmREGAMMA_CNTLB_REGION_6_7)/sizeof(mmREGAMMA_CNTLB_REGION_6_7[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLB_REGION_6_7", REG_MMIO, 0x1ab7, NULL, 0, 0, 0 },
	{ "mmREGAMMA_CNTLB_REGION_8_9", REG_MMIO, 0x1ab8, &mmREGAMMA_CNTLB_REGION_8_9[0], sizeof(mmREGAMMA_CNTLB_REGION_8_9)/sizeof(mmREGAMMA_CNTLB_REGION_8_9[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLB_REGION_8_9", REG_MMIO, 0x1ab8, NULL, 0, 0, 0 },
	{ "mmREGAMMA_CNTLB_REGION_10_11", REG_MMIO, 0x1ab9, &mmREGAMMA_CNTLB_REGION_10_11[0], sizeof(mmREGAMMA_CNTLB_REGION_10_11)/sizeof(mmREGAMMA_CNTLB_REGION_10_11[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLB_REGION_10_11", REG_MMIO, 0x1ab9, NULL, 0, 0, 0 },
	{ "mmREGAMMA_CNTLB_REGION_12_13", REG_MMIO, 0x1aba, &mmREGAMMA_CNTLB_REGION_12_13[0], sizeof(mmREGAMMA_CNTLB_REGION_12_13)/sizeof(mmREGAMMA_CNTLB_REGION_12_13[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLB_REGION_12_13", REG_MMIO, 0x1aba, NULL, 0, 0, 0 },
	{ "mmREGAMMA_CNTLB_REGION_14_15", REG_MMIO, 0x1abb, &mmREGAMMA_CNTLB_REGION_14_15[0], sizeof(mmREGAMMA_CNTLB_REGION_14_15)/sizeof(mmREGAMMA_CNTLB_REGION_14_15[0]), 0, 0 },
	{ "mmDCP0_REGAMMA_CNTLB_REGION_14_15", REG_MMIO, 0x1abb, NULL, 0, 0, 0 },
	{ "mmALPHA_CONTROL", REG_MMIO, 0x1abc, &mmALPHA_CONTROL[0], sizeof(mmALPHA_CONTROL)/sizeof(mmALPHA_CONTROL[0]), 0, 0 },
	{ "mmDCP0_ALPHA_CONTROL", REG_MMIO, 0x1abc, NULL, 0, 0, 0 },
	{ "mmGRPH_XDMA_RECOVERY_SURFACE_ADDRESS", REG_MMIO, 0x1abd, &mmGRPH_XDMA_RECOVERY_SURFACE_ADDRESS[0], sizeof(mmGRPH_XDMA_RECOVERY_SURFACE_ADDRESS)/sizeof(mmGRPH_XDMA_RECOVERY_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmDCP0_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS", REG_MMIO, 0x1abd, NULL, 0, 0, 0 },
	{ "mmGRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x1abe, &mmGRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH[0], sizeof(mmGRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH)/sizeof(mmGRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmDCP0_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x1abe, NULL, 0, 0, 0 },
	{ "mmGRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS", REG_MMIO, 0x1abf, &mmGRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS[0], sizeof(mmGRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS)/sizeof(mmGRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS[0]), 0, 0 },
	{ "mmDCP0_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS", REG_MMIO, 0x1abf, NULL, 0, 0, 0 },
	{ "mmLB_DATA_FORMAT", REG_MMIO, 0x1ac0, &mmLB_DATA_FORMAT[0], sizeof(mmLB_DATA_FORMAT)/sizeof(mmLB_DATA_FORMAT[0]), 0, 0 },
	{ "mmLB0_LB_DATA_FORMAT", REG_MMIO, 0x1ac0, NULL, 0, 0, 0 },
	{ "mmLB_MEMORY_CTRL", REG_MMIO, 0x1ac1, &mmLB_MEMORY_CTRL[0], sizeof(mmLB_MEMORY_CTRL)/sizeof(mmLB_MEMORY_CTRL[0]), 0, 0 },
	{ "mmLB0_LB_MEMORY_CTRL", REG_MMIO, 0x1ac1, NULL, 0, 0, 0 },
	{ "mmLB_MEMORY_SIZE_STATUS", REG_MMIO, 0x1ac2, &mmLB_MEMORY_SIZE_STATUS[0], sizeof(mmLB_MEMORY_SIZE_STATUS)/sizeof(mmLB_MEMORY_SIZE_STATUS[0]), 0, 0 },
	{ "mmLB0_LB_MEMORY_SIZE_STATUS", REG_MMIO, 0x1ac2, NULL, 0, 0, 0 },
	{ "mmLB_DESKTOP_HEIGHT", REG_MMIO, 0x1ac3, &mmLB_DESKTOP_HEIGHT[0], sizeof(mmLB_DESKTOP_HEIGHT)/sizeof(mmLB_DESKTOP_HEIGHT[0]), 0, 0 },
	{ "mmLB0_LB_DESKTOP_HEIGHT", REG_MMIO, 0x1ac3, NULL, 0, 0, 0 },
	{ "mmLB_VLINE_START_END", REG_MMIO, 0x1ac4, &mmLB_VLINE_START_END[0], sizeof(mmLB_VLINE_START_END)/sizeof(mmLB_VLINE_START_END[0]), 0, 0 },
	{ "mmLB0_LB_VLINE_START_END", REG_MMIO, 0x1ac4, NULL, 0, 0, 0 },
	{ "mmLB_VLINE2_START_END", REG_MMIO, 0x1ac5, &mmLB_VLINE2_START_END[0], sizeof(mmLB_VLINE2_START_END)/sizeof(mmLB_VLINE2_START_END[0]), 0, 0 },
	{ "mmLB0_LB_VLINE2_START_END", REG_MMIO, 0x1ac5, NULL, 0, 0, 0 },
	{ "mmLB_V_COUNTER", REG_MMIO, 0x1ac6, &mmLB_V_COUNTER[0], sizeof(mmLB_V_COUNTER)/sizeof(mmLB_V_COUNTER[0]), 0, 0 },
	{ "mmLB0_LB_V_COUNTER", REG_MMIO, 0x1ac6, NULL, 0, 0, 0 },
	{ "mmLB_SNAPSHOT_V_COUNTER", REG_MMIO, 0x1ac7, &mmLB_SNAPSHOT_V_COUNTER[0], sizeof(mmLB_SNAPSHOT_V_COUNTER)/sizeof(mmLB_SNAPSHOT_V_COUNTER[0]), 0, 0 },
	{ "mmLB0_LB_SNAPSHOT_V_COUNTER", REG_MMIO, 0x1ac7, NULL, 0, 0, 0 },
	{ "mmLB_INTERRUPT_MASK", REG_MMIO, 0x1ac8, &mmLB_INTERRUPT_MASK[0], sizeof(mmLB_INTERRUPT_MASK)/sizeof(mmLB_INTERRUPT_MASK[0]), 0, 0 },
	{ "mmLB0_LB_INTERRUPT_MASK", REG_MMIO, 0x1ac8, NULL, 0, 0, 0 },
	{ "mmLB_VLINE_STATUS", REG_MMIO, 0x1ac9, &mmLB_VLINE_STATUS[0], sizeof(mmLB_VLINE_STATUS)/sizeof(mmLB_VLINE_STATUS[0]), 0, 0 },
	{ "mmLB0_LB_VLINE_STATUS", REG_MMIO, 0x1ac9, NULL, 0, 0, 0 },
	{ "mmLB_VLINE2_STATUS", REG_MMIO, 0x1aca, &mmLB_VLINE2_STATUS[0], sizeof(mmLB_VLINE2_STATUS)/sizeof(mmLB_VLINE2_STATUS[0]), 0, 0 },
	{ "mmLB0_LB_VLINE2_STATUS", REG_MMIO, 0x1aca, NULL, 0, 0, 0 },
	{ "mmLB_VBLANK_STATUS", REG_MMIO, 0x1acb, &mmLB_VBLANK_STATUS[0], sizeof(mmLB_VBLANK_STATUS)/sizeof(mmLB_VBLANK_STATUS[0]), 0, 0 },
	{ "mmLB0_LB_VBLANK_STATUS", REG_MMIO, 0x1acb, NULL, 0, 0, 0 },
	{ "mmLB_SYNC_RESET_SEL", REG_MMIO, 0x1acc, &mmLB_SYNC_RESET_SEL[0], sizeof(mmLB_SYNC_RESET_SEL)/sizeof(mmLB_SYNC_RESET_SEL[0]), 0, 0 },
	{ "mmLB0_LB_SYNC_RESET_SEL", REG_MMIO, 0x1acc, NULL, 0, 0, 0 },
	{ "mmLB_BLACK_KEYER_R_CR", REG_MMIO, 0x1acd, &mmLB_BLACK_KEYER_R_CR[0], sizeof(mmLB_BLACK_KEYER_R_CR)/sizeof(mmLB_BLACK_KEYER_R_CR[0]), 0, 0 },
	{ "mmLB0_LB_BLACK_KEYER_R_CR", REG_MMIO, 0x1acd, NULL, 0, 0, 0 },
	{ "mmLB_BLACK_KEYER_G_Y", REG_MMIO, 0x1ace, &mmLB_BLACK_KEYER_G_Y[0], sizeof(mmLB_BLACK_KEYER_G_Y)/sizeof(mmLB_BLACK_KEYER_G_Y[0]), 0, 0 },
	{ "mmLB0_LB_BLACK_KEYER_G_Y", REG_MMIO, 0x1ace, NULL, 0, 0, 0 },
	{ "mmLB_BLACK_KEYER_B_CB", REG_MMIO, 0x1acf, &mmLB_BLACK_KEYER_B_CB[0], sizeof(mmLB_BLACK_KEYER_B_CB)/sizeof(mmLB_BLACK_KEYER_B_CB[0]), 0, 0 },
	{ "mmLB0_LB_BLACK_KEYER_B_CB", REG_MMIO, 0x1acf, NULL, 0, 0, 0 },
	{ "mmLB_KEYER_COLOR_CTRL", REG_MMIO, 0x1ad0, &mmLB_KEYER_COLOR_CTRL[0], sizeof(mmLB_KEYER_COLOR_CTRL)/sizeof(mmLB_KEYER_COLOR_CTRL[0]), 0, 0 },
	{ "mmLB0_LB_KEYER_COLOR_CTRL", REG_MMIO, 0x1ad0, NULL, 0, 0, 0 },
	{ "mmLB_KEYER_COLOR_R_CR", REG_MMIO, 0x1ad1, &mmLB_KEYER_COLOR_R_CR[0], sizeof(mmLB_KEYER_COLOR_R_CR)/sizeof(mmLB_KEYER_COLOR_R_CR[0]), 0, 0 },
	{ "mmLB0_LB_KEYER_COLOR_R_CR", REG_MMIO, 0x1ad1, NULL, 0, 0, 0 },
	{ "mmLB_KEYER_COLOR_G_Y", REG_MMIO, 0x1ad2, &mmLB_KEYER_COLOR_G_Y[0], sizeof(mmLB_KEYER_COLOR_G_Y)/sizeof(mmLB_KEYER_COLOR_G_Y[0]), 0, 0 },
	{ "mmLB0_LB_KEYER_COLOR_G_Y", REG_MMIO, 0x1ad2, NULL, 0, 0, 0 },
	{ "mmLB_KEYER_COLOR_B_CB", REG_MMIO, 0x1ad3, &mmLB_KEYER_COLOR_B_CB[0], sizeof(mmLB_KEYER_COLOR_B_CB)/sizeof(mmLB_KEYER_COLOR_B_CB[0]), 0, 0 },
	{ "mmLB0_LB_KEYER_COLOR_B_CB", REG_MMIO, 0x1ad3, NULL, 0, 0, 0 },
	{ "mmLB_KEYER_COLOR_REP_R_CR", REG_MMIO, 0x1ad4, &mmLB_KEYER_COLOR_REP_R_CR[0], sizeof(mmLB_KEYER_COLOR_REP_R_CR)/sizeof(mmLB_KEYER_COLOR_REP_R_CR[0]), 0, 0 },
	{ "mmLB0_LB_KEYER_COLOR_REP_R_CR", REG_MMIO, 0x1ad4, NULL, 0, 0, 0 },
	{ "mmLB_KEYER_COLOR_REP_G_Y", REG_MMIO, 0x1ad5, &mmLB_KEYER_COLOR_REP_G_Y[0], sizeof(mmLB_KEYER_COLOR_REP_G_Y)/sizeof(mmLB_KEYER_COLOR_REP_G_Y[0]), 0, 0 },
	{ "mmLB0_LB_KEYER_COLOR_REP_G_Y", REG_MMIO, 0x1ad5, NULL, 0, 0, 0 },
	{ "mmLB_KEYER_COLOR_REP_B_CB", REG_MMIO, 0x1ad6, &mmLB_KEYER_COLOR_REP_B_CB[0], sizeof(mmLB_KEYER_COLOR_REP_B_CB)/sizeof(mmLB_KEYER_COLOR_REP_B_CB[0]), 0, 0 },
	{ "mmLB0_LB_KEYER_COLOR_REP_B_CB", REG_MMIO, 0x1ad6, NULL, 0, 0, 0 },
	{ "mmLB_BUFFER_LEVEL_STATUS", REG_MMIO, 0x1ad7, &mmLB_BUFFER_LEVEL_STATUS[0], sizeof(mmLB_BUFFER_LEVEL_STATUS)/sizeof(mmLB_BUFFER_LEVEL_STATUS[0]), 0, 0 },
	{ "mmLB0_LB_BUFFER_LEVEL_STATUS", REG_MMIO, 0x1ad7, NULL, 0, 0, 0 },
	{ "mmLB_BUFFER_URGENCY_CTRL", REG_MMIO, 0x1ad8, &mmLB_BUFFER_URGENCY_CTRL[0], sizeof(mmLB_BUFFER_URGENCY_CTRL)/sizeof(mmLB_BUFFER_URGENCY_CTRL[0]), 0, 0 },
	{ "mmLB0_LB_BUFFER_URGENCY_CTRL", REG_MMIO, 0x1ad8, NULL, 0, 0, 0 },
	{ "mmLB_BUFFER_URGENCY_STATUS", REG_MMIO, 0x1ad9, &mmLB_BUFFER_URGENCY_STATUS[0], sizeof(mmLB_BUFFER_URGENCY_STATUS)/sizeof(mmLB_BUFFER_URGENCY_STATUS[0]), 0, 0 },
	{ "mmLB0_LB_BUFFER_URGENCY_STATUS", REG_MMIO, 0x1ad9, NULL, 0, 0, 0 },
	{ "mmLB_BUFFER_STATUS", REG_MMIO, 0x1ada, &mmLB_BUFFER_STATUS[0], sizeof(mmLB_BUFFER_STATUS)/sizeof(mmLB_BUFFER_STATUS[0]), 0, 0 },
	{ "mmLB0_LB_BUFFER_STATUS", REG_MMIO, 0x1ada, NULL, 0, 0, 0 },
	{ "mmLB_NO_OUTSTANDING_REQ_STATUS", REG_MMIO, 0x1adc, &mmLB_NO_OUTSTANDING_REQ_STATUS[0], sizeof(mmLB_NO_OUTSTANDING_REQ_STATUS)/sizeof(mmLB_NO_OUTSTANDING_REQ_STATUS[0]), 0, 0 },
	{ "mmLB0_LB_NO_OUTSTANDING_REQ_STATUS", REG_MMIO, 0x1adc, NULL, 0, 0, 0 },
	{ "mmMVP_AFR_FLIP_MODE", REG_MMIO, 0x1ae0, &mmMVP_AFR_FLIP_MODE[0], sizeof(mmMVP_AFR_FLIP_MODE)/sizeof(mmMVP_AFR_FLIP_MODE[0]), 0, 0 },
	{ "mmLB0_MVP_AFR_FLIP_MODE", REG_MMIO, 0x1ae0, NULL, 0, 0, 0 },
	{ "mmMVP_AFR_FLIP_FIFO_CNTL", REG_MMIO, 0x1ae1, &mmMVP_AFR_FLIP_FIFO_CNTL[0], sizeof(mmMVP_AFR_FLIP_FIFO_CNTL)/sizeof(mmMVP_AFR_FLIP_FIFO_CNTL[0]), 0, 0 },
	{ "mmLB0_MVP_AFR_FLIP_FIFO_CNTL", REG_MMIO, 0x1ae1, NULL, 0, 0, 0 },
	{ "mmMVP_FLIP_LINE_NUM_INSERT", REG_MMIO, 0x1ae2, &mmMVP_FLIP_LINE_NUM_INSERT[0], sizeof(mmMVP_FLIP_LINE_NUM_INSERT)/sizeof(mmMVP_FLIP_LINE_NUM_INSERT[0]), 0, 0 },
	{ "mmLB0_MVP_FLIP_LINE_NUM_INSERT", REG_MMIO, 0x1ae2, NULL, 0, 0, 0 },
	{ "mmDC_MVP_LB_CONTROL", REG_MMIO, 0x1ae3, &mmDC_MVP_LB_CONTROL[0], sizeof(mmDC_MVP_LB_CONTROL)/sizeof(mmDC_MVP_LB_CONTROL[0]), 0, 0 },
	{ "mmLB0_DC_MVP_LB_CONTROL", REG_MMIO, 0x1ae3, NULL, 0, 0, 0 },
	{ "mmLB_DEBUG", REG_MMIO, 0x1ae4, &mmLB_DEBUG[0], sizeof(mmLB_DEBUG)/sizeof(mmLB_DEBUG[0]), 0, 0 },
	{ "mmLB0_LB_DEBUG", REG_MMIO, 0x1ae4, NULL, 0, 0, 0 },
	{ "mmLB_DEBUG2", REG_MMIO, 0x1ae5, &mmLB_DEBUG2[0], sizeof(mmLB_DEBUG2)/sizeof(mmLB_DEBUG2[0]), 0, 0 },
	{ "mmLB0_LB_DEBUG2", REG_MMIO, 0x1ae5, NULL, 0, 0, 0 },
	{ "mmLB_DEBUG3", REG_MMIO, 0x1ae6, &mmLB_DEBUG3[0], sizeof(mmLB_DEBUG3)/sizeof(mmLB_DEBUG3[0]), 0, 0 },
	{ "mmLB0_LB_DEBUG3", REG_MMIO, 0x1ae6, NULL, 0, 0, 0 },
	{ "mmLB_TEST_DEBUG_INDEX", REG_MMIO, 0x1afe, &mmLB_TEST_DEBUG_INDEX[0], sizeof(mmLB_TEST_DEBUG_INDEX)/sizeof(mmLB_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmLB0_LB_TEST_DEBUG_INDEX", REG_MMIO, 0x1afe, NULL, 0, 0, 0 },
	{ "mmLB_TEST_DEBUG_DATA", REG_MMIO, 0x1aff, &mmLB_TEST_DEBUG_DATA[0], sizeof(mmLB_TEST_DEBUG_DATA)/sizeof(mmLB_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmLB0_LB_TEST_DEBUG_DATA", REG_MMIO, 0x1aff, NULL, 0, 0, 0 },
	{ "ixDCIO_DEBUG1B", REG_SMC, 0x1b, &ixDCIO_DEBUG1B[0], sizeof(ixDCIO_DEBUG1B)/sizeof(ixDCIO_DEBUG1B[0]), 0, 0 },
	{ "ixDP_AUX_DEBUG_L", REG_SMC, 0x1b, &ixDP_AUX_DEBUG_L[0], sizeof(ixDP_AUX_DEBUG_L)/sizeof(ixDP_AUX_DEBUG_L[0]), 0, 0 },
	{ "mmDCFE_CLOCK_CONTROL", REG_MMIO, 0x1b00, &mmDCFE_CLOCK_CONTROL[0], sizeof(mmDCFE_CLOCK_CONTROL)/sizeof(mmDCFE_CLOCK_CONTROL[0]), 0, 0 },
	{ "mmDCFE0_DCFE_CLOCK_CONTROL", REG_MMIO, 0x1b00, NULL, 0, 0, 0 },
	{ "mmDCFE_SOFT_RESET", REG_MMIO, 0x1b01, &mmDCFE_SOFT_RESET[0], sizeof(mmDCFE_SOFT_RESET)/sizeof(mmDCFE_SOFT_RESET[0]), 0, 0 },
	{ "mmDCFE0_DCFE_SOFT_RESET", REG_MMIO, 0x1b01, NULL, 0, 0, 0 },
	{ "mmDCFE_DBG_CONFIG", REG_MMIO, 0x1b02, &mmDCFE_DBG_CONFIG[0], sizeof(mmDCFE_DBG_CONFIG)/sizeof(mmDCFE_DBG_CONFIG[0]), 0, 0 },
	{ "mmDCFE0_DCFE_DBG_CONFIG", REG_MMIO, 0x1b02, NULL, 0, 0, 0 },
	{ "mmDCFE_MEM_PWR_CTRL", REG_MMIO, 0x1b03, &mmDCFE_MEM_PWR_CTRL[0], sizeof(mmDCFE_MEM_PWR_CTRL)/sizeof(mmDCFE_MEM_PWR_CTRL[0]), 0, 0 },
	{ "mmDCFE0_DCFE_MEM_PWR_CTRL", REG_MMIO, 0x1b03, NULL, 0, 0, 0 },
	{ "mmDCFE_MEM_PWR_CTRL2", REG_MMIO, 0x1b04, &mmDCFE_MEM_PWR_CTRL2[0], sizeof(mmDCFE_MEM_PWR_CTRL2)/sizeof(mmDCFE_MEM_PWR_CTRL2[0]), 0, 0 },
	{ "mmDCFE0_DCFE_MEM_PWR_CTRL2", REG_MMIO, 0x1b04, NULL, 0, 0, 0 },
	{ "mmDCFE_MEM_PWR_STATUS", REG_MMIO, 0x1b05, &mmDCFE_MEM_PWR_STATUS[0], sizeof(mmDCFE_MEM_PWR_STATUS)/sizeof(mmDCFE_MEM_PWR_STATUS[0]), 0, 0 },
	{ "mmDCFE0_DCFE_MEM_PWR_STATUS", REG_MMIO, 0x1b05, NULL, 0, 0, 0 },
	{ "mmDCFE_MISC", REG_MMIO, 0x1b06, &mmDCFE_MISC[0], sizeof(mmDCFE_MISC)/sizeof(mmDCFE_MISC[0]), 0, 0 },
	{ "mmDCFE0_DCFE_MISC", REG_MMIO, 0x1b06, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON3_PERFCOUNTER_CNTL", REG_MMIO, 0x1b24, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON3_PERFCOUNTER_STATE", REG_MMIO, 0x1b25, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON3_PERFMON_CVALUE_INT_MISC", REG_MMIO, 0x1b26, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON3_PERFMON_CNTL", REG_MMIO, 0x1b27, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON3_PERFMON_CVALUE_LOW", REG_MMIO, 0x1b28, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON3_PERFMON_HI", REG_MMIO, 0x1b29, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON3_PERFMON_LOW", REG_MMIO, 0x1b2a, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON3_PERFMON_TEST_DEBUG_INDEX", REG_MMIO, 0x1b2b, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON3_PERFMON_TEST_DEBUG_DATA", REG_MMIO, 0x1b2c, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON3_PERFMON_CNTL2", REG_MMIO, 0x1b2e, NULL, 0, 0, 0 },
	{ "mmDPG_PIPE_ARBITRATION_CONTROL1", REG_MMIO, 0x1b30, &mmDPG_PIPE_ARBITRATION_CONTROL1[0], sizeof(mmDPG_PIPE_ARBITRATION_CONTROL1)/sizeof(mmDPG_PIPE_ARBITRATION_CONTROL1[0]), 0, 0 },
	{ "mmDMIF_PG0_DPG_PIPE_ARBITRATION_CONTROL1", REG_MMIO, 0x1b30, NULL, 0, 0, 0 },
	{ "mmDPG_PIPE_ARBITRATION_CONTROL2", REG_MMIO, 0x1b31, &mmDPG_PIPE_ARBITRATION_CONTROL2[0], sizeof(mmDPG_PIPE_ARBITRATION_CONTROL2)/sizeof(mmDPG_PIPE_ARBITRATION_CONTROL2[0]), 0, 0 },
	{ "mmDMIF_PG0_DPG_PIPE_ARBITRATION_CONTROL2", REG_MMIO, 0x1b31, NULL, 0, 0, 0 },
	{ "mmDPG_WATERMARK_MASK_CONTROL", REG_MMIO, 0x1b32, &mmDPG_WATERMARK_MASK_CONTROL[0], sizeof(mmDPG_WATERMARK_MASK_CONTROL)/sizeof(mmDPG_WATERMARK_MASK_CONTROL[0]), 0, 0 },
	{ "mmDMIF_PG0_DPG_WATERMARK_MASK_CONTROL", REG_MMIO, 0x1b32, NULL, 0, 0, 0 },
	{ "mmDPG_PIPE_URGENCY_CONTROL", REG_MMIO, 0x1b33, &mmDPG_PIPE_URGENCY_CONTROL[0], sizeof(mmDPG_PIPE_URGENCY_CONTROL)/sizeof(mmDPG_PIPE_URGENCY_CONTROL[0]), 0, 0 },
	{ "mmDMIF_PG0_DPG_PIPE_URGENCY_CONTROL", REG_MMIO, 0x1b33, NULL, 0, 0, 0 },
	{ "mmDPG_PIPE_DPM_CONTROL", REG_MMIO, 0x1b34, &mmDPG_PIPE_DPM_CONTROL[0], sizeof(mmDPG_PIPE_DPM_CONTROL)/sizeof(mmDPG_PIPE_DPM_CONTROL[0]), 0, 0 },
	{ "mmDMIF_PG0_DPG_PIPE_DPM_CONTROL", REG_MMIO, 0x1b34, NULL, 0, 0, 0 },
	{ "mmDPG_PIPE_STUTTER_CONTROL", REG_MMIO, 0x1b35, &mmDPG_PIPE_STUTTER_CONTROL[0], sizeof(mmDPG_PIPE_STUTTER_CONTROL)/sizeof(mmDPG_PIPE_STUTTER_CONTROL[0]), 0, 0 },
	{ "mmDMIF_PG0_DPG_PIPE_STUTTER_CONTROL", REG_MMIO, 0x1b35, NULL, 0, 0, 0 },
	{ "mmDPG_PIPE_NB_PSTATE_CHANGE_CONTROL", REG_MMIO, 0x1b36, &mmDPG_PIPE_NB_PSTATE_CHANGE_CONTROL[0], sizeof(mmDPG_PIPE_NB_PSTATE_CHANGE_CONTROL)/sizeof(mmDPG_PIPE_NB_PSTATE_CHANGE_CONTROL[0]), 0, 0 },
	{ "mmDMIF_PG0_DPG_PIPE_NB_PSTATE_CHANGE_CONTROL", REG_MMIO, 0x1b36, NULL, 0, 0, 0 },
	{ "mmDPG_PIPE_STUTTER_CONTROL_NONLPTCH", REG_MMIO, 0x1b37, &mmDPG_PIPE_STUTTER_CONTROL_NONLPTCH[0], sizeof(mmDPG_PIPE_STUTTER_CONTROL_NONLPTCH)/sizeof(mmDPG_PIPE_STUTTER_CONTROL_NONLPTCH[0]), 0, 0 },
	{ "mmDMIF_PG0_DPG_PIPE_STUTTER_CONTROL_NONLPTCH", REG_MMIO, 0x1b37, NULL, 0, 0, 0 },
	{ "mmDPG_TEST_DEBUG_INDEX", REG_MMIO, 0x1b38, &mmDPG_TEST_DEBUG_INDEX[0], sizeof(mmDPG_TEST_DEBUG_INDEX)/sizeof(mmDPG_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmDMIF_PG0_DPG_TEST_DEBUG_INDEX", REG_MMIO, 0x1b38, NULL, 0, 0, 0 },
	{ "mmDPG_TEST_DEBUG_DATA", REG_MMIO, 0x1b39, &mmDPG_TEST_DEBUG_DATA[0], sizeof(mmDPG_TEST_DEBUG_DATA)/sizeof(mmDPG_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmDMIF_PG0_DPG_TEST_DEBUG_DATA", REG_MMIO, 0x1b39, NULL, 0, 0, 0 },
	{ "mmDPG_REPEATER_PROGRAM", REG_MMIO, 0x1b3a, &mmDPG_REPEATER_PROGRAM[0], sizeof(mmDPG_REPEATER_PROGRAM)/sizeof(mmDPG_REPEATER_PROGRAM[0]), 0, 0 },
	{ "mmDMIF_PG0_DPG_REPEATER_PROGRAM", REG_MMIO, 0x1b3a, NULL, 0, 0, 0 },
	{ "mmDPG_HW_DEBUG_A", REG_MMIO, 0x1b3b, &mmDPG_HW_DEBUG_A[0], sizeof(mmDPG_HW_DEBUG_A)/sizeof(mmDPG_HW_DEBUG_A[0]), 0, 0 },
	{ "mmDMIF_PG0_DPG_HW_DEBUG_A", REG_MMIO, 0x1b3b, NULL, 0, 0, 0 },
	{ "mmDPG_HW_DEBUG_B", REG_MMIO, 0x1b3c, &mmDPG_HW_DEBUG_B[0], sizeof(mmDPG_HW_DEBUG_B)/sizeof(mmDPG_HW_DEBUG_B[0]), 0, 0 },
	{ "mmDMIF_PG0_DPG_HW_DEBUG_B", REG_MMIO, 0x1b3c, NULL, 0, 0, 0 },
	{ "mmDPG_HW_DEBUG_11", REG_MMIO, 0x1b3d, &mmDPG_HW_DEBUG_11[0], sizeof(mmDPG_HW_DEBUG_11)/sizeof(mmDPG_HW_DEBUG_11[0]), 0, 0 },
	{ "mmDMIF_PG0_DPG_HW_DEBUG_11", REG_MMIO, 0x1b3d, NULL, 0, 0, 0 },
	{ "mmDPG_CHK_PRE_PROC_CNTL", REG_MMIO, 0x1b3e, &mmDPG_CHK_PRE_PROC_CNTL[0], sizeof(mmDPG_CHK_PRE_PROC_CNTL)/sizeof(mmDPG_CHK_PRE_PROC_CNTL[0]), 0, 0 },
	{ "mmDMIF_PG0_DPG_CHK_PRE_PROC_CNTL", REG_MMIO, 0x1b3e, NULL, 0, 0, 0 },
	{ "mmSCL_COEF_RAM_SELECT", REG_MMIO, 0x1b40, &mmSCL_COEF_RAM_SELECT[0], sizeof(mmSCL_COEF_RAM_SELECT)/sizeof(mmSCL_COEF_RAM_SELECT[0]), 0, 0 },
	{ "mmSCL0_SCL_COEF_RAM_SELECT", REG_MMIO, 0x1b40, NULL, 0, 0, 0 },
	{ "mmSCL_COEF_RAM_TAP_DATA", REG_MMIO, 0x1b41, &mmSCL_COEF_RAM_TAP_DATA[0], sizeof(mmSCL_COEF_RAM_TAP_DATA)/sizeof(mmSCL_COEF_RAM_TAP_DATA[0]), 0, 0 },
	{ "mmSCL0_SCL_COEF_RAM_TAP_DATA", REG_MMIO, 0x1b41, NULL, 0, 0, 0 },
	{ "mmSCL_MODE", REG_MMIO, 0x1b42, &mmSCL_MODE[0], sizeof(mmSCL_MODE)/sizeof(mmSCL_MODE[0]), 0, 0 },
	{ "mmSCL0_SCL_MODE", REG_MMIO, 0x1b42, NULL, 0, 0, 0 },
	{ "mmSCL_TAP_CONTROL", REG_MMIO, 0x1b43, &mmSCL_TAP_CONTROL[0], sizeof(mmSCL_TAP_CONTROL)/sizeof(mmSCL_TAP_CONTROL[0]), 0, 0 },
	{ "mmSCL0_SCL_TAP_CONTROL", REG_MMIO, 0x1b43, NULL, 0, 0, 0 },
	{ "mmSCL_CONTROL", REG_MMIO, 0x1b44, &mmSCL_CONTROL[0], sizeof(mmSCL_CONTROL)/sizeof(mmSCL_CONTROL[0]), 0, 0 },
	{ "mmSCL0_SCL_CONTROL", REG_MMIO, 0x1b44, NULL, 0, 0, 0 },
	{ "mmSCL_BYPASS_CONTROL", REG_MMIO, 0x1b45, &mmSCL_BYPASS_CONTROL[0], sizeof(mmSCL_BYPASS_CONTROL)/sizeof(mmSCL_BYPASS_CONTROL[0]), 0, 0 },
	{ "mmSCL0_SCL_BYPASS_CONTROL", REG_MMIO, 0x1b45, NULL, 0, 0, 0 },
	{ "mmSCL_MANUAL_REPLICATE_CONTROL", REG_MMIO, 0x1b46, &mmSCL_MANUAL_REPLICATE_CONTROL[0], sizeof(mmSCL_MANUAL_REPLICATE_CONTROL)/sizeof(mmSCL_MANUAL_REPLICATE_CONTROL[0]), 0, 0 },
	{ "mmSCL0_SCL_MANUAL_REPLICATE_CONTROL", REG_MMIO, 0x1b46, NULL, 0, 0, 0 },
	{ "mmSCL_AUTOMATIC_MODE_CONTROL", REG_MMIO, 0x1b47, &mmSCL_AUTOMATIC_MODE_CONTROL[0], sizeof(mmSCL_AUTOMATIC_MODE_CONTROL)/sizeof(mmSCL_AUTOMATIC_MODE_CONTROL[0]), 0, 0 },
	{ "mmSCL0_SCL_AUTOMATIC_MODE_CONTROL", REG_MMIO, 0x1b47, NULL, 0, 0, 0 },
	{ "mmSCL_HORZ_FILTER_CONTROL", REG_MMIO, 0x1b48, &mmSCL_HORZ_FILTER_CONTROL[0], sizeof(mmSCL_HORZ_FILTER_CONTROL)/sizeof(mmSCL_HORZ_FILTER_CONTROL[0]), 0, 0 },
	{ "mmSCL0_SCL_HORZ_FILTER_CONTROL", REG_MMIO, 0x1b48, NULL, 0, 0, 0 },
	{ "mmSCL_HORZ_FILTER_SCALE_RATIO", REG_MMIO, 0x1b49, &mmSCL_HORZ_FILTER_SCALE_RATIO[0], sizeof(mmSCL_HORZ_FILTER_SCALE_RATIO)/sizeof(mmSCL_HORZ_FILTER_SCALE_RATIO[0]), 0, 0 },
	{ "mmSCL0_SCL_HORZ_FILTER_SCALE_RATIO", REG_MMIO, 0x1b49, NULL, 0, 0, 0 },
	{ "mmSCL_HORZ_FILTER_INIT", REG_MMIO, 0x1b4a, &mmSCL_HORZ_FILTER_INIT[0], sizeof(mmSCL_HORZ_FILTER_INIT)/sizeof(mmSCL_HORZ_FILTER_INIT[0]), 0, 0 },
	{ "mmSCL0_SCL_HORZ_FILTER_INIT", REG_MMIO, 0x1b4a, NULL, 0, 0, 0 },
	{ "mmSCL_VERT_FILTER_CONTROL", REG_MMIO, 0x1b4b, &mmSCL_VERT_FILTER_CONTROL[0], sizeof(mmSCL_VERT_FILTER_CONTROL)/sizeof(mmSCL_VERT_FILTER_CONTROL[0]), 0, 0 },
	{ "mmSCL0_SCL_VERT_FILTER_CONTROL", REG_MMIO, 0x1b4b, NULL, 0, 0, 0 },
	{ "mmSCL_VERT_FILTER_SCALE_RATIO", REG_MMIO, 0x1b4c, &mmSCL_VERT_FILTER_SCALE_RATIO[0], sizeof(mmSCL_VERT_FILTER_SCALE_RATIO)/sizeof(mmSCL_VERT_FILTER_SCALE_RATIO[0]), 0, 0 },
	{ "mmSCL0_SCL_VERT_FILTER_SCALE_RATIO", REG_MMIO, 0x1b4c, NULL, 0, 0, 0 },
	{ "mmSCL_VERT_FILTER_INIT", REG_MMIO, 0x1b4d, &mmSCL_VERT_FILTER_INIT[0], sizeof(mmSCL_VERT_FILTER_INIT)/sizeof(mmSCL_VERT_FILTER_INIT[0]), 0, 0 },
	{ "mmSCL0_SCL_VERT_FILTER_INIT", REG_MMIO, 0x1b4d, NULL, 0, 0, 0 },
	{ "mmSCL_VERT_FILTER_INIT_BOT", REG_MMIO, 0x1b4e, &mmSCL_VERT_FILTER_INIT_BOT[0], sizeof(mmSCL_VERT_FILTER_INIT_BOT)/sizeof(mmSCL_VERT_FILTER_INIT_BOT[0]), 0, 0 },
	{ "mmSCL0_SCL_VERT_FILTER_INIT_BOT", REG_MMIO, 0x1b4e, NULL, 0, 0, 0 },
	{ "mmSCL_ROUND_OFFSET", REG_MMIO, 0x1b4f, &mmSCL_ROUND_OFFSET[0], sizeof(mmSCL_ROUND_OFFSET)/sizeof(mmSCL_ROUND_OFFSET[0]), 0, 0 },
	{ "mmSCL0_SCL_ROUND_OFFSET", REG_MMIO, 0x1b4f, NULL, 0, 0, 0 },
	{ "mmSCL_UPDATE", REG_MMIO, 0x1b51, &mmSCL_UPDATE[0], sizeof(mmSCL_UPDATE)/sizeof(mmSCL_UPDATE[0]), 0, 0 },
	{ "mmSCL0_SCL_UPDATE", REG_MMIO, 0x1b51, NULL, 0, 0, 0 },
	{ "mmSCL_F_SHARP_CONTROL", REG_MMIO, 0x1b53, &mmSCL_F_SHARP_CONTROL[0], sizeof(mmSCL_F_SHARP_CONTROL)/sizeof(mmSCL_F_SHARP_CONTROL[0]), 0, 0 },
	{ "mmSCL0_SCL_F_SHARP_CONTROL", REG_MMIO, 0x1b53, NULL, 0, 0, 0 },
	{ "mmSCL_ALU_CONTROL", REG_MMIO, 0x1b54, &mmSCL_ALU_CONTROL[0], sizeof(mmSCL_ALU_CONTROL)/sizeof(mmSCL_ALU_CONTROL[0]), 0, 0 },
	{ "mmSCL0_SCL_ALU_CONTROL", REG_MMIO, 0x1b54, NULL, 0, 0, 0 },
	{ "mmSCL_COEF_RAM_CONFLICT_STATUS", REG_MMIO, 0x1b55, &mmSCL_COEF_RAM_CONFLICT_STATUS[0], sizeof(mmSCL_COEF_RAM_CONFLICT_STATUS)/sizeof(mmSCL_COEF_RAM_CONFLICT_STATUS[0]), 0, 0 },
	{ "mmSCL0_SCL_COEF_RAM_CONFLICT_STATUS", REG_MMIO, 0x1b55, NULL, 0, 0, 0 },
	{ "mmVIEWPORT_START_SECONDARY", REG_MMIO, 0x1b5b, &mmVIEWPORT_START_SECONDARY[0], sizeof(mmVIEWPORT_START_SECONDARY)/sizeof(mmVIEWPORT_START_SECONDARY[0]), 0, 0 },
	{ "mmSCL0_VIEWPORT_START_SECONDARY", REG_MMIO, 0x1b5b, NULL, 0, 0, 0 },
	{ "mmVIEWPORT_START", REG_MMIO, 0x1b5c, &mmVIEWPORT_START[0], sizeof(mmVIEWPORT_START)/sizeof(mmVIEWPORT_START[0]), 0, 0 },
	{ "mmSCL0_VIEWPORT_START", REG_MMIO, 0x1b5c, NULL, 0, 0, 0 },
	{ "mmVIEWPORT_SIZE", REG_MMIO, 0x1b5d, &mmVIEWPORT_SIZE[0], sizeof(mmVIEWPORT_SIZE)/sizeof(mmVIEWPORT_SIZE[0]), 0, 0 },
	{ "mmSCL0_VIEWPORT_SIZE", REG_MMIO, 0x1b5d, NULL, 0, 0, 0 },
	{ "mmEXT_OVERSCAN_LEFT_RIGHT", REG_MMIO, 0x1b5e, &mmEXT_OVERSCAN_LEFT_RIGHT[0], sizeof(mmEXT_OVERSCAN_LEFT_RIGHT)/sizeof(mmEXT_OVERSCAN_LEFT_RIGHT[0]), 0, 0 },
	{ "mmSCL0_EXT_OVERSCAN_LEFT_RIGHT", REG_MMIO, 0x1b5e, NULL, 0, 0, 0 },
	{ "mmEXT_OVERSCAN_TOP_BOTTOM", REG_MMIO, 0x1b5f, &mmEXT_OVERSCAN_TOP_BOTTOM[0], sizeof(mmEXT_OVERSCAN_TOP_BOTTOM)/sizeof(mmEXT_OVERSCAN_TOP_BOTTOM[0]), 0, 0 },
	{ "mmSCL0_EXT_OVERSCAN_TOP_BOTTOM", REG_MMIO, 0x1b5f, NULL, 0, 0, 0 },
	{ "mmSCL_MODE_CHANGE_DET1", REG_MMIO, 0x1b60, &mmSCL_MODE_CHANGE_DET1[0], sizeof(mmSCL_MODE_CHANGE_DET1)/sizeof(mmSCL_MODE_CHANGE_DET1[0]), 0, 0 },
	{ "mmSCL0_SCL_MODE_CHANGE_DET1", REG_MMIO, 0x1b60, NULL, 0, 0, 0 },
	{ "mmSCL_MODE_CHANGE_DET2", REG_MMIO, 0x1b61, &mmSCL_MODE_CHANGE_DET2[0], sizeof(mmSCL_MODE_CHANGE_DET2)/sizeof(mmSCL_MODE_CHANGE_DET2[0]), 0, 0 },
	{ "mmSCL0_SCL_MODE_CHANGE_DET2", REG_MMIO, 0x1b61, NULL, 0, 0, 0 },
	{ "mmSCL_MODE_CHANGE_DET3", REG_MMIO, 0x1b62, &mmSCL_MODE_CHANGE_DET3[0], sizeof(mmSCL_MODE_CHANGE_DET3)/sizeof(mmSCL_MODE_CHANGE_DET3[0]), 0, 0 },
	{ "mmSCL0_SCL_MODE_CHANGE_DET3", REG_MMIO, 0x1b62, NULL, 0, 0, 0 },
	{ "mmSCL_MODE_CHANGE_MASK", REG_MMIO, 0x1b63, &mmSCL_MODE_CHANGE_MASK[0], sizeof(mmSCL_MODE_CHANGE_MASK)/sizeof(mmSCL_MODE_CHANGE_MASK[0]), 0, 0 },
	{ "mmSCL0_SCL_MODE_CHANGE_MASK", REG_MMIO, 0x1b63, NULL, 0, 0, 0 },
	{ "mmSCL_DEBUG2", REG_MMIO, 0x1b69, &mmSCL_DEBUG2[0], sizeof(mmSCL_DEBUG2)/sizeof(mmSCL_DEBUG2[0]), 0, 0 },
	{ "mmSCL0_SCL_DEBUG2", REG_MMIO, 0x1b69, NULL, 0, 0, 0 },
	{ "mmSCL_DEBUG", REG_MMIO, 0x1b6a, &mmSCL_DEBUG[0], sizeof(mmSCL_DEBUG)/sizeof(mmSCL_DEBUG[0]), 0, 0 },
	{ "mmSCL0_SCL_DEBUG", REG_MMIO, 0x1b6a, NULL, 0, 0, 0 },
	{ "mmSCL_TEST_DEBUG_INDEX", REG_MMIO, 0x1b6b, &mmSCL_TEST_DEBUG_INDEX[0], sizeof(mmSCL_TEST_DEBUG_INDEX)/sizeof(mmSCL_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmSCL0_SCL_TEST_DEBUG_INDEX", REG_MMIO, 0x1b6b, NULL, 0, 0, 0 },
	{ "mmSCL_TEST_DEBUG_DATA", REG_MMIO, 0x1b6c, &mmSCL_TEST_DEBUG_DATA[0], sizeof(mmSCL_TEST_DEBUG_DATA)/sizeof(mmSCL_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmSCL0_SCL_TEST_DEBUG_DATA", REG_MMIO, 0x1b6c, NULL, 0, 0, 0 },
	{ "mmBLND_CONTROL", REG_MMIO, 0x1b6d, &mmBLND_CONTROL[0], sizeof(mmBLND_CONTROL)/sizeof(mmBLND_CONTROL[0]), 0, 0 },
	{ "mmBLND0_BLND_CONTROL", REG_MMIO, 0x1b6d, NULL, 0, 0, 0 },
	{ "mmBLND_SM_CONTROL2", REG_MMIO, 0x1b6e, &mmBLND_SM_CONTROL2[0], sizeof(mmBLND_SM_CONTROL2)/sizeof(mmBLND_SM_CONTROL2[0]), 0, 0 },
	{ "mmBLND0_BLND_SM_CONTROL2", REG_MMIO, 0x1b6e, NULL, 0, 0, 0 },
	{ "mmBLND_CONTROL2", REG_MMIO, 0x1b6f, &mmBLND_CONTROL2[0], sizeof(mmBLND_CONTROL2)/sizeof(mmBLND_CONTROL2[0]), 0, 0 },
	{ "mmBLND0_BLND_CONTROL2", REG_MMIO, 0x1b6f, NULL, 0, 0, 0 },
	{ "mmBLND_UPDATE", REG_MMIO, 0x1b70, &mmBLND_UPDATE[0], sizeof(mmBLND_UPDATE)/sizeof(mmBLND_UPDATE[0]), 0, 0 },
	{ "mmBLND0_BLND_UPDATE", REG_MMIO, 0x1b70, NULL, 0, 0, 0 },
	{ "mmBLND_UNDERFLOW_INTERRUPT", REG_MMIO, 0x1b71, &mmBLND_UNDERFLOW_INTERRUPT[0], sizeof(mmBLND_UNDERFLOW_INTERRUPT)/sizeof(mmBLND_UNDERFLOW_INTERRUPT[0]), 0, 0 },
	{ "mmBLND0_BLND_UNDERFLOW_INTERRUPT", REG_MMIO, 0x1b71, NULL, 0, 0, 0 },
	{ "mmBLND_V_UPDATE_LOCK", REG_MMIO, 0x1b73, &mmBLND_V_UPDATE_LOCK[0], sizeof(mmBLND_V_UPDATE_LOCK)/sizeof(mmBLND_V_UPDATE_LOCK[0]), 0, 0 },
	{ "mmBLND0_BLND_V_UPDATE_LOCK", REG_MMIO, 0x1b73, NULL, 0, 0, 0 },
	{ "mmBLND_DEBUG", REG_MMIO, 0x1b74, &mmBLND_DEBUG[0], sizeof(mmBLND_DEBUG)/sizeof(mmBLND_DEBUG[0]), 0, 0 },
	{ "mmBLND0_BLND_DEBUG", REG_MMIO, 0x1b74, NULL, 0, 0, 0 },
	{ "mmBLND_TEST_DEBUG_INDEX", REG_MMIO, 0x1b75, &mmBLND_TEST_DEBUG_INDEX[0], sizeof(mmBLND_TEST_DEBUG_INDEX)/sizeof(mmBLND_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmBLND0_BLND_TEST_DEBUG_INDEX", REG_MMIO, 0x1b75, NULL, 0, 0, 0 },
	{ "mmBLND_TEST_DEBUG_DATA", REG_MMIO, 0x1b76, &mmBLND_TEST_DEBUG_DATA[0], sizeof(mmBLND_TEST_DEBUG_DATA)/sizeof(mmBLND_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmBLND0_BLND_TEST_DEBUG_DATA", REG_MMIO, 0x1b76, NULL, 0, 0, 0 },
	{ "mmBLND_REG_UPDATE_STATUS", REG_MMIO, 0x1b77, &mmBLND_REG_UPDATE_STATUS[0], sizeof(mmBLND_REG_UPDATE_STATUS)/sizeof(mmBLND_REG_UPDATE_STATUS[0]), 0, 0 },
	{ "mmBLND0_BLND_REG_UPDATE_STATUS", REG_MMIO, 0x1b77, NULL, 0, 0, 0 },
	{ "mmCRTC_3D_STRUCTURE_CONTROL", REG_MMIO, 0x1b78, &mmCRTC_3D_STRUCTURE_CONTROL[0], sizeof(mmCRTC_3D_STRUCTURE_CONTROL)/sizeof(mmCRTC_3D_STRUCTURE_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_3D_STRUCTURE_CONTROL", REG_MMIO, 0x1b78, NULL, 0, 0, 0 },
	{ "mmCRTC_GSL_VSYNC_GAP", REG_MMIO, 0x1b79, &mmCRTC_GSL_VSYNC_GAP[0], sizeof(mmCRTC_GSL_VSYNC_GAP)/sizeof(mmCRTC_GSL_VSYNC_GAP[0]), 0, 0 },
	{ "mmCRTC0_CRTC_GSL_VSYNC_GAP", REG_MMIO, 0x1b79, NULL, 0, 0, 0 },
	{ "mmCRTC_GSL_WINDOW", REG_MMIO, 0x1b7a, &mmCRTC_GSL_WINDOW[0], sizeof(mmCRTC_GSL_WINDOW)/sizeof(mmCRTC_GSL_WINDOW[0]), 0, 0 },
	{ "mmCRTC0_CRTC_GSL_WINDOW", REG_MMIO, 0x1b7a, NULL, 0, 0, 0 },
	{ "mmCRTC_GSL_CONTROL", REG_MMIO, 0x1b7b, &mmCRTC_GSL_CONTROL[0], sizeof(mmCRTC_GSL_CONTROL)/sizeof(mmCRTC_GSL_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_GSL_CONTROL", REG_MMIO, 0x1b7b, NULL, 0, 0, 0 },
	{ "mmCRTC_H_BLANK_EARLY_NUM", REG_MMIO, 0x1b7d, &mmCRTC_H_BLANK_EARLY_NUM[0], sizeof(mmCRTC_H_BLANK_EARLY_NUM)/sizeof(mmCRTC_H_BLANK_EARLY_NUM[0]), 0, 0 },
	{ "mmCRTC0_CRTC_H_BLANK_EARLY_NUM", REG_MMIO, 0x1b7d, NULL, 0, 0, 0 },
	{ "mmCRTC_H_TOTAL", REG_MMIO, 0x1b80, &mmCRTC_H_TOTAL[0], sizeof(mmCRTC_H_TOTAL)/sizeof(mmCRTC_H_TOTAL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_H_TOTAL", REG_MMIO, 0x1b80, NULL, 0, 0, 0 },
	{ "mmCRTC_H_BLANK_START_END", REG_MMIO, 0x1b81, &mmCRTC_H_BLANK_START_END[0], sizeof(mmCRTC_H_BLANK_START_END)/sizeof(mmCRTC_H_BLANK_START_END[0]), 0, 0 },
	{ "mmCRTC0_CRTC_H_BLANK_START_END", REG_MMIO, 0x1b81, NULL, 0, 0, 0 },
	{ "mmCRTC_H_SYNC_A", REG_MMIO, 0x1b82, &mmCRTC_H_SYNC_A[0], sizeof(mmCRTC_H_SYNC_A)/sizeof(mmCRTC_H_SYNC_A[0]), 0, 0 },
	{ "mmCRTC0_CRTC_H_SYNC_A", REG_MMIO, 0x1b82, NULL, 0, 0, 0 },
	{ "mmCRTC_H_SYNC_A_CNTL", REG_MMIO, 0x1b83, &mmCRTC_H_SYNC_A_CNTL[0], sizeof(mmCRTC_H_SYNC_A_CNTL)/sizeof(mmCRTC_H_SYNC_A_CNTL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_H_SYNC_A_CNTL", REG_MMIO, 0x1b83, NULL, 0, 0, 0 },
	{ "mmCRTC_H_SYNC_B", REG_MMIO, 0x1b84, &mmCRTC_H_SYNC_B[0], sizeof(mmCRTC_H_SYNC_B)/sizeof(mmCRTC_H_SYNC_B[0]), 0, 0 },
	{ "mmCRTC0_CRTC_H_SYNC_B", REG_MMIO, 0x1b84, NULL, 0, 0, 0 },
	{ "mmCRTC_H_SYNC_B_CNTL", REG_MMIO, 0x1b85, &mmCRTC_H_SYNC_B_CNTL[0], sizeof(mmCRTC_H_SYNC_B_CNTL)/sizeof(mmCRTC_H_SYNC_B_CNTL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_H_SYNC_B_CNTL", REG_MMIO, 0x1b85, NULL, 0, 0, 0 },
	{ "mmCRTC_VBI_END", REG_MMIO, 0x1b86, &mmCRTC_VBI_END[0], sizeof(mmCRTC_VBI_END)/sizeof(mmCRTC_VBI_END[0]), 0, 0 },
	{ "mmCRTC0_CRTC_VBI_END", REG_MMIO, 0x1b86, NULL, 0, 0, 0 },
	{ "mmCRTC_V_TOTAL", REG_MMIO, 0x1b87, &mmCRTC_V_TOTAL[0], sizeof(mmCRTC_V_TOTAL)/sizeof(mmCRTC_V_TOTAL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_V_TOTAL", REG_MMIO, 0x1b87, NULL, 0, 0, 0 },
	{ "mmCRTC_V_TOTAL_MIN", REG_MMIO, 0x1b88, &mmCRTC_V_TOTAL_MIN[0], sizeof(mmCRTC_V_TOTAL_MIN)/sizeof(mmCRTC_V_TOTAL_MIN[0]), 0, 0 },
	{ "mmCRTC0_CRTC_V_TOTAL_MIN", REG_MMIO, 0x1b88, NULL, 0, 0, 0 },
	{ "mmCRTC_V_TOTAL_MAX", REG_MMIO, 0x1b89, &mmCRTC_V_TOTAL_MAX[0], sizeof(mmCRTC_V_TOTAL_MAX)/sizeof(mmCRTC_V_TOTAL_MAX[0]), 0, 0 },
	{ "mmCRTC0_CRTC_V_TOTAL_MAX", REG_MMIO, 0x1b89, NULL, 0, 0, 0 },
	{ "mmCRTC_V_TOTAL_CONTROL", REG_MMIO, 0x1b8a, &mmCRTC_V_TOTAL_CONTROL[0], sizeof(mmCRTC_V_TOTAL_CONTROL)/sizeof(mmCRTC_V_TOTAL_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_V_TOTAL_CONTROL", REG_MMIO, 0x1b8a, NULL, 0, 0, 0 },
	{ "mmCRTC_V_TOTAL_INT_STATUS", REG_MMIO, 0x1b8b, &mmCRTC_V_TOTAL_INT_STATUS[0], sizeof(mmCRTC_V_TOTAL_INT_STATUS)/sizeof(mmCRTC_V_TOTAL_INT_STATUS[0]), 0, 0 },
	{ "mmCRTC0_CRTC_V_TOTAL_INT_STATUS", REG_MMIO, 0x1b8b, NULL, 0, 0, 0 },
	{ "mmCRTC_VSYNC_NOM_INT_STATUS", REG_MMIO, 0x1b8c, &mmCRTC_VSYNC_NOM_INT_STATUS[0], sizeof(mmCRTC_VSYNC_NOM_INT_STATUS)/sizeof(mmCRTC_VSYNC_NOM_INT_STATUS[0]), 0, 0 },
	{ "mmCRTC0_CRTC_VSYNC_NOM_INT_STATUS", REG_MMIO, 0x1b8c, NULL, 0, 0, 0 },
	{ "mmCRTC_V_BLANK_START_END", REG_MMIO, 0x1b8d, &mmCRTC_V_BLANK_START_END[0], sizeof(mmCRTC_V_BLANK_START_END)/sizeof(mmCRTC_V_BLANK_START_END[0]), 0, 0 },
	{ "mmCRTC0_CRTC_V_BLANK_START_END", REG_MMIO, 0x1b8d, NULL, 0, 0, 0 },
	{ "mmCRTC_V_SYNC_A", REG_MMIO, 0x1b8e, &mmCRTC_V_SYNC_A[0], sizeof(mmCRTC_V_SYNC_A)/sizeof(mmCRTC_V_SYNC_A[0]), 0, 0 },
	{ "mmCRTC0_CRTC_V_SYNC_A", REG_MMIO, 0x1b8e, NULL, 0, 0, 0 },
	{ "mmCRTC_V_SYNC_A_CNTL", REG_MMIO, 0x1b8f, &mmCRTC_V_SYNC_A_CNTL[0], sizeof(mmCRTC_V_SYNC_A_CNTL)/sizeof(mmCRTC_V_SYNC_A_CNTL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_V_SYNC_A_CNTL", REG_MMIO, 0x1b8f, NULL, 0, 0, 0 },
	{ "mmCRTC_V_SYNC_B", REG_MMIO, 0x1b90, &mmCRTC_V_SYNC_B[0], sizeof(mmCRTC_V_SYNC_B)/sizeof(mmCRTC_V_SYNC_B[0]), 0, 0 },
	{ "mmCRTC0_CRTC_V_SYNC_B", REG_MMIO, 0x1b90, NULL, 0, 0, 0 },
	{ "mmCRTC_V_SYNC_B_CNTL", REG_MMIO, 0x1b91, &mmCRTC_V_SYNC_B_CNTL[0], sizeof(mmCRTC_V_SYNC_B_CNTL)/sizeof(mmCRTC_V_SYNC_B_CNTL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_V_SYNC_B_CNTL", REG_MMIO, 0x1b91, NULL, 0, 0, 0 },
	{ "mmCRTC_DTMTEST_CNTL", REG_MMIO, 0x1b92, &mmCRTC_DTMTEST_CNTL[0], sizeof(mmCRTC_DTMTEST_CNTL)/sizeof(mmCRTC_DTMTEST_CNTL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_DTMTEST_CNTL", REG_MMIO, 0x1b92, NULL, 0, 0, 0 },
	{ "mmCRTC_DTMTEST_STATUS_POSITION", REG_MMIO, 0x1b93, &mmCRTC_DTMTEST_STATUS_POSITION[0], sizeof(mmCRTC_DTMTEST_STATUS_POSITION)/sizeof(mmCRTC_DTMTEST_STATUS_POSITION[0]), 0, 0 },
	{ "mmCRTC0_CRTC_DTMTEST_STATUS_POSITION", REG_MMIO, 0x1b93, NULL, 0, 0, 0 },
	{ "mmCRTC_TRIGA_CNTL", REG_MMIO, 0x1b94, &mmCRTC_TRIGA_CNTL[0], sizeof(mmCRTC_TRIGA_CNTL)/sizeof(mmCRTC_TRIGA_CNTL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_TRIGA_CNTL", REG_MMIO, 0x1b94, NULL, 0, 0, 0 },
	{ "mmCRTC_TRIGA_MANUAL_TRIG", REG_MMIO, 0x1b95, &mmCRTC_TRIGA_MANUAL_TRIG[0], sizeof(mmCRTC_TRIGA_MANUAL_TRIG)/sizeof(mmCRTC_TRIGA_MANUAL_TRIG[0]), 0, 0 },
	{ "mmCRTC0_CRTC_TRIGA_MANUAL_TRIG", REG_MMIO, 0x1b95, NULL, 0, 0, 0 },
	{ "mmCRTC_TRIGB_CNTL", REG_MMIO, 0x1b96, &mmCRTC_TRIGB_CNTL[0], sizeof(mmCRTC_TRIGB_CNTL)/sizeof(mmCRTC_TRIGB_CNTL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_TRIGB_CNTL", REG_MMIO, 0x1b96, NULL, 0, 0, 0 },
	{ "mmCRTC_TRIGB_MANUAL_TRIG", REG_MMIO, 0x1b97, &mmCRTC_TRIGB_MANUAL_TRIG[0], sizeof(mmCRTC_TRIGB_MANUAL_TRIG)/sizeof(mmCRTC_TRIGB_MANUAL_TRIG[0]), 0, 0 },
	{ "mmCRTC0_CRTC_TRIGB_MANUAL_TRIG", REG_MMIO, 0x1b97, NULL, 0, 0, 0 },
	{ "mmCRTC_FORCE_COUNT_NOW_CNTL", REG_MMIO, 0x1b98, &mmCRTC_FORCE_COUNT_NOW_CNTL[0], sizeof(mmCRTC_FORCE_COUNT_NOW_CNTL)/sizeof(mmCRTC_FORCE_COUNT_NOW_CNTL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_FORCE_COUNT_NOW_CNTL", REG_MMIO, 0x1b98, NULL, 0, 0, 0 },
	{ "mmCRTC_FLOW_CONTROL", REG_MMIO, 0x1b99, &mmCRTC_FLOW_CONTROL[0], sizeof(mmCRTC_FLOW_CONTROL)/sizeof(mmCRTC_FLOW_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_FLOW_CONTROL", REG_MMIO, 0x1b99, NULL, 0, 0, 0 },
	{ "mmCRTC_STEREO_FORCE_NEXT_EYE", REG_MMIO, 0x1b9a, &mmCRTC_STEREO_FORCE_NEXT_EYE[0], sizeof(mmCRTC_STEREO_FORCE_NEXT_EYE)/sizeof(mmCRTC_STEREO_FORCE_NEXT_EYE[0]), 0, 0 },
	{ "mmCRTC0_CRTC_STEREO_FORCE_NEXT_EYE", REG_MMIO, 0x1b9a, NULL, 0, 0, 0 },
	{ "mmCRTC_AVSYNC_COUNTER", REG_MMIO, 0x1b9b, &mmCRTC_AVSYNC_COUNTER[0], sizeof(mmCRTC_AVSYNC_COUNTER)/sizeof(mmCRTC_AVSYNC_COUNTER[0]), 0, 0 },
	{ "mmCRTC0_CRTC_AVSYNC_COUNTER", REG_MMIO, 0x1b9b, NULL, 0, 0, 0 },
	{ "mmCRTC_CONTROL", REG_MMIO, 0x1b9c, &mmCRTC_CONTROL[0], sizeof(mmCRTC_CONTROL)/sizeof(mmCRTC_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_CONTROL", REG_MMIO, 0x1b9c, NULL, 0, 0, 0 },
	{ "mmCRTC_BLANK_CONTROL", REG_MMIO, 0x1b9d, &mmCRTC_BLANK_CONTROL[0], sizeof(mmCRTC_BLANK_CONTROL)/sizeof(mmCRTC_BLANK_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_BLANK_CONTROL", REG_MMIO, 0x1b9d, NULL, 0, 0, 0 },
	{ "mmCRTC_INTERLACE_CONTROL", REG_MMIO, 0x1b9e, &mmCRTC_INTERLACE_CONTROL[0], sizeof(mmCRTC_INTERLACE_CONTROL)/sizeof(mmCRTC_INTERLACE_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_INTERLACE_CONTROL", REG_MMIO, 0x1b9e, NULL, 0, 0, 0 },
	{ "mmCRTC_INTERLACE_STATUS", REG_MMIO, 0x1b9f, &mmCRTC_INTERLACE_STATUS[0], sizeof(mmCRTC_INTERLACE_STATUS)/sizeof(mmCRTC_INTERLACE_STATUS[0]), 0, 0 },
	{ "mmCRTC0_CRTC_INTERLACE_STATUS", REG_MMIO, 0x1b9f, NULL, 0, 0, 0 },
	{ "mmCRTC_FIELD_INDICATION_CONTROL", REG_MMIO, 0x1ba0, &mmCRTC_FIELD_INDICATION_CONTROL[0], sizeof(mmCRTC_FIELD_INDICATION_CONTROL)/sizeof(mmCRTC_FIELD_INDICATION_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_FIELD_INDICATION_CONTROL", REG_MMIO, 0x1ba0, NULL, 0, 0, 0 },
	{ "mmCRTC_PIXEL_DATA_READBACK0", REG_MMIO, 0x1ba1, &mmCRTC_PIXEL_DATA_READBACK0[0], sizeof(mmCRTC_PIXEL_DATA_READBACK0)/sizeof(mmCRTC_PIXEL_DATA_READBACK0[0]), 0, 0 },
	{ "mmCRTC0_CRTC_PIXEL_DATA_READBACK0", REG_MMIO, 0x1ba1, NULL, 0, 0, 0 },
	{ "mmCRTC_PIXEL_DATA_READBACK1", REG_MMIO, 0x1ba2, &mmCRTC_PIXEL_DATA_READBACK1[0], sizeof(mmCRTC_PIXEL_DATA_READBACK1)/sizeof(mmCRTC_PIXEL_DATA_READBACK1[0]), 0, 0 },
	{ "mmCRTC0_CRTC_PIXEL_DATA_READBACK1", REG_MMIO, 0x1ba2, NULL, 0, 0, 0 },
	{ "mmCRTC_STATUS", REG_MMIO, 0x1ba3, &mmCRTC_STATUS[0], sizeof(mmCRTC_STATUS)/sizeof(mmCRTC_STATUS[0]), 0, 0 },
	{ "mmCRTC0_CRTC_STATUS", REG_MMIO, 0x1ba3, NULL, 0, 0, 0 },
	{ "mmCRTC_STATUS_POSITION", REG_MMIO, 0x1ba4, &mmCRTC_STATUS_POSITION[0], sizeof(mmCRTC_STATUS_POSITION)/sizeof(mmCRTC_STATUS_POSITION[0]), 0, 0 },
	{ "mmCRTC0_CRTC_STATUS_POSITION", REG_MMIO, 0x1ba4, NULL, 0, 0, 0 },
	{ "mmCRTC_NOM_VERT_POSITION", REG_MMIO, 0x1ba5, &mmCRTC_NOM_VERT_POSITION[0], sizeof(mmCRTC_NOM_VERT_POSITION)/sizeof(mmCRTC_NOM_VERT_POSITION[0]), 0, 0 },
	{ "mmCRTC0_CRTC_NOM_VERT_POSITION", REG_MMIO, 0x1ba5, NULL, 0, 0, 0 },
	{ "mmCRTC_STATUS_FRAME_COUNT", REG_MMIO, 0x1ba6, &mmCRTC_STATUS_FRAME_COUNT[0], sizeof(mmCRTC_STATUS_FRAME_COUNT)/sizeof(mmCRTC_STATUS_FRAME_COUNT[0]), 0, 0 },
	{ "mmCRTC0_CRTC_STATUS_FRAME_COUNT", REG_MMIO, 0x1ba6, NULL, 0, 0, 0 },
	{ "mmCRTC_STATUS_VF_COUNT", REG_MMIO, 0x1ba7, &mmCRTC_STATUS_VF_COUNT[0], sizeof(mmCRTC_STATUS_VF_COUNT)/sizeof(mmCRTC_STATUS_VF_COUNT[0]), 0, 0 },
	{ "mmCRTC0_CRTC_STATUS_VF_COUNT", REG_MMIO, 0x1ba7, NULL, 0, 0, 0 },
	{ "mmCRTC_STATUS_HV_COUNT", REG_MMIO, 0x1ba8, &mmCRTC_STATUS_HV_COUNT[0], sizeof(mmCRTC_STATUS_HV_COUNT)/sizeof(mmCRTC_STATUS_HV_COUNT[0]), 0, 0 },
	{ "mmCRTC0_CRTC_STATUS_HV_COUNT", REG_MMIO, 0x1ba8, NULL, 0, 0, 0 },
	{ "mmCRTC_COUNT_CONTROL", REG_MMIO, 0x1ba9, &mmCRTC_COUNT_CONTROL[0], sizeof(mmCRTC_COUNT_CONTROL)/sizeof(mmCRTC_COUNT_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_COUNT_CONTROL", REG_MMIO, 0x1ba9, NULL, 0, 0, 0 },
	{ "mmCRTC_COUNT_RESET", REG_MMIO, 0x1baa, &mmCRTC_COUNT_RESET[0], sizeof(mmCRTC_COUNT_RESET)/sizeof(mmCRTC_COUNT_RESET[0]), 0, 0 },
	{ "mmCRTC0_CRTC_COUNT_RESET", REG_MMIO, 0x1baa, NULL, 0, 0, 0 },
	{ "mmCRTC_MANUAL_FORCE_VSYNC_NEXT_LINE", REG_MMIO, 0x1bab, &mmCRTC_MANUAL_FORCE_VSYNC_NEXT_LINE[0], sizeof(mmCRTC_MANUAL_FORCE_VSYNC_NEXT_LINE)/sizeof(mmCRTC_MANUAL_FORCE_VSYNC_NEXT_LINE[0]), 0, 0 },
	{ "mmCRTC0_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE", REG_MMIO, 0x1bab, NULL, 0, 0, 0 },
	{ "mmCRTC_VERT_SYNC_CONTROL", REG_MMIO, 0x1bac, &mmCRTC_VERT_SYNC_CONTROL[0], sizeof(mmCRTC_VERT_SYNC_CONTROL)/sizeof(mmCRTC_VERT_SYNC_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_VERT_SYNC_CONTROL", REG_MMIO, 0x1bac, NULL, 0, 0, 0 },
	{ "mmCRTC_STEREO_STATUS", REG_MMIO, 0x1bad, &mmCRTC_STEREO_STATUS[0], sizeof(mmCRTC_STEREO_STATUS)/sizeof(mmCRTC_STEREO_STATUS[0]), 0, 0 },
	{ "mmCRTC0_CRTC_STEREO_STATUS", REG_MMIO, 0x1bad, NULL, 0, 0, 0 },
	{ "mmCRTC_STEREO_CONTROL", REG_MMIO, 0x1bae, &mmCRTC_STEREO_CONTROL[0], sizeof(mmCRTC_STEREO_CONTROL)/sizeof(mmCRTC_STEREO_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_STEREO_CONTROL", REG_MMIO, 0x1bae, NULL, 0, 0, 0 },
	{ "mmCRTC_SNAPSHOT_STATUS", REG_MMIO, 0x1baf, &mmCRTC_SNAPSHOT_STATUS[0], sizeof(mmCRTC_SNAPSHOT_STATUS)/sizeof(mmCRTC_SNAPSHOT_STATUS[0]), 0, 0 },
	{ "mmCRTC0_CRTC_SNAPSHOT_STATUS", REG_MMIO, 0x1baf, NULL, 0, 0, 0 },
	{ "mmCRTC_SNAPSHOT_CONTROL", REG_MMIO, 0x1bb0, &mmCRTC_SNAPSHOT_CONTROL[0], sizeof(mmCRTC_SNAPSHOT_CONTROL)/sizeof(mmCRTC_SNAPSHOT_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_SNAPSHOT_CONTROL", REG_MMIO, 0x1bb0, NULL, 0, 0, 0 },
	{ "mmCRTC_SNAPSHOT_POSITION", REG_MMIO, 0x1bb1, &mmCRTC_SNAPSHOT_POSITION[0], sizeof(mmCRTC_SNAPSHOT_POSITION)/sizeof(mmCRTC_SNAPSHOT_POSITION[0]), 0, 0 },
	{ "mmCRTC0_CRTC_SNAPSHOT_POSITION", REG_MMIO, 0x1bb1, NULL, 0, 0, 0 },
	{ "mmCRTC_SNAPSHOT_FRAME", REG_MMIO, 0x1bb2, &mmCRTC_SNAPSHOT_FRAME[0], sizeof(mmCRTC_SNAPSHOT_FRAME)/sizeof(mmCRTC_SNAPSHOT_FRAME[0]), 0, 0 },
	{ "mmCRTC0_CRTC_SNAPSHOT_FRAME", REG_MMIO, 0x1bb2, NULL, 0, 0, 0 },
	{ "mmCRTC_START_LINE_CONTROL", REG_MMIO, 0x1bb3, &mmCRTC_START_LINE_CONTROL[0], sizeof(mmCRTC_START_LINE_CONTROL)/sizeof(mmCRTC_START_LINE_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_START_LINE_CONTROL", REG_MMIO, 0x1bb3, NULL, 0, 0, 0 },
	{ "mmCRTC_INTERRUPT_CONTROL", REG_MMIO, 0x1bb4, &mmCRTC_INTERRUPT_CONTROL[0], sizeof(mmCRTC_INTERRUPT_CONTROL)/sizeof(mmCRTC_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_INTERRUPT_CONTROL", REG_MMIO, 0x1bb4, NULL, 0, 0, 0 },
	{ "mmCRTC_UPDATE_LOCK", REG_MMIO, 0x1bb5, &mmCRTC_UPDATE_LOCK[0], sizeof(mmCRTC_UPDATE_LOCK)/sizeof(mmCRTC_UPDATE_LOCK[0]), 0, 0 },
	{ "mmCRTC0_CRTC_UPDATE_LOCK", REG_MMIO, 0x1bb5, NULL, 0, 0, 0 },
	{ "mmCRTC_DOUBLE_BUFFER_CONTROL", REG_MMIO, 0x1bb6, &mmCRTC_DOUBLE_BUFFER_CONTROL[0], sizeof(mmCRTC_DOUBLE_BUFFER_CONTROL)/sizeof(mmCRTC_DOUBLE_BUFFER_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_DOUBLE_BUFFER_CONTROL", REG_MMIO, 0x1bb6, NULL, 0, 0, 0 },
	{ "mmCRTC_VGA_PARAMETER_CAPTURE_MODE", REG_MMIO, 0x1bb7, &mmCRTC_VGA_PARAMETER_CAPTURE_MODE[0], sizeof(mmCRTC_VGA_PARAMETER_CAPTURE_MODE)/sizeof(mmCRTC_VGA_PARAMETER_CAPTURE_MODE[0]), 0, 0 },
	{ "mmCRTC0_CRTC_VGA_PARAMETER_CAPTURE_MODE", REG_MMIO, 0x1bb7, NULL, 0, 0, 0 },
	{ "mmCRTC_TEST_PATTERN_CONTROL", REG_MMIO, 0x1bba, &mmCRTC_TEST_PATTERN_CONTROL[0], sizeof(mmCRTC_TEST_PATTERN_CONTROL)/sizeof(mmCRTC_TEST_PATTERN_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_TEST_PATTERN_CONTROL", REG_MMIO, 0x1bba, NULL, 0, 0, 0 },
	{ "mmCRTC_TEST_PATTERN_PARAMETERS", REG_MMIO, 0x1bbb, &mmCRTC_TEST_PATTERN_PARAMETERS[0], sizeof(mmCRTC_TEST_PATTERN_PARAMETERS)/sizeof(mmCRTC_TEST_PATTERN_PARAMETERS[0]), 0, 0 },
	{ "mmCRTC0_CRTC_TEST_PATTERN_PARAMETERS", REG_MMIO, 0x1bbb, NULL, 0, 0, 0 },
	{ "mmCRTC_TEST_PATTERN_COLOR", REG_MMIO, 0x1bbc, &mmCRTC_TEST_PATTERN_COLOR[0], sizeof(mmCRTC_TEST_PATTERN_COLOR)/sizeof(mmCRTC_TEST_PATTERN_COLOR[0]), 0, 0 },
	{ "mmCRTC0_CRTC_TEST_PATTERN_COLOR", REG_MMIO, 0x1bbc, NULL, 0, 0, 0 },
	{ "mmCRTC_MASTER_UPDATE_LOCK", REG_MMIO, 0x1bbd, &mmCRTC_MASTER_UPDATE_LOCK[0], sizeof(mmCRTC_MASTER_UPDATE_LOCK)/sizeof(mmCRTC_MASTER_UPDATE_LOCK[0]), 0, 0 },
	{ "mmCRTC0_CRTC_MASTER_UPDATE_LOCK", REG_MMIO, 0x1bbd, NULL, 0, 0, 0 },
	{ "mmCRTC_MASTER_UPDATE_MODE", REG_MMIO, 0x1bbe, &mmCRTC_MASTER_UPDATE_MODE[0], sizeof(mmCRTC_MASTER_UPDATE_MODE)/sizeof(mmCRTC_MASTER_UPDATE_MODE[0]), 0, 0 },
	{ "mmCRTC0_CRTC_MASTER_UPDATE_MODE", REG_MMIO, 0x1bbe, NULL, 0, 0, 0 },
	{ "mmCRTC_MVP_INBAND_CNTL_INSERT", REG_MMIO, 0x1bbf, &mmCRTC_MVP_INBAND_CNTL_INSERT[0], sizeof(mmCRTC_MVP_INBAND_CNTL_INSERT)/sizeof(mmCRTC_MVP_INBAND_CNTL_INSERT[0]), 0, 0 },
	{ "mmCRTC0_CRTC_MVP_INBAND_CNTL_INSERT", REG_MMIO, 0x1bbf, NULL, 0, 0, 0 },
	{ "mmCRTC_MVP_INBAND_CNTL_INSERT_TIMER", REG_MMIO, 0x1bc0, &mmCRTC_MVP_INBAND_CNTL_INSERT_TIMER[0], sizeof(mmCRTC_MVP_INBAND_CNTL_INSERT_TIMER)/sizeof(mmCRTC_MVP_INBAND_CNTL_INSERT_TIMER[0]), 0, 0 },
	{ "mmCRTC0_CRTC_MVP_INBAND_CNTL_INSERT_TIMER", REG_MMIO, 0x1bc0, NULL, 0, 0, 0 },
	{ "mmCRTC_MVP_STATUS", REG_MMIO, 0x1bc1, &mmCRTC_MVP_STATUS[0], sizeof(mmCRTC_MVP_STATUS)/sizeof(mmCRTC_MVP_STATUS[0]), 0, 0 },
	{ "mmCRTC0_CRTC_MVP_STATUS", REG_MMIO, 0x1bc1, NULL, 0, 0, 0 },
	{ "mmCRTC_MASTER_EN", REG_MMIO, 0x1bc2, &mmCRTC_MASTER_EN[0], sizeof(mmCRTC_MASTER_EN)/sizeof(mmCRTC_MASTER_EN[0]), 0, 0 },
	{ "mmCRTC0_CRTC_MASTER_EN", REG_MMIO, 0x1bc2, NULL, 0, 0, 0 },
	{ "mmCRTC_ALLOW_STOP_OFF_V_CNT", REG_MMIO, 0x1bc3, &mmCRTC_ALLOW_STOP_OFF_V_CNT[0], sizeof(mmCRTC_ALLOW_STOP_OFF_V_CNT)/sizeof(mmCRTC_ALLOW_STOP_OFF_V_CNT[0]), 0, 0 },
	{ "mmCRTC0_CRTC_ALLOW_STOP_OFF_V_CNT", REG_MMIO, 0x1bc3, NULL, 0, 0, 0 },
	{ "mmCRTC_V_UPDATE_INT_STATUS", REG_MMIO, 0x1bc4, &mmCRTC_V_UPDATE_INT_STATUS[0], sizeof(mmCRTC_V_UPDATE_INT_STATUS)/sizeof(mmCRTC_V_UPDATE_INT_STATUS[0]), 0, 0 },
	{ "mmCRTC0_CRTC_V_UPDATE_INT_STATUS", REG_MMIO, 0x1bc4, NULL, 0, 0, 0 },
	{ "mmCRTC_TEST_DEBUG_INDEX", REG_MMIO, 0x1bc6, &mmCRTC_TEST_DEBUG_INDEX[0], sizeof(mmCRTC_TEST_DEBUG_INDEX)/sizeof(mmCRTC_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmCRTC0_CRTC_TEST_DEBUG_INDEX", REG_MMIO, 0x1bc6, NULL, 0, 0, 0 },
	{ "mmCRTC_TEST_DEBUG_DATA", REG_MMIO, 0x1bc7, &mmCRTC_TEST_DEBUG_DATA[0], sizeof(mmCRTC_TEST_DEBUG_DATA)/sizeof(mmCRTC_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmCRTC0_CRTC_TEST_DEBUG_DATA", REG_MMIO, 0x1bc7, NULL, 0, 0, 0 },
	{ "mmCRTC_OVERSCAN_COLOR", REG_MMIO, 0x1bc8, &mmCRTC_OVERSCAN_COLOR[0], sizeof(mmCRTC_OVERSCAN_COLOR)/sizeof(mmCRTC_OVERSCAN_COLOR[0]), 0, 0 },
	{ "mmCRTC0_CRTC_OVERSCAN_COLOR", REG_MMIO, 0x1bc8, NULL, 0, 0, 0 },
	{ "mmCRTC_OVERSCAN_COLOR_EXT", REG_MMIO, 0x1bc9, &mmCRTC_OVERSCAN_COLOR_EXT[0], sizeof(mmCRTC_OVERSCAN_COLOR_EXT)/sizeof(mmCRTC_OVERSCAN_COLOR_EXT[0]), 0, 0 },
	{ "mmCRTC0_CRTC_OVERSCAN_COLOR_EXT", REG_MMIO, 0x1bc9, NULL, 0, 0, 0 },
	{ "mmCRTC_BLANK_DATA_COLOR", REG_MMIO, 0x1bca, &mmCRTC_BLANK_DATA_COLOR[0], sizeof(mmCRTC_BLANK_DATA_COLOR)/sizeof(mmCRTC_BLANK_DATA_COLOR[0]), 0, 0 },
	{ "mmCRTC0_CRTC_BLANK_DATA_COLOR", REG_MMIO, 0x1bca, NULL, 0, 0, 0 },
	{ "mmCRTC_BLANK_DATA_COLOR_EXT", REG_MMIO, 0x1bcb, &mmCRTC_BLANK_DATA_COLOR_EXT[0], sizeof(mmCRTC_BLANK_DATA_COLOR_EXT)/sizeof(mmCRTC_BLANK_DATA_COLOR_EXT[0]), 0, 0 },
	{ "mmCRTC0_CRTC_BLANK_DATA_COLOR_EXT", REG_MMIO, 0x1bcb, NULL, 0, 0, 0 },
	{ "mmCRTC_BLACK_COLOR", REG_MMIO, 0x1bcc, &mmCRTC_BLACK_COLOR[0], sizeof(mmCRTC_BLACK_COLOR)/sizeof(mmCRTC_BLACK_COLOR[0]), 0, 0 },
	{ "mmCRTC0_CRTC_BLACK_COLOR", REG_MMIO, 0x1bcc, NULL, 0, 0, 0 },
	{ "mmCRTC_BLACK_COLOR_EXT", REG_MMIO, 0x1bcd, &mmCRTC_BLACK_COLOR_EXT[0], sizeof(mmCRTC_BLACK_COLOR_EXT)/sizeof(mmCRTC_BLACK_COLOR_EXT[0]), 0, 0 },
	{ "mmCRTC0_CRTC_BLACK_COLOR_EXT", REG_MMIO, 0x1bcd, NULL, 0, 0, 0 },
	{ "mmCRTC_VERTICAL_INTERRUPT0_POSITION", REG_MMIO, 0x1bce, &mmCRTC_VERTICAL_INTERRUPT0_POSITION[0], sizeof(mmCRTC_VERTICAL_INTERRUPT0_POSITION)/sizeof(mmCRTC_VERTICAL_INTERRUPT0_POSITION[0]), 0, 0 },
	{ "mmCRTC0_CRTC_VERTICAL_INTERRUPT0_POSITION", REG_MMIO, 0x1bce, NULL, 0, 0, 0 },
	{ "mmCRTC_VERTICAL_INTERRUPT0_CONTROL", REG_MMIO, 0x1bcf, &mmCRTC_VERTICAL_INTERRUPT0_CONTROL[0], sizeof(mmCRTC_VERTICAL_INTERRUPT0_CONTROL)/sizeof(mmCRTC_VERTICAL_INTERRUPT0_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_VERTICAL_INTERRUPT0_CONTROL", REG_MMIO, 0x1bcf, NULL, 0, 0, 0 },
	{ "mmCRTC_VERTICAL_INTERRUPT1_POSITION", REG_MMIO, 0x1bd0, &mmCRTC_VERTICAL_INTERRUPT1_POSITION[0], sizeof(mmCRTC_VERTICAL_INTERRUPT1_POSITION)/sizeof(mmCRTC_VERTICAL_INTERRUPT1_POSITION[0]), 0, 0 },
	{ "mmCRTC0_CRTC_VERTICAL_INTERRUPT1_POSITION", REG_MMIO, 0x1bd0, NULL, 0, 0, 0 },
	{ "mmCRTC_VERTICAL_INTERRUPT1_CONTROL", REG_MMIO, 0x1bd1, &mmCRTC_VERTICAL_INTERRUPT1_CONTROL[0], sizeof(mmCRTC_VERTICAL_INTERRUPT1_CONTROL)/sizeof(mmCRTC_VERTICAL_INTERRUPT1_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_VERTICAL_INTERRUPT1_CONTROL", REG_MMIO, 0x1bd1, NULL, 0, 0, 0 },
	{ "mmCRTC_VERTICAL_INTERRUPT2_POSITION", REG_MMIO, 0x1bd2, &mmCRTC_VERTICAL_INTERRUPT2_POSITION[0], sizeof(mmCRTC_VERTICAL_INTERRUPT2_POSITION)/sizeof(mmCRTC_VERTICAL_INTERRUPT2_POSITION[0]), 0, 0 },
	{ "mmCRTC0_CRTC_VERTICAL_INTERRUPT2_POSITION", REG_MMIO, 0x1bd2, NULL, 0, 0, 0 },
	{ "mmCRTC_VERTICAL_INTERRUPT2_CONTROL", REG_MMIO, 0x1bd3, &mmCRTC_VERTICAL_INTERRUPT2_CONTROL[0], sizeof(mmCRTC_VERTICAL_INTERRUPT2_CONTROL)/sizeof(mmCRTC_VERTICAL_INTERRUPT2_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_VERTICAL_INTERRUPT2_CONTROL", REG_MMIO, 0x1bd3, NULL, 0, 0, 0 },
	{ "mmCRTC_CRC_CNTL", REG_MMIO, 0x1bd4, &mmCRTC_CRC_CNTL[0], sizeof(mmCRTC_CRC_CNTL)/sizeof(mmCRTC_CRC_CNTL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_CRC_CNTL", REG_MMIO, 0x1bd4, NULL, 0, 0, 0 },
	{ "mmCRTC_CRC0_WINDOWA_X_CONTROL", REG_MMIO, 0x1bd5, &mmCRTC_CRC0_WINDOWA_X_CONTROL[0], sizeof(mmCRTC_CRC0_WINDOWA_X_CONTROL)/sizeof(mmCRTC_CRC0_WINDOWA_X_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_CRC0_WINDOWA_X_CONTROL", REG_MMIO, 0x1bd5, NULL, 0, 0, 0 },
	{ "mmCRTC_CRC0_WINDOWA_Y_CONTROL", REG_MMIO, 0x1bd6, &mmCRTC_CRC0_WINDOWA_Y_CONTROL[0], sizeof(mmCRTC_CRC0_WINDOWA_Y_CONTROL)/sizeof(mmCRTC_CRC0_WINDOWA_Y_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_CRC0_WINDOWA_Y_CONTROL", REG_MMIO, 0x1bd6, NULL, 0, 0, 0 },
	{ "mmCRTC_CRC0_WINDOWB_X_CONTROL", REG_MMIO, 0x1bd7, &mmCRTC_CRC0_WINDOWB_X_CONTROL[0], sizeof(mmCRTC_CRC0_WINDOWB_X_CONTROL)/sizeof(mmCRTC_CRC0_WINDOWB_X_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_CRC0_WINDOWB_X_CONTROL", REG_MMIO, 0x1bd7, NULL, 0, 0, 0 },
	{ "mmCRTC_CRC0_WINDOWB_Y_CONTROL", REG_MMIO, 0x1bd8, &mmCRTC_CRC0_WINDOWB_Y_CONTROL[0], sizeof(mmCRTC_CRC0_WINDOWB_Y_CONTROL)/sizeof(mmCRTC_CRC0_WINDOWB_Y_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_CRC0_WINDOWB_Y_CONTROL", REG_MMIO, 0x1bd8, NULL, 0, 0, 0 },
	{ "mmCRTC_CRC0_DATA_RG", REG_MMIO, 0x1bd9, &mmCRTC_CRC0_DATA_RG[0], sizeof(mmCRTC_CRC0_DATA_RG)/sizeof(mmCRTC_CRC0_DATA_RG[0]), 0, 0 },
	{ "mmCRTC0_CRTC_CRC0_DATA_RG", REG_MMIO, 0x1bd9, NULL, 0, 0, 0 },
	{ "mmCRTC_CRC0_DATA_B", REG_MMIO, 0x1bda, &mmCRTC_CRC0_DATA_B[0], sizeof(mmCRTC_CRC0_DATA_B)/sizeof(mmCRTC_CRC0_DATA_B[0]), 0, 0 },
	{ "mmCRTC0_CRTC_CRC0_DATA_B", REG_MMIO, 0x1bda, NULL, 0, 0, 0 },
	{ "mmCRTC_CRC1_WINDOWA_X_CONTROL", REG_MMIO, 0x1bdb, &mmCRTC_CRC1_WINDOWA_X_CONTROL[0], sizeof(mmCRTC_CRC1_WINDOWA_X_CONTROL)/sizeof(mmCRTC_CRC1_WINDOWA_X_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_CRC1_WINDOWA_X_CONTROL", REG_MMIO, 0x1bdb, NULL, 0, 0, 0 },
	{ "mmCRTC_CRC1_WINDOWA_Y_CONTROL", REG_MMIO, 0x1bdc, &mmCRTC_CRC1_WINDOWA_Y_CONTROL[0], sizeof(mmCRTC_CRC1_WINDOWA_Y_CONTROL)/sizeof(mmCRTC_CRC1_WINDOWA_Y_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_CRC1_WINDOWA_Y_CONTROL", REG_MMIO, 0x1bdc, NULL, 0, 0, 0 },
	{ "mmCRTC_CRC1_WINDOWB_X_CONTROL", REG_MMIO, 0x1bdd, &mmCRTC_CRC1_WINDOWB_X_CONTROL[0], sizeof(mmCRTC_CRC1_WINDOWB_X_CONTROL)/sizeof(mmCRTC_CRC1_WINDOWB_X_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_CRC1_WINDOWB_X_CONTROL", REG_MMIO, 0x1bdd, NULL, 0, 0, 0 },
	{ "mmCRTC_CRC1_WINDOWB_Y_CONTROL", REG_MMIO, 0x1bde, &mmCRTC_CRC1_WINDOWB_Y_CONTROL[0], sizeof(mmCRTC_CRC1_WINDOWB_Y_CONTROL)/sizeof(mmCRTC_CRC1_WINDOWB_Y_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_CRC1_WINDOWB_Y_CONTROL", REG_MMIO, 0x1bde, NULL, 0, 0, 0 },
	{ "mmCRTC_CRC1_DATA_RG", REG_MMIO, 0x1bdf, &mmCRTC_CRC1_DATA_RG[0], sizeof(mmCRTC_CRC1_DATA_RG)/sizeof(mmCRTC_CRC1_DATA_RG[0]), 0, 0 },
	{ "mmCRTC0_CRTC_CRC1_DATA_RG", REG_MMIO, 0x1bdf, NULL, 0, 0, 0 },
	{ "mmCRTC_CRC1_DATA_B", REG_MMIO, 0x1be0, &mmCRTC_CRC1_DATA_B[0], sizeof(mmCRTC_CRC1_DATA_B)/sizeof(mmCRTC_CRC1_DATA_B[0]), 0, 0 },
	{ "mmCRTC0_CRTC_CRC1_DATA_B", REG_MMIO, 0x1be0, NULL, 0, 0, 0 },
	{ "mmCRTC_STATIC_SCREEN_CONTROL", REG_MMIO, 0x1be7, &mmCRTC_STATIC_SCREEN_CONTROL[0], sizeof(mmCRTC_STATIC_SCREEN_CONTROL)/sizeof(mmCRTC_STATIC_SCREEN_CONTROL[0]), 0, 0 },
	{ "mmCRTC0_CRTC_STATIC_SCREEN_CONTROL", REG_MMIO, 0x1be7, NULL, 0, 0, 0 },
	{ "mmFMT_CLAMP_COMPONENT_R", REG_MMIO, 0x1be8, &mmFMT_CLAMP_COMPONENT_R[0], sizeof(mmFMT_CLAMP_COMPONENT_R)/sizeof(mmFMT_CLAMP_COMPONENT_R[0]), 0, 0 },
	{ "mmFMT0_FMT_CLAMP_COMPONENT_R", REG_MMIO, 0x1be8, NULL, 0, 0, 0 },
	{ "mmFMT_CLAMP_COMPONENT_G", REG_MMIO, 0x1be9, &mmFMT_CLAMP_COMPONENT_G[0], sizeof(mmFMT_CLAMP_COMPONENT_G)/sizeof(mmFMT_CLAMP_COMPONENT_G[0]), 0, 0 },
	{ "mmFMT0_FMT_CLAMP_COMPONENT_G", REG_MMIO, 0x1be9, NULL, 0, 0, 0 },
	{ "mmFMT_CLAMP_COMPONENT_B", REG_MMIO, 0x1bea, &mmFMT_CLAMP_COMPONENT_B[0], sizeof(mmFMT_CLAMP_COMPONENT_B)/sizeof(mmFMT_CLAMP_COMPONENT_B[0]), 0, 0 },
	{ "mmFMT0_FMT_CLAMP_COMPONENT_B", REG_MMIO, 0x1bea, NULL, 0, 0, 0 },
	{ "mmFMT_TEST_DEBUG_INDEX", REG_MMIO, 0x1beb, &mmFMT_TEST_DEBUG_INDEX[0], sizeof(mmFMT_TEST_DEBUG_INDEX)/sizeof(mmFMT_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmFMT0_FMT_TEST_DEBUG_INDEX", REG_MMIO, 0x1beb, NULL, 0, 0, 0 },
	{ "mmFMT_TEST_DEBUG_DATA", REG_MMIO, 0x1bec, &mmFMT_TEST_DEBUG_DATA[0], sizeof(mmFMT_TEST_DEBUG_DATA)/sizeof(mmFMT_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmFMT0_FMT_TEST_DEBUG_DATA", REG_MMIO, 0x1bec, NULL, 0, 0, 0 },
	{ "mmFMT_DYNAMIC_EXP_CNTL", REG_MMIO, 0x1bed, &mmFMT_DYNAMIC_EXP_CNTL[0], sizeof(mmFMT_DYNAMIC_EXP_CNTL)/sizeof(mmFMT_DYNAMIC_EXP_CNTL[0]), 0, 0 },
	{ "mmFMT0_FMT_DYNAMIC_EXP_CNTL", REG_MMIO, 0x1bed, NULL, 0, 0, 0 },
	{ "mmFMT_CONTROL", REG_MMIO, 0x1bee, &mmFMT_CONTROL[0], sizeof(mmFMT_CONTROL)/sizeof(mmFMT_CONTROL[0]), 0, 0 },
	{ "mmFMT0_FMT_CONTROL", REG_MMIO, 0x1bee, NULL, 0, 0, 0 },
	{ "mmFMT_BIT_DEPTH_CONTROL", REG_MMIO, 0x1bf2, &mmFMT_BIT_DEPTH_CONTROL[0], sizeof(mmFMT_BIT_DEPTH_CONTROL)/sizeof(mmFMT_BIT_DEPTH_CONTROL[0]), 0, 0 },
	{ "mmFMT0_FMT_BIT_DEPTH_CONTROL", REG_MMIO, 0x1bf2, NULL, 0, 0, 0 },
	{ "mmFMT_DITHER_RAND_R_SEED", REG_MMIO, 0x1bf3, &mmFMT_DITHER_RAND_R_SEED[0], sizeof(mmFMT_DITHER_RAND_R_SEED)/sizeof(mmFMT_DITHER_RAND_R_SEED[0]), 0, 0 },
	{ "mmFMT0_FMT_DITHER_RAND_R_SEED", REG_MMIO, 0x1bf3, NULL, 0, 0, 0 },
	{ "mmFMT_DITHER_RAND_G_SEED", REG_MMIO, 0x1bf4, &mmFMT_DITHER_RAND_G_SEED[0], sizeof(mmFMT_DITHER_RAND_G_SEED)/sizeof(mmFMT_DITHER_RAND_G_SEED[0]), 0, 0 },
	{ "mmFMT0_FMT_DITHER_RAND_G_SEED", REG_MMIO, 0x1bf4, NULL, 0, 0, 0 },
	{ "mmFMT_DITHER_RAND_B_SEED", REG_MMIO, 0x1bf5, &mmFMT_DITHER_RAND_B_SEED[0], sizeof(mmFMT_DITHER_RAND_B_SEED)/sizeof(mmFMT_DITHER_RAND_B_SEED[0]), 0, 0 },
	{ "mmFMT0_FMT_DITHER_RAND_B_SEED", REG_MMIO, 0x1bf5, NULL, 0, 0, 0 },
	{ "mmFMT_TEMPORAL_DITHER_PATTERN_CONTROL", REG_MMIO, 0x1bf6, &mmFMT_TEMPORAL_DITHER_PATTERN_CONTROL[0], sizeof(mmFMT_TEMPORAL_DITHER_PATTERN_CONTROL)/sizeof(mmFMT_TEMPORAL_DITHER_PATTERN_CONTROL[0]), 0, 0 },
	{ "mmFMT0_FMT_TEMPORAL_DITHER_PATTERN_CONTROL", REG_MMIO, 0x1bf6, NULL, 0, 0, 0 },
	{ "mmFMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX", REG_MMIO, 0x1bf7, &mmFMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX[0], sizeof(mmFMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX)/sizeof(mmFMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX[0]), 0, 0 },
	{ "mmFMT0_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX", REG_MMIO, 0x1bf7, NULL, 0, 0, 0 },
	{ "mmFMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX", REG_MMIO, 0x1bf8, &mmFMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX[0], sizeof(mmFMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX)/sizeof(mmFMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX[0]), 0, 0 },
	{ "mmFMT0_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX", REG_MMIO, 0x1bf8, NULL, 0, 0, 0 },
	{ "mmFMT_CLAMP_CNTL", REG_MMIO, 0x1bf9, &mmFMT_CLAMP_CNTL[0], sizeof(mmFMT_CLAMP_CNTL)/sizeof(mmFMT_CLAMP_CNTL[0]), 0, 0 },
	{ "mmFMT0_FMT_CLAMP_CNTL", REG_MMIO, 0x1bf9, NULL, 0, 0, 0 },
	{ "mmFMT_CRC_CNTL", REG_MMIO, 0x1bfa, &mmFMT_CRC_CNTL[0], sizeof(mmFMT_CRC_CNTL)/sizeof(mmFMT_CRC_CNTL[0]), 0, 0 },
	{ "mmFMT0_FMT_CRC_CNTL", REG_MMIO, 0x1bfa, NULL, 0, 0, 0 },
	{ "mmFMT_CRC_SIG_RED_GREEN_MASK", REG_MMIO, 0x1bfb, &mmFMT_CRC_SIG_RED_GREEN_MASK[0], sizeof(mmFMT_CRC_SIG_RED_GREEN_MASK)/sizeof(mmFMT_CRC_SIG_RED_GREEN_MASK[0]), 0, 0 },
	{ "mmFMT0_FMT_CRC_SIG_RED_GREEN_MASK", REG_MMIO, 0x1bfb, NULL, 0, 0, 0 },
	{ "mmFMT_CRC_SIG_BLUE_CONTROL_MASK", REG_MMIO, 0x1bfc, &mmFMT_CRC_SIG_BLUE_CONTROL_MASK[0], sizeof(mmFMT_CRC_SIG_BLUE_CONTROL_MASK)/sizeof(mmFMT_CRC_SIG_BLUE_CONTROL_MASK[0]), 0, 0 },
	{ "mmFMT0_FMT_CRC_SIG_BLUE_CONTROL_MASK", REG_MMIO, 0x1bfc, NULL, 0, 0, 0 },
	{ "mmFMT_CRC_SIG_RED_GREEN", REG_MMIO, 0x1bfd, &mmFMT_CRC_SIG_RED_GREEN[0], sizeof(mmFMT_CRC_SIG_RED_GREEN)/sizeof(mmFMT_CRC_SIG_RED_GREEN[0]), 0, 0 },
	{ "mmFMT0_FMT_CRC_SIG_RED_GREEN", REG_MMIO, 0x1bfd, NULL, 0, 0, 0 },
	{ "mmFMT_CRC_SIG_BLUE_CONTROL", REG_MMIO, 0x1bfe, &mmFMT_CRC_SIG_BLUE_CONTROL[0], sizeof(mmFMT_CRC_SIG_BLUE_CONTROL)/sizeof(mmFMT_CRC_SIG_BLUE_CONTROL[0]), 0, 0 },
	{ "mmFMT0_FMT_CRC_SIG_BLUE_CONTROL", REG_MMIO, 0x1bfe, NULL, 0, 0, 0 },
	{ "mmFMT_DEBUG_CNTL", REG_MMIO, 0x1bff, &mmFMT_DEBUG_CNTL[0], sizeof(mmFMT_DEBUG_CNTL)/sizeof(mmFMT_DEBUG_CNTL[0]), 0, 0 },
	{ "mmFMT0_FMT_DEBUG_CNTL", REG_MMIO, 0x1bff, NULL, 0, 0, 0 },
	{ "ixDP_AUX_DEBUG_M", REG_SMC, 0x1c, &ixDP_AUX_DEBUG_M[0], sizeof(ixDP_AUX_DEBUG_M)/sizeof(ixDP_AUX_DEBUG_M[0]), 0, 0 },
	{ "mmDMA_POSITION_LOWER_BASE_ADDRESS", REG_MMIO, 0x1c, &mmDMA_POSITION_LOWER_BASE_ADDRESS[0], sizeof(mmDMA_POSITION_LOWER_BASE_ADDRESS)/sizeof(mmDMA_POSITION_LOWER_BASE_ADDRESS[0]), 0, 0 },
	{ "mmDCP1_GRPH_ENABLE", REG_MMIO, 0x1c00, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_CONTROL", REG_MMIO, 0x1c01, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_LUT_10BIT_BYPASS", REG_MMIO, 0x1c02, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_SWAP_CNTL", REG_MMIO, 0x1c03, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_PRIMARY_SURFACE_ADDRESS", REG_MMIO, 0x1c04, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_SECONDARY_SURFACE_ADDRESS", REG_MMIO, 0x1c05, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_PITCH", REG_MMIO, 0x1c06, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x1c07, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x1c08, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_SURFACE_OFFSET_X", REG_MMIO, 0x1c09, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_SURFACE_OFFSET_Y", REG_MMIO, 0x1c0a, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_X_START", REG_MMIO, 0x1c0b, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_Y_START", REG_MMIO, 0x1c0c, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_X_END", REG_MMIO, 0x1c0d, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_Y_END", REG_MMIO, 0x1c0e, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_SURFACE_COUNTER_CONTROL", REG_MMIO, 0x1c0f, NULL, 0, 0, 0 },
	{ "mmDCP1_INPUT_GAMMA_CONTROL", REG_MMIO, 0x1c10, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_UPDATE", REG_MMIO, 0x1c11, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_FLIP_CONTROL", REG_MMIO, 0x1c12, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_SURFACE_ADDRESS_INUSE", REG_MMIO, 0x1c13, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_DFQ_CONTROL", REG_MMIO, 0x1c14, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_DFQ_STATUS", REG_MMIO, 0x1c15, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_INTERRUPT_STATUS", REG_MMIO, 0x1c16, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_INTERRUPT_CONTROL", REG_MMIO, 0x1c17, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_SURFACE_ADDRESS_HIGH_INUSE", REG_MMIO, 0x1c18, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_COMPRESS_SURFACE_ADDRESS", REG_MMIO, 0x1c19, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_COMPRESS_PITCH", REG_MMIO, 0x1c1a, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x1c1b, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT", REG_MMIO, 0x1c1c, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_SURFACE_COUNTER_OUTPUT", REG_MMIO, 0x1c1d, NULL, 0, 0, 0 },
	{ "mmDCP1_PRESCALE_GRPH_CONTROL", REG_MMIO, 0x1c2d, NULL, 0, 0, 0 },
	{ "mmDCP1_PRESCALE_VALUES_GRPH_R", REG_MMIO, 0x1c2e, NULL, 0, 0, 0 },
	{ "mmDCP1_PRESCALE_VALUES_GRPH_G", REG_MMIO, 0x1c2f, NULL, 0, 0, 0 },
	{ "mmDCP1_PRESCALE_VALUES_GRPH_B", REG_MMIO, 0x1c30, NULL, 0, 0, 0 },
	{ "mmDCP1_INPUT_CSC_CONTROL", REG_MMIO, 0x1c35, NULL, 0, 0, 0 },
	{ "mmDCP1_INPUT_CSC_C11_C12", REG_MMIO, 0x1c36, NULL, 0, 0, 0 },
	{ "mmDCP1_INPUT_CSC_C13_C14", REG_MMIO, 0x1c37, NULL, 0, 0, 0 },
	{ "mmDCP1_INPUT_CSC_C21_C22", REG_MMIO, 0x1c38, NULL, 0, 0, 0 },
	{ "mmDCP1_INPUT_CSC_C23_C24", REG_MMIO, 0x1c39, NULL, 0, 0, 0 },
	{ "mmDCP1_INPUT_CSC_C31_C32", REG_MMIO, 0x1c3a, NULL, 0, 0, 0 },
	{ "mmDCP1_INPUT_CSC_C33_C34", REG_MMIO, 0x1c3b, NULL, 0, 0, 0 },
	{ "mmDCP1_OUTPUT_CSC_CONTROL", REG_MMIO, 0x1c3c, NULL, 0, 0, 0 },
	{ "mmDCP1_OUTPUT_CSC_C11_C12", REG_MMIO, 0x1c3d, NULL, 0, 0, 0 },
	{ "mmDCP1_OUTPUT_CSC_C13_C14", REG_MMIO, 0x1c3e, NULL, 0, 0, 0 },
	{ "mmDCP1_OUTPUT_CSC_C21_C22", REG_MMIO, 0x1c3f, NULL, 0, 0, 0 },
	{ "mmDCP1_OUTPUT_CSC_C23_C24", REG_MMIO, 0x1c40, NULL, 0, 0, 0 },
	{ "mmDCP1_OUTPUT_CSC_C31_C32", REG_MMIO, 0x1c41, NULL, 0, 0, 0 },
	{ "mmDCP1_OUTPUT_CSC_C33_C34", REG_MMIO, 0x1c42, NULL, 0, 0, 0 },
	{ "mmDCP1_COMM_MATRIXA_TRANS_C11_C12", REG_MMIO, 0x1c43, NULL, 0, 0, 0 },
	{ "mmDCP1_COMM_MATRIXA_TRANS_C13_C14", REG_MMIO, 0x1c44, NULL, 0, 0, 0 },
	{ "mmDCP1_COMM_MATRIXA_TRANS_C21_C22", REG_MMIO, 0x1c45, NULL, 0, 0, 0 },
	{ "mmDCP1_COMM_MATRIXA_TRANS_C23_C24", REG_MMIO, 0x1c46, NULL, 0, 0, 0 },
	{ "mmDCP1_COMM_MATRIXA_TRANS_C31_C32", REG_MMIO, 0x1c47, NULL, 0, 0, 0 },
	{ "mmDCP1_COMM_MATRIXA_TRANS_C33_C34", REG_MMIO, 0x1c48, NULL, 0, 0, 0 },
	{ "mmDCP1_COMM_MATRIXB_TRANS_C11_C12", REG_MMIO, 0x1c49, NULL, 0, 0, 0 },
	{ "mmDCP1_COMM_MATRIXB_TRANS_C13_C14", REG_MMIO, 0x1c4a, NULL, 0, 0, 0 },
	{ "mmDCP1_COMM_MATRIXB_TRANS_C21_C22", REG_MMIO, 0x1c4b, NULL, 0, 0, 0 },
	{ "mmDCP1_COMM_MATRIXB_TRANS_C23_C24", REG_MMIO, 0x1c4c, NULL, 0, 0, 0 },
	{ "mmDCP1_COMM_MATRIXB_TRANS_C31_C32", REG_MMIO, 0x1c4d, NULL, 0, 0, 0 },
	{ "mmDCP1_COMM_MATRIXB_TRANS_C33_C34", REG_MMIO, 0x1c4e, NULL, 0, 0, 0 },
	{ "mmDCP1_DENORM_CONTROL", REG_MMIO, 0x1c50, NULL, 0, 0, 0 },
	{ "mmDCP1_OUT_ROUND_CONTROL", REG_MMIO, 0x1c51, NULL, 0, 0, 0 },
	{ "mmDCP1_OUT_CLAMP_CONTROL_R_CR", REG_MMIO, 0x1c52, NULL, 0, 0, 0 },
	{ "mmDCP1_KEY_CONTROL", REG_MMIO, 0x1c53, NULL, 0, 0, 0 },
	{ "mmDCP1_KEY_RANGE_ALPHA", REG_MMIO, 0x1c54, NULL, 0, 0, 0 },
	{ "mmDCP1_KEY_RANGE_RED", REG_MMIO, 0x1c55, NULL, 0, 0, 0 },
	{ "mmDCP1_KEY_RANGE_GREEN", REG_MMIO, 0x1c56, NULL, 0, 0, 0 },
	{ "mmDCP1_KEY_RANGE_BLUE", REG_MMIO, 0x1c57, NULL, 0, 0, 0 },
	{ "mmDCP1_DEGAMMA_CONTROL", REG_MMIO, 0x1c58, NULL, 0, 0, 0 },
	{ "mmDCP1_GAMUT_REMAP_CONTROL", REG_MMIO, 0x1c59, NULL, 0, 0, 0 },
	{ "mmDCP1_GAMUT_REMAP_C11_C12", REG_MMIO, 0x1c5a, NULL, 0, 0, 0 },
	{ "mmDCP1_GAMUT_REMAP_C13_C14", REG_MMIO, 0x1c5b, NULL, 0, 0, 0 },
	{ "mmDCP1_GAMUT_REMAP_C21_C22", REG_MMIO, 0x1c5c, NULL, 0, 0, 0 },
	{ "mmDCP1_GAMUT_REMAP_C23_C24", REG_MMIO, 0x1c5d, NULL, 0, 0, 0 },
	{ "mmDCP1_GAMUT_REMAP_C31_C32", REG_MMIO, 0x1c5e, NULL, 0, 0, 0 },
	{ "mmDCP1_GAMUT_REMAP_C33_C34", REG_MMIO, 0x1c5f, NULL, 0, 0, 0 },
	{ "mmDCP1_DCP_SPATIAL_DITHER_CNTL", REG_MMIO, 0x1c60, NULL, 0, 0, 0 },
	{ "mmDCP1_DCP_FP_CONVERTED_FIELD", REG_MMIO, 0x1c65, NULL, 0, 0, 0 },
	{ "mmDCP1_CUR_CONTROL", REG_MMIO, 0x1c66, NULL, 0, 0, 0 },
	{ "mmDCP1_CUR_SURFACE_ADDRESS", REG_MMIO, 0x1c67, NULL, 0, 0, 0 },
	{ "mmDCP1_CUR_SIZE", REG_MMIO, 0x1c68, NULL, 0, 0, 0 },
	{ "mmDCP1_CUR_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x1c69, NULL, 0, 0, 0 },
	{ "mmDCP1_CUR_POSITION", REG_MMIO, 0x1c6a, NULL, 0, 0, 0 },
	{ "mmDCP1_CUR_HOT_SPOT", REG_MMIO, 0x1c6b, NULL, 0, 0, 0 },
	{ "mmDCP1_CUR_COLOR1", REG_MMIO, 0x1c6c, NULL, 0, 0, 0 },
	{ "mmDCP1_CUR_COLOR2", REG_MMIO, 0x1c6d, NULL, 0, 0, 0 },
	{ "mmDCP1_CUR_UPDATE", REG_MMIO, 0x1c6e, NULL, 0, 0, 0 },
	{ "mmDCP1_DC_LUT_RW_MODE", REG_MMIO, 0x1c78, NULL, 0, 0, 0 },
	{ "mmDCP1_DC_LUT_RW_INDEX", REG_MMIO, 0x1c79, NULL, 0, 0, 0 },
	{ "mmDCP1_DC_LUT_SEQ_COLOR", REG_MMIO, 0x1c7a, NULL, 0, 0, 0 },
	{ "mmDCP1_DC_LUT_PWL_DATA", REG_MMIO, 0x1c7b, NULL, 0, 0, 0 },
	{ "mmDCP1_DC_LUT_30_COLOR", REG_MMIO, 0x1c7c, NULL, 0, 0, 0 },
	{ "mmDCP1_DC_LUT_VGA_ACCESS_ENABLE", REG_MMIO, 0x1c7d, NULL, 0, 0, 0 },
	{ "mmDCP1_DC_LUT_WRITE_EN_MASK", REG_MMIO, 0x1c7e, NULL, 0, 0, 0 },
	{ "mmDCP1_DC_LUT_AUTOFILL", REG_MMIO, 0x1c7f, NULL, 0, 0, 0 },
	{ "mmDCP1_DC_LUT_CONTROL", REG_MMIO, 0x1c80, NULL, 0, 0, 0 },
	{ "mmDCP1_DC_LUT_BLACK_OFFSET_BLUE", REG_MMIO, 0x1c81, NULL, 0, 0, 0 },
	{ "mmDCP1_DC_LUT_BLACK_OFFSET_GREEN", REG_MMIO, 0x1c82, NULL, 0, 0, 0 },
	{ "mmDCP1_DC_LUT_BLACK_OFFSET_RED", REG_MMIO, 0x1c83, NULL, 0, 0, 0 },
	{ "mmDCP1_DC_LUT_WHITE_OFFSET_BLUE", REG_MMIO, 0x1c84, NULL, 0, 0, 0 },
	{ "mmDCP1_DC_LUT_WHITE_OFFSET_GREEN", REG_MMIO, 0x1c85, NULL, 0, 0, 0 },
	{ "mmDCP1_DC_LUT_WHITE_OFFSET_RED", REG_MMIO, 0x1c86, NULL, 0, 0, 0 },
	{ "mmDCP1_DCP_CRC_CONTROL", REG_MMIO, 0x1c87, NULL, 0, 0, 0 },
	{ "mmDCP1_DCP_CRC_MASK", REG_MMIO, 0x1c88, NULL, 0, 0, 0 },
	{ "mmDCP1_DCP_CRC_CURRENT", REG_MMIO, 0x1c89, NULL, 0, 0, 0 },
	{ "mmDCP1_DVMM_PTE_CONTROL", REG_MMIO, 0x1c8a, NULL, 0, 0, 0 },
	{ "mmDCP1_DCP_CRC_LAST", REG_MMIO, 0x1c8b, NULL, 0, 0, 0 },
	{ "mmDCP1_DVMM_PTE_ARB_CONTROL", REG_MMIO, 0x1c8c, NULL, 0, 0, 0 },
	{ "mmDCP1_DCP_DEBUG", REG_MMIO, 0x1c8d, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_FLIP_RATE_CNTL", REG_MMIO, 0x1c8e, NULL, 0, 0, 0 },
	{ "mmDCP1_DCP_GSL_CONTROL", REG_MMIO, 0x1c90, NULL, 0, 0, 0 },
	{ "mmDCP1_DCP_LB_DATA_GAP_BETWEEN_CHUNK", REG_MMIO, 0x1c91, NULL, 0, 0, 0 },
	{ "mmDCP1_DCP_DEBUG_SG", REG_MMIO, 0x1c92, NULL, 0, 0, 0 },
	{ "mmDCP1_DCP_DVMM_DEBUG", REG_MMIO, 0x1c93, NULL, 0, 0, 0 },
	{ "mmDCP1_DCP_DEBUG_SG2", REG_MMIO, 0x1c94, NULL, 0, 0, 0 },
	{ "mmDCP1_DCP_TEST_DEBUG_INDEX", REG_MMIO, 0x1c95, NULL, 0, 0, 0 },
	{ "mmDCP1_DCP_TEST_DEBUG_DATA", REG_MMIO, 0x1c96, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_STEREOSYNC_FLIP", REG_MMIO, 0x1c97, NULL, 0, 0, 0 },
	{ "mmDCP1_DCP_DEBUG2", REG_MMIO, 0x1c98, NULL, 0, 0, 0 },
	{ "mmDCP1_CUR_REQUEST_FILTER_CNTL", REG_MMIO, 0x1c99, NULL, 0, 0, 0 },
	{ "mmDCP1_CUR_STEREO_CONTROL", REG_MMIO, 0x1c9a, NULL, 0, 0, 0 },
	{ "mmDCP1_OUT_CLAMP_CONTROL_G_Y", REG_MMIO, 0x1c9c, NULL, 0, 0, 0 },
	{ "mmDCP1_OUT_CLAMP_CONTROL_B_CB", REG_MMIO, 0x1c9d, NULL, 0, 0, 0 },
	{ "mmDCP1_HW_ROTATION", REG_MMIO, 0x1c9e, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL", REG_MMIO, 0x1c9f, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CONTROL", REG_MMIO, 0x1ca0, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_LUT_INDEX", REG_MMIO, 0x1ca1, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_LUT_DATA", REG_MMIO, 0x1ca2, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_LUT_WRITE_EN_MASK", REG_MMIO, 0x1ca3, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLA_START_CNTL", REG_MMIO, 0x1ca4, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLA_SLOPE_CNTL", REG_MMIO, 0x1ca5, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLA_END_CNTL1", REG_MMIO, 0x1ca6, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLA_END_CNTL2", REG_MMIO, 0x1ca7, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLA_REGION_0_1", REG_MMIO, 0x1ca8, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLA_REGION_2_3", REG_MMIO, 0x1ca9, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLA_REGION_4_5", REG_MMIO, 0x1caa, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLA_REGION_6_7", REG_MMIO, 0x1cab, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLA_REGION_8_9", REG_MMIO, 0x1cac, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLA_REGION_10_11", REG_MMIO, 0x1cad, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLA_REGION_12_13", REG_MMIO, 0x1cae, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLA_REGION_14_15", REG_MMIO, 0x1caf, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLB_START_CNTL", REG_MMIO, 0x1cb0, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLB_SLOPE_CNTL", REG_MMIO, 0x1cb1, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLB_END_CNTL1", REG_MMIO, 0x1cb2, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLB_END_CNTL2", REG_MMIO, 0x1cb3, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLB_REGION_0_1", REG_MMIO, 0x1cb4, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLB_REGION_2_3", REG_MMIO, 0x1cb5, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLB_REGION_4_5", REG_MMIO, 0x1cb6, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLB_REGION_6_7", REG_MMIO, 0x1cb7, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLB_REGION_8_9", REG_MMIO, 0x1cb8, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLB_REGION_10_11", REG_MMIO, 0x1cb9, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLB_REGION_12_13", REG_MMIO, 0x1cba, NULL, 0, 0, 0 },
	{ "mmDCP1_REGAMMA_CNTLB_REGION_14_15", REG_MMIO, 0x1cbb, NULL, 0, 0, 0 },
	{ "mmDCP1_ALPHA_CONTROL", REG_MMIO, 0x1cbc, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS", REG_MMIO, 0x1cbd, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x1cbe, NULL, 0, 0, 0 },
	{ "mmDCP1_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS", REG_MMIO, 0x1cbf, NULL, 0, 0, 0 },
	{ "mmLB1_LB_DATA_FORMAT", REG_MMIO, 0x1cc0, NULL, 0, 0, 0 },
	{ "mmLB1_LB_MEMORY_CTRL", REG_MMIO, 0x1cc1, NULL, 0, 0, 0 },
	{ "mmLB1_LB_MEMORY_SIZE_STATUS", REG_MMIO, 0x1cc2, NULL, 0, 0, 0 },
	{ "mmLB1_LB_DESKTOP_HEIGHT", REG_MMIO, 0x1cc3, NULL, 0, 0, 0 },
	{ "mmLB1_LB_VLINE_START_END", REG_MMIO, 0x1cc4, NULL, 0, 0, 0 },
	{ "mmLB1_LB_VLINE2_START_END", REG_MMIO, 0x1cc5, NULL, 0, 0, 0 },
	{ "mmLB1_LB_V_COUNTER", REG_MMIO, 0x1cc6, NULL, 0, 0, 0 },
	{ "mmLB1_LB_SNAPSHOT_V_COUNTER", REG_MMIO, 0x1cc7, NULL, 0, 0, 0 },
	{ "mmLB1_LB_INTERRUPT_MASK", REG_MMIO, 0x1cc8, NULL, 0, 0, 0 },
	{ "mmLB1_LB_VLINE_STATUS", REG_MMIO, 0x1cc9, NULL, 0, 0, 0 },
	{ "mmLB1_LB_VLINE2_STATUS", REG_MMIO, 0x1cca, NULL, 0, 0, 0 },
	{ "mmLB1_LB_VBLANK_STATUS", REG_MMIO, 0x1ccb, NULL, 0, 0, 0 },
	{ "mmLB1_LB_SYNC_RESET_SEL", REG_MMIO, 0x1ccc, NULL, 0, 0, 0 },
	{ "mmLB1_LB_BLACK_KEYER_R_CR", REG_MMIO, 0x1ccd, NULL, 0, 0, 0 },
	{ "mmLB1_LB_BLACK_KEYER_G_Y", REG_MMIO, 0x1cce, NULL, 0, 0, 0 },
	{ "mmLB1_LB_BLACK_KEYER_B_CB", REG_MMIO, 0x1ccf, NULL, 0, 0, 0 },
	{ "mmLB1_LB_KEYER_COLOR_CTRL", REG_MMIO, 0x1cd0, NULL, 0, 0, 0 },
	{ "mmLB1_LB_KEYER_COLOR_R_CR", REG_MMIO, 0x1cd1, NULL, 0, 0, 0 },
	{ "mmLB1_LB_KEYER_COLOR_G_Y", REG_MMIO, 0x1cd2, NULL, 0, 0, 0 },
	{ "mmLB1_LB_KEYER_COLOR_B_CB", REG_MMIO, 0x1cd3, NULL, 0, 0, 0 },
	{ "mmLB1_LB_KEYER_COLOR_REP_R_CR", REG_MMIO, 0x1cd4, NULL, 0, 0, 0 },
	{ "mmLB1_LB_KEYER_COLOR_REP_G_Y", REG_MMIO, 0x1cd5, NULL, 0, 0, 0 },
	{ "mmLB1_LB_KEYER_COLOR_REP_B_CB", REG_MMIO, 0x1cd6, NULL, 0, 0, 0 },
	{ "mmLB1_LB_BUFFER_LEVEL_STATUS", REG_MMIO, 0x1cd7, NULL, 0, 0, 0 },
	{ "mmLB1_LB_BUFFER_URGENCY_CTRL", REG_MMIO, 0x1cd8, NULL, 0, 0, 0 },
	{ "mmLB1_LB_BUFFER_URGENCY_STATUS", REG_MMIO, 0x1cd9, NULL, 0, 0, 0 },
	{ "mmLB1_LB_BUFFER_STATUS", REG_MMIO, 0x1cda, NULL, 0, 0, 0 },
	{ "mmLB1_LB_NO_OUTSTANDING_REQ_STATUS", REG_MMIO, 0x1cdc, NULL, 0, 0, 0 },
	{ "mmLB1_MVP_AFR_FLIP_MODE", REG_MMIO, 0x1ce0, NULL, 0, 0, 0 },
	{ "mmLB1_MVP_AFR_FLIP_FIFO_CNTL", REG_MMIO, 0x1ce1, NULL, 0, 0, 0 },
	{ "mmLB1_MVP_FLIP_LINE_NUM_INSERT", REG_MMIO, 0x1ce2, NULL, 0, 0, 0 },
	{ "mmLB1_DC_MVP_LB_CONTROL", REG_MMIO, 0x1ce3, NULL, 0, 0, 0 },
	{ "mmLB1_LB_DEBUG", REG_MMIO, 0x1ce4, NULL, 0, 0, 0 },
	{ "mmLB1_LB_DEBUG2", REG_MMIO, 0x1ce5, NULL, 0, 0, 0 },
	{ "mmLB1_LB_DEBUG3", REG_MMIO, 0x1ce6, NULL, 0, 0, 0 },
	{ "mmLB1_LB_TEST_DEBUG_INDEX", REG_MMIO, 0x1cfe, NULL, 0, 0, 0 },
	{ "mmLB1_LB_TEST_DEBUG_DATA", REG_MMIO, 0x1cff, NULL, 0, 0, 0 },
	{ "ixDP_AUX_DEBUG_N", REG_SMC, 0x1d, &ixDP_AUX_DEBUG_N[0], sizeof(ixDP_AUX_DEBUG_N)/sizeof(ixDP_AUX_DEBUG_N[0]), 0, 0 },
	{ "mmDMA_POSITION_UPPER_BASE_ADDRESS", REG_MMIO, 0x1d, &mmDMA_POSITION_UPPER_BASE_ADDRESS[0], sizeof(mmDMA_POSITION_UPPER_BASE_ADDRESS)/sizeof(mmDMA_POSITION_UPPER_BASE_ADDRESS[0]), 0, 0 },
	{ "mmDCFE1_DCFE_CLOCK_CONTROL", REG_MMIO, 0x1d00, NULL, 0, 0, 0 },
	{ "mmDCFE1_DCFE_SOFT_RESET", REG_MMIO, 0x1d01, NULL, 0, 0, 0 },
	{ "mmDCFE1_DCFE_DBG_CONFIG", REG_MMIO, 0x1d02, NULL, 0, 0, 0 },
	{ "mmDCFE1_DCFE_MEM_PWR_CTRL", REG_MMIO, 0x1d03, NULL, 0, 0, 0 },
	{ "mmDCFE1_DCFE_MEM_PWR_CTRL2", REG_MMIO, 0x1d04, NULL, 0, 0, 0 },
	{ "mmDCFE1_DCFE_MEM_PWR_STATUS", REG_MMIO, 0x1d05, NULL, 0, 0, 0 },
	{ "mmDCFE1_DCFE_MISC", REG_MMIO, 0x1d06, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON4_PERFCOUNTER_CNTL", REG_MMIO, 0x1d24, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON4_PERFCOUNTER_STATE", REG_MMIO, 0x1d25, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON4_PERFMON_CVALUE_INT_MISC", REG_MMIO, 0x1d26, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON4_PERFMON_CNTL", REG_MMIO, 0x1d27, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON4_PERFMON_CVALUE_LOW", REG_MMIO, 0x1d28, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON4_PERFMON_HI", REG_MMIO, 0x1d29, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON4_PERFMON_LOW", REG_MMIO, 0x1d2a, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON4_PERFMON_TEST_DEBUG_INDEX", REG_MMIO, 0x1d2b, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON4_PERFMON_TEST_DEBUG_DATA", REG_MMIO, 0x1d2c, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON4_PERFMON_CNTL2", REG_MMIO, 0x1d2e, NULL, 0, 0, 0 },
	{ "mmDMIF_PG1_DPG_PIPE_ARBITRATION_CONTROL1", REG_MMIO, 0x1d30, NULL, 0, 0, 0 },
	{ "mmDMIF_PG1_DPG_PIPE_ARBITRATION_CONTROL2", REG_MMIO, 0x1d31, NULL, 0, 0, 0 },
	{ "mmDMIF_PG1_DPG_WATERMARK_MASK_CONTROL", REG_MMIO, 0x1d32, NULL, 0, 0, 0 },
	{ "mmDMIF_PG1_DPG_PIPE_URGENCY_CONTROL", REG_MMIO, 0x1d33, NULL, 0, 0, 0 },
	{ "mmDMIF_PG1_DPG_PIPE_DPM_CONTROL", REG_MMIO, 0x1d34, NULL, 0, 0, 0 },
	{ "mmDMIF_PG1_DPG_PIPE_STUTTER_CONTROL", REG_MMIO, 0x1d35, NULL, 0, 0, 0 },
	{ "mmDMIF_PG1_DPG_PIPE_NB_PSTATE_CHANGE_CONTROL", REG_MMIO, 0x1d36, NULL, 0, 0, 0 },
	{ "mmDMIF_PG1_DPG_PIPE_STUTTER_CONTROL_NONLPTCH", REG_MMIO, 0x1d37, NULL, 0, 0, 0 },
	{ "mmDMIF_PG1_DPG_TEST_DEBUG_INDEX", REG_MMIO, 0x1d38, NULL, 0, 0, 0 },
	{ "mmDMIF_PG1_DPG_TEST_DEBUG_DATA", REG_MMIO, 0x1d39, NULL, 0, 0, 0 },
	{ "mmDMIF_PG1_DPG_REPEATER_PROGRAM", REG_MMIO, 0x1d3a, NULL, 0, 0, 0 },
	{ "mmDMIF_PG1_DPG_HW_DEBUG_A", REG_MMIO, 0x1d3b, NULL, 0, 0, 0 },
	{ "mmDMIF_PG1_DPG_HW_DEBUG_B", REG_MMIO, 0x1d3c, NULL, 0, 0, 0 },
	{ "mmDMIF_PG1_DPG_HW_DEBUG_11", REG_MMIO, 0x1d3d, NULL, 0, 0, 0 },
	{ "mmDMIF_PG1_DPG_CHK_PRE_PROC_CNTL", REG_MMIO, 0x1d3e, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_COEF_RAM_SELECT", REG_MMIO, 0x1d40, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_COEF_RAM_TAP_DATA", REG_MMIO, 0x1d41, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_MODE", REG_MMIO, 0x1d42, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_TAP_CONTROL", REG_MMIO, 0x1d43, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_CONTROL", REG_MMIO, 0x1d44, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_BYPASS_CONTROL", REG_MMIO, 0x1d45, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_MANUAL_REPLICATE_CONTROL", REG_MMIO, 0x1d46, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_AUTOMATIC_MODE_CONTROL", REG_MMIO, 0x1d47, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_HORZ_FILTER_CONTROL", REG_MMIO, 0x1d48, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_HORZ_FILTER_SCALE_RATIO", REG_MMIO, 0x1d49, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_HORZ_FILTER_INIT", REG_MMIO, 0x1d4a, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_VERT_FILTER_CONTROL", REG_MMIO, 0x1d4b, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_VERT_FILTER_SCALE_RATIO", REG_MMIO, 0x1d4c, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_VERT_FILTER_INIT", REG_MMIO, 0x1d4d, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_VERT_FILTER_INIT_BOT", REG_MMIO, 0x1d4e, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_ROUND_OFFSET", REG_MMIO, 0x1d4f, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_UPDATE", REG_MMIO, 0x1d51, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_F_SHARP_CONTROL", REG_MMIO, 0x1d53, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_ALU_CONTROL", REG_MMIO, 0x1d54, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_COEF_RAM_CONFLICT_STATUS", REG_MMIO, 0x1d55, NULL, 0, 0, 0 },
	{ "mmSCL1_VIEWPORT_START_SECONDARY", REG_MMIO, 0x1d5b, NULL, 0, 0, 0 },
	{ "mmSCL1_VIEWPORT_START", REG_MMIO, 0x1d5c, NULL, 0, 0, 0 },
	{ "mmSCL1_VIEWPORT_SIZE", REG_MMIO, 0x1d5d, NULL, 0, 0, 0 },
	{ "mmSCL1_EXT_OVERSCAN_LEFT_RIGHT", REG_MMIO, 0x1d5e, NULL, 0, 0, 0 },
	{ "mmSCL1_EXT_OVERSCAN_TOP_BOTTOM", REG_MMIO, 0x1d5f, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_MODE_CHANGE_DET1", REG_MMIO, 0x1d60, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_MODE_CHANGE_DET2", REG_MMIO, 0x1d61, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_MODE_CHANGE_DET3", REG_MMIO, 0x1d62, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_MODE_CHANGE_MASK", REG_MMIO, 0x1d63, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_DEBUG2", REG_MMIO, 0x1d69, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_DEBUG", REG_MMIO, 0x1d6a, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_TEST_DEBUG_INDEX", REG_MMIO, 0x1d6b, NULL, 0, 0, 0 },
	{ "mmSCL1_SCL_TEST_DEBUG_DATA", REG_MMIO, 0x1d6c, NULL, 0, 0, 0 },
	{ "mmBLND1_BLND_CONTROL", REG_MMIO, 0x1d6d, NULL, 0, 0, 0 },
	{ "mmBLND1_BLND_SM_CONTROL2", REG_MMIO, 0x1d6e, NULL, 0, 0, 0 },
	{ "mmBLND1_BLND_CONTROL2", REG_MMIO, 0x1d6f, NULL, 0, 0, 0 },
	{ "mmBLND1_BLND_UPDATE", REG_MMIO, 0x1d70, NULL, 0, 0, 0 },
	{ "mmBLND1_BLND_UNDERFLOW_INTERRUPT", REG_MMIO, 0x1d71, NULL, 0, 0, 0 },
	{ "mmBLND1_BLND_V_UPDATE_LOCK", REG_MMIO, 0x1d73, NULL, 0, 0, 0 },
	{ "mmBLND1_BLND_DEBUG", REG_MMIO, 0x1d74, NULL, 0, 0, 0 },
	{ "mmBLND1_BLND_TEST_DEBUG_INDEX", REG_MMIO, 0x1d75, NULL, 0, 0, 0 },
	{ "mmBLND1_BLND_TEST_DEBUG_DATA", REG_MMIO, 0x1d76, NULL, 0, 0, 0 },
	{ "mmBLND1_BLND_REG_UPDATE_STATUS", REG_MMIO, 0x1d77, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_3D_STRUCTURE_CONTROL", REG_MMIO, 0x1d78, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_GSL_VSYNC_GAP", REG_MMIO, 0x1d79, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_GSL_WINDOW", REG_MMIO, 0x1d7a, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_GSL_CONTROL", REG_MMIO, 0x1d7b, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_H_BLANK_EARLY_NUM", REG_MMIO, 0x1d7d, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_H_TOTAL", REG_MMIO, 0x1d80, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_H_BLANK_START_END", REG_MMIO, 0x1d81, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_H_SYNC_A", REG_MMIO, 0x1d82, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_H_SYNC_A_CNTL", REG_MMIO, 0x1d83, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_H_SYNC_B", REG_MMIO, 0x1d84, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_H_SYNC_B_CNTL", REG_MMIO, 0x1d85, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_VBI_END", REG_MMIO, 0x1d86, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_V_TOTAL", REG_MMIO, 0x1d87, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_V_TOTAL_MIN", REG_MMIO, 0x1d88, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_V_TOTAL_MAX", REG_MMIO, 0x1d89, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_V_TOTAL_CONTROL", REG_MMIO, 0x1d8a, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_V_TOTAL_INT_STATUS", REG_MMIO, 0x1d8b, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_VSYNC_NOM_INT_STATUS", REG_MMIO, 0x1d8c, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_V_BLANK_START_END", REG_MMIO, 0x1d8d, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_V_SYNC_A", REG_MMIO, 0x1d8e, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_V_SYNC_A_CNTL", REG_MMIO, 0x1d8f, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_V_SYNC_B", REG_MMIO, 0x1d90, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_V_SYNC_B_CNTL", REG_MMIO, 0x1d91, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_DTMTEST_CNTL", REG_MMIO, 0x1d92, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_DTMTEST_STATUS_POSITION", REG_MMIO, 0x1d93, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_TRIGA_CNTL", REG_MMIO, 0x1d94, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_TRIGA_MANUAL_TRIG", REG_MMIO, 0x1d95, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_TRIGB_CNTL", REG_MMIO, 0x1d96, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_TRIGB_MANUAL_TRIG", REG_MMIO, 0x1d97, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_FORCE_COUNT_NOW_CNTL", REG_MMIO, 0x1d98, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_FLOW_CONTROL", REG_MMIO, 0x1d99, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_STEREO_FORCE_NEXT_EYE", REG_MMIO, 0x1d9a, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_AVSYNC_COUNTER", REG_MMIO, 0x1d9b, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_CONTROL", REG_MMIO, 0x1d9c, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_BLANK_CONTROL", REG_MMIO, 0x1d9d, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_INTERLACE_CONTROL", REG_MMIO, 0x1d9e, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_INTERLACE_STATUS", REG_MMIO, 0x1d9f, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_FIELD_INDICATION_CONTROL", REG_MMIO, 0x1da0, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_PIXEL_DATA_READBACK0", REG_MMIO, 0x1da1, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_PIXEL_DATA_READBACK1", REG_MMIO, 0x1da2, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_STATUS", REG_MMIO, 0x1da3, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_STATUS_POSITION", REG_MMIO, 0x1da4, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_NOM_VERT_POSITION", REG_MMIO, 0x1da5, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_STATUS_FRAME_COUNT", REG_MMIO, 0x1da6, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_STATUS_VF_COUNT", REG_MMIO, 0x1da7, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_STATUS_HV_COUNT", REG_MMIO, 0x1da8, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_COUNT_CONTROL", REG_MMIO, 0x1da9, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_COUNT_RESET", REG_MMIO, 0x1daa, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE", REG_MMIO, 0x1dab, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_VERT_SYNC_CONTROL", REG_MMIO, 0x1dac, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_STEREO_STATUS", REG_MMIO, 0x1dad, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_STEREO_CONTROL", REG_MMIO, 0x1dae, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_SNAPSHOT_STATUS", REG_MMIO, 0x1daf, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_SNAPSHOT_CONTROL", REG_MMIO, 0x1db0, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_SNAPSHOT_POSITION", REG_MMIO, 0x1db1, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_SNAPSHOT_FRAME", REG_MMIO, 0x1db2, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_START_LINE_CONTROL", REG_MMIO, 0x1db3, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_INTERRUPT_CONTROL", REG_MMIO, 0x1db4, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_UPDATE_LOCK", REG_MMIO, 0x1db5, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_DOUBLE_BUFFER_CONTROL", REG_MMIO, 0x1db6, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_VGA_PARAMETER_CAPTURE_MODE", REG_MMIO, 0x1db7, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_TEST_PATTERN_CONTROL", REG_MMIO, 0x1dba, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_TEST_PATTERN_PARAMETERS", REG_MMIO, 0x1dbb, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_TEST_PATTERN_COLOR", REG_MMIO, 0x1dbc, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_MASTER_UPDATE_LOCK", REG_MMIO, 0x1dbd, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_MASTER_UPDATE_MODE", REG_MMIO, 0x1dbe, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_MVP_INBAND_CNTL_INSERT", REG_MMIO, 0x1dbf, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_MVP_INBAND_CNTL_INSERT_TIMER", REG_MMIO, 0x1dc0, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_MVP_STATUS", REG_MMIO, 0x1dc1, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_MASTER_EN", REG_MMIO, 0x1dc2, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_ALLOW_STOP_OFF_V_CNT", REG_MMIO, 0x1dc3, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_V_UPDATE_INT_STATUS", REG_MMIO, 0x1dc4, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_TEST_DEBUG_INDEX", REG_MMIO, 0x1dc6, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_TEST_DEBUG_DATA", REG_MMIO, 0x1dc7, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_OVERSCAN_COLOR", REG_MMIO, 0x1dc8, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_OVERSCAN_COLOR_EXT", REG_MMIO, 0x1dc9, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_BLANK_DATA_COLOR", REG_MMIO, 0x1dca, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_BLANK_DATA_COLOR_EXT", REG_MMIO, 0x1dcb, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_BLACK_COLOR", REG_MMIO, 0x1dcc, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_BLACK_COLOR_EXT", REG_MMIO, 0x1dcd, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_VERTICAL_INTERRUPT0_POSITION", REG_MMIO, 0x1dce, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_VERTICAL_INTERRUPT0_CONTROL", REG_MMIO, 0x1dcf, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_VERTICAL_INTERRUPT1_POSITION", REG_MMIO, 0x1dd0, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_VERTICAL_INTERRUPT1_CONTROL", REG_MMIO, 0x1dd1, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_VERTICAL_INTERRUPT2_POSITION", REG_MMIO, 0x1dd2, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_VERTICAL_INTERRUPT2_CONTROL", REG_MMIO, 0x1dd3, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_CRC_CNTL", REG_MMIO, 0x1dd4, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_CRC0_WINDOWA_X_CONTROL", REG_MMIO, 0x1dd5, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_CRC0_WINDOWA_Y_CONTROL", REG_MMIO, 0x1dd6, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_CRC0_WINDOWB_X_CONTROL", REG_MMIO, 0x1dd7, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_CRC0_WINDOWB_Y_CONTROL", REG_MMIO, 0x1dd8, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_CRC0_DATA_RG", REG_MMIO, 0x1dd9, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_CRC0_DATA_B", REG_MMIO, 0x1dda, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_CRC1_WINDOWA_X_CONTROL", REG_MMIO, 0x1ddb, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_CRC1_WINDOWA_Y_CONTROL", REG_MMIO, 0x1ddc, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_CRC1_WINDOWB_X_CONTROL", REG_MMIO, 0x1ddd, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_CRC1_WINDOWB_Y_CONTROL", REG_MMIO, 0x1dde, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_CRC1_DATA_RG", REG_MMIO, 0x1ddf, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_CRC1_DATA_B", REG_MMIO, 0x1de0, NULL, 0, 0, 0 },
	{ "mmCRTC1_CRTC_STATIC_SCREEN_CONTROL", REG_MMIO, 0x1de7, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_CLAMP_COMPONENT_R", REG_MMIO, 0x1de8, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_CLAMP_COMPONENT_G", REG_MMIO, 0x1de9, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_CLAMP_COMPONENT_B", REG_MMIO, 0x1dea, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_TEST_DEBUG_INDEX", REG_MMIO, 0x1deb, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_TEST_DEBUG_DATA", REG_MMIO, 0x1dec, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_DYNAMIC_EXP_CNTL", REG_MMIO, 0x1ded, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_CONTROL", REG_MMIO, 0x1dee, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_BIT_DEPTH_CONTROL", REG_MMIO, 0x1df2, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_DITHER_RAND_R_SEED", REG_MMIO, 0x1df3, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_DITHER_RAND_G_SEED", REG_MMIO, 0x1df4, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_DITHER_RAND_B_SEED", REG_MMIO, 0x1df5, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_TEMPORAL_DITHER_PATTERN_CONTROL", REG_MMIO, 0x1df6, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX", REG_MMIO, 0x1df7, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX", REG_MMIO, 0x1df8, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_CLAMP_CNTL", REG_MMIO, 0x1df9, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_CRC_CNTL", REG_MMIO, 0x1dfa, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_CRC_SIG_RED_GREEN_MASK", REG_MMIO, 0x1dfb, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_CRC_SIG_BLUE_CONTROL_MASK", REG_MMIO, 0x1dfc, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_CRC_SIG_RED_GREEN", REG_MMIO, 0x1dfd, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_CRC_SIG_BLUE_CONTROL", REG_MMIO, 0x1dfe, NULL, 0, 0, 0 },
	{ "mmFMT1_FMT_DEBUG_CNTL", REG_MMIO, 0x1dff, NULL, 0, 0, 0 },
	{ "ixCRT1E", REG_SMC, 0x1e, &ixCRT1E[0], sizeof(ixCRT1E)/sizeof(ixCRT1E[0]), 0, 0 },
	{ "ixDP_AUX_DEBUG_O", REG_SMC, 0x1e, &ixDP_AUX_DEBUG_O[0], sizeof(ixDP_AUX_DEBUG_O)/sizeof(ixDP_AUX_DEBUG_O[0]), 0, 0 },
	{ "mmDCP2_GRPH_ENABLE", REG_MMIO, 0x1e00, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_CONTROL", REG_MMIO, 0x1e01, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_LUT_10BIT_BYPASS", REG_MMIO, 0x1e02, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_SWAP_CNTL", REG_MMIO, 0x1e03, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_PRIMARY_SURFACE_ADDRESS", REG_MMIO, 0x1e04, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_SECONDARY_SURFACE_ADDRESS", REG_MMIO, 0x1e05, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_PITCH", REG_MMIO, 0x1e06, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x1e07, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x1e08, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_SURFACE_OFFSET_X", REG_MMIO, 0x1e09, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_SURFACE_OFFSET_Y", REG_MMIO, 0x1e0a, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_X_START", REG_MMIO, 0x1e0b, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_Y_START", REG_MMIO, 0x1e0c, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_X_END", REG_MMIO, 0x1e0d, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_Y_END", REG_MMIO, 0x1e0e, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_SURFACE_COUNTER_CONTROL", REG_MMIO, 0x1e0f, NULL, 0, 0, 0 },
	{ "mmDCP2_INPUT_GAMMA_CONTROL", REG_MMIO, 0x1e10, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_UPDATE", REG_MMIO, 0x1e11, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_FLIP_CONTROL", REG_MMIO, 0x1e12, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_SURFACE_ADDRESS_INUSE", REG_MMIO, 0x1e13, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_DFQ_CONTROL", REG_MMIO, 0x1e14, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_DFQ_STATUS", REG_MMIO, 0x1e15, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_INTERRUPT_STATUS", REG_MMIO, 0x1e16, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_INTERRUPT_CONTROL", REG_MMIO, 0x1e17, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_SURFACE_ADDRESS_HIGH_INUSE", REG_MMIO, 0x1e18, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_COMPRESS_SURFACE_ADDRESS", REG_MMIO, 0x1e19, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_COMPRESS_PITCH", REG_MMIO, 0x1e1a, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x1e1b, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT", REG_MMIO, 0x1e1c, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_SURFACE_COUNTER_OUTPUT", REG_MMIO, 0x1e1d, NULL, 0, 0, 0 },
	{ "mmDCP2_PRESCALE_GRPH_CONTROL", REG_MMIO, 0x1e2d, NULL, 0, 0, 0 },
	{ "mmDCP2_PRESCALE_VALUES_GRPH_R", REG_MMIO, 0x1e2e, NULL, 0, 0, 0 },
	{ "mmDCP2_PRESCALE_VALUES_GRPH_G", REG_MMIO, 0x1e2f, NULL, 0, 0, 0 },
	{ "mmDCP2_PRESCALE_VALUES_GRPH_B", REG_MMIO, 0x1e30, NULL, 0, 0, 0 },
	{ "mmDCP2_INPUT_CSC_CONTROL", REG_MMIO, 0x1e35, NULL, 0, 0, 0 },
	{ "mmDCP2_INPUT_CSC_C11_C12", REG_MMIO, 0x1e36, NULL, 0, 0, 0 },
	{ "mmDCP2_INPUT_CSC_C13_C14", REG_MMIO, 0x1e37, NULL, 0, 0, 0 },
	{ "mmDCP2_INPUT_CSC_C21_C22", REG_MMIO, 0x1e38, NULL, 0, 0, 0 },
	{ "mmDCP2_INPUT_CSC_C23_C24", REG_MMIO, 0x1e39, NULL, 0, 0, 0 },
	{ "mmDCP2_INPUT_CSC_C31_C32", REG_MMIO, 0x1e3a, NULL, 0, 0, 0 },
	{ "mmDCP2_INPUT_CSC_C33_C34", REG_MMIO, 0x1e3b, NULL, 0, 0, 0 },
	{ "mmDCP2_OUTPUT_CSC_CONTROL", REG_MMIO, 0x1e3c, NULL, 0, 0, 0 },
	{ "mmDCP2_OUTPUT_CSC_C11_C12", REG_MMIO, 0x1e3d, NULL, 0, 0, 0 },
	{ "mmDCP2_OUTPUT_CSC_C13_C14", REG_MMIO, 0x1e3e, NULL, 0, 0, 0 },
	{ "mmDCP2_OUTPUT_CSC_C21_C22", REG_MMIO, 0x1e3f, NULL, 0, 0, 0 },
	{ "mmDCP2_OUTPUT_CSC_C23_C24", REG_MMIO, 0x1e40, NULL, 0, 0, 0 },
	{ "mmDCP2_OUTPUT_CSC_C31_C32", REG_MMIO, 0x1e41, NULL, 0, 0, 0 },
	{ "mmDCP2_OUTPUT_CSC_C33_C34", REG_MMIO, 0x1e42, NULL, 0, 0, 0 },
	{ "mmDCP2_COMM_MATRIXA_TRANS_C11_C12", REG_MMIO, 0x1e43, NULL, 0, 0, 0 },
	{ "mmDCP2_COMM_MATRIXA_TRANS_C13_C14", REG_MMIO, 0x1e44, NULL, 0, 0, 0 },
	{ "mmDCP2_COMM_MATRIXA_TRANS_C21_C22", REG_MMIO, 0x1e45, NULL, 0, 0, 0 },
	{ "mmDCP2_COMM_MATRIXA_TRANS_C23_C24", REG_MMIO, 0x1e46, NULL, 0, 0, 0 },
	{ "mmDCP2_COMM_MATRIXA_TRANS_C31_C32", REG_MMIO, 0x1e47, NULL, 0, 0, 0 },
	{ "mmDCP2_COMM_MATRIXA_TRANS_C33_C34", REG_MMIO, 0x1e48, NULL, 0, 0, 0 },
	{ "mmDCP2_COMM_MATRIXB_TRANS_C11_C12", REG_MMIO, 0x1e49, NULL, 0, 0, 0 },
	{ "mmDCP2_COMM_MATRIXB_TRANS_C13_C14", REG_MMIO, 0x1e4a, NULL, 0, 0, 0 },
	{ "mmDCP2_COMM_MATRIXB_TRANS_C21_C22", REG_MMIO, 0x1e4b, NULL, 0, 0, 0 },
	{ "mmDCP2_COMM_MATRIXB_TRANS_C23_C24", REG_MMIO, 0x1e4c, NULL, 0, 0, 0 },
	{ "mmDCP2_COMM_MATRIXB_TRANS_C31_C32", REG_MMIO, 0x1e4d, NULL, 0, 0, 0 },
	{ "mmDCP2_COMM_MATRIXB_TRANS_C33_C34", REG_MMIO, 0x1e4e, NULL, 0, 0, 0 },
	{ "mmDCP2_DENORM_CONTROL", REG_MMIO, 0x1e50, NULL, 0, 0, 0 },
	{ "mmDCP2_OUT_ROUND_CONTROL", REG_MMIO, 0x1e51, NULL, 0, 0, 0 },
	{ "mmDCP2_OUT_CLAMP_CONTROL_R_CR", REG_MMIO, 0x1e52, NULL, 0, 0, 0 },
	{ "mmDCP2_KEY_CONTROL", REG_MMIO, 0x1e53, NULL, 0, 0, 0 },
	{ "mmDCP2_KEY_RANGE_ALPHA", REG_MMIO, 0x1e54, NULL, 0, 0, 0 },
	{ "mmDCP2_KEY_RANGE_RED", REG_MMIO, 0x1e55, NULL, 0, 0, 0 },
	{ "mmDCP2_KEY_RANGE_GREEN", REG_MMIO, 0x1e56, NULL, 0, 0, 0 },
	{ "mmDCP2_KEY_RANGE_BLUE", REG_MMIO, 0x1e57, NULL, 0, 0, 0 },
	{ "mmDCP2_DEGAMMA_CONTROL", REG_MMIO, 0x1e58, NULL, 0, 0, 0 },
	{ "mmDCP2_GAMUT_REMAP_CONTROL", REG_MMIO, 0x1e59, NULL, 0, 0, 0 },
	{ "mmDCP2_GAMUT_REMAP_C11_C12", REG_MMIO, 0x1e5a, NULL, 0, 0, 0 },
	{ "mmDCP2_GAMUT_REMAP_C13_C14", REG_MMIO, 0x1e5b, NULL, 0, 0, 0 },
	{ "mmDCP2_GAMUT_REMAP_C21_C22", REG_MMIO, 0x1e5c, NULL, 0, 0, 0 },
	{ "mmDCP2_GAMUT_REMAP_C23_C24", REG_MMIO, 0x1e5d, NULL, 0, 0, 0 },
	{ "mmDCP2_GAMUT_REMAP_C31_C32", REG_MMIO, 0x1e5e, NULL, 0, 0, 0 },
	{ "mmDCP2_GAMUT_REMAP_C33_C34", REG_MMIO, 0x1e5f, NULL, 0, 0, 0 },
	{ "mmDCP2_DCP_SPATIAL_DITHER_CNTL", REG_MMIO, 0x1e60, NULL, 0, 0, 0 },
	{ "mmDCP2_DCP_FP_CONVERTED_FIELD", REG_MMIO, 0x1e65, NULL, 0, 0, 0 },
	{ "mmDCP2_CUR_CONTROL", REG_MMIO, 0x1e66, NULL, 0, 0, 0 },
	{ "mmDCP2_CUR_SURFACE_ADDRESS", REG_MMIO, 0x1e67, NULL, 0, 0, 0 },
	{ "mmDCP2_CUR_SIZE", REG_MMIO, 0x1e68, NULL, 0, 0, 0 },
	{ "mmDCP2_CUR_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x1e69, NULL, 0, 0, 0 },
	{ "mmDCP2_CUR_POSITION", REG_MMIO, 0x1e6a, NULL, 0, 0, 0 },
	{ "mmDCP2_CUR_HOT_SPOT", REG_MMIO, 0x1e6b, NULL, 0, 0, 0 },
	{ "mmDCP2_CUR_COLOR1", REG_MMIO, 0x1e6c, NULL, 0, 0, 0 },
	{ "mmDCP2_CUR_COLOR2", REG_MMIO, 0x1e6d, NULL, 0, 0, 0 },
	{ "mmDCP2_CUR_UPDATE", REG_MMIO, 0x1e6e, NULL, 0, 0, 0 },
	{ "mmDCP2_DC_LUT_RW_MODE", REG_MMIO, 0x1e78, NULL, 0, 0, 0 },
	{ "mmDCP2_DC_LUT_RW_INDEX", REG_MMIO, 0x1e79, NULL, 0, 0, 0 },
	{ "mmDCP2_DC_LUT_SEQ_COLOR", REG_MMIO, 0x1e7a, NULL, 0, 0, 0 },
	{ "mmDCP2_DC_LUT_PWL_DATA", REG_MMIO, 0x1e7b, NULL, 0, 0, 0 },
	{ "mmDCP2_DC_LUT_30_COLOR", REG_MMIO, 0x1e7c, NULL, 0, 0, 0 },
	{ "mmDCP2_DC_LUT_VGA_ACCESS_ENABLE", REG_MMIO, 0x1e7d, NULL, 0, 0, 0 },
	{ "mmDCP2_DC_LUT_WRITE_EN_MASK", REG_MMIO, 0x1e7e, NULL, 0, 0, 0 },
	{ "mmDCP2_DC_LUT_AUTOFILL", REG_MMIO, 0x1e7f, NULL, 0, 0, 0 },
	{ "mmDCP2_DC_LUT_CONTROL", REG_MMIO, 0x1e80, NULL, 0, 0, 0 },
	{ "mmDCP2_DC_LUT_BLACK_OFFSET_BLUE", REG_MMIO, 0x1e81, NULL, 0, 0, 0 },
	{ "mmDCP2_DC_LUT_BLACK_OFFSET_GREEN", REG_MMIO, 0x1e82, NULL, 0, 0, 0 },
	{ "mmDCP2_DC_LUT_BLACK_OFFSET_RED", REG_MMIO, 0x1e83, NULL, 0, 0, 0 },
	{ "mmDCP2_DC_LUT_WHITE_OFFSET_BLUE", REG_MMIO, 0x1e84, NULL, 0, 0, 0 },
	{ "mmDCP2_DC_LUT_WHITE_OFFSET_GREEN", REG_MMIO, 0x1e85, NULL, 0, 0, 0 },
	{ "mmDCP2_DC_LUT_WHITE_OFFSET_RED", REG_MMIO, 0x1e86, NULL, 0, 0, 0 },
	{ "mmDCP2_DCP_CRC_CONTROL", REG_MMIO, 0x1e87, NULL, 0, 0, 0 },
	{ "mmDCP2_DCP_CRC_MASK", REG_MMIO, 0x1e88, NULL, 0, 0, 0 },
	{ "mmDCP2_DCP_CRC_CURRENT", REG_MMIO, 0x1e89, NULL, 0, 0, 0 },
	{ "mmDCP2_DVMM_PTE_CONTROL", REG_MMIO, 0x1e8a, NULL, 0, 0, 0 },
	{ "mmDCP2_DCP_CRC_LAST", REG_MMIO, 0x1e8b, NULL, 0, 0, 0 },
	{ "mmDCP2_DVMM_PTE_ARB_CONTROL", REG_MMIO, 0x1e8c, NULL, 0, 0, 0 },
	{ "mmDCP2_DCP_DEBUG", REG_MMIO, 0x1e8d, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_FLIP_RATE_CNTL", REG_MMIO, 0x1e8e, NULL, 0, 0, 0 },
	{ "mmDCP2_DCP_GSL_CONTROL", REG_MMIO, 0x1e90, NULL, 0, 0, 0 },
	{ "mmDCP2_DCP_LB_DATA_GAP_BETWEEN_CHUNK", REG_MMIO, 0x1e91, NULL, 0, 0, 0 },
	{ "mmDCP2_DCP_DEBUG_SG", REG_MMIO, 0x1e92, NULL, 0, 0, 0 },
	{ "mmDCP2_DCP_DVMM_DEBUG", REG_MMIO, 0x1e93, NULL, 0, 0, 0 },
	{ "mmDCP2_DCP_DEBUG_SG2", REG_MMIO, 0x1e94, NULL, 0, 0, 0 },
	{ "mmDCP2_DCP_TEST_DEBUG_INDEX", REG_MMIO, 0x1e95, NULL, 0, 0, 0 },
	{ "mmDCP2_DCP_TEST_DEBUG_DATA", REG_MMIO, 0x1e96, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_STEREOSYNC_FLIP", REG_MMIO, 0x1e97, NULL, 0, 0, 0 },
	{ "mmDCP2_DCP_DEBUG2", REG_MMIO, 0x1e98, NULL, 0, 0, 0 },
	{ "mmDCP2_CUR_REQUEST_FILTER_CNTL", REG_MMIO, 0x1e99, NULL, 0, 0, 0 },
	{ "mmDCP2_CUR_STEREO_CONTROL", REG_MMIO, 0x1e9a, NULL, 0, 0, 0 },
	{ "mmDCP2_OUT_CLAMP_CONTROL_G_Y", REG_MMIO, 0x1e9c, NULL, 0, 0, 0 },
	{ "mmDCP2_OUT_CLAMP_CONTROL_B_CB", REG_MMIO, 0x1e9d, NULL, 0, 0, 0 },
	{ "mmDCP2_HW_ROTATION", REG_MMIO, 0x1e9e, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL", REG_MMIO, 0x1e9f, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CONTROL", REG_MMIO, 0x1ea0, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_LUT_INDEX", REG_MMIO, 0x1ea1, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_LUT_DATA", REG_MMIO, 0x1ea2, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_LUT_WRITE_EN_MASK", REG_MMIO, 0x1ea3, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLA_START_CNTL", REG_MMIO, 0x1ea4, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLA_SLOPE_CNTL", REG_MMIO, 0x1ea5, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLA_END_CNTL1", REG_MMIO, 0x1ea6, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLA_END_CNTL2", REG_MMIO, 0x1ea7, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLA_REGION_0_1", REG_MMIO, 0x1ea8, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLA_REGION_2_3", REG_MMIO, 0x1ea9, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLA_REGION_4_5", REG_MMIO, 0x1eaa, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLA_REGION_6_7", REG_MMIO, 0x1eab, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLA_REGION_8_9", REG_MMIO, 0x1eac, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLA_REGION_10_11", REG_MMIO, 0x1ead, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLA_REGION_12_13", REG_MMIO, 0x1eae, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLA_REGION_14_15", REG_MMIO, 0x1eaf, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLB_START_CNTL", REG_MMIO, 0x1eb0, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLB_SLOPE_CNTL", REG_MMIO, 0x1eb1, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLB_END_CNTL1", REG_MMIO, 0x1eb2, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLB_END_CNTL2", REG_MMIO, 0x1eb3, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLB_REGION_0_1", REG_MMIO, 0x1eb4, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLB_REGION_2_3", REG_MMIO, 0x1eb5, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLB_REGION_4_5", REG_MMIO, 0x1eb6, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLB_REGION_6_7", REG_MMIO, 0x1eb7, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLB_REGION_8_9", REG_MMIO, 0x1eb8, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLB_REGION_10_11", REG_MMIO, 0x1eb9, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLB_REGION_12_13", REG_MMIO, 0x1eba, NULL, 0, 0, 0 },
	{ "mmDCP2_REGAMMA_CNTLB_REGION_14_15", REG_MMIO, 0x1ebb, NULL, 0, 0, 0 },
	{ "mmDCP2_ALPHA_CONTROL", REG_MMIO, 0x1ebc, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS", REG_MMIO, 0x1ebd, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x1ebe, NULL, 0, 0, 0 },
	{ "mmDCP2_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS", REG_MMIO, 0x1ebf, NULL, 0, 0, 0 },
	{ "mmLB2_LB_DATA_FORMAT", REG_MMIO, 0x1ec0, NULL, 0, 0, 0 },
	{ "mmLB2_LB_MEMORY_CTRL", REG_MMIO, 0x1ec1, NULL, 0, 0, 0 },
	{ "mmLB2_LB_MEMORY_SIZE_STATUS", REG_MMIO, 0x1ec2, NULL, 0, 0, 0 },
	{ "mmLB2_LB_DESKTOP_HEIGHT", REG_MMIO, 0x1ec3, NULL, 0, 0, 0 },
	{ "mmLB2_LB_VLINE_START_END", REG_MMIO, 0x1ec4, NULL, 0, 0, 0 },
	{ "mmLB2_LB_VLINE2_START_END", REG_MMIO, 0x1ec5, NULL, 0, 0, 0 },
	{ "mmLB2_LB_V_COUNTER", REG_MMIO, 0x1ec6, NULL, 0, 0, 0 },
	{ "mmLB2_LB_SNAPSHOT_V_COUNTER", REG_MMIO, 0x1ec7, NULL, 0, 0, 0 },
	{ "mmLB2_LB_INTERRUPT_MASK", REG_MMIO, 0x1ec8, NULL, 0, 0, 0 },
	{ "mmLB2_LB_VLINE_STATUS", REG_MMIO, 0x1ec9, NULL, 0, 0, 0 },
	{ "mmLB2_LB_VLINE2_STATUS", REG_MMIO, 0x1eca, NULL, 0, 0, 0 },
	{ "mmLB2_LB_VBLANK_STATUS", REG_MMIO, 0x1ecb, NULL, 0, 0, 0 },
	{ "mmLB2_LB_SYNC_RESET_SEL", REG_MMIO, 0x1ecc, NULL, 0, 0, 0 },
	{ "mmLB2_LB_BLACK_KEYER_R_CR", REG_MMIO, 0x1ecd, NULL, 0, 0, 0 },
	{ "mmLB2_LB_BLACK_KEYER_G_Y", REG_MMIO, 0x1ece, NULL, 0, 0, 0 },
	{ "mmLB2_LB_BLACK_KEYER_B_CB", REG_MMIO, 0x1ecf, NULL, 0, 0, 0 },
	{ "mmLB2_LB_KEYER_COLOR_CTRL", REG_MMIO, 0x1ed0, NULL, 0, 0, 0 },
	{ "mmLB2_LB_KEYER_COLOR_R_CR", REG_MMIO, 0x1ed1, NULL, 0, 0, 0 },
	{ "mmLB2_LB_KEYER_COLOR_G_Y", REG_MMIO, 0x1ed2, NULL, 0, 0, 0 },
	{ "mmLB2_LB_KEYER_COLOR_B_CB", REG_MMIO, 0x1ed3, NULL, 0, 0, 0 },
	{ "mmLB2_LB_KEYER_COLOR_REP_R_CR", REG_MMIO, 0x1ed4, NULL, 0, 0, 0 },
	{ "mmLB2_LB_KEYER_COLOR_REP_G_Y", REG_MMIO, 0x1ed5, NULL, 0, 0, 0 },
	{ "mmLB2_LB_KEYER_COLOR_REP_B_CB", REG_MMIO, 0x1ed6, NULL, 0, 0, 0 },
	{ "mmLB2_LB_BUFFER_LEVEL_STATUS", REG_MMIO, 0x1ed7, NULL, 0, 0, 0 },
	{ "mmLB2_LB_BUFFER_URGENCY_CTRL", REG_MMIO, 0x1ed8, NULL, 0, 0, 0 },
	{ "mmLB2_LB_BUFFER_URGENCY_STATUS", REG_MMIO, 0x1ed9, NULL, 0, 0, 0 },
	{ "mmLB2_LB_BUFFER_STATUS", REG_MMIO, 0x1eda, NULL, 0, 0, 0 },
	{ "mmLB2_LB_NO_OUTSTANDING_REQ_STATUS", REG_MMIO, 0x1edc, NULL, 0, 0, 0 },
	{ "mmLB2_MVP_AFR_FLIP_MODE", REG_MMIO, 0x1ee0, NULL, 0, 0, 0 },
	{ "mmLB2_MVP_AFR_FLIP_FIFO_CNTL", REG_MMIO, 0x1ee1, NULL, 0, 0, 0 },
	{ "mmLB2_MVP_FLIP_LINE_NUM_INSERT", REG_MMIO, 0x1ee2, NULL, 0, 0, 0 },
	{ "mmLB2_DC_MVP_LB_CONTROL", REG_MMIO, 0x1ee3, NULL, 0, 0, 0 },
	{ "mmLB2_LB_DEBUG", REG_MMIO, 0x1ee4, NULL, 0, 0, 0 },
	{ "mmLB2_LB_DEBUG2", REG_MMIO, 0x1ee5, NULL, 0, 0, 0 },
	{ "mmLB2_LB_DEBUG3", REG_MMIO, 0x1ee6, NULL, 0, 0, 0 },
	{ "mmLB2_LB_TEST_DEBUG_INDEX", REG_MMIO, 0x1efe, NULL, 0, 0, 0 },
	{ "mmLB2_LB_TEST_DEBUG_DATA", REG_MMIO, 0x1eff, NULL, 0, 0, 0 },
	{ "ixCRT1F", REG_SMC, 0x1f, &ixCRT1F[0], sizeof(ixCRT1F)/sizeof(ixCRT1F[0]), 0, 0 },
	{ "ixDP_AUX_DEBUG_P", REG_SMC, 0x1f, &ixDP_AUX_DEBUG_P[0], sizeof(ixDP_AUX_DEBUG_P)/sizeof(ixDP_AUX_DEBUG_P[0]), 0, 0 },
	{ "mmDCFE2_DCFE_CLOCK_CONTROL", REG_MMIO, 0x1f00, NULL, 0, 0, 0 },
	{ "mmDCFE2_DCFE_SOFT_RESET", REG_MMIO, 0x1f01, NULL, 0, 0, 0 },
	{ "mmDCFE2_DCFE_DBG_CONFIG", REG_MMIO, 0x1f02, NULL, 0, 0, 0 },
	{ "mmDCFE2_DCFE_MEM_PWR_CTRL", REG_MMIO, 0x1f03, NULL, 0, 0, 0 },
	{ "mmDCFE2_DCFE_MEM_PWR_CTRL2", REG_MMIO, 0x1f04, NULL, 0, 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUBORDINATE_NODE_COUNT", REG_SMC, 0x1f04, &ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUBORDINATE_NODE_COUNT[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUBORDINATE_NODE_COUNT)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUBORDINATE_NODE_COUNT[0]), 0, 0 },
	{ "mmDCFE2_DCFE_MEM_PWR_STATUS", REG_MMIO, 0x1f05, NULL, 0, 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_GROUP_TYPE", REG_SMC, 0x1f05, &ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_GROUP_TYPE[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_GROUP_TYPE)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_GROUP_TYPE[0]), 0, 0 },
	{ "mmDCFE2_DCFE_MISC", REG_MMIO, 0x1f06, NULL, 0, 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES", REG_SMC, 0x1f0a, &ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS", REG_SMC, 0x1f0b, &ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_POWER_STATES", REG_SMC, 0x1f0f, &ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_POWER_STATES[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_POWER_STATES)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_POWER_STATES[0]), 0, 0 },
	{ "mmDC_PERFMON5_PERFCOUNTER_CNTL", REG_MMIO, 0x1f24, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON5_PERFCOUNTER_STATE", REG_MMIO, 0x1f25, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON5_PERFMON_CVALUE_INT_MISC", REG_MMIO, 0x1f26, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON5_PERFMON_CNTL", REG_MMIO, 0x1f27, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON5_PERFMON_CVALUE_LOW", REG_MMIO, 0x1f28, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON5_PERFMON_HI", REG_MMIO, 0x1f29, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON5_PERFMON_LOW", REG_MMIO, 0x1f2a, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON5_PERFMON_TEST_DEBUG_INDEX", REG_MMIO, 0x1f2b, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON5_PERFMON_TEST_DEBUG_DATA", REG_MMIO, 0x1f2c, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON5_PERFMON_CNTL2", REG_MMIO, 0x1f2e, NULL, 0, 0, 0 },
	{ "mmDMIF_PG2_DPG_PIPE_ARBITRATION_CONTROL1", REG_MMIO, 0x1f30, NULL, 0, 0, 0 },
	{ "mmDMIF_PG2_DPG_PIPE_ARBITRATION_CONTROL2", REG_MMIO, 0x1f31, NULL, 0, 0, 0 },
	{ "mmDMIF_PG2_DPG_WATERMARK_MASK_CONTROL", REG_MMIO, 0x1f32, NULL, 0, 0, 0 },
	{ "mmDMIF_PG2_DPG_PIPE_URGENCY_CONTROL", REG_MMIO, 0x1f33, NULL, 0, 0, 0 },
	{ "mmDMIF_PG2_DPG_PIPE_DPM_CONTROL", REG_MMIO, 0x1f34, NULL, 0, 0, 0 },
	{ "mmDMIF_PG2_DPG_PIPE_STUTTER_CONTROL", REG_MMIO, 0x1f35, NULL, 0, 0, 0 },
	{ "mmDMIF_PG2_DPG_PIPE_NB_PSTATE_CHANGE_CONTROL", REG_MMIO, 0x1f36, NULL, 0, 0, 0 },
	{ "mmDMIF_PG2_DPG_PIPE_STUTTER_CONTROL_NONLPTCH", REG_MMIO, 0x1f37, NULL, 0, 0, 0 },
	{ "mmDMIF_PG2_DPG_TEST_DEBUG_INDEX", REG_MMIO, 0x1f38, NULL, 0, 0, 0 },
	{ "mmDMIF_PG2_DPG_TEST_DEBUG_DATA", REG_MMIO, 0x1f39, NULL, 0, 0, 0 },
	{ "mmDMIF_PG2_DPG_REPEATER_PROGRAM", REG_MMIO, 0x1f3a, NULL, 0, 0, 0 },
	{ "mmDMIF_PG2_DPG_HW_DEBUG_A", REG_MMIO, 0x1f3b, NULL, 0, 0, 0 },
	{ "mmDMIF_PG2_DPG_HW_DEBUG_B", REG_MMIO, 0x1f3c, NULL, 0, 0, 0 },
	{ "mmDMIF_PG2_DPG_HW_DEBUG_11", REG_MMIO, 0x1f3d, NULL, 0, 0, 0 },
	{ "mmDMIF_PG2_DPG_CHK_PRE_PROC_CNTL", REG_MMIO, 0x1f3e, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_COEF_RAM_SELECT", REG_MMIO, 0x1f40, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_COEF_RAM_TAP_DATA", REG_MMIO, 0x1f41, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_MODE", REG_MMIO, 0x1f42, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_TAP_CONTROL", REG_MMIO, 0x1f43, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_CONTROL", REG_MMIO, 0x1f44, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_BYPASS_CONTROL", REG_MMIO, 0x1f45, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_MANUAL_REPLICATE_CONTROL", REG_MMIO, 0x1f46, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_AUTOMATIC_MODE_CONTROL", REG_MMIO, 0x1f47, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_HORZ_FILTER_CONTROL", REG_MMIO, 0x1f48, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_HORZ_FILTER_SCALE_RATIO", REG_MMIO, 0x1f49, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_HORZ_FILTER_INIT", REG_MMIO, 0x1f4a, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_VERT_FILTER_CONTROL", REG_MMIO, 0x1f4b, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_VERT_FILTER_SCALE_RATIO", REG_MMIO, 0x1f4c, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_VERT_FILTER_INIT", REG_MMIO, 0x1f4d, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_VERT_FILTER_INIT_BOT", REG_MMIO, 0x1f4e, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_ROUND_OFFSET", REG_MMIO, 0x1f4f, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_UPDATE", REG_MMIO, 0x1f51, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_F_SHARP_CONTROL", REG_MMIO, 0x1f53, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_ALU_CONTROL", REG_MMIO, 0x1f54, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_COEF_RAM_CONFLICT_STATUS", REG_MMIO, 0x1f55, NULL, 0, 0, 0 },
	{ "mmSCL2_VIEWPORT_START_SECONDARY", REG_MMIO, 0x1f5b, NULL, 0, 0, 0 },
	{ "mmSCL2_VIEWPORT_START", REG_MMIO, 0x1f5c, NULL, 0, 0, 0 },
	{ "mmSCL2_VIEWPORT_SIZE", REG_MMIO, 0x1f5d, NULL, 0, 0, 0 },
	{ "mmSCL2_EXT_OVERSCAN_LEFT_RIGHT", REG_MMIO, 0x1f5e, NULL, 0, 0, 0 },
	{ "mmSCL2_EXT_OVERSCAN_TOP_BOTTOM", REG_MMIO, 0x1f5f, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_MODE_CHANGE_DET1", REG_MMIO, 0x1f60, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_MODE_CHANGE_DET2", REG_MMIO, 0x1f61, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_MODE_CHANGE_DET3", REG_MMIO, 0x1f62, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_MODE_CHANGE_MASK", REG_MMIO, 0x1f63, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_DEBUG2", REG_MMIO, 0x1f69, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_DEBUG", REG_MMIO, 0x1f6a, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_TEST_DEBUG_INDEX", REG_MMIO, 0x1f6b, NULL, 0, 0, 0 },
	{ "mmSCL2_SCL_TEST_DEBUG_DATA", REG_MMIO, 0x1f6c, NULL, 0, 0, 0 },
	{ "mmBLND2_BLND_CONTROL", REG_MMIO, 0x1f6d, NULL, 0, 0, 0 },
	{ "mmBLND2_BLND_SM_CONTROL2", REG_MMIO, 0x1f6e, NULL, 0, 0, 0 },
	{ "mmBLND2_BLND_CONTROL2", REG_MMIO, 0x1f6f, NULL, 0, 0, 0 },
	{ "mmBLND2_BLND_UPDATE", REG_MMIO, 0x1f70, NULL, 0, 0, 0 },
	{ "mmBLND2_BLND_UNDERFLOW_INTERRUPT", REG_MMIO, 0x1f71, NULL, 0, 0, 0 },
	{ "mmBLND2_BLND_V_UPDATE_LOCK", REG_MMIO, 0x1f73, NULL, 0, 0, 0 },
	{ "mmBLND2_BLND_DEBUG", REG_MMIO, 0x1f74, NULL, 0, 0, 0 },
	{ "mmBLND2_BLND_TEST_DEBUG_INDEX", REG_MMIO, 0x1f75, NULL, 0, 0, 0 },
	{ "mmBLND2_BLND_TEST_DEBUG_DATA", REG_MMIO, 0x1f76, NULL, 0, 0, 0 },
	{ "mmBLND2_BLND_REG_UPDATE_STATUS", REG_MMIO, 0x1f77, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_3D_STRUCTURE_CONTROL", REG_MMIO, 0x1f78, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_GSL_VSYNC_GAP", REG_MMIO, 0x1f79, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_GSL_WINDOW", REG_MMIO, 0x1f7a, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_GSL_CONTROL", REG_MMIO, 0x1f7b, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_H_BLANK_EARLY_NUM", REG_MMIO, 0x1f7d, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_H_TOTAL", REG_MMIO, 0x1f80, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_H_BLANK_START_END", REG_MMIO, 0x1f81, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_H_SYNC_A", REG_MMIO, 0x1f82, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_H_SYNC_A_CNTL", REG_MMIO, 0x1f83, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_H_SYNC_B", REG_MMIO, 0x1f84, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_H_SYNC_B_CNTL", REG_MMIO, 0x1f85, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_VBI_END", REG_MMIO, 0x1f86, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_V_TOTAL", REG_MMIO, 0x1f87, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_V_TOTAL_MIN", REG_MMIO, 0x1f88, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_V_TOTAL_MAX", REG_MMIO, 0x1f89, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_V_TOTAL_CONTROL", REG_MMIO, 0x1f8a, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_V_TOTAL_INT_STATUS", REG_MMIO, 0x1f8b, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_VSYNC_NOM_INT_STATUS", REG_MMIO, 0x1f8c, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_V_BLANK_START_END", REG_MMIO, 0x1f8d, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_V_SYNC_A", REG_MMIO, 0x1f8e, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_V_SYNC_A_CNTL", REG_MMIO, 0x1f8f, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_V_SYNC_B", REG_MMIO, 0x1f90, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_V_SYNC_B_CNTL", REG_MMIO, 0x1f91, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_DTMTEST_CNTL", REG_MMIO, 0x1f92, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_DTMTEST_STATUS_POSITION", REG_MMIO, 0x1f93, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_TRIGA_CNTL", REG_MMIO, 0x1f94, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_TRIGA_MANUAL_TRIG", REG_MMIO, 0x1f95, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_TRIGB_CNTL", REG_MMIO, 0x1f96, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_TRIGB_MANUAL_TRIG", REG_MMIO, 0x1f97, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_FORCE_COUNT_NOW_CNTL", REG_MMIO, 0x1f98, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_FLOW_CONTROL", REG_MMIO, 0x1f99, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_STEREO_FORCE_NEXT_EYE", REG_MMIO, 0x1f9a, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_AVSYNC_COUNTER", REG_MMIO, 0x1f9b, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_CONTROL", REG_MMIO, 0x1f9c, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_BLANK_CONTROL", REG_MMIO, 0x1f9d, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_INTERLACE_CONTROL", REG_MMIO, 0x1f9e, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_INTERLACE_STATUS", REG_MMIO, 0x1f9f, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_FIELD_INDICATION_CONTROL", REG_MMIO, 0x1fa0, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_PIXEL_DATA_READBACK0", REG_MMIO, 0x1fa1, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_PIXEL_DATA_READBACK1", REG_MMIO, 0x1fa2, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_STATUS", REG_MMIO, 0x1fa3, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_STATUS_POSITION", REG_MMIO, 0x1fa4, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_NOM_VERT_POSITION", REG_MMIO, 0x1fa5, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_STATUS_FRAME_COUNT", REG_MMIO, 0x1fa6, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_STATUS_VF_COUNT", REG_MMIO, 0x1fa7, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_STATUS_HV_COUNT", REG_MMIO, 0x1fa8, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_COUNT_CONTROL", REG_MMIO, 0x1fa9, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_COUNT_RESET", REG_MMIO, 0x1faa, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE", REG_MMIO, 0x1fab, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_VERT_SYNC_CONTROL", REG_MMIO, 0x1fac, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_STEREO_STATUS", REG_MMIO, 0x1fad, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_STEREO_CONTROL", REG_MMIO, 0x1fae, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_SNAPSHOT_STATUS", REG_MMIO, 0x1faf, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_SNAPSHOT_CONTROL", REG_MMIO, 0x1fb0, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_SNAPSHOT_POSITION", REG_MMIO, 0x1fb1, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_SNAPSHOT_FRAME", REG_MMIO, 0x1fb2, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_START_LINE_CONTROL", REG_MMIO, 0x1fb3, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_INTERRUPT_CONTROL", REG_MMIO, 0x1fb4, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_UPDATE_LOCK", REG_MMIO, 0x1fb5, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_DOUBLE_BUFFER_CONTROL", REG_MMIO, 0x1fb6, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_VGA_PARAMETER_CAPTURE_MODE", REG_MMIO, 0x1fb7, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_TEST_PATTERN_CONTROL", REG_MMIO, 0x1fba, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_TEST_PATTERN_PARAMETERS", REG_MMIO, 0x1fbb, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_TEST_PATTERN_COLOR", REG_MMIO, 0x1fbc, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_MASTER_UPDATE_LOCK", REG_MMIO, 0x1fbd, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_MASTER_UPDATE_MODE", REG_MMIO, 0x1fbe, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_MVP_INBAND_CNTL_INSERT", REG_MMIO, 0x1fbf, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_MVP_INBAND_CNTL_INSERT_TIMER", REG_MMIO, 0x1fc0, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_MVP_STATUS", REG_MMIO, 0x1fc1, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_MASTER_EN", REG_MMIO, 0x1fc2, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_ALLOW_STOP_OFF_V_CNT", REG_MMIO, 0x1fc3, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_V_UPDATE_INT_STATUS", REG_MMIO, 0x1fc4, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_TEST_DEBUG_INDEX", REG_MMIO, 0x1fc6, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_TEST_DEBUG_DATA", REG_MMIO, 0x1fc7, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_OVERSCAN_COLOR", REG_MMIO, 0x1fc8, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_OVERSCAN_COLOR_EXT", REG_MMIO, 0x1fc9, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_BLANK_DATA_COLOR", REG_MMIO, 0x1fca, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_BLANK_DATA_COLOR_EXT", REG_MMIO, 0x1fcb, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_BLACK_COLOR", REG_MMIO, 0x1fcc, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_BLACK_COLOR_EXT", REG_MMIO, 0x1fcd, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_VERTICAL_INTERRUPT0_POSITION", REG_MMIO, 0x1fce, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_VERTICAL_INTERRUPT0_CONTROL", REG_MMIO, 0x1fcf, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_VERTICAL_INTERRUPT1_POSITION", REG_MMIO, 0x1fd0, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_VERTICAL_INTERRUPT1_CONTROL", REG_MMIO, 0x1fd1, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_VERTICAL_INTERRUPT2_POSITION", REG_MMIO, 0x1fd2, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_VERTICAL_INTERRUPT2_CONTROL", REG_MMIO, 0x1fd3, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_CRC_CNTL", REG_MMIO, 0x1fd4, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_CRC0_WINDOWA_X_CONTROL", REG_MMIO, 0x1fd5, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_CRC0_WINDOWA_Y_CONTROL", REG_MMIO, 0x1fd6, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_CRC0_WINDOWB_X_CONTROL", REG_MMIO, 0x1fd7, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_CRC0_WINDOWB_Y_CONTROL", REG_MMIO, 0x1fd8, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_CRC0_DATA_RG", REG_MMIO, 0x1fd9, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_CRC0_DATA_B", REG_MMIO, 0x1fda, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_CRC1_WINDOWA_X_CONTROL", REG_MMIO, 0x1fdb, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_CRC1_WINDOWA_Y_CONTROL", REG_MMIO, 0x1fdc, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_CRC1_WINDOWB_X_CONTROL", REG_MMIO, 0x1fdd, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_CRC1_WINDOWB_Y_CONTROL", REG_MMIO, 0x1fde, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_CRC1_DATA_RG", REG_MMIO, 0x1fdf, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_CRC1_DATA_B", REG_MMIO, 0x1fe0, NULL, 0, 0, 0 },
	{ "mmCRTC2_CRTC_STATIC_SCREEN_CONTROL", REG_MMIO, 0x1fe7, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_CLAMP_COMPONENT_R", REG_MMIO, 0x1fe8, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_CLAMP_COMPONENT_G", REG_MMIO, 0x1fe9, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_CLAMP_COMPONENT_B", REG_MMIO, 0x1fea, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_TEST_DEBUG_INDEX", REG_MMIO, 0x1feb, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_TEST_DEBUG_DATA", REG_MMIO, 0x1fec, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_DYNAMIC_EXP_CNTL", REG_MMIO, 0x1fed, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_CONTROL", REG_MMIO, 0x1fee, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_BIT_DEPTH_CONTROL", REG_MMIO, 0x1ff2, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_DITHER_RAND_R_SEED", REG_MMIO, 0x1ff3, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_DITHER_RAND_G_SEED", REG_MMIO, 0x1ff4, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_DITHER_RAND_B_SEED", REG_MMIO, 0x1ff5, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_TEMPORAL_DITHER_PATTERN_CONTROL", REG_MMIO, 0x1ff6, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX", REG_MMIO, 0x1ff7, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX", REG_MMIO, 0x1ff8, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_CLAMP_CNTL", REG_MMIO, 0x1ff9, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_CRC_CNTL", REG_MMIO, 0x1ffa, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_CRC_SIG_RED_GREEN_MASK", REG_MMIO, 0x1ffb, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_CRC_SIG_BLUE_CONTROL_MASK", REG_MMIO, 0x1ffc, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_CRC_SIG_RED_GREEN", REG_MMIO, 0x1ffd, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_CRC_SIG_BLUE_CONTROL", REG_MMIO, 0x1ffe, NULL, 0, 0, 0 },
	{ "mmFMT2_FMT_DEBUG_CNTL", REG_MMIO, 0x1fff, NULL, 0, 0, 0 },
	{ "ixSEQ02", REG_SMC, 0x2, &ixSEQ02[0], sizeof(ixSEQ02)/sizeof(ixSEQ02[0]), 0, 0 },
	{ "ixATTR02", REG_SMC, 0x2, &ixATTR02[0], sizeof(ixATTR02)/sizeof(ixATTR02[0]), 0, 0 },
	{ "ixFMT_DEBUG1", REG_SMC, 0x2, &ixFMT_DEBUG1[0], sizeof(ixFMT_DEBUG1)/sizeof(ixFMT_DEBUG1[0]), 0, 0 },
	{ "ixDCIO_DEBUG2", REG_SMC, 0x2, &ixDCIO_DEBUG2[0], sizeof(ixDCIO_DEBUG2)/sizeof(ixDCIO_DEBUG2[0]), 0, 0 },
	{ "mmGLOBAL_CONTROL", REG_MMIO, 0x2, &mmGLOBAL_CONTROL[0], sizeof(mmGLOBAL_CONTROL)/sizeof(mmGLOBAL_CONTROL[0]), 0, 0 },
	{ "ixAUDIO_DESCRIPTOR1", REG_SMC, 0x2, &ixAUDIO_DESCRIPTOR1[0], sizeof(ixAUDIO_DESCRIPTOR1)/sizeof(ixAUDIO_DESCRIPTOR1[0]), 0, 0 },
	{ "ixDMIF_DEBUG02_CORE0", REG_SMC, 0x2, &ixDMIF_DEBUG02_CORE0[0], sizeof(ixDMIF_DEBUG02_CORE0)/sizeof(ixDMIF_DEBUG02_CORE0[0]), 0, 0 },
	{ "ixAZALIA_CRC0_CHANNEL2", REG_SMC, 0x2, &ixAZALIA_CRC0_CHANNEL2[0], sizeof(ixAZALIA_CRC0_CHANNEL2)/sizeof(ixAZALIA_CRC0_CHANNEL2[0]), 0, 0 },
	{ "ixDPGV0_DEBUG01_DMIFARB", REG_SMC, 0x2, NULL, 0, 0, 0 },
	{ "ixAZALIA_INPUT_CRC0_CHANNEL2", REG_SMC, 0x2, &ixAZALIA_INPUT_CRC0_CHANNEL2[0], sizeof(ixAZALIA_INPUT_CRC0_CHANNEL2)/sizeof(ixAZALIA_INPUT_CRC0_CHANNEL2[0]), 0, 0 },
	{ "ixAZALIA_WORSTCASE_LATENCY_COUNT", REG_SMC, 0x2, &ixAZALIA_WORSTCASE_LATENCY_COUNT[0], sizeof(ixAZALIA_WORSTCASE_LATENCY_COUNT)/sizeof(ixAZALIA_WORSTCASE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_SINK_DESCRIPTION_LEN", REG_SMC, 0x2, &ixAZALIA_F2_CODEC_PIN_CONTROL_SINK_DESCRIPTION_LEN[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_SINK_DESCRIPTION_LEN)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_SINK_DESCRIPTION_LEN[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT", REG_SMC, 0x2, &ixAZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT[0], sizeof(ixAZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT)/sizeof(ixAZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT", REG_SMC, 0x2, &ixAZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT[0], sizeof(ixAZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT)/sizeof(ixAZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT[0]), 0, 0 },
	{ "ixDP_AUX_DEBUG_Q", REG_SMC, 0x20, &ixDP_AUX_DEBUG_Q[0], sizeof(ixDP_AUX_DEBUG_Q)/sizeof(ixDP_AUX_DEBUG_Q[0]), 0, 0 },
	{ "mmOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS", REG_MMIO, 0x20, &mmOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS[0], sizeof(mmOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS)/sizeof(mmOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x20, &ixAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x20, &ixAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES", REG_SMC, 0x21, &ixAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES[0], sizeof(ixAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES)/sizeof(ixAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES", REG_SMC, 0x21, &ixAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES[0], sizeof(ixAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES)/sizeof(ixAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES[0]), 0, 0 },
	{ "mmOUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER", REG_MMIO, 0x21, &mmOUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER[0], sizeof(mmOUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER)/sizeof(mmOUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER[0]), 0, 0 },
	{ "ixCRT22", REG_SMC, 0x22, &ixCRT22[0], sizeof(ixCRT22)/sizeof(ixCRT22[0]), 0, 0 },
	{ "mmOUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH", REG_MMIO, 0x22, &mmOUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH[0], sizeof(mmOUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH)/sizeof(mmOUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE", REG_SMC, 0x22, &ixAZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE", REG_SMC, 0x22, &ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE[0], sizeof(ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE)/sizeof(ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT", REG_SMC, 0x2200, &ixAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT[0], sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT)/sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT[0]), 0, 0 },
	{ "mmOUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX", REG_MMIO, 0x23, &mmOUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX[0], sizeof(mmOUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX)/sizeof(mmOUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE", REG_SMC, 0x23, &ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE", REG_SMC, 0x23, &ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE[0], sizeof(ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE)/sizeof(ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE[0]), 0, 0 },
	{ "mmOUTPUT_STREAM_DESCRIPTOR_FORMAT", REG_MMIO, 0x24, &mmOUTPUT_STREAM_DESCRIPTOR_FORMAT[0], sizeof(mmOUTPUT_STREAM_DESCRIPTOR_FORMAT)/sizeof(mmOUTPUT_STREAM_DESCRIPTOR_FORMAT[0]), 0, 0 },
	{ "mmOUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE", REG_MMIO, 0x24, &mmOUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE[0], sizeof(mmOUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE)/sizeof(mmOUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL", REG_SMC, 0x24, &ixAZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL", REG_SMC, 0x24, &ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL[0], sizeof(ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL)/sizeof(ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER", REG_SMC, 0x25, &ixAZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER[0]), 0, 0 },
	{ "mmOUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS", REG_MMIO, 0x26, &mmOUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS[0], sizeof(mmOUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS)/sizeof(mmOUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS[0]), 0, 0 },
	{ "mmOUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS", REG_MMIO, 0x27, &mmOUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS[0], sizeof(mmOUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS)/sizeof(mmOUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID", REG_SMC, 0x2706, &ixAZALIA_F2_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0], sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID)/sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER", REG_SMC, 0x270d, &ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER[0], sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER)/sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_2", REG_SMC, 0x270e, &ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_2[0], sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_2)/sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_2[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_CONVERTER_STRIPE_CONTROL", REG_SMC, 0x2724, &ixAZALIA_F2_CODEC_CONVERTER_STRIPE_CONTROL[0], sizeof(ixAZALIA_F2_CODEC_CONVERTER_STRIPE_CONTROL)/sizeof(ixAZALIA_F2_CODEC_CONVERTER_STRIPE_CONTROL[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_3", REG_SMC, 0x273e, &ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_3[0], sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_3)/sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_3[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_CONVERTER_CONTROL_RAMP_RATE", REG_SMC, 0x2770, &ixAZALIA_F2_CODEC_CONVERTER_CONTROL_RAMP_RATE[0], sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_RAMP_RATE)/sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_RAMP_RATE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING", REG_SMC, 0x2771, &ixAZALIA_F2_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING[0], sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING)/sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0", REG_SMC, 0x28, &ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0[0]), 0, 0 },
	{ "mmFBC_CNTL", REG_MMIO, 0x280, &mmFBC_CNTL[0], sizeof(mmFBC_CNTL)/sizeof(mmFBC_CNTL[0]), 0, 0 },
	{ "mmFBC_IDLE_MASK", REG_MMIO, 0x281, &mmFBC_IDLE_MASK[0], sizeof(mmFBC_IDLE_MASK)/sizeof(mmFBC_IDLE_MASK[0]), 0, 0 },
	{ "mmFBC_IDLE_FORCE_CLEAR_MASK", REG_MMIO, 0x282, &mmFBC_IDLE_FORCE_CLEAR_MASK[0], sizeof(mmFBC_IDLE_FORCE_CLEAR_MASK)/sizeof(mmFBC_IDLE_FORCE_CLEAR_MASK[0]), 0, 0 },
	{ "mmFBC_START_STOP_DELAY", REG_MMIO, 0x283, &mmFBC_START_STOP_DELAY[0], sizeof(mmFBC_START_STOP_DELAY)/sizeof(mmFBC_START_STOP_DELAY[0]), 0, 0 },
	{ "mmFBC_COMP_CNTL", REG_MMIO, 0x284, &mmFBC_COMP_CNTL[0], sizeof(mmFBC_COMP_CNTL)/sizeof(mmFBC_COMP_CNTL[0]), 0, 0 },
	{ "mmFBC_COMP_MODE", REG_MMIO, 0x285, &mmFBC_COMP_MODE[0], sizeof(mmFBC_COMP_MODE)/sizeof(mmFBC_COMP_MODE[0]), 0, 0 },
	{ "mmFBC_DEBUG0", REG_MMIO, 0x286, &mmFBC_DEBUG0[0], sizeof(mmFBC_DEBUG0)/sizeof(mmFBC_DEBUG0[0]), 0, 0 },
	{ "mmFBC_DEBUG1", REG_MMIO, 0x287, &mmFBC_DEBUG1[0], sizeof(mmFBC_DEBUG1)/sizeof(mmFBC_DEBUG1[0]), 0, 0 },
	{ "mmFBC_DEBUG2", REG_MMIO, 0x288, &mmFBC_DEBUG2[0], sizeof(mmFBC_DEBUG2)/sizeof(mmFBC_DEBUG2[0]), 0, 0 },
	{ "mmFBC_IND_LUT0", REG_MMIO, 0x289, &mmFBC_IND_LUT0[0], sizeof(mmFBC_IND_LUT0)/sizeof(mmFBC_IND_LUT0[0]), 0, 0 },
	{ "mmFBC_IND_LUT1", REG_MMIO, 0x28a, &mmFBC_IND_LUT1[0], sizeof(mmFBC_IND_LUT1)/sizeof(mmFBC_IND_LUT1[0]), 0, 0 },
	{ "mmFBC_IND_LUT2", REG_MMIO, 0x28b, &mmFBC_IND_LUT2[0], sizeof(mmFBC_IND_LUT2)/sizeof(mmFBC_IND_LUT2[0]), 0, 0 },
	{ "mmFBC_IND_LUT3", REG_MMIO, 0x28c, &mmFBC_IND_LUT3[0], sizeof(mmFBC_IND_LUT3)/sizeof(mmFBC_IND_LUT3[0]), 0, 0 },
	{ "mmFBC_IND_LUT4", REG_MMIO, 0x28d, &mmFBC_IND_LUT4[0], sizeof(mmFBC_IND_LUT4)/sizeof(mmFBC_IND_LUT4[0]), 0, 0 },
	{ "mmFBC_IND_LUT5", REG_MMIO, 0x28e, &mmFBC_IND_LUT5[0], sizeof(mmFBC_IND_LUT5)/sizeof(mmFBC_IND_LUT5[0]), 0, 0 },
	{ "mmFBC_IND_LUT6", REG_MMIO, 0x28f, &mmFBC_IND_LUT6[0], sizeof(mmFBC_IND_LUT6)/sizeof(mmFBC_IND_LUT6[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1", REG_SMC, 0x29, &ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1[0]), 0, 0 },
	{ "mmFBC_IND_LUT7", REG_MMIO, 0x290, &mmFBC_IND_LUT7[0], sizeof(mmFBC_IND_LUT7)/sizeof(mmFBC_IND_LUT7[0]), 0, 0 },
	{ "mmFBC_IND_LUT8", REG_MMIO, 0x291, &mmFBC_IND_LUT8[0], sizeof(mmFBC_IND_LUT8)/sizeof(mmFBC_IND_LUT8[0]), 0, 0 },
	{ "mmFBC_IND_LUT9", REG_MMIO, 0x292, &mmFBC_IND_LUT9[0], sizeof(mmFBC_IND_LUT9)/sizeof(mmFBC_IND_LUT9[0]), 0, 0 },
	{ "mmFBC_IND_LUT10", REG_MMIO, 0x293, &mmFBC_IND_LUT10[0], sizeof(mmFBC_IND_LUT10)/sizeof(mmFBC_IND_LUT10[0]), 0, 0 },
	{ "mmFBC_IND_LUT11", REG_MMIO, 0x294, &mmFBC_IND_LUT11[0], sizeof(mmFBC_IND_LUT11)/sizeof(mmFBC_IND_LUT11[0]), 0, 0 },
	{ "mmFBC_IND_LUT12", REG_MMIO, 0x295, &mmFBC_IND_LUT12[0], sizeof(mmFBC_IND_LUT12)/sizeof(mmFBC_IND_LUT12[0]), 0, 0 },
	{ "mmFBC_IND_LUT13", REG_MMIO, 0x296, &mmFBC_IND_LUT13[0], sizeof(mmFBC_IND_LUT13)/sizeof(mmFBC_IND_LUT13[0]), 0, 0 },
	{ "mmFBC_IND_LUT14", REG_MMIO, 0x297, &mmFBC_IND_LUT14[0], sizeof(mmFBC_IND_LUT14)/sizeof(mmFBC_IND_LUT14[0]), 0, 0 },
	{ "mmFBC_IND_LUT15", REG_MMIO, 0x298, &mmFBC_IND_LUT15[0], sizeof(mmFBC_IND_LUT15)/sizeof(mmFBC_IND_LUT15[0]), 0, 0 },
	{ "mmFBC_CSM_REGION_OFFSET_01", REG_MMIO, 0x299, &mmFBC_CSM_REGION_OFFSET_01[0], sizeof(mmFBC_CSM_REGION_OFFSET_01)/sizeof(mmFBC_CSM_REGION_OFFSET_01[0]), 0, 0 },
	{ "mmFBC_CSM_REGION_OFFSET_23", REG_MMIO, 0x29a, &mmFBC_CSM_REGION_OFFSET_23[0], sizeof(mmFBC_CSM_REGION_OFFSET_23)/sizeof(mmFBC_CSM_REGION_OFFSET_23[0]), 0, 0 },
	{ "mmFBC_CLIENT_REGION_MASK", REG_MMIO, 0x29b, &mmFBC_CLIENT_REGION_MASK[0], sizeof(mmFBC_CLIENT_REGION_MASK)/sizeof(mmFBC_CLIENT_REGION_MASK[0]), 0, 0 },
	{ "mmFBC_DEBUG_COMP", REG_MMIO, 0x29c, &mmFBC_DEBUG_COMP[0], sizeof(mmFBC_DEBUG_COMP)/sizeof(mmFBC_DEBUG_COMP[0]), 0, 0 },
	{ "mmFBC_DEBUG_CSR", REG_MMIO, 0x29d, &mmFBC_DEBUG_CSR[0], sizeof(mmFBC_DEBUG_CSR)/sizeof(mmFBC_DEBUG_CSR[0]), 0, 0 },
	{ "mmFBC_DEBUG_CSR_RDATA", REG_MMIO, 0x29e, &mmFBC_DEBUG_CSR_RDATA[0], sizeof(mmFBC_DEBUG_CSR_RDATA)/sizeof(mmFBC_DEBUG_CSR_RDATA[0]), 0, 0 },
	{ "mmFBC_DEBUG_CSR_WDATA", REG_MMIO, 0x29f, &mmFBC_DEBUG_CSR_WDATA[0], sizeof(mmFBC_DEBUG_CSR_WDATA)/sizeof(mmFBC_DEBUG_CSR_WDATA[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2", REG_SMC, 0x2a, &ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2[0]), 0, 0 },
	{ "mmFBC_DEBUG_CSR_RDATA_HI", REG_MMIO, 0x2a0, &mmFBC_DEBUG_CSR_RDATA_HI[0], sizeof(mmFBC_DEBUG_CSR_RDATA_HI)/sizeof(mmFBC_DEBUG_CSR_RDATA_HI[0]), 0, 0 },
	{ "mmFBC_DEBUG_CSR_WDATA_HI", REG_MMIO, 0x2a1, &mmFBC_DEBUG_CSR_WDATA_HI[0], sizeof(mmFBC_DEBUG_CSR_WDATA_HI)/sizeof(mmFBC_DEBUG_CSR_WDATA_HI[0]), 0, 0 },
	{ "mmFBC_MISC", REG_MMIO, 0x2a2, &mmFBC_MISC[0], sizeof(mmFBC_MISC)/sizeof(mmFBC_MISC[0]), 0, 0 },
	{ "mmFBC_STATUS", REG_MMIO, 0x2a3, &mmFBC_STATUS[0], sizeof(mmFBC_STATUS)/sizeof(mmFBC_STATUS[0]), 0, 0 },
	{ "mmFBC_TEST_DEBUG_INDEX", REG_MMIO, 0x2a4, &mmFBC_TEST_DEBUG_INDEX[0], sizeof(mmFBC_TEST_DEBUG_INDEX)/sizeof(mmFBC_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmFBC_TEST_DEBUG_DATA", REG_MMIO, 0x2a5, &mmFBC_TEST_DEBUG_DATA[0], sizeof(mmFBC_TEST_DEBUG_DATA)/sizeof(mmFBC_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmMVP_CONTROL1", REG_MMIO, 0x2ac, &mmMVP_CONTROL1[0], sizeof(mmMVP_CONTROL1)/sizeof(mmMVP_CONTROL1[0]), 0, 0 },
	{ "mmMVP_CONTROL2", REG_MMIO, 0x2ad, &mmMVP_CONTROL2[0], sizeof(mmMVP_CONTROL2)/sizeof(mmMVP_CONTROL2[0]), 0, 0 },
	{ "mmMVP_FIFO_CONTROL", REG_MMIO, 0x2ae, &mmMVP_FIFO_CONTROL[0], sizeof(mmMVP_FIFO_CONTROL)/sizeof(mmMVP_FIFO_CONTROL[0]), 0, 0 },
	{ "mmMVP_FIFO_STATUS", REG_MMIO, 0x2af, &mmMVP_FIFO_STATUS[0], sizeof(mmMVP_FIFO_STATUS)/sizeof(mmMVP_FIFO_STATUS[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3", REG_SMC, 0x2b, &ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3[0]), 0, 0 },
	{ "mmMVP_SLAVE_STATUS", REG_MMIO, 0x2b0, &mmMVP_SLAVE_STATUS[0], sizeof(mmMVP_SLAVE_STATUS)/sizeof(mmMVP_SLAVE_STATUS[0]), 0, 0 },
	{ "mmMVP_INBAND_CNTL_CAP", REG_MMIO, 0x2b1, &mmMVP_INBAND_CNTL_CAP[0], sizeof(mmMVP_INBAND_CNTL_CAP)/sizeof(mmMVP_INBAND_CNTL_CAP[0]), 0, 0 },
	{ "mmMVP_BLACK_KEYER", REG_MMIO, 0x2b2, &mmMVP_BLACK_KEYER[0], sizeof(mmMVP_BLACK_KEYER)/sizeof(mmMVP_BLACK_KEYER[0]), 0, 0 },
	{ "mmMVP_CRC_CNTL", REG_MMIO, 0x2b3, &mmMVP_CRC_CNTL[0], sizeof(mmMVP_CRC_CNTL)/sizeof(mmMVP_CRC_CNTL[0]), 0, 0 },
	{ "mmMVP_CRC_RESULT_BLUE_GREEN", REG_MMIO, 0x2b4, &mmMVP_CRC_RESULT_BLUE_GREEN[0], sizeof(mmMVP_CRC_RESULT_BLUE_GREEN)/sizeof(mmMVP_CRC_RESULT_BLUE_GREEN[0]), 0, 0 },
	{ "mmMVP_CRC_RESULT_RED", REG_MMIO, 0x2b5, &mmMVP_CRC_RESULT_RED[0], sizeof(mmMVP_CRC_RESULT_RED)/sizeof(mmMVP_CRC_RESULT_RED[0]), 0, 0 },
	{ "mmMVP_CONTROL3", REG_MMIO, 0x2b6, &mmMVP_CONTROL3[0], sizeof(mmMVP_CONTROL3)/sizeof(mmMVP_CONTROL3[0]), 0, 0 },
	{ "mmMVP_RECEIVE_CNT_CNTL1", REG_MMIO, 0x2b7, &mmMVP_RECEIVE_CNT_CNTL1[0], sizeof(mmMVP_RECEIVE_CNT_CNTL1)/sizeof(mmMVP_RECEIVE_CNT_CNTL1[0]), 0, 0 },
	{ "mmMVP_RECEIVE_CNT_CNTL2", REG_MMIO, 0x2b8, &mmMVP_RECEIVE_CNT_CNTL2[0], sizeof(mmMVP_RECEIVE_CNT_CNTL2)/sizeof(mmMVP_RECEIVE_CNT_CNTL2[0]), 0, 0 },
	{ "mmMVP_TEST_DEBUG_INDEX", REG_MMIO, 0x2b9, &mmMVP_TEST_DEBUG_INDEX[0], sizeof(mmMVP_TEST_DEBUG_INDEX)/sizeof(mmMVP_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmMVP_TEST_DEBUG_DATA", REG_MMIO, 0x2ba, &mmMVP_TEST_DEBUG_DATA[0], sizeof(mmMVP_TEST_DEBUG_DATA)/sizeof(mmMVP_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmMVP_DEBUG", REG_MMIO, 0x2bb, &mmMVP_DEBUG[0], sizeof(mmMVP_DEBUG)/sizeof(mmMVP_DEBUG[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4", REG_SMC, 0x2c, &ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4[0]), 0, 0 },
	{ "mmPIPE0_PG_CONFIG", REG_MMIO, 0x2c0, &mmPIPE0_PG_CONFIG[0], sizeof(mmPIPE0_PG_CONFIG)/sizeof(mmPIPE0_PG_CONFIG[0]), 0, 0 },
	{ "mmPIPE0_PG_ENABLE", REG_MMIO, 0x2c1, &mmPIPE0_PG_ENABLE[0], sizeof(mmPIPE0_PG_ENABLE)/sizeof(mmPIPE0_PG_ENABLE[0]), 0, 0 },
	{ "mmPIPE0_PG_STATUS", REG_MMIO, 0x2c2, &mmPIPE0_PG_STATUS[0], sizeof(mmPIPE0_PG_STATUS)/sizeof(mmPIPE0_PG_STATUS[0]), 0, 0 },
	{ "mmPIPE1_PG_CONFIG", REG_MMIO, 0x2c3, &mmPIPE1_PG_CONFIG[0], sizeof(mmPIPE1_PG_CONFIG)/sizeof(mmPIPE1_PG_CONFIG[0]), 0, 0 },
	{ "mmPIPE1_PG_ENABLE", REG_MMIO, 0x2c4, &mmPIPE1_PG_ENABLE[0], sizeof(mmPIPE1_PG_ENABLE)/sizeof(mmPIPE1_PG_ENABLE[0]), 0, 0 },
	{ "mmPIPE1_PG_STATUS", REG_MMIO, 0x2c5, &mmPIPE1_PG_STATUS[0], sizeof(mmPIPE1_PG_STATUS)/sizeof(mmPIPE1_PG_STATUS[0]), 0, 0 },
	{ "mmPIPE2_PG_CONFIG", REG_MMIO, 0x2c6, &mmPIPE2_PG_CONFIG[0], sizeof(mmPIPE2_PG_CONFIG)/sizeof(mmPIPE2_PG_CONFIG[0]), 0, 0 },
	{ "mmPIPE2_PG_ENABLE", REG_MMIO, 0x2c7, &mmPIPE2_PG_ENABLE[0], sizeof(mmPIPE2_PG_ENABLE)/sizeof(mmPIPE2_PG_ENABLE[0]), 0, 0 },
	{ "mmPIPE2_PG_STATUS", REG_MMIO, 0x2c8, &mmPIPE2_PG_STATUS[0], sizeof(mmPIPE2_PG_STATUS)/sizeof(mmPIPE2_PG_STATUS[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5", REG_SMC, 0x2d, &ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5[0]), 0, 0 },
	{ "mmDC_IP_REQUEST_CNTL", REG_MMIO, 0x2d2, &mmDC_IP_REQUEST_CNTL[0], sizeof(mmDC_IP_REQUEST_CNTL)/sizeof(mmDC_IP_REQUEST_CNTL[0]), 0, 0 },
	{ "mmDC_PGFSM_CONFIG_REG", REG_MMIO, 0x2d3, &mmDC_PGFSM_CONFIG_REG[0], sizeof(mmDC_PGFSM_CONFIG_REG)/sizeof(mmDC_PGFSM_CONFIG_REG[0]), 0, 0 },
	{ "mmDC_PGFSM_WRITE_REG", REG_MMIO, 0x2d4, &mmDC_PGFSM_WRITE_REG[0], sizeof(mmDC_PGFSM_WRITE_REG)/sizeof(mmDC_PGFSM_WRITE_REG[0]), 0, 0 },
	{ "mmDC_PGCNTL_STATUS_REG", REG_MMIO, 0x2d5, &mmDC_PGCNTL_STATUS_REG[0], sizeof(mmDC_PGCNTL_STATUS_REG)/sizeof(mmDC_PGCNTL_STATUS_REG[0]), 0, 0 },
	{ "mmDCPG_TEST_DEBUG_INDEX", REG_MMIO, 0x2d6, &mmDCPG_TEST_DEBUG_INDEX[0], sizeof(mmDCPG_TEST_DEBUG_INDEX)/sizeof(mmDCPG_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmDCPG_TEST_DEBUG_DATA", REG_MMIO, 0x2d7, &mmDCPG_TEST_DEBUG_DATA[0], sizeof(mmDCPG_TEST_DEBUG_DATA)/sizeof(mmDCPG_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmDCFEV0_PG_CONFIG", REG_MMIO, 0x2db, &mmDCFEV0_PG_CONFIG[0], sizeof(mmDCFEV0_PG_CONFIG)/sizeof(mmDCFEV0_PG_CONFIG[0]), 0, 0 },
	{ "mmDCFEV0_PG_ENABLE", REG_MMIO, 0x2dc, &mmDCFEV0_PG_ENABLE[0], sizeof(mmDCFEV0_PG_ENABLE)/sizeof(mmDCFEV0_PG_ENABLE[0]), 0, 0 },
	{ "mmDCFEV0_PG_STATUS", REG_MMIO, 0x2dd, &mmDCFEV0_PG_STATUS[0], sizeof(mmDCFEV0_PG_STATUS)/sizeof(mmDCFEV0_PG_STATUS[0]), 0, 0 },
	{ "mmDCPG_INTERRUPT_STATUS", REG_MMIO, 0x2de, &mmDCPG_INTERRUPT_STATUS[0], sizeof(mmDCPG_INTERRUPT_STATUS)/sizeof(mmDCPG_INTERRUPT_STATUS[0]), 0, 0 },
	{ "mmDCPG_INTERRUPT_CONTROL", REG_MMIO, 0x2df, &mmDCPG_INTERRUPT_CONTROL[0], sizeof(mmDCPG_INTERRUPT_CONTROL)/sizeof(mmDCPG_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6", REG_SMC, 0x2e, &ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7", REG_SMC, 0x2f, &ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x2f09, &ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES", REG_SMC, 0x2f0a, &ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0], sizeof(ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES)/sizeof(ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS", REG_SMC, 0x2f0b, &ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS[0], sizeof(ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS)/sizeof(ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS[0]), 0, 0 },
	{ "mmDMIF_ADDR_CONFIG", REG_MMIO, 0x2f5, &mmDMIF_ADDR_CONFIG[0], sizeof(mmDMIF_ADDR_CONFIG)/sizeof(mmDMIF_ADDR_CONFIG[0]), 0, 0 },
	{ "mmDMIF_CONTROL", REG_MMIO, 0x2f6, &mmDMIF_CONTROL[0], sizeof(mmDMIF_CONTROL)/sizeof(mmDMIF_CONTROL[0]), 0, 0 },
	{ "mmDMIF_STATUS", REG_MMIO, 0x2f7, &mmDMIF_STATUS[0], sizeof(mmDMIF_STATUS)/sizeof(mmDMIF_STATUS[0]), 0, 0 },
	{ "mmDMIF_HW_DEBUG", REG_MMIO, 0x2f8, &mmDMIF_HW_DEBUG[0], sizeof(mmDMIF_HW_DEBUG)/sizeof(mmDMIF_HW_DEBUG[0]), 0, 0 },
	{ "mmDMIF_ARBITRATION_CONTROL", REG_MMIO, 0x2f9, &mmDMIF_ARBITRATION_CONTROL[0], sizeof(mmDMIF_ARBITRATION_CONTROL)/sizeof(mmDMIF_ARBITRATION_CONTROL[0]), 0, 0 },
	{ "mmPIPE0_ARBITRATION_CONTROL3", REG_MMIO, 0x2fa, &mmPIPE0_ARBITRATION_CONTROL3[0], sizeof(mmPIPE0_ARBITRATION_CONTROL3)/sizeof(mmPIPE0_ARBITRATION_CONTROL3[0]), 0, 0 },
	{ "mmPIPE1_ARBITRATION_CONTROL3", REG_MMIO, 0x2fb, &mmPIPE1_ARBITRATION_CONTROL3[0], sizeof(mmPIPE1_ARBITRATION_CONTROL3)/sizeof(mmPIPE1_ARBITRATION_CONTROL3[0]), 0, 0 },
	{ "mmPIPE2_ARBITRATION_CONTROL3", REG_MMIO, 0x2fc, &mmPIPE2_ARBITRATION_CONTROL3[0], sizeof(mmPIPE2_ARBITRATION_CONTROL3)/sizeof(mmPIPE2_ARBITRATION_CONTROL3[0]), 0, 0 },
	{ "mmPIPE3_ARBITRATION_CONTROL3", REG_MMIO, 0x2fd, &mmPIPE3_ARBITRATION_CONTROL3[0], sizeof(mmPIPE3_ARBITRATION_CONTROL3)/sizeof(mmPIPE3_ARBITRATION_CONTROL3[0]), 0, 0 },
	{ "mmPIPE4_ARBITRATION_CONTROL3", REG_MMIO, 0x2fe, &mmPIPE4_ARBITRATION_CONTROL3[0], sizeof(mmPIPE4_ARBITRATION_CONTROL3)/sizeof(mmPIPE4_ARBITRATION_CONTROL3[0]), 0, 0 },
	{ "mmPIPE5_ARBITRATION_CONTROL3", REG_MMIO, 0x2ff, &mmPIPE5_ARBITRATION_CONTROL3[0], sizeof(mmPIPE5_ARBITRATION_CONTROL3)/sizeof(mmPIPE5_ARBITRATION_CONTROL3[0]), 0, 0 },
	{ "ixSEQ03", REG_SMC, 0x3, &ixSEQ03[0], sizeof(ixSEQ03)/sizeof(ixSEQ03[0]), 0, 0 },
	{ "ixATTR03", REG_SMC, 0x3, &ixATTR03[0], sizeof(ixATTR03)/sizeof(ixATTR03[0]), 0, 0 },
	{ "ixFMT_DEBUG2", REG_SMC, 0x3, &ixFMT_DEBUG2[0], sizeof(ixFMT_DEBUG2)/sizeof(ixFMT_DEBUG2[0]), 0, 0 },
	{ "ixDCIO_DEBUG3", REG_SMC, 0x3, &ixDCIO_DEBUG3[0], sizeof(ixDCIO_DEBUG3)/sizeof(ixDCIO_DEBUG3[0]), 0, 0 },
	{ "ixAUDIO_DESCRIPTOR2", REG_SMC, 0x3, &ixAUDIO_DESCRIPTOR2[0], sizeof(ixAUDIO_DESCRIPTOR2)/sizeof(ixAUDIO_DESCRIPTOR2[0]), 0, 0 },
	{ "mmSTATE_CHANGE_STATUS", REG_MMIO, 0x3, &mmSTATE_CHANGE_STATUS[0], sizeof(mmSTATE_CHANGE_STATUS)/sizeof(mmSTATE_CHANGE_STATUS[0]), 0, 0 },
	{ "ixAZALIA_CRC0_CHANNEL3", REG_SMC, 0x3, &ixAZALIA_CRC0_CHANNEL3[0], sizeof(ixAZALIA_CRC0_CHANNEL3)/sizeof(ixAZALIA_CRC0_CHANNEL3[0]), 0, 0 },
	{ "ixDPGV0_DEBUG02_DMIFARB", REG_SMC, 0x3, NULL, 0, 0, 0 },
	{ "ixAZALIA_INPUT_CRC0_CHANNEL3", REG_SMC, 0x3, &ixAZALIA_INPUT_CRC0_CHANNEL3[0], sizeof(ixAZALIA_INPUT_CRC0_CHANNEL3)/sizeof(ixAZALIA_INPUT_CRC0_CHANNEL3[0]), 0, 0 },
	{ "ixAZALIA_CUMULATIVE_LATENCY_COUNT", REG_SMC, 0x3, &ixAZALIA_CUMULATIVE_LATENCY_COUNT[0], sizeof(ixAZALIA_CUMULATIVE_LATENCY_COUNT)/sizeof(ixAZALIA_CUMULATIVE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID0", REG_SMC, 0x3, &ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID0[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID0)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID0[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID", REG_SMC, 0x3, &ixAZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0], sizeof(ixAZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID)/sizeof(ixAZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID", REG_SMC, 0x3, &ixAZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0], sizeof(ixAZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID)/sizeof(ixAZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8", REG_SMC, 0x30, &ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8[0]), 0, 0 },
	{ "mmDMIF_P_VMID", REG_MMIO, 0x300, &mmDMIF_P_VMID[0], sizeof(mmDMIF_P_VMID)/sizeof(mmDMIF_P_VMID[0]), 0, 0 },
	{ "mmDMIF_TEST_DEBUG_INDEX", REG_MMIO, 0x301, &mmDMIF_TEST_DEBUG_INDEX[0], sizeof(mmDMIF_TEST_DEBUG_INDEX)/sizeof(mmDMIF_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmDMIF_TEST_DEBUG_DATA", REG_MMIO, 0x302, &mmDMIF_TEST_DEBUG_DATA[0], sizeof(mmDMIF_TEST_DEBUG_DATA)/sizeof(mmDMIF_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmDMIF_ADDR_CALC", REG_MMIO, 0x303, &mmDMIF_ADDR_CALC[0], sizeof(mmDMIF_ADDR_CALC)/sizeof(mmDMIF_ADDR_CALC[0]), 0, 0 },
	{ "mmDMIF_STATUS2", REG_MMIO, 0x304, &mmDMIF_STATUS2[0], sizeof(mmDMIF_STATUS2)/sizeof(mmDMIF_STATUS2[0]), 0, 0 },
	{ "mmPIPE0_MAX_REQUESTS", REG_MMIO, 0x305, &mmPIPE0_MAX_REQUESTS[0], sizeof(mmPIPE0_MAX_REQUESTS)/sizeof(mmPIPE0_MAX_REQUESTS[0]), 0, 0 },
	{ "mmPIPE1_MAX_REQUESTS", REG_MMIO, 0x306, &mmPIPE1_MAX_REQUESTS[0], sizeof(mmPIPE1_MAX_REQUESTS)/sizeof(mmPIPE1_MAX_REQUESTS[0]), 0, 0 },
	{ "mmPIPE2_MAX_REQUESTS", REG_MMIO, 0x307, &mmPIPE2_MAX_REQUESTS[0], sizeof(mmPIPE2_MAX_REQUESTS)/sizeof(mmPIPE2_MAX_REQUESTS[0]), 0, 0 },
	{ "mmPIPE3_MAX_REQUESTS", REG_MMIO, 0x308, &mmPIPE3_MAX_REQUESTS[0], sizeof(mmPIPE3_MAX_REQUESTS)/sizeof(mmPIPE3_MAX_REQUESTS[0]), 0, 0 },
	{ "mmPIPE4_MAX_REQUESTS", REG_MMIO, 0x309, &mmPIPE4_MAX_REQUESTS[0], sizeof(mmPIPE4_MAX_REQUESTS)/sizeof(mmPIPE4_MAX_REQUESTS[0]), 0, 0 },
	{ "mmPIPE5_MAX_REQUESTS", REG_MMIO, 0x30a, &mmPIPE5_MAX_REQUESTS[0], sizeof(mmPIPE5_MAX_REQUESTS)/sizeof(mmPIPE5_MAX_REQUESTS[0]), 0, 0 },
	{ "mmLOW_POWER_TILING_CONTROL", REG_MMIO, 0x30b, &mmLOW_POWER_TILING_CONTROL[0], sizeof(mmLOW_POWER_TILING_CONTROL)/sizeof(mmLOW_POWER_TILING_CONTROL[0]), 0, 0 },
	{ "mmMCIF_CONTROL", REG_MMIO, 0x30c, &mmMCIF_CONTROL[0], sizeof(mmMCIF_CONTROL)/sizeof(mmMCIF_CONTROL[0]), 0, 0 },
	{ "mmMCIF_WRITE_COMBINE_CONTROL", REG_MMIO, 0x30d, &mmMCIF_WRITE_COMBINE_CONTROL[0], sizeof(mmMCIF_WRITE_COMBINE_CONTROL)/sizeof(mmMCIF_WRITE_COMBINE_CONTROL[0]), 0, 0 },
	{ "mmMCIF_TEST_DEBUG_INDEX", REG_MMIO, 0x30e, &mmMCIF_TEST_DEBUG_INDEX[0], sizeof(mmMCIF_TEST_DEBUG_INDEX)/sizeof(mmMCIF_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmMCIF_TEST_DEBUG_DATA", REG_MMIO, 0x30f, &mmMCIF_TEST_DEBUG_DATA[0], sizeof(mmMCIF_TEST_DEBUG_DATA)/sizeof(mmMCIF_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9", REG_SMC, 0x31, &ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9[0]), 0, 0 },
	{ "mmMCIF_VMID", REG_MMIO, 0x310, &mmMCIF_VMID[0], sizeof(mmMCIF_VMID)/sizeof(mmMCIF_VMID[0]), 0, 0 },
	{ "mmMCIF_MEM_CONTROL", REG_MMIO, 0x311, &mmMCIF_MEM_CONTROL[0], sizeof(mmMCIF_MEM_CONTROL)/sizeof(mmMCIF_MEM_CONTROL[0]), 0, 0 },
	{ "mmCC_DC_PIPE_DIS", REG_MMIO, 0x312, &mmCC_DC_PIPE_DIS[0], sizeof(mmCC_DC_PIPE_DIS)/sizeof(mmCC_DC_PIPE_DIS[0]), 0, 0 },
	{ "mmMC_DC_INTERFACE_NACK_STATUS", REG_MMIO, 0x313, &mmMC_DC_INTERFACE_NACK_STATUS[0], sizeof(mmMC_DC_INTERFACE_NACK_STATUS)/sizeof(mmMC_DC_INTERFACE_NACK_STATUS[0]), 0, 0 },
	{ "mmRBBMIF_TIMEOUT", REG_MMIO, 0x314, &mmRBBMIF_TIMEOUT[0], sizeof(mmRBBMIF_TIMEOUT)/sizeof(mmRBBMIF_TIMEOUT[0]), 0, 0 },
	{ "mmRBBMIF_STATUS", REG_MMIO, 0x315, &mmRBBMIF_STATUS[0], sizeof(mmRBBMIF_STATUS)/sizeof(mmRBBMIF_STATUS[0]), 0, 0 },
	{ "mmRBBMIF_TIMEOUT_DIS", REG_MMIO, 0x316, &mmRBBMIF_TIMEOUT_DIS[0], sizeof(mmRBBMIF_TIMEOUT_DIS)/sizeof(mmRBBMIF_TIMEOUT_DIS[0]), 0, 0 },
	{ "mmDCI_MEM_PWR_STATUS", REG_MMIO, 0x317, &mmDCI_MEM_PWR_STATUS[0], sizeof(mmDCI_MEM_PWR_STATUS)/sizeof(mmDCI_MEM_PWR_STATUS[0]), 0, 0 },
	{ "mmDCI_MEM_PWR_STATUS2", REG_MMIO, 0x318, &mmDCI_MEM_PWR_STATUS2[0], sizeof(mmDCI_MEM_PWR_STATUS2)/sizeof(mmDCI_MEM_PWR_STATUS2[0]), 0, 0 },
	{ "mmDCI_CLK_CNTL", REG_MMIO, 0x319, &mmDCI_CLK_CNTL[0], sizeof(mmDCI_CLK_CNTL)/sizeof(mmDCI_CLK_CNTL[0]), 0, 0 },
	{ "mmDCI_CLK_RAMP_CNTL", REG_MMIO, 0x31a, &mmDCI_CLK_RAMP_CNTL[0], sizeof(mmDCI_CLK_RAMP_CNTL)/sizeof(mmDCI_CLK_RAMP_CNTL[0]), 0, 0 },
	{ "mmDCI_MEM_PWR_CNTL", REG_MMIO, 0x31b, &mmDCI_MEM_PWR_CNTL[0], sizeof(mmDCI_MEM_PWR_CNTL)/sizeof(mmDCI_MEM_PWR_CNTL[0]), 0, 0 },
	{ "mmDCI_MEM_PWR_CNTL2", REG_MMIO, 0x31c, &mmDCI_MEM_PWR_CNTL2[0], sizeof(mmDCI_MEM_PWR_CNTL2)/sizeof(mmDCI_MEM_PWR_CNTL2[0]), 0, 0 },
	{ "mmDCI_MEM_PWR_CNTL3", REG_MMIO, 0x31d, &mmDCI_MEM_PWR_CNTL3[0], sizeof(mmDCI_MEM_PWR_CNTL3)/sizeof(mmDCI_MEM_PWR_CNTL3[0]), 0, 0 },
	{ "mmDCI_TEST_DEBUG_INDEX", REG_MMIO, 0x31e, &mmDCI_TEST_DEBUG_INDEX[0], sizeof(mmDCI_TEST_DEBUG_INDEX)/sizeof(mmDCI_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmDCI_TEST_DEBUG_DATA", REG_MMIO, 0x31f, &mmDCI_TEST_DEBUG_DATA[0], sizeof(mmDCI_TEST_DEBUG_DATA)/sizeof(mmDCI_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10", REG_SMC, 0x32, &ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10[0]), 0, 0 },
	{ "mmDCI_DEBUG_CONFIG", REG_MMIO, 0x320, &mmDCI_DEBUG_CONFIG[0], sizeof(mmDCI_DEBUG_CONFIG)/sizeof(mmDCI_DEBUG_CONFIG[0]), 0, 0 },
	{ "mmPIPE0_DMIF_BUFFER_CONTROL", REG_MMIO, 0x321, &mmPIPE0_DMIF_BUFFER_CONTROL[0], sizeof(mmPIPE0_DMIF_BUFFER_CONTROL)/sizeof(mmPIPE0_DMIF_BUFFER_CONTROL[0]), 0, 0 },
	{ "mmPIPE1_DMIF_BUFFER_CONTROL", REG_MMIO, 0x322, &mmPIPE1_DMIF_BUFFER_CONTROL[0], sizeof(mmPIPE1_DMIF_BUFFER_CONTROL)/sizeof(mmPIPE1_DMIF_BUFFER_CONTROL[0]), 0, 0 },
	{ "mmPIPE2_DMIF_BUFFER_CONTROL", REG_MMIO, 0x323, &mmPIPE2_DMIF_BUFFER_CONTROL[0], sizeof(mmPIPE2_DMIF_BUFFER_CONTROL)/sizeof(mmPIPE2_DMIF_BUFFER_CONTROL[0]), 0, 0 },
	{ "mmPIPE3_DMIF_BUFFER_CONTROL", REG_MMIO, 0x324, &mmPIPE3_DMIF_BUFFER_CONTROL[0], sizeof(mmPIPE3_DMIF_BUFFER_CONTROL)/sizeof(mmPIPE3_DMIF_BUFFER_CONTROL[0]), 0, 0 },
	{ "mmPIPE4_DMIF_BUFFER_CONTROL", REG_MMIO, 0x325, &mmPIPE4_DMIF_BUFFER_CONTROL[0], sizeof(mmPIPE4_DMIF_BUFFER_CONTROL)/sizeof(mmPIPE4_DMIF_BUFFER_CONTROL[0]), 0, 0 },
	{ "mmPIPE5_DMIF_BUFFER_CONTROL", REG_MMIO, 0x326, &mmPIPE5_DMIF_BUFFER_CONTROL[0], sizeof(mmPIPE5_DMIF_BUFFER_CONTROL)/sizeof(mmPIPE5_DMIF_BUFFER_CONTROL[0]), 0, 0 },
	{ "mmRBBMIF_STATUS_FLAG", REG_MMIO, 0x327, &mmRBBMIF_STATUS_FLAG[0], sizeof(mmRBBMIF_STATUS_FLAG)/sizeof(mmRBBMIF_STATUS_FLAG[0]), 0, 0 },
	{ "mmDCI_SOFT_RESET", REG_MMIO, 0x328, &mmDCI_SOFT_RESET[0], sizeof(mmDCI_SOFT_RESET)/sizeof(mmDCI_SOFT_RESET[0]), 0, 0 },
	{ "mmDMIF_URG_OVERRIDE", REG_MMIO, 0x329, &mmDMIF_URG_OVERRIDE[0], sizeof(mmDMIF_URG_OVERRIDE)/sizeof(mmDMIF_URG_OVERRIDE[0]), 0, 0 },
	{ "mmPIPE6_ARBITRATION_CONTROL3", REG_MMIO, 0x32a, &mmPIPE6_ARBITRATION_CONTROL3[0], sizeof(mmPIPE6_ARBITRATION_CONTROL3)/sizeof(mmPIPE6_ARBITRATION_CONTROL3[0]), 0, 0 },
	{ "mmPIPE7_ARBITRATION_CONTROL3", REG_MMIO, 0x32b, &mmPIPE7_ARBITRATION_CONTROL3[0], sizeof(mmPIPE7_ARBITRATION_CONTROL3)/sizeof(mmPIPE7_ARBITRATION_CONTROL3[0]), 0, 0 },
	{ "mmPIPE6_MAX_REQUESTS", REG_MMIO, 0x32c, &mmPIPE6_MAX_REQUESTS[0], sizeof(mmPIPE6_MAX_REQUESTS)/sizeof(mmPIPE6_MAX_REQUESTS[0]), 0, 0 },
	{ "mmPIPE7_MAX_REQUESTS", REG_MMIO, 0x32d, &mmPIPE7_MAX_REQUESTS[0], sizeof(mmPIPE7_MAX_REQUESTS)/sizeof(mmPIPE7_MAX_REQUESTS[0]), 0, 0 },
	{ "mmDVMM_REG_RD_STATUS", REG_MMIO, 0x32e, &mmDVMM_REG_RD_STATUS[0], sizeof(mmDVMM_REG_RD_STATUS)/sizeof(mmDVMM_REG_RD_STATUS[0]), 0, 0 },
	{ "mmDVMM_REG_RD_DATA", REG_MMIO, 0x32f, &mmDVMM_REG_RD_DATA[0], sizeof(mmDVMM_REG_RD_DATA)/sizeof(mmDVMM_REG_RD_DATA[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11", REG_SMC, 0x33, &ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11[0]), 0, 0 },
	{ "mmDVMM_PTE_REQ", REG_MMIO, 0x330, &mmDVMM_PTE_REQ[0], sizeof(mmDVMM_PTE_REQ)/sizeof(mmDVMM_PTE_REQ[0]), 0, 0 },
	{ "mmDVMM_CNTL", REG_MMIO, 0x331, &mmDVMM_CNTL[0], sizeof(mmDVMM_CNTL)/sizeof(mmDVMM_CNTL[0]), 0, 0 },
	{ "mmDVMM_FAULT_STATUS", REG_MMIO, 0x332, &mmDVMM_FAULT_STATUS[0], sizeof(mmDVMM_FAULT_STATUS)/sizeof(mmDVMM_FAULT_STATUS[0]), 0, 0 },
	{ "mmDVMM_FAULT_ADDR", REG_MMIO, 0x333, &mmDVMM_FAULT_ADDR[0], sizeof(mmDVMM_FAULT_ADDR)/sizeof(mmDVMM_FAULT_ADDR[0]), 0, 0 },
	{ "mmDCI_MISC", REG_MMIO, 0x334, &mmDCI_MISC[0], sizeof(mmDCI_MISC)/sizeof(mmDCI_MISC[0]), 0, 0 },
	{ "mmDVMM_PTE_PGMEM_CONTROL", REG_MMIO, 0x335, &mmDVMM_PTE_PGMEM_CONTROL[0], sizeof(mmDVMM_PTE_PGMEM_CONTROL)/sizeof(mmDVMM_PTE_PGMEM_CONTROL[0]), 0, 0 },
	{ "mmDVMM_PTE_PGMEM_STATE", REG_MMIO, 0x336, &mmDVMM_PTE_PGMEM_STATE[0], sizeof(mmDVMM_PTE_PGMEM_STATE)/sizeof(mmDVMM_PTE_PGMEM_STATE[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12", REG_SMC, 0x34, &ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13", REG_SMC, 0x35, &ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE", REG_SMC, 0x36, &ixAZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE", REG_SMC, 0x36, &ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE[0], sizeof(ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE)/sizeof(ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE[0]), 0, 0 },
	{ "mmDC_PERFMON1_PERFCOUNTER_CNTL", REG_MMIO, 0x364, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON1_PERFCOUNTER_STATE", REG_MMIO, 0x365, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON1_PERFMON_CVALUE_INT_MISC", REG_MMIO, 0x366, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON1_PERFMON_CNTL", REG_MMIO, 0x367, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON1_PERFMON_CVALUE_LOW", REG_MMIO, 0x368, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON1_PERFMON_HI", REG_MMIO, 0x369, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON1_PERFMON_LOW", REG_MMIO, 0x36a, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON1_PERFMON_TEST_DEBUG_INDEX", REG_MMIO, 0x36b, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON1_PERFMON_TEST_DEBUG_DATA", REG_MMIO, 0x36c, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON1_PERFMON_CNTL2", REG_MMIO, 0x36e, NULL, 0, 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC", REG_SMC, 0x37, &ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2", REG_SMC, 0x37, &ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2[0], sizeof(ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2)/sizeof(ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONNECTION_LIST_ENTRY", REG_SMC, 0x3702, &ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONNECTION_LIST_ENTRY[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONNECTION_LIST_ENTRY)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONNECTION_LIST_ENTRY[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_WIDGET_CONTROL", REG_SMC, 0x3707, &ixAZALIA_F2_CODEC_PIN_CONTROL_WIDGET_CONTROL[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_WIDGET_CONTROL)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_WIDGET_CONTROL[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE", REG_SMC, 0x3708, &ixAZALIA_F2_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE", REG_SMC, 0x3709, &ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT", REG_SMC, 0x371c, &ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2", REG_SMC, 0x371d, &ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3", REG_SMC, 0x371e, &ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4", REG_SMC, 0x371f, &ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_SPEAKER_ALLOCATION", REG_SMC, 0x3770, &ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_SPEAKER_ALLOCATION[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_SPEAKER_ALLOCATION)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_SPEAKER_ALLOCATION[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_CHANNEL_ALLOCATION", REG_SMC, 0x3771, &ixAZALIA_F2_CODEC_PIN_CONTROL_CHANNEL_ALLOCATION[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_CHANNEL_ALLOCATION)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_CHANNEL_ALLOCATION[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_DOWN_MIX_INFO", REG_SMC, 0x3772, &ixAZALIA_F2_CODEC_PIN_CONTROL_DOWN_MIX_INFO[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_DOWN_MIX_INFO)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_DOWN_MIX_INFO[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR", REG_SMC, 0x3776, &ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR_DATA", REG_SMC, 0x3776, &ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR_DATA[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR_DATA)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR_DATA[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL01_ENABLE", REG_SMC, 0x3777, &ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL01_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL01_ENABLE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL01_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL23_ENABLE", REG_SMC, 0x3778, &ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL23_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL23_ENABLE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL23_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL45_ENABLE", REG_SMC, 0x3779, &ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL45_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL45_ENABLE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL45_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL67_ENABLE", REG_SMC, 0x377a, &ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL67_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL67_ENABLE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL67_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_LIPSYNC", REG_SMC, 0x377b, &ixAZALIA_F2_CODEC_PIN_CONTROL_LIPSYNC[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_LIPSYNC)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_LIPSYNC[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_HBR", REG_SMC, 0x377c, &ixAZALIA_F2_CODEC_PIN_CONTROL_HBR[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_HBR)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_HBR[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_INDEX", REG_SMC, 0x3780, &ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_INDEX[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_INDEX)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_INDEX[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_DATA", REG_SMC, 0x3781, &ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_DATA[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_DATA)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_DATA[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL1_ENABLE", REG_SMC, 0x3785, &ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL1_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL1_ENABLE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL1_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL3_ENABLE", REG_SMC, 0x3786, &ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL3_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL3_ENABLE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL3_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL5_ENABLE", REG_SMC, 0x3787, &ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL5_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL5_ENABLE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL5_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL7_ENABLE", REG_SMC, 0x3788, &ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL7_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL7_ENABLE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL7_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL_MODE", REG_SMC, 0x3789, &ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL_MODE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL_MODE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL_MODE[0]), 0, 0 },
	{ "ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_0", REG_SMC, 0x378a, &ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_0[0], sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_0)/sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_0[0]), 0, 0 },
	{ "ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_1", REG_SMC, 0x378b, &ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_1[0], sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_1)/sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_1[0]), 0, 0 },
	{ "ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_2", REG_SMC, 0x378c, &ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_2[0], sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_2)/sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_2[0]), 0, 0 },
	{ "ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_3", REG_SMC, 0x378d, &ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_3[0], sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_3)/sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_3[0]), 0, 0 },
	{ "ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_4", REG_SMC, 0x378e, &ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_4[0], sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_4)/sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_4[0]), 0, 0 },
	{ "ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_5", REG_SMC, 0x378f, &ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_5[0], sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_5)/sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_5[0]), 0, 0 },
	{ "ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_6", REG_SMC, 0x3790, &ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_6[0], sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_6)/sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_6[0]), 0, 0 },
	{ "ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_7", REG_SMC, 0x3791, &ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_7[0], sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_7)/sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_7[0]), 0, 0 },
	{ "ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_8", REG_SMC, 0x3792, &ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_8[0], sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_8)/sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_8[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_ASSOCIATION_INFO", REG_SMC, 0x3793, &ixAZALIA_F2_CODEC_PIN_ASSOCIATION_INFO[0], sizeof(ixAZALIA_F2_CODEC_PIN_ASSOCIATION_INFO)/sizeof(ixAZALIA_F2_CODEC_PIN_ASSOCIATION_INFO[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS", REG_SMC, 0x3797, &ixAZALIA_F2_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL", REG_SMC, 0x3798, &ixAZALIA_F2_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_LPIB", REG_SMC, 0x3799, &ixAZALIA_F2_CODEC_PIN_CONTROL_LPIB[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_LPIB)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_LPIB[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT", REG_SMC, 0x379a, &ixAZALIA_F2_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_CODING_TYPE", REG_SMC, 0x379b, &ixAZALIA_F2_CODEC_PIN_CONTROL_CODING_TYPE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_CODING_TYPE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_CODING_TYPE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_FORMAT_CHANGED", REG_SMC, 0x379c, &ixAZALIA_F2_CODEC_PIN_CONTROL_FORMAT_CHANGED[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_FORMAT_CHANGED)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_FORMAT_CHANGED[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION", REG_SMC, 0x379d, &ixAZALIA_F2_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE", REG_SMC, 0x379e, &ixAZALIA_F2_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR", REG_SMC, 0x38, &ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR", REG_SMC, 0x38, &ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR[0], sizeof(ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR)/sizeof(ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0", REG_SMC, 0x3a, &ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1", REG_SMC, 0x3b, &ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2", REG_SMC, 0x3c, &ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3", REG_SMC, 0x3d, &ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4", REG_SMC, 0x3e, &ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4[0]), 0, 0 },
	{ "mmXDMA_MC_PCIE_CLIENT_CONFIG", REG_MMIO, 0x3e0, &mmXDMA_MC_PCIE_CLIENT_CONFIG[0], sizeof(mmXDMA_MC_PCIE_CLIENT_CONFIG)/sizeof(mmXDMA_MC_PCIE_CLIENT_CONFIG[0]), 0, 0 },
	{ "mmXDMA_LOCAL_SURFACE_TILING1", REG_MMIO, 0x3e1, &mmXDMA_LOCAL_SURFACE_TILING1[0], sizeof(mmXDMA_LOCAL_SURFACE_TILING1)/sizeof(mmXDMA_LOCAL_SURFACE_TILING1[0]), 0, 0 },
	{ "mmXDMA_LOCAL_SURFACE_TILING2", REG_MMIO, 0x3e2, &mmXDMA_LOCAL_SURFACE_TILING2[0], sizeof(mmXDMA_LOCAL_SURFACE_TILING2)/sizeof(mmXDMA_LOCAL_SURFACE_TILING2[0]), 0, 0 },
	{ "mmXDMA_INTERRUPT", REG_MMIO, 0x3e3, &mmXDMA_INTERRUPT[0], sizeof(mmXDMA_INTERRUPT)/sizeof(mmXDMA_INTERRUPT[0]), 0, 0 },
	{ "mmXDMA_CLOCK_GATING_CNTL", REG_MMIO, 0x3e4, &mmXDMA_CLOCK_GATING_CNTL[0], sizeof(mmXDMA_CLOCK_GATING_CNTL)/sizeof(mmXDMA_CLOCK_GATING_CNTL[0]), 0, 0 },
	{ "mmXDMA_MEM_POWER_CNTL", REG_MMIO, 0x3e6, &mmXDMA_MEM_POWER_CNTL[0], sizeof(mmXDMA_MEM_POWER_CNTL)/sizeof(mmXDMA_MEM_POWER_CNTL[0]), 0, 0 },
	{ "mmXDMA_IF_BIF_STATUS", REG_MMIO, 0x3e7, &mmXDMA_IF_BIF_STATUS[0], sizeof(mmXDMA_IF_BIF_STATUS)/sizeof(mmXDMA_IF_BIF_STATUS[0]), 0, 0 },
	{ "mmXDMA_PERF_MEAS_STATUS", REG_MMIO, 0x3e8, &mmXDMA_PERF_MEAS_STATUS[0], sizeof(mmXDMA_PERF_MEAS_STATUS)/sizeof(mmXDMA_PERF_MEAS_STATUS[0]), 0, 0 },
	{ "mmXDMA_IF_STATUS", REG_MMIO, 0x3e9, &mmXDMA_IF_STATUS[0], sizeof(mmXDMA_IF_STATUS)/sizeof(mmXDMA_IF_STATUS[0]), 0, 0 },
	{ "mmXDMA_TEST_DEBUG_INDEX", REG_MMIO, 0x3ea, &mmXDMA_TEST_DEBUG_INDEX[0], sizeof(mmXDMA_TEST_DEBUG_INDEX)/sizeof(mmXDMA_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmXDMA_TEST_DEBUG_DATA", REG_MMIO, 0x3eb, &mmXDMA_TEST_DEBUG_DATA[0], sizeof(mmXDMA_TEST_DEBUG_DATA)/sizeof(mmXDMA_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmXDMA_MSTR_CNTL", REG_MMIO, 0x3ec, &mmXDMA_MSTR_CNTL[0], sizeof(mmXDMA_MSTR_CNTL)/sizeof(mmXDMA_MSTR_CNTL[0]), 0, 0 },
	{ "mmXDMA_MSTR_STATUS", REG_MMIO, 0x3ed, &mmXDMA_MSTR_STATUS[0], sizeof(mmXDMA_MSTR_STATUS)/sizeof(mmXDMA_MSTR_STATUS[0]), 0, 0 },
	{ "mmXDMA_MSTR_MEM_CLIENT_CONFIG", REG_MMIO, 0x3ee, &mmXDMA_MSTR_MEM_CLIENT_CONFIG[0], sizeof(mmXDMA_MSTR_MEM_CLIENT_CONFIG)/sizeof(mmXDMA_MSTR_MEM_CLIENT_CONFIG[0]), 0, 0 },
	{ "mmXDMA_MSTR_LOCAL_SURFACE_BASE_ADDR", REG_MMIO, 0x3ef, &mmXDMA_MSTR_LOCAL_SURFACE_BASE_ADDR[0], sizeof(mmXDMA_MSTR_LOCAL_SURFACE_BASE_ADDR)/sizeof(mmXDMA_MSTR_LOCAL_SURFACE_BASE_ADDR[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5", REG_SMC, 0x3f, &ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5[0]), 0, 0 },
	{ "mmXDMA_MSTR_LOCAL_SURFACE_BASE_ADDR_HIGH", REG_MMIO, 0x3f0, &mmXDMA_MSTR_LOCAL_SURFACE_BASE_ADDR_HIGH[0], sizeof(mmXDMA_MSTR_LOCAL_SURFACE_BASE_ADDR_HIGH)/sizeof(mmXDMA_MSTR_LOCAL_SURFACE_BASE_ADDR_HIGH[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x3f09, &ixAZALIA_F2_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZALIA_F2_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZALIA_F2_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_PARAMETER_CAPABILITIES", REG_SMC, 0x3f0c, &ixAZALIA_F2_CODEC_PIN_PARAMETER_CAPABILITIES[0], sizeof(ixAZALIA_F2_CODEC_PIN_PARAMETER_CAPABILITIES)/sizeof(ixAZALIA_F2_CODEC_PIN_PARAMETER_CAPABILITIES[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_PARAMETER_CONNECTION_LIST_LENGTH", REG_SMC, 0x3f0e, &ixAZALIA_F2_CODEC_PIN_PARAMETER_CONNECTION_LIST_LENGTH[0], sizeof(ixAZALIA_F2_CODEC_PIN_PARAMETER_CONNECTION_LIST_LENGTH)/sizeof(ixAZALIA_F2_CODEC_PIN_PARAMETER_CONNECTION_LIST_LENGTH[0]), 0, 0 },
	{ "mmXDMA_MSTR_LOCAL_SURFACE_PITCH", REG_MMIO, 0x3f1, &mmXDMA_MSTR_LOCAL_SURFACE_PITCH[0], sizeof(mmXDMA_MSTR_LOCAL_SURFACE_PITCH)/sizeof(mmXDMA_MSTR_LOCAL_SURFACE_PITCH[0]), 0, 0 },
	{ "mmXDMA_MSTR_CMD_URGENT_CNTL", REG_MMIO, 0x3f2, &mmXDMA_MSTR_CMD_URGENT_CNTL[0], sizeof(mmXDMA_MSTR_CMD_URGENT_CNTL)/sizeof(mmXDMA_MSTR_CMD_URGENT_CNTL[0]), 0, 0 },
	{ "mmXDMA_MSTR_MEM_URGENT_CNTL", REG_MMIO, 0x3f3, &mmXDMA_MSTR_MEM_URGENT_CNTL[0], sizeof(mmXDMA_MSTR_MEM_URGENT_CNTL)/sizeof(mmXDMA_MSTR_MEM_URGENT_CNTL[0]), 0, 0 },
	{ "mmXDMA_MSTR_PCIE_NACK_STATUS", REG_MMIO, 0x3f5, &mmXDMA_MSTR_PCIE_NACK_STATUS[0], sizeof(mmXDMA_MSTR_PCIE_NACK_STATUS)/sizeof(mmXDMA_MSTR_PCIE_NACK_STATUS[0]), 0, 0 },
	{ "mmXDMA_MSTR_MEM_NACK_STATUS", REG_MMIO, 0x3f6, &mmXDMA_MSTR_MEM_NACK_STATUS[0], sizeof(mmXDMA_MSTR_MEM_NACK_STATUS)/sizeof(mmXDMA_MSTR_MEM_NACK_STATUS[0]), 0, 0 },
	{ "mmXDMA_MSTR_VSYNC_GSL_CHECK", REG_MMIO, 0x3f7, &mmXDMA_MSTR_VSYNC_GSL_CHECK[0], sizeof(mmXDMA_MSTR_VSYNC_GSL_CHECK)/sizeof(mmXDMA_MSTR_VSYNC_GSL_CHECK[0]), 0, 0 },
	{ "mmXDMA_RBBMIF_RDWR_CNTL", REG_MMIO, 0x3f8, &mmXDMA_RBBMIF_RDWR_CNTL[0], sizeof(mmXDMA_RBBMIF_RDWR_CNTL)/sizeof(mmXDMA_RBBMIF_RDWR_CNTL[0]), 0, 0 },
	{ "mmXDMA_PG_CONTROL", REG_MMIO, 0x3f9, &mmXDMA_PG_CONTROL[0], sizeof(mmXDMA_PG_CONTROL)/sizeof(mmXDMA_PG_CONTROL[0]), 0, 0 },
	{ "mmXDMA_PG_WDATA", REG_MMIO, 0x3fa, &mmXDMA_PG_WDATA[0], sizeof(mmXDMA_PG_WDATA)/sizeof(mmXDMA_PG_WDATA[0]), 0, 0 },
	{ "mmXDMA_PG_STATUS", REG_MMIO, 0x3fb, &mmXDMA_PG_STATUS[0], sizeof(mmXDMA_PG_STATUS)/sizeof(mmXDMA_PG_STATUS[0]), 0, 0 },
	{ "mmXDMA_AON_TEST_DEBUG_INDEX", REG_MMIO, 0x3fc, &mmXDMA_AON_TEST_DEBUG_INDEX[0], sizeof(mmXDMA_AON_TEST_DEBUG_INDEX)/sizeof(mmXDMA_AON_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmXDMA_AON_TEST_DEBUG_DATA", REG_MMIO, 0x3fd, &mmXDMA_AON_TEST_DEBUG_DATA[0], sizeof(mmXDMA_AON_TEST_DEBUG_DATA)/sizeof(mmXDMA_AON_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "ixSEQ04", REG_SMC, 0x4, &ixSEQ04[0], sizeof(ixSEQ04)/sizeof(ixSEQ04[0]), 0, 0 },
	{ "ixATTR04", REG_SMC, 0x4, &ixATTR04[0], sizeof(ixATTR04)/sizeof(ixATTR04[0]), 0, 0 },
	{ "ixDCIO_DEBUG4", REG_SMC, 0x4, &ixDCIO_DEBUG4[0], sizeof(ixDCIO_DEBUG4)/sizeof(ixDCIO_DEBUG4[0]), 0, 0 },
	{ "mmGLOBAL_STATUS", REG_MMIO, 0x4, &mmGLOBAL_STATUS[0], sizeof(mmGLOBAL_STATUS)/sizeof(mmGLOBAL_STATUS[0]), 0, 0 },
	{ "ixAUDIO_DESCRIPTOR3", REG_SMC, 0x4, &ixAUDIO_DESCRIPTOR3[0], sizeof(ixAUDIO_DESCRIPTOR3)/sizeof(ixAUDIO_DESCRIPTOR3[0]), 0, 0 },
	{ "ixAZALIA_CRC0_CHANNEL4", REG_SMC, 0x4, &ixAZALIA_CRC0_CHANNEL4[0], sizeof(ixAZALIA_CRC0_CHANNEL4)/sizeof(ixAZALIA_CRC0_CHANNEL4[0]), 0, 0 },
	{ "ixDPGV0_DEBUG03_DMIFARB", REG_SMC, 0x4, NULL, 0, 0, 0 },
	{ "ixAZALIA_INPUT_CRC0_CHANNEL4", REG_SMC, 0x4, &ixAZALIA_INPUT_CRC0_CHANNEL4[0], sizeof(ixAZALIA_INPUT_CRC0_CHANNEL4)/sizeof(ixAZALIA_INPUT_CRC0_CHANNEL4[0]), 0, 0 },
	{ "ixAZALIA_CUMULATIVE_REQUEST_COUNT", REG_SMC, 0x4, &ixAZALIA_CUMULATIVE_REQUEST_COUNT[0], sizeof(ixAZALIA_CUMULATIVE_REQUEST_COUNT)/sizeof(ixAZALIA_CUMULATIVE_REQUEST_COUNT[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID1", REG_SMC, 0x4, &ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID1[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID1)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID1[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER", REG_SMC, 0x4, &ixAZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER[0], sizeof(ixAZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER)/sizeof(ixAZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER", REG_SMC, 0x4, &ixAZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER[0], sizeof(ixAZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER)/sizeof(ixAZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6", REG_SMC, 0x40, &ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6[0]), 0, 0 },
	{ "mmXDMA_MSTR_PIPE_CNTL", REG_MMIO, 0x400, &mmXDMA_MSTR_PIPE_CNTL[0], sizeof(mmXDMA_MSTR_PIPE_CNTL)/sizeof(mmXDMA_MSTR_PIPE_CNTL[0]), 0, 0 },
	{ "mmXDMA_MSTR_PIPE0_XDMA_MSTR_PIPE_CNTL", REG_MMIO, 0x400, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_ENABLE", REG_MMIO, 0x4000, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_CONTROL", REG_MMIO, 0x4001, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_LUT_10BIT_BYPASS", REG_MMIO, 0x4002, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_SWAP_CNTL", REG_MMIO, 0x4003, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_PRIMARY_SURFACE_ADDRESS", REG_MMIO, 0x4004, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_SECONDARY_SURFACE_ADDRESS", REG_MMIO, 0x4005, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_PITCH", REG_MMIO, 0x4006, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x4007, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x4008, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_SURFACE_OFFSET_X", REG_MMIO, 0x4009, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_SURFACE_OFFSET_Y", REG_MMIO, 0x400a, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_X_START", REG_MMIO, 0x400b, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_Y_START", REG_MMIO, 0x400c, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_X_END", REG_MMIO, 0x400d, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_Y_END", REG_MMIO, 0x400e, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_SURFACE_COUNTER_CONTROL", REG_MMIO, 0x400f, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_READ_COMMAND", REG_MMIO, 0x401, &mmXDMA_MSTR_READ_COMMAND[0], sizeof(mmXDMA_MSTR_READ_COMMAND)/sizeof(mmXDMA_MSTR_READ_COMMAND[0]), 0, 0 },
	{ "mmXDMA_MSTR_PIPE0_XDMA_MSTR_READ_COMMAND", REG_MMIO, 0x401, NULL, 0, 0, 0 },
	{ "mmDCP3_INPUT_GAMMA_CONTROL", REG_MMIO, 0x4010, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_UPDATE", REG_MMIO, 0x4011, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_FLIP_CONTROL", REG_MMIO, 0x4012, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_SURFACE_ADDRESS_INUSE", REG_MMIO, 0x4013, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_DFQ_CONTROL", REG_MMIO, 0x4014, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_DFQ_STATUS", REG_MMIO, 0x4015, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_INTERRUPT_STATUS", REG_MMIO, 0x4016, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_INTERRUPT_CONTROL", REG_MMIO, 0x4017, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_SURFACE_ADDRESS_HIGH_INUSE", REG_MMIO, 0x4018, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_COMPRESS_SURFACE_ADDRESS", REG_MMIO, 0x4019, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_COMPRESS_PITCH", REG_MMIO, 0x401a, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x401b, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT", REG_MMIO, 0x401c, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_SURFACE_COUNTER_OUTPUT", REG_MMIO, 0x401d, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_CHANNEL_DIM", REG_MMIO, 0x402, &mmXDMA_MSTR_CHANNEL_DIM[0], sizeof(mmXDMA_MSTR_CHANNEL_DIM)/sizeof(mmXDMA_MSTR_CHANNEL_DIM[0]), 0, 0 },
	{ "mmXDMA_MSTR_PIPE0_XDMA_MSTR_CHANNEL_DIM", REG_MMIO, 0x402, NULL, 0, 0, 0 },
	{ "mmDCP3_PRESCALE_GRPH_CONTROL", REG_MMIO, 0x402d, NULL, 0, 0, 0 },
	{ "mmDCP3_PRESCALE_VALUES_GRPH_R", REG_MMIO, 0x402e, NULL, 0, 0, 0 },
	{ "mmDCP3_PRESCALE_VALUES_GRPH_G", REG_MMIO, 0x402f, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_HEIGHT", REG_MMIO, 0x403, &mmXDMA_MSTR_HEIGHT[0], sizeof(mmXDMA_MSTR_HEIGHT)/sizeof(mmXDMA_MSTR_HEIGHT[0]), 0, 0 },
	{ "mmXDMA_MSTR_PIPE0_XDMA_MSTR_HEIGHT", REG_MMIO, 0x403, NULL, 0, 0, 0 },
	{ "mmDCP3_PRESCALE_VALUES_GRPH_B", REG_MMIO, 0x4030, NULL, 0, 0, 0 },
	{ "mmDCP3_INPUT_CSC_CONTROL", REG_MMIO, 0x4035, NULL, 0, 0, 0 },
	{ "mmDCP3_INPUT_CSC_C11_C12", REG_MMIO, 0x4036, NULL, 0, 0, 0 },
	{ "mmDCP3_INPUT_CSC_C13_C14", REG_MMIO, 0x4037, NULL, 0, 0, 0 },
	{ "mmDCP3_INPUT_CSC_C21_C22", REG_MMIO, 0x4038, NULL, 0, 0, 0 },
	{ "mmDCP3_INPUT_CSC_C23_C24", REG_MMIO, 0x4039, NULL, 0, 0, 0 },
	{ "mmDCP3_INPUT_CSC_C31_C32", REG_MMIO, 0x403a, NULL, 0, 0, 0 },
	{ "mmDCP3_INPUT_CSC_C33_C34", REG_MMIO, 0x403b, NULL, 0, 0, 0 },
	{ "mmDCP3_OUTPUT_CSC_CONTROL", REG_MMIO, 0x403c, NULL, 0, 0, 0 },
	{ "mmDCP3_OUTPUT_CSC_C11_C12", REG_MMIO, 0x403d, NULL, 0, 0, 0 },
	{ "mmDCP3_OUTPUT_CSC_C13_C14", REG_MMIO, 0x403e, NULL, 0, 0, 0 },
	{ "mmDCP3_OUTPUT_CSC_C21_C22", REG_MMIO, 0x403f, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_REMOTE_SURFACE_BASE", REG_MMIO, 0x404, &mmXDMA_MSTR_REMOTE_SURFACE_BASE[0], sizeof(mmXDMA_MSTR_REMOTE_SURFACE_BASE)/sizeof(mmXDMA_MSTR_REMOTE_SURFACE_BASE[0]), 0, 0 },
	{ "mmXDMA_MSTR_PIPE0_XDMA_MSTR_REMOTE_SURFACE_BASE", REG_MMIO, 0x404, NULL, 0, 0, 0 },
	{ "mmDCP3_OUTPUT_CSC_C23_C24", REG_MMIO, 0x4040, NULL, 0, 0, 0 },
	{ "mmDCP3_OUTPUT_CSC_C31_C32", REG_MMIO, 0x4041, NULL, 0, 0, 0 },
	{ "mmDCP3_OUTPUT_CSC_C33_C34", REG_MMIO, 0x4042, NULL, 0, 0, 0 },
	{ "mmDCP3_COMM_MATRIXA_TRANS_C11_C12", REG_MMIO, 0x4043, NULL, 0, 0, 0 },
	{ "mmDCP3_COMM_MATRIXA_TRANS_C13_C14", REG_MMIO, 0x4044, NULL, 0, 0, 0 },
	{ "mmDCP3_COMM_MATRIXA_TRANS_C21_C22", REG_MMIO, 0x4045, NULL, 0, 0, 0 },
	{ "mmDCP3_COMM_MATRIXA_TRANS_C23_C24", REG_MMIO, 0x4046, NULL, 0, 0, 0 },
	{ "mmDCP3_COMM_MATRIXA_TRANS_C31_C32", REG_MMIO, 0x4047, NULL, 0, 0, 0 },
	{ "mmDCP3_COMM_MATRIXA_TRANS_C33_C34", REG_MMIO, 0x4048, NULL, 0, 0, 0 },
	{ "mmDCP3_COMM_MATRIXB_TRANS_C11_C12", REG_MMIO, 0x4049, NULL, 0, 0, 0 },
	{ "mmDCP3_COMM_MATRIXB_TRANS_C13_C14", REG_MMIO, 0x404a, NULL, 0, 0, 0 },
	{ "mmDCP3_COMM_MATRIXB_TRANS_C21_C22", REG_MMIO, 0x404b, NULL, 0, 0, 0 },
	{ "mmDCP3_COMM_MATRIXB_TRANS_C23_C24", REG_MMIO, 0x404c, NULL, 0, 0, 0 },
	{ "mmDCP3_COMM_MATRIXB_TRANS_C31_C32", REG_MMIO, 0x404d, NULL, 0, 0, 0 },
	{ "mmDCP3_COMM_MATRIXB_TRANS_C33_C34", REG_MMIO, 0x404e, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_REMOTE_SURFACE_BASE_HIGH", REG_MMIO, 0x405, &mmXDMA_MSTR_REMOTE_SURFACE_BASE_HIGH[0], sizeof(mmXDMA_MSTR_REMOTE_SURFACE_BASE_HIGH)/sizeof(mmXDMA_MSTR_REMOTE_SURFACE_BASE_HIGH[0]), 0, 0 },
	{ "mmXDMA_MSTR_PIPE0_XDMA_MSTR_REMOTE_SURFACE_BASE_HIGH", REG_MMIO, 0x405, NULL, 0, 0, 0 },
	{ "mmDCP3_DENORM_CONTROL", REG_MMIO, 0x4050, NULL, 0, 0, 0 },
	{ "mmDCP3_OUT_ROUND_CONTROL", REG_MMIO, 0x4051, NULL, 0, 0, 0 },
	{ "mmDCP3_OUT_CLAMP_CONTROL_R_CR", REG_MMIO, 0x4052, NULL, 0, 0, 0 },
	{ "mmDCP3_KEY_CONTROL", REG_MMIO, 0x4053, NULL, 0, 0, 0 },
	{ "mmDCP3_KEY_RANGE_ALPHA", REG_MMIO, 0x4054, NULL, 0, 0, 0 },
	{ "mmDCP3_KEY_RANGE_RED", REG_MMIO, 0x4055, NULL, 0, 0, 0 },
	{ "mmDCP3_KEY_RANGE_GREEN", REG_MMIO, 0x4056, NULL, 0, 0, 0 },
	{ "mmDCP3_KEY_RANGE_BLUE", REG_MMIO, 0x4057, NULL, 0, 0, 0 },
	{ "mmDCP3_DEGAMMA_CONTROL", REG_MMIO, 0x4058, NULL, 0, 0, 0 },
	{ "mmDCP3_GAMUT_REMAP_CONTROL", REG_MMIO, 0x4059, NULL, 0, 0, 0 },
	{ "mmDCP3_GAMUT_REMAP_C11_C12", REG_MMIO, 0x405a, NULL, 0, 0, 0 },
	{ "mmDCP3_GAMUT_REMAP_C13_C14", REG_MMIO, 0x405b, NULL, 0, 0, 0 },
	{ "mmDCP3_GAMUT_REMAP_C21_C22", REG_MMIO, 0x405c, NULL, 0, 0, 0 },
	{ "mmDCP3_GAMUT_REMAP_C23_C24", REG_MMIO, 0x405d, NULL, 0, 0, 0 },
	{ "mmDCP3_GAMUT_REMAP_C31_C32", REG_MMIO, 0x405e, NULL, 0, 0, 0 },
	{ "mmDCP3_GAMUT_REMAP_C33_C34", REG_MMIO, 0x405f, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_REMOTE_GPU_ADDRESS", REG_MMIO, 0x406, &mmXDMA_MSTR_REMOTE_GPU_ADDRESS[0], sizeof(mmXDMA_MSTR_REMOTE_GPU_ADDRESS)/sizeof(mmXDMA_MSTR_REMOTE_GPU_ADDRESS[0]), 0, 0 },
	{ "mmXDMA_MSTR_PIPE0_XDMA_MSTR_REMOTE_GPU_ADDRESS", REG_MMIO, 0x406, NULL, 0, 0, 0 },
	{ "mmDCP3_DCP_SPATIAL_DITHER_CNTL", REG_MMIO, 0x4060, NULL, 0, 0, 0 },
	{ "mmDCP3_DCP_FP_CONVERTED_FIELD", REG_MMIO, 0x4065, NULL, 0, 0, 0 },
	{ "mmDCP3_CUR_CONTROL", REG_MMIO, 0x4066, NULL, 0, 0, 0 },
	{ "mmDCP3_CUR_SURFACE_ADDRESS", REG_MMIO, 0x4067, NULL, 0, 0, 0 },
	{ "mmDCP3_CUR_SIZE", REG_MMIO, 0x4068, NULL, 0, 0, 0 },
	{ "mmDCP3_CUR_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x4069, NULL, 0, 0, 0 },
	{ "mmDCP3_CUR_POSITION", REG_MMIO, 0x406a, NULL, 0, 0, 0 },
	{ "mmDCP3_CUR_HOT_SPOT", REG_MMIO, 0x406b, NULL, 0, 0, 0 },
	{ "mmDCP3_CUR_COLOR1", REG_MMIO, 0x406c, NULL, 0, 0, 0 },
	{ "mmDCP3_CUR_COLOR2", REG_MMIO, 0x406d, NULL, 0, 0, 0 },
	{ "mmDCP3_CUR_UPDATE", REG_MMIO, 0x406e, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_REMOTE_GPU_ADDRESS_HIGH", REG_MMIO, 0x407, &mmXDMA_MSTR_REMOTE_GPU_ADDRESS_HIGH[0], sizeof(mmXDMA_MSTR_REMOTE_GPU_ADDRESS_HIGH)/sizeof(mmXDMA_MSTR_REMOTE_GPU_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmXDMA_MSTR_PIPE0_XDMA_MSTR_REMOTE_GPU_ADDRESS_HIGH", REG_MMIO, 0x407, NULL, 0, 0, 0 },
	{ "mmDCP3_DC_LUT_RW_MODE", REG_MMIO, 0x4078, NULL, 0, 0, 0 },
	{ "mmDCP3_DC_LUT_RW_INDEX", REG_MMIO, 0x4079, NULL, 0, 0, 0 },
	{ "mmDCP3_DC_LUT_SEQ_COLOR", REG_MMIO, 0x407a, NULL, 0, 0, 0 },
	{ "mmDCP3_DC_LUT_PWL_DATA", REG_MMIO, 0x407b, NULL, 0, 0, 0 },
	{ "mmDCP3_DC_LUT_30_COLOR", REG_MMIO, 0x407c, NULL, 0, 0, 0 },
	{ "mmDCP3_DC_LUT_VGA_ACCESS_ENABLE", REG_MMIO, 0x407d, NULL, 0, 0, 0 },
	{ "mmDCP3_DC_LUT_WRITE_EN_MASK", REG_MMIO, 0x407e, NULL, 0, 0, 0 },
	{ "mmDCP3_DC_LUT_AUTOFILL", REG_MMIO, 0x407f, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_CACHE_BASE_ADDR", REG_MMIO, 0x408, &mmXDMA_MSTR_CACHE_BASE_ADDR[0], sizeof(mmXDMA_MSTR_CACHE_BASE_ADDR)/sizeof(mmXDMA_MSTR_CACHE_BASE_ADDR[0]), 0, 0 },
	{ "mmXDMA_MSTR_PIPE0_XDMA_MSTR_CACHE_BASE_ADDR", REG_MMIO, 0x408, NULL, 0, 0, 0 },
	{ "mmDCP3_DC_LUT_CONTROL", REG_MMIO, 0x4080, NULL, 0, 0, 0 },
	{ "mmDCP3_DC_LUT_BLACK_OFFSET_BLUE", REG_MMIO, 0x4081, NULL, 0, 0, 0 },
	{ "mmDCP3_DC_LUT_BLACK_OFFSET_GREEN", REG_MMIO, 0x4082, NULL, 0, 0, 0 },
	{ "mmDCP3_DC_LUT_BLACK_OFFSET_RED", REG_MMIO, 0x4083, NULL, 0, 0, 0 },
	{ "mmDCP3_DC_LUT_WHITE_OFFSET_BLUE", REG_MMIO, 0x4084, NULL, 0, 0, 0 },
	{ "mmDCP3_DC_LUT_WHITE_OFFSET_GREEN", REG_MMIO, 0x4085, NULL, 0, 0, 0 },
	{ "mmDCP3_DC_LUT_WHITE_OFFSET_RED", REG_MMIO, 0x4086, NULL, 0, 0, 0 },
	{ "mmDCP3_DCP_CRC_CONTROL", REG_MMIO, 0x4087, NULL, 0, 0, 0 },
	{ "mmDCP3_DCP_CRC_MASK", REG_MMIO, 0x4088, NULL, 0, 0, 0 },
	{ "mmDCP3_DCP_CRC_CURRENT", REG_MMIO, 0x4089, NULL, 0, 0, 0 },
	{ "mmDCP3_DVMM_PTE_CONTROL", REG_MMIO, 0x408a, NULL, 0, 0, 0 },
	{ "mmDCP3_DCP_CRC_LAST", REG_MMIO, 0x408b, NULL, 0, 0, 0 },
	{ "mmDCP3_DVMM_PTE_ARB_CONTROL", REG_MMIO, 0x408c, NULL, 0, 0, 0 },
	{ "mmDCP3_DCP_DEBUG", REG_MMIO, 0x408d, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_FLIP_RATE_CNTL", REG_MMIO, 0x408e, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_CACHE_BASE_ADDR_HIGH", REG_MMIO, 0x409, &mmXDMA_MSTR_CACHE_BASE_ADDR_HIGH[0], sizeof(mmXDMA_MSTR_CACHE_BASE_ADDR_HIGH)/sizeof(mmXDMA_MSTR_CACHE_BASE_ADDR_HIGH[0]), 0, 0 },
	{ "mmXDMA_MSTR_PIPE0_XDMA_MSTR_CACHE_BASE_ADDR_HIGH", REG_MMIO, 0x409, NULL, 0, 0, 0 },
	{ "mmDCP3_DCP_GSL_CONTROL", REG_MMIO, 0x4090, NULL, 0, 0, 0 },
	{ "mmDCP3_DCP_LB_DATA_GAP_BETWEEN_CHUNK", REG_MMIO, 0x4091, NULL, 0, 0, 0 },
	{ "mmDCP3_DCP_DEBUG_SG", REG_MMIO, 0x4092, NULL, 0, 0, 0 },
	{ "mmDCP3_DCP_DVMM_DEBUG", REG_MMIO, 0x4093, NULL, 0, 0, 0 },
	{ "mmDCP3_DCP_DEBUG_SG2", REG_MMIO, 0x4094, NULL, 0, 0, 0 },
	{ "mmDCP3_DCP_TEST_DEBUG_INDEX", REG_MMIO, 0x4095, NULL, 0, 0, 0 },
	{ "mmDCP3_DCP_TEST_DEBUG_DATA", REG_MMIO, 0x4096, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_STEREOSYNC_FLIP", REG_MMIO, 0x4097, NULL, 0, 0, 0 },
	{ "mmDCP3_DCP_DEBUG2", REG_MMIO, 0x4098, NULL, 0, 0, 0 },
	{ "mmDCP3_CUR_REQUEST_FILTER_CNTL", REG_MMIO, 0x4099, NULL, 0, 0, 0 },
	{ "mmDCP3_CUR_STEREO_CONTROL", REG_MMIO, 0x409a, NULL, 0, 0, 0 },
	{ "mmDCP3_OUT_CLAMP_CONTROL_G_Y", REG_MMIO, 0x409c, NULL, 0, 0, 0 },
	{ "mmDCP3_OUT_CLAMP_CONTROL_B_CB", REG_MMIO, 0x409d, NULL, 0, 0, 0 },
	{ "mmDCP3_HW_ROTATION", REG_MMIO, 0x409e, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL", REG_MMIO, 0x409f, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_CACHE", REG_MMIO, 0x40a, &mmXDMA_MSTR_CACHE[0], sizeof(mmXDMA_MSTR_CACHE)/sizeof(mmXDMA_MSTR_CACHE[0]), 0, 0 },
	{ "mmXDMA_MSTR_PIPE0_XDMA_MSTR_CACHE", REG_MMIO, 0x40a, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CONTROL", REG_MMIO, 0x40a0, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_LUT_INDEX", REG_MMIO, 0x40a1, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_LUT_DATA", REG_MMIO, 0x40a2, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_LUT_WRITE_EN_MASK", REG_MMIO, 0x40a3, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLA_START_CNTL", REG_MMIO, 0x40a4, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLA_SLOPE_CNTL", REG_MMIO, 0x40a5, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLA_END_CNTL1", REG_MMIO, 0x40a6, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLA_END_CNTL2", REG_MMIO, 0x40a7, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLA_REGION_0_1", REG_MMIO, 0x40a8, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLA_REGION_2_3", REG_MMIO, 0x40a9, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLA_REGION_4_5", REG_MMIO, 0x40aa, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLA_REGION_6_7", REG_MMIO, 0x40ab, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLA_REGION_8_9", REG_MMIO, 0x40ac, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLA_REGION_10_11", REG_MMIO, 0x40ad, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLA_REGION_12_13", REG_MMIO, 0x40ae, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLA_REGION_14_15", REG_MMIO, 0x40af, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_CHANNEL_START", REG_MMIO, 0x40b, &mmXDMA_MSTR_CHANNEL_START[0], sizeof(mmXDMA_MSTR_CHANNEL_START)/sizeof(mmXDMA_MSTR_CHANNEL_START[0]), 0, 0 },
	{ "mmXDMA_MSTR_PIPE0_XDMA_MSTR_CHANNEL_START", REG_MMIO, 0x40b, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLB_START_CNTL", REG_MMIO, 0x40b0, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLB_SLOPE_CNTL", REG_MMIO, 0x40b1, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLB_END_CNTL1", REG_MMIO, 0x40b2, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLB_END_CNTL2", REG_MMIO, 0x40b3, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLB_REGION_0_1", REG_MMIO, 0x40b4, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLB_REGION_2_3", REG_MMIO, 0x40b5, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLB_REGION_4_5", REG_MMIO, 0x40b6, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLB_REGION_6_7", REG_MMIO, 0x40b7, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLB_REGION_8_9", REG_MMIO, 0x40b8, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLB_REGION_10_11", REG_MMIO, 0x40b9, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLB_REGION_12_13", REG_MMIO, 0x40ba, NULL, 0, 0, 0 },
	{ "mmDCP3_REGAMMA_CNTLB_REGION_14_15", REG_MMIO, 0x40bb, NULL, 0, 0, 0 },
	{ "mmDCP3_ALPHA_CONTROL", REG_MMIO, 0x40bc, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS", REG_MMIO, 0x40bd, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x40be, NULL, 0, 0, 0 },
	{ "mmDCP3_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS", REG_MMIO, 0x40bf, NULL, 0, 0, 0 },
	{ "mmLB3_LB_DATA_FORMAT", REG_MMIO, 0x40c0, NULL, 0, 0, 0 },
	{ "mmLB3_LB_MEMORY_CTRL", REG_MMIO, 0x40c1, NULL, 0, 0, 0 },
	{ "mmLB3_LB_MEMORY_SIZE_STATUS", REG_MMIO, 0x40c2, NULL, 0, 0, 0 },
	{ "mmLB3_LB_DESKTOP_HEIGHT", REG_MMIO, 0x40c3, NULL, 0, 0, 0 },
	{ "mmLB3_LB_VLINE_START_END", REG_MMIO, 0x40c4, NULL, 0, 0, 0 },
	{ "mmLB3_LB_VLINE2_START_END", REG_MMIO, 0x40c5, NULL, 0, 0, 0 },
	{ "mmLB3_LB_V_COUNTER", REG_MMIO, 0x40c6, NULL, 0, 0, 0 },
	{ "mmLB3_LB_SNAPSHOT_V_COUNTER", REG_MMIO, 0x40c7, NULL, 0, 0, 0 },
	{ "mmLB3_LB_INTERRUPT_MASK", REG_MMIO, 0x40c8, NULL, 0, 0, 0 },
	{ "mmLB3_LB_VLINE_STATUS", REG_MMIO, 0x40c9, NULL, 0, 0, 0 },
	{ "mmLB3_LB_VLINE2_STATUS", REG_MMIO, 0x40ca, NULL, 0, 0, 0 },
	{ "mmLB3_LB_VBLANK_STATUS", REG_MMIO, 0x40cb, NULL, 0, 0, 0 },
	{ "mmLB3_LB_SYNC_RESET_SEL", REG_MMIO, 0x40cc, NULL, 0, 0, 0 },
	{ "mmLB3_LB_BLACK_KEYER_R_CR", REG_MMIO, 0x40cd, NULL, 0, 0, 0 },
	{ "mmLB3_LB_BLACK_KEYER_G_Y", REG_MMIO, 0x40ce, NULL, 0, 0, 0 },
	{ "mmLB3_LB_BLACK_KEYER_B_CB", REG_MMIO, 0x40cf, NULL, 0, 0, 0 },
	{ "mmLB3_LB_KEYER_COLOR_CTRL", REG_MMIO, 0x40d0, NULL, 0, 0, 0 },
	{ "mmLB3_LB_KEYER_COLOR_R_CR", REG_MMIO, 0x40d1, NULL, 0, 0, 0 },
	{ "mmLB3_LB_KEYER_COLOR_G_Y", REG_MMIO, 0x40d2, NULL, 0, 0, 0 },
	{ "mmLB3_LB_KEYER_COLOR_B_CB", REG_MMIO, 0x40d3, NULL, 0, 0, 0 },
	{ "mmLB3_LB_KEYER_COLOR_REP_R_CR", REG_MMIO, 0x40d4, NULL, 0, 0, 0 },
	{ "mmLB3_LB_KEYER_COLOR_REP_G_Y", REG_MMIO, 0x40d5, NULL, 0, 0, 0 },
	{ "mmLB3_LB_KEYER_COLOR_REP_B_CB", REG_MMIO, 0x40d6, NULL, 0, 0, 0 },
	{ "mmLB3_LB_BUFFER_LEVEL_STATUS", REG_MMIO, 0x40d7, NULL, 0, 0, 0 },
	{ "mmLB3_LB_BUFFER_URGENCY_CTRL", REG_MMIO, 0x40d8, NULL, 0, 0, 0 },
	{ "mmLB3_LB_BUFFER_URGENCY_STATUS", REG_MMIO, 0x40d9, NULL, 0, 0, 0 },
	{ "mmLB3_LB_BUFFER_STATUS", REG_MMIO, 0x40da, NULL, 0, 0, 0 },
	{ "mmLB3_LB_NO_OUTSTANDING_REQ_STATUS", REG_MMIO, 0x40dc, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PERFMEAS_STATUS", REG_MMIO, 0x40e, &mmXDMA_MSTR_PERFMEAS_STATUS[0], sizeof(mmXDMA_MSTR_PERFMEAS_STATUS)/sizeof(mmXDMA_MSTR_PERFMEAS_STATUS[0]), 0, 0 },
	{ "mmXDMA_MSTR_PIPE0_XDMA_MSTR_PERFMEAS_STATUS", REG_MMIO, 0x40e, NULL, 0, 0, 0 },
	{ "mmLB3_MVP_AFR_FLIP_MODE", REG_MMIO, 0x40e0, NULL, 0, 0, 0 },
	{ "mmLB3_MVP_AFR_FLIP_FIFO_CNTL", REG_MMIO, 0x40e1, NULL, 0, 0, 0 },
	{ "mmLB3_MVP_FLIP_LINE_NUM_INSERT", REG_MMIO, 0x40e2, NULL, 0, 0, 0 },
	{ "mmLB3_DC_MVP_LB_CONTROL", REG_MMIO, 0x40e3, NULL, 0, 0, 0 },
	{ "mmLB3_LB_DEBUG", REG_MMIO, 0x40e4, NULL, 0, 0, 0 },
	{ "mmLB3_LB_DEBUG2", REG_MMIO, 0x40e5, NULL, 0, 0, 0 },
	{ "mmLB3_LB_DEBUG3", REG_MMIO, 0x40e6, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PERFMEAS_CNTL", REG_MMIO, 0x40f, &mmXDMA_MSTR_PERFMEAS_CNTL[0], sizeof(mmXDMA_MSTR_PERFMEAS_CNTL)/sizeof(mmXDMA_MSTR_PERFMEAS_CNTL[0]), 0, 0 },
	{ "mmXDMA_MSTR_PIPE0_XDMA_MSTR_PERFMEAS_CNTL", REG_MMIO, 0x40f, NULL, 0, 0, 0 },
	{ "mmLB3_LB_TEST_DEBUG_INDEX", REG_MMIO, 0x40fe, NULL, 0, 0, 0 },
	{ "mmLB3_LB_TEST_DEBUG_DATA", REG_MMIO, 0x40ff, NULL, 0, 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7", REG_SMC, 0x41, &ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7[0]), 0, 0 },
	{ "mmXDMA_MSTR_PIPE1_XDMA_MSTR_PIPE_CNTL", REG_MMIO, 0x410, NULL, 0, 0, 0 },
	{ "mmDCFE3_DCFE_CLOCK_CONTROL", REG_MMIO, 0x4100, NULL, 0, 0, 0 },
	{ "mmDCFE3_DCFE_SOFT_RESET", REG_MMIO, 0x4101, NULL, 0, 0, 0 },
	{ "mmDCFE3_DCFE_DBG_CONFIG", REG_MMIO, 0x4102, NULL, 0, 0, 0 },
	{ "mmDCFE3_DCFE_MEM_PWR_CTRL", REG_MMIO, 0x4103, NULL, 0, 0, 0 },
	{ "mmDCFE3_DCFE_MEM_PWR_CTRL2", REG_MMIO, 0x4104, NULL, 0, 0, 0 },
	{ "mmDCFE3_DCFE_MEM_PWR_STATUS", REG_MMIO, 0x4105, NULL, 0, 0, 0 },
	{ "mmDCFE3_DCFE_MISC", REG_MMIO, 0x4106, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE1_XDMA_MSTR_READ_COMMAND", REG_MMIO, 0x411, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE1_XDMA_MSTR_CHANNEL_DIM", REG_MMIO, 0x412, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON6_PERFCOUNTER_CNTL", REG_MMIO, 0x4124, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON6_PERFCOUNTER_STATE", REG_MMIO, 0x4125, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON6_PERFMON_CVALUE_INT_MISC", REG_MMIO, 0x4126, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON6_PERFMON_CNTL", REG_MMIO, 0x4127, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON6_PERFMON_CVALUE_LOW", REG_MMIO, 0x4128, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON6_PERFMON_HI", REG_MMIO, 0x4129, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON6_PERFMON_LOW", REG_MMIO, 0x412a, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON6_PERFMON_TEST_DEBUG_INDEX", REG_MMIO, 0x412b, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON6_PERFMON_TEST_DEBUG_DATA", REG_MMIO, 0x412c, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON6_PERFMON_CNTL2", REG_MMIO, 0x412e, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE1_XDMA_MSTR_HEIGHT", REG_MMIO, 0x413, NULL, 0, 0, 0 },
	{ "mmDMIF_PG3_DPG_PIPE_ARBITRATION_CONTROL1", REG_MMIO, 0x4130, NULL, 0, 0, 0 },
	{ "mmDMIF_PG3_DPG_PIPE_ARBITRATION_CONTROL2", REG_MMIO, 0x4131, NULL, 0, 0, 0 },
	{ "mmDMIF_PG3_DPG_WATERMARK_MASK_CONTROL", REG_MMIO, 0x4132, NULL, 0, 0, 0 },
	{ "mmDMIF_PG3_DPG_PIPE_URGENCY_CONTROL", REG_MMIO, 0x4133, NULL, 0, 0, 0 },
	{ "mmDMIF_PG3_DPG_PIPE_DPM_CONTROL", REG_MMIO, 0x4134, NULL, 0, 0, 0 },
	{ "mmDMIF_PG3_DPG_PIPE_STUTTER_CONTROL", REG_MMIO, 0x4135, NULL, 0, 0, 0 },
	{ "mmDMIF_PG3_DPG_PIPE_NB_PSTATE_CHANGE_CONTROL", REG_MMIO, 0x4136, NULL, 0, 0, 0 },
	{ "mmDMIF_PG3_DPG_PIPE_STUTTER_CONTROL_NONLPTCH", REG_MMIO, 0x4137, NULL, 0, 0, 0 },
	{ "mmDMIF_PG3_DPG_TEST_DEBUG_INDEX", REG_MMIO, 0x4138, NULL, 0, 0, 0 },
	{ "mmDMIF_PG3_DPG_TEST_DEBUG_DATA", REG_MMIO, 0x4139, NULL, 0, 0, 0 },
	{ "mmDMIF_PG3_DPG_REPEATER_PROGRAM", REG_MMIO, 0x413a, NULL, 0, 0, 0 },
	{ "mmDMIF_PG3_DPG_HW_DEBUG_A", REG_MMIO, 0x413b, NULL, 0, 0, 0 },
	{ "mmDMIF_PG3_DPG_HW_DEBUG_B", REG_MMIO, 0x413c, NULL, 0, 0, 0 },
	{ "mmDMIF_PG3_DPG_HW_DEBUG_11", REG_MMIO, 0x413d, NULL, 0, 0, 0 },
	{ "mmDMIF_PG3_DPG_CHK_PRE_PROC_CNTL", REG_MMIO, 0x413e, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE1_XDMA_MSTR_REMOTE_SURFACE_BASE", REG_MMIO, 0x414, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_COEF_RAM_SELECT", REG_MMIO, 0x4140, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_COEF_RAM_TAP_DATA", REG_MMIO, 0x4141, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_MODE", REG_MMIO, 0x4142, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_TAP_CONTROL", REG_MMIO, 0x4143, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_CONTROL", REG_MMIO, 0x4144, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_BYPASS_CONTROL", REG_MMIO, 0x4145, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_MANUAL_REPLICATE_CONTROL", REG_MMIO, 0x4146, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_AUTOMATIC_MODE_CONTROL", REG_MMIO, 0x4147, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_HORZ_FILTER_CONTROL", REG_MMIO, 0x4148, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_HORZ_FILTER_SCALE_RATIO", REG_MMIO, 0x4149, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_HORZ_FILTER_INIT", REG_MMIO, 0x414a, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_VERT_FILTER_CONTROL", REG_MMIO, 0x414b, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_VERT_FILTER_SCALE_RATIO", REG_MMIO, 0x414c, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_VERT_FILTER_INIT", REG_MMIO, 0x414d, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_VERT_FILTER_INIT_BOT", REG_MMIO, 0x414e, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_ROUND_OFFSET", REG_MMIO, 0x414f, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE1_XDMA_MSTR_REMOTE_SURFACE_BASE_HIGH", REG_MMIO, 0x415, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_UPDATE", REG_MMIO, 0x4151, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_F_SHARP_CONTROL", REG_MMIO, 0x4153, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_ALU_CONTROL", REG_MMIO, 0x4154, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_COEF_RAM_CONFLICT_STATUS", REG_MMIO, 0x4155, NULL, 0, 0, 0 },
	{ "mmSCL3_VIEWPORT_START_SECONDARY", REG_MMIO, 0x415b, NULL, 0, 0, 0 },
	{ "mmSCL3_VIEWPORT_START", REG_MMIO, 0x415c, NULL, 0, 0, 0 },
	{ "mmSCL3_VIEWPORT_SIZE", REG_MMIO, 0x415d, NULL, 0, 0, 0 },
	{ "mmSCL3_EXT_OVERSCAN_LEFT_RIGHT", REG_MMIO, 0x415e, NULL, 0, 0, 0 },
	{ "mmSCL3_EXT_OVERSCAN_TOP_BOTTOM", REG_MMIO, 0x415f, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE1_XDMA_MSTR_REMOTE_GPU_ADDRESS", REG_MMIO, 0x416, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_MODE_CHANGE_DET1", REG_MMIO, 0x4160, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_MODE_CHANGE_DET2", REG_MMIO, 0x4161, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_MODE_CHANGE_DET3", REG_MMIO, 0x4162, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_MODE_CHANGE_MASK", REG_MMIO, 0x4163, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_DEBUG2", REG_MMIO, 0x4169, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_DEBUG", REG_MMIO, 0x416a, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_TEST_DEBUG_INDEX", REG_MMIO, 0x416b, NULL, 0, 0, 0 },
	{ "mmSCL3_SCL_TEST_DEBUG_DATA", REG_MMIO, 0x416c, NULL, 0, 0, 0 },
	{ "mmBLND3_BLND_CONTROL", REG_MMIO, 0x416d, NULL, 0, 0, 0 },
	{ "mmBLND3_BLND_SM_CONTROL2", REG_MMIO, 0x416e, NULL, 0, 0, 0 },
	{ "mmBLND3_BLND_CONTROL2", REG_MMIO, 0x416f, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE1_XDMA_MSTR_REMOTE_GPU_ADDRESS_HIGH", REG_MMIO, 0x417, NULL, 0, 0, 0 },
	{ "mmBLND3_BLND_UPDATE", REG_MMIO, 0x4170, NULL, 0, 0, 0 },
	{ "mmBLND3_BLND_UNDERFLOW_INTERRUPT", REG_MMIO, 0x4171, NULL, 0, 0, 0 },
	{ "mmBLND3_BLND_V_UPDATE_LOCK", REG_MMIO, 0x4173, NULL, 0, 0, 0 },
	{ "mmBLND3_BLND_DEBUG", REG_MMIO, 0x4174, NULL, 0, 0, 0 },
	{ "mmBLND3_BLND_TEST_DEBUG_INDEX", REG_MMIO, 0x4175, NULL, 0, 0, 0 },
	{ "mmBLND3_BLND_TEST_DEBUG_DATA", REG_MMIO, 0x4176, NULL, 0, 0, 0 },
	{ "mmBLND3_BLND_REG_UPDATE_STATUS", REG_MMIO, 0x4177, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_3D_STRUCTURE_CONTROL", REG_MMIO, 0x4178, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_GSL_VSYNC_GAP", REG_MMIO, 0x4179, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_GSL_WINDOW", REG_MMIO, 0x417a, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_GSL_CONTROL", REG_MMIO, 0x417b, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_H_BLANK_EARLY_NUM", REG_MMIO, 0x417d, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE1_XDMA_MSTR_CACHE_BASE_ADDR", REG_MMIO, 0x418, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_H_TOTAL", REG_MMIO, 0x4180, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_H_BLANK_START_END", REG_MMIO, 0x4181, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_H_SYNC_A", REG_MMIO, 0x4182, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_H_SYNC_A_CNTL", REG_MMIO, 0x4183, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_H_SYNC_B", REG_MMIO, 0x4184, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_H_SYNC_B_CNTL", REG_MMIO, 0x4185, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_VBI_END", REG_MMIO, 0x4186, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_V_TOTAL", REG_MMIO, 0x4187, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_V_TOTAL_MIN", REG_MMIO, 0x4188, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_V_TOTAL_MAX", REG_MMIO, 0x4189, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_V_TOTAL_CONTROL", REG_MMIO, 0x418a, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_V_TOTAL_INT_STATUS", REG_MMIO, 0x418b, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_VSYNC_NOM_INT_STATUS", REG_MMIO, 0x418c, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_V_BLANK_START_END", REG_MMIO, 0x418d, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_V_SYNC_A", REG_MMIO, 0x418e, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_V_SYNC_A_CNTL", REG_MMIO, 0x418f, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE1_XDMA_MSTR_CACHE_BASE_ADDR_HIGH", REG_MMIO, 0x419, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_V_SYNC_B", REG_MMIO, 0x4190, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_V_SYNC_B_CNTL", REG_MMIO, 0x4191, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_DTMTEST_CNTL", REG_MMIO, 0x4192, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_DTMTEST_STATUS_POSITION", REG_MMIO, 0x4193, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_TRIGA_CNTL", REG_MMIO, 0x4194, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_TRIGA_MANUAL_TRIG", REG_MMIO, 0x4195, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_TRIGB_CNTL", REG_MMIO, 0x4196, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_TRIGB_MANUAL_TRIG", REG_MMIO, 0x4197, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_FORCE_COUNT_NOW_CNTL", REG_MMIO, 0x4198, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_FLOW_CONTROL", REG_MMIO, 0x4199, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_STEREO_FORCE_NEXT_EYE", REG_MMIO, 0x419a, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_AVSYNC_COUNTER", REG_MMIO, 0x419b, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_CONTROL", REG_MMIO, 0x419c, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_BLANK_CONTROL", REG_MMIO, 0x419d, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_INTERLACE_CONTROL", REG_MMIO, 0x419e, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_INTERLACE_STATUS", REG_MMIO, 0x419f, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE1_XDMA_MSTR_CACHE", REG_MMIO, 0x41a, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_FIELD_INDICATION_CONTROL", REG_MMIO, 0x41a0, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_PIXEL_DATA_READBACK0", REG_MMIO, 0x41a1, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_PIXEL_DATA_READBACK1", REG_MMIO, 0x41a2, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_STATUS", REG_MMIO, 0x41a3, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_STATUS_POSITION", REG_MMIO, 0x41a4, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_NOM_VERT_POSITION", REG_MMIO, 0x41a5, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_STATUS_FRAME_COUNT", REG_MMIO, 0x41a6, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_STATUS_VF_COUNT", REG_MMIO, 0x41a7, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_STATUS_HV_COUNT", REG_MMIO, 0x41a8, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_COUNT_CONTROL", REG_MMIO, 0x41a9, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_COUNT_RESET", REG_MMIO, 0x41aa, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE", REG_MMIO, 0x41ab, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_VERT_SYNC_CONTROL", REG_MMIO, 0x41ac, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_STEREO_STATUS", REG_MMIO, 0x41ad, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_STEREO_CONTROL", REG_MMIO, 0x41ae, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_SNAPSHOT_STATUS", REG_MMIO, 0x41af, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE1_XDMA_MSTR_CHANNEL_START", REG_MMIO, 0x41b, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_SNAPSHOT_CONTROL", REG_MMIO, 0x41b0, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_SNAPSHOT_POSITION", REG_MMIO, 0x41b1, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_SNAPSHOT_FRAME", REG_MMIO, 0x41b2, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_START_LINE_CONTROL", REG_MMIO, 0x41b3, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_INTERRUPT_CONTROL", REG_MMIO, 0x41b4, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_UPDATE_LOCK", REG_MMIO, 0x41b5, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_DOUBLE_BUFFER_CONTROL", REG_MMIO, 0x41b6, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_VGA_PARAMETER_CAPTURE_MODE", REG_MMIO, 0x41b7, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_TEST_PATTERN_CONTROL", REG_MMIO, 0x41ba, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_TEST_PATTERN_PARAMETERS", REG_MMIO, 0x41bb, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_TEST_PATTERN_COLOR", REG_MMIO, 0x41bc, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_MASTER_UPDATE_LOCK", REG_MMIO, 0x41bd, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_MASTER_UPDATE_MODE", REG_MMIO, 0x41be, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_MVP_INBAND_CNTL_INSERT", REG_MMIO, 0x41bf, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_MVP_INBAND_CNTL_INSERT_TIMER", REG_MMIO, 0x41c0, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_MVP_STATUS", REG_MMIO, 0x41c1, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_MASTER_EN", REG_MMIO, 0x41c2, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_ALLOW_STOP_OFF_V_CNT", REG_MMIO, 0x41c3, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_V_UPDATE_INT_STATUS", REG_MMIO, 0x41c4, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_TEST_DEBUG_INDEX", REG_MMIO, 0x41c6, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_TEST_DEBUG_DATA", REG_MMIO, 0x41c7, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_OVERSCAN_COLOR", REG_MMIO, 0x41c8, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_OVERSCAN_COLOR_EXT", REG_MMIO, 0x41c9, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_BLANK_DATA_COLOR", REG_MMIO, 0x41ca, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_BLANK_DATA_COLOR_EXT", REG_MMIO, 0x41cb, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_BLACK_COLOR", REG_MMIO, 0x41cc, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_BLACK_COLOR_EXT", REG_MMIO, 0x41cd, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_VERTICAL_INTERRUPT0_POSITION", REG_MMIO, 0x41ce, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_VERTICAL_INTERRUPT0_CONTROL", REG_MMIO, 0x41cf, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_VERTICAL_INTERRUPT1_POSITION", REG_MMIO, 0x41d0, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_VERTICAL_INTERRUPT1_CONTROL", REG_MMIO, 0x41d1, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_VERTICAL_INTERRUPT2_POSITION", REG_MMIO, 0x41d2, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_VERTICAL_INTERRUPT2_CONTROL", REG_MMIO, 0x41d3, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_CRC_CNTL", REG_MMIO, 0x41d4, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_CRC0_WINDOWA_X_CONTROL", REG_MMIO, 0x41d5, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_CRC0_WINDOWA_Y_CONTROL", REG_MMIO, 0x41d6, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_CRC0_WINDOWB_X_CONTROL", REG_MMIO, 0x41d7, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_CRC0_WINDOWB_Y_CONTROL", REG_MMIO, 0x41d8, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_CRC0_DATA_RG", REG_MMIO, 0x41d9, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_CRC0_DATA_B", REG_MMIO, 0x41da, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_CRC1_WINDOWA_X_CONTROL", REG_MMIO, 0x41db, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_CRC1_WINDOWA_Y_CONTROL", REG_MMIO, 0x41dc, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_CRC1_WINDOWB_X_CONTROL", REG_MMIO, 0x41dd, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_CRC1_WINDOWB_Y_CONTROL", REG_MMIO, 0x41de, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_CRC1_DATA_RG", REG_MMIO, 0x41df, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE1_XDMA_MSTR_PERFMEAS_STATUS", REG_MMIO, 0x41e, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_CRC1_DATA_B", REG_MMIO, 0x41e0, NULL, 0, 0, 0 },
	{ "mmCRTC3_CRTC_STATIC_SCREEN_CONTROL", REG_MMIO, 0x41e7, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_CLAMP_COMPONENT_R", REG_MMIO, 0x41e8, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_CLAMP_COMPONENT_G", REG_MMIO, 0x41e9, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_CLAMP_COMPONENT_B", REG_MMIO, 0x41ea, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_TEST_DEBUG_INDEX", REG_MMIO, 0x41eb, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_TEST_DEBUG_DATA", REG_MMIO, 0x41ec, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_DYNAMIC_EXP_CNTL", REG_MMIO, 0x41ed, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_CONTROL", REG_MMIO, 0x41ee, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE1_XDMA_MSTR_PERFMEAS_CNTL", REG_MMIO, 0x41f, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_BIT_DEPTH_CONTROL", REG_MMIO, 0x41f2, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_DITHER_RAND_R_SEED", REG_MMIO, 0x41f3, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_DITHER_RAND_G_SEED", REG_MMIO, 0x41f4, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_DITHER_RAND_B_SEED", REG_MMIO, 0x41f5, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_TEMPORAL_DITHER_PATTERN_CONTROL", REG_MMIO, 0x41f6, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX", REG_MMIO, 0x41f7, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX", REG_MMIO, 0x41f8, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_CLAMP_CNTL", REG_MMIO, 0x41f9, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_CRC_CNTL", REG_MMIO, 0x41fa, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_CRC_SIG_RED_GREEN_MASK", REG_MMIO, 0x41fb, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_CRC_SIG_BLUE_CONTROL_MASK", REG_MMIO, 0x41fc, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_CRC_SIG_RED_GREEN", REG_MMIO, 0x41fd, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_CRC_SIG_BLUE_CONTROL", REG_MMIO, 0x41fe, NULL, 0, 0, 0 },
	{ "mmFMT3_FMT_DEBUG_CNTL", REG_MMIO, 0x41ff, NULL, 0, 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8", REG_SMC, 0x42, &ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8[0]), 0, 0 },
	{ "mmXDMA_MSTR_PIPE2_XDMA_MSTR_PIPE_CNTL", REG_MMIO, 0x420, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_ENABLE", REG_MMIO, 0x4200, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_CONTROL", REG_MMIO, 0x4201, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_LUT_10BIT_BYPASS", REG_MMIO, 0x4202, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_SWAP_CNTL", REG_MMIO, 0x4203, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_PRIMARY_SURFACE_ADDRESS", REG_MMIO, 0x4204, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_SECONDARY_SURFACE_ADDRESS", REG_MMIO, 0x4205, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_PITCH", REG_MMIO, 0x4206, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x4207, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x4208, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_SURFACE_OFFSET_X", REG_MMIO, 0x4209, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_SURFACE_OFFSET_Y", REG_MMIO, 0x420a, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_X_START", REG_MMIO, 0x420b, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_Y_START", REG_MMIO, 0x420c, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_X_END", REG_MMIO, 0x420d, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_Y_END", REG_MMIO, 0x420e, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_SURFACE_COUNTER_CONTROL", REG_MMIO, 0x420f, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE2_XDMA_MSTR_READ_COMMAND", REG_MMIO, 0x421, NULL, 0, 0, 0 },
	{ "mmDCP4_INPUT_GAMMA_CONTROL", REG_MMIO, 0x4210, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_UPDATE", REG_MMIO, 0x4211, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_FLIP_CONTROL", REG_MMIO, 0x4212, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_SURFACE_ADDRESS_INUSE", REG_MMIO, 0x4213, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_DFQ_CONTROL", REG_MMIO, 0x4214, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_DFQ_STATUS", REG_MMIO, 0x4215, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_INTERRUPT_STATUS", REG_MMIO, 0x4216, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_INTERRUPT_CONTROL", REG_MMIO, 0x4217, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_SURFACE_ADDRESS_HIGH_INUSE", REG_MMIO, 0x4218, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_COMPRESS_SURFACE_ADDRESS", REG_MMIO, 0x4219, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_COMPRESS_PITCH", REG_MMIO, 0x421a, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x421b, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT", REG_MMIO, 0x421c, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_SURFACE_COUNTER_OUTPUT", REG_MMIO, 0x421d, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE2_XDMA_MSTR_CHANNEL_DIM", REG_MMIO, 0x422, NULL, 0, 0, 0 },
	{ "mmDCP4_PRESCALE_GRPH_CONTROL", REG_MMIO, 0x422d, NULL, 0, 0, 0 },
	{ "mmDCP4_PRESCALE_VALUES_GRPH_R", REG_MMIO, 0x422e, NULL, 0, 0, 0 },
	{ "mmDCP4_PRESCALE_VALUES_GRPH_G", REG_MMIO, 0x422f, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE2_XDMA_MSTR_HEIGHT", REG_MMIO, 0x423, NULL, 0, 0, 0 },
	{ "mmDCP4_PRESCALE_VALUES_GRPH_B", REG_MMIO, 0x4230, NULL, 0, 0, 0 },
	{ "mmDCP4_INPUT_CSC_CONTROL", REG_MMIO, 0x4235, NULL, 0, 0, 0 },
	{ "mmDCP4_INPUT_CSC_C11_C12", REG_MMIO, 0x4236, NULL, 0, 0, 0 },
	{ "mmDCP4_INPUT_CSC_C13_C14", REG_MMIO, 0x4237, NULL, 0, 0, 0 },
	{ "mmDCP4_INPUT_CSC_C21_C22", REG_MMIO, 0x4238, NULL, 0, 0, 0 },
	{ "mmDCP4_INPUT_CSC_C23_C24", REG_MMIO, 0x4239, NULL, 0, 0, 0 },
	{ "mmDCP4_INPUT_CSC_C31_C32", REG_MMIO, 0x423a, NULL, 0, 0, 0 },
	{ "mmDCP4_INPUT_CSC_C33_C34", REG_MMIO, 0x423b, NULL, 0, 0, 0 },
	{ "mmDCP4_OUTPUT_CSC_CONTROL", REG_MMIO, 0x423c, NULL, 0, 0, 0 },
	{ "mmDCP4_OUTPUT_CSC_C11_C12", REG_MMIO, 0x423d, NULL, 0, 0, 0 },
	{ "mmDCP4_OUTPUT_CSC_C13_C14", REG_MMIO, 0x423e, NULL, 0, 0, 0 },
	{ "mmDCP4_OUTPUT_CSC_C21_C22", REG_MMIO, 0x423f, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE2_XDMA_MSTR_REMOTE_SURFACE_BASE", REG_MMIO, 0x424, NULL, 0, 0, 0 },
	{ "mmDCP4_OUTPUT_CSC_C23_C24", REG_MMIO, 0x4240, NULL, 0, 0, 0 },
	{ "mmDCP4_OUTPUT_CSC_C31_C32", REG_MMIO, 0x4241, NULL, 0, 0, 0 },
	{ "mmDCP4_OUTPUT_CSC_C33_C34", REG_MMIO, 0x4242, NULL, 0, 0, 0 },
	{ "mmDCP4_COMM_MATRIXA_TRANS_C11_C12", REG_MMIO, 0x4243, NULL, 0, 0, 0 },
	{ "mmDCP4_COMM_MATRIXA_TRANS_C13_C14", REG_MMIO, 0x4244, NULL, 0, 0, 0 },
	{ "mmDCP4_COMM_MATRIXA_TRANS_C21_C22", REG_MMIO, 0x4245, NULL, 0, 0, 0 },
	{ "mmDCP4_COMM_MATRIXA_TRANS_C23_C24", REG_MMIO, 0x4246, NULL, 0, 0, 0 },
	{ "mmDCP4_COMM_MATRIXA_TRANS_C31_C32", REG_MMIO, 0x4247, NULL, 0, 0, 0 },
	{ "mmDCP4_COMM_MATRIXA_TRANS_C33_C34", REG_MMIO, 0x4248, NULL, 0, 0, 0 },
	{ "mmDCP4_COMM_MATRIXB_TRANS_C11_C12", REG_MMIO, 0x4249, NULL, 0, 0, 0 },
	{ "mmDCP4_COMM_MATRIXB_TRANS_C13_C14", REG_MMIO, 0x424a, NULL, 0, 0, 0 },
	{ "mmDCP4_COMM_MATRIXB_TRANS_C21_C22", REG_MMIO, 0x424b, NULL, 0, 0, 0 },
	{ "mmDCP4_COMM_MATRIXB_TRANS_C23_C24", REG_MMIO, 0x424c, NULL, 0, 0, 0 },
	{ "mmDCP4_COMM_MATRIXB_TRANS_C31_C32", REG_MMIO, 0x424d, NULL, 0, 0, 0 },
	{ "mmDCP4_COMM_MATRIXB_TRANS_C33_C34", REG_MMIO, 0x424e, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE2_XDMA_MSTR_REMOTE_SURFACE_BASE_HIGH", REG_MMIO, 0x425, NULL, 0, 0, 0 },
	{ "mmDCP4_DENORM_CONTROL", REG_MMIO, 0x4250, NULL, 0, 0, 0 },
	{ "mmDCP4_OUT_ROUND_CONTROL", REG_MMIO, 0x4251, NULL, 0, 0, 0 },
	{ "mmDCP4_OUT_CLAMP_CONTROL_R_CR", REG_MMIO, 0x4252, NULL, 0, 0, 0 },
	{ "mmDCP4_KEY_CONTROL", REG_MMIO, 0x4253, NULL, 0, 0, 0 },
	{ "mmDCP4_KEY_RANGE_ALPHA", REG_MMIO, 0x4254, NULL, 0, 0, 0 },
	{ "mmDCP4_KEY_RANGE_RED", REG_MMIO, 0x4255, NULL, 0, 0, 0 },
	{ "mmDCP4_KEY_RANGE_GREEN", REG_MMIO, 0x4256, NULL, 0, 0, 0 },
	{ "mmDCP4_KEY_RANGE_BLUE", REG_MMIO, 0x4257, NULL, 0, 0, 0 },
	{ "mmDCP4_DEGAMMA_CONTROL", REG_MMIO, 0x4258, NULL, 0, 0, 0 },
	{ "mmDCP4_GAMUT_REMAP_CONTROL", REG_MMIO, 0x4259, NULL, 0, 0, 0 },
	{ "mmDCP4_GAMUT_REMAP_C11_C12", REG_MMIO, 0x425a, NULL, 0, 0, 0 },
	{ "mmDCP4_GAMUT_REMAP_C13_C14", REG_MMIO, 0x425b, NULL, 0, 0, 0 },
	{ "mmDCP4_GAMUT_REMAP_C21_C22", REG_MMIO, 0x425c, NULL, 0, 0, 0 },
	{ "mmDCP4_GAMUT_REMAP_C23_C24", REG_MMIO, 0x425d, NULL, 0, 0, 0 },
	{ "mmDCP4_GAMUT_REMAP_C31_C32", REG_MMIO, 0x425e, NULL, 0, 0, 0 },
	{ "mmDCP4_GAMUT_REMAP_C33_C34", REG_MMIO, 0x425f, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE2_XDMA_MSTR_REMOTE_GPU_ADDRESS", REG_MMIO, 0x426, NULL, 0, 0, 0 },
	{ "mmDCP4_DCP_SPATIAL_DITHER_CNTL", REG_MMIO, 0x4260, NULL, 0, 0, 0 },
	{ "mmDCP4_DCP_FP_CONVERTED_FIELD", REG_MMIO, 0x4265, NULL, 0, 0, 0 },
	{ "mmDCP4_CUR_CONTROL", REG_MMIO, 0x4266, NULL, 0, 0, 0 },
	{ "mmDCP4_CUR_SURFACE_ADDRESS", REG_MMIO, 0x4267, NULL, 0, 0, 0 },
	{ "mmDCP4_CUR_SIZE", REG_MMIO, 0x4268, NULL, 0, 0, 0 },
	{ "mmDCP4_CUR_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x4269, NULL, 0, 0, 0 },
	{ "mmDCP4_CUR_POSITION", REG_MMIO, 0x426a, NULL, 0, 0, 0 },
	{ "mmDCP4_CUR_HOT_SPOT", REG_MMIO, 0x426b, NULL, 0, 0, 0 },
	{ "mmDCP4_CUR_COLOR1", REG_MMIO, 0x426c, NULL, 0, 0, 0 },
	{ "mmDCP4_CUR_COLOR2", REG_MMIO, 0x426d, NULL, 0, 0, 0 },
	{ "mmDCP4_CUR_UPDATE", REG_MMIO, 0x426e, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE2_XDMA_MSTR_REMOTE_GPU_ADDRESS_HIGH", REG_MMIO, 0x427, NULL, 0, 0, 0 },
	{ "mmDCP4_DC_LUT_RW_MODE", REG_MMIO, 0x4278, NULL, 0, 0, 0 },
	{ "mmDCP4_DC_LUT_RW_INDEX", REG_MMIO, 0x4279, NULL, 0, 0, 0 },
	{ "mmDCP4_DC_LUT_SEQ_COLOR", REG_MMIO, 0x427a, NULL, 0, 0, 0 },
	{ "mmDCP4_DC_LUT_PWL_DATA", REG_MMIO, 0x427b, NULL, 0, 0, 0 },
	{ "mmDCP4_DC_LUT_30_COLOR", REG_MMIO, 0x427c, NULL, 0, 0, 0 },
	{ "mmDCP4_DC_LUT_VGA_ACCESS_ENABLE", REG_MMIO, 0x427d, NULL, 0, 0, 0 },
	{ "mmDCP4_DC_LUT_WRITE_EN_MASK", REG_MMIO, 0x427e, NULL, 0, 0, 0 },
	{ "mmDCP4_DC_LUT_AUTOFILL", REG_MMIO, 0x427f, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE2_XDMA_MSTR_CACHE_BASE_ADDR", REG_MMIO, 0x428, NULL, 0, 0, 0 },
	{ "mmDCP4_DC_LUT_CONTROL", REG_MMIO, 0x4280, NULL, 0, 0, 0 },
	{ "mmDCP4_DC_LUT_BLACK_OFFSET_BLUE", REG_MMIO, 0x4281, NULL, 0, 0, 0 },
	{ "mmDCP4_DC_LUT_BLACK_OFFSET_GREEN", REG_MMIO, 0x4282, NULL, 0, 0, 0 },
	{ "mmDCP4_DC_LUT_BLACK_OFFSET_RED", REG_MMIO, 0x4283, NULL, 0, 0, 0 },
	{ "mmDCP4_DC_LUT_WHITE_OFFSET_BLUE", REG_MMIO, 0x4284, NULL, 0, 0, 0 },
	{ "mmDCP4_DC_LUT_WHITE_OFFSET_GREEN", REG_MMIO, 0x4285, NULL, 0, 0, 0 },
	{ "mmDCP4_DC_LUT_WHITE_OFFSET_RED", REG_MMIO, 0x4286, NULL, 0, 0, 0 },
	{ "mmDCP4_DCP_CRC_CONTROL", REG_MMIO, 0x4287, NULL, 0, 0, 0 },
	{ "mmDCP4_DCP_CRC_MASK", REG_MMIO, 0x4288, NULL, 0, 0, 0 },
	{ "mmDCP4_DCP_CRC_CURRENT", REG_MMIO, 0x4289, NULL, 0, 0, 0 },
	{ "mmDCP4_DVMM_PTE_CONTROL", REG_MMIO, 0x428a, NULL, 0, 0, 0 },
	{ "mmDCP4_DCP_CRC_LAST", REG_MMIO, 0x428b, NULL, 0, 0, 0 },
	{ "mmDCP4_DVMM_PTE_ARB_CONTROL", REG_MMIO, 0x428c, NULL, 0, 0, 0 },
	{ "mmDCP4_DCP_DEBUG", REG_MMIO, 0x428d, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_FLIP_RATE_CNTL", REG_MMIO, 0x428e, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE2_XDMA_MSTR_CACHE_BASE_ADDR_HIGH", REG_MMIO, 0x429, NULL, 0, 0, 0 },
	{ "mmDCP4_DCP_GSL_CONTROL", REG_MMIO, 0x4290, NULL, 0, 0, 0 },
	{ "mmDCP4_DCP_LB_DATA_GAP_BETWEEN_CHUNK", REG_MMIO, 0x4291, NULL, 0, 0, 0 },
	{ "mmDCP4_DCP_DEBUG_SG", REG_MMIO, 0x4292, NULL, 0, 0, 0 },
	{ "mmDCP4_DCP_DVMM_DEBUG", REG_MMIO, 0x4293, NULL, 0, 0, 0 },
	{ "mmDCP4_DCP_DEBUG_SG2", REG_MMIO, 0x4294, NULL, 0, 0, 0 },
	{ "mmDCP4_DCP_TEST_DEBUG_INDEX", REG_MMIO, 0x4295, NULL, 0, 0, 0 },
	{ "mmDCP4_DCP_TEST_DEBUG_DATA", REG_MMIO, 0x4296, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_STEREOSYNC_FLIP", REG_MMIO, 0x4297, NULL, 0, 0, 0 },
	{ "mmDCP4_DCP_DEBUG2", REG_MMIO, 0x4298, NULL, 0, 0, 0 },
	{ "mmDCP4_CUR_REQUEST_FILTER_CNTL", REG_MMIO, 0x4299, NULL, 0, 0, 0 },
	{ "mmDCP4_CUR_STEREO_CONTROL", REG_MMIO, 0x429a, NULL, 0, 0, 0 },
	{ "mmDCP4_OUT_CLAMP_CONTROL_G_Y", REG_MMIO, 0x429c, NULL, 0, 0, 0 },
	{ "mmDCP4_OUT_CLAMP_CONTROL_B_CB", REG_MMIO, 0x429d, NULL, 0, 0, 0 },
	{ "mmDCP4_HW_ROTATION", REG_MMIO, 0x429e, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL", REG_MMIO, 0x429f, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE2_XDMA_MSTR_CACHE", REG_MMIO, 0x42a, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CONTROL", REG_MMIO, 0x42a0, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_LUT_INDEX", REG_MMIO, 0x42a1, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_LUT_DATA", REG_MMIO, 0x42a2, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_LUT_WRITE_EN_MASK", REG_MMIO, 0x42a3, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLA_START_CNTL", REG_MMIO, 0x42a4, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLA_SLOPE_CNTL", REG_MMIO, 0x42a5, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLA_END_CNTL1", REG_MMIO, 0x42a6, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLA_END_CNTL2", REG_MMIO, 0x42a7, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLA_REGION_0_1", REG_MMIO, 0x42a8, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLA_REGION_2_3", REG_MMIO, 0x42a9, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLA_REGION_4_5", REG_MMIO, 0x42aa, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLA_REGION_6_7", REG_MMIO, 0x42ab, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLA_REGION_8_9", REG_MMIO, 0x42ac, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLA_REGION_10_11", REG_MMIO, 0x42ad, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLA_REGION_12_13", REG_MMIO, 0x42ae, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLA_REGION_14_15", REG_MMIO, 0x42af, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE2_XDMA_MSTR_CHANNEL_START", REG_MMIO, 0x42b, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLB_START_CNTL", REG_MMIO, 0x42b0, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLB_SLOPE_CNTL", REG_MMIO, 0x42b1, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLB_END_CNTL1", REG_MMIO, 0x42b2, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLB_END_CNTL2", REG_MMIO, 0x42b3, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLB_REGION_0_1", REG_MMIO, 0x42b4, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLB_REGION_2_3", REG_MMIO, 0x42b5, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLB_REGION_4_5", REG_MMIO, 0x42b6, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLB_REGION_6_7", REG_MMIO, 0x42b7, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLB_REGION_8_9", REG_MMIO, 0x42b8, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLB_REGION_10_11", REG_MMIO, 0x42b9, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLB_REGION_12_13", REG_MMIO, 0x42ba, NULL, 0, 0, 0 },
	{ "mmDCP4_REGAMMA_CNTLB_REGION_14_15", REG_MMIO, 0x42bb, NULL, 0, 0, 0 },
	{ "mmDCP4_ALPHA_CONTROL", REG_MMIO, 0x42bc, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS", REG_MMIO, 0x42bd, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x42be, NULL, 0, 0, 0 },
	{ "mmDCP4_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS", REG_MMIO, 0x42bf, NULL, 0, 0, 0 },
	{ "mmLB4_LB_DATA_FORMAT", REG_MMIO, 0x42c0, NULL, 0, 0, 0 },
	{ "mmLB4_LB_MEMORY_CTRL", REG_MMIO, 0x42c1, NULL, 0, 0, 0 },
	{ "mmLB4_LB_MEMORY_SIZE_STATUS", REG_MMIO, 0x42c2, NULL, 0, 0, 0 },
	{ "mmLB4_LB_DESKTOP_HEIGHT", REG_MMIO, 0x42c3, NULL, 0, 0, 0 },
	{ "mmLB4_LB_VLINE_START_END", REG_MMIO, 0x42c4, NULL, 0, 0, 0 },
	{ "mmLB4_LB_VLINE2_START_END", REG_MMIO, 0x42c5, NULL, 0, 0, 0 },
	{ "mmLB4_LB_V_COUNTER", REG_MMIO, 0x42c6, NULL, 0, 0, 0 },
	{ "mmLB4_LB_SNAPSHOT_V_COUNTER", REG_MMIO, 0x42c7, NULL, 0, 0, 0 },
	{ "mmLB4_LB_INTERRUPT_MASK", REG_MMIO, 0x42c8, NULL, 0, 0, 0 },
	{ "mmLB4_LB_VLINE_STATUS", REG_MMIO, 0x42c9, NULL, 0, 0, 0 },
	{ "mmLB4_LB_VLINE2_STATUS", REG_MMIO, 0x42ca, NULL, 0, 0, 0 },
	{ "mmLB4_LB_VBLANK_STATUS", REG_MMIO, 0x42cb, NULL, 0, 0, 0 },
	{ "mmLB4_LB_SYNC_RESET_SEL", REG_MMIO, 0x42cc, NULL, 0, 0, 0 },
	{ "mmLB4_LB_BLACK_KEYER_R_CR", REG_MMIO, 0x42cd, NULL, 0, 0, 0 },
	{ "mmLB4_LB_BLACK_KEYER_G_Y", REG_MMIO, 0x42ce, NULL, 0, 0, 0 },
	{ "mmLB4_LB_BLACK_KEYER_B_CB", REG_MMIO, 0x42cf, NULL, 0, 0, 0 },
	{ "mmLB4_LB_KEYER_COLOR_CTRL", REG_MMIO, 0x42d0, NULL, 0, 0, 0 },
	{ "mmLB4_LB_KEYER_COLOR_R_CR", REG_MMIO, 0x42d1, NULL, 0, 0, 0 },
	{ "mmLB4_LB_KEYER_COLOR_G_Y", REG_MMIO, 0x42d2, NULL, 0, 0, 0 },
	{ "mmLB4_LB_KEYER_COLOR_B_CB", REG_MMIO, 0x42d3, NULL, 0, 0, 0 },
	{ "mmLB4_LB_KEYER_COLOR_REP_R_CR", REG_MMIO, 0x42d4, NULL, 0, 0, 0 },
	{ "mmLB4_LB_KEYER_COLOR_REP_G_Y", REG_MMIO, 0x42d5, NULL, 0, 0, 0 },
	{ "mmLB4_LB_KEYER_COLOR_REP_B_CB", REG_MMIO, 0x42d6, NULL, 0, 0, 0 },
	{ "mmLB4_LB_BUFFER_LEVEL_STATUS", REG_MMIO, 0x42d7, NULL, 0, 0, 0 },
	{ "mmLB4_LB_BUFFER_URGENCY_CTRL", REG_MMIO, 0x42d8, NULL, 0, 0, 0 },
	{ "mmLB4_LB_BUFFER_URGENCY_STATUS", REG_MMIO, 0x42d9, NULL, 0, 0, 0 },
	{ "mmLB4_LB_BUFFER_STATUS", REG_MMIO, 0x42da, NULL, 0, 0, 0 },
	{ "mmLB4_LB_NO_OUTSTANDING_REQ_STATUS", REG_MMIO, 0x42dc, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE2_XDMA_MSTR_PERFMEAS_STATUS", REG_MMIO, 0x42e, NULL, 0, 0, 0 },
	{ "mmLB4_MVP_AFR_FLIP_MODE", REG_MMIO, 0x42e0, NULL, 0, 0, 0 },
	{ "mmLB4_MVP_AFR_FLIP_FIFO_CNTL", REG_MMIO, 0x42e1, NULL, 0, 0, 0 },
	{ "mmLB4_MVP_FLIP_LINE_NUM_INSERT", REG_MMIO, 0x42e2, NULL, 0, 0, 0 },
	{ "mmLB4_DC_MVP_LB_CONTROL", REG_MMIO, 0x42e3, NULL, 0, 0, 0 },
	{ "mmLB4_LB_DEBUG", REG_MMIO, 0x42e4, NULL, 0, 0, 0 },
	{ "mmLB4_LB_DEBUG2", REG_MMIO, 0x42e5, NULL, 0, 0, 0 },
	{ "mmLB4_LB_DEBUG3", REG_MMIO, 0x42e6, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE2_XDMA_MSTR_PERFMEAS_CNTL", REG_MMIO, 0x42f, NULL, 0, 0, 0 },
	{ "mmLB4_LB_TEST_DEBUG_INDEX", REG_MMIO, 0x42fe, NULL, 0, 0, 0 },
	{ "mmLB4_LB_TEST_DEBUG_DATA", REG_MMIO, 0x42ff, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE3_XDMA_MSTR_PIPE_CNTL", REG_MMIO, 0x430, NULL, 0, 0, 0 },
	{ "mmDCFE4_DCFE_CLOCK_CONTROL", REG_MMIO, 0x4300, NULL, 0, 0, 0 },
	{ "mmDCFE4_DCFE_SOFT_RESET", REG_MMIO, 0x4301, NULL, 0, 0, 0 },
	{ "mmDCFE4_DCFE_DBG_CONFIG", REG_MMIO, 0x4302, NULL, 0, 0, 0 },
	{ "mmDCFE4_DCFE_MEM_PWR_CTRL", REG_MMIO, 0x4303, NULL, 0, 0, 0 },
	{ "mmDCFE4_DCFE_MEM_PWR_CTRL2", REG_MMIO, 0x4304, NULL, 0, 0, 0 },
	{ "mmDCFE4_DCFE_MEM_PWR_STATUS", REG_MMIO, 0x4305, NULL, 0, 0, 0 },
	{ "mmDCFE4_DCFE_MISC", REG_MMIO, 0x4306, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE3_XDMA_MSTR_READ_COMMAND", REG_MMIO, 0x431, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE3_XDMA_MSTR_CHANNEL_DIM", REG_MMIO, 0x432, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON7_PERFCOUNTER_CNTL", REG_MMIO, 0x4324, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON7_PERFCOUNTER_STATE", REG_MMIO, 0x4325, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON7_PERFMON_CVALUE_INT_MISC", REG_MMIO, 0x4326, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON7_PERFMON_CNTL", REG_MMIO, 0x4327, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON7_PERFMON_CVALUE_LOW", REG_MMIO, 0x4328, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON7_PERFMON_HI", REG_MMIO, 0x4329, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON7_PERFMON_LOW", REG_MMIO, 0x432a, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON7_PERFMON_TEST_DEBUG_INDEX", REG_MMIO, 0x432b, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON7_PERFMON_TEST_DEBUG_DATA", REG_MMIO, 0x432c, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON7_PERFMON_CNTL2", REG_MMIO, 0x432e, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE3_XDMA_MSTR_HEIGHT", REG_MMIO, 0x433, NULL, 0, 0, 0 },
	{ "mmDMIF_PG4_DPG_PIPE_ARBITRATION_CONTROL1", REG_MMIO, 0x4330, NULL, 0, 0, 0 },
	{ "mmDMIF_PG4_DPG_PIPE_ARBITRATION_CONTROL2", REG_MMIO, 0x4331, NULL, 0, 0, 0 },
	{ "mmDMIF_PG4_DPG_WATERMARK_MASK_CONTROL", REG_MMIO, 0x4332, NULL, 0, 0, 0 },
	{ "mmDMIF_PG4_DPG_PIPE_URGENCY_CONTROL", REG_MMIO, 0x4333, NULL, 0, 0, 0 },
	{ "mmDMIF_PG4_DPG_PIPE_DPM_CONTROL", REG_MMIO, 0x4334, NULL, 0, 0, 0 },
	{ "mmDMIF_PG4_DPG_PIPE_STUTTER_CONTROL", REG_MMIO, 0x4335, NULL, 0, 0, 0 },
	{ "mmDMIF_PG4_DPG_PIPE_NB_PSTATE_CHANGE_CONTROL", REG_MMIO, 0x4336, NULL, 0, 0, 0 },
	{ "mmDMIF_PG4_DPG_PIPE_STUTTER_CONTROL_NONLPTCH", REG_MMIO, 0x4337, NULL, 0, 0, 0 },
	{ "mmDMIF_PG4_DPG_TEST_DEBUG_INDEX", REG_MMIO, 0x4338, NULL, 0, 0, 0 },
	{ "mmDMIF_PG4_DPG_TEST_DEBUG_DATA", REG_MMIO, 0x4339, NULL, 0, 0, 0 },
	{ "mmDMIF_PG4_DPG_REPEATER_PROGRAM", REG_MMIO, 0x433a, NULL, 0, 0, 0 },
	{ "mmDMIF_PG4_DPG_HW_DEBUG_A", REG_MMIO, 0x433b, NULL, 0, 0, 0 },
	{ "mmDMIF_PG4_DPG_HW_DEBUG_B", REG_MMIO, 0x433c, NULL, 0, 0, 0 },
	{ "mmDMIF_PG4_DPG_HW_DEBUG_11", REG_MMIO, 0x433d, NULL, 0, 0, 0 },
	{ "mmDMIF_PG4_DPG_CHK_PRE_PROC_CNTL", REG_MMIO, 0x433e, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE3_XDMA_MSTR_REMOTE_SURFACE_BASE", REG_MMIO, 0x434, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_COEF_RAM_SELECT", REG_MMIO, 0x4340, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_COEF_RAM_TAP_DATA", REG_MMIO, 0x4341, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_MODE", REG_MMIO, 0x4342, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_TAP_CONTROL", REG_MMIO, 0x4343, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_CONTROL", REG_MMIO, 0x4344, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_BYPASS_CONTROL", REG_MMIO, 0x4345, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_MANUAL_REPLICATE_CONTROL", REG_MMIO, 0x4346, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_AUTOMATIC_MODE_CONTROL", REG_MMIO, 0x4347, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_HORZ_FILTER_CONTROL", REG_MMIO, 0x4348, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_HORZ_FILTER_SCALE_RATIO", REG_MMIO, 0x4349, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_HORZ_FILTER_INIT", REG_MMIO, 0x434a, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_VERT_FILTER_CONTROL", REG_MMIO, 0x434b, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_VERT_FILTER_SCALE_RATIO", REG_MMIO, 0x434c, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_VERT_FILTER_INIT", REG_MMIO, 0x434d, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_VERT_FILTER_INIT_BOT", REG_MMIO, 0x434e, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_ROUND_OFFSET", REG_MMIO, 0x434f, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE3_XDMA_MSTR_REMOTE_SURFACE_BASE_HIGH", REG_MMIO, 0x435, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_UPDATE", REG_MMIO, 0x4351, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_F_SHARP_CONTROL", REG_MMIO, 0x4353, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_ALU_CONTROL", REG_MMIO, 0x4354, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_COEF_RAM_CONFLICT_STATUS", REG_MMIO, 0x4355, NULL, 0, 0, 0 },
	{ "mmSCL4_VIEWPORT_START_SECONDARY", REG_MMIO, 0x435b, NULL, 0, 0, 0 },
	{ "mmSCL4_VIEWPORT_START", REG_MMIO, 0x435c, NULL, 0, 0, 0 },
	{ "mmSCL4_VIEWPORT_SIZE", REG_MMIO, 0x435d, NULL, 0, 0, 0 },
	{ "mmSCL4_EXT_OVERSCAN_LEFT_RIGHT", REG_MMIO, 0x435e, NULL, 0, 0, 0 },
	{ "mmSCL4_EXT_OVERSCAN_TOP_BOTTOM", REG_MMIO, 0x435f, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE3_XDMA_MSTR_REMOTE_GPU_ADDRESS", REG_MMIO, 0x436, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_MODE_CHANGE_DET1", REG_MMIO, 0x4360, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_MODE_CHANGE_DET2", REG_MMIO, 0x4361, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_MODE_CHANGE_DET3", REG_MMIO, 0x4362, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_MODE_CHANGE_MASK", REG_MMIO, 0x4363, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_DEBUG2", REG_MMIO, 0x4369, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_DEBUG", REG_MMIO, 0x436a, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_TEST_DEBUG_INDEX", REG_MMIO, 0x436b, NULL, 0, 0, 0 },
	{ "mmSCL4_SCL_TEST_DEBUG_DATA", REG_MMIO, 0x436c, NULL, 0, 0, 0 },
	{ "mmBLND4_BLND_CONTROL", REG_MMIO, 0x436d, NULL, 0, 0, 0 },
	{ "mmBLND4_BLND_SM_CONTROL2", REG_MMIO, 0x436e, NULL, 0, 0, 0 },
	{ "mmBLND4_BLND_CONTROL2", REG_MMIO, 0x436f, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE3_XDMA_MSTR_REMOTE_GPU_ADDRESS_HIGH", REG_MMIO, 0x437, NULL, 0, 0, 0 },
	{ "mmBLND4_BLND_UPDATE", REG_MMIO, 0x4370, NULL, 0, 0, 0 },
	{ "mmBLND4_BLND_UNDERFLOW_INTERRUPT", REG_MMIO, 0x4371, NULL, 0, 0, 0 },
	{ "mmBLND4_BLND_V_UPDATE_LOCK", REG_MMIO, 0x4373, NULL, 0, 0, 0 },
	{ "mmBLND4_BLND_DEBUG", REG_MMIO, 0x4374, NULL, 0, 0, 0 },
	{ "mmBLND4_BLND_TEST_DEBUG_INDEX", REG_MMIO, 0x4375, NULL, 0, 0, 0 },
	{ "mmBLND4_BLND_TEST_DEBUG_DATA", REG_MMIO, 0x4376, NULL, 0, 0, 0 },
	{ "mmBLND4_BLND_REG_UPDATE_STATUS", REG_MMIO, 0x4377, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_3D_STRUCTURE_CONTROL", REG_MMIO, 0x4378, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_GSL_VSYNC_GAP", REG_MMIO, 0x4379, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_GSL_WINDOW", REG_MMIO, 0x437a, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_GSL_CONTROL", REG_MMIO, 0x437b, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_H_BLANK_EARLY_NUM", REG_MMIO, 0x437d, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE3_XDMA_MSTR_CACHE_BASE_ADDR", REG_MMIO, 0x438, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_H_TOTAL", REG_MMIO, 0x4380, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_H_BLANK_START_END", REG_MMIO, 0x4381, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_H_SYNC_A", REG_MMIO, 0x4382, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_H_SYNC_A_CNTL", REG_MMIO, 0x4383, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_H_SYNC_B", REG_MMIO, 0x4384, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_H_SYNC_B_CNTL", REG_MMIO, 0x4385, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_VBI_END", REG_MMIO, 0x4386, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_V_TOTAL", REG_MMIO, 0x4387, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_V_TOTAL_MIN", REG_MMIO, 0x4388, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_V_TOTAL_MAX", REG_MMIO, 0x4389, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_V_TOTAL_CONTROL", REG_MMIO, 0x438a, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_V_TOTAL_INT_STATUS", REG_MMIO, 0x438b, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_VSYNC_NOM_INT_STATUS", REG_MMIO, 0x438c, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_V_BLANK_START_END", REG_MMIO, 0x438d, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_V_SYNC_A", REG_MMIO, 0x438e, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_V_SYNC_A_CNTL", REG_MMIO, 0x438f, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE3_XDMA_MSTR_CACHE_BASE_ADDR_HIGH", REG_MMIO, 0x439, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_V_SYNC_B", REG_MMIO, 0x4390, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_V_SYNC_B_CNTL", REG_MMIO, 0x4391, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_DTMTEST_CNTL", REG_MMIO, 0x4392, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_DTMTEST_STATUS_POSITION", REG_MMIO, 0x4393, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_TRIGA_CNTL", REG_MMIO, 0x4394, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_TRIGA_MANUAL_TRIG", REG_MMIO, 0x4395, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_TRIGB_CNTL", REG_MMIO, 0x4396, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_TRIGB_MANUAL_TRIG", REG_MMIO, 0x4397, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_FORCE_COUNT_NOW_CNTL", REG_MMIO, 0x4398, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_FLOW_CONTROL", REG_MMIO, 0x4399, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_STEREO_FORCE_NEXT_EYE", REG_MMIO, 0x439a, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_AVSYNC_COUNTER", REG_MMIO, 0x439b, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_CONTROL", REG_MMIO, 0x439c, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_BLANK_CONTROL", REG_MMIO, 0x439d, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_INTERLACE_CONTROL", REG_MMIO, 0x439e, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_INTERLACE_STATUS", REG_MMIO, 0x439f, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE3_XDMA_MSTR_CACHE", REG_MMIO, 0x43a, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_FIELD_INDICATION_CONTROL", REG_MMIO, 0x43a0, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_PIXEL_DATA_READBACK0", REG_MMIO, 0x43a1, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_PIXEL_DATA_READBACK1", REG_MMIO, 0x43a2, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_STATUS", REG_MMIO, 0x43a3, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_STATUS_POSITION", REG_MMIO, 0x43a4, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_NOM_VERT_POSITION", REG_MMIO, 0x43a5, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_STATUS_FRAME_COUNT", REG_MMIO, 0x43a6, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_STATUS_VF_COUNT", REG_MMIO, 0x43a7, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_STATUS_HV_COUNT", REG_MMIO, 0x43a8, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_COUNT_CONTROL", REG_MMIO, 0x43a9, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_COUNT_RESET", REG_MMIO, 0x43aa, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE", REG_MMIO, 0x43ab, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_VERT_SYNC_CONTROL", REG_MMIO, 0x43ac, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_STEREO_STATUS", REG_MMIO, 0x43ad, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_STEREO_CONTROL", REG_MMIO, 0x43ae, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_SNAPSHOT_STATUS", REG_MMIO, 0x43af, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE3_XDMA_MSTR_CHANNEL_START", REG_MMIO, 0x43b, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_SNAPSHOT_CONTROL", REG_MMIO, 0x43b0, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_SNAPSHOT_POSITION", REG_MMIO, 0x43b1, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_SNAPSHOT_FRAME", REG_MMIO, 0x43b2, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_START_LINE_CONTROL", REG_MMIO, 0x43b3, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_INTERRUPT_CONTROL", REG_MMIO, 0x43b4, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_UPDATE_LOCK", REG_MMIO, 0x43b5, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_DOUBLE_BUFFER_CONTROL", REG_MMIO, 0x43b6, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_VGA_PARAMETER_CAPTURE_MODE", REG_MMIO, 0x43b7, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_TEST_PATTERN_CONTROL", REG_MMIO, 0x43ba, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_TEST_PATTERN_PARAMETERS", REG_MMIO, 0x43bb, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_TEST_PATTERN_COLOR", REG_MMIO, 0x43bc, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_MASTER_UPDATE_LOCK", REG_MMIO, 0x43bd, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_MASTER_UPDATE_MODE", REG_MMIO, 0x43be, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_MVP_INBAND_CNTL_INSERT", REG_MMIO, 0x43bf, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_MVP_INBAND_CNTL_INSERT_TIMER", REG_MMIO, 0x43c0, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_MVP_STATUS", REG_MMIO, 0x43c1, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_MASTER_EN", REG_MMIO, 0x43c2, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_ALLOW_STOP_OFF_V_CNT", REG_MMIO, 0x43c3, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_V_UPDATE_INT_STATUS", REG_MMIO, 0x43c4, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_TEST_DEBUG_INDEX", REG_MMIO, 0x43c6, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_TEST_DEBUG_DATA", REG_MMIO, 0x43c7, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_OVERSCAN_COLOR", REG_MMIO, 0x43c8, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_OVERSCAN_COLOR_EXT", REG_MMIO, 0x43c9, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_BLANK_DATA_COLOR", REG_MMIO, 0x43ca, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_BLANK_DATA_COLOR_EXT", REG_MMIO, 0x43cb, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_BLACK_COLOR", REG_MMIO, 0x43cc, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_BLACK_COLOR_EXT", REG_MMIO, 0x43cd, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_VERTICAL_INTERRUPT0_POSITION", REG_MMIO, 0x43ce, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_VERTICAL_INTERRUPT0_CONTROL", REG_MMIO, 0x43cf, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_VERTICAL_INTERRUPT1_POSITION", REG_MMIO, 0x43d0, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_VERTICAL_INTERRUPT1_CONTROL", REG_MMIO, 0x43d1, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_VERTICAL_INTERRUPT2_POSITION", REG_MMIO, 0x43d2, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_VERTICAL_INTERRUPT2_CONTROL", REG_MMIO, 0x43d3, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_CRC_CNTL", REG_MMIO, 0x43d4, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_CRC0_WINDOWA_X_CONTROL", REG_MMIO, 0x43d5, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_CRC0_WINDOWA_Y_CONTROL", REG_MMIO, 0x43d6, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_CRC0_WINDOWB_X_CONTROL", REG_MMIO, 0x43d7, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_CRC0_WINDOWB_Y_CONTROL", REG_MMIO, 0x43d8, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_CRC0_DATA_RG", REG_MMIO, 0x43d9, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_CRC0_DATA_B", REG_MMIO, 0x43da, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_CRC1_WINDOWA_X_CONTROL", REG_MMIO, 0x43db, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_CRC1_WINDOWA_Y_CONTROL", REG_MMIO, 0x43dc, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_CRC1_WINDOWB_X_CONTROL", REG_MMIO, 0x43dd, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_CRC1_WINDOWB_Y_CONTROL", REG_MMIO, 0x43de, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_CRC1_DATA_RG", REG_MMIO, 0x43df, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE3_XDMA_MSTR_PERFMEAS_STATUS", REG_MMIO, 0x43e, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_CRC1_DATA_B", REG_MMIO, 0x43e0, NULL, 0, 0, 0 },
	{ "mmCRTC4_CRTC_STATIC_SCREEN_CONTROL", REG_MMIO, 0x43e7, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_CLAMP_COMPONENT_R", REG_MMIO, 0x43e8, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_CLAMP_COMPONENT_G", REG_MMIO, 0x43e9, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_CLAMP_COMPONENT_B", REG_MMIO, 0x43ea, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_TEST_DEBUG_INDEX", REG_MMIO, 0x43eb, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_TEST_DEBUG_DATA", REG_MMIO, 0x43ec, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_DYNAMIC_EXP_CNTL", REG_MMIO, 0x43ed, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_CONTROL", REG_MMIO, 0x43ee, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE3_XDMA_MSTR_PERFMEAS_CNTL", REG_MMIO, 0x43f, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_BIT_DEPTH_CONTROL", REG_MMIO, 0x43f2, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_DITHER_RAND_R_SEED", REG_MMIO, 0x43f3, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_DITHER_RAND_G_SEED", REG_MMIO, 0x43f4, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_DITHER_RAND_B_SEED", REG_MMIO, 0x43f5, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_TEMPORAL_DITHER_PATTERN_CONTROL", REG_MMIO, 0x43f6, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX", REG_MMIO, 0x43f7, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX", REG_MMIO, 0x43f8, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_CLAMP_CNTL", REG_MMIO, 0x43f9, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_CRC_CNTL", REG_MMIO, 0x43fa, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_CRC_SIG_RED_GREEN_MASK", REG_MMIO, 0x43fb, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_CRC_SIG_BLUE_CONTROL_MASK", REG_MMIO, 0x43fc, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_CRC_SIG_RED_GREEN", REG_MMIO, 0x43fd, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_CRC_SIG_BLUE_CONTROL", REG_MMIO, 0x43fe, NULL, 0, 0, 0 },
	{ "mmFMT4_FMT_DEBUG_CNTL", REG_MMIO, 0x43ff, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE4_XDMA_MSTR_PIPE_CNTL", REG_MMIO, 0x440, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_ENABLE", REG_MMIO, 0x4400, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_CONTROL", REG_MMIO, 0x4401, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_LUT_10BIT_BYPASS", REG_MMIO, 0x4402, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_SWAP_CNTL", REG_MMIO, 0x4403, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_PRIMARY_SURFACE_ADDRESS", REG_MMIO, 0x4404, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_SECONDARY_SURFACE_ADDRESS", REG_MMIO, 0x4405, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_PITCH", REG_MMIO, 0x4406, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x4407, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x4408, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_SURFACE_OFFSET_X", REG_MMIO, 0x4409, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_SURFACE_OFFSET_Y", REG_MMIO, 0x440a, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_X_START", REG_MMIO, 0x440b, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_Y_START", REG_MMIO, 0x440c, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_X_END", REG_MMIO, 0x440d, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_Y_END", REG_MMIO, 0x440e, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_SURFACE_COUNTER_CONTROL", REG_MMIO, 0x440f, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE4_XDMA_MSTR_READ_COMMAND", REG_MMIO, 0x441, NULL, 0, 0, 0 },
	{ "mmDCP5_INPUT_GAMMA_CONTROL", REG_MMIO, 0x4410, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_UPDATE", REG_MMIO, 0x4411, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_FLIP_CONTROL", REG_MMIO, 0x4412, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_SURFACE_ADDRESS_INUSE", REG_MMIO, 0x4413, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_DFQ_CONTROL", REG_MMIO, 0x4414, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_DFQ_STATUS", REG_MMIO, 0x4415, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_INTERRUPT_STATUS", REG_MMIO, 0x4416, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_INTERRUPT_CONTROL", REG_MMIO, 0x4417, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_SURFACE_ADDRESS_HIGH_INUSE", REG_MMIO, 0x4418, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_COMPRESS_SURFACE_ADDRESS", REG_MMIO, 0x4419, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_COMPRESS_PITCH", REG_MMIO, 0x441a, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x441b, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_PIPE_OUTSTANDING_REQUEST_LIMIT", REG_MMIO, 0x441c, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_SURFACE_COUNTER_OUTPUT", REG_MMIO, 0x441d, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE4_XDMA_MSTR_CHANNEL_DIM", REG_MMIO, 0x442, NULL, 0, 0, 0 },
	{ "mmDCP5_PRESCALE_GRPH_CONTROL", REG_MMIO, 0x442d, NULL, 0, 0, 0 },
	{ "mmDCP5_PRESCALE_VALUES_GRPH_R", REG_MMIO, 0x442e, NULL, 0, 0, 0 },
	{ "mmDCP5_PRESCALE_VALUES_GRPH_G", REG_MMIO, 0x442f, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE4_XDMA_MSTR_HEIGHT", REG_MMIO, 0x443, NULL, 0, 0, 0 },
	{ "mmDCP5_PRESCALE_VALUES_GRPH_B", REG_MMIO, 0x4430, NULL, 0, 0, 0 },
	{ "mmDCP5_INPUT_CSC_CONTROL", REG_MMIO, 0x4435, NULL, 0, 0, 0 },
	{ "mmDCP5_INPUT_CSC_C11_C12", REG_MMIO, 0x4436, NULL, 0, 0, 0 },
	{ "mmDCP5_INPUT_CSC_C13_C14", REG_MMIO, 0x4437, NULL, 0, 0, 0 },
	{ "mmDCP5_INPUT_CSC_C21_C22", REG_MMIO, 0x4438, NULL, 0, 0, 0 },
	{ "mmDCP5_INPUT_CSC_C23_C24", REG_MMIO, 0x4439, NULL, 0, 0, 0 },
	{ "mmDCP5_INPUT_CSC_C31_C32", REG_MMIO, 0x443a, NULL, 0, 0, 0 },
	{ "mmDCP5_INPUT_CSC_C33_C34", REG_MMIO, 0x443b, NULL, 0, 0, 0 },
	{ "mmDCP5_OUTPUT_CSC_CONTROL", REG_MMIO, 0x443c, NULL, 0, 0, 0 },
	{ "mmDCP5_OUTPUT_CSC_C11_C12", REG_MMIO, 0x443d, NULL, 0, 0, 0 },
	{ "mmDCP5_OUTPUT_CSC_C13_C14", REG_MMIO, 0x443e, NULL, 0, 0, 0 },
	{ "mmDCP5_OUTPUT_CSC_C21_C22", REG_MMIO, 0x443f, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE4_XDMA_MSTR_REMOTE_SURFACE_BASE", REG_MMIO, 0x444, NULL, 0, 0, 0 },
	{ "mmDCP5_OUTPUT_CSC_C23_C24", REG_MMIO, 0x4440, NULL, 0, 0, 0 },
	{ "mmDCP5_OUTPUT_CSC_C31_C32", REG_MMIO, 0x4441, NULL, 0, 0, 0 },
	{ "mmDCP5_OUTPUT_CSC_C33_C34", REG_MMIO, 0x4442, NULL, 0, 0, 0 },
	{ "mmDCP5_COMM_MATRIXA_TRANS_C11_C12", REG_MMIO, 0x4443, NULL, 0, 0, 0 },
	{ "mmDCP5_COMM_MATRIXA_TRANS_C13_C14", REG_MMIO, 0x4444, NULL, 0, 0, 0 },
	{ "mmDCP5_COMM_MATRIXA_TRANS_C21_C22", REG_MMIO, 0x4445, NULL, 0, 0, 0 },
	{ "mmDCP5_COMM_MATRIXA_TRANS_C23_C24", REG_MMIO, 0x4446, NULL, 0, 0, 0 },
	{ "mmDCP5_COMM_MATRIXA_TRANS_C31_C32", REG_MMIO, 0x4447, NULL, 0, 0, 0 },
	{ "mmDCP5_COMM_MATRIXA_TRANS_C33_C34", REG_MMIO, 0x4448, NULL, 0, 0, 0 },
	{ "mmDCP5_COMM_MATRIXB_TRANS_C11_C12", REG_MMIO, 0x4449, NULL, 0, 0, 0 },
	{ "mmDCP5_COMM_MATRIXB_TRANS_C13_C14", REG_MMIO, 0x444a, NULL, 0, 0, 0 },
	{ "mmDCP5_COMM_MATRIXB_TRANS_C21_C22", REG_MMIO, 0x444b, NULL, 0, 0, 0 },
	{ "mmDCP5_COMM_MATRIXB_TRANS_C23_C24", REG_MMIO, 0x444c, NULL, 0, 0, 0 },
	{ "mmDCP5_COMM_MATRIXB_TRANS_C31_C32", REG_MMIO, 0x444d, NULL, 0, 0, 0 },
	{ "mmDCP5_COMM_MATRIXB_TRANS_C33_C34", REG_MMIO, 0x444e, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE4_XDMA_MSTR_REMOTE_SURFACE_BASE_HIGH", REG_MMIO, 0x445, NULL, 0, 0, 0 },
	{ "mmDCP5_DENORM_CONTROL", REG_MMIO, 0x4450, NULL, 0, 0, 0 },
	{ "mmDCP5_OUT_ROUND_CONTROL", REG_MMIO, 0x4451, NULL, 0, 0, 0 },
	{ "mmDCP5_OUT_CLAMP_CONTROL_R_CR", REG_MMIO, 0x4452, NULL, 0, 0, 0 },
	{ "mmDCP5_KEY_CONTROL", REG_MMIO, 0x4453, NULL, 0, 0, 0 },
	{ "mmDCP5_KEY_RANGE_ALPHA", REG_MMIO, 0x4454, NULL, 0, 0, 0 },
	{ "mmDCP5_KEY_RANGE_RED", REG_MMIO, 0x4455, NULL, 0, 0, 0 },
	{ "mmDCP5_KEY_RANGE_GREEN", REG_MMIO, 0x4456, NULL, 0, 0, 0 },
	{ "mmDCP5_KEY_RANGE_BLUE", REG_MMIO, 0x4457, NULL, 0, 0, 0 },
	{ "mmDCP5_DEGAMMA_CONTROL", REG_MMIO, 0x4458, NULL, 0, 0, 0 },
	{ "mmDCP5_GAMUT_REMAP_CONTROL", REG_MMIO, 0x4459, NULL, 0, 0, 0 },
	{ "mmDCP5_GAMUT_REMAP_C11_C12", REG_MMIO, 0x445a, NULL, 0, 0, 0 },
	{ "mmDCP5_GAMUT_REMAP_C13_C14", REG_MMIO, 0x445b, NULL, 0, 0, 0 },
	{ "mmDCP5_GAMUT_REMAP_C21_C22", REG_MMIO, 0x445c, NULL, 0, 0, 0 },
	{ "mmDCP5_GAMUT_REMAP_C23_C24", REG_MMIO, 0x445d, NULL, 0, 0, 0 },
	{ "mmDCP5_GAMUT_REMAP_C31_C32", REG_MMIO, 0x445e, NULL, 0, 0, 0 },
	{ "mmDCP5_GAMUT_REMAP_C33_C34", REG_MMIO, 0x445f, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE4_XDMA_MSTR_REMOTE_GPU_ADDRESS", REG_MMIO, 0x446, NULL, 0, 0, 0 },
	{ "mmDCP5_DCP_SPATIAL_DITHER_CNTL", REG_MMIO, 0x4460, NULL, 0, 0, 0 },
	{ "mmDCP5_DCP_FP_CONVERTED_FIELD", REG_MMIO, 0x4465, NULL, 0, 0, 0 },
	{ "mmDCP5_CUR_CONTROL", REG_MMIO, 0x4466, NULL, 0, 0, 0 },
	{ "mmDCP5_CUR_SURFACE_ADDRESS", REG_MMIO, 0x4467, NULL, 0, 0, 0 },
	{ "mmDCP5_CUR_SIZE", REG_MMIO, 0x4468, NULL, 0, 0, 0 },
	{ "mmDCP5_CUR_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x4469, NULL, 0, 0, 0 },
	{ "mmDCP5_CUR_POSITION", REG_MMIO, 0x446a, NULL, 0, 0, 0 },
	{ "mmDCP5_CUR_HOT_SPOT", REG_MMIO, 0x446b, NULL, 0, 0, 0 },
	{ "mmDCP5_CUR_COLOR1", REG_MMIO, 0x446c, NULL, 0, 0, 0 },
	{ "mmDCP5_CUR_COLOR2", REG_MMIO, 0x446d, NULL, 0, 0, 0 },
	{ "mmDCP5_CUR_UPDATE", REG_MMIO, 0x446e, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE4_XDMA_MSTR_REMOTE_GPU_ADDRESS_HIGH", REG_MMIO, 0x447, NULL, 0, 0, 0 },
	{ "mmDCP5_DC_LUT_RW_MODE", REG_MMIO, 0x4478, NULL, 0, 0, 0 },
	{ "mmDCP5_DC_LUT_RW_INDEX", REG_MMIO, 0x4479, NULL, 0, 0, 0 },
	{ "mmDCP5_DC_LUT_SEQ_COLOR", REG_MMIO, 0x447a, NULL, 0, 0, 0 },
	{ "mmDCP5_DC_LUT_PWL_DATA", REG_MMIO, 0x447b, NULL, 0, 0, 0 },
	{ "mmDCP5_DC_LUT_30_COLOR", REG_MMIO, 0x447c, NULL, 0, 0, 0 },
	{ "mmDCP5_DC_LUT_VGA_ACCESS_ENABLE", REG_MMIO, 0x447d, NULL, 0, 0, 0 },
	{ "mmDCP5_DC_LUT_WRITE_EN_MASK", REG_MMIO, 0x447e, NULL, 0, 0, 0 },
	{ "mmDCP5_DC_LUT_AUTOFILL", REG_MMIO, 0x447f, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE4_XDMA_MSTR_CACHE_BASE_ADDR", REG_MMIO, 0x448, NULL, 0, 0, 0 },
	{ "mmDCP5_DC_LUT_CONTROL", REG_MMIO, 0x4480, NULL, 0, 0, 0 },
	{ "mmDCP5_DC_LUT_BLACK_OFFSET_BLUE", REG_MMIO, 0x4481, NULL, 0, 0, 0 },
	{ "mmDCP5_DC_LUT_BLACK_OFFSET_GREEN", REG_MMIO, 0x4482, NULL, 0, 0, 0 },
	{ "mmDCP5_DC_LUT_BLACK_OFFSET_RED", REG_MMIO, 0x4483, NULL, 0, 0, 0 },
	{ "mmDCP5_DC_LUT_WHITE_OFFSET_BLUE", REG_MMIO, 0x4484, NULL, 0, 0, 0 },
	{ "mmDCP5_DC_LUT_WHITE_OFFSET_GREEN", REG_MMIO, 0x4485, NULL, 0, 0, 0 },
	{ "mmDCP5_DC_LUT_WHITE_OFFSET_RED", REG_MMIO, 0x4486, NULL, 0, 0, 0 },
	{ "mmDCP5_DCP_CRC_CONTROL", REG_MMIO, 0x4487, NULL, 0, 0, 0 },
	{ "mmDCP5_DCP_CRC_MASK", REG_MMIO, 0x4488, NULL, 0, 0, 0 },
	{ "mmDCP5_DCP_CRC_CURRENT", REG_MMIO, 0x4489, NULL, 0, 0, 0 },
	{ "mmDCP5_DVMM_PTE_CONTROL", REG_MMIO, 0x448a, NULL, 0, 0, 0 },
	{ "mmDCP5_DCP_CRC_LAST", REG_MMIO, 0x448b, NULL, 0, 0, 0 },
	{ "mmDCP5_DVMM_PTE_ARB_CONTROL", REG_MMIO, 0x448c, NULL, 0, 0, 0 },
	{ "mmDCP5_DCP_DEBUG", REG_MMIO, 0x448d, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_FLIP_RATE_CNTL", REG_MMIO, 0x448e, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE4_XDMA_MSTR_CACHE_BASE_ADDR_HIGH", REG_MMIO, 0x449, NULL, 0, 0, 0 },
	{ "mmDCP5_DCP_GSL_CONTROL", REG_MMIO, 0x4490, NULL, 0, 0, 0 },
	{ "mmDCP5_DCP_LB_DATA_GAP_BETWEEN_CHUNK", REG_MMIO, 0x4491, NULL, 0, 0, 0 },
	{ "mmDCP5_DCP_DEBUG_SG", REG_MMIO, 0x4492, NULL, 0, 0, 0 },
	{ "mmDCP5_DCP_DVMM_DEBUG", REG_MMIO, 0x4493, NULL, 0, 0, 0 },
	{ "mmDCP5_DCP_DEBUG_SG2", REG_MMIO, 0x4494, NULL, 0, 0, 0 },
	{ "mmDCP5_DCP_TEST_DEBUG_INDEX", REG_MMIO, 0x4495, NULL, 0, 0, 0 },
	{ "mmDCP5_DCP_TEST_DEBUG_DATA", REG_MMIO, 0x4496, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_STEREOSYNC_FLIP", REG_MMIO, 0x4497, NULL, 0, 0, 0 },
	{ "mmDCP5_DCP_DEBUG2", REG_MMIO, 0x4498, NULL, 0, 0, 0 },
	{ "mmDCP5_CUR_REQUEST_FILTER_CNTL", REG_MMIO, 0x4499, NULL, 0, 0, 0 },
	{ "mmDCP5_CUR_STEREO_CONTROL", REG_MMIO, 0x449a, NULL, 0, 0, 0 },
	{ "mmDCP5_OUT_CLAMP_CONTROL_G_Y", REG_MMIO, 0x449c, NULL, 0, 0, 0 },
	{ "mmDCP5_OUT_CLAMP_CONTROL_B_CB", REG_MMIO, 0x449d, NULL, 0, 0, 0 },
	{ "mmDCP5_HW_ROTATION", REG_MMIO, 0x449e, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL", REG_MMIO, 0x449f, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE4_XDMA_MSTR_CACHE", REG_MMIO, 0x44a, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CONTROL", REG_MMIO, 0x44a0, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_LUT_INDEX", REG_MMIO, 0x44a1, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_LUT_DATA", REG_MMIO, 0x44a2, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_LUT_WRITE_EN_MASK", REG_MMIO, 0x44a3, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLA_START_CNTL", REG_MMIO, 0x44a4, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLA_SLOPE_CNTL", REG_MMIO, 0x44a5, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLA_END_CNTL1", REG_MMIO, 0x44a6, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLA_END_CNTL2", REG_MMIO, 0x44a7, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLA_REGION_0_1", REG_MMIO, 0x44a8, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLA_REGION_2_3", REG_MMIO, 0x44a9, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLA_REGION_4_5", REG_MMIO, 0x44aa, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLA_REGION_6_7", REG_MMIO, 0x44ab, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLA_REGION_8_9", REG_MMIO, 0x44ac, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLA_REGION_10_11", REG_MMIO, 0x44ad, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLA_REGION_12_13", REG_MMIO, 0x44ae, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLA_REGION_14_15", REG_MMIO, 0x44af, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE4_XDMA_MSTR_CHANNEL_START", REG_MMIO, 0x44b, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLB_START_CNTL", REG_MMIO, 0x44b0, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLB_SLOPE_CNTL", REG_MMIO, 0x44b1, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLB_END_CNTL1", REG_MMIO, 0x44b2, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLB_END_CNTL2", REG_MMIO, 0x44b3, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLB_REGION_0_1", REG_MMIO, 0x44b4, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLB_REGION_2_3", REG_MMIO, 0x44b5, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLB_REGION_4_5", REG_MMIO, 0x44b6, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLB_REGION_6_7", REG_MMIO, 0x44b7, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLB_REGION_8_9", REG_MMIO, 0x44b8, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLB_REGION_10_11", REG_MMIO, 0x44b9, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLB_REGION_12_13", REG_MMIO, 0x44ba, NULL, 0, 0, 0 },
	{ "mmDCP5_REGAMMA_CNTLB_REGION_14_15", REG_MMIO, 0x44bb, NULL, 0, 0, 0 },
	{ "mmDCP5_ALPHA_CONTROL", REG_MMIO, 0x44bc, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS", REG_MMIO, 0x44bd, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x44be, NULL, 0, 0, 0 },
	{ "mmDCP5_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS", REG_MMIO, 0x44bf, NULL, 0, 0, 0 },
	{ "mmLB5_LB_DATA_FORMAT", REG_MMIO, 0x44c0, NULL, 0, 0, 0 },
	{ "mmLB5_LB_MEMORY_CTRL", REG_MMIO, 0x44c1, NULL, 0, 0, 0 },
	{ "mmLB5_LB_MEMORY_SIZE_STATUS", REG_MMIO, 0x44c2, NULL, 0, 0, 0 },
	{ "mmLB5_LB_DESKTOP_HEIGHT", REG_MMIO, 0x44c3, NULL, 0, 0, 0 },
	{ "mmLB5_LB_VLINE_START_END", REG_MMIO, 0x44c4, NULL, 0, 0, 0 },
	{ "mmLB5_LB_VLINE2_START_END", REG_MMIO, 0x44c5, NULL, 0, 0, 0 },
	{ "mmLB5_LB_V_COUNTER", REG_MMIO, 0x44c6, NULL, 0, 0, 0 },
	{ "mmLB5_LB_SNAPSHOT_V_COUNTER", REG_MMIO, 0x44c7, NULL, 0, 0, 0 },
	{ "mmLB5_LB_INTERRUPT_MASK", REG_MMIO, 0x44c8, NULL, 0, 0, 0 },
	{ "mmLB5_LB_VLINE_STATUS", REG_MMIO, 0x44c9, NULL, 0, 0, 0 },
	{ "mmLB5_LB_VLINE2_STATUS", REG_MMIO, 0x44ca, NULL, 0, 0, 0 },
	{ "mmLB5_LB_VBLANK_STATUS", REG_MMIO, 0x44cb, NULL, 0, 0, 0 },
	{ "mmLB5_LB_SYNC_RESET_SEL", REG_MMIO, 0x44cc, NULL, 0, 0, 0 },
	{ "mmLB5_LB_BLACK_KEYER_R_CR", REG_MMIO, 0x44cd, NULL, 0, 0, 0 },
	{ "mmLB5_LB_BLACK_KEYER_G_Y", REG_MMIO, 0x44ce, NULL, 0, 0, 0 },
	{ "mmLB5_LB_BLACK_KEYER_B_CB", REG_MMIO, 0x44cf, NULL, 0, 0, 0 },
	{ "mmLB5_LB_KEYER_COLOR_CTRL", REG_MMIO, 0x44d0, NULL, 0, 0, 0 },
	{ "mmLB5_LB_KEYER_COLOR_R_CR", REG_MMIO, 0x44d1, NULL, 0, 0, 0 },
	{ "mmLB5_LB_KEYER_COLOR_G_Y", REG_MMIO, 0x44d2, NULL, 0, 0, 0 },
	{ "mmLB5_LB_KEYER_COLOR_B_CB", REG_MMIO, 0x44d3, NULL, 0, 0, 0 },
	{ "mmLB5_LB_KEYER_COLOR_REP_R_CR", REG_MMIO, 0x44d4, NULL, 0, 0, 0 },
	{ "mmLB5_LB_KEYER_COLOR_REP_G_Y", REG_MMIO, 0x44d5, NULL, 0, 0, 0 },
	{ "mmLB5_LB_KEYER_COLOR_REP_B_CB", REG_MMIO, 0x44d6, NULL, 0, 0, 0 },
	{ "mmLB5_LB_BUFFER_LEVEL_STATUS", REG_MMIO, 0x44d7, NULL, 0, 0, 0 },
	{ "mmLB5_LB_BUFFER_URGENCY_CTRL", REG_MMIO, 0x44d8, NULL, 0, 0, 0 },
	{ "mmLB5_LB_BUFFER_URGENCY_STATUS", REG_MMIO, 0x44d9, NULL, 0, 0, 0 },
	{ "mmLB5_LB_BUFFER_STATUS", REG_MMIO, 0x44da, NULL, 0, 0, 0 },
	{ "mmLB5_LB_NO_OUTSTANDING_REQ_STATUS", REG_MMIO, 0x44dc, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE4_XDMA_MSTR_PERFMEAS_STATUS", REG_MMIO, 0x44e, NULL, 0, 0, 0 },
	{ "mmLB5_MVP_AFR_FLIP_MODE", REG_MMIO, 0x44e0, NULL, 0, 0, 0 },
	{ "mmLB5_MVP_AFR_FLIP_FIFO_CNTL", REG_MMIO, 0x44e1, NULL, 0, 0, 0 },
	{ "mmLB5_MVP_FLIP_LINE_NUM_INSERT", REG_MMIO, 0x44e2, NULL, 0, 0, 0 },
	{ "mmLB5_DC_MVP_LB_CONTROL", REG_MMIO, 0x44e3, NULL, 0, 0, 0 },
	{ "mmLB5_LB_DEBUG", REG_MMIO, 0x44e4, NULL, 0, 0, 0 },
	{ "mmLB5_LB_DEBUG2", REG_MMIO, 0x44e5, NULL, 0, 0, 0 },
	{ "mmLB5_LB_DEBUG3", REG_MMIO, 0x44e6, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE4_XDMA_MSTR_PERFMEAS_CNTL", REG_MMIO, 0x44f, NULL, 0, 0, 0 },
	{ "mmLB5_LB_TEST_DEBUG_INDEX", REG_MMIO, 0x44fe, NULL, 0, 0, 0 },
	{ "mmLB5_LB_TEST_DEBUG_DATA", REG_MMIO, 0x44ff, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE5_XDMA_MSTR_PIPE_CNTL", REG_MMIO, 0x450, NULL, 0, 0, 0 },
	{ "mmDCFE5_DCFE_CLOCK_CONTROL", REG_MMIO, 0x4500, NULL, 0, 0, 0 },
	{ "mmDCFE5_DCFE_SOFT_RESET", REG_MMIO, 0x4501, NULL, 0, 0, 0 },
	{ "mmDCFE5_DCFE_DBG_CONFIG", REG_MMIO, 0x4502, NULL, 0, 0, 0 },
	{ "mmDCFE5_DCFE_MEM_PWR_CTRL", REG_MMIO, 0x4503, NULL, 0, 0, 0 },
	{ "mmDCFE5_DCFE_MEM_PWR_CTRL2", REG_MMIO, 0x4504, NULL, 0, 0, 0 },
	{ "mmDCFE5_DCFE_MEM_PWR_STATUS", REG_MMIO, 0x4505, NULL, 0, 0, 0 },
	{ "mmDCFE5_DCFE_MISC", REG_MMIO, 0x4506, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE5_XDMA_MSTR_READ_COMMAND", REG_MMIO, 0x451, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE5_XDMA_MSTR_CHANNEL_DIM", REG_MMIO, 0x452, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON8_PERFCOUNTER_CNTL", REG_MMIO, 0x4524, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON8_PERFCOUNTER_STATE", REG_MMIO, 0x4525, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON8_PERFMON_CVALUE_INT_MISC", REG_MMIO, 0x4526, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON8_PERFMON_CNTL", REG_MMIO, 0x4527, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON8_PERFMON_CVALUE_LOW", REG_MMIO, 0x4528, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON8_PERFMON_HI", REG_MMIO, 0x4529, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON8_PERFMON_LOW", REG_MMIO, 0x452a, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON8_PERFMON_TEST_DEBUG_INDEX", REG_MMIO, 0x452b, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON8_PERFMON_TEST_DEBUG_DATA", REG_MMIO, 0x452c, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON8_PERFMON_CNTL2", REG_MMIO, 0x452e, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE5_XDMA_MSTR_HEIGHT", REG_MMIO, 0x453, NULL, 0, 0, 0 },
	{ "mmDMIF_PG5_DPG_PIPE_ARBITRATION_CONTROL1", REG_MMIO, 0x4530, NULL, 0, 0, 0 },
	{ "mmDMIF_PG5_DPG_PIPE_ARBITRATION_CONTROL2", REG_MMIO, 0x4531, NULL, 0, 0, 0 },
	{ "mmDMIF_PG5_DPG_WATERMARK_MASK_CONTROL", REG_MMIO, 0x4532, NULL, 0, 0, 0 },
	{ "mmDMIF_PG5_DPG_PIPE_URGENCY_CONTROL", REG_MMIO, 0x4533, NULL, 0, 0, 0 },
	{ "mmDMIF_PG5_DPG_PIPE_DPM_CONTROL", REG_MMIO, 0x4534, NULL, 0, 0, 0 },
	{ "mmDMIF_PG5_DPG_PIPE_STUTTER_CONTROL", REG_MMIO, 0x4535, NULL, 0, 0, 0 },
	{ "mmDMIF_PG5_DPG_PIPE_NB_PSTATE_CHANGE_CONTROL", REG_MMIO, 0x4536, NULL, 0, 0, 0 },
	{ "mmDMIF_PG5_DPG_PIPE_STUTTER_CONTROL_NONLPTCH", REG_MMIO, 0x4537, NULL, 0, 0, 0 },
	{ "mmDMIF_PG5_DPG_TEST_DEBUG_INDEX", REG_MMIO, 0x4538, NULL, 0, 0, 0 },
	{ "mmDMIF_PG5_DPG_TEST_DEBUG_DATA", REG_MMIO, 0x4539, NULL, 0, 0, 0 },
	{ "mmDMIF_PG5_DPG_REPEATER_PROGRAM", REG_MMIO, 0x453a, NULL, 0, 0, 0 },
	{ "mmDMIF_PG5_DPG_HW_DEBUG_A", REG_MMIO, 0x453b, NULL, 0, 0, 0 },
	{ "mmDMIF_PG5_DPG_HW_DEBUG_B", REG_MMIO, 0x453c, NULL, 0, 0, 0 },
	{ "mmDMIF_PG5_DPG_HW_DEBUG_11", REG_MMIO, 0x453d, NULL, 0, 0, 0 },
	{ "mmDMIF_PG5_DPG_CHK_PRE_PROC_CNTL", REG_MMIO, 0x453e, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE5_XDMA_MSTR_REMOTE_SURFACE_BASE", REG_MMIO, 0x454, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_COEF_RAM_SELECT", REG_MMIO, 0x4540, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_COEF_RAM_TAP_DATA", REG_MMIO, 0x4541, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_MODE", REG_MMIO, 0x4542, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_TAP_CONTROL", REG_MMIO, 0x4543, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_CONTROL", REG_MMIO, 0x4544, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_BYPASS_CONTROL", REG_MMIO, 0x4545, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_MANUAL_REPLICATE_CONTROL", REG_MMIO, 0x4546, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_AUTOMATIC_MODE_CONTROL", REG_MMIO, 0x4547, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_HORZ_FILTER_CONTROL", REG_MMIO, 0x4548, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_HORZ_FILTER_SCALE_RATIO", REG_MMIO, 0x4549, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_HORZ_FILTER_INIT", REG_MMIO, 0x454a, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_VERT_FILTER_CONTROL", REG_MMIO, 0x454b, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_VERT_FILTER_SCALE_RATIO", REG_MMIO, 0x454c, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_VERT_FILTER_INIT", REG_MMIO, 0x454d, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_VERT_FILTER_INIT_BOT", REG_MMIO, 0x454e, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_ROUND_OFFSET", REG_MMIO, 0x454f, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE5_XDMA_MSTR_REMOTE_SURFACE_BASE_HIGH", REG_MMIO, 0x455, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_UPDATE", REG_MMIO, 0x4551, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_F_SHARP_CONTROL", REG_MMIO, 0x4553, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_ALU_CONTROL", REG_MMIO, 0x4554, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_COEF_RAM_CONFLICT_STATUS", REG_MMIO, 0x4555, NULL, 0, 0, 0 },
	{ "mmSCL5_VIEWPORT_START_SECONDARY", REG_MMIO, 0x455b, NULL, 0, 0, 0 },
	{ "mmSCL5_VIEWPORT_START", REG_MMIO, 0x455c, NULL, 0, 0, 0 },
	{ "mmSCL5_VIEWPORT_SIZE", REG_MMIO, 0x455d, NULL, 0, 0, 0 },
	{ "mmSCL5_EXT_OVERSCAN_LEFT_RIGHT", REG_MMIO, 0x455e, NULL, 0, 0, 0 },
	{ "mmSCL5_EXT_OVERSCAN_TOP_BOTTOM", REG_MMIO, 0x455f, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE5_XDMA_MSTR_REMOTE_GPU_ADDRESS", REG_MMIO, 0x456, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_MODE_CHANGE_DET1", REG_MMIO, 0x4560, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_MODE_CHANGE_DET2", REG_MMIO, 0x4561, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_MODE_CHANGE_DET3", REG_MMIO, 0x4562, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_MODE_CHANGE_MASK", REG_MMIO, 0x4563, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_DEBUG2", REG_MMIO, 0x4569, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_DEBUG", REG_MMIO, 0x456a, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_TEST_DEBUG_INDEX", REG_MMIO, 0x456b, NULL, 0, 0, 0 },
	{ "mmSCL5_SCL_TEST_DEBUG_DATA", REG_MMIO, 0x456c, NULL, 0, 0, 0 },
	{ "mmBLND5_BLND_CONTROL", REG_MMIO, 0x456d, NULL, 0, 0, 0 },
	{ "mmBLND5_BLND_SM_CONTROL2", REG_MMIO, 0x456e, NULL, 0, 0, 0 },
	{ "mmBLND5_BLND_CONTROL2", REG_MMIO, 0x456f, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE5_XDMA_MSTR_REMOTE_GPU_ADDRESS_HIGH", REG_MMIO, 0x457, NULL, 0, 0, 0 },
	{ "mmBLND5_BLND_UPDATE", REG_MMIO, 0x4570, NULL, 0, 0, 0 },
	{ "mmBLND5_BLND_UNDERFLOW_INTERRUPT", REG_MMIO, 0x4571, NULL, 0, 0, 0 },
	{ "mmBLND5_BLND_V_UPDATE_LOCK", REG_MMIO, 0x4573, NULL, 0, 0, 0 },
	{ "mmBLND5_BLND_DEBUG", REG_MMIO, 0x4574, NULL, 0, 0, 0 },
	{ "mmBLND5_BLND_TEST_DEBUG_INDEX", REG_MMIO, 0x4575, NULL, 0, 0, 0 },
	{ "mmBLND5_BLND_TEST_DEBUG_DATA", REG_MMIO, 0x4576, NULL, 0, 0, 0 },
	{ "mmBLND5_BLND_REG_UPDATE_STATUS", REG_MMIO, 0x4577, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_3D_STRUCTURE_CONTROL", REG_MMIO, 0x4578, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_GSL_VSYNC_GAP", REG_MMIO, 0x4579, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_GSL_WINDOW", REG_MMIO, 0x457a, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_GSL_CONTROL", REG_MMIO, 0x457b, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_H_BLANK_EARLY_NUM", REG_MMIO, 0x457d, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE5_XDMA_MSTR_CACHE_BASE_ADDR", REG_MMIO, 0x458, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_H_TOTAL", REG_MMIO, 0x4580, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_H_BLANK_START_END", REG_MMIO, 0x4581, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_H_SYNC_A", REG_MMIO, 0x4582, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_H_SYNC_A_CNTL", REG_MMIO, 0x4583, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_H_SYNC_B", REG_MMIO, 0x4584, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_H_SYNC_B_CNTL", REG_MMIO, 0x4585, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_VBI_END", REG_MMIO, 0x4586, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_V_TOTAL", REG_MMIO, 0x4587, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_V_TOTAL_MIN", REG_MMIO, 0x4588, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_V_TOTAL_MAX", REG_MMIO, 0x4589, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_V_TOTAL_CONTROL", REG_MMIO, 0x458a, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_V_TOTAL_INT_STATUS", REG_MMIO, 0x458b, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_VSYNC_NOM_INT_STATUS", REG_MMIO, 0x458c, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_V_BLANK_START_END", REG_MMIO, 0x458d, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_V_SYNC_A", REG_MMIO, 0x458e, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_V_SYNC_A_CNTL", REG_MMIO, 0x458f, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE5_XDMA_MSTR_CACHE_BASE_ADDR_HIGH", REG_MMIO, 0x459, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_V_SYNC_B", REG_MMIO, 0x4590, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_V_SYNC_B_CNTL", REG_MMIO, 0x4591, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_DTMTEST_CNTL", REG_MMIO, 0x4592, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_DTMTEST_STATUS_POSITION", REG_MMIO, 0x4593, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_TRIGA_CNTL", REG_MMIO, 0x4594, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_TRIGA_MANUAL_TRIG", REG_MMIO, 0x4595, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_TRIGB_CNTL", REG_MMIO, 0x4596, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_TRIGB_MANUAL_TRIG", REG_MMIO, 0x4597, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_FORCE_COUNT_NOW_CNTL", REG_MMIO, 0x4598, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_FLOW_CONTROL", REG_MMIO, 0x4599, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_STEREO_FORCE_NEXT_EYE", REG_MMIO, 0x459a, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_AVSYNC_COUNTER", REG_MMIO, 0x459b, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_CONTROL", REG_MMIO, 0x459c, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_BLANK_CONTROL", REG_MMIO, 0x459d, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_INTERLACE_CONTROL", REG_MMIO, 0x459e, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_INTERLACE_STATUS", REG_MMIO, 0x459f, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE5_XDMA_MSTR_CACHE", REG_MMIO, 0x45a, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_FIELD_INDICATION_CONTROL", REG_MMIO, 0x45a0, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_PIXEL_DATA_READBACK0", REG_MMIO, 0x45a1, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_PIXEL_DATA_READBACK1", REG_MMIO, 0x45a2, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_STATUS", REG_MMIO, 0x45a3, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_STATUS_POSITION", REG_MMIO, 0x45a4, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_NOM_VERT_POSITION", REG_MMIO, 0x45a5, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_STATUS_FRAME_COUNT", REG_MMIO, 0x45a6, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_STATUS_VF_COUNT", REG_MMIO, 0x45a7, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_STATUS_HV_COUNT", REG_MMIO, 0x45a8, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_COUNT_CONTROL", REG_MMIO, 0x45a9, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_COUNT_RESET", REG_MMIO, 0x45aa, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE", REG_MMIO, 0x45ab, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_VERT_SYNC_CONTROL", REG_MMIO, 0x45ac, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_STEREO_STATUS", REG_MMIO, 0x45ad, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_STEREO_CONTROL", REG_MMIO, 0x45ae, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_SNAPSHOT_STATUS", REG_MMIO, 0x45af, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE5_XDMA_MSTR_CHANNEL_START", REG_MMIO, 0x45b, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_SNAPSHOT_CONTROL", REG_MMIO, 0x45b0, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_SNAPSHOT_POSITION", REG_MMIO, 0x45b1, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_SNAPSHOT_FRAME", REG_MMIO, 0x45b2, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_START_LINE_CONTROL", REG_MMIO, 0x45b3, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_INTERRUPT_CONTROL", REG_MMIO, 0x45b4, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_UPDATE_LOCK", REG_MMIO, 0x45b5, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_DOUBLE_BUFFER_CONTROL", REG_MMIO, 0x45b6, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_VGA_PARAMETER_CAPTURE_MODE", REG_MMIO, 0x45b7, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_TEST_PATTERN_CONTROL", REG_MMIO, 0x45ba, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_TEST_PATTERN_PARAMETERS", REG_MMIO, 0x45bb, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_TEST_PATTERN_COLOR", REG_MMIO, 0x45bc, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_MASTER_UPDATE_LOCK", REG_MMIO, 0x45bd, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_MASTER_UPDATE_MODE", REG_MMIO, 0x45be, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_MVP_INBAND_CNTL_INSERT", REG_MMIO, 0x45bf, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_MVP_INBAND_CNTL_INSERT_TIMER", REG_MMIO, 0x45c0, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_MVP_STATUS", REG_MMIO, 0x45c1, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_MASTER_EN", REG_MMIO, 0x45c2, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_ALLOW_STOP_OFF_V_CNT", REG_MMIO, 0x45c3, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_V_UPDATE_INT_STATUS", REG_MMIO, 0x45c4, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_TEST_DEBUG_INDEX", REG_MMIO, 0x45c6, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_TEST_DEBUG_DATA", REG_MMIO, 0x45c7, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_OVERSCAN_COLOR", REG_MMIO, 0x45c8, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_OVERSCAN_COLOR_EXT", REG_MMIO, 0x45c9, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_BLANK_DATA_COLOR", REG_MMIO, 0x45ca, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_BLANK_DATA_COLOR_EXT", REG_MMIO, 0x45cb, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_BLACK_COLOR", REG_MMIO, 0x45cc, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_BLACK_COLOR_EXT", REG_MMIO, 0x45cd, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_VERTICAL_INTERRUPT0_POSITION", REG_MMIO, 0x45ce, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_VERTICAL_INTERRUPT0_CONTROL", REG_MMIO, 0x45cf, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_VERTICAL_INTERRUPT1_POSITION", REG_MMIO, 0x45d0, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_VERTICAL_INTERRUPT1_CONTROL", REG_MMIO, 0x45d1, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_VERTICAL_INTERRUPT2_POSITION", REG_MMIO, 0x45d2, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_VERTICAL_INTERRUPT2_CONTROL", REG_MMIO, 0x45d3, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_CRC_CNTL", REG_MMIO, 0x45d4, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_CRC0_WINDOWA_X_CONTROL", REG_MMIO, 0x45d5, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_CRC0_WINDOWA_Y_CONTROL", REG_MMIO, 0x45d6, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_CRC0_WINDOWB_X_CONTROL", REG_MMIO, 0x45d7, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_CRC0_WINDOWB_Y_CONTROL", REG_MMIO, 0x45d8, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_CRC0_DATA_RG", REG_MMIO, 0x45d9, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_CRC0_DATA_B", REG_MMIO, 0x45da, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_CRC1_WINDOWA_X_CONTROL", REG_MMIO, 0x45db, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_CRC1_WINDOWA_Y_CONTROL", REG_MMIO, 0x45dc, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_CRC1_WINDOWB_X_CONTROL", REG_MMIO, 0x45dd, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_CRC1_WINDOWB_Y_CONTROL", REG_MMIO, 0x45de, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_CRC1_DATA_RG", REG_MMIO, 0x45df, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE5_XDMA_MSTR_PERFMEAS_STATUS", REG_MMIO, 0x45e, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_CRC1_DATA_B", REG_MMIO, 0x45e0, NULL, 0, 0, 0 },
	{ "mmCRTC5_CRTC_STATIC_SCREEN_CONTROL", REG_MMIO, 0x45e7, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_CLAMP_COMPONENT_R", REG_MMIO, 0x45e8, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_CLAMP_COMPONENT_G", REG_MMIO, 0x45e9, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_CLAMP_COMPONENT_B", REG_MMIO, 0x45ea, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_TEST_DEBUG_INDEX", REG_MMIO, 0x45eb, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_TEST_DEBUG_DATA", REG_MMIO, 0x45ec, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_DYNAMIC_EXP_CNTL", REG_MMIO, 0x45ed, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_CONTROL", REG_MMIO, 0x45ee, NULL, 0, 0, 0 },
	{ "mmXDMA_MSTR_PIPE5_XDMA_MSTR_PERFMEAS_CNTL", REG_MMIO, 0x45f, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_BIT_DEPTH_CONTROL", REG_MMIO, 0x45f2, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_DITHER_RAND_R_SEED", REG_MMIO, 0x45f3, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_DITHER_RAND_G_SEED", REG_MMIO, 0x45f4, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_DITHER_RAND_B_SEED", REG_MMIO, 0x45f5, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_TEMPORAL_DITHER_PATTERN_CONTROL", REG_MMIO, 0x45f6, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX", REG_MMIO, 0x45f7, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX", REG_MMIO, 0x45f8, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_CLAMP_CNTL", REG_MMIO, 0x45f9, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_CRC_CNTL", REG_MMIO, 0x45fa, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_CRC_SIG_RED_GREEN_MASK", REG_MMIO, 0x45fb, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_CRC_SIG_BLUE_CONTROL_MASK", REG_MMIO, 0x45fc, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_CRC_SIG_RED_GREEN", REG_MMIO, 0x45fd, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_CRC_SIG_BLUE_CONTROL", REG_MMIO, 0x45fe, NULL, 0, 0, 0 },
	{ "mmFMT5_FMT_DEBUG_CNTL", REG_MMIO, 0x45ff, NULL, 0, 0, 0 },
	{ "mmXDMA_SLV_CNTL", REG_MMIO, 0x460, &mmXDMA_SLV_CNTL[0], sizeof(mmXDMA_SLV_CNTL)/sizeof(mmXDMA_SLV_CNTL[0]), 0, 0 },
	{ "mmUNP_GRPH_ENABLE", REG_MMIO, 0x4600, &mmUNP_GRPH_ENABLE[0], sizeof(mmUNP_GRPH_ENABLE)/sizeof(mmUNP_GRPH_ENABLE[0]), 0, 0 },
	{ "mmUNP_GRPH_CONTROL", REG_MMIO, 0x4601, &mmUNP_GRPH_CONTROL[0], sizeof(mmUNP_GRPH_CONTROL)/sizeof(mmUNP_GRPH_CONTROL[0]), 0, 0 },
	{ "mmUNP_GRPH_CONTROL_C", REG_MMIO, 0x4602, &mmUNP_GRPH_CONTROL_C[0], sizeof(mmUNP_GRPH_CONTROL_C)/sizeof(mmUNP_GRPH_CONTROL_C[0]), 0, 0 },
	{ "mmUNP_GRPH_CONTROL_EXP", REG_MMIO, 0x4603, &mmUNP_GRPH_CONTROL_EXP[0], sizeof(mmUNP_GRPH_CONTROL_EXP)/sizeof(mmUNP_GRPH_CONTROL_EXP[0]), 0, 0 },
	{ "mmUNP_DVMM_PTE_CONTROL_C", REG_MMIO, 0x4604, &mmUNP_DVMM_PTE_CONTROL_C[0], sizeof(mmUNP_DVMM_PTE_CONTROL_C)/sizeof(mmUNP_DVMM_PTE_CONTROL_C[0]), 0, 0 },
	{ "mmUNP_GRPH_SWAP_CNTL", REG_MMIO, 0x4605, &mmUNP_GRPH_SWAP_CNTL[0], sizeof(mmUNP_GRPH_SWAP_CNTL)/sizeof(mmUNP_GRPH_SWAP_CNTL[0]), 0, 0 },
	{ "mmUNP_GRPH_PRIMARY_SURFACE_ADDRESS_L", REG_MMIO, 0x4606, &mmUNP_GRPH_PRIMARY_SURFACE_ADDRESS_L[0], sizeof(mmUNP_GRPH_PRIMARY_SURFACE_ADDRESS_L)/sizeof(mmUNP_GRPH_PRIMARY_SURFACE_ADDRESS_L[0]), 0, 0 },
	{ "mmUNP_GRPH_PRIMARY_SURFACE_ADDRESS_C", REG_MMIO, 0x4607, &mmUNP_GRPH_PRIMARY_SURFACE_ADDRESS_C[0], sizeof(mmUNP_GRPH_PRIMARY_SURFACE_ADDRESS_C)/sizeof(mmUNP_GRPH_PRIMARY_SURFACE_ADDRESS_C[0]), 0, 0 },
	{ "mmUNP_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_L", REG_MMIO, 0x4608, &mmUNP_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_L[0], sizeof(mmUNP_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_L)/sizeof(mmUNP_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_L[0]), 0, 0 },
	{ "mmUNP_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_C", REG_MMIO, 0x4609, &mmUNP_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_C[0], sizeof(mmUNP_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_C)/sizeof(mmUNP_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_C[0]), 0, 0 },
	{ "mmUNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_L", REG_MMIO, 0x460a, &mmUNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_L[0], sizeof(mmUNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_L)/sizeof(mmUNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_L[0]), 0, 0 },
	{ "mmUNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_C", REG_MMIO, 0x460b, &mmUNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_C[0], sizeof(mmUNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_C)/sizeof(mmUNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_C[0]), 0, 0 },
	{ "mmUNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_HIGH_L", REG_MMIO, 0x460c, &mmUNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_HIGH_L[0], sizeof(mmUNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_HIGH_L)/sizeof(mmUNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_HIGH_L[0]), 0, 0 },
	{ "mmUNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_HIGH_C", REG_MMIO, 0x460d, &mmUNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_HIGH_C[0], sizeof(mmUNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_HIGH_C)/sizeof(mmUNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_HIGH_C[0]), 0, 0 },
	{ "mmUNP_GRPH_SECONDARY_SURFACE_ADDRESS_L", REG_MMIO, 0x460e, &mmUNP_GRPH_SECONDARY_SURFACE_ADDRESS_L[0], sizeof(mmUNP_GRPH_SECONDARY_SURFACE_ADDRESS_L)/sizeof(mmUNP_GRPH_SECONDARY_SURFACE_ADDRESS_L[0]), 0, 0 },
	{ "mmUNP_GRPH_SECONDARY_SURFACE_ADDRESS_C", REG_MMIO, 0x460f, &mmUNP_GRPH_SECONDARY_SURFACE_ADDRESS_C[0], sizeof(mmUNP_GRPH_SECONDARY_SURFACE_ADDRESS_C)/sizeof(mmUNP_GRPH_SECONDARY_SURFACE_ADDRESS_C[0]), 0, 0 },
	{ "mmXDMA_SLV_MEM_CLIENT_CONFIG", REG_MMIO, 0x461, &mmXDMA_SLV_MEM_CLIENT_CONFIG[0], sizeof(mmXDMA_SLV_MEM_CLIENT_CONFIG)/sizeof(mmXDMA_SLV_MEM_CLIENT_CONFIG[0]), 0, 0 },
	{ "mmUNP_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_L", REG_MMIO, 0x4610, &mmUNP_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_L[0], sizeof(mmUNP_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_L)/sizeof(mmUNP_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_L[0]), 0, 0 },
	{ "mmUNP_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_C", REG_MMIO, 0x4611, &mmUNP_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_C[0], sizeof(mmUNP_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_C)/sizeof(mmUNP_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_C[0]), 0, 0 },
	{ "mmUNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_L", REG_MMIO, 0x4612, &mmUNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_L[0], sizeof(mmUNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_L)/sizeof(mmUNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_L[0]), 0, 0 },
	{ "mmUNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_C", REG_MMIO, 0x4613, &mmUNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_C[0], sizeof(mmUNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_C)/sizeof(mmUNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_C[0]), 0, 0 },
	{ "mmUNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_HIGH_L", REG_MMIO, 0x4614, &mmUNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_HIGH_L[0], sizeof(mmUNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_HIGH_L)/sizeof(mmUNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_HIGH_L[0]), 0, 0 },
	{ "mmUNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_HIGH_C", REG_MMIO, 0x4615, &mmUNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_HIGH_C[0], sizeof(mmUNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_HIGH_C)/sizeof(mmUNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_HIGH_C[0]), 0, 0 },
	{ "mmUNP_GRPH_PITCH_L", REG_MMIO, 0x4616, &mmUNP_GRPH_PITCH_L[0], sizeof(mmUNP_GRPH_PITCH_L)/sizeof(mmUNP_GRPH_PITCH_L[0]), 0, 0 },
	{ "mmUNP_GRPH_PITCH_C", REG_MMIO, 0x4617, &mmUNP_GRPH_PITCH_C[0], sizeof(mmUNP_GRPH_PITCH_C)/sizeof(mmUNP_GRPH_PITCH_C[0]), 0, 0 },
	{ "mmUNP_GRPH_SURFACE_OFFSET_X_L", REG_MMIO, 0x4618, &mmUNP_GRPH_SURFACE_OFFSET_X_L[0], sizeof(mmUNP_GRPH_SURFACE_OFFSET_X_L)/sizeof(mmUNP_GRPH_SURFACE_OFFSET_X_L[0]), 0, 0 },
	{ "mmUNP_GRPH_SURFACE_OFFSET_X_C", REG_MMIO, 0x4619, &mmUNP_GRPH_SURFACE_OFFSET_X_C[0], sizeof(mmUNP_GRPH_SURFACE_OFFSET_X_C)/sizeof(mmUNP_GRPH_SURFACE_OFFSET_X_C[0]), 0, 0 },
	{ "mmUNP_GRPH_SURFACE_OFFSET_Y_L", REG_MMIO, 0x461a, &mmUNP_GRPH_SURFACE_OFFSET_Y_L[0], sizeof(mmUNP_GRPH_SURFACE_OFFSET_Y_L)/sizeof(mmUNP_GRPH_SURFACE_OFFSET_Y_L[0]), 0, 0 },
	{ "mmUNP_GRPH_SURFACE_OFFSET_Y_C", REG_MMIO, 0x461b, &mmUNP_GRPH_SURFACE_OFFSET_Y_C[0], sizeof(mmUNP_GRPH_SURFACE_OFFSET_Y_C)/sizeof(mmUNP_GRPH_SURFACE_OFFSET_Y_C[0]), 0, 0 },
	{ "mmUNP_GRPH_X_START_L", REG_MMIO, 0x461c, &mmUNP_GRPH_X_START_L[0], sizeof(mmUNP_GRPH_X_START_L)/sizeof(mmUNP_GRPH_X_START_L[0]), 0, 0 },
	{ "mmUNP_GRPH_X_START_C", REG_MMIO, 0x461d, &mmUNP_GRPH_X_START_C[0], sizeof(mmUNP_GRPH_X_START_C)/sizeof(mmUNP_GRPH_X_START_C[0]), 0, 0 },
	{ "mmUNP_GRPH_Y_START_L", REG_MMIO, 0x461e, &mmUNP_GRPH_Y_START_L[0], sizeof(mmUNP_GRPH_Y_START_L)/sizeof(mmUNP_GRPH_Y_START_L[0]), 0, 0 },
	{ "mmUNP_GRPH_Y_START_C", REG_MMIO, 0x461f, &mmUNP_GRPH_Y_START_C[0], sizeof(mmUNP_GRPH_Y_START_C)/sizeof(mmUNP_GRPH_Y_START_C[0]), 0, 0 },
	{ "mmXDMA_SLV_SLS_PITCH", REG_MMIO, 0x462, &mmXDMA_SLV_SLS_PITCH[0], sizeof(mmXDMA_SLV_SLS_PITCH)/sizeof(mmXDMA_SLV_SLS_PITCH[0]), 0, 0 },
	{ "mmUNP_GRPH_X_END_L", REG_MMIO, 0x4620, &mmUNP_GRPH_X_END_L[0], sizeof(mmUNP_GRPH_X_END_L)/sizeof(mmUNP_GRPH_X_END_L[0]), 0, 0 },
	{ "mmUNP_GRPH_X_END_C", REG_MMIO, 0x4621, &mmUNP_GRPH_X_END_C[0], sizeof(mmUNP_GRPH_X_END_C)/sizeof(mmUNP_GRPH_X_END_C[0]), 0, 0 },
	{ "mmUNP_GRPH_Y_END_L", REG_MMIO, 0x4622, &mmUNP_GRPH_Y_END_L[0], sizeof(mmUNP_GRPH_Y_END_L)/sizeof(mmUNP_GRPH_Y_END_L[0]), 0, 0 },
	{ "mmUNP_GRPH_Y_END_C", REG_MMIO, 0x4623, &mmUNP_GRPH_Y_END_C[0], sizeof(mmUNP_GRPH_Y_END_C)/sizeof(mmUNP_GRPH_Y_END_C[0]), 0, 0 },
	{ "mmUNP_GRPH_UPDATE", REG_MMIO, 0x4624, &mmUNP_GRPH_UPDATE[0], sizeof(mmUNP_GRPH_UPDATE)/sizeof(mmUNP_GRPH_UPDATE[0]), 0, 0 },
	{ "mmUNP_GRPH_SURFACE_ADDRESS_INUSE_L", REG_MMIO, 0x4625, &mmUNP_GRPH_SURFACE_ADDRESS_INUSE_L[0], sizeof(mmUNP_GRPH_SURFACE_ADDRESS_INUSE_L)/sizeof(mmUNP_GRPH_SURFACE_ADDRESS_INUSE_L[0]), 0, 0 },
	{ "mmUNP_GRPH_SURFACE_ADDRESS_INUSE_C", REG_MMIO, 0x4626, &mmUNP_GRPH_SURFACE_ADDRESS_INUSE_C[0], sizeof(mmUNP_GRPH_SURFACE_ADDRESS_INUSE_C)/sizeof(mmUNP_GRPH_SURFACE_ADDRESS_INUSE_C[0]), 0, 0 },
	{ "mmUNP_GRPH_SURFACE_ADDRESS_HIGH_INUSE_L", REG_MMIO, 0x4627, &mmUNP_GRPH_SURFACE_ADDRESS_HIGH_INUSE_L[0], sizeof(mmUNP_GRPH_SURFACE_ADDRESS_HIGH_INUSE_L)/sizeof(mmUNP_GRPH_SURFACE_ADDRESS_HIGH_INUSE_L[0]), 0, 0 },
	{ "mmUNP_GRPH_SURFACE_ADDRESS_HIGH_INUSE_C", REG_MMIO, 0x4628, &mmUNP_GRPH_SURFACE_ADDRESS_HIGH_INUSE_C[0], sizeof(mmUNP_GRPH_SURFACE_ADDRESS_HIGH_INUSE_C)/sizeof(mmUNP_GRPH_SURFACE_ADDRESS_HIGH_INUSE_C[0]), 0, 0 },
	{ "mmUNP_DVMM_PTE_CONTROL", REG_MMIO, 0x4629, &mmUNP_DVMM_PTE_CONTROL[0], sizeof(mmUNP_DVMM_PTE_CONTROL)/sizeof(mmUNP_DVMM_PTE_CONTROL[0]), 0, 0 },
	{ "mmUNP_DVMM_PTE_ARB_CONTROL", REG_MMIO, 0x462a, &mmUNP_DVMM_PTE_ARB_CONTROL[0], sizeof(mmUNP_DVMM_PTE_ARB_CONTROL)/sizeof(mmUNP_DVMM_PTE_ARB_CONTROL[0]), 0, 0 },
	{ "mmUNP_GRPH_INTERRUPT_STATUS", REG_MMIO, 0x462b, &mmUNP_GRPH_INTERRUPT_STATUS[0], sizeof(mmUNP_GRPH_INTERRUPT_STATUS)/sizeof(mmUNP_GRPH_INTERRUPT_STATUS[0]), 0, 0 },
	{ "mmUNP_GRPH_INTERRUPT_CONTROL", REG_MMIO, 0x462c, &mmUNP_GRPH_INTERRUPT_CONTROL[0], sizeof(mmUNP_GRPH_INTERRUPT_CONTROL)/sizeof(mmUNP_GRPH_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmUNP_DVMM_PTE_ARB_CONTROL_C", REG_MMIO, 0x462d, &mmUNP_DVMM_PTE_ARB_CONTROL_C[0], sizeof(mmUNP_DVMM_PTE_ARB_CONTROL_C)/sizeof(mmUNP_DVMM_PTE_ARB_CONTROL_C[0]), 0, 0 },
	{ "mmUNP_GRPH_STEREOSYNC_FLIP", REG_MMIO, 0x462e, &mmUNP_GRPH_STEREOSYNC_FLIP[0], sizeof(mmUNP_GRPH_STEREOSYNC_FLIP)/sizeof(mmUNP_GRPH_STEREOSYNC_FLIP[0]), 0, 0 },
	{ "mmUNP_FLIP_CONTROL", REG_MMIO, 0x462f, &mmUNP_FLIP_CONTROL[0], sizeof(mmUNP_FLIP_CONTROL)/sizeof(mmUNP_FLIP_CONTROL[0]), 0, 0 },
	{ "mmXDMA_SLV_READ_URGENT_CNTL", REG_MMIO, 0x463, &mmXDMA_SLV_READ_URGENT_CNTL[0], sizeof(mmXDMA_SLV_READ_URGENT_CNTL)/sizeof(mmXDMA_SLV_READ_URGENT_CNTL[0]), 0, 0 },
	{ "mmUNP_CRC_CONTROL", REG_MMIO, 0x4630, &mmUNP_CRC_CONTROL[0], sizeof(mmUNP_CRC_CONTROL)/sizeof(mmUNP_CRC_CONTROL[0]), 0, 0 },
	{ "mmUNP_CRC_MASK", REG_MMIO, 0x4631, &mmUNP_CRC_MASK[0], sizeof(mmUNP_CRC_MASK)/sizeof(mmUNP_CRC_MASK[0]), 0, 0 },
	{ "mmUNP_CRC_CURRENT", REG_MMIO, 0x4632, &mmUNP_CRC_CURRENT[0], sizeof(mmUNP_CRC_CURRENT)/sizeof(mmUNP_CRC_CURRENT[0]), 0, 0 },
	{ "mmUNP_CRC_LAST", REG_MMIO, 0x4633, &mmUNP_CRC_LAST[0], sizeof(mmUNP_CRC_LAST)/sizeof(mmUNP_CRC_LAST[0]), 0, 0 },
	{ "mmUNP_LB_DATA_GAP_BETWEEN_CHUNK", REG_MMIO, 0x4634, &mmUNP_LB_DATA_GAP_BETWEEN_CHUNK[0], sizeof(mmUNP_LB_DATA_GAP_BETWEEN_CHUNK)/sizeof(mmUNP_LB_DATA_GAP_BETWEEN_CHUNK[0]), 0, 0 },
	{ "mmUNP_HW_ROTATION", REG_MMIO, 0x4635, &mmUNP_HW_ROTATION[0], sizeof(mmUNP_HW_ROTATION)/sizeof(mmUNP_HW_ROTATION[0]), 0, 0 },
	{ "mmUNP_DEBUG", REG_MMIO, 0x4636, &mmUNP_DEBUG[0], sizeof(mmUNP_DEBUG)/sizeof(mmUNP_DEBUG[0]), 0, 0 },
	{ "mmUNP_DEBUG2", REG_MMIO, 0x4637, &mmUNP_DEBUG2[0], sizeof(mmUNP_DEBUG2)/sizeof(mmUNP_DEBUG2[0]), 0, 0 },
	{ "mmUNP_TEST_DEBUG_INDEX", REG_MMIO, 0x4638, &mmUNP_TEST_DEBUG_INDEX[0], sizeof(mmUNP_TEST_DEBUG_INDEX)/sizeof(mmUNP_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmUNP_TEST_DEBUG_DATA", REG_MMIO, 0x4639, &mmUNP_TEST_DEBUG_DATA[0], sizeof(mmUNP_TEST_DEBUG_DATA)/sizeof(mmUNP_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmUNP_PIPE_OUTSTANDING_REQUEST_LIMIT", REG_MMIO, 0x463a, &mmUNP_PIPE_OUTSTANDING_REQUEST_LIMIT[0], sizeof(mmUNP_PIPE_OUTSTANDING_REQUEST_LIMIT)/sizeof(mmUNP_PIPE_OUTSTANDING_REQUEST_LIMIT[0]), 0, 0 },
	{ "mmUNP_DVMM_DEBUG", REG_MMIO, 0x463b, &mmUNP_DVMM_DEBUG[0], sizeof(mmUNP_DVMM_DEBUG)/sizeof(mmUNP_DVMM_DEBUG[0]), 0, 0 },
	{ "mmLBV_DATA_FORMAT", REG_MMIO, 0x463c, &mmLBV_DATA_FORMAT[0], sizeof(mmLBV_DATA_FORMAT)/sizeof(mmLBV_DATA_FORMAT[0]), 0, 0 },
	{ "mmLBV_MEMORY_CTRL", REG_MMIO, 0x463d, &mmLBV_MEMORY_CTRL[0], sizeof(mmLBV_MEMORY_CTRL)/sizeof(mmLBV_MEMORY_CTRL[0]), 0, 0 },
	{ "mmLBV_MEMORY_SIZE_STATUS", REG_MMIO, 0x463e, &mmLBV_MEMORY_SIZE_STATUS[0], sizeof(mmLBV_MEMORY_SIZE_STATUS)/sizeof(mmLBV_MEMORY_SIZE_STATUS[0]), 0, 0 },
	{ "mmLBV_DESKTOP_HEIGHT", REG_MMIO, 0x463f, &mmLBV_DESKTOP_HEIGHT[0], sizeof(mmLBV_DESKTOP_HEIGHT)/sizeof(mmLBV_DESKTOP_HEIGHT[0]), 0, 0 },
	{ "mmXDMA_SLV_WRITE_URGENT_CNTL", REG_MMIO, 0x464, &mmXDMA_SLV_WRITE_URGENT_CNTL[0], sizeof(mmXDMA_SLV_WRITE_URGENT_CNTL)/sizeof(mmXDMA_SLV_WRITE_URGENT_CNTL[0]), 0, 0 },
	{ "mmLBV_VLINE_START_END", REG_MMIO, 0x4640, &mmLBV_VLINE_START_END[0], sizeof(mmLBV_VLINE_START_END)/sizeof(mmLBV_VLINE_START_END[0]), 0, 0 },
	{ "mmLBV_VLINE2_START_END", REG_MMIO, 0x4641, &mmLBV_VLINE2_START_END[0], sizeof(mmLBV_VLINE2_START_END)/sizeof(mmLBV_VLINE2_START_END[0]), 0, 0 },
	{ "mmLBV_V_COUNTER", REG_MMIO, 0x4642, &mmLBV_V_COUNTER[0], sizeof(mmLBV_V_COUNTER)/sizeof(mmLBV_V_COUNTER[0]), 0, 0 },
	{ "mmLBV_SNAPSHOT_V_COUNTER", REG_MMIO, 0x4643, &mmLBV_SNAPSHOT_V_COUNTER[0], sizeof(mmLBV_SNAPSHOT_V_COUNTER)/sizeof(mmLBV_SNAPSHOT_V_COUNTER[0]), 0, 0 },
	{ "mmLBV_V_COUNTER_CHROMA", REG_MMIO, 0x4644, &mmLBV_V_COUNTER_CHROMA[0], sizeof(mmLBV_V_COUNTER_CHROMA)/sizeof(mmLBV_V_COUNTER_CHROMA[0]), 0, 0 },
	{ "mmLBV_SNAPSHOT_V_COUNTER_CHROMA", REG_MMIO, 0x4645, &mmLBV_SNAPSHOT_V_COUNTER_CHROMA[0], sizeof(mmLBV_SNAPSHOT_V_COUNTER_CHROMA)/sizeof(mmLBV_SNAPSHOT_V_COUNTER_CHROMA[0]), 0, 0 },
	{ "mmLBV_INTERRUPT_MASK", REG_MMIO, 0x4646, &mmLBV_INTERRUPT_MASK[0], sizeof(mmLBV_INTERRUPT_MASK)/sizeof(mmLBV_INTERRUPT_MASK[0]), 0, 0 },
	{ "mmLBV_VLINE_STATUS", REG_MMIO, 0x4647, &mmLBV_VLINE_STATUS[0], sizeof(mmLBV_VLINE_STATUS)/sizeof(mmLBV_VLINE_STATUS[0]), 0, 0 },
	{ "mmLBV_VLINE2_STATUS", REG_MMIO, 0x4648, &mmLBV_VLINE2_STATUS[0], sizeof(mmLBV_VLINE2_STATUS)/sizeof(mmLBV_VLINE2_STATUS[0]), 0, 0 },
	{ "mmLBV_VBLANK_STATUS", REG_MMIO, 0x4649, &mmLBV_VBLANK_STATUS[0], sizeof(mmLBV_VBLANK_STATUS)/sizeof(mmLBV_VBLANK_STATUS[0]), 0, 0 },
	{ "mmLBV_SYNC_RESET_SEL", REG_MMIO, 0x464a, &mmLBV_SYNC_RESET_SEL[0], sizeof(mmLBV_SYNC_RESET_SEL)/sizeof(mmLBV_SYNC_RESET_SEL[0]), 0, 0 },
	{ "mmLBV_BLACK_KEYER_R_CR", REG_MMIO, 0x464b, &mmLBV_BLACK_KEYER_R_CR[0], sizeof(mmLBV_BLACK_KEYER_R_CR)/sizeof(mmLBV_BLACK_KEYER_R_CR[0]), 0, 0 },
	{ "mmLBV_BLACK_KEYER_G_Y", REG_MMIO, 0x464c, &mmLBV_BLACK_KEYER_G_Y[0], sizeof(mmLBV_BLACK_KEYER_G_Y)/sizeof(mmLBV_BLACK_KEYER_G_Y[0]), 0, 0 },
	{ "mmLBV_BLACK_KEYER_B_CB", REG_MMIO, 0x464d, &mmLBV_BLACK_KEYER_B_CB[0], sizeof(mmLBV_BLACK_KEYER_B_CB)/sizeof(mmLBV_BLACK_KEYER_B_CB[0]), 0, 0 },
	{ "mmLBV_KEYER_COLOR_CTRL", REG_MMIO, 0x464e, &mmLBV_KEYER_COLOR_CTRL[0], sizeof(mmLBV_KEYER_COLOR_CTRL)/sizeof(mmLBV_KEYER_COLOR_CTRL[0]), 0, 0 },
	{ "mmLBV_KEYER_COLOR_R_CR", REG_MMIO, 0x464f, &mmLBV_KEYER_COLOR_R_CR[0], sizeof(mmLBV_KEYER_COLOR_R_CR)/sizeof(mmLBV_KEYER_COLOR_R_CR[0]), 0, 0 },
	{ "mmXDMA_SLV_WB_RATE_CNTL", REG_MMIO, 0x465, &mmXDMA_SLV_WB_RATE_CNTL[0], sizeof(mmXDMA_SLV_WB_RATE_CNTL)/sizeof(mmXDMA_SLV_WB_RATE_CNTL[0]), 0, 0 },
	{ "mmLBV_KEYER_COLOR_G_Y", REG_MMIO, 0x4650, &mmLBV_KEYER_COLOR_G_Y[0], sizeof(mmLBV_KEYER_COLOR_G_Y)/sizeof(mmLBV_KEYER_COLOR_G_Y[0]), 0, 0 },
	{ "mmLBV_KEYER_COLOR_B_CB", REG_MMIO, 0x4651, &mmLBV_KEYER_COLOR_B_CB[0], sizeof(mmLBV_KEYER_COLOR_B_CB)/sizeof(mmLBV_KEYER_COLOR_B_CB[0]), 0, 0 },
	{ "mmLBV_KEYER_COLOR_REP_R_CR", REG_MMIO, 0x4652, &mmLBV_KEYER_COLOR_REP_R_CR[0], sizeof(mmLBV_KEYER_COLOR_REP_R_CR)/sizeof(mmLBV_KEYER_COLOR_REP_R_CR[0]), 0, 0 },
	{ "mmLBV_KEYER_COLOR_REP_G_Y", REG_MMIO, 0x4653, &mmLBV_KEYER_COLOR_REP_G_Y[0], sizeof(mmLBV_KEYER_COLOR_REP_G_Y)/sizeof(mmLBV_KEYER_COLOR_REP_G_Y[0]), 0, 0 },
	{ "mmLBV_KEYER_COLOR_REP_B_CB", REG_MMIO, 0x4654, &mmLBV_KEYER_COLOR_REP_B_CB[0], sizeof(mmLBV_KEYER_COLOR_REP_B_CB)/sizeof(mmLBV_KEYER_COLOR_REP_B_CB[0]), 0, 0 },
	{ "mmLBV_BUFFER_LEVEL_STATUS", REG_MMIO, 0x4655, &mmLBV_BUFFER_LEVEL_STATUS[0], sizeof(mmLBV_BUFFER_LEVEL_STATUS)/sizeof(mmLBV_BUFFER_LEVEL_STATUS[0]), 0, 0 },
	{ "mmLBV_BUFFER_URGENCY_CTRL", REG_MMIO, 0x4656, &mmLBV_BUFFER_URGENCY_CTRL[0], sizeof(mmLBV_BUFFER_URGENCY_CTRL)/sizeof(mmLBV_BUFFER_URGENCY_CTRL[0]), 0, 0 },
	{ "mmLBV_BUFFER_URGENCY_STATUS", REG_MMIO, 0x4657, &mmLBV_BUFFER_URGENCY_STATUS[0], sizeof(mmLBV_BUFFER_URGENCY_STATUS)/sizeof(mmLBV_BUFFER_URGENCY_STATUS[0]), 0, 0 },
	{ "mmLBV_BUFFER_STATUS", REG_MMIO, 0x4658, &mmLBV_BUFFER_STATUS[0], sizeof(mmLBV_BUFFER_STATUS)/sizeof(mmLBV_BUFFER_STATUS[0]), 0, 0 },
	{ "mmLBV_NO_OUTSTANDING_REQ_STATUS", REG_MMIO, 0x4659, &mmLBV_NO_OUTSTANDING_REQ_STATUS[0], sizeof(mmLBV_NO_OUTSTANDING_REQ_STATUS)/sizeof(mmLBV_NO_OUTSTANDING_REQ_STATUS[0]), 0, 0 },
	{ "mmLBV_DEBUG", REG_MMIO, 0x465a, &mmLBV_DEBUG[0], sizeof(mmLBV_DEBUG)/sizeof(mmLBV_DEBUG[0]), 0, 0 },
	{ "mmLBV_DEBUG2", REG_MMIO, 0x465b, &mmLBV_DEBUG2[0], sizeof(mmLBV_DEBUG2)/sizeof(mmLBV_DEBUG2[0]), 0, 0 },
	{ "mmLBV_DEBUG3", REG_MMIO, 0x465c, &mmLBV_DEBUG3[0], sizeof(mmLBV_DEBUG3)/sizeof(mmLBV_DEBUG3[0]), 0, 0 },
	{ "mmXDMA_SLV_READ_LATENCY_MINMAX", REG_MMIO, 0x466, &mmXDMA_SLV_READ_LATENCY_MINMAX[0], sizeof(mmXDMA_SLV_READ_LATENCY_MINMAX)/sizeof(mmXDMA_SLV_READ_LATENCY_MINMAX[0]), 0, 0 },
	{ "mmLBV_TEST_DEBUG_INDEX", REG_MMIO, 0x4666, &mmLBV_TEST_DEBUG_INDEX[0], sizeof(mmLBV_TEST_DEBUG_INDEX)/sizeof(mmLBV_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmLBV_TEST_DEBUG_DATA", REG_MMIO, 0x4667, &mmLBV_TEST_DEBUG_DATA[0], sizeof(mmLBV_TEST_DEBUG_DATA)/sizeof(mmLBV_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmXDMA_SLV_READ_LATENCY_AVE", REG_MMIO, 0x467, &mmXDMA_SLV_READ_LATENCY_AVE[0], sizeof(mmXDMA_SLV_READ_LATENCY_AVE)/sizeof(mmXDMA_SLV_READ_LATENCY_AVE[0]), 0, 0 },
	{ "mmSCLV_COEF_RAM_SELECT", REG_MMIO, 0x4670, &mmSCLV_COEF_RAM_SELECT[0], sizeof(mmSCLV_COEF_RAM_SELECT)/sizeof(mmSCLV_COEF_RAM_SELECT[0]), 0, 0 },
	{ "mmSCLV_COEF_RAM_TAP_DATA", REG_MMIO, 0x4671, &mmSCLV_COEF_RAM_TAP_DATA[0], sizeof(mmSCLV_COEF_RAM_TAP_DATA)/sizeof(mmSCLV_COEF_RAM_TAP_DATA[0]), 0, 0 },
	{ "mmSCLV_MODE", REG_MMIO, 0x4672, &mmSCLV_MODE[0], sizeof(mmSCLV_MODE)/sizeof(mmSCLV_MODE[0]), 0, 0 },
	{ "mmSCLV_TAP_CONTROL", REG_MMIO, 0x4673, &mmSCLV_TAP_CONTROL[0], sizeof(mmSCLV_TAP_CONTROL)/sizeof(mmSCLV_TAP_CONTROL[0]), 0, 0 },
	{ "mmSCLV_CONTROL", REG_MMIO, 0x4674, &mmSCLV_CONTROL[0], sizeof(mmSCLV_CONTROL)/sizeof(mmSCLV_CONTROL[0]), 0, 0 },
	{ "mmSCLV_MANUAL_REPLICATE_CONTROL", REG_MMIO, 0x4675, &mmSCLV_MANUAL_REPLICATE_CONTROL[0], sizeof(mmSCLV_MANUAL_REPLICATE_CONTROL)/sizeof(mmSCLV_MANUAL_REPLICATE_CONTROL[0]), 0, 0 },
	{ "mmSCLV_AUTOMATIC_MODE_CONTROL", REG_MMIO, 0x4676, &mmSCLV_AUTOMATIC_MODE_CONTROL[0], sizeof(mmSCLV_AUTOMATIC_MODE_CONTROL)/sizeof(mmSCLV_AUTOMATIC_MODE_CONTROL[0]), 0, 0 },
	{ "mmSCLV_HORZ_FILTER_CONTROL", REG_MMIO, 0x4677, &mmSCLV_HORZ_FILTER_CONTROL[0], sizeof(mmSCLV_HORZ_FILTER_CONTROL)/sizeof(mmSCLV_HORZ_FILTER_CONTROL[0]), 0, 0 },
	{ "mmSCLV_HORZ_FILTER_SCALE_RATIO", REG_MMIO, 0x4678, &mmSCLV_HORZ_FILTER_SCALE_RATIO[0], sizeof(mmSCLV_HORZ_FILTER_SCALE_RATIO)/sizeof(mmSCLV_HORZ_FILTER_SCALE_RATIO[0]), 0, 0 },
	{ "mmSCLV_HORZ_FILTER_INIT", REG_MMIO, 0x4679, &mmSCLV_HORZ_FILTER_INIT[0], sizeof(mmSCLV_HORZ_FILTER_INIT)/sizeof(mmSCLV_HORZ_FILTER_INIT[0]), 0, 0 },
	{ "mmSCLV_HORZ_FILTER_SCALE_RATIO_C", REG_MMIO, 0x467a, &mmSCLV_HORZ_FILTER_SCALE_RATIO_C[0], sizeof(mmSCLV_HORZ_FILTER_SCALE_RATIO_C)/sizeof(mmSCLV_HORZ_FILTER_SCALE_RATIO_C[0]), 0, 0 },
	{ "mmSCLV_HORZ_FILTER_INIT_C", REG_MMIO, 0x467b, &mmSCLV_HORZ_FILTER_INIT_C[0], sizeof(mmSCLV_HORZ_FILTER_INIT_C)/sizeof(mmSCLV_HORZ_FILTER_INIT_C[0]), 0, 0 },
	{ "mmSCLV_VERT_FILTER_CONTROL", REG_MMIO, 0x467c, &mmSCLV_VERT_FILTER_CONTROL[0], sizeof(mmSCLV_VERT_FILTER_CONTROL)/sizeof(mmSCLV_VERT_FILTER_CONTROL[0]), 0, 0 },
	{ "mmSCLV_VERT_FILTER_SCALE_RATIO", REG_MMIO, 0x467d, &mmSCLV_VERT_FILTER_SCALE_RATIO[0], sizeof(mmSCLV_VERT_FILTER_SCALE_RATIO)/sizeof(mmSCLV_VERT_FILTER_SCALE_RATIO[0]), 0, 0 },
	{ "mmSCLV_VERT_FILTER_INIT", REG_MMIO, 0x467e, &mmSCLV_VERT_FILTER_INIT[0], sizeof(mmSCLV_VERT_FILTER_INIT)/sizeof(mmSCLV_VERT_FILTER_INIT[0]), 0, 0 },
	{ "mmSCLV_VERT_FILTER_INIT_BOT", REG_MMIO, 0x467f, &mmSCLV_VERT_FILTER_INIT_BOT[0], sizeof(mmSCLV_VERT_FILTER_INIT_BOT)/sizeof(mmSCLV_VERT_FILTER_INIT_BOT[0]), 0, 0 },
	{ "mmXDMA_SLV_PCIE_NACK_STATUS", REG_MMIO, 0x468, &mmXDMA_SLV_PCIE_NACK_STATUS[0], sizeof(mmXDMA_SLV_PCIE_NACK_STATUS)/sizeof(mmXDMA_SLV_PCIE_NACK_STATUS[0]), 0, 0 },
	{ "mmSCLV_VERT_FILTER_SCALE_RATIO_C", REG_MMIO, 0x4680, &mmSCLV_VERT_FILTER_SCALE_RATIO_C[0], sizeof(mmSCLV_VERT_FILTER_SCALE_RATIO_C)/sizeof(mmSCLV_VERT_FILTER_SCALE_RATIO_C[0]), 0, 0 },
	{ "mmSCLV_VERT_FILTER_INIT_C", REG_MMIO, 0x4681, &mmSCLV_VERT_FILTER_INIT_C[0], sizeof(mmSCLV_VERT_FILTER_INIT_C)/sizeof(mmSCLV_VERT_FILTER_INIT_C[0]), 0, 0 },
	{ "mmSCLV_VERT_FILTER_INIT_BOT_C", REG_MMIO, 0x4682, &mmSCLV_VERT_FILTER_INIT_BOT_C[0], sizeof(mmSCLV_VERT_FILTER_INIT_BOT_C)/sizeof(mmSCLV_VERT_FILTER_INIT_BOT_C[0]), 0, 0 },
	{ "mmSCLV_ROUND_OFFSET", REG_MMIO, 0x4683, &mmSCLV_ROUND_OFFSET[0], sizeof(mmSCLV_ROUND_OFFSET)/sizeof(mmSCLV_ROUND_OFFSET[0]), 0, 0 },
	{ "mmSCLV_UPDATE", REG_MMIO, 0x4684, &mmSCLV_UPDATE[0], sizeof(mmSCLV_UPDATE)/sizeof(mmSCLV_UPDATE[0]), 0, 0 },
	{ "mmSCLV_ALU_CONTROL", REG_MMIO, 0x4685, &mmSCLV_ALU_CONTROL[0], sizeof(mmSCLV_ALU_CONTROL)/sizeof(mmSCLV_ALU_CONTROL[0]), 0, 0 },
	{ "mmSCLV_VIEWPORT_START", REG_MMIO, 0x4686, &mmSCLV_VIEWPORT_START[0], sizeof(mmSCLV_VIEWPORT_START)/sizeof(mmSCLV_VIEWPORT_START[0]), 0, 0 },
	{ "mmSCLV_VIEWPORT_START_SECONDARY", REG_MMIO, 0x4687, &mmSCLV_VIEWPORT_START_SECONDARY[0], sizeof(mmSCLV_VIEWPORT_START_SECONDARY)/sizeof(mmSCLV_VIEWPORT_START_SECONDARY[0]), 0, 0 },
	{ "mmSCLV_VIEWPORT_SIZE", REG_MMIO, 0x4688, &mmSCLV_VIEWPORT_SIZE[0], sizeof(mmSCLV_VIEWPORT_SIZE)/sizeof(mmSCLV_VIEWPORT_SIZE[0]), 0, 0 },
	{ "mmSCLV_VIEWPORT_START_C", REG_MMIO, 0x4689, &mmSCLV_VIEWPORT_START_C[0], sizeof(mmSCLV_VIEWPORT_START_C)/sizeof(mmSCLV_VIEWPORT_START_C[0]), 0, 0 },
	{ "mmSCLV_VIEWPORT_START_SECONDARY_C", REG_MMIO, 0x468a, &mmSCLV_VIEWPORT_START_SECONDARY_C[0], sizeof(mmSCLV_VIEWPORT_START_SECONDARY_C)/sizeof(mmSCLV_VIEWPORT_START_SECONDARY_C[0]), 0, 0 },
	{ "mmSCLV_VIEWPORT_SIZE_C", REG_MMIO, 0x468b, &mmSCLV_VIEWPORT_SIZE_C[0], sizeof(mmSCLV_VIEWPORT_SIZE_C)/sizeof(mmSCLV_VIEWPORT_SIZE_C[0]), 0, 0 },
	{ "mmSCLV_EXT_OVERSCAN_LEFT_RIGHT", REG_MMIO, 0x468c, &mmSCLV_EXT_OVERSCAN_LEFT_RIGHT[0], sizeof(mmSCLV_EXT_OVERSCAN_LEFT_RIGHT)/sizeof(mmSCLV_EXT_OVERSCAN_LEFT_RIGHT[0]), 0, 0 },
	{ "mmSCLV_EXT_OVERSCAN_TOP_BOTTOM", REG_MMIO, 0x468d, &mmSCLV_EXT_OVERSCAN_TOP_BOTTOM[0], sizeof(mmSCLV_EXT_OVERSCAN_TOP_BOTTOM)/sizeof(mmSCLV_EXT_OVERSCAN_TOP_BOTTOM[0]), 0, 0 },
	{ "mmSCLV_MODE_CHANGE_DET1", REG_MMIO, 0x468e, &mmSCLV_MODE_CHANGE_DET1[0], sizeof(mmSCLV_MODE_CHANGE_DET1)/sizeof(mmSCLV_MODE_CHANGE_DET1[0]), 0, 0 },
	{ "mmSCLV_MODE_CHANGE_DET2", REG_MMIO, 0x468f, &mmSCLV_MODE_CHANGE_DET2[0], sizeof(mmSCLV_MODE_CHANGE_DET2)/sizeof(mmSCLV_MODE_CHANGE_DET2[0]), 0, 0 },
	{ "mmXDMA_SLV_MEM_NACK_STATUS", REG_MMIO, 0x469, &mmXDMA_SLV_MEM_NACK_STATUS[0], sizeof(mmXDMA_SLV_MEM_NACK_STATUS)/sizeof(mmXDMA_SLV_MEM_NACK_STATUS[0]), 0, 0 },
	{ "mmSCLV_MODE_CHANGE_DET3", REG_MMIO, 0x4690, &mmSCLV_MODE_CHANGE_DET3[0], sizeof(mmSCLV_MODE_CHANGE_DET3)/sizeof(mmSCLV_MODE_CHANGE_DET3[0]), 0, 0 },
	{ "mmSCLV_MODE_CHANGE_MASK", REG_MMIO, 0x4691, &mmSCLV_MODE_CHANGE_MASK[0], sizeof(mmSCLV_MODE_CHANGE_MASK)/sizeof(mmSCLV_MODE_CHANGE_MASK[0]), 0, 0 },
	{ "mmSCLV_HORZ_FILTER_INIT_BOT", REG_MMIO, 0x4692, &mmSCLV_HORZ_FILTER_INIT_BOT[0], sizeof(mmSCLV_HORZ_FILTER_INIT_BOT)/sizeof(mmSCLV_HORZ_FILTER_INIT_BOT[0]), 0, 0 },
	{ "mmSCLV_HORZ_FILTER_INIT_BOT_C", REG_MMIO, 0x4693, &mmSCLV_HORZ_FILTER_INIT_BOT_C[0], sizeof(mmSCLV_HORZ_FILTER_INIT_BOT_C)/sizeof(mmSCLV_HORZ_FILTER_INIT_BOT_C[0]), 0, 0 },
	{ "mmSCLV_DEBUG2", REG_MMIO, 0x4694, &mmSCLV_DEBUG2[0], sizeof(mmSCLV_DEBUG2)/sizeof(mmSCLV_DEBUG2[0]), 0, 0 },
	{ "mmSCLV_DEBUG", REG_MMIO, 0x4695, &mmSCLV_DEBUG[0], sizeof(mmSCLV_DEBUG)/sizeof(mmSCLV_DEBUG[0]), 0, 0 },
	{ "mmSCLV_TEST_DEBUG_INDEX", REG_MMIO, 0x4696, &mmSCLV_TEST_DEBUG_INDEX[0], sizeof(mmSCLV_TEST_DEBUG_INDEX)/sizeof(mmSCLV_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmSCLV_TEST_DEBUG_DATA", REG_MMIO, 0x4697, &mmSCLV_TEST_DEBUG_DATA[0], sizeof(mmSCLV_TEST_DEBUG_DATA)/sizeof(mmSCLV_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmXDMA_SLV_RDRET_BUF_STATUS", REG_MMIO, 0x46a, &mmXDMA_SLV_RDRET_BUF_STATUS[0], sizeof(mmXDMA_SLV_RDRET_BUF_STATUS)/sizeof(mmXDMA_SLV_RDRET_BUF_STATUS[0]), 0, 0 },
	{ "mmCOL_MAN_UPDATE", REG_MMIO, 0x46a4, &mmCOL_MAN_UPDATE[0], sizeof(mmCOL_MAN_UPDATE)/sizeof(mmCOL_MAN_UPDATE[0]), 0, 0 },
	{ "mmCOL_MAN_INPUT_CSC_CONTROL", REG_MMIO, 0x46a5, &mmCOL_MAN_INPUT_CSC_CONTROL[0], sizeof(mmCOL_MAN_INPUT_CSC_CONTROL)/sizeof(mmCOL_MAN_INPUT_CSC_CONTROL[0]), 0, 0 },
	{ "mmINPUT_CSC_C11_C12_A", REG_MMIO, 0x46a6, &mmINPUT_CSC_C11_C12_A[0], sizeof(mmINPUT_CSC_C11_C12_A)/sizeof(mmINPUT_CSC_C11_C12_A[0]), 0, 0 },
	{ "mmINPUT_CSC_C13_C14_A", REG_MMIO, 0x46a7, &mmINPUT_CSC_C13_C14_A[0], sizeof(mmINPUT_CSC_C13_C14_A)/sizeof(mmINPUT_CSC_C13_C14_A[0]), 0, 0 },
	{ "mmINPUT_CSC_C21_C22_A", REG_MMIO, 0x46a8, &mmINPUT_CSC_C21_C22_A[0], sizeof(mmINPUT_CSC_C21_C22_A)/sizeof(mmINPUT_CSC_C21_C22_A[0]), 0, 0 },
	{ "mmINPUT_CSC_C23_C24_A", REG_MMIO, 0x46a9, &mmINPUT_CSC_C23_C24_A[0], sizeof(mmINPUT_CSC_C23_C24_A)/sizeof(mmINPUT_CSC_C23_C24_A[0]), 0, 0 },
	{ "mmINPUT_CSC_C31_C32_A", REG_MMIO, 0x46aa, &mmINPUT_CSC_C31_C32_A[0], sizeof(mmINPUT_CSC_C31_C32_A)/sizeof(mmINPUT_CSC_C31_C32_A[0]), 0, 0 },
	{ "mmINPUT_CSC_C33_C34_A", REG_MMIO, 0x46ab, &mmINPUT_CSC_C33_C34_A[0], sizeof(mmINPUT_CSC_C33_C34_A)/sizeof(mmINPUT_CSC_C33_C34_A[0]), 0, 0 },
	{ "mmINPUT_CSC_C11_C12_B", REG_MMIO, 0x46ac, &mmINPUT_CSC_C11_C12_B[0], sizeof(mmINPUT_CSC_C11_C12_B)/sizeof(mmINPUT_CSC_C11_C12_B[0]), 0, 0 },
	{ "mmINPUT_CSC_C13_C14_B", REG_MMIO, 0x46ad, &mmINPUT_CSC_C13_C14_B[0], sizeof(mmINPUT_CSC_C13_C14_B)/sizeof(mmINPUT_CSC_C13_C14_B[0]), 0, 0 },
	{ "mmINPUT_CSC_C21_C22_B", REG_MMIO, 0x46ae, &mmINPUT_CSC_C21_C22_B[0], sizeof(mmINPUT_CSC_C21_C22_B)/sizeof(mmINPUT_CSC_C21_C22_B[0]), 0, 0 },
	{ "mmINPUT_CSC_C23_C24_B", REG_MMIO, 0x46af, &mmINPUT_CSC_C23_C24_B[0], sizeof(mmINPUT_CSC_C23_C24_B)/sizeof(mmINPUT_CSC_C23_C24_B[0]), 0, 0 },
	{ "mmXDMA_SLV_READ_LATENCY_TIMER", REG_MMIO, 0x46b, &mmXDMA_SLV_READ_LATENCY_TIMER[0], sizeof(mmXDMA_SLV_READ_LATENCY_TIMER)/sizeof(mmXDMA_SLV_READ_LATENCY_TIMER[0]), 0, 0 },
	{ "mmINPUT_CSC_C31_C32_B", REG_MMIO, 0x46b0, &mmINPUT_CSC_C31_C32_B[0], sizeof(mmINPUT_CSC_C31_C32_B)/sizeof(mmINPUT_CSC_C31_C32_B[0]), 0, 0 },
	{ "mmINPUT_CSC_C33_C34_B", REG_MMIO, 0x46b1, &mmINPUT_CSC_C33_C34_B[0], sizeof(mmINPUT_CSC_C33_C34_B)/sizeof(mmINPUT_CSC_C33_C34_B[0]), 0, 0 },
	{ "mmPRESCALE_CONTROL", REG_MMIO, 0x46b2, &mmPRESCALE_CONTROL[0], sizeof(mmPRESCALE_CONTROL)/sizeof(mmPRESCALE_CONTROL[0]), 0, 0 },
	{ "mmPRESCALE_VALUES_R", REG_MMIO, 0x46b3, &mmPRESCALE_VALUES_R[0], sizeof(mmPRESCALE_VALUES_R)/sizeof(mmPRESCALE_VALUES_R[0]), 0, 0 },
	{ "mmPRESCALE_VALUES_G", REG_MMIO, 0x46b4, &mmPRESCALE_VALUES_G[0], sizeof(mmPRESCALE_VALUES_G)/sizeof(mmPRESCALE_VALUES_G[0]), 0, 0 },
	{ "mmPRESCALE_VALUES_B", REG_MMIO, 0x46b5, &mmPRESCALE_VALUES_B[0], sizeof(mmPRESCALE_VALUES_B)/sizeof(mmPRESCALE_VALUES_B[0]), 0, 0 },
	{ "mmCOL_MAN_OUTPUT_CSC_CONTROL", REG_MMIO, 0x46b6, &mmCOL_MAN_OUTPUT_CSC_CONTROL[0], sizeof(mmCOL_MAN_OUTPUT_CSC_CONTROL)/sizeof(mmCOL_MAN_OUTPUT_CSC_CONTROL[0]), 0, 0 },
	{ "mmOUTPUT_CSC_C11_C12_A", REG_MMIO, 0x46b7, &mmOUTPUT_CSC_C11_C12_A[0], sizeof(mmOUTPUT_CSC_C11_C12_A)/sizeof(mmOUTPUT_CSC_C11_C12_A[0]), 0, 0 },
	{ "mmOUTPUT_CSC_C13_C14_A", REG_MMIO, 0x46b8, &mmOUTPUT_CSC_C13_C14_A[0], sizeof(mmOUTPUT_CSC_C13_C14_A)/sizeof(mmOUTPUT_CSC_C13_C14_A[0]), 0, 0 },
	{ "mmOUTPUT_CSC_C21_C22_A", REG_MMIO, 0x46b9, &mmOUTPUT_CSC_C21_C22_A[0], sizeof(mmOUTPUT_CSC_C21_C22_A)/sizeof(mmOUTPUT_CSC_C21_C22_A[0]), 0, 0 },
	{ "mmOUTPUT_CSC_C23_C24_A", REG_MMIO, 0x46ba, &mmOUTPUT_CSC_C23_C24_A[0], sizeof(mmOUTPUT_CSC_C23_C24_A)/sizeof(mmOUTPUT_CSC_C23_C24_A[0]), 0, 0 },
	{ "mmOUTPUT_CSC_C31_C32_A", REG_MMIO, 0x46bb, &mmOUTPUT_CSC_C31_C32_A[0], sizeof(mmOUTPUT_CSC_C31_C32_A)/sizeof(mmOUTPUT_CSC_C31_C32_A[0]), 0, 0 },
	{ "mmOUTPUT_CSC_C33_C34_A", REG_MMIO, 0x46bc, &mmOUTPUT_CSC_C33_C34_A[0], sizeof(mmOUTPUT_CSC_C33_C34_A)/sizeof(mmOUTPUT_CSC_C33_C34_A[0]), 0, 0 },
	{ "mmOUTPUT_CSC_C11_C12_B", REG_MMIO, 0x46bd, &mmOUTPUT_CSC_C11_C12_B[0], sizeof(mmOUTPUT_CSC_C11_C12_B)/sizeof(mmOUTPUT_CSC_C11_C12_B[0]), 0, 0 },
	{ "mmOUTPUT_CSC_C13_C14_B", REG_MMIO, 0x46be, &mmOUTPUT_CSC_C13_C14_B[0], sizeof(mmOUTPUT_CSC_C13_C14_B)/sizeof(mmOUTPUT_CSC_C13_C14_B[0]), 0, 0 },
	{ "mmOUTPUT_CSC_C21_C22_B", REG_MMIO, 0x46bf, &mmOUTPUT_CSC_C21_C22_B[0], sizeof(mmOUTPUT_CSC_C21_C22_B)/sizeof(mmOUTPUT_CSC_C21_C22_B[0]), 0, 0 },
	{ "mmXDMA_SLV_FLIP_PENDING", REG_MMIO, 0x46c, &mmXDMA_SLV_FLIP_PENDING[0], sizeof(mmXDMA_SLV_FLIP_PENDING)/sizeof(mmXDMA_SLV_FLIP_PENDING[0]), 0, 0 },
	{ "mmOUTPUT_CSC_C23_C24_B", REG_MMIO, 0x46c0, &mmOUTPUT_CSC_C23_C24_B[0], sizeof(mmOUTPUT_CSC_C23_C24_B)/sizeof(mmOUTPUT_CSC_C23_C24_B[0]), 0, 0 },
	{ "mmOUTPUT_CSC_C31_C32_B", REG_MMIO, 0x46c1, &mmOUTPUT_CSC_C31_C32_B[0], sizeof(mmOUTPUT_CSC_C31_C32_B)/sizeof(mmOUTPUT_CSC_C31_C32_B[0]), 0, 0 },
	{ "mmOUTPUT_CSC_C33_C34_B", REG_MMIO, 0x46c2, &mmOUTPUT_CSC_C33_C34_B[0], sizeof(mmOUTPUT_CSC_C33_C34_B)/sizeof(mmOUTPUT_CSC_C33_C34_B[0]), 0, 0 },
	{ "mmDENORM_CLAMP_CONTROL", REG_MMIO, 0x46c3, &mmDENORM_CLAMP_CONTROL[0], sizeof(mmDENORM_CLAMP_CONTROL)/sizeof(mmDENORM_CLAMP_CONTROL[0]), 0, 0 },
	{ "mmDENORM_CLAMP_RANGE_R_CR", REG_MMIO, 0x46c4, &mmDENORM_CLAMP_RANGE_R_CR[0], sizeof(mmDENORM_CLAMP_RANGE_R_CR)/sizeof(mmDENORM_CLAMP_RANGE_R_CR[0]), 0, 0 },
	{ "mmDENORM_CLAMP_RANGE_G_Y", REG_MMIO, 0x46c5, &mmDENORM_CLAMP_RANGE_G_Y[0], sizeof(mmDENORM_CLAMP_RANGE_G_Y)/sizeof(mmDENORM_CLAMP_RANGE_G_Y[0]), 0, 0 },
	{ "mmDENORM_CLAMP_RANGE_B_CB", REG_MMIO, 0x46c6, &mmDENORM_CLAMP_RANGE_B_CB[0], sizeof(mmDENORM_CLAMP_RANGE_B_CB)/sizeof(mmDENORM_CLAMP_RANGE_B_CB[0]), 0, 0 },
	{ "mmCOL_MAN_FP_CONVERTED_FIELD", REG_MMIO, 0x46c7, &mmCOL_MAN_FP_CONVERTED_FIELD[0], sizeof(mmCOL_MAN_FP_CONVERTED_FIELD)/sizeof(mmCOL_MAN_FP_CONVERTED_FIELD[0]), 0, 0 },
	{ "mmGAMMA_CORR_CONTROL", REG_MMIO, 0x46c8, &mmGAMMA_CORR_CONTROL[0], sizeof(mmGAMMA_CORR_CONTROL)/sizeof(mmGAMMA_CORR_CONTROL[0]), 0, 0 },
	{ "mmGAMMA_CORR_LUT_INDEX", REG_MMIO, 0x46c9, &mmGAMMA_CORR_LUT_INDEX[0], sizeof(mmGAMMA_CORR_LUT_INDEX)/sizeof(mmGAMMA_CORR_LUT_INDEX[0]), 0, 0 },
	{ "mmGAMMA_CORR_LUT_DATA", REG_MMIO, 0x46ca, &mmGAMMA_CORR_LUT_DATA[0], sizeof(mmGAMMA_CORR_LUT_DATA)/sizeof(mmGAMMA_CORR_LUT_DATA[0]), 0, 0 },
	{ "mmGAMMA_CORR_LUT_WRITE_EN_MASK", REG_MMIO, 0x46cb, &mmGAMMA_CORR_LUT_WRITE_EN_MASK[0], sizeof(mmGAMMA_CORR_LUT_WRITE_EN_MASK)/sizeof(mmGAMMA_CORR_LUT_WRITE_EN_MASK[0]), 0, 0 },
	{ "mmGAMMA_CORR_CNTLA_START_CNTL", REG_MMIO, 0x46cc, &mmGAMMA_CORR_CNTLA_START_CNTL[0], sizeof(mmGAMMA_CORR_CNTLA_START_CNTL)/sizeof(mmGAMMA_CORR_CNTLA_START_CNTL[0]), 0, 0 },
	{ "mmGAMMA_CORR_CNTLA_SLOPE_CNTL", REG_MMIO, 0x46cd, &mmGAMMA_CORR_CNTLA_SLOPE_CNTL[0], sizeof(mmGAMMA_CORR_CNTLA_SLOPE_CNTL)/sizeof(mmGAMMA_CORR_CNTLA_SLOPE_CNTL[0]), 0, 0 },
	{ "mmGAMMA_CORR_CNTLA_END_CNTL1", REG_MMIO, 0x46ce, &mmGAMMA_CORR_CNTLA_END_CNTL1[0], sizeof(mmGAMMA_CORR_CNTLA_END_CNTL1)/sizeof(mmGAMMA_CORR_CNTLA_END_CNTL1[0]), 0, 0 },
	{ "mmGAMMA_CORR_CNTLA_END_CNTL2", REG_MMIO, 0x46cf, &mmGAMMA_CORR_CNTLA_END_CNTL2[0], sizeof(mmGAMMA_CORR_CNTLA_END_CNTL2)/sizeof(mmGAMMA_CORR_CNTLA_END_CNTL2[0]), 0, 0 },
	{ "mmGAMMA_CORR_CNTLA_REGION_0_1", REG_MMIO, 0x46d0, &mmGAMMA_CORR_CNTLA_REGION_0_1[0], sizeof(mmGAMMA_CORR_CNTLA_REGION_0_1)/sizeof(mmGAMMA_CORR_CNTLA_REGION_0_1[0]), 0, 0 },
	{ "mmGAMMA_CORR_CNTLA_REGION_2_3", REG_MMIO, 0x46d1, &mmGAMMA_CORR_CNTLA_REGION_2_3[0], sizeof(mmGAMMA_CORR_CNTLA_REGION_2_3)/sizeof(mmGAMMA_CORR_CNTLA_REGION_2_3[0]), 0, 0 },
	{ "mmGAMMA_CORR_CNTLA_REGION_4_5", REG_MMIO, 0x46d2, &mmGAMMA_CORR_CNTLA_REGION_4_5[0], sizeof(mmGAMMA_CORR_CNTLA_REGION_4_5)/sizeof(mmGAMMA_CORR_CNTLA_REGION_4_5[0]), 0, 0 },
	{ "mmGAMMA_CORR_CNTLA_REGION_6_7", REG_MMIO, 0x46d3, &mmGAMMA_CORR_CNTLA_REGION_6_7[0], sizeof(mmGAMMA_CORR_CNTLA_REGION_6_7)/sizeof(mmGAMMA_CORR_CNTLA_REGION_6_7[0]), 0, 0 },
	{ "mmGAMMA_CORR_CNTLA_REGION_8_9", REG_MMIO, 0x46d4, &mmGAMMA_CORR_CNTLA_REGION_8_9[0], sizeof(mmGAMMA_CORR_CNTLA_REGION_8_9)/sizeof(mmGAMMA_CORR_CNTLA_REGION_8_9[0]), 0, 0 },
	{ "mmGAMMA_CORR_CNTLA_REGION_10_11", REG_MMIO, 0x46d5, &mmGAMMA_CORR_CNTLA_REGION_10_11[0], sizeof(mmGAMMA_CORR_CNTLA_REGION_10_11)/sizeof(mmGAMMA_CORR_CNTLA_REGION_10_11[0]), 0, 0 },
	{ "mmGAMMA_CORR_CNTLA_REGION_12_13", REG_MMIO, 0x46d6, &mmGAMMA_CORR_CNTLA_REGION_12_13[0], sizeof(mmGAMMA_CORR_CNTLA_REGION_12_13)/sizeof(mmGAMMA_CORR_CNTLA_REGION_12_13[0]), 0, 0 },
	{ "mmGAMMA_CORR_CNTLA_REGION_14_15", REG_MMIO, 0x46d7, &mmGAMMA_CORR_CNTLA_REGION_14_15[0], sizeof(mmGAMMA_CORR_CNTLA_REGION_14_15)/sizeof(mmGAMMA_CORR_CNTLA_REGION_14_15[0]), 0, 0 },
	{ "mmGAMMA_CORR_CNTLB_START_CNTL", REG_MMIO, 0x46d8, &mmGAMMA_CORR_CNTLB_START_CNTL[0], sizeof(mmGAMMA_CORR_CNTLB_START_CNTL)/sizeof(mmGAMMA_CORR_CNTLB_START_CNTL[0]), 0, 0 },
	{ "mmGAMMA_CORR_CNTLB_SLOPE_CNTL", REG_MMIO, 0x46d9, &mmGAMMA_CORR_CNTLB_SLOPE_CNTL[0], sizeof(mmGAMMA_CORR_CNTLB_SLOPE_CNTL)/sizeof(mmGAMMA_CORR_CNTLB_SLOPE_CNTL[0]), 0, 0 },
	{ "mmGAMMA_CORR_CNTLB_END_CNTL1", REG_MMIO, 0x46da, &mmGAMMA_CORR_CNTLB_END_CNTL1[0], sizeof(mmGAMMA_CORR_CNTLB_END_CNTL1)/sizeof(mmGAMMA_CORR_CNTLB_END_CNTL1[0]), 0, 0 },
	{ "mmGAMMA_CORR_CNTLB_END_CNTL2", REG_MMIO, 0x46db, &mmGAMMA_CORR_CNTLB_END_CNTL2[0], sizeof(mmGAMMA_CORR_CNTLB_END_CNTL2)/sizeof(mmGAMMA_CORR_CNTLB_END_CNTL2[0]), 0, 0 },
	{ "mmGAMMA_CORR_CNTLB_REGION_0_1", REG_MMIO, 0x46dc, &mmGAMMA_CORR_CNTLB_REGION_0_1[0], sizeof(mmGAMMA_CORR_CNTLB_REGION_0_1)/sizeof(mmGAMMA_CORR_CNTLB_REGION_0_1[0]), 0, 0 },
	{ "mmGAMMA_CORR_CNTLB_REGION_2_3", REG_MMIO, 0x46dd, &mmGAMMA_CORR_CNTLB_REGION_2_3[0], sizeof(mmGAMMA_CORR_CNTLB_REGION_2_3)/sizeof(mmGAMMA_CORR_CNTLB_REGION_2_3[0]), 0, 0 },
	{ "mmGAMMA_CORR_CNTLB_REGION_4_5", REG_MMIO, 0x46de, &mmGAMMA_CORR_CNTLB_REGION_4_5[0], sizeof(mmGAMMA_CORR_CNTLB_REGION_4_5)/sizeof(mmGAMMA_CORR_CNTLB_REGION_4_5[0]), 0, 0 },
	{ "mmGAMMA_CORR_CNTLB_REGION_6_7", REG_MMIO, 0x46df, &mmGAMMA_CORR_CNTLB_REGION_6_7[0], sizeof(mmGAMMA_CORR_CNTLB_REGION_6_7)/sizeof(mmGAMMA_CORR_CNTLB_REGION_6_7[0]), 0, 0 },
	{ "mmGAMMA_CORR_CNTLB_REGION_8_9", REG_MMIO, 0x46e0, &mmGAMMA_CORR_CNTLB_REGION_8_9[0], sizeof(mmGAMMA_CORR_CNTLB_REGION_8_9)/sizeof(mmGAMMA_CORR_CNTLB_REGION_8_9[0]), 0, 0 },
	{ "mmGAMMA_CORR_CNTLB_REGION_10_11", REG_MMIO, 0x46e1, &mmGAMMA_CORR_CNTLB_REGION_10_11[0], sizeof(mmGAMMA_CORR_CNTLB_REGION_10_11)/sizeof(mmGAMMA_CORR_CNTLB_REGION_10_11[0]), 0, 0 },
	{ "mmGAMMA_CORR_CNTLB_REGION_12_13", REG_MMIO, 0x46e2, &mmGAMMA_CORR_CNTLB_REGION_12_13[0], sizeof(mmGAMMA_CORR_CNTLB_REGION_12_13)/sizeof(mmGAMMA_CORR_CNTLB_REGION_12_13[0]), 0, 0 },
	{ "mmGAMMA_CORR_CNTLB_REGION_14_15", REG_MMIO, 0x46e3, &mmGAMMA_CORR_CNTLB_REGION_14_15[0], sizeof(mmGAMMA_CORR_CNTLB_REGION_14_15)/sizeof(mmGAMMA_CORR_CNTLB_REGION_14_15[0]), 0, 0 },
	{ "mmPACK_FIFO_ERROR", REG_MMIO, 0x46e4, &mmPACK_FIFO_ERROR[0], sizeof(mmPACK_FIFO_ERROR)/sizeof(mmPACK_FIFO_ERROR[0]), 0, 0 },
	{ "mmOUTPUT_FIFO_ERROR", REG_MMIO, 0x46e5, &mmOUTPUT_FIFO_ERROR[0], sizeof(mmOUTPUT_FIFO_ERROR)/sizeof(mmOUTPUT_FIFO_ERROR[0]), 0, 0 },
	{ "mmINPUT_GAMMA_LUT_AUTOFILL", REG_MMIO, 0x46e6, &mmINPUT_GAMMA_LUT_AUTOFILL[0], sizeof(mmINPUT_GAMMA_LUT_AUTOFILL)/sizeof(mmINPUT_GAMMA_LUT_AUTOFILL[0]), 0, 0 },
	{ "mmINPUT_GAMMA_LUT_RW_INDEX", REG_MMIO, 0x46e7, &mmINPUT_GAMMA_LUT_RW_INDEX[0], sizeof(mmINPUT_GAMMA_LUT_RW_INDEX)/sizeof(mmINPUT_GAMMA_LUT_RW_INDEX[0]), 0, 0 },
	{ "mmINPUT_GAMMA_LUT_SEQ_COLOR", REG_MMIO, 0x46e8, &mmINPUT_GAMMA_LUT_SEQ_COLOR[0], sizeof(mmINPUT_GAMMA_LUT_SEQ_COLOR)/sizeof(mmINPUT_GAMMA_LUT_SEQ_COLOR[0]), 0, 0 },
	{ "mmINPUT_GAMMA_LUT_PWL_DATA", REG_MMIO, 0x46e9, &mmINPUT_GAMMA_LUT_PWL_DATA[0], sizeof(mmINPUT_GAMMA_LUT_PWL_DATA)/sizeof(mmINPUT_GAMMA_LUT_PWL_DATA[0]), 0, 0 },
	{ "mmINPUT_GAMMA_LUT_30_COLOR", REG_MMIO, 0x46ea, &mmINPUT_GAMMA_LUT_30_COLOR[0], sizeof(mmINPUT_GAMMA_LUT_30_COLOR)/sizeof(mmINPUT_GAMMA_LUT_30_COLOR[0]), 0, 0 },
	{ "mmCOL_MAN_INPUT_GAMMA_CONTROL1", REG_MMIO, 0x46eb, &mmCOL_MAN_INPUT_GAMMA_CONTROL1[0], sizeof(mmCOL_MAN_INPUT_GAMMA_CONTROL1)/sizeof(mmCOL_MAN_INPUT_GAMMA_CONTROL1[0]), 0, 0 },
	{ "mmCOL_MAN_INPUT_GAMMA_CONTROL2", REG_MMIO, 0x46ec, &mmCOL_MAN_INPUT_GAMMA_CONTROL2[0], sizeof(mmCOL_MAN_INPUT_GAMMA_CONTROL2)/sizeof(mmCOL_MAN_INPUT_GAMMA_CONTROL2[0]), 0, 0 },
	{ "mmINPUT_GAMMA_BW_OFFSETS_B", REG_MMIO, 0x46ed, &mmINPUT_GAMMA_BW_OFFSETS_B[0], sizeof(mmINPUT_GAMMA_BW_OFFSETS_B)/sizeof(mmINPUT_GAMMA_BW_OFFSETS_B[0]), 0, 0 },
	{ "mmINPUT_GAMMA_BW_OFFSETS_G", REG_MMIO, 0x46ee, &mmINPUT_GAMMA_BW_OFFSETS_G[0], sizeof(mmINPUT_GAMMA_BW_OFFSETS_G)/sizeof(mmINPUT_GAMMA_BW_OFFSETS_G[0]), 0, 0 },
	{ "mmINPUT_GAMMA_BW_OFFSETS_R", REG_MMIO, 0x46ef, &mmINPUT_GAMMA_BW_OFFSETS_R[0], sizeof(mmINPUT_GAMMA_BW_OFFSETS_R)/sizeof(mmINPUT_GAMMA_BW_OFFSETS_R[0]), 0, 0 },
	{ "mmCOL_MAN_DEBUG_CONTROL", REG_MMIO, 0x46f0, &mmCOL_MAN_DEBUG_CONTROL[0], sizeof(mmCOL_MAN_DEBUG_CONTROL)/sizeof(mmCOL_MAN_DEBUG_CONTROL[0]), 0, 0 },
	{ "mmCOL_MAN_TEST_DEBUG_INDEX", REG_MMIO, 0x46f1, &mmCOL_MAN_TEST_DEBUG_INDEX[0], sizeof(mmCOL_MAN_TEST_DEBUG_INDEX)/sizeof(mmCOL_MAN_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmCOL_MAN_TEST_DEBUG_DATA", REG_MMIO, 0x46f3, &mmCOL_MAN_TEST_DEBUG_DATA[0], sizeof(mmCOL_MAN_TEST_DEBUG_DATA)/sizeof(mmCOL_MAN_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmDCFEV_CLOCK_CONTROL", REG_MMIO, 0x46f4, &mmDCFEV_CLOCK_CONTROL[0], sizeof(mmDCFEV_CLOCK_CONTROL)/sizeof(mmDCFEV_CLOCK_CONTROL[0]), 0, 0 },
	{ "mmDCFEV_SOFT_RESET", REG_MMIO, 0x46f5, &mmDCFEV_SOFT_RESET[0], sizeof(mmDCFEV_SOFT_RESET)/sizeof(mmDCFEV_SOFT_RESET[0]), 0, 0 },
	{ "mmDCFEV_DMIFV_CLOCK_CONTROL", REG_MMIO, 0x46f6, &mmDCFEV_DMIFV_CLOCK_CONTROL[0], sizeof(mmDCFEV_DMIFV_CLOCK_CONTROL)/sizeof(mmDCFEV_DMIFV_CLOCK_CONTROL[0]), 0, 0 },
	{ "mmDCFEV_DBG_CONFIG", REG_MMIO, 0x46f7, &mmDCFEV_DBG_CONFIG[0], sizeof(mmDCFEV_DBG_CONFIG)/sizeof(mmDCFEV_DBG_CONFIG[0]), 0, 0 },
	{ "mmDCFEV_DMIFV_MEM_PWR_CTRL", REG_MMIO, 0x46f8, &mmDCFEV_DMIFV_MEM_PWR_CTRL[0], sizeof(mmDCFEV_DMIFV_MEM_PWR_CTRL)/sizeof(mmDCFEV_DMIFV_MEM_PWR_CTRL[0]), 0, 0 },
	{ "mmDCFEV_DMIFV_MEM_PWR_STATUS", REG_MMIO, 0x46f9, &mmDCFEV_DMIFV_MEM_PWR_STATUS[0], sizeof(mmDCFEV_DMIFV_MEM_PWR_STATUS)/sizeof(mmDCFEV_DMIFV_MEM_PWR_STATUS[0]), 0, 0 },
	{ "mmDCFEV_MEM_PWR_CTRL", REG_MMIO, 0x46fa, &mmDCFEV_MEM_PWR_CTRL[0], sizeof(mmDCFEV_MEM_PWR_CTRL)/sizeof(mmDCFEV_MEM_PWR_CTRL[0]), 0, 0 },
	{ "mmDCFEV_MEM_PWR_CTRL2", REG_MMIO, 0x46fb, &mmDCFEV_MEM_PWR_CTRL2[0], sizeof(mmDCFEV_MEM_PWR_CTRL2)/sizeof(mmDCFEV_MEM_PWR_CTRL2[0]), 0, 0 },
	{ "mmDCFEV_MEM_PWR_STATUS", REG_MMIO, 0x46fc, &mmDCFEV_MEM_PWR_STATUS[0], sizeof(mmDCFEV_MEM_PWR_STATUS)/sizeof(mmDCFEV_MEM_PWR_STATUS[0]), 0, 0 },
	{ "mmDCFEV_DMIFV_DEBUG", REG_MMIO, 0x46fd, &mmDCFEV_DMIFV_DEBUG[0], sizeof(mmDCFEV_DMIFV_DEBUG)/sizeof(mmDCFEV_DMIFV_DEBUG[0]), 0, 0 },
	{ "mmDCFEV_MISC", REG_MMIO, 0x46fe, &mmDCFEV_MISC[0], sizeof(mmDCFEV_MISC)/sizeof(mmDCFEV_MISC[0]), 0, 0 },
	{ "mmXDMA_SLV_CHANNEL_CNTL", REG_MMIO, 0x470, &mmXDMA_SLV_CHANNEL_CNTL[0], sizeof(mmXDMA_SLV_CHANNEL_CNTL)/sizeof(mmXDMA_SLV_CHANNEL_CNTL[0]), 0, 0 },
	{ "mmXDMA_SLV_CHANNEL0_XDMA_SLV_CHANNEL_CNTL", REG_MMIO, 0x470, NULL, 0, 0, 0 },
	{ "mmXDMA_SLV_REMOTE_GPU_ADDRESS", REG_MMIO, 0x471, &mmXDMA_SLV_REMOTE_GPU_ADDRESS[0], sizeof(mmXDMA_SLV_REMOTE_GPU_ADDRESS)/sizeof(mmXDMA_SLV_REMOTE_GPU_ADDRESS[0]), 0, 0 },
	{ "mmXDMA_SLV_CHANNEL0_XDMA_SLV_REMOTE_GPU_ADDRESS", REG_MMIO, 0x471, NULL, 0, 0, 0 },
	{ "mmXDMA_SLV_REMOTE_GPU_ADDRESS_HIGH", REG_MMIO, 0x472, &mmXDMA_SLV_REMOTE_GPU_ADDRESS_HIGH[0], sizeof(mmXDMA_SLV_REMOTE_GPU_ADDRESS_HIGH)/sizeof(mmXDMA_SLV_REMOTE_GPU_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmXDMA_SLV_CHANNEL0_XDMA_SLV_REMOTE_GPU_ADDRESS_HIGH", REG_MMIO, 0x472, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON9_PERFCOUNTER_CNTL", REG_MMIO, 0x4724, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON9_PERFCOUNTER_STATE", REG_MMIO, 0x4725, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON9_PERFMON_CVALUE_INT_MISC", REG_MMIO, 0x4726, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON9_PERFMON_CNTL", REG_MMIO, 0x4727, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON9_PERFMON_CVALUE_LOW", REG_MMIO, 0x4728, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON9_PERFMON_HI", REG_MMIO, 0x4729, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON9_PERFMON_LOW", REG_MMIO, 0x472a, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON9_PERFMON_TEST_DEBUG_INDEX", REG_MMIO, 0x472b, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON9_PERFMON_TEST_DEBUG_DATA", REG_MMIO, 0x472c, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON9_PERFMON_CNTL2", REG_MMIO, 0x472e, NULL, 0, 0, 0 },
	{ "mmDPGV0_PIPE_ARBITRATION_CONTROL1", REG_MMIO, 0x4730, &mmDPGV0_PIPE_ARBITRATION_CONTROL1[0], sizeof(mmDPGV0_PIPE_ARBITRATION_CONTROL1)/sizeof(mmDPGV0_PIPE_ARBITRATION_CONTROL1[0]), 0, 0 },
	{ "mmDPGV0_PIPE_ARBITRATION_CONTROL2", REG_MMIO, 0x4731, &mmDPGV0_PIPE_ARBITRATION_CONTROL2[0], sizeof(mmDPGV0_PIPE_ARBITRATION_CONTROL2)/sizeof(mmDPGV0_PIPE_ARBITRATION_CONTROL2[0]), 0, 0 },
	{ "mmDPGV0_WATERMARK_MASK_CONTROL", REG_MMIO, 0x4732, &mmDPGV0_WATERMARK_MASK_CONTROL[0], sizeof(mmDPGV0_WATERMARK_MASK_CONTROL)/sizeof(mmDPGV0_WATERMARK_MASK_CONTROL[0]), 0, 0 },
	{ "mmDPGV0_PIPE_URGENCY_CONTROL", REG_MMIO, 0x4733, &mmDPGV0_PIPE_URGENCY_CONTROL[0], sizeof(mmDPGV0_PIPE_URGENCY_CONTROL)/sizeof(mmDPGV0_PIPE_URGENCY_CONTROL[0]), 0, 0 },
	{ "mmDPGV0_PIPE_DPM_CONTROL", REG_MMIO, 0x4734, &mmDPGV0_PIPE_DPM_CONTROL[0], sizeof(mmDPGV0_PIPE_DPM_CONTROL)/sizeof(mmDPGV0_PIPE_DPM_CONTROL[0]), 0, 0 },
	{ "mmDPGV0_PIPE_STUTTER_CONTROL", REG_MMIO, 0x4735, &mmDPGV0_PIPE_STUTTER_CONTROL[0], sizeof(mmDPGV0_PIPE_STUTTER_CONTROL)/sizeof(mmDPGV0_PIPE_STUTTER_CONTROL[0]), 0, 0 },
	{ "mmDPGV0_PIPE_NB_PSTATE_CHANGE_CONTROL", REG_MMIO, 0x4736, &mmDPGV0_PIPE_NB_PSTATE_CHANGE_CONTROL[0], sizeof(mmDPGV0_PIPE_NB_PSTATE_CHANGE_CONTROL)/sizeof(mmDPGV0_PIPE_NB_PSTATE_CHANGE_CONTROL[0]), 0, 0 },
	{ "mmDPGV0_PIPE_STUTTER_CONTROL_NONLPTCH", REG_MMIO, 0x4737, &mmDPGV0_PIPE_STUTTER_CONTROL_NONLPTCH[0], sizeof(mmDPGV0_PIPE_STUTTER_CONTROL_NONLPTCH)/sizeof(mmDPGV0_PIPE_STUTTER_CONTROL_NONLPTCH[0]), 0, 0 },
	{ "mmDPGV0_REPEATER_PROGRAM", REG_MMIO, 0x4738, &mmDPGV0_REPEATER_PROGRAM[0], sizeof(mmDPGV0_REPEATER_PROGRAM)/sizeof(mmDPGV0_REPEATER_PROGRAM[0]), 0, 0 },
	{ "mmDPGV0_HW_DEBUG_A", REG_MMIO, 0x4739, &mmDPGV0_HW_DEBUG_A[0], sizeof(mmDPGV0_HW_DEBUG_A)/sizeof(mmDPGV0_HW_DEBUG_A[0]), 0, 0 },
	{ "mmDPGV0_HW_DEBUG_B", REG_MMIO, 0x473a, &mmDPGV0_HW_DEBUG_B[0], sizeof(mmDPGV0_HW_DEBUG_B)/sizeof(mmDPGV0_HW_DEBUG_B[0]), 0, 0 },
	{ "mmDPGV0_HW_DEBUG_11", REG_MMIO, 0x473b, &mmDPGV0_HW_DEBUG_11[0], sizeof(mmDPGV0_HW_DEBUG_11)/sizeof(mmDPGV0_HW_DEBUG_11[0]), 0, 0 },
	{ "mmDPGV0_CHK_PRE_PROC_CNTL", REG_MMIO, 0x473c, &mmDPGV0_CHK_PRE_PROC_CNTL[0], sizeof(mmDPGV0_CHK_PRE_PROC_CNTL)/sizeof(mmDPGV0_CHK_PRE_PROC_CNTL[0]), 0, 0 },
	{ "mmDPGV1_PIPE_ARBITRATION_CONTROL1", REG_MMIO, 0x473d, &mmDPGV1_PIPE_ARBITRATION_CONTROL1[0], sizeof(mmDPGV1_PIPE_ARBITRATION_CONTROL1)/sizeof(mmDPGV1_PIPE_ARBITRATION_CONTROL1[0]), 0, 0 },
	{ "mmDPGV1_PIPE_ARBITRATION_CONTROL2", REG_MMIO, 0x473e, &mmDPGV1_PIPE_ARBITRATION_CONTROL2[0], sizeof(mmDPGV1_PIPE_ARBITRATION_CONTROL2)/sizeof(mmDPGV1_PIPE_ARBITRATION_CONTROL2[0]), 0, 0 },
	{ "mmDPGV1_WATERMARK_MASK_CONTROL", REG_MMIO, 0x473f, &mmDPGV1_WATERMARK_MASK_CONTROL[0], sizeof(mmDPGV1_WATERMARK_MASK_CONTROL)/sizeof(mmDPGV1_WATERMARK_MASK_CONTROL[0]), 0, 0 },
	{ "mmDPGV1_PIPE_URGENCY_CONTROL", REG_MMIO, 0x4740, &mmDPGV1_PIPE_URGENCY_CONTROL[0], sizeof(mmDPGV1_PIPE_URGENCY_CONTROL)/sizeof(mmDPGV1_PIPE_URGENCY_CONTROL[0]), 0, 0 },
	{ "mmDPGV1_PIPE_DPM_CONTROL", REG_MMIO, 0x4741, &mmDPGV1_PIPE_DPM_CONTROL[0], sizeof(mmDPGV1_PIPE_DPM_CONTROL)/sizeof(mmDPGV1_PIPE_DPM_CONTROL[0]), 0, 0 },
	{ "mmDPGV1_PIPE_STUTTER_CONTROL", REG_MMIO, 0x4742, &mmDPGV1_PIPE_STUTTER_CONTROL[0], sizeof(mmDPGV1_PIPE_STUTTER_CONTROL)/sizeof(mmDPGV1_PIPE_STUTTER_CONTROL[0]), 0, 0 },
	{ "mmDPGV1_PIPE_NB_PSTATE_CHANGE_CONTROL", REG_MMIO, 0x4743, &mmDPGV1_PIPE_NB_PSTATE_CHANGE_CONTROL[0], sizeof(mmDPGV1_PIPE_NB_PSTATE_CHANGE_CONTROL)/sizeof(mmDPGV1_PIPE_NB_PSTATE_CHANGE_CONTROL[0]), 0, 0 },
	{ "mmDPGV1_PIPE_STUTTER_CONTROL_NONLPTCH", REG_MMIO, 0x4744, &mmDPGV1_PIPE_STUTTER_CONTROL_NONLPTCH[0], sizeof(mmDPGV1_PIPE_STUTTER_CONTROL_NONLPTCH)/sizeof(mmDPGV1_PIPE_STUTTER_CONTROL_NONLPTCH[0]), 0, 0 },
	{ "mmDPGV1_REPEATER_PROGRAM", REG_MMIO, 0x4745, &mmDPGV1_REPEATER_PROGRAM[0], sizeof(mmDPGV1_REPEATER_PROGRAM)/sizeof(mmDPGV1_REPEATER_PROGRAM[0]), 0, 0 },
	{ "mmDPGV1_HW_DEBUG_A", REG_MMIO, 0x4746, &mmDPGV1_HW_DEBUG_A[0], sizeof(mmDPGV1_HW_DEBUG_A)/sizeof(mmDPGV1_HW_DEBUG_A[0]), 0, 0 },
	{ "mmDPGV1_HW_DEBUG_B", REG_MMIO, 0x4747, &mmDPGV1_HW_DEBUG_B[0], sizeof(mmDPGV1_HW_DEBUG_B)/sizeof(mmDPGV1_HW_DEBUG_B[0]), 0, 0 },
	{ "mmDPGV1_HW_DEBUG_11", REG_MMIO, 0x4748, &mmDPGV1_HW_DEBUG_11[0], sizeof(mmDPGV1_HW_DEBUG_11)/sizeof(mmDPGV1_HW_DEBUG_11[0]), 0, 0 },
	{ "mmDPGV1_CHK_PRE_PROC_CNTL", REG_MMIO, 0x4749, &mmDPGV1_CHK_PRE_PROC_CNTL[0], sizeof(mmDPGV1_CHK_PRE_PROC_CNTL)/sizeof(mmDPGV1_CHK_PRE_PROC_CNTL[0]), 0, 0 },
	{ "mmDPGV_TEST_DEBUG_INDEX", REG_MMIO, 0x474e, &mmDPGV_TEST_DEBUG_INDEX[0], sizeof(mmDPGV_TEST_DEBUG_INDEX)/sizeof(mmDPGV_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmDPGV_TEST_DEBUG_DATA", REG_MMIO, 0x474f, &mmDPGV_TEST_DEBUG_DATA[0], sizeof(mmDPGV_TEST_DEBUG_DATA)/sizeof(mmDPGV_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmBLNDV_CONTROL", REG_MMIO, 0x476d, &mmBLNDV_CONTROL[0], sizeof(mmBLNDV_CONTROL)/sizeof(mmBLNDV_CONTROL[0]), 0, 0 },
	{ "mmBLNDV_SM_CONTROL2", REG_MMIO, 0x476e, &mmBLNDV_SM_CONTROL2[0], sizeof(mmBLNDV_SM_CONTROL2)/sizeof(mmBLNDV_SM_CONTROL2[0]), 0, 0 },
	{ "mmBLNDV_CONTROL2", REG_MMIO, 0x476f, &mmBLNDV_CONTROL2[0], sizeof(mmBLNDV_CONTROL2)/sizeof(mmBLNDV_CONTROL2[0]), 0, 0 },
	{ "mmBLNDV_UPDATE", REG_MMIO, 0x4770, &mmBLNDV_UPDATE[0], sizeof(mmBLNDV_UPDATE)/sizeof(mmBLNDV_UPDATE[0]), 0, 0 },
	{ "mmBLNDV_UNDERFLOW_INTERRUPT", REG_MMIO, 0x4771, &mmBLNDV_UNDERFLOW_INTERRUPT[0], sizeof(mmBLNDV_UNDERFLOW_INTERRUPT)/sizeof(mmBLNDV_UNDERFLOW_INTERRUPT[0]), 0, 0 },
	{ "mmBLNDV_V_UPDATE_LOCK", REG_MMIO, 0x4773, &mmBLNDV_V_UPDATE_LOCK[0], sizeof(mmBLNDV_V_UPDATE_LOCK)/sizeof(mmBLNDV_V_UPDATE_LOCK[0]), 0, 0 },
	{ "mmBLNDV_DEBUG", REG_MMIO, 0x4774, &mmBLNDV_DEBUG[0], sizeof(mmBLNDV_DEBUG)/sizeof(mmBLNDV_DEBUG[0]), 0, 0 },
	{ "mmBLNDV_TEST_DEBUG_INDEX", REG_MMIO, 0x4775, &mmBLNDV_TEST_DEBUG_INDEX[0], sizeof(mmBLNDV_TEST_DEBUG_INDEX)/sizeof(mmBLNDV_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmBLNDV_TEST_DEBUG_DATA", REG_MMIO, 0x4776, &mmBLNDV_TEST_DEBUG_DATA[0], sizeof(mmBLNDV_TEST_DEBUG_DATA)/sizeof(mmBLNDV_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmBLNDV_REG_UPDATE_STATUS", REG_MMIO, 0x4777, &mmBLNDV_REG_UPDATE_STATUS[0], sizeof(mmBLNDV_REG_UPDATE_STATUS)/sizeof(mmBLNDV_REG_UPDATE_STATUS[0]), 0, 0 },
	{ "mmCRTCV_3D_STRUCTURE_CONTROL", REG_MMIO, 0x4778, &mmCRTCV_3D_STRUCTURE_CONTROL[0], sizeof(mmCRTCV_3D_STRUCTURE_CONTROL)/sizeof(mmCRTCV_3D_STRUCTURE_CONTROL[0]), 0, 0 },
	{ "mmCRTCV_GSL_VSYNC_GAP", REG_MMIO, 0x4779, &mmCRTCV_GSL_VSYNC_GAP[0], sizeof(mmCRTCV_GSL_VSYNC_GAP)/sizeof(mmCRTCV_GSL_VSYNC_GAP[0]), 0, 0 },
	{ "mmCRTCV_GSL_WINDOW", REG_MMIO, 0x477a, &mmCRTCV_GSL_WINDOW[0], sizeof(mmCRTCV_GSL_WINDOW)/sizeof(mmCRTCV_GSL_WINDOW[0]), 0, 0 },
	{ "mmCRTCV_GSL_CONTROL", REG_MMIO, 0x477b, &mmCRTCV_GSL_CONTROL[0], sizeof(mmCRTCV_GSL_CONTROL)/sizeof(mmCRTCV_GSL_CONTROL[0]), 0, 0 },
	{ "mmCRTCV_H_BLANK_EARLY_NUM", REG_MMIO, 0x477d, &mmCRTCV_H_BLANK_EARLY_NUM[0], sizeof(mmCRTCV_H_BLANK_EARLY_NUM)/sizeof(mmCRTCV_H_BLANK_EARLY_NUM[0]), 0, 0 },
	{ "mmXDMA_SLV_CHANNEL1_XDMA_SLV_CHANNEL_CNTL", REG_MMIO, 0x478, NULL, 0, 0, 0 },
	{ "mmCRTCV_H_TOTAL", REG_MMIO, 0x4780, &mmCRTCV_H_TOTAL[0], sizeof(mmCRTCV_H_TOTAL)/sizeof(mmCRTCV_H_TOTAL[0]), 0, 0 },
	{ "mmCRTCV_H_BLANK_START_END", REG_MMIO, 0x4781, &mmCRTCV_H_BLANK_START_END[0], sizeof(mmCRTCV_H_BLANK_START_END)/sizeof(mmCRTCV_H_BLANK_START_END[0]), 0, 0 },
	{ "mmCRTCV_H_SYNC_A", REG_MMIO, 0x4782, &mmCRTCV_H_SYNC_A[0], sizeof(mmCRTCV_H_SYNC_A)/sizeof(mmCRTCV_H_SYNC_A[0]), 0, 0 },
	{ "mmCRTCV_H_SYNC_A_CNTL", REG_MMIO, 0x4783, &mmCRTCV_H_SYNC_A_CNTL[0], sizeof(mmCRTCV_H_SYNC_A_CNTL)/sizeof(mmCRTCV_H_SYNC_A_CNTL[0]), 0, 0 },
	{ "mmCRTCV_H_SYNC_B", REG_MMIO, 0x4784, &mmCRTCV_H_SYNC_B[0], sizeof(mmCRTCV_H_SYNC_B)/sizeof(mmCRTCV_H_SYNC_B[0]), 0, 0 },
	{ "mmCRTCV_H_SYNC_B_CNTL", REG_MMIO, 0x4785, &mmCRTCV_H_SYNC_B_CNTL[0], sizeof(mmCRTCV_H_SYNC_B_CNTL)/sizeof(mmCRTCV_H_SYNC_B_CNTL[0]), 0, 0 },
	{ "mmCRTCV_VBI_END", REG_MMIO, 0x4786, &mmCRTCV_VBI_END[0], sizeof(mmCRTCV_VBI_END)/sizeof(mmCRTCV_VBI_END[0]), 0, 0 },
	{ "mmCRTCV_V_TOTAL", REG_MMIO, 0x4787, &mmCRTCV_V_TOTAL[0], sizeof(mmCRTCV_V_TOTAL)/sizeof(mmCRTCV_V_TOTAL[0]), 0, 0 },
	{ "mmCRTCV_V_TOTAL_MIN", REG_MMIO, 0x4788, &mmCRTCV_V_TOTAL_MIN[0], sizeof(mmCRTCV_V_TOTAL_MIN)/sizeof(mmCRTCV_V_TOTAL_MIN[0]), 0, 0 },
	{ "mmCRTCV_V_TOTAL_MAX", REG_MMIO, 0x4789, &mmCRTCV_V_TOTAL_MAX[0], sizeof(mmCRTCV_V_TOTAL_MAX)/sizeof(mmCRTCV_V_TOTAL_MAX[0]), 0, 0 },
	{ "mmCRTCV_V_TOTAL_CONTROL", REG_MMIO, 0x478a, &mmCRTCV_V_TOTAL_CONTROL[0], sizeof(mmCRTCV_V_TOTAL_CONTROL)/sizeof(mmCRTCV_V_TOTAL_CONTROL[0]), 0, 0 },
	{ "mmCRTCV_V_TOTAL_INT_STATUS", REG_MMIO, 0x478b, &mmCRTCV_V_TOTAL_INT_STATUS[0], sizeof(mmCRTCV_V_TOTAL_INT_STATUS)/sizeof(mmCRTCV_V_TOTAL_INT_STATUS[0]), 0, 0 },
	{ "mmCRTCV_VSYNC_NOM_INT_STATUS", REG_MMIO, 0x478c, &mmCRTCV_VSYNC_NOM_INT_STATUS[0], sizeof(mmCRTCV_VSYNC_NOM_INT_STATUS)/sizeof(mmCRTCV_VSYNC_NOM_INT_STATUS[0]), 0, 0 },
	{ "mmCRTCV_V_BLANK_START_END", REG_MMIO, 0x478d, &mmCRTCV_V_BLANK_START_END[0], sizeof(mmCRTCV_V_BLANK_START_END)/sizeof(mmCRTCV_V_BLANK_START_END[0]), 0, 0 },
	{ "mmCRTCV_V_SYNC_A", REG_MMIO, 0x478e, &mmCRTCV_V_SYNC_A[0], sizeof(mmCRTCV_V_SYNC_A)/sizeof(mmCRTCV_V_SYNC_A[0]), 0, 0 },
	{ "mmCRTCV_V_SYNC_A_CNTL", REG_MMIO, 0x478f, &mmCRTCV_V_SYNC_A_CNTL[0], sizeof(mmCRTCV_V_SYNC_A_CNTL)/sizeof(mmCRTCV_V_SYNC_A_CNTL[0]), 0, 0 },
	{ "mmXDMA_SLV_CHANNEL1_XDMA_SLV_REMOTE_GPU_ADDRESS", REG_MMIO, 0x479, NULL, 0, 0, 0 },
	{ "mmCRTCV_V_SYNC_B", REG_MMIO, 0x4790, &mmCRTCV_V_SYNC_B[0], sizeof(mmCRTCV_V_SYNC_B)/sizeof(mmCRTCV_V_SYNC_B[0]), 0, 0 },
	{ "mmCRTCV_V_SYNC_B_CNTL", REG_MMIO, 0x4791, &mmCRTCV_V_SYNC_B_CNTL[0], sizeof(mmCRTCV_V_SYNC_B_CNTL)/sizeof(mmCRTCV_V_SYNC_B_CNTL[0]), 0, 0 },
	{ "mmCRTCV_DTMTEST_CNTL", REG_MMIO, 0x4792, &mmCRTCV_DTMTEST_CNTL[0], sizeof(mmCRTCV_DTMTEST_CNTL)/sizeof(mmCRTCV_DTMTEST_CNTL[0]), 0, 0 },
	{ "mmCRTCV_DTMTEST_STATUS_POSITION", REG_MMIO, 0x4793, &mmCRTCV_DTMTEST_STATUS_POSITION[0], sizeof(mmCRTCV_DTMTEST_STATUS_POSITION)/sizeof(mmCRTCV_DTMTEST_STATUS_POSITION[0]), 0, 0 },
	{ "mmCRTCV_TRIGA_CNTL", REG_MMIO, 0x4794, &mmCRTCV_TRIGA_CNTL[0], sizeof(mmCRTCV_TRIGA_CNTL)/sizeof(mmCRTCV_TRIGA_CNTL[0]), 0, 0 },
	{ "mmCRTCV_TRIGA_MANUAL_TRIG", REG_MMIO, 0x4795, &mmCRTCV_TRIGA_MANUAL_TRIG[0], sizeof(mmCRTCV_TRIGA_MANUAL_TRIG)/sizeof(mmCRTCV_TRIGA_MANUAL_TRIG[0]), 0, 0 },
	{ "mmCRTCV_TRIGB_CNTL", REG_MMIO, 0x4796, &mmCRTCV_TRIGB_CNTL[0], sizeof(mmCRTCV_TRIGB_CNTL)/sizeof(mmCRTCV_TRIGB_CNTL[0]), 0, 0 },
	{ "mmCRTCV_TRIGB_MANUAL_TRIG", REG_MMIO, 0x4797, &mmCRTCV_TRIGB_MANUAL_TRIG[0], sizeof(mmCRTCV_TRIGB_MANUAL_TRIG)/sizeof(mmCRTCV_TRIGB_MANUAL_TRIG[0]), 0, 0 },
	{ "mmCRTCV_FORCE_COUNT_NOW_CNTL", REG_MMIO, 0x4798, &mmCRTCV_FORCE_COUNT_NOW_CNTL[0], sizeof(mmCRTCV_FORCE_COUNT_NOW_CNTL)/sizeof(mmCRTCV_FORCE_COUNT_NOW_CNTL[0]), 0, 0 },
	{ "mmCRTCV_FLOW_CONTROL", REG_MMIO, 0x4799, &mmCRTCV_FLOW_CONTROL[0], sizeof(mmCRTCV_FLOW_CONTROL)/sizeof(mmCRTCV_FLOW_CONTROL[0]), 0, 0 },
	{ "mmCRTCV_STEREO_FORCE_NEXT_EYE", REG_MMIO, 0x479a, &mmCRTCV_STEREO_FORCE_NEXT_EYE[0], sizeof(mmCRTCV_STEREO_FORCE_NEXT_EYE)/sizeof(mmCRTCV_STEREO_FORCE_NEXT_EYE[0]), 0, 0 },
	{ "mmCRTCV_AVSYNC_COUNTER", REG_MMIO, 0x479b, &mmCRTCV_AVSYNC_COUNTER[0], sizeof(mmCRTCV_AVSYNC_COUNTER)/sizeof(mmCRTCV_AVSYNC_COUNTER[0]), 0, 0 },
	{ "mmCRTCV_CONTROL", REG_MMIO, 0x479c, &mmCRTCV_CONTROL[0], sizeof(mmCRTCV_CONTROL)/sizeof(mmCRTCV_CONTROL[0]), 0, 0 },
	{ "mmCRTCV_BLANK_CONTROL", REG_MMIO, 0x479d, &mmCRTCV_BLANK_CONTROL[0], sizeof(mmCRTCV_BLANK_CONTROL)/sizeof(mmCRTCV_BLANK_CONTROL[0]), 0, 0 },
	{ "mmCRTCV_INTERLACE_CONTROL", REG_MMIO, 0x479e, &mmCRTCV_INTERLACE_CONTROL[0], sizeof(mmCRTCV_INTERLACE_CONTROL)/sizeof(mmCRTCV_INTERLACE_CONTROL[0]), 0, 0 },
	{ "mmCRTCV_INTERLACE_STATUS", REG_MMIO, 0x479f, &mmCRTCV_INTERLACE_STATUS[0], sizeof(mmCRTCV_INTERLACE_STATUS)/sizeof(mmCRTCV_INTERLACE_STATUS[0]), 0, 0 },
	{ "mmXDMA_SLV_CHANNEL1_XDMA_SLV_REMOTE_GPU_ADDRESS_HIGH", REG_MMIO, 0x47a, NULL, 0, 0, 0 },
	{ "mmCRTCV_FIELD_INDICATION_CONTROL", REG_MMIO, 0x47a0, &mmCRTCV_FIELD_INDICATION_CONTROL[0], sizeof(mmCRTCV_FIELD_INDICATION_CONTROL)/sizeof(mmCRTCV_FIELD_INDICATION_CONTROL[0]), 0, 0 },
	{ "mmCRTCV_PIXEL_DATA_READBACK0", REG_MMIO, 0x47a1, &mmCRTCV_PIXEL_DATA_READBACK0[0], sizeof(mmCRTCV_PIXEL_DATA_READBACK0)/sizeof(mmCRTCV_PIXEL_DATA_READBACK0[0]), 0, 0 },
	{ "mmCRTCV_PIXEL_DATA_READBACK1", REG_MMIO, 0x47a2, &mmCRTCV_PIXEL_DATA_READBACK1[0], sizeof(mmCRTCV_PIXEL_DATA_READBACK1)/sizeof(mmCRTCV_PIXEL_DATA_READBACK1[0]), 0, 0 },
	{ "mmCRTCV_STATUS", REG_MMIO, 0x47a3, &mmCRTCV_STATUS[0], sizeof(mmCRTCV_STATUS)/sizeof(mmCRTCV_STATUS[0]), 0, 0 },
	{ "mmCRTCV_STATUS_POSITION", REG_MMIO, 0x47a4, &mmCRTCV_STATUS_POSITION[0], sizeof(mmCRTCV_STATUS_POSITION)/sizeof(mmCRTCV_STATUS_POSITION[0]), 0, 0 },
	{ "mmCRTCV_NOM_VERT_POSITION", REG_MMIO, 0x47a5, &mmCRTCV_NOM_VERT_POSITION[0], sizeof(mmCRTCV_NOM_VERT_POSITION)/sizeof(mmCRTCV_NOM_VERT_POSITION[0]), 0, 0 },
	{ "mmCRTCV_STATUS_FRAME_COUNT", REG_MMIO, 0x47a6, &mmCRTCV_STATUS_FRAME_COUNT[0], sizeof(mmCRTCV_STATUS_FRAME_COUNT)/sizeof(mmCRTCV_STATUS_FRAME_COUNT[0]), 0, 0 },
	{ "mmCRTCV_STATUS_VF_COUNT", REG_MMIO, 0x47a7, &mmCRTCV_STATUS_VF_COUNT[0], sizeof(mmCRTCV_STATUS_VF_COUNT)/sizeof(mmCRTCV_STATUS_VF_COUNT[0]), 0, 0 },
	{ "mmCRTCV_STATUS_HV_COUNT", REG_MMIO, 0x47a8, &mmCRTCV_STATUS_HV_COUNT[0], sizeof(mmCRTCV_STATUS_HV_COUNT)/sizeof(mmCRTCV_STATUS_HV_COUNT[0]), 0, 0 },
	{ "mmCRTCV_COUNT_CONTROL", REG_MMIO, 0x47a9, &mmCRTCV_COUNT_CONTROL[0], sizeof(mmCRTCV_COUNT_CONTROL)/sizeof(mmCRTCV_COUNT_CONTROL[0]), 0, 0 },
	{ "mmCRTCV_COUNT_RESET", REG_MMIO, 0x47aa, &mmCRTCV_COUNT_RESET[0], sizeof(mmCRTCV_COUNT_RESET)/sizeof(mmCRTCV_COUNT_RESET[0]), 0, 0 },
	{ "mmCRTCV_MANUAL_FORCE_VSYNC_NEXT_LINE", REG_MMIO, 0x47ab, &mmCRTCV_MANUAL_FORCE_VSYNC_NEXT_LINE[0], sizeof(mmCRTCV_MANUAL_FORCE_VSYNC_NEXT_LINE)/sizeof(mmCRTCV_MANUAL_FORCE_VSYNC_NEXT_LINE[0]), 0, 0 },
	{ "mmCRTCV_VERT_SYNC_CONTROL", REG_MMIO, 0x47ac, &mmCRTCV_VERT_SYNC_CONTROL[0], sizeof(mmCRTCV_VERT_SYNC_CONTROL)/sizeof(mmCRTCV_VERT_SYNC_CONTROL[0]), 0, 0 },
	{ "mmCRTCV_STEREO_STATUS", REG_MMIO, 0x47ad, &mmCRTCV_STEREO_STATUS[0], sizeof(mmCRTCV_STEREO_STATUS)/sizeof(mmCRTCV_STEREO_STATUS[0]), 0, 0 },
	{ "mmCRTCV_STEREO_CONTROL", REG_MMIO, 0x47ae, &mmCRTCV_STEREO_CONTROL[0], sizeof(mmCRTCV_STEREO_CONTROL)/sizeof(mmCRTCV_STEREO_CONTROL[0]), 0, 0 },
	{ "mmCRTCV_SNAPSHOT_STATUS", REG_MMIO, 0x47af, &mmCRTCV_SNAPSHOT_STATUS[0], sizeof(mmCRTCV_SNAPSHOT_STATUS)/sizeof(mmCRTCV_SNAPSHOT_STATUS[0]), 0, 0 },
	{ "mmCRTCV_SNAPSHOT_CONTROL", REG_MMIO, 0x47b0, &mmCRTCV_SNAPSHOT_CONTROL[0], sizeof(mmCRTCV_SNAPSHOT_CONTROL)/sizeof(mmCRTCV_SNAPSHOT_CONTROL[0]), 0, 0 },
	{ "mmCRTCV_SNAPSHOT_POSITION", REG_MMIO, 0x47b1, &mmCRTCV_SNAPSHOT_POSITION[0], sizeof(mmCRTCV_SNAPSHOT_POSITION)/sizeof(mmCRTCV_SNAPSHOT_POSITION[0]), 0, 0 },
	{ "mmCRTCV_SNAPSHOT_FRAME", REG_MMIO, 0x47b2, &mmCRTCV_SNAPSHOT_FRAME[0], sizeof(mmCRTCV_SNAPSHOT_FRAME)/sizeof(mmCRTCV_SNAPSHOT_FRAME[0]), 0, 0 },
	{ "mmCRTCV_START_LINE_CONTROL", REG_MMIO, 0x47b3, &mmCRTCV_START_LINE_CONTROL[0], sizeof(mmCRTCV_START_LINE_CONTROL)/sizeof(mmCRTCV_START_LINE_CONTROL[0]), 0, 0 },
	{ "mmCRTCV_INTERRUPT_CONTROL", REG_MMIO, 0x47b4, &mmCRTCV_INTERRUPT_CONTROL[0], sizeof(mmCRTCV_INTERRUPT_CONTROL)/sizeof(mmCRTCV_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmCRTCV_UPDATE_LOCK", REG_MMIO, 0x47b5, &mmCRTCV_UPDATE_LOCK[0], sizeof(mmCRTCV_UPDATE_LOCK)/sizeof(mmCRTCV_UPDATE_LOCK[0]), 0, 0 },
	{ "mmCRTCV_DOUBLE_BUFFER_CONTROL", REG_MMIO, 0x47b6, &mmCRTCV_DOUBLE_BUFFER_CONTROL[0], sizeof(mmCRTCV_DOUBLE_BUFFER_CONTROL)/sizeof(mmCRTCV_DOUBLE_BUFFER_CONTROL[0]), 0, 0 },
	{ "mmCRTCV_VGA_PARAMETER_CAPTURE_MODE", REG_MMIO, 0x47b7, &mmCRTCV_VGA_PARAMETER_CAPTURE_MODE[0], sizeof(mmCRTCV_VGA_PARAMETER_CAPTURE_MODE)/sizeof(mmCRTCV_VGA_PARAMETER_CAPTURE_MODE[0]), 0, 0 },
	{ "mmCRTCV_TEST_PATTERN_CONTROL", REG_MMIO, 0x47ba, &mmCRTCV_TEST_PATTERN_CONTROL[0], sizeof(mmCRTCV_TEST_PATTERN_CONTROL)/sizeof(mmCRTCV_TEST_PATTERN_CONTROL[0]), 0, 0 },
	{ "mmCRTCV_TEST_PATTERN_PARAMETERS", REG_MMIO, 0x47bb, &mmCRTCV_TEST_PATTERN_PARAMETERS[0], sizeof(mmCRTCV_TEST_PATTERN_PARAMETERS)/sizeof(mmCRTCV_TEST_PATTERN_PARAMETERS[0]), 0, 0 },
	{ "mmCRTCV_TEST_PATTERN_COLOR", REG_MMIO, 0x47bc, &mmCRTCV_TEST_PATTERN_COLOR[0], sizeof(mmCRTCV_TEST_PATTERN_COLOR)/sizeof(mmCRTCV_TEST_PATTERN_COLOR[0]), 0, 0 },
	{ "mmCRTCV_MASTER_UPDATE_LOCK", REG_MMIO, 0x47bd, &mmCRTCV_MASTER_UPDATE_LOCK[0], sizeof(mmCRTCV_MASTER_UPDATE_LOCK)/sizeof(mmCRTCV_MASTER_UPDATE_LOCK[0]), 0, 0 },
	{ "mmCRTCV_MASTER_UPDATE_MODE", REG_MMIO, 0x47be, &mmCRTCV_MASTER_UPDATE_MODE[0], sizeof(mmCRTCV_MASTER_UPDATE_MODE)/sizeof(mmCRTCV_MASTER_UPDATE_MODE[0]), 0, 0 },
	{ "mmCRTCV_MVP_INBAND_CNTL_INSERT", REG_MMIO, 0x47bf, &mmCRTCV_MVP_INBAND_CNTL_INSERT[0], sizeof(mmCRTCV_MVP_INBAND_CNTL_INSERT)/sizeof(mmCRTCV_MVP_INBAND_CNTL_INSERT[0]), 0, 0 },
	{ "mmCRTCV_MVP_INBAND_CNTL_INSERT_TIMER", REG_MMIO, 0x47c0, &mmCRTCV_MVP_INBAND_CNTL_INSERT_TIMER[0], sizeof(mmCRTCV_MVP_INBAND_CNTL_INSERT_TIMER)/sizeof(mmCRTCV_MVP_INBAND_CNTL_INSERT_TIMER[0]), 0, 0 },
	{ "mmCRTCV_MVP_STATUS", REG_MMIO, 0x47c1, &mmCRTCV_MVP_STATUS[0], sizeof(mmCRTCV_MVP_STATUS)/sizeof(mmCRTCV_MVP_STATUS[0]), 0, 0 },
	{ "mmCRTCV_MASTER_EN", REG_MMIO, 0x47c2, &mmCRTCV_MASTER_EN[0], sizeof(mmCRTCV_MASTER_EN)/sizeof(mmCRTCV_MASTER_EN[0]), 0, 0 },
	{ "mmCRTCV_ALLOW_STOP_OFF_V_CNT", REG_MMIO, 0x47c3, &mmCRTCV_ALLOW_STOP_OFF_V_CNT[0], sizeof(mmCRTCV_ALLOW_STOP_OFF_V_CNT)/sizeof(mmCRTCV_ALLOW_STOP_OFF_V_CNT[0]), 0, 0 },
	{ "mmCRTCV_V_UPDATE_INT_STATUS", REG_MMIO, 0x47c4, &mmCRTCV_V_UPDATE_INT_STATUS[0], sizeof(mmCRTCV_V_UPDATE_INT_STATUS)/sizeof(mmCRTCV_V_UPDATE_INT_STATUS[0]), 0, 0 },
	{ "mmCRTCV_TEST_DEBUG_INDEX", REG_MMIO, 0x47c6, &mmCRTCV_TEST_DEBUG_INDEX[0], sizeof(mmCRTCV_TEST_DEBUG_INDEX)/sizeof(mmCRTCV_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmCRTCV_TEST_DEBUG_DATA", REG_MMIO, 0x47c7, &mmCRTCV_TEST_DEBUG_DATA[0], sizeof(mmCRTCV_TEST_DEBUG_DATA)/sizeof(mmCRTCV_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmCRTCV_OVERSCAN_COLOR", REG_MMIO, 0x47c8, &mmCRTCV_OVERSCAN_COLOR[0], sizeof(mmCRTCV_OVERSCAN_COLOR)/sizeof(mmCRTCV_OVERSCAN_COLOR[0]), 0, 0 },
	{ "mmCRTCV_OVERSCAN_COLOR_EXT", REG_MMIO, 0x47c9, &mmCRTCV_OVERSCAN_COLOR_EXT[0], sizeof(mmCRTCV_OVERSCAN_COLOR_EXT)/sizeof(mmCRTCV_OVERSCAN_COLOR_EXT[0]), 0, 0 },
	{ "mmCRTCV_BLANK_DATA_COLOR", REG_MMIO, 0x47ca, &mmCRTCV_BLANK_DATA_COLOR[0], sizeof(mmCRTCV_BLANK_DATA_COLOR)/sizeof(mmCRTCV_BLANK_DATA_COLOR[0]), 0, 0 },
	{ "mmCRTCV_BLANK_DATA_COLOR_EXT", REG_MMIO, 0x47cb, &mmCRTCV_BLANK_DATA_COLOR_EXT[0], sizeof(mmCRTCV_BLANK_DATA_COLOR_EXT)/sizeof(mmCRTCV_BLANK_DATA_COLOR_EXT[0]), 0, 0 },
	{ "mmCRTCV_BLACK_COLOR", REG_MMIO, 0x47cc, &mmCRTCV_BLACK_COLOR[0], sizeof(mmCRTCV_BLACK_COLOR)/sizeof(mmCRTCV_BLACK_COLOR[0]), 0, 0 },
	{ "mmCRTCV_BLACK_COLOR_EXT", REG_MMIO, 0x47cd, &mmCRTCV_BLACK_COLOR_EXT[0], sizeof(mmCRTCV_BLACK_COLOR_EXT)/sizeof(mmCRTCV_BLACK_COLOR_EXT[0]), 0, 0 },
	{ "mmCRTCV_VERTICAL_INTERRUPT0_POSITION", REG_MMIO, 0x47ce, &mmCRTCV_VERTICAL_INTERRUPT0_POSITION[0], sizeof(mmCRTCV_VERTICAL_INTERRUPT0_POSITION)/sizeof(mmCRTCV_VERTICAL_INTERRUPT0_POSITION[0]), 0, 0 },
	{ "mmCRTCV_VERTICAL_INTERRUPT0_CONTROL", REG_MMIO, 0x47cf, &mmCRTCV_VERTICAL_INTERRUPT0_CONTROL[0], sizeof(mmCRTCV_VERTICAL_INTERRUPT0_CONTROL)/sizeof(mmCRTCV_VERTICAL_INTERRUPT0_CONTROL[0]), 0, 0 },
	{ "mmCRTCV_VERTICAL_INTERRUPT1_POSITION", REG_MMIO, 0x47d0, &mmCRTCV_VERTICAL_INTERRUPT1_POSITION[0], sizeof(mmCRTCV_VERTICAL_INTERRUPT1_POSITION)/sizeof(mmCRTCV_VERTICAL_INTERRUPT1_POSITION[0]), 0, 0 },
	{ "mmCRTCV_VERTICAL_INTERRUPT1_CONTROL", REG_MMIO, 0x47d1, &mmCRTCV_VERTICAL_INTERRUPT1_CONTROL[0], sizeof(mmCRTCV_VERTICAL_INTERRUPT1_CONTROL)/sizeof(mmCRTCV_VERTICAL_INTERRUPT1_CONTROL[0]), 0, 0 },
	{ "mmCRTCV_VERTICAL_INTERRUPT2_POSITION", REG_MMIO, 0x47d2, &mmCRTCV_VERTICAL_INTERRUPT2_POSITION[0], sizeof(mmCRTCV_VERTICAL_INTERRUPT2_POSITION)/sizeof(mmCRTCV_VERTICAL_INTERRUPT2_POSITION[0]), 0, 0 },
	{ "mmCRTCV_VERTICAL_INTERRUPT2_CONTROL", REG_MMIO, 0x47d3, &mmCRTCV_VERTICAL_INTERRUPT2_CONTROL[0], sizeof(mmCRTCV_VERTICAL_INTERRUPT2_CONTROL)/sizeof(mmCRTCV_VERTICAL_INTERRUPT2_CONTROL[0]), 0, 0 },
	{ "mmCRTCV_CRC_CNTL", REG_MMIO, 0x47d4, &mmCRTCV_CRC_CNTL[0], sizeof(mmCRTCV_CRC_CNTL)/sizeof(mmCRTCV_CRC_CNTL[0]), 0, 0 },
	{ "mmCRTCV_CRC0_WINDOWA_X_CONTROL", REG_MMIO, 0x47d5, &mmCRTCV_CRC0_WINDOWA_X_CONTROL[0], sizeof(mmCRTCV_CRC0_WINDOWA_X_CONTROL)/sizeof(mmCRTCV_CRC0_WINDOWA_X_CONTROL[0]), 0, 0 },
	{ "mmCRTCV_CRC0_WINDOWA_Y_CONTROL", REG_MMIO, 0x47d6, &mmCRTCV_CRC0_WINDOWA_Y_CONTROL[0], sizeof(mmCRTCV_CRC0_WINDOWA_Y_CONTROL)/sizeof(mmCRTCV_CRC0_WINDOWA_Y_CONTROL[0]), 0, 0 },
	{ "mmCRTCV_CRC0_WINDOWB_X_CONTROL", REG_MMIO, 0x47d7, &mmCRTCV_CRC0_WINDOWB_X_CONTROL[0], sizeof(mmCRTCV_CRC0_WINDOWB_X_CONTROL)/sizeof(mmCRTCV_CRC0_WINDOWB_X_CONTROL[0]), 0, 0 },
	{ "mmCRTCV_CRC0_WINDOWB_Y_CONTROL", REG_MMIO, 0x47d8, &mmCRTCV_CRC0_WINDOWB_Y_CONTROL[0], sizeof(mmCRTCV_CRC0_WINDOWB_Y_CONTROL)/sizeof(mmCRTCV_CRC0_WINDOWB_Y_CONTROL[0]), 0, 0 },
	{ "mmCRTCV_CRC0_DATA_RG", REG_MMIO, 0x47d9, &mmCRTCV_CRC0_DATA_RG[0], sizeof(mmCRTCV_CRC0_DATA_RG)/sizeof(mmCRTCV_CRC0_DATA_RG[0]), 0, 0 },
	{ "mmCRTCV_CRC0_DATA_B", REG_MMIO, 0x47da, &mmCRTCV_CRC0_DATA_B[0], sizeof(mmCRTCV_CRC0_DATA_B)/sizeof(mmCRTCV_CRC0_DATA_B[0]), 0, 0 },
	{ "mmCRTCV_CRC1_WINDOWA_X_CONTROL", REG_MMIO, 0x47db, &mmCRTCV_CRC1_WINDOWA_X_CONTROL[0], sizeof(mmCRTCV_CRC1_WINDOWA_X_CONTROL)/sizeof(mmCRTCV_CRC1_WINDOWA_X_CONTROL[0]), 0, 0 },
	{ "mmCRTCV_CRC1_WINDOWA_Y_CONTROL", REG_MMIO, 0x47dc, &mmCRTCV_CRC1_WINDOWA_Y_CONTROL[0], sizeof(mmCRTCV_CRC1_WINDOWA_Y_CONTROL)/sizeof(mmCRTCV_CRC1_WINDOWA_Y_CONTROL[0]), 0, 0 },
	{ "mmCRTCV_CRC1_WINDOWB_X_CONTROL", REG_MMIO, 0x47dd, &mmCRTCV_CRC1_WINDOWB_X_CONTROL[0], sizeof(mmCRTCV_CRC1_WINDOWB_X_CONTROL)/sizeof(mmCRTCV_CRC1_WINDOWB_X_CONTROL[0]), 0, 0 },
	{ "mmCRTCV_CRC1_WINDOWB_Y_CONTROL", REG_MMIO, 0x47de, &mmCRTCV_CRC1_WINDOWB_Y_CONTROL[0], sizeof(mmCRTCV_CRC1_WINDOWB_Y_CONTROL)/sizeof(mmCRTCV_CRC1_WINDOWB_Y_CONTROL[0]), 0, 0 },
	{ "mmCRTCV_CRC1_DATA_RG", REG_MMIO, 0x47df, &mmCRTCV_CRC1_DATA_RG[0], sizeof(mmCRTCV_CRC1_DATA_RG)/sizeof(mmCRTCV_CRC1_DATA_RG[0]), 0, 0 },
	{ "mmCRTCV_CRC1_DATA_B", REG_MMIO, 0x47e0, &mmCRTCV_CRC1_DATA_B[0], sizeof(mmCRTCV_CRC1_DATA_B)/sizeof(mmCRTCV_CRC1_DATA_B[0]), 0, 0 },
	{ "mmCRTCV_STATIC_SCREEN_CONTROL", REG_MMIO, 0x47e7, &mmCRTCV_STATIC_SCREEN_CONTROL[0], sizeof(mmCRTCV_STATIC_SCREEN_CONTROL)/sizeof(mmCRTCV_STATIC_SCREEN_CONTROL[0]), 0, 0 },
	{ "mmXDMA_SLV_CHANNEL2_XDMA_SLV_CHANNEL_CNTL", REG_MMIO, 0x480, NULL, 0, 0, 0 },
	{ "mmDC_GENERICA", REG_MMIO, 0x4800, &mmDC_GENERICA[0], sizeof(mmDC_GENERICA)/sizeof(mmDC_GENERICA[0]), 0, 0 },
	{ "mmDC_GENERICB", REG_MMIO, 0x4801, &mmDC_GENERICB[0], sizeof(mmDC_GENERICB)/sizeof(mmDC_GENERICB[0]), 0, 0 },
	{ "mmDC_PAD_EXTERN_SIG", REG_MMIO, 0x4802, &mmDC_PAD_EXTERN_SIG[0], sizeof(mmDC_PAD_EXTERN_SIG)/sizeof(mmDC_PAD_EXTERN_SIG[0]), 0, 0 },
	{ "mmDC_REF_CLK_CNTL", REG_MMIO, 0x4803, &mmDC_REF_CLK_CNTL[0], sizeof(mmDC_REF_CLK_CNTL)/sizeof(mmDC_REF_CLK_CNTL[0]), 0, 0 },
	{ "mmDC_GPIO_DEBUG", REG_MMIO, 0x4804, &mmDC_GPIO_DEBUG[0], sizeof(mmDC_GPIO_DEBUG)/sizeof(mmDC_GPIO_DEBUG[0]), 0, 0 },
	{ "mmUNIPHYA_LINK_CNTL", REG_MMIO, 0x4805, &mmUNIPHYA_LINK_CNTL[0], sizeof(mmUNIPHYA_LINK_CNTL)/sizeof(mmUNIPHYA_LINK_CNTL[0]), 0, 0 },
	{ "mmUNIPHYA_CHANNEL_XBAR_CNTL", REG_MMIO, 0x4806, &mmUNIPHYA_CHANNEL_XBAR_CNTL[0], sizeof(mmUNIPHYA_CHANNEL_XBAR_CNTL)/sizeof(mmUNIPHYA_CHANNEL_XBAR_CNTL[0]), 0, 0 },
	{ "mmUNIPHYB_LINK_CNTL", REG_MMIO, 0x4807, &mmUNIPHYB_LINK_CNTL[0], sizeof(mmUNIPHYB_LINK_CNTL)/sizeof(mmUNIPHYB_LINK_CNTL[0]), 0, 0 },
	{ "mmUNIPHYB_CHANNEL_XBAR_CNTL", REG_MMIO, 0x4808, &mmUNIPHYB_CHANNEL_XBAR_CNTL[0], sizeof(mmUNIPHYB_CHANNEL_XBAR_CNTL)/sizeof(mmUNIPHYB_CHANNEL_XBAR_CNTL[0]), 0, 0 },
	{ "mmUNIPHYC_LINK_CNTL", REG_MMIO, 0x4809, &mmUNIPHYC_LINK_CNTL[0], sizeof(mmUNIPHYC_LINK_CNTL)/sizeof(mmUNIPHYC_LINK_CNTL[0]), 0, 0 },
	{ "mmUNIPHYC_CHANNEL_XBAR_CNTL", REG_MMIO, 0x480a, &mmUNIPHYC_CHANNEL_XBAR_CNTL[0], sizeof(mmUNIPHYC_CHANNEL_XBAR_CNTL)/sizeof(mmUNIPHYC_CHANNEL_XBAR_CNTL[0]), 0, 0 },
	{ "mmUNIPHYD_LINK_CNTL", REG_MMIO, 0x480b, &mmUNIPHYD_LINK_CNTL[0], sizeof(mmUNIPHYD_LINK_CNTL)/sizeof(mmUNIPHYD_LINK_CNTL[0]), 0, 0 },
	{ "mmUNIPHYD_CHANNEL_XBAR_CNTL", REG_MMIO, 0x480c, &mmUNIPHYD_CHANNEL_XBAR_CNTL[0], sizeof(mmUNIPHYD_CHANNEL_XBAR_CNTL)/sizeof(mmUNIPHYD_CHANNEL_XBAR_CNTL[0]), 0, 0 },
	{ "mmUNIPHYE_LINK_CNTL", REG_MMIO, 0x480d, &mmUNIPHYE_LINK_CNTL[0], sizeof(mmUNIPHYE_LINK_CNTL)/sizeof(mmUNIPHYE_LINK_CNTL[0]), 0, 0 },
	{ "mmUNIPHYE_CHANNEL_XBAR_CNTL", REG_MMIO, 0x480e, &mmUNIPHYE_CHANNEL_XBAR_CNTL[0], sizeof(mmUNIPHYE_CHANNEL_XBAR_CNTL)/sizeof(mmUNIPHYE_CHANNEL_XBAR_CNTL[0]), 0, 0 },
	{ "mmUNIPHYF_LINK_CNTL", REG_MMIO, 0x480f, &mmUNIPHYF_LINK_CNTL[0], sizeof(mmUNIPHYF_LINK_CNTL)/sizeof(mmUNIPHYF_LINK_CNTL[0]), 0, 0 },
	{ "mmXDMA_SLV_CHANNEL2_XDMA_SLV_REMOTE_GPU_ADDRESS", REG_MMIO, 0x481, NULL, 0, 0, 0 },
	{ "mmUNIPHYF_CHANNEL_XBAR_CNTL", REG_MMIO, 0x4810, &mmUNIPHYF_CHANNEL_XBAR_CNTL[0], sizeof(mmUNIPHYF_CHANNEL_XBAR_CNTL)/sizeof(mmUNIPHYF_CHANNEL_XBAR_CNTL[0]), 0, 0 },
	{ "mmUNIPHYG_LINK_CNTL", REG_MMIO, 0x4811, &mmUNIPHYG_LINK_CNTL[0], sizeof(mmUNIPHYG_LINK_CNTL)/sizeof(mmUNIPHYG_LINK_CNTL[0]), 0, 0 },
	{ "mmUNIPHYG_CHANNEL_XBAR_CNTL", REG_MMIO, 0x4812, &mmUNIPHYG_CHANNEL_XBAR_CNTL[0], sizeof(mmUNIPHYG_CHANNEL_XBAR_CNTL)/sizeof(mmUNIPHYG_CHANNEL_XBAR_CNTL[0]), 0, 0 },
	{ "mmDCIO_WRCMD_DELAY", REG_MMIO, 0x4816, &mmDCIO_WRCMD_DELAY[0], sizeof(mmDCIO_WRCMD_DELAY)/sizeof(mmDCIO_WRCMD_DELAY[0]), 0, 0 },
	{ "mmDC_PINSTRAPS", REG_MMIO, 0x4818, &mmDC_PINSTRAPS[0], sizeof(mmDC_PINSTRAPS)/sizeof(mmDC_PINSTRAPS[0]), 0, 0 },
	{ "mmDC_DVODATA_CONFIG", REG_MMIO, 0x481a, &mmDC_DVODATA_CONFIG[0], sizeof(mmDC_DVODATA_CONFIG)/sizeof(mmDC_DVODATA_CONFIG[0]), 0, 0 },
	{ "mmLVTMA_PWRSEQ_CNTL", REG_MMIO, 0x481b, &mmLVTMA_PWRSEQ_CNTL[0], sizeof(mmLVTMA_PWRSEQ_CNTL)/sizeof(mmLVTMA_PWRSEQ_CNTL[0]), 0, 0 },
	{ "mmLVTMA_PWRSEQ_STATE", REG_MMIO, 0x481c, &mmLVTMA_PWRSEQ_STATE[0], sizeof(mmLVTMA_PWRSEQ_STATE)/sizeof(mmLVTMA_PWRSEQ_STATE[0]), 0, 0 },
	{ "mmLVTMA_PWRSEQ_REF_DIV", REG_MMIO, 0x481d, &mmLVTMA_PWRSEQ_REF_DIV[0], sizeof(mmLVTMA_PWRSEQ_REF_DIV)/sizeof(mmLVTMA_PWRSEQ_REF_DIV[0]), 0, 0 },
	{ "mmLVTMA_PWRSEQ_DELAY1", REG_MMIO, 0x481e, &mmLVTMA_PWRSEQ_DELAY1[0], sizeof(mmLVTMA_PWRSEQ_DELAY1)/sizeof(mmLVTMA_PWRSEQ_DELAY1[0]), 0, 0 },
	{ "mmLVTMA_PWRSEQ_DELAY2", REG_MMIO, 0x481f, &mmLVTMA_PWRSEQ_DELAY2[0], sizeof(mmLVTMA_PWRSEQ_DELAY2)/sizeof(mmLVTMA_PWRSEQ_DELAY2[0]), 0, 0 },
	{ "mmXDMA_SLV_CHANNEL2_XDMA_SLV_REMOTE_GPU_ADDRESS_HIGH", REG_MMIO, 0x482, NULL, 0, 0, 0 },
	{ "mmBL_PWM_CNTL", REG_MMIO, 0x4820, &mmBL_PWM_CNTL[0], sizeof(mmBL_PWM_CNTL)/sizeof(mmBL_PWM_CNTL[0]), 0, 0 },
	{ "mmBL_PWM_CNTL2", REG_MMIO, 0x4821, &mmBL_PWM_CNTL2[0], sizeof(mmBL_PWM_CNTL2)/sizeof(mmBL_PWM_CNTL2[0]), 0, 0 },
	{ "mmBL_PWM_PERIOD_CNTL", REG_MMIO, 0x4822, &mmBL_PWM_PERIOD_CNTL[0], sizeof(mmBL_PWM_PERIOD_CNTL)/sizeof(mmBL_PWM_PERIOD_CNTL[0]), 0, 0 },
	{ "mmBL_PWM_GRP1_REG_LOCK", REG_MMIO, 0x4823, &mmBL_PWM_GRP1_REG_LOCK[0], sizeof(mmBL_PWM_GRP1_REG_LOCK)/sizeof(mmBL_PWM_GRP1_REG_LOCK[0]), 0, 0 },
	{ "mmDCIO_GSL_GENLK_PAD_CNTL", REG_MMIO, 0x4824, &mmDCIO_GSL_GENLK_PAD_CNTL[0], sizeof(mmDCIO_GSL_GENLK_PAD_CNTL)/sizeof(mmDCIO_GSL_GENLK_PAD_CNTL[0]), 0, 0 },
	{ "mmDCIO_GSL_SWAPLOCK_PAD_CNTL", REG_MMIO, 0x4825, &mmDCIO_GSL_SWAPLOCK_PAD_CNTL[0], sizeof(mmDCIO_GSL_SWAPLOCK_PAD_CNTL)/sizeof(mmDCIO_GSL_SWAPLOCK_PAD_CNTL[0]), 0, 0 },
	{ "mmDCIO_GSL0_CNTL", REG_MMIO, 0x4826, &mmDCIO_GSL0_CNTL[0], sizeof(mmDCIO_GSL0_CNTL)/sizeof(mmDCIO_GSL0_CNTL[0]), 0, 0 },
	{ "mmDCIO_GSL1_CNTL", REG_MMIO, 0x4827, &mmDCIO_GSL1_CNTL[0], sizeof(mmDCIO_GSL1_CNTL)/sizeof(mmDCIO_GSL1_CNTL[0]), 0, 0 },
	{ "mmDCIO_GSL2_CNTL", REG_MMIO, 0x4828, &mmDCIO_GSL2_CNTL[0], sizeof(mmDCIO_GSL2_CNTL)/sizeof(mmDCIO_GSL2_CNTL[0]), 0, 0 },
	{ "mmDC_GPU_TIMER_START_POSITION_V_UPDATE", REG_MMIO, 0x4829, &mmDC_GPU_TIMER_START_POSITION_V_UPDATE[0], sizeof(mmDC_GPU_TIMER_START_POSITION_V_UPDATE)/sizeof(mmDC_GPU_TIMER_START_POSITION_V_UPDATE[0]), 0, 0 },
	{ "mmDC_GPU_TIMER_START_POSITION_P_FLIP", REG_MMIO, 0x482a, &mmDC_GPU_TIMER_START_POSITION_P_FLIP[0], sizeof(mmDC_GPU_TIMER_START_POSITION_P_FLIP)/sizeof(mmDC_GPU_TIMER_START_POSITION_P_FLIP[0]), 0, 0 },
	{ "mmDC_GPU_TIMER_READ", REG_MMIO, 0x482b, &mmDC_GPU_TIMER_READ[0], sizeof(mmDC_GPU_TIMER_READ)/sizeof(mmDC_GPU_TIMER_READ[0]), 0, 0 },
	{ "mmDC_GPU_TIMER_READ_CNTL", REG_MMIO, 0x482c, &mmDC_GPU_TIMER_READ_CNTL[0], sizeof(mmDC_GPU_TIMER_READ_CNTL)/sizeof(mmDC_GPU_TIMER_READ_CNTL[0]), 0, 0 },
	{ "mmDCIO_CLOCK_CNTL", REG_MMIO, 0x482d, &mmDCIO_CLOCK_CNTL[0], sizeof(mmDCIO_CLOCK_CNTL)/sizeof(mmDCIO_CLOCK_CNTL[0]), 0, 0 },
	{ "mmDCIO_DEBUG", REG_MMIO, 0x482f, &mmDCIO_DEBUG[0], sizeof(mmDCIO_DEBUG)/sizeof(mmDCIO_DEBUG[0]), 0, 0 },
	{ "mmDCO_DCFE_EXT_VSYNC_CNTL", REG_MMIO, 0x4830, &mmDCO_DCFE_EXT_VSYNC_CNTL[0], sizeof(mmDCO_DCFE_EXT_VSYNC_CNTL)/sizeof(mmDCO_DCFE_EXT_VSYNC_CNTL[0]), 0, 0 },
	{ "mmDCIO_TEST_DEBUG_INDEX", REG_MMIO, 0x4831, &mmDCIO_TEST_DEBUG_INDEX[0], sizeof(mmDCIO_TEST_DEBUG_INDEX)/sizeof(mmDCIO_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmDCIO_TEST_DEBUG_DATA", REG_MMIO, 0x4832, &mmDCIO_TEST_DEBUG_DATA[0], sizeof(mmDCIO_TEST_DEBUG_DATA)/sizeof(mmDCIO_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmDBG_OUT_CNTL", REG_MMIO, 0x4834, &mmDBG_OUT_CNTL[0], sizeof(mmDBG_OUT_CNTL)/sizeof(mmDBG_OUT_CNTL[0]), 0, 0 },
	{ "mmDCIO_DEBUG_CONFIG", REG_MMIO, 0x4835, &mmDCIO_DEBUG_CONFIG[0], sizeof(mmDCIO_DEBUG_CONFIG)/sizeof(mmDCIO_DEBUG_CONFIG[0]), 0, 0 },
	{ "mmDCIO_SOFT_RESET", REG_MMIO, 0x4836, &mmDCIO_SOFT_RESET[0], sizeof(mmDCIO_SOFT_RESET)/sizeof(mmDCIO_SOFT_RESET[0]), 0, 0 },
	{ "mmDCIO_DPHY_SEL", REG_MMIO, 0x4837, &mmDCIO_DPHY_SEL[0], sizeof(mmDCIO_DPHY_SEL)/sizeof(mmDCIO_DPHY_SEL[0]), 0, 0 },
	{ "mmUNIPHY_IMPCAL_LINKA", REG_MMIO, 0x4838, &mmUNIPHY_IMPCAL_LINKA[0], sizeof(mmUNIPHY_IMPCAL_LINKA)/sizeof(mmUNIPHY_IMPCAL_LINKA[0]), 0, 0 },
	{ "mmUNIPHY_IMPCAL_LINKB", REG_MMIO, 0x4839, &mmUNIPHY_IMPCAL_LINKB[0], sizeof(mmUNIPHY_IMPCAL_LINKB)/sizeof(mmUNIPHY_IMPCAL_LINKB[0]), 0, 0 },
	{ "mmUNIPHY_IMPCAL_PERIOD", REG_MMIO, 0x483a, &mmUNIPHY_IMPCAL_PERIOD[0], sizeof(mmUNIPHY_IMPCAL_PERIOD)/sizeof(mmUNIPHY_IMPCAL_PERIOD[0]), 0, 0 },
	{ "mmAUXP_IMPCAL", REG_MMIO, 0x483b, &mmAUXP_IMPCAL[0], sizeof(mmAUXP_IMPCAL)/sizeof(mmAUXP_IMPCAL[0]), 0, 0 },
	{ "mmAUXN_IMPCAL", REG_MMIO, 0x483c, &mmAUXN_IMPCAL[0], sizeof(mmAUXN_IMPCAL)/sizeof(mmAUXN_IMPCAL[0]), 0, 0 },
	{ "mmDCIO_IMPCAL_CNTL", REG_MMIO, 0x483d, &mmDCIO_IMPCAL_CNTL[0], sizeof(mmDCIO_IMPCAL_CNTL)/sizeof(mmDCIO_IMPCAL_CNTL[0]), 0, 0 },
	{ "mmUNIPHY_IMPCAL_PSW_AB", REG_MMIO, 0x483e, &mmUNIPHY_IMPCAL_PSW_AB[0], sizeof(mmUNIPHY_IMPCAL_PSW_AB)/sizeof(mmUNIPHY_IMPCAL_PSW_AB[0]), 0, 0 },
	{ "mmUNIPHY_IMPCAL_LINKC", REG_MMIO, 0x483f, &mmUNIPHY_IMPCAL_LINKC[0], sizeof(mmUNIPHY_IMPCAL_LINKC)/sizeof(mmUNIPHY_IMPCAL_LINKC[0]), 0, 0 },
	{ "mmUNIPHY_IMPCAL_LINKD", REG_MMIO, 0x4840, &mmUNIPHY_IMPCAL_LINKD[0], sizeof(mmUNIPHY_IMPCAL_LINKD)/sizeof(mmUNIPHY_IMPCAL_LINKD[0]), 0, 0 },
	{ "mmDCIO_IMPCAL_CNTL_CD", REG_MMIO, 0x4841, &mmDCIO_IMPCAL_CNTL_CD[0], sizeof(mmDCIO_IMPCAL_CNTL_CD)/sizeof(mmDCIO_IMPCAL_CNTL_CD[0]), 0, 0 },
	{ "mmUNIPHY_IMPCAL_PSW_CD", REG_MMIO, 0x4842, &mmUNIPHY_IMPCAL_PSW_CD[0], sizeof(mmUNIPHY_IMPCAL_PSW_CD)/sizeof(mmUNIPHY_IMPCAL_PSW_CD[0]), 0, 0 },
	{ "mmUNIPHY_IMPCAL_LINKE", REG_MMIO, 0x4843, &mmUNIPHY_IMPCAL_LINKE[0], sizeof(mmUNIPHY_IMPCAL_LINKE)/sizeof(mmUNIPHY_IMPCAL_LINKE[0]), 0, 0 },
	{ "mmUNIPHY_IMPCAL_LINKF", REG_MMIO, 0x4844, &mmUNIPHY_IMPCAL_LINKF[0], sizeof(mmUNIPHY_IMPCAL_LINKF)/sizeof(mmUNIPHY_IMPCAL_LINKF[0]), 0, 0 },
	{ "mmDCIO_IMPCAL_CNTL_EF", REG_MMIO, 0x4845, &mmDCIO_IMPCAL_CNTL_EF[0], sizeof(mmDCIO_IMPCAL_CNTL_EF)/sizeof(mmDCIO_IMPCAL_CNTL_EF[0]), 0, 0 },
	{ "mmUNIPHY_IMPCAL_PSW_EF", REG_MMIO, 0x4846, &mmUNIPHY_IMPCAL_PSW_EF[0], sizeof(mmUNIPHY_IMPCAL_PSW_EF)/sizeof(mmUNIPHY_IMPCAL_PSW_EF[0]), 0, 0 },
	{ "mmUNIPHYLPA_LINK_CNTL", REG_MMIO, 0x4847, &mmUNIPHYLPA_LINK_CNTL[0], sizeof(mmUNIPHYLPA_LINK_CNTL)/sizeof(mmUNIPHYLPA_LINK_CNTL[0]), 0, 0 },
	{ "mmUNIPHYLPB_LINK_CNTL", REG_MMIO, 0x4848, &mmUNIPHYLPB_LINK_CNTL[0], sizeof(mmUNIPHYLPB_LINK_CNTL)/sizeof(mmUNIPHYLPB_LINK_CNTL[0]), 0, 0 },
	{ "mmUNIPHYLPA_CHANNEL_XBAR_CNTL", REG_MMIO, 0x4849, &mmUNIPHYLPA_CHANNEL_XBAR_CNTL[0], sizeof(mmUNIPHYLPA_CHANNEL_XBAR_CNTL)/sizeof(mmUNIPHYLPA_CHANNEL_XBAR_CNTL[0]), 0, 0 },
	{ "mmUNIPHYLPB_CHANNEL_XBAR_CNTL", REG_MMIO, 0x484a, &mmUNIPHYLPB_CHANNEL_XBAR_CNTL[0], sizeof(mmUNIPHYLPB_CHANNEL_XBAR_CNTL)/sizeof(mmUNIPHYLPB_CHANNEL_XBAR_CNTL[0]), 0, 0 },
	{ "mmDC_GPIO_GENERIC_MASK", REG_MMIO, 0x4860, &mmDC_GPIO_GENERIC_MASK[0], sizeof(mmDC_GPIO_GENERIC_MASK)/sizeof(mmDC_GPIO_GENERIC_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_GENERIC_A", REG_MMIO, 0x4861, &mmDC_GPIO_GENERIC_A[0], sizeof(mmDC_GPIO_GENERIC_A)/sizeof(mmDC_GPIO_GENERIC_A[0]), 0, 0 },
	{ "mmDC_GPIO_GENERIC_EN", REG_MMIO, 0x4862, &mmDC_GPIO_GENERIC_EN[0], sizeof(mmDC_GPIO_GENERIC_EN)/sizeof(mmDC_GPIO_GENERIC_EN[0]), 0, 0 },
	{ "mmDC_GPIO_GENERIC_Y", REG_MMIO, 0x4863, &mmDC_GPIO_GENERIC_Y[0], sizeof(mmDC_GPIO_GENERIC_Y)/sizeof(mmDC_GPIO_GENERIC_Y[0]), 0, 0 },
	{ "mmDC_GPIO_DVODATA_MASK", REG_MMIO, 0x4864, &mmDC_GPIO_DVODATA_MASK[0], sizeof(mmDC_GPIO_DVODATA_MASK)/sizeof(mmDC_GPIO_DVODATA_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_DVODATA_A", REG_MMIO, 0x4865, &mmDC_GPIO_DVODATA_A[0], sizeof(mmDC_GPIO_DVODATA_A)/sizeof(mmDC_GPIO_DVODATA_A[0]), 0, 0 },
	{ "mmDC_GPIO_DVODATA_EN", REG_MMIO, 0x4866, &mmDC_GPIO_DVODATA_EN[0], sizeof(mmDC_GPIO_DVODATA_EN)/sizeof(mmDC_GPIO_DVODATA_EN[0]), 0, 0 },
	{ "mmDC_GPIO_DVODATA_Y", REG_MMIO, 0x4867, &mmDC_GPIO_DVODATA_Y[0], sizeof(mmDC_GPIO_DVODATA_Y)/sizeof(mmDC_GPIO_DVODATA_Y[0]), 0, 0 },
	{ "mmDC_GPIO_DDC1_MASK", REG_MMIO, 0x4868, &mmDC_GPIO_DDC1_MASK[0], sizeof(mmDC_GPIO_DDC1_MASK)/sizeof(mmDC_GPIO_DDC1_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_DDC1_A", REG_MMIO, 0x4869, &mmDC_GPIO_DDC1_A[0], sizeof(mmDC_GPIO_DDC1_A)/sizeof(mmDC_GPIO_DDC1_A[0]), 0, 0 },
	{ "mmDC_GPIO_DDC1_EN", REG_MMIO, 0x486a, &mmDC_GPIO_DDC1_EN[0], sizeof(mmDC_GPIO_DDC1_EN)/sizeof(mmDC_GPIO_DDC1_EN[0]), 0, 0 },
	{ "mmDC_GPIO_DDC1_Y", REG_MMIO, 0x486b, &mmDC_GPIO_DDC1_Y[0], sizeof(mmDC_GPIO_DDC1_Y)/sizeof(mmDC_GPIO_DDC1_Y[0]), 0, 0 },
	{ "mmDC_GPIO_DDC2_MASK", REG_MMIO, 0x486c, &mmDC_GPIO_DDC2_MASK[0], sizeof(mmDC_GPIO_DDC2_MASK)/sizeof(mmDC_GPIO_DDC2_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_DDC2_A", REG_MMIO, 0x486d, &mmDC_GPIO_DDC2_A[0], sizeof(mmDC_GPIO_DDC2_A)/sizeof(mmDC_GPIO_DDC2_A[0]), 0, 0 },
	{ "mmDC_GPIO_DDC2_EN", REG_MMIO, 0x486e, &mmDC_GPIO_DDC2_EN[0], sizeof(mmDC_GPIO_DDC2_EN)/sizeof(mmDC_GPIO_DDC2_EN[0]), 0, 0 },
	{ "mmDC_GPIO_DDC2_Y", REG_MMIO, 0x486f, &mmDC_GPIO_DDC2_Y[0], sizeof(mmDC_GPIO_DDC2_Y)/sizeof(mmDC_GPIO_DDC2_Y[0]), 0, 0 },
	{ "mmDC_GPIO_DDC3_MASK", REG_MMIO, 0x4870, &mmDC_GPIO_DDC3_MASK[0], sizeof(mmDC_GPIO_DDC3_MASK)/sizeof(mmDC_GPIO_DDC3_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_DDC3_A", REG_MMIO, 0x4871, &mmDC_GPIO_DDC3_A[0], sizeof(mmDC_GPIO_DDC3_A)/sizeof(mmDC_GPIO_DDC3_A[0]), 0, 0 },
	{ "mmDC_GPIO_DDC3_EN", REG_MMIO, 0x4872, &mmDC_GPIO_DDC3_EN[0], sizeof(mmDC_GPIO_DDC3_EN)/sizeof(mmDC_GPIO_DDC3_EN[0]), 0, 0 },
	{ "mmDC_GPIO_DDC3_Y", REG_MMIO, 0x4873, &mmDC_GPIO_DDC3_Y[0], sizeof(mmDC_GPIO_DDC3_Y)/sizeof(mmDC_GPIO_DDC3_Y[0]), 0, 0 },
	{ "mmDC_GPIO_DDC4_MASK", REG_MMIO, 0x4874, &mmDC_GPIO_DDC4_MASK[0], sizeof(mmDC_GPIO_DDC4_MASK)/sizeof(mmDC_GPIO_DDC4_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_DDC4_A", REG_MMIO, 0x4875, &mmDC_GPIO_DDC4_A[0], sizeof(mmDC_GPIO_DDC4_A)/sizeof(mmDC_GPIO_DDC4_A[0]), 0, 0 },
	{ "mmDC_GPIO_DDC4_EN", REG_MMIO, 0x4876, &mmDC_GPIO_DDC4_EN[0], sizeof(mmDC_GPIO_DDC4_EN)/sizeof(mmDC_GPIO_DDC4_EN[0]), 0, 0 },
	{ "mmDC_GPIO_DDC4_Y", REG_MMIO, 0x4877, &mmDC_GPIO_DDC4_Y[0], sizeof(mmDC_GPIO_DDC4_Y)/sizeof(mmDC_GPIO_DDC4_Y[0]), 0, 0 },
	{ "mmDC_GPIO_DDC5_MASK", REG_MMIO, 0x4878, &mmDC_GPIO_DDC5_MASK[0], sizeof(mmDC_GPIO_DDC5_MASK)/sizeof(mmDC_GPIO_DDC5_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_DDC5_A", REG_MMIO, 0x4879, &mmDC_GPIO_DDC5_A[0], sizeof(mmDC_GPIO_DDC5_A)/sizeof(mmDC_GPIO_DDC5_A[0]), 0, 0 },
	{ "mmDC_GPIO_DDC5_EN", REG_MMIO, 0x487a, &mmDC_GPIO_DDC5_EN[0], sizeof(mmDC_GPIO_DDC5_EN)/sizeof(mmDC_GPIO_DDC5_EN[0]), 0, 0 },
	{ "mmDC_GPIO_DDC5_Y", REG_MMIO, 0x487b, &mmDC_GPIO_DDC5_Y[0], sizeof(mmDC_GPIO_DDC5_Y)/sizeof(mmDC_GPIO_DDC5_Y[0]), 0, 0 },
	{ "mmDC_GPIO_DDC6_MASK", REG_MMIO, 0x487c, &mmDC_GPIO_DDC6_MASK[0], sizeof(mmDC_GPIO_DDC6_MASK)/sizeof(mmDC_GPIO_DDC6_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_DDC6_A", REG_MMIO, 0x487d, &mmDC_GPIO_DDC6_A[0], sizeof(mmDC_GPIO_DDC6_A)/sizeof(mmDC_GPIO_DDC6_A[0]), 0, 0 },
	{ "mmDC_GPIO_DDC6_EN", REG_MMIO, 0x487e, &mmDC_GPIO_DDC6_EN[0], sizeof(mmDC_GPIO_DDC6_EN)/sizeof(mmDC_GPIO_DDC6_EN[0]), 0, 0 },
	{ "mmDC_GPIO_DDC6_Y", REG_MMIO, 0x487f, &mmDC_GPIO_DDC6_Y[0], sizeof(mmDC_GPIO_DDC6_Y)/sizeof(mmDC_GPIO_DDC6_Y[0]), 0, 0 },
	{ "mmXDMA_SLV_CHANNEL3_XDMA_SLV_CHANNEL_CNTL", REG_MMIO, 0x488, NULL, 0, 0, 0 },
	{ "mmDC_GPIO_DDCVGA_MASK", REG_MMIO, 0x4880, &mmDC_GPIO_DDCVGA_MASK[0], sizeof(mmDC_GPIO_DDCVGA_MASK)/sizeof(mmDC_GPIO_DDCVGA_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_DDCVGA_A", REG_MMIO, 0x4881, &mmDC_GPIO_DDCVGA_A[0], sizeof(mmDC_GPIO_DDCVGA_A)/sizeof(mmDC_GPIO_DDCVGA_A[0]), 0, 0 },
	{ "mmDC_GPIO_DDCVGA_EN", REG_MMIO, 0x4882, &mmDC_GPIO_DDCVGA_EN[0], sizeof(mmDC_GPIO_DDCVGA_EN)/sizeof(mmDC_GPIO_DDCVGA_EN[0]), 0, 0 },
	{ "mmDC_GPIO_DDCVGA_Y", REG_MMIO, 0x4883, &mmDC_GPIO_DDCVGA_Y[0], sizeof(mmDC_GPIO_DDCVGA_Y)/sizeof(mmDC_GPIO_DDCVGA_Y[0]), 0, 0 },
	{ "mmDC_GPIO_SYNCA_MASK", REG_MMIO, 0x4884, &mmDC_GPIO_SYNCA_MASK[0], sizeof(mmDC_GPIO_SYNCA_MASK)/sizeof(mmDC_GPIO_SYNCA_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_SYNCA_A", REG_MMIO, 0x4885, &mmDC_GPIO_SYNCA_A[0], sizeof(mmDC_GPIO_SYNCA_A)/sizeof(mmDC_GPIO_SYNCA_A[0]), 0, 0 },
	{ "mmDC_GPIO_SYNCA_EN", REG_MMIO, 0x4886, &mmDC_GPIO_SYNCA_EN[0], sizeof(mmDC_GPIO_SYNCA_EN)/sizeof(mmDC_GPIO_SYNCA_EN[0]), 0, 0 },
	{ "mmDC_GPIO_SYNCA_Y", REG_MMIO, 0x4887, &mmDC_GPIO_SYNCA_Y[0], sizeof(mmDC_GPIO_SYNCA_Y)/sizeof(mmDC_GPIO_SYNCA_Y[0]), 0, 0 },
	{ "mmDC_GPIO_GENLK_MASK", REG_MMIO, 0x4888, &mmDC_GPIO_GENLK_MASK[0], sizeof(mmDC_GPIO_GENLK_MASK)/sizeof(mmDC_GPIO_GENLK_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_GENLK_A", REG_MMIO, 0x4889, &mmDC_GPIO_GENLK_A[0], sizeof(mmDC_GPIO_GENLK_A)/sizeof(mmDC_GPIO_GENLK_A[0]), 0, 0 },
	{ "mmDC_GPIO_GENLK_EN", REG_MMIO, 0x488a, &mmDC_GPIO_GENLK_EN[0], sizeof(mmDC_GPIO_GENLK_EN)/sizeof(mmDC_GPIO_GENLK_EN[0]), 0, 0 },
	{ "mmDC_GPIO_GENLK_Y", REG_MMIO, 0x488b, &mmDC_GPIO_GENLK_Y[0], sizeof(mmDC_GPIO_GENLK_Y)/sizeof(mmDC_GPIO_GENLK_Y[0]), 0, 0 },
	{ "mmDC_GPIO_HPD_MASK", REG_MMIO, 0x488c, &mmDC_GPIO_HPD_MASK[0], sizeof(mmDC_GPIO_HPD_MASK)/sizeof(mmDC_GPIO_HPD_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_HPD_A", REG_MMIO, 0x488d, &mmDC_GPIO_HPD_A[0], sizeof(mmDC_GPIO_HPD_A)/sizeof(mmDC_GPIO_HPD_A[0]), 0, 0 },
	{ "mmDC_GPIO_HPD_EN", REG_MMIO, 0x488e, &mmDC_GPIO_HPD_EN[0], sizeof(mmDC_GPIO_HPD_EN)/sizeof(mmDC_GPIO_HPD_EN[0]), 0, 0 },
	{ "mmDC_GPIO_HPD_Y", REG_MMIO, 0x488f, &mmDC_GPIO_HPD_Y[0], sizeof(mmDC_GPIO_HPD_Y)/sizeof(mmDC_GPIO_HPD_Y[0]), 0, 0 },
	{ "mmXDMA_SLV_CHANNEL3_XDMA_SLV_REMOTE_GPU_ADDRESS", REG_MMIO, 0x489, NULL, 0, 0, 0 },
	{ "mmDC_GPIO_PWRSEQ_MASK", REG_MMIO, 0x4890, &mmDC_GPIO_PWRSEQ_MASK[0], sizeof(mmDC_GPIO_PWRSEQ_MASK)/sizeof(mmDC_GPIO_PWRSEQ_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_PWRSEQ_A", REG_MMIO, 0x4891, &mmDC_GPIO_PWRSEQ_A[0], sizeof(mmDC_GPIO_PWRSEQ_A)/sizeof(mmDC_GPIO_PWRSEQ_A[0]), 0, 0 },
	{ "mmDC_GPIO_PWRSEQ_EN", REG_MMIO, 0x4892, &mmDC_GPIO_PWRSEQ_EN[0], sizeof(mmDC_GPIO_PWRSEQ_EN)/sizeof(mmDC_GPIO_PWRSEQ_EN[0]), 0, 0 },
	{ "mmDC_GPIO_PWRSEQ_Y", REG_MMIO, 0x4893, &mmDC_GPIO_PWRSEQ_Y[0], sizeof(mmDC_GPIO_PWRSEQ_Y)/sizeof(mmDC_GPIO_PWRSEQ_Y[0]), 0, 0 },
	{ "mmDC_GPIO_PAD_STRENGTH_1", REG_MMIO, 0x4894, &mmDC_GPIO_PAD_STRENGTH_1[0], sizeof(mmDC_GPIO_PAD_STRENGTH_1)/sizeof(mmDC_GPIO_PAD_STRENGTH_1[0]), 0, 0 },
	{ "mmDC_GPIO_PAD_STRENGTH_2", REG_MMIO, 0x4895, &mmDC_GPIO_PAD_STRENGTH_2[0], sizeof(mmDC_GPIO_PAD_STRENGTH_2)/sizeof(mmDC_GPIO_PAD_STRENGTH_2[0]), 0, 0 },
	{ "mmPHY_AUX_CNTL", REG_MMIO, 0x4897, &mmPHY_AUX_CNTL[0], sizeof(mmPHY_AUX_CNTL)/sizeof(mmPHY_AUX_CNTL[0]), 0, 0 },
	{ "mmDC_GPIO_I2CPAD_MASK", REG_MMIO, 0x4898, &mmDC_GPIO_I2CPAD_MASK[0], sizeof(mmDC_GPIO_I2CPAD_MASK)/sizeof(mmDC_GPIO_I2CPAD_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_I2CPAD_A", REG_MMIO, 0x4899, &mmDC_GPIO_I2CPAD_A[0], sizeof(mmDC_GPIO_I2CPAD_A)/sizeof(mmDC_GPIO_I2CPAD_A[0]), 0, 0 },
	{ "mmDC_GPIO_I2CPAD_EN", REG_MMIO, 0x489a, &mmDC_GPIO_I2CPAD_EN[0], sizeof(mmDC_GPIO_I2CPAD_EN)/sizeof(mmDC_GPIO_I2CPAD_EN[0]), 0, 0 },
	{ "mmDC_GPIO_I2CPAD_Y", REG_MMIO, 0x489b, &mmDC_GPIO_I2CPAD_Y[0], sizeof(mmDC_GPIO_I2CPAD_Y)/sizeof(mmDC_GPIO_I2CPAD_Y[0]), 0, 0 },
	{ "mmDC_GPIO_I2CPAD_STRENGTH", REG_MMIO, 0x489c, &mmDC_GPIO_I2CPAD_STRENGTH[0], sizeof(mmDC_GPIO_I2CPAD_STRENGTH)/sizeof(mmDC_GPIO_I2CPAD_STRENGTH[0]), 0, 0 },
	{ "mmDVO_VREF_CONTROL", REG_MMIO, 0x489e, &mmDVO_VREF_CONTROL[0], sizeof(mmDVO_VREF_CONTROL)/sizeof(mmDVO_VREF_CONTROL[0]), 0, 0 },
	{ "mmDVO_SKEW_ADJUST", REG_MMIO, 0x489f, &mmDVO_SKEW_ADJUST[0], sizeof(mmDVO_SKEW_ADJUST)/sizeof(mmDVO_SKEW_ADJUST[0]), 0, 0 },
	{ "mmXDMA_SLV_CHANNEL3_XDMA_SLV_REMOTE_GPU_ADDRESS_HIGH", REG_MMIO, 0x48a, NULL, 0, 0, 0 },
	{ "mmDAC_MACRO_CNTL_RESERVED0", REG_MMIO, 0x48b8, &mmDAC_MACRO_CNTL_RESERVED0[0], sizeof(mmDAC_MACRO_CNTL_RESERVED0)/sizeof(mmDAC_MACRO_CNTL_RESERVED0[0]), 0, 0 },
	{ "mmBPHYC_DAC_MACRO_CNTL", REG_MMIO, 0x48b9, &mmBPHYC_DAC_MACRO_CNTL[0], sizeof(mmBPHYC_DAC_MACRO_CNTL)/sizeof(mmBPHYC_DAC_MACRO_CNTL[0]), 0, 0 },
	{ "mmDAC_MACRO_CNTL_RESERVED1", REG_MMIO, 0x48b9, &mmDAC_MACRO_CNTL_RESERVED1[0], sizeof(mmDAC_MACRO_CNTL_RESERVED1)/sizeof(mmDAC_MACRO_CNTL_RESERVED1[0]), 0, 0 },
	{ "mmDAC_MACRO_CNTL_RESERVED2", REG_MMIO, 0x48ba, &mmDAC_MACRO_CNTL_RESERVED2[0], sizeof(mmDAC_MACRO_CNTL_RESERVED2)/sizeof(mmDAC_MACRO_CNTL_RESERVED2[0]), 0, 0 },
	{ "mmBPHYC_DAC_AUTO_CALIB_CONTROL", REG_MMIO, 0x48ba, &mmBPHYC_DAC_AUTO_CALIB_CONTROL[0], sizeof(mmBPHYC_DAC_AUTO_CALIB_CONTROL)/sizeof(mmBPHYC_DAC_AUTO_CALIB_CONTROL[0]), 0, 0 },
	{ "mmDAC_MACRO_CNTL_RESERVED3", REG_MMIO, 0x48bb, &mmDAC_MACRO_CNTL_RESERVED3[0], sizeof(mmDAC_MACRO_CNTL_RESERVED3)/sizeof(mmDAC_MACRO_CNTL_RESERVED3[0]), 0, 0 },
	{ "mmUNIPHY_TX_CONTROL1", REG_MMIO, 0x48c0, &mmUNIPHY_TX_CONTROL1[0], sizeof(mmUNIPHY_TX_CONTROL1)/sizeof(mmUNIPHY_TX_CONTROL1[0]), 0, 0 },
	{ "mmUNIPHY_MACRO_CNTL_RESERVED0", REG_MMIO, 0x48c0, &mmUNIPHY_MACRO_CNTL_RESERVED0[0], sizeof(mmUNIPHY_MACRO_CNTL_RESERVED0)/sizeof(mmUNIPHY_MACRO_CNTL_RESERVED0[0]), 0, 0 },
	{ "mmBPHYC_UNIPHY0_UNIPHY_TX_CONTROL1", REG_MMIO, 0x48c0, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED0", REG_MMIO, 0x48c0, NULL, 0, 0, 0 },
	{ "mmUNIPHY_TX_CONTROL2", REG_MMIO, 0x48c1, &mmUNIPHY_TX_CONTROL2[0], sizeof(mmUNIPHY_TX_CONTROL2)/sizeof(mmUNIPHY_TX_CONTROL2[0]), 0, 0 },
	{ "mmUNIPHY_MACRO_CNTL_RESERVED1", REG_MMIO, 0x48c1, &mmUNIPHY_MACRO_CNTL_RESERVED1[0], sizeof(mmUNIPHY_MACRO_CNTL_RESERVED1)/sizeof(mmUNIPHY_MACRO_CNTL_RESERVED1[0]), 0, 0 },
	{ "mmBPHYC_UNIPHY0_UNIPHY_TX_CONTROL2", REG_MMIO, 0x48c1, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED1", REG_MMIO, 0x48c1, NULL, 0, 0, 0 },
	{ "mmUNIPHY_TX_CONTROL3", REG_MMIO, 0x48c2, &mmUNIPHY_TX_CONTROL3[0], sizeof(mmUNIPHY_TX_CONTROL3)/sizeof(mmUNIPHY_TX_CONTROL3[0]), 0, 0 },
	{ "mmUNIPHY_MACRO_CNTL_RESERVED2", REG_MMIO, 0x48c2, &mmUNIPHY_MACRO_CNTL_RESERVED2[0], sizeof(mmUNIPHY_MACRO_CNTL_RESERVED2)/sizeof(mmUNIPHY_MACRO_CNTL_RESERVED2[0]), 0, 0 },
	{ "mmBPHYC_UNIPHY0_UNIPHY_TX_CONTROL3", REG_MMIO, 0x48c2, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED2", REG_MMIO, 0x48c2, NULL, 0, 0, 0 },
	{ "mmUNIPHY_TX_CONTROL4", REG_MMIO, 0x48c3, &mmUNIPHY_TX_CONTROL4[0], sizeof(mmUNIPHY_TX_CONTROL4)/sizeof(mmUNIPHY_TX_CONTROL4[0]), 0, 0 },
	{ "mmUNIPHY_MACRO_CNTL_RESERVED3", REG_MMIO, 0x48c3, &mmUNIPHY_MACRO_CNTL_RESERVED3[0], sizeof(mmUNIPHY_MACRO_CNTL_RESERVED3)/sizeof(mmUNIPHY_MACRO_CNTL_RESERVED3[0]), 0, 0 },
	{ "mmBPHYC_UNIPHY0_UNIPHY_TX_CONTROL4", REG_MMIO, 0x48c3, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED3", REG_MMIO, 0x48c3, NULL, 0, 0, 0 },
	{ "mmUNIPHY_POWER_CONTROL", REG_MMIO, 0x48c4, &mmUNIPHY_POWER_CONTROL[0], sizeof(mmUNIPHY_POWER_CONTROL)/sizeof(mmUNIPHY_POWER_CONTROL[0]), 0, 0 },
	{ "mmUNIPHY_MACRO_CNTL_RESERVED4", REG_MMIO, 0x48c4, &mmUNIPHY_MACRO_CNTL_RESERVED4[0], sizeof(mmUNIPHY_MACRO_CNTL_RESERVED4)/sizeof(mmUNIPHY_MACRO_CNTL_RESERVED4[0]), 0, 0 },
	{ "mmBPHYC_UNIPHY0_UNIPHY_POWER_CONTROL", REG_MMIO, 0x48c4, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED4", REG_MMIO, 0x48c4, NULL, 0, 0, 0 },
	{ "mmUNIPHY_PLL_FBDIV", REG_MMIO, 0x48c5, &mmUNIPHY_PLL_FBDIV[0], sizeof(mmUNIPHY_PLL_FBDIV)/sizeof(mmUNIPHY_PLL_FBDIV[0]), 0, 0 },
	{ "mmUNIPHY_MACRO_CNTL_RESERVED5", REG_MMIO, 0x48c5, &mmUNIPHY_MACRO_CNTL_RESERVED5[0], sizeof(mmUNIPHY_MACRO_CNTL_RESERVED5)/sizeof(mmUNIPHY_MACRO_CNTL_RESERVED5[0]), 0, 0 },
	{ "mmBPHYC_UNIPHY0_UNIPHY_PLL_FBDIV", REG_MMIO, 0x48c5, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED5", REG_MMIO, 0x48c5, NULL, 0, 0, 0 },
	{ "mmUNIPHY_PLL_CONTROL1", REG_MMIO, 0x48c6, &mmUNIPHY_PLL_CONTROL1[0], sizeof(mmUNIPHY_PLL_CONTROL1)/sizeof(mmUNIPHY_PLL_CONTROL1[0]), 0, 0 },
	{ "mmUNIPHY_MACRO_CNTL_RESERVED6", REG_MMIO, 0x48c6, &mmUNIPHY_MACRO_CNTL_RESERVED6[0], sizeof(mmUNIPHY_MACRO_CNTL_RESERVED6)/sizeof(mmUNIPHY_MACRO_CNTL_RESERVED6[0]), 0, 0 },
	{ "mmBPHYC_UNIPHY0_UNIPHY_PLL_CONTROL1", REG_MMIO, 0x48c6, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED6", REG_MMIO, 0x48c6, NULL, 0, 0, 0 },
	{ "mmUNIPHY_PLL_CONTROL2", REG_MMIO, 0x48c7, &mmUNIPHY_PLL_CONTROL2[0], sizeof(mmUNIPHY_PLL_CONTROL2)/sizeof(mmUNIPHY_PLL_CONTROL2[0]), 0, 0 },
	{ "mmUNIPHY_MACRO_CNTL_RESERVED7", REG_MMIO, 0x48c7, &mmUNIPHY_MACRO_CNTL_RESERVED7[0], sizeof(mmUNIPHY_MACRO_CNTL_RESERVED7)/sizeof(mmUNIPHY_MACRO_CNTL_RESERVED7[0]), 0, 0 },
	{ "mmBPHYC_UNIPHY0_UNIPHY_PLL_CONTROL2", REG_MMIO, 0x48c7, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED7", REG_MMIO, 0x48c7, NULL, 0, 0, 0 },
	{ "mmUNIPHY_PLL_SS_STEP_SIZE", REG_MMIO, 0x48c8, &mmUNIPHY_PLL_SS_STEP_SIZE[0], sizeof(mmUNIPHY_PLL_SS_STEP_SIZE)/sizeof(mmUNIPHY_PLL_SS_STEP_SIZE[0]), 0, 0 },
	{ "mmUNIPHY_MACRO_CNTL_RESERVED8", REG_MMIO, 0x48c8, &mmUNIPHY_MACRO_CNTL_RESERVED8[0], sizeof(mmUNIPHY_MACRO_CNTL_RESERVED8)/sizeof(mmUNIPHY_MACRO_CNTL_RESERVED8[0]), 0, 0 },
	{ "mmBPHYC_UNIPHY0_UNIPHY_PLL_SS_STEP_SIZE", REG_MMIO, 0x48c8, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED8", REG_MMIO, 0x48c8, NULL, 0, 0, 0 },
	{ "mmUNIPHY_PLL_SS_CNTL", REG_MMIO, 0x48c9, &mmUNIPHY_PLL_SS_CNTL[0], sizeof(mmUNIPHY_PLL_SS_CNTL)/sizeof(mmUNIPHY_PLL_SS_CNTL[0]), 0, 0 },
	{ "mmUNIPHY_MACRO_CNTL_RESERVED9", REG_MMIO, 0x48c9, &mmUNIPHY_MACRO_CNTL_RESERVED9[0], sizeof(mmUNIPHY_MACRO_CNTL_RESERVED9)/sizeof(mmUNIPHY_MACRO_CNTL_RESERVED9[0]), 0, 0 },
	{ "mmBPHYC_UNIPHY0_UNIPHY_PLL_SS_CNTL", REG_MMIO, 0x48c9, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED9", REG_MMIO, 0x48c9, NULL, 0, 0, 0 },
	{ "mmUNIPHY_DATA_SYNCHRONIZATION", REG_MMIO, 0x48ca, &mmUNIPHY_DATA_SYNCHRONIZATION[0], sizeof(mmUNIPHY_DATA_SYNCHRONIZATION)/sizeof(mmUNIPHY_DATA_SYNCHRONIZATION[0]), 0, 0 },
	{ "mmUNIPHY_MACRO_CNTL_RESERVED10", REG_MMIO, 0x48ca, &mmUNIPHY_MACRO_CNTL_RESERVED10[0], sizeof(mmUNIPHY_MACRO_CNTL_RESERVED10)/sizeof(mmUNIPHY_MACRO_CNTL_RESERVED10[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED10", REG_MMIO, 0x48ca, NULL, 0, 0, 0 },
	{ "mmUNIPHY_REG_TEST_OUTPUT", REG_MMIO, 0x48cb, &mmUNIPHY_REG_TEST_OUTPUT[0], sizeof(mmUNIPHY_REG_TEST_OUTPUT)/sizeof(mmUNIPHY_REG_TEST_OUTPUT[0]), 0, 0 },
	{ "mmUNIPHY_MACRO_CNTL_RESERVED11", REG_MMIO, 0x48cb, &mmUNIPHY_MACRO_CNTL_RESERVED11[0], sizeof(mmUNIPHY_MACRO_CNTL_RESERVED11)/sizeof(mmUNIPHY_MACRO_CNTL_RESERVED11[0]), 0, 0 },
	{ "mmBPHYC_UNIPHY0_UNIPHY_REG_TEST_OUTPUT", REG_MMIO, 0x48cb, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED11", REG_MMIO, 0x48cb, NULL, 0, 0, 0 },
	{ "mmUNIPHY_ANG_BIST_CNTL", REG_MMIO, 0x48cc, &mmUNIPHY_ANG_BIST_CNTL[0], sizeof(mmUNIPHY_ANG_BIST_CNTL)/sizeof(mmUNIPHY_ANG_BIST_CNTL[0]), 0, 0 },
	{ "mmUNIPHY_MACRO_CNTL_RESERVED12", REG_MMIO, 0x48cc, &mmUNIPHY_MACRO_CNTL_RESERVED12[0], sizeof(mmUNIPHY_MACRO_CNTL_RESERVED12)/sizeof(mmUNIPHY_MACRO_CNTL_RESERVED12[0]), 0, 0 },
	{ "mmBPHYC_UNIPHY0_UNIPHY_ANG_BIST_CNTL", REG_MMIO, 0x48cc, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED12", REG_MMIO, 0x48cc, NULL, 0, 0, 0 },
	{ "mmUNIPHY_REG_TEST_OUTPUT2", REG_MMIO, 0x48cd, &mmUNIPHY_REG_TEST_OUTPUT2[0], sizeof(mmUNIPHY_REG_TEST_OUTPUT2)/sizeof(mmUNIPHY_REG_TEST_OUTPUT2[0]), 0, 0 },
	{ "mmUNIPHY_MACRO_CNTL_RESERVED13", REG_MMIO, 0x48cd, &mmUNIPHY_MACRO_CNTL_RESERVED13[0], sizeof(mmUNIPHY_MACRO_CNTL_RESERVED13)/sizeof(mmUNIPHY_MACRO_CNTL_RESERVED13[0]), 0, 0 },
	{ "mmBPHYC_UNIPHY0_UNIPHY_REG_TEST_OUTPUT2", REG_MMIO, 0x48cd, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED13", REG_MMIO, 0x48cd, NULL, 0, 0, 0 },
	{ "mmUNIPHY_TMDP_REG0", REG_MMIO, 0x48ce, &mmUNIPHY_TMDP_REG0[0], sizeof(mmUNIPHY_TMDP_REG0)/sizeof(mmUNIPHY_TMDP_REG0[0]), 0, 0 },
	{ "mmUNIPHY_MACRO_CNTL_RESERVED14", REG_MMIO, 0x48ce, &mmUNIPHY_MACRO_CNTL_RESERVED14[0], sizeof(mmUNIPHY_MACRO_CNTL_RESERVED14)/sizeof(mmUNIPHY_MACRO_CNTL_RESERVED14[0]), 0, 0 },
	{ "mmBPHYC_UNIPHY0_UNIPHY_TMDP_REG0", REG_MMIO, 0x48ce, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED14", REG_MMIO, 0x48ce, NULL, 0, 0, 0 },
	{ "mmUNIPHY_TMDP_REG1", REG_MMIO, 0x48cf, &mmUNIPHY_TMDP_REG1[0], sizeof(mmUNIPHY_TMDP_REG1)/sizeof(mmUNIPHY_TMDP_REG1[0]), 0, 0 },
	{ "mmUNIPHY_MACRO_CNTL_RESERVED15", REG_MMIO, 0x48cf, &mmUNIPHY_MACRO_CNTL_RESERVED15[0], sizeof(mmUNIPHY_MACRO_CNTL_RESERVED15)/sizeof(mmUNIPHY_MACRO_CNTL_RESERVED15[0]), 0, 0 },
	{ "mmBPHYC_UNIPHY0_UNIPHY_TMDP_REG1", REG_MMIO, 0x48cf, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED15", REG_MMIO, 0x48cf, NULL, 0, 0, 0 },
	{ "mmUNIPHY_TMDP_REG2", REG_MMIO, 0x48d0, &mmUNIPHY_TMDP_REG2[0], sizeof(mmUNIPHY_TMDP_REG2)/sizeof(mmUNIPHY_TMDP_REG2[0]), 0, 0 },
	{ "mmUNIPHY_MACRO_CNTL_RESERVED16", REG_MMIO, 0x48d0, &mmUNIPHY_MACRO_CNTL_RESERVED16[0], sizeof(mmUNIPHY_MACRO_CNTL_RESERVED16)/sizeof(mmUNIPHY_MACRO_CNTL_RESERVED16[0]), 0, 0 },
	{ "mmBPHYC_UNIPHY0_UNIPHY_TMDP_REG2", REG_MMIO, 0x48d0, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED16", REG_MMIO, 0x48d0, NULL, 0, 0, 0 },
	{ "mmUNIPHY_TMDP_REG3", REG_MMIO, 0x48d1, &mmUNIPHY_TMDP_REG3[0], sizeof(mmUNIPHY_TMDP_REG3)/sizeof(mmUNIPHY_TMDP_REG3[0]), 0, 0 },
	{ "mmUNIPHY_MACRO_CNTL_RESERVED17", REG_MMIO, 0x48d1, &mmUNIPHY_MACRO_CNTL_RESERVED17[0], sizeof(mmUNIPHY_MACRO_CNTL_RESERVED17)/sizeof(mmUNIPHY_MACRO_CNTL_RESERVED17[0]), 0, 0 },
	{ "mmBPHYC_UNIPHY0_UNIPHY_TMDP_REG3", REG_MMIO, 0x48d1, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED17", REG_MMIO, 0x48d1, NULL, 0, 0, 0 },
	{ "mmUNIPHY_TMDP_REG4", REG_MMIO, 0x48d2, &mmUNIPHY_TMDP_REG4[0], sizeof(mmUNIPHY_TMDP_REG4)/sizeof(mmUNIPHY_TMDP_REG4[0]), 0, 0 },
	{ "mmUNIPHY_MACRO_CNTL_RESERVED18", REG_MMIO, 0x48d2, &mmUNIPHY_MACRO_CNTL_RESERVED18[0], sizeof(mmUNIPHY_MACRO_CNTL_RESERVED18)/sizeof(mmUNIPHY_MACRO_CNTL_RESERVED18[0]), 0, 0 },
	{ "mmBPHYC_UNIPHY0_UNIPHY_TMDP_REG4", REG_MMIO, 0x48d2, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED18", REG_MMIO, 0x48d2, NULL, 0, 0, 0 },
	{ "mmUNIPHY_TMDP_REG5", REG_MMIO, 0x48d3, &mmUNIPHY_TMDP_REG5[0], sizeof(mmUNIPHY_TMDP_REG5)/sizeof(mmUNIPHY_TMDP_REG5[0]), 0, 0 },
	{ "mmUNIPHY_MACRO_CNTL_RESERVED19", REG_MMIO, 0x48d3, &mmUNIPHY_MACRO_CNTL_RESERVED19[0], sizeof(mmUNIPHY_MACRO_CNTL_RESERVED19)/sizeof(mmUNIPHY_MACRO_CNTL_RESERVED19[0]), 0, 0 },
	{ "mmBPHYC_UNIPHY0_UNIPHY_TMDP_REG5", REG_MMIO, 0x48d3, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED19", REG_MMIO, 0x48d3, NULL, 0, 0, 0 },
	{ "mmUNIPHY_TMDP_REG6", REG_MMIO, 0x48d4, &mmUNIPHY_TMDP_REG6[0], sizeof(mmUNIPHY_TMDP_REG6)/sizeof(mmUNIPHY_TMDP_REG6[0]), 0, 0 },
	{ "mmUNIPHY_MACRO_CNTL_RESERVED20", REG_MMIO, 0x48d4, &mmUNIPHY_MACRO_CNTL_RESERVED20[0], sizeof(mmUNIPHY_MACRO_CNTL_RESERVED20)/sizeof(mmUNIPHY_MACRO_CNTL_RESERVED20[0]), 0, 0 },
	{ "mmBPHYC_UNIPHY0_UNIPHY_TMDP_REG6", REG_MMIO, 0x48d4, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED20", REG_MMIO, 0x48d4, NULL, 0, 0, 0 },
	{ "mmUNIPHY_TPG_CONTROL", REG_MMIO, 0x48d5, &mmUNIPHY_TPG_CONTROL[0], sizeof(mmUNIPHY_TPG_CONTROL)/sizeof(mmUNIPHY_TPG_CONTROL[0]), 0, 0 },
	{ "mmUNIPHY_MACRO_CNTL_RESERVED21", REG_MMIO, 0x48d5, &mmUNIPHY_MACRO_CNTL_RESERVED21[0], sizeof(mmUNIPHY_MACRO_CNTL_RESERVED21)/sizeof(mmUNIPHY_MACRO_CNTL_RESERVED21[0]), 0, 0 },
	{ "mmBPHYC_UNIPHY0_UNIPHY_TPG_CONTROL", REG_MMIO, 0x48d5, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED21", REG_MMIO, 0x48d5, NULL, 0, 0, 0 },
	{ "mmUNIPHY_TPG_SEED", REG_MMIO, 0x48d6, &mmUNIPHY_TPG_SEED[0], sizeof(mmUNIPHY_TPG_SEED)/sizeof(mmUNIPHY_TPG_SEED[0]), 0, 0 },
	{ "mmUNIPHY_MACRO_CNTL_RESERVED22", REG_MMIO, 0x48d6, &mmUNIPHY_MACRO_CNTL_RESERVED22[0], sizeof(mmUNIPHY_MACRO_CNTL_RESERVED22)/sizeof(mmUNIPHY_MACRO_CNTL_RESERVED22[0]), 0, 0 },
	{ "mmBPHYC_UNIPHY0_UNIPHY_TPG_SEED", REG_MMIO, 0x48d6, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED22", REG_MMIO, 0x48d6, NULL, 0, 0, 0 },
	{ "mmUNIPHY_DEBUG", REG_MMIO, 0x48d7, &mmUNIPHY_DEBUG[0], sizeof(mmUNIPHY_DEBUG)/sizeof(mmUNIPHY_DEBUG[0]), 0, 0 },
	{ "mmBPHYC_UNIPHY0_UNIPHY_DEBUG", REG_MMIO, 0x48d7, NULL, 0, 0, 0 },
	{ "mmUNIPHY_MACRO_CNTL_RESERVED23", REG_MMIO, 0x48d7, &mmUNIPHY_MACRO_CNTL_RESERVED23[0], sizeof(mmUNIPHY_MACRO_CNTL_RESERVED23)/sizeof(mmUNIPHY_MACRO_CNTL_RESERVED23[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED23", REG_MMIO, 0x48d7, NULL, 0, 0, 0 },
	{ "mmUNIPHY_MACRO_CNTL_RESERVED24", REG_MMIO, 0x48d8, &mmUNIPHY_MACRO_CNTL_RESERVED24[0], sizeof(mmUNIPHY_MACRO_CNTL_RESERVED24)/sizeof(mmUNIPHY_MACRO_CNTL_RESERVED24[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED24", REG_MMIO, 0x48d8, NULL, 0, 0, 0 },
	{ "mmUNIPHY_MACRO_CNTL_RESERVED25", REG_MMIO, 0x48d9, &mmUNIPHY_MACRO_CNTL_RESERVED25[0], sizeof(mmUNIPHY_MACRO_CNTL_RESERVED25)/sizeof(mmUNIPHY_MACRO_CNTL_RESERVED25[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED25", REG_MMIO, 0x48d9, NULL, 0, 0, 0 },
	{ "mmUNIPHY_MACRO_CNTL_RESERVED26", REG_MMIO, 0x48da, &mmUNIPHY_MACRO_CNTL_RESERVED26[0], sizeof(mmUNIPHY_MACRO_CNTL_RESERVED26)/sizeof(mmUNIPHY_MACRO_CNTL_RESERVED26[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED26", REG_MMIO, 0x48da, NULL, 0, 0, 0 },
	{ "mmUNIPHY_MACRO_CNTL_RESERVED27", REG_MMIO, 0x48db, &mmUNIPHY_MACRO_CNTL_RESERVED27[0], sizeof(mmUNIPHY_MACRO_CNTL_RESERVED27)/sizeof(mmUNIPHY_MACRO_CNTL_RESERVED27[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED27", REG_MMIO, 0x48db, NULL, 0, 0, 0 },
	{ "mmUNIPHY_MACRO_CNTL_RESERVED28", REG_MMIO, 0x48dc, &mmUNIPHY_MACRO_CNTL_RESERVED28[0], sizeof(mmUNIPHY_MACRO_CNTL_RESERVED28)/sizeof(mmUNIPHY_MACRO_CNTL_RESERVED28[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED28", REG_MMIO, 0x48dc, NULL, 0, 0, 0 },
	{ "mmUNIPHY_MACRO_CNTL_RESERVED29", REG_MMIO, 0x48dd, &mmUNIPHY_MACRO_CNTL_RESERVED29[0], sizeof(mmUNIPHY_MACRO_CNTL_RESERVED29)/sizeof(mmUNIPHY_MACRO_CNTL_RESERVED29[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED29", REG_MMIO, 0x48dd, NULL, 0, 0, 0 },
	{ "mmUNIPHY_MACRO_CNTL_RESERVED30", REG_MMIO, 0x48de, &mmUNIPHY_MACRO_CNTL_RESERVED30[0], sizeof(mmUNIPHY_MACRO_CNTL_RESERVED30)/sizeof(mmUNIPHY_MACRO_CNTL_RESERVED30[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED30", REG_MMIO, 0x48de, NULL, 0, 0, 0 },
	{ "mmUNIPHY_MACRO_CNTL_RESERVED31", REG_MMIO, 0x48df, &mmUNIPHY_MACRO_CNTL_RESERVED31[0], sizeof(mmUNIPHY_MACRO_CNTL_RESERVED31)/sizeof(mmUNIPHY_MACRO_CNTL_RESERVED31[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED31", REG_MMIO, 0x48df, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY1_UNIPHY_TX_CONTROL1", REG_MMIO, 0x48e0, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED0", REG_MMIO, 0x48e0, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY1_UNIPHY_TX_CONTROL2", REG_MMIO, 0x48e1, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED1", REG_MMIO, 0x48e1, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY1_UNIPHY_TX_CONTROL3", REG_MMIO, 0x48e2, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED2", REG_MMIO, 0x48e2, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY1_UNIPHY_TX_CONTROL4", REG_MMIO, 0x48e3, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED3", REG_MMIO, 0x48e3, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY1_UNIPHY_POWER_CONTROL", REG_MMIO, 0x48e4, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED4", REG_MMIO, 0x48e4, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY1_UNIPHY_PLL_FBDIV", REG_MMIO, 0x48e5, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED5", REG_MMIO, 0x48e5, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY1_UNIPHY_PLL_CONTROL1", REG_MMIO, 0x48e6, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED6", REG_MMIO, 0x48e6, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY1_UNIPHY_PLL_CONTROL2", REG_MMIO, 0x48e7, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED7", REG_MMIO, 0x48e7, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY1_UNIPHY_PLL_SS_STEP_SIZE", REG_MMIO, 0x48e8, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED8", REG_MMIO, 0x48e8, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY1_UNIPHY_PLL_SS_CNTL", REG_MMIO, 0x48e9, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED9", REG_MMIO, 0x48e9, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED10", REG_MMIO, 0x48ea, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY1_UNIPHY_REG_TEST_OUTPUT", REG_MMIO, 0x48eb, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED11", REG_MMIO, 0x48eb, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY1_UNIPHY_ANG_BIST_CNTL", REG_MMIO, 0x48ec, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED12", REG_MMIO, 0x48ec, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY1_UNIPHY_REG_TEST_OUTPUT2", REG_MMIO, 0x48ed, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED13", REG_MMIO, 0x48ed, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY1_UNIPHY_TMDP_REG0", REG_MMIO, 0x48ee, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED14", REG_MMIO, 0x48ee, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY1_UNIPHY_TMDP_REG1", REG_MMIO, 0x48ef, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED15", REG_MMIO, 0x48ef, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY1_UNIPHY_TMDP_REG2", REG_MMIO, 0x48f0, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED16", REG_MMIO, 0x48f0, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY1_UNIPHY_TMDP_REG3", REG_MMIO, 0x48f1, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED17", REG_MMIO, 0x48f1, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY1_UNIPHY_TMDP_REG4", REG_MMIO, 0x48f2, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED18", REG_MMIO, 0x48f2, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY1_UNIPHY_TMDP_REG5", REG_MMIO, 0x48f3, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED19", REG_MMIO, 0x48f3, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY1_UNIPHY_TMDP_REG6", REG_MMIO, 0x48f4, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED20", REG_MMIO, 0x48f4, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY1_UNIPHY_TPG_CONTROL", REG_MMIO, 0x48f5, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED21", REG_MMIO, 0x48f5, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY1_UNIPHY_TPG_SEED", REG_MMIO, 0x48f6, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED22", REG_MMIO, 0x48f6, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY1_UNIPHY_DEBUG", REG_MMIO, 0x48f7, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED23", REG_MMIO, 0x48f7, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED24", REG_MMIO, 0x48f8, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED25", REG_MMIO, 0x48f9, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED26", REG_MMIO, 0x48fa, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED27", REG_MMIO, 0x48fb, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED28", REG_MMIO, 0x48fc, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED29", REG_MMIO, 0x48fd, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED30", REG_MMIO, 0x48fe, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED31", REG_MMIO, 0x48ff, NULL, 0, 0, 0 },
	{ "mmXDMA_SLV_CHANNEL4_XDMA_SLV_CHANNEL_CNTL", REG_MMIO, 0x490, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY2_UNIPHY_TX_CONTROL1", REG_MMIO, 0x4900, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED0", REG_MMIO, 0x4900, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY2_UNIPHY_TX_CONTROL2", REG_MMIO, 0x4901, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED1", REG_MMIO, 0x4901, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY2_UNIPHY_TX_CONTROL3", REG_MMIO, 0x4902, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED2", REG_MMIO, 0x4902, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY2_UNIPHY_TX_CONTROL4", REG_MMIO, 0x4903, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED3", REG_MMIO, 0x4903, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY2_UNIPHY_POWER_CONTROL", REG_MMIO, 0x4904, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED4", REG_MMIO, 0x4904, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY2_UNIPHY_PLL_FBDIV", REG_MMIO, 0x4905, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED5", REG_MMIO, 0x4905, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY2_UNIPHY_PLL_CONTROL1", REG_MMIO, 0x4906, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED6", REG_MMIO, 0x4906, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY2_UNIPHY_PLL_CONTROL2", REG_MMIO, 0x4907, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED7", REG_MMIO, 0x4907, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY2_UNIPHY_PLL_SS_STEP_SIZE", REG_MMIO, 0x4908, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED8", REG_MMIO, 0x4908, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY2_UNIPHY_PLL_SS_CNTL", REG_MMIO, 0x4909, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED9", REG_MMIO, 0x4909, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED10", REG_MMIO, 0x490a, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY2_UNIPHY_REG_TEST_OUTPUT", REG_MMIO, 0x490b, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED11", REG_MMIO, 0x490b, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY2_UNIPHY_ANG_BIST_CNTL", REG_MMIO, 0x490c, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED12", REG_MMIO, 0x490c, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY2_UNIPHY_REG_TEST_OUTPUT2", REG_MMIO, 0x490d, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED13", REG_MMIO, 0x490d, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY2_UNIPHY_TMDP_REG0", REG_MMIO, 0x490e, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED14", REG_MMIO, 0x490e, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY2_UNIPHY_TMDP_REG1", REG_MMIO, 0x490f, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED15", REG_MMIO, 0x490f, NULL, 0, 0, 0 },
	{ "mmXDMA_SLV_CHANNEL4_XDMA_SLV_REMOTE_GPU_ADDRESS", REG_MMIO, 0x491, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY2_UNIPHY_TMDP_REG2", REG_MMIO, 0x4910, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED16", REG_MMIO, 0x4910, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY2_UNIPHY_TMDP_REG3", REG_MMIO, 0x4911, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED17", REG_MMIO, 0x4911, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY2_UNIPHY_TMDP_REG4", REG_MMIO, 0x4912, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED18", REG_MMIO, 0x4912, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY2_UNIPHY_TMDP_REG5", REG_MMIO, 0x4913, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED19", REG_MMIO, 0x4913, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY2_UNIPHY_TMDP_REG6", REG_MMIO, 0x4914, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED20", REG_MMIO, 0x4914, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY2_UNIPHY_TPG_CONTROL", REG_MMIO, 0x4915, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED21", REG_MMIO, 0x4915, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY2_UNIPHY_TPG_SEED", REG_MMIO, 0x4916, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED22", REG_MMIO, 0x4916, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY2_UNIPHY_DEBUG", REG_MMIO, 0x4917, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED23", REG_MMIO, 0x4917, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED24", REG_MMIO, 0x4918, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED25", REG_MMIO, 0x4919, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED26", REG_MMIO, 0x491a, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED27", REG_MMIO, 0x491b, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED28", REG_MMIO, 0x491c, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED29", REG_MMIO, 0x491d, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED30", REG_MMIO, 0x491e, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED31", REG_MMIO, 0x491f, NULL, 0, 0, 0 },
	{ "mmXDMA_SLV_CHANNEL4_XDMA_SLV_REMOTE_GPU_ADDRESS_HIGH", REG_MMIO, 0x492, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY3_UNIPHY_TX_CONTROL1", REG_MMIO, 0x4920, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED0", REG_MMIO, 0x4920, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY3_UNIPHY_TX_CONTROL2", REG_MMIO, 0x4921, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED1", REG_MMIO, 0x4921, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY3_UNIPHY_TX_CONTROL3", REG_MMIO, 0x4922, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED2", REG_MMIO, 0x4922, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY3_UNIPHY_TX_CONTROL4", REG_MMIO, 0x4923, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED3", REG_MMIO, 0x4923, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY3_UNIPHY_POWER_CONTROL", REG_MMIO, 0x4924, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED4", REG_MMIO, 0x4924, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY3_UNIPHY_PLL_FBDIV", REG_MMIO, 0x4925, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED5", REG_MMIO, 0x4925, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY3_UNIPHY_PLL_CONTROL1", REG_MMIO, 0x4926, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED6", REG_MMIO, 0x4926, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY3_UNIPHY_PLL_CONTROL2", REG_MMIO, 0x4927, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED7", REG_MMIO, 0x4927, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY3_UNIPHY_PLL_SS_STEP_SIZE", REG_MMIO, 0x4928, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED8", REG_MMIO, 0x4928, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY3_UNIPHY_PLL_SS_CNTL", REG_MMIO, 0x4929, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED9", REG_MMIO, 0x4929, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED10", REG_MMIO, 0x492a, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY3_UNIPHY_REG_TEST_OUTPUT", REG_MMIO, 0x492b, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED11", REG_MMIO, 0x492b, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY3_UNIPHY_ANG_BIST_CNTL", REG_MMIO, 0x492c, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED12", REG_MMIO, 0x492c, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY3_UNIPHY_REG_TEST_OUTPUT2", REG_MMIO, 0x492d, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED13", REG_MMIO, 0x492d, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY3_UNIPHY_TMDP_REG0", REG_MMIO, 0x492e, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED14", REG_MMIO, 0x492e, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY3_UNIPHY_TMDP_REG1", REG_MMIO, 0x492f, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED15", REG_MMIO, 0x492f, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY3_UNIPHY_TMDP_REG2", REG_MMIO, 0x4930, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED16", REG_MMIO, 0x4930, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY3_UNIPHY_TMDP_REG3", REG_MMIO, 0x4931, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED17", REG_MMIO, 0x4931, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY3_UNIPHY_TMDP_REG4", REG_MMIO, 0x4932, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED18", REG_MMIO, 0x4932, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY3_UNIPHY_TMDP_REG5", REG_MMIO, 0x4933, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED19", REG_MMIO, 0x4933, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY3_UNIPHY_TMDP_REG6", REG_MMIO, 0x4934, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED20", REG_MMIO, 0x4934, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY3_UNIPHY_TPG_CONTROL", REG_MMIO, 0x4935, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED21", REG_MMIO, 0x4935, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY3_UNIPHY_TPG_SEED", REG_MMIO, 0x4936, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED22", REG_MMIO, 0x4936, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY3_UNIPHY_DEBUG", REG_MMIO, 0x4937, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED23", REG_MMIO, 0x4937, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED24", REG_MMIO, 0x4938, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED25", REG_MMIO, 0x4939, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED26", REG_MMIO, 0x493a, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED27", REG_MMIO, 0x493b, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED28", REG_MMIO, 0x493c, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED29", REG_MMIO, 0x493d, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED30", REG_MMIO, 0x493e, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED31", REG_MMIO, 0x493f, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY4_UNIPHY_TX_CONTROL1", REG_MMIO, 0x4940, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED0", REG_MMIO, 0x4940, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY4_UNIPHY_TX_CONTROL2", REG_MMIO, 0x4941, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED1", REG_MMIO, 0x4941, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY4_UNIPHY_TX_CONTROL3", REG_MMIO, 0x4942, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED2", REG_MMIO, 0x4942, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY4_UNIPHY_TX_CONTROL4", REG_MMIO, 0x4943, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED3", REG_MMIO, 0x4943, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY4_UNIPHY_POWER_CONTROL", REG_MMIO, 0x4944, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED4", REG_MMIO, 0x4944, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY4_UNIPHY_PLL_FBDIV", REG_MMIO, 0x4945, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED5", REG_MMIO, 0x4945, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY4_UNIPHY_PLL_CONTROL1", REG_MMIO, 0x4946, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED6", REG_MMIO, 0x4946, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY4_UNIPHY_PLL_CONTROL2", REG_MMIO, 0x4947, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED7", REG_MMIO, 0x4947, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY4_UNIPHY_PLL_SS_STEP_SIZE", REG_MMIO, 0x4948, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED8", REG_MMIO, 0x4948, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY4_UNIPHY_PLL_SS_CNTL", REG_MMIO, 0x4949, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED9", REG_MMIO, 0x4949, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED10", REG_MMIO, 0x494a, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY4_UNIPHY_REG_TEST_OUTPUT", REG_MMIO, 0x494b, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED11", REG_MMIO, 0x494b, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY4_UNIPHY_ANG_BIST_CNTL", REG_MMIO, 0x494c, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED12", REG_MMIO, 0x494c, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY4_UNIPHY_REG_TEST_OUTPUT2", REG_MMIO, 0x494d, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED13", REG_MMIO, 0x494d, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY4_UNIPHY_TMDP_REG0", REG_MMIO, 0x494e, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED14", REG_MMIO, 0x494e, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY4_UNIPHY_TMDP_REG1", REG_MMIO, 0x494f, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED15", REG_MMIO, 0x494f, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY4_UNIPHY_TMDP_REG2", REG_MMIO, 0x4950, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED16", REG_MMIO, 0x4950, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY4_UNIPHY_TMDP_REG3", REG_MMIO, 0x4951, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED17", REG_MMIO, 0x4951, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY4_UNIPHY_TMDP_REG4", REG_MMIO, 0x4952, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED18", REG_MMIO, 0x4952, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY4_UNIPHY_TMDP_REG5", REG_MMIO, 0x4953, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED19", REG_MMIO, 0x4953, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY4_UNIPHY_TMDP_REG6", REG_MMIO, 0x4954, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED20", REG_MMIO, 0x4954, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY4_UNIPHY_TPG_CONTROL", REG_MMIO, 0x4955, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED21", REG_MMIO, 0x4955, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY4_UNIPHY_TPG_SEED", REG_MMIO, 0x4956, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED22", REG_MMIO, 0x4956, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY4_UNIPHY_DEBUG", REG_MMIO, 0x4957, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED23", REG_MMIO, 0x4957, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED24", REG_MMIO, 0x4958, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED25", REG_MMIO, 0x4959, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED26", REG_MMIO, 0x495a, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED27", REG_MMIO, 0x495b, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED28", REG_MMIO, 0x495c, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED29", REG_MMIO, 0x495d, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED30", REG_MMIO, 0x495e, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED31", REG_MMIO, 0x495f, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY5_UNIPHY_TX_CONTROL1", REG_MMIO, 0x4960, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED0", REG_MMIO, 0x4960, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY5_UNIPHY_TX_CONTROL2", REG_MMIO, 0x4961, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED1", REG_MMIO, 0x4961, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY5_UNIPHY_TX_CONTROL3", REG_MMIO, 0x4962, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED2", REG_MMIO, 0x4962, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY5_UNIPHY_TX_CONTROL4", REG_MMIO, 0x4963, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED3", REG_MMIO, 0x4963, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY5_UNIPHY_POWER_CONTROL", REG_MMIO, 0x4964, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED4", REG_MMIO, 0x4964, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY5_UNIPHY_PLL_FBDIV", REG_MMIO, 0x4965, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED5", REG_MMIO, 0x4965, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY5_UNIPHY_PLL_CONTROL1", REG_MMIO, 0x4966, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED6", REG_MMIO, 0x4966, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY5_UNIPHY_PLL_CONTROL2", REG_MMIO, 0x4967, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED7", REG_MMIO, 0x4967, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY5_UNIPHY_PLL_SS_STEP_SIZE", REG_MMIO, 0x4968, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED8", REG_MMIO, 0x4968, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY5_UNIPHY_PLL_SS_CNTL", REG_MMIO, 0x4969, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED9", REG_MMIO, 0x4969, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED10", REG_MMIO, 0x496a, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY5_UNIPHY_REG_TEST_OUTPUT", REG_MMIO, 0x496b, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED11", REG_MMIO, 0x496b, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY5_UNIPHY_ANG_BIST_CNTL", REG_MMIO, 0x496c, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED12", REG_MMIO, 0x496c, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY5_UNIPHY_REG_TEST_OUTPUT2", REG_MMIO, 0x496d, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED13", REG_MMIO, 0x496d, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY5_UNIPHY_TMDP_REG0", REG_MMIO, 0x496e, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED14", REG_MMIO, 0x496e, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY5_UNIPHY_TMDP_REG1", REG_MMIO, 0x496f, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED15", REG_MMIO, 0x496f, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY5_UNIPHY_TMDP_REG2", REG_MMIO, 0x4970, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED16", REG_MMIO, 0x4970, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY5_UNIPHY_TMDP_REG3", REG_MMIO, 0x4971, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED17", REG_MMIO, 0x4971, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY5_UNIPHY_TMDP_REG4", REG_MMIO, 0x4972, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED18", REG_MMIO, 0x4972, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY5_UNIPHY_TMDP_REG5", REG_MMIO, 0x4973, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED19", REG_MMIO, 0x4973, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY5_UNIPHY_TMDP_REG6", REG_MMIO, 0x4974, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED20", REG_MMIO, 0x4974, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY5_UNIPHY_TPG_CONTROL", REG_MMIO, 0x4975, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED21", REG_MMIO, 0x4975, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY5_UNIPHY_TPG_SEED", REG_MMIO, 0x4976, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED22", REG_MMIO, 0x4976, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY5_UNIPHY_DEBUG", REG_MMIO, 0x4977, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED23", REG_MMIO, 0x4977, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED24", REG_MMIO, 0x4978, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED25", REG_MMIO, 0x4979, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED26", REG_MMIO, 0x497a, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED27", REG_MMIO, 0x497b, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED28", REG_MMIO, 0x497c, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED29", REG_MMIO, 0x497d, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED30", REG_MMIO, 0x497e, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED31", REG_MMIO, 0x497f, NULL, 0, 0, 0 },
	{ "mmXDMA_SLV_CHANNEL5_XDMA_SLV_CHANNEL_CNTL", REG_MMIO, 0x498, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY6_UNIPHY_TX_CONTROL1", REG_MMIO, 0x4980, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED0", REG_MMIO, 0x4980, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY6_UNIPHY_TX_CONTROL2", REG_MMIO, 0x4981, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED1", REG_MMIO, 0x4981, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY6_UNIPHY_TX_CONTROL3", REG_MMIO, 0x4982, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED2", REG_MMIO, 0x4982, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY6_UNIPHY_TX_CONTROL4", REG_MMIO, 0x4983, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED3", REG_MMIO, 0x4983, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY6_UNIPHY_POWER_CONTROL", REG_MMIO, 0x4984, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED4", REG_MMIO, 0x4984, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY6_UNIPHY_PLL_FBDIV", REG_MMIO, 0x4985, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED5", REG_MMIO, 0x4985, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY6_UNIPHY_PLL_CONTROL1", REG_MMIO, 0x4986, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED6", REG_MMIO, 0x4986, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY6_UNIPHY_PLL_CONTROL2", REG_MMIO, 0x4987, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED7", REG_MMIO, 0x4987, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY6_UNIPHY_PLL_SS_STEP_SIZE", REG_MMIO, 0x4988, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED8", REG_MMIO, 0x4988, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY6_UNIPHY_PLL_SS_CNTL", REG_MMIO, 0x4989, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED9", REG_MMIO, 0x4989, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED10", REG_MMIO, 0x498a, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY6_UNIPHY_REG_TEST_OUTPUT", REG_MMIO, 0x498b, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED11", REG_MMIO, 0x498b, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY6_UNIPHY_ANG_BIST_CNTL", REG_MMIO, 0x498c, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED12", REG_MMIO, 0x498c, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY6_UNIPHY_REG_TEST_OUTPUT2", REG_MMIO, 0x498d, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED13", REG_MMIO, 0x498d, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY6_UNIPHY_TMDP_REG0", REG_MMIO, 0x498e, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED14", REG_MMIO, 0x498e, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY6_UNIPHY_TMDP_REG1", REG_MMIO, 0x498f, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED15", REG_MMIO, 0x498f, NULL, 0, 0, 0 },
	{ "mmXDMA_SLV_CHANNEL5_XDMA_SLV_REMOTE_GPU_ADDRESS", REG_MMIO, 0x499, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY6_UNIPHY_TMDP_REG2", REG_MMIO, 0x4990, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED16", REG_MMIO, 0x4990, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY6_UNIPHY_TMDP_REG3", REG_MMIO, 0x4991, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED17", REG_MMIO, 0x4991, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY6_UNIPHY_TMDP_REG4", REG_MMIO, 0x4992, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED18", REG_MMIO, 0x4992, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY6_UNIPHY_TMDP_REG5", REG_MMIO, 0x4993, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED19", REG_MMIO, 0x4993, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY6_UNIPHY_TMDP_REG6", REG_MMIO, 0x4994, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED20", REG_MMIO, 0x4994, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY6_UNIPHY_TPG_CONTROL", REG_MMIO, 0x4995, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED21", REG_MMIO, 0x4995, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY6_UNIPHY_TPG_SEED", REG_MMIO, 0x4996, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED22", REG_MMIO, 0x4996, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY6_UNIPHY_DEBUG", REG_MMIO, 0x4997, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED23", REG_MMIO, 0x4997, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED24", REG_MMIO, 0x4998, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED25", REG_MMIO, 0x4999, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED26", REG_MMIO, 0x499a, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED27", REG_MMIO, 0x499b, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED28", REG_MMIO, 0x499c, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED29", REG_MMIO, 0x499d, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED30", REG_MMIO, 0x499e, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED31", REG_MMIO, 0x499f, NULL, 0, 0, 0 },
	{ "mmXDMA_SLV_CHANNEL5_XDMA_SLV_REMOTE_GPU_ADDRESS_HIGH", REG_MMIO, 0x49a, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY7_UNIPHY_TX_CONTROL1", REG_MMIO, 0x49c0, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED0", REG_MMIO, 0x49c0, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY7_UNIPHY_TX_CONTROL2", REG_MMIO, 0x49c1, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED1", REG_MMIO, 0x49c1, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY7_UNIPHY_TX_CONTROL3", REG_MMIO, 0x49c2, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED2", REG_MMIO, 0x49c2, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY7_UNIPHY_TX_CONTROL4", REG_MMIO, 0x49c3, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED3", REG_MMIO, 0x49c3, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY7_UNIPHY_POWER_CONTROL", REG_MMIO, 0x49c4, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED4", REG_MMIO, 0x49c4, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY7_UNIPHY_PLL_FBDIV", REG_MMIO, 0x49c5, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED5", REG_MMIO, 0x49c5, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY7_UNIPHY_PLL_CONTROL1", REG_MMIO, 0x49c6, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED6", REG_MMIO, 0x49c6, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY7_UNIPHY_PLL_CONTROL2", REG_MMIO, 0x49c7, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED7", REG_MMIO, 0x49c7, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY7_UNIPHY_PLL_SS_STEP_SIZE", REG_MMIO, 0x49c8, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED8", REG_MMIO, 0x49c8, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY7_UNIPHY_PLL_SS_CNTL", REG_MMIO, 0x49c9, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED9", REG_MMIO, 0x49c9, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED10", REG_MMIO, 0x49ca, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY7_UNIPHY_REG_TEST_OUTPUT", REG_MMIO, 0x49cb, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED11", REG_MMIO, 0x49cb, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY7_UNIPHY_ANG_BIST_CNTL", REG_MMIO, 0x49cc, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED12", REG_MMIO, 0x49cc, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY7_UNIPHY_REG_TEST_OUTPUT2", REG_MMIO, 0x49cd, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED13", REG_MMIO, 0x49cd, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY7_UNIPHY_TMDP_REG0", REG_MMIO, 0x49ce, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED14", REG_MMIO, 0x49ce, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY7_UNIPHY_TMDP_REG1", REG_MMIO, 0x49cf, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED15", REG_MMIO, 0x49cf, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY7_UNIPHY_TMDP_REG2", REG_MMIO, 0x49d0, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED16", REG_MMIO, 0x49d0, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY7_UNIPHY_TMDP_REG3", REG_MMIO, 0x49d1, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED17", REG_MMIO, 0x49d1, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY7_UNIPHY_TMDP_REG4", REG_MMIO, 0x49d2, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED18", REG_MMIO, 0x49d2, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY7_UNIPHY_TMDP_REG5", REG_MMIO, 0x49d3, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED19", REG_MMIO, 0x49d3, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY7_UNIPHY_TMDP_REG6", REG_MMIO, 0x49d4, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED20", REG_MMIO, 0x49d4, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY7_UNIPHY_TPG_CONTROL", REG_MMIO, 0x49d5, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED21", REG_MMIO, 0x49d5, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY7_UNIPHY_TPG_SEED", REG_MMIO, 0x49d6, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED22", REG_MMIO, 0x49d6, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY7_UNIPHY_DEBUG", REG_MMIO, 0x49d7, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED23", REG_MMIO, 0x49d7, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED24", REG_MMIO, 0x49d8, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED25", REG_MMIO, 0x49d9, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED26", REG_MMIO, 0x49da, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED27", REG_MMIO, 0x49db, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED28", REG_MMIO, 0x49dc, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED29", REG_MMIO, 0x49dd, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED30", REG_MMIO, 0x49de, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY7_UNIPHY_MACRO_CNTL_RESERVED31", REG_MMIO, 0x49df, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY8_UNIPHY_TX_CONTROL1", REG_MMIO, 0x49e0, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED0", REG_MMIO, 0x49e0, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY8_UNIPHY_TX_CONTROL2", REG_MMIO, 0x49e1, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED1", REG_MMIO, 0x49e1, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY8_UNIPHY_TX_CONTROL3", REG_MMIO, 0x49e2, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED2", REG_MMIO, 0x49e2, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY8_UNIPHY_TX_CONTROL4", REG_MMIO, 0x49e3, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED3", REG_MMIO, 0x49e3, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY8_UNIPHY_POWER_CONTROL", REG_MMIO, 0x49e4, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED4", REG_MMIO, 0x49e4, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY8_UNIPHY_PLL_FBDIV", REG_MMIO, 0x49e5, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED5", REG_MMIO, 0x49e5, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY8_UNIPHY_PLL_CONTROL1", REG_MMIO, 0x49e6, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED6", REG_MMIO, 0x49e6, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY8_UNIPHY_PLL_CONTROL2", REG_MMIO, 0x49e7, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED7", REG_MMIO, 0x49e7, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY8_UNIPHY_PLL_SS_STEP_SIZE", REG_MMIO, 0x49e8, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED8", REG_MMIO, 0x49e8, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY8_UNIPHY_PLL_SS_CNTL", REG_MMIO, 0x49e9, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED9", REG_MMIO, 0x49e9, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED10", REG_MMIO, 0x49ea, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY8_UNIPHY_REG_TEST_OUTPUT", REG_MMIO, 0x49eb, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED11", REG_MMIO, 0x49eb, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY8_UNIPHY_ANG_BIST_CNTL", REG_MMIO, 0x49ec, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED12", REG_MMIO, 0x49ec, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY8_UNIPHY_REG_TEST_OUTPUT2", REG_MMIO, 0x49ed, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED13", REG_MMIO, 0x49ed, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY8_UNIPHY_TMDP_REG0", REG_MMIO, 0x49ee, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED14", REG_MMIO, 0x49ee, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY8_UNIPHY_TMDP_REG1", REG_MMIO, 0x49ef, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED15", REG_MMIO, 0x49ef, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY8_UNIPHY_TMDP_REG2", REG_MMIO, 0x49f0, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED16", REG_MMIO, 0x49f0, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY8_UNIPHY_TMDP_REG3", REG_MMIO, 0x49f1, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED17", REG_MMIO, 0x49f1, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY8_UNIPHY_TMDP_REG4", REG_MMIO, 0x49f2, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED18", REG_MMIO, 0x49f2, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY8_UNIPHY_TMDP_REG5", REG_MMIO, 0x49f3, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED19", REG_MMIO, 0x49f3, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY8_UNIPHY_TMDP_REG6", REG_MMIO, 0x49f4, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED20", REG_MMIO, 0x49f4, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY8_UNIPHY_TPG_CONTROL", REG_MMIO, 0x49f5, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED21", REG_MMIO, 0x49f5, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY8_UNIPHY_TPG_SEED", REG_MMIO, 0x49f6, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED22", REG_MMIO, 0x49f6, NULL, 0, 0, 0 },
	{ "mmBPHYC_UNIPHY8_UNIPHY_DEBUG", REG_MMIO, 0x49f7, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED23", REG_MMIO, 0x49f7, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED24", REG_MMIO, 0x49f8, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED25", REG_MMIO, 0x49f9, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED26", REG_MMIO, 0x49fa, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED27", REG_MMIO, 0x49fb, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED28", REG_MMIO, 0x49fc, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED29", REG_MMIO, 0x49fd, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED30", REG_MMIO, 0x49fe, NULL, 0, 0, 0 },
	{ "mmDCIO_UNIPHY8_UNIPHY_MACRO_CNTL_RESERVED31", REG_MMIO, 0x49ff, NULL, 0, 0, 0 },
	{ "mmDIG_FE_CNTL", REG_MMIO, 0x4a00, &mmDIG_FE_CNTL[0], sizeof(mmDIG_FE_CNTL)/sizeof(mmDIG_FE_CNTL[0]), 0, 0 },
	{ "mmDIG0_DIG_FE_CNTL", REG_MMIO, 0x4a00, NULL, 0, 0, 0 },
	{ "mmDIG_OUTPUT_CRC_CNTL", REG_MMIO, 0x4a01, &mmDIG_OUTPUT_CRC_CNTL[0], sizeof(mmDIG_OUTPUT_CRC_CNTL)/sizeof(mmDIG_OUTPUT_CRC_CNTL[0]), 0, 0 },
	{ "mmDIG0_DIG_OUTPUT_CRC_CNTL", REG_MMIO, 0x4a01, NULL, 0, 0, 0 },
	{ "mmDIG_OUTPUT_CRC_RESULT", REG_MMIO, 0x4a02, &mmDIG_OUTPUT_CRC_RESULT[0], sizeof(mmDIG_OUTPUT_CRC_RESULT)/sizeof(mmDIG_OUTPUT_CRC_RESULT[0]), 0, 0 },
	{ "mmDIG0_DIG_OUTPUT_CRC_RESULT", REG_MMIO, 0x4a02, NULL, 0, 0, 0 },
	{ "mmDIG_CLOCK_PATTERN", REG_MMIO, 0x4a03, &mmDIG_CLOCK_PATTERN[0], sizeof(mmDIG_CLOCK_PATTERN)/sizeof(mmDIG_CLOCK_PATTERN[0]), 0, 0 },
	{ "mmDIG0_DIG_CLOCK_PATTERN", REG_MMIO, 0x4a03, NULL, 0, 0, 0 },
	{ "mmDIG_TEST_PATTERN", REG_MMIO, 0x4a04, &mmDIG_TEST_PATTERN[0], sizeof(mmDIG_TEST_PATTERN)/sizeof(mmDIG_TEST_PATTERN[0]), 0, 0 },
	{ "mmDIG0_DIG_TEST_PATTERN", REG_MMIO, 0x4a04, NULL, 0, 0, 0 },
	{ "mmDIG_RANDOM_PATTERN_SEED", REG_MMIO, 0x4a05, &mmDIG_RANDOM_PATTERN_SEED[0], sizeof(mmDIG_RANDOM_PATTERN_SEED)/sizeof(mmDIG_RANDOM_PATTERN_SEED[0]), 0, 0 },
	{ "mmDIG0_DIG_RANDOM_PATTERN_SEED", REG_MMIO, 0x4a05, NULL, 0, 0, 0 },
	{ "mmDIG_FIFO_STATUS", REG_MMIO, 0x4a06, &mmDIG_FIFO_STATUS[0], sizeof(mmDIG_FIFO_STATUS)/sizeof(mmDIG_FIFO_STATUS[0]), 0, 0 },
	{ "mmDIG0_DIG_FIFO_STATUS", REG_MMIO, 0x4a06, NULL, 0, 0, 0 },
	{ "mmDIG_DISPCLK_SWITCH_CNTL", REG_MMIO, 0x4a07, &mmDIG_DISPCLK_SWITCH_CNTL[0], sizeof(mmDIG_DISPCLK_SWITCH_CNTL)/sizeof(mmDIG_DISPCLK_SWITCH_CNTL[0]), 0, 0 },
	{ "mmDIG0_DIG_DISPCLK_SWITCH_CNTL", REG_MMIO, 0x4a07, NULL, 0, 0, 0 },
	{ "mmDIG_DISPCLK_SWITCH_STATUS", REG_MMIO, 0x4a08, &mmDIG_DISPCLK_SWITCH_STATUS[0], sizeof(mmDIG_DISPCLK_SWITCH_STATUS)/sizeof(mmDIG_DISPCLK_SWITCH_STATUS[0]), 0, 0 },
	{ "mmDIG0_DIG_DISPCLK_SWITCH_STATUS", REG_MMIO, 0x4a08, NULL, 0, 0, 0 },
	{ "mmHDMI_CONTROL", REG_MMIO, 0x4a09, &mmHDMI_CONTROL[0], sizeof(mmHDMI_CONTROL)/sizeof(mmHDMI_CONTROL[0]), 0, 0 },
	{ "mmDIG0_HDMI_CONTROL", REG_MMIO, 0x4a09, NULL, 0, 0, 0 },
	{ "mmHDMI_STATUS", REG_MMIO, 0x4a0a, &mmHDMI_STATUS[0], sizeof(mmHDMI_STATUS)/sizeof(mmHDMI_STATUS[0]), 0, 0 },
	{ "mmDIG0_HDMI_STATUS", REG_MMIO, 0x4a0a, NULL, 0, 0, 0 },
	{ "mmHDMI_AUDIO_PACKET_CONTROL", REG_MMIO, 0x4a0b, &mmHDMI_AUDIO_PACKET_CONTROL[0], sizeof(mmHDMI_AUDIO_PACKET_CONTROL)/sizeof(mmHDMI_AUDIO_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG0_HDMI_AUDIO_PACKET_CONTROL", REG_MMIO, 0x4a0b, NULL, 0, 0, 0 },
	{ "mmHDMI_ACR_PACKET_CONTROL", REG_MMIO, 0x4a0c, &mmHDMI_ACR_PACKET_CONTROL[0], sizeof(mmHDMI_ACR_PACKET_CONTROL)/sizeof(mmHDMI_ACR_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG0_HDMI_ACR_PACKET_CONTROL", REG_MMIO, 0x4a0c, NULL, 0, 0, 0 },
	{ "mmHDMI_VBI_PACKET_CONTROL", REG_MMIO, 0x4a0d, &mmHDMI_VBI_PACKET_CONTROL[0], sizeof(mmHDMI_VBI_PACKET_CONTROL)/sizeof(mmHDMI_VBI_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG0_HDMI_VBI_PACKET_CONTROL", REG_MMIO, 0x4a0d, NULL, 0, 0, 0 },
	{ "mmHDMI_INFOFRAME_CONTROL0", REG_MMIO, 0x4a0e, &mmHDMI_INFOFRAME_CONTROL0[0], sizeof(mmHDMI_INFOFRAME_CONTROL0)/sizeof(mmHDMI_INFOFRAME_CONTROL0[0]), 0, 0 },
	{ "mmDIG0_HDMI_INFOFRAME_CONTROL0", REG_MMIO, 0x4a0e, NULL, 0, 0, 0 },
	{ "mmHDMI_INFOFRAME_CONTROL1", REG_MMIO, 0x4a0f, &mmHDMI_INFOFRAME_CONTROL1[0], sizeof(mmHDMI_INFOFRAME_CONTROL1)/sizeof(mmHDMI_INFOFRAME_CONTROL1[0]), 0, 0 },
	{ "mmDIG0_HDMI_INFOFRAME_CONTROL1", REG_MMIO, 0x4a0f, NULL, 0, 0, 0 },
	{ "mmHDMI_GENERIC_PACKET_CONTROL0", REG_MMIO, 0x4a10, &mmHDMI_GENERIC_PACKET_CONTROL0[0], sizeof(mmHDMI_GENERIC_PACKET_CONTROL0)/sizeof(mmHDMI_GENERIC_PACKET_CONTROL0[0]), 0, 0 },
	{ "mmDIG0_HDMI_GENERIC_PACKET_CONTROL0", REG_MMIO, 0x4a10, NULL, 0, 0, 0 },
	{ "mmAFMT_INTERRUPT_STATUS", REG_MMIO, 0x4a11, NULL, 0, 0, 0 },
	{ "mmDIG0_AFMT_INTERRUPT_STATUS", REG_MMIO, 0x4a11, NULL, 0, 0, 0 },
	{ "mmHDMI_GC", REG_MMIO, 0x4a13, &mmHDMI_GC[0], sizeof(mmHDMI_GC)/sizeof(mmHDMI_GC[0]), 0, 0 },
	{ "mmDIG0_HDMI_GC", REG_MMIO, 0x4a13, NULL, 0, 0, 0 },
	{ "mmAFMT_AUDIO_PACKET_CONTROL2", REG_MMIO, 0x4a14, &mmAFMT_AUDIO_PACKET_CONTROL2[0], sizeof(mmAFMT_AUDIO_PACKET_CONTROL2)/sizeof(mmAFMT_AUDIO_PACKET_CONTROL2[0]), 0, 0 },
	{ "mmDIG0_AFMT_AUDIO_PACKET_CONTROL2", REG_MMIO, 0x4a14, NULL, 0, 0, 0 },
	{ "mmAFMT_ISRC1_0", REG_MMIO, 0x4a15, &mmAFMT_ISRC1_0[0], sizeof(mmAFMT_ISRC1_0)/sizeof(mmAFMT_ISRC1_0[0]), 0, 0 },
	{ "mmDIG0_AFMT_ISRC1_0", REG_MMIO, 0x4a15, NULL, 0, 0, 0 },
	{ "mmAFMT_ISRC1_1", REG_MMIO, 0x4a16, &mmAFMT_ISRC1_1[0], sizeof(mmAFMT_ISRC1_1)/sizeof(mmAFMT_ISRC1_1[0]), 0, 0 },
	{ "mmDIG0_AFMT_ISRC1_1", REG_MMIO, 0x4a16, NULL, 0, 0, 0 },
	{ "mmAFMT_ISRC1_2", REG_MMIO, 0x4a17, &mmAFMT_ISRC1_2[0], sizeof(mmAFMT_ISRC1_2)/sizeof(mmAFMT_ISRC1_2[0]), 0, 0 },
	{ "mmDIG0_AFMT_ISRC1_2", REG_MMIO, 0x4a17, NULL, 0, 0, 0 },
	{ "mmAFMT_ISRC1_3", REG_MMIO, 0x4a18, &mmAFMT_ISRC1_3[0], sizeof(mmAFMT_ISRC1_3)/sizeof(mmAFMT_ISRC1_3[0]), 0, 0 },
	{ "mmDIG0_AFMT_ISRC1_3", REG_MMIO, 0x4a18, NULL, 0, 0, 0 },
	{ "mmAFMT_ISRC1_4", REG_MMIO, 0x4a19, &mmAFMT_ISRC1_4[0], sizeof(mmAFMT_ISRC1_4)/sizeof(mmAFMT_ISRC1_4[0]), 0, 0 },
	{ "mmDIG0_AFMT_ISRC1_4", REG_MMIO, 0x4a19, NULL, 0, 0, 0 },
	{ "mmAFMT_ISRC2_0", REG_MMIO, 0x4a1a, &mmAFMT_ISRC2_0[0], sizeof(mmAFMT_ISRC2_0)/sizeof(mmAFMT_ISRC2_0[0]), 0, 0 },
	{ "mmDIG0_AFMT_ISRC2_0", REG_MMIO, 0x4a1a, NULL, 0, 0, 0 },
	{ "mmAFMT_ISRC2_1", REG_MMIO, 0x4a1b, &mmAFMT_ISRC2_1[0], sizeof(mmAFMT_ISRC2_1)/sizeof(mmAFMT_ISRC2_1[0]), 0, 0 },
	{ "mmDIG0_AFMT_ISRC2_1", REG_MMIO, 0x4a1b, NULL, 0, 0, 0 },
	{ "mmAFMT_ISRC2_2", REG_MMIO, 0x4a1c, &mmAFMT_ISRC2_2[0], sizeof(mmAFMT_ISRC2_2)/sizeof(mmAFMT_ISRC2_2[0]), 0, 0 },
	{ "mmDIG0_AFMT_ISRC2_2", REG_MMIO, 0x4a1c, NULL, 0, 0, 0 },
	{ "mmAFMT_ISRC2_3", REG_MMIO, 0x4a1d, &mmAFMT_ISRC2_3[0], sizeof(mmAFMT_ISRC2_3)/sizeof(mmAFMT_ISRC2_3[0]), 0, 0 },
	{ "mmDIG0_AFMT_ISRC2_3", REG_MMIO, 0x4a1d, NULL, 0, 0, 0 },
	{ "mmAFMT_AVI_INFO0", REG_MMIO, 0x4a1e, &mmAFMT_AVI_INFO0[0], sizeof(mmAFMT_AVI_INFO0)/sizeof(mmAFMT_AVI_INFO0[0]), 0, 0 },
	{ "mmDIG0_AFMT_AVI_INFO0", REG_MMIO, 0x4a1e, NULL, 0, 0, 0 },
	{ "mmAFMT_AVI_INFO1", REG_MMIO, 0x4a1f, &mmAFMT_AVI_INFO1[0], sizeof(mmAFMT_AVI_INFO1)/sizeof(mmAFMT_AVI_INFO1[0]), 0, 0 },
	{ "mmDIG0_AFMT_AVI_INFO1", REG_MMIO, 0x4a1f, NULL, 0, 0, 0 },
	{ "mmAFMT_AVI_INFO2", REG_MMIO, 0x4a20, &mmAFMT_AVI_INFO2[0], sizeof(mmAFMT_AVI_INFO2)/sizeof(mmAFMT_AVI_INFO2[0]), 0, 0 },
	{ "mmDIG0_AFMT_AVI_INFO2", REG_MMIO, 0x4a20, NULL, 0, 0, 0 },
	{ "mmAFMT_AVI_INFO3", REG_MMIO, 0x4a21, &mmAFMT_AVI_INFO3[0], sizeof(mmAFMT_AVI_INFO3)/sizeof(mmAFMT_AVI_INFO3[0]), 0, 0 },
	{ "mmDIG0_AFMT_AVI_INFO3", REG_MMIO, 0x4a21, NULL, 0, 0, 0 },
	{ "mmAFMT_MPEG_INFO0", REG_MMIO, 0x4a22, &mmAFMT_MPEG_INFO0[0], sizeof(mmAFMT_MPEG_INFO0)/sizeof(mmAFMT_MPEG_INFO0[0]), 0, 0 },
	{ "mmDIG0_AFMT_MPEG_INFO0", REG_MMIO, 0x4a22, NULL, 0, 0, 0 },
	{ "mmAFMT_MPEG_INFO1", REG_MMIO, 0x4a23, &mmAFMT_MPEG_INFO1[0], sizeof(mmAFMT_MPEG_INFO1)/sizeof(mmAFMT_MPEG_INFO1[0]), 0, 0 },
	{ "mmDIG0_AFMT_MPEG_INFO1", REG_MMIO, 0x4a23, NULL, 0, 0, 0 },
	{ "mmAFMT_GENERIC_HDR", REG_MMIO, 0x4a24, &mmAFMT_GENERIC_HDR[0], sizeof(mmAFMT_GENERIC_HDR)/sizeof(mmAFMT_GENERIC_HDR[0]), 0, 0 },
	{ "mmDIG0_AFMT_GENERIC_HDR", REG_MMIO, 0x4a24, NULL, 0, 0, 0 },
	{ "mmAFMT_GENERIC_0", REG_MMIO, 0x4a25, &mmAFMT_GENERIC_0[0], sizeof(mmAFMT_GENERIC_0)/sizeof(mmAFMT_GENERIC_0[0]), 0, 0 },
	{ "mmDIG0_AFMT_GENERIC_0", REG_MMIO, 0x4a25, NULL, 0, 0, 0 },
	{ "mmAFMT_GENERIC_1", REG_MMIO, 0x4a26, &mmAFMT_GENERIC_1[0], sizeof(mmAFMT_GENERIC_1)/sizeof(mmAFMT_GENERIC_1[0]), 0, 0 },
	{ "mmDIG0_AFMT_GENERIC_1", REG_MMIO, 0x4a26, NULL, 0, 0, 0 },
	{ "mmAFMT_GENERIC_2", REG_MMIO, 0x4a27, &mmAFMT_GENERIC_2[0], sizeof(mmAFMT_GENERIC_2)/sizeof(mmAFMT_GENERIC_2[0]), 0, 0 },
	{ "mmDIG0_AFMT_GENERIC_2", REG_MMIO, 0x4a27, NULL, 0, 0, 0 },
	{ "mmAFMT_GENERIC_3", REG_MMIO, 0x4a28, &mmAFMT_GENERIC_3[0], sizeof(mmAFMT_GENERIC_3)/sizeof(mmAFMT_GENERIC_3[0]), 0, 0 },
	{ "mmDIG0_AFMT_GENERIC_3", REG_MMIO, 0x4a28, NULL, 0, 0, 0 },
	{ "mmAFMT_GENERIC_4", REG_MMIO, 0x4a29, &mmAFMT_GENERIC_4[0], sizeof(mmAFMT_GENERIC_4)/sizeof(mmAFMT_GENERIC_4[0]), 0, 0 },
	{ "mmDIG0_AFMT_GENERIC_4", REG_MMIO, 0x4a29, NULL, 0, 0, 0 },
	{ "mmAFMT_GENERIC_5", REG_MMIO, 0x4a2a, &mmAFMT_GENERIC_5[0], sizeof(mmAFMT_GENERIC_5)/sizeof(mmAFMT_GENERIC_5[0]), 0, 0 },
	{ "mmDIG0_AFMT_GENERIC_5", REG_MMIO, 0x4a2a, NULL, 0, 0, 0 },
	{ "mmAFMT_GENERIC_6", REG_MMIO, 0x4a2b, &mmAFMT_GENERIC_6[0], sizeof(mmAFMT_GENERIC_6)/sizeof(mmAFMT_GENERIC_6[0]), 0, 0 },
	{ "mmDIG0_AFMT_GENERIC_6", REG_MMIO, 0x4a2b, NULL, 0, 0, 0 },
	{ "mmAFMT_GENERIC_7", REG_MMIO, 0x4a2c, &mmAFMT_GENERIC_7[0], sizeof(mmAFMT_GENERIC_7)/sizeof(mmAFMT_GENERIC_7[0]), 0, 0 },
	{ "mmDIG0_AFMT_GENERIC_7", REG_MMIO, 0x4a2c, NULL, 0, 0, 0 },
	{ "mmHDMI_GENERIC_PACKET_CONTROL1", REG_MMIO, 0x4a2d, &mmHDMI_GENERIC_PACKET_CONTROL1[0], sizeof(mmHDMI_GENERIC_PACKET_CONTROL1)/sizeof(mmHDMI_GENERIC_PACKET_CONTROL1[0]), 0, 0 },
	{ "mmDIG0_HDMI_GENERIC_PACKET_CONTROL1", REG_MMIO, 0x4a2d, NULL, 0, 0, 0 },
	{ "mmHDMI_ACR_32_0", REG_MMIO, 0x4a2e, &mmHDMI_ACR_32_0[0], sizeof(mmHDMI_ACR_32_0)/sizeof(mmHDMI_ACR_32_0[0]), 0, 0 },
	{ "mmDIG0_HDMI_ACR_32_0", REG_MMIO, 0x4a2e, NULL, 0, 0, 0 },
	{ "mmHDMI_ACR_32_1", REG_MMIO, 0x4a2f, &mmHDMI_ACR_32_1[0], sizeof(mmHDMI_ACR_32_1)/sizeof(mmHDMI_ACR_32_1[0]), 0, 0 },
	{ "mmDIG0_HDMI_ACR_32_1", REG_MMIO, 0x4a2f, NULL, 0, 0, 0 },
	{ "mmHDMI_ACR_44_0", REG_MMIO, 0x4a30, &mmHDMI_ACR_44_0[0], sizeof(mmHDMI_ACR_44_0)/sizeof(mmHDMI_ACR_44_0[0]), 0, 0 },
	{ "mmDIG0_HDMI_ACR_44_0", REG_MMIO, 0x4a30, NULL, 0, 0, 0 },
	{ "mmHDMI_ACR_44_1", REG_MMIO, 0x4a31, &mmHDMI_ACR_44_1[0], sizeof(mmHDMI_ACR_44_1)/sizeof(mmHDMI_ACR_44_1[0]), 0, 0 },
	{ "mmDIG0_HDMI_ACR_44_1", REG_MMIO, 0x4a31, NULL, 0, 0, 0 },
	{ "mmHDMI_ACR_48_0", REG_MMIO, 0x4a32, &mmHDMI_ACR_48_0[0], sizeof(mmHDMI_ACR_48_0)/sizeof(mmHDMI_ACR_48_0[0]), 0, 0 },
	{ "mmDIG0_HDMI_ACR_48_0", REG_MMIO, 0x4a32, NULL, 0, 0, 0 },
	{ "mmHDMI_ACR_48_1", REG_MMIO, 0x4a33, &mmHDMI_ACR_48_1[0], sizeof(mmHDMI_ACR_48_1)/sizeof(mmHDMI_ACR_48_1[0]), 0, 0 },
	{ "mmDIG0_HDMI_ACR_48_1", REG_MMIO, 0x4a33, NULL, 0, 0, 0 },
	{ "mmHDMI_ACR_STATUS_0", REG_MMIO, 0x4a34, &mmHDMI_ACR_STATUS_0[0], sizeof(mmHDMI_ACR_STATUS_0)/sizeof(mmHDMI_ACR_STATUS_0[0]), 0, 0 },
	{ "mmDIG0_HDMI_ACR_STATUS_0", REG_MMIO, 0x4a34, NULL, 0, 0, 0 },
	{ "mmHDMI_ACR_STATUS_1", REG_MMIO, 0x4a35, &mmHDMI_ACR_STATUS_1[0], sizeof(mmHDMI_ACR_STATUS_1)/sizeof(mmHDMI_ACR_STATUS_1[0]), 0, 0 },
	{ "mmDIG0_HDMI_ACR_STATUS_1", REG_MMIO, 0x4a35, NULL, 0, 0, 0 },
	{ "mmAFMT_AUDIO_INFO0", REG_MMIO, 0x4a36, &mmAFMT_AUDIO_INFO0[0], sizeof(mmAFMT_AUDIO_INFO0)/sizeof(mmAFMT_AUDIO_INFO0[0]), 0, 0 },
	{ "mmDIG0_AFMT_AUDIO_INFO0", REG_MMIO, 0x4a36, NULL, 0, 0, 0 },
	{ "mmAFMT_AUDIO_INFO1", REG_MMIO, 0x4a37, &mmAFMT_AUDIO_INFO1[0], sizeof(mmAFMT_AUDIO_INFO1)/sizeof(mmAFMT_AUDIO_INFO1[0]), 0, 0 },
	{ "mmDIG0_AFMT_AUDIO_INFO1", REG_MMIO, 0x4a37, NULL, 0, 0, 0 },
	{ "mmAFMT_60958_0", REG_MMIO, 0x4a38, &mmAFMT_60958_0[0], sizeof(mmAFMT_60958_0)/sizeof(mmAFMT_60958_0[0]), 0, 0 },
	{ "mmDIG0_AFMT_60958_0", REG_MMIO, 0x4a38, NULL, 0, 0, 0 },
	{ "mmAFMT_60958_1", REG_MMIO, 0x4a39, &mmAFMT_60958_1[0], sizeof(mmAFMT_60958_1)/sizeof(mmAFMT_60958_1[0]), 0, 0 },
	{ "mmDIG0_AFMT_60958_1", REG_MMIO, 0x4a39, NULL, 0, 0, 0 },
	{ "mmAFMT_AUDIO_CRC_CONTROL", REG_MMIO, 0x4a3a, &mmAFMT_AUDIO_CRC_CONTROL[0], sizeof(mmAFMT_AUDIO_CRC_CONTROL)/sizeof(mmAFMT_AUDIO_CRC_CONTROL[0]), 0, 0 },
	{ "mmDIG0_AFMT_AUDIO_CRC_CONTROL", REG_MMIO, 0x4a3a, NULL, 0, 0, 0 },
	{ "mmAFMT_RAMP_CONTROL0", REG_MMIO, 0x4a3b, &mmAFMT_RAMP_CONTROL0[0], sizeof(mmAFMT_RAMP_CONTROL0)/sizeof(mmAFMT_RAMP_CONTROL0[0]), 0, 0 },
	{ "mmDIG0_AFMT_RAMP_CONTROL0", REG_MMIO, 0x4a3b, NULL, 0, 0, 0 },
	{ "mmAFMT_RAMP_CONTROL1", REG_MMIO, 0x4a3c, &mmAFMT_RAMP_CONTROL1[0], sizeof(mmAFMT_RAMP_CONTROL1)/sizeof(mmAFMT_RAMP_CONTROL1[0]), 0, 0 },
	{ "mmDIG0_AFMT_RAMP_CONTROL1", REG_MMIO, 0x4a3c, NULL, 0, 0, 0 },
	{ "mmAFMT_RAMP_CONTROL2", REG_MMIO, 0x4a3d, &mmAFMT_RAMP_CONTROL2[0], sizeof(mmAFMT_RAMP_CONTROL2)/sizeof(mmAFMT_RAMP_CONTROL2[0]), 0, 0 },
	{ "mmDIG0_AFMT_RAMP_CONTROL2", REG_MMIO, 0x4a3d, NULL, 0, 0, 0 },
	{ "mmAFMT_RAMP_CONTROL3", REG_MMIO, 0x4a3e, &mmAFMT_RAMP_CONTROL3[0], sizeof(mmAFMT_RAMP_CONTROL3)/sizeof(mmAFMT_RAMP_CONTROL3[0]), 0, 0 },
	{ "mmDIG0_AFMT_RAMP_CONTROL3", REG_MMIO, 0x4a3e, NULL, 0, 0, 0 },
	{ "mmAFMT_60958_2", REG_MMIO, 0x4a3f, &mmAFMT_60958_2[0], sizeof(mmAFMT_60958_2)/sizeof(mmAFMT_60958_2[0]), 0, 0 },
	{ "mmDIG0_AFMT_60958_2", REG_MMIO, 0x4a3f, NULL, 0, 0, 0 },
	{ "mmAFMT_AUDIO_CRC_RESULT", REG_MMIO, 0x4a40, &mmAFMT_AUDIO_CRC_RESULT[0], sizeof(mmAFMT_AUDIO_CRC_RESULT)/sizeof(mmAFMT_AUDIO_CRC_RESULT[0]), 0, 0 },
	{ "mmDIG0_AFMT_AUDIO_CRC_RESULT", REG_MMIO, 0x4a40, NULL, 0, 0, 0 },
	{ "mmAFMT_STATUS", REG_MMIO, 0x4a41, &mmAFMT_STATUS[0], sizeof(mmAFMT_STATUS)/sizeof(mmAFMT_STATUS[0]), 0, 0 },
	{ "mmDIG0_AFMT_STATUS", REG_MMIO, 0x4a41, NULL, 0, 0, 0 },
	{ "mmAFMT_AUDIO_PACKET_CONTROL", REG_MMIO, 0x4a42, &mmAFMT_AUDIO_PACKET_CONTROL[0], sizeof(mmAFMT_AUDIO_PACKET_CONTROL)/sizeof(mmAFMT_AUDIO_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG0_AFMT_AUDIO_PACKET_CONTROL", REG_MMIO, 0x4a42, NULL, 0, 0, 0 },
	{ "mmAFMT_VBI_PACKET_CONTROL", REG_MMIO, 0x4a43, &mmAFMT_VBI_PACKET_CONTROL[0], sizeof(mmAFMT_VBI_PACKET_CONTROL)/sizeof(mmAFMT_VBI_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG0_AFMT_VBI_PACKET_CONTROL", REG_MMIO, 0x4a43, NULL, 0, 0, 0 },
	{ "mmAFMT_INFOFRAME_CONTROL0", REG_MMIO, 0x4a44, &mmAFMT_INFOFRAME_CONTROL0[0], sizeof(mmAFMT_INFOFRAME_CONTROL0)/sizeof(mmAFMT_INFOFRAME_CONTROL0[0]), 0, 0 },
	{ "mmDIG0_AFMT_INFOFRAME_CONTROL0", REG_MMIO, 0x4a44, NULL, 0, 0, 0 },
	{ "mmAFMT_AUDIO_SRC_CONTROL", REG_MMIO, 0x4a45, &mmAFMT_AUDIO_SRC_CONTROL[0], sizeof(mmAFMT_AUDIO_SRC_CONTROL)/sizeof(mmAFMT_AUDIO_SRC_CONTROL[0]), 0, 0 },
	{ "mmDIG0_AFMT_AUDIO_SRC_CONTROL", REG_MMIO, 0x4a45, NULL, 0, 0, 0 },
	{ "mmAFMT_AUDIO_DBG_DTO_CNTL", REG_MMIO, 0x4a46, &mmAFMT_AUDIO_DBG_DTO_CNTL[0], sizeof(mmAFMT_AUDIO_DBG_DTO_CNTL)/sizeof(mmAFMT_AUDIO_DBG_DTO_CNTL[0]), 0, 0 },
	{ "mmDIG0_AFMT_AUDIO_DBG_DTO_CNTL", REG_MMIO, 0x4a46, NULL, 0, 0, 0 },
	{ "mmDIG_BE_CNTL", REG_MMIO, 0x4a47, &mmDIG_BE_CNTL[0], sizeof(mmDIG_BE_CNTL)/sizeof(mmDIG_BE_CNTL[0]), 0, 0 },
	{ "mmDIG0_DIG_BE_CNTL", REG_MMIO, 0x4a47, NULL, 0, 0, 0 },
	{ "mmDIG_BE_EN_CNTL", REG_MMIO, 0x4a48, &mmDIG_BE_EN_CNTL[0], sizeof(mmDIG_BE_EN_CNTL)/sizeof(mmDIG_BE_EN_CNTL[0]), 0, 0 },
	{ "mmDIG0_DIG_BE_EN_CNTL", REG_MMIO, 0x4a48, NULL, 0, 0, 0 },
	{ "mmTMDS_CNTL", REG_MMIO, 0x4a6b, &mmTMDS_CNTL[0], sizeof(mmTMDS_CNTL)/sizeof(mmTMDS_CNTL[0]), 0, 0 },
	{ "mmDIG0_TMDS_CNTL", REG_MMIO, 0x4a6b, NULL, 0, 0, 0 },
	{ "mmTMDS_CONTROL_CHAR", REG_MMIO, 0x4a6c, &mmTMDS_CONTROL_CHAR[0], sizeof(mmTMDS_CONTROL_CHAR)/sizeof(mmTMDS_CONTROL_CHAR[0]), 0, 0 },
	{ "mmDIG0_TMDS_CONTROL_CHAR", REG_MMIO, 0x4a6c, NULL, 0, 0, 0 },
	{ "mmTMDS_CONTROL0_FEEDBACK", REG_MMIO, 0x4a6d, &mmTMDS_CONTROL0_FEEDBACK[0], sizeof(mmTMDS_CONTROL0_FEEDBACK)/sizeof(mmTMDS_CONTROL0_FEEDBACK[0]), 0, 0 },
	{ "mmDIG0_TMDS_CONTROL0_FEEDBACK", REG_MMIO, 0x4a6d, NULL, 0, 0, 0 },
	{ "mmTMDS_STEREOSYNC_CTL_SEL", REG_MMIO, 0x4a6e, &mmTMDS_STEREOSYNC_CTL_SEL[0], sizeof(mmTMDS_STEREOSYNC_CTL_SEL)/sizeof(mmTMDS_STEREOSYNC_CTL_SEL[0]), 0, 0 },
	{ "mmDIG0_TMDS_STEREOSYNC_CTL_SEL", REG_MMIO, 0x4a6e, NULL, 0, 0, 0 },
	{ "mmTMDS_SYNC_CHAR_PATTERN_0_1", REG_MMIO, 0x4a6f, &mmTMDS_SYNC_CHAR_PATTERN_0_1[0], sizeof(mmTMDS_SYNC_CHAR_PATTERN_0_1)/sizeof(mmTMDS_SYNC_CHAR_PATTERN_0_1[0]), 0, 0 },
	{ "mmDIG0_TMDS_SYNC_CHAR_PATTERN_0_1", REG_MMIO, 0x4a6f, NULL, 0, 0, 0 },
	{ "mmTMDS_SYNC_CHAR_PATTERN_2_3", REG_MMIO, 0x4a70, &mmTMDS_SYNC_CHAR_PATTERN_2_3[0], sizeof(mmTMDS_SYNC_CHAR_PATTERN_2_3)/sizeof(mmTMDS_SYNC_CHAR_PATTERN_2_3[0]), 0, 0 },
	{ "mmDIG0_TMDS_SYNC_CHAR_PATTERN_2_3", REG_MMIO, 0x4a70, NULL, 0, 0, 0 },
	{ "mmTMDS_DEBUG", REG_MMIO, 0x4a71, &mmTMDS_DEBUG[0], sizeof(mmTMDS_DEBUG)/sizeof(mmTMDS_DEBUG[0]), 0, 0 },
	{ "mmDIG0_TMDS_DEBUG", REG_MMIO, 0x4a71, NULL, 0, 0, 0 },
	{ "mmTMDS_CTL_BITS", REG_MMIO, 0x4a72, &mmTMDS_CTL_BITS[0], sizeof(mmTMDS_CTL_BITS)/sizeof(mmTMDS_CTL_BITS[0]), 0, 0 },
	{ "mmDIG0_TMDS_CTL_BITS", REG_MMIO, 0x4a72, NULL, 0, 0, 0 },
	{ "mmTMDS_DCBALANCER_CONTROL", REG_MMIO, 0x4a73, &mmTMDS_DCBALANCER_CONTROL[0], sizeof(mmTMDS_DCBALANCER_CONTROL)/sizeof(mmTMDS_DCBALANCER_CONTROL[0]), 0, 0 },
	{ "mmDIG0_TMDS_DCBALANCER_CONTROL", REG_MMIO, 0x4a73, NULL, 0, 0, 0 },
	{ "mmTMDS_CTL0_1_GEN_CNTL", REG_MMIO, 0x4a75, &mmTMDS_CTL0_1_GEN_CNTL[0], sizeof(mmTMDS_CTL0_1_GEN_CNTL)/sizeof(mmTMDS_CTL0_1_GEN_CNTL[0]), 0, 0 },
	{ "mmDIG0_TMDS_CTL0_1_GEN_CNTL", REG_MMIO, 0x4a75, NULL, 0, 0, 0 },
	{ "mmTMDS_CTL2_3_GEN_CNTL", REG_MMIO, 0x4a76, &mmTMDS_CTL2_3_GEN_CNTL[0], sizeof(mmTMDS_CTL2_3_GEN_CNTL)/sizeof(mmTMDS_CTL2_3_GEN_CNTL[0]), 0, 0 },
	{ "mmDIG0_TMDS_CTL2_3_GEN_CNTL", REG_MMIO, 0x4a76, NULL, 0, 0, 0 },
	{ "mmDIG_VERSION", REG_MMIO, 0x4a78, &mmDIG_VERSION[0], sizeof(mmDIG_VERSION)/sizeof(mmDIG_VERSION[0]), 0, 0 },
	{ "mmDIG0_DIG_VERSION", REG_MMIO, 0x4a78, NULL, 0, 0, 0 },
	{ "mmDIG_LANE_ENABLE", REG_MMIO, 0x4a79, &mmDIG_LANE_ENABLE[0], sizeof(mmDIG_LANE_ENABLE)/sizeof(mmDIG_LANE_ENABLE[0]), 0, 0 },
	{ "mmDIG0_DIG_LANE_ENABLE", REG_MMIO, 0x4a79, NULL, 0, 0, 0 },
	{ "mmDIG_TEST_DEBUG_INDEX", REG_MMIO, 0x4a7a, &mmDIG_TEST_DEBUG_INDEX[0], sizeof(mmDIG_TEST_DEBUG_INDEX)/sizeof(mmDIG_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmDIG0_DIG_TEST_DEBUG_INDEX", REG_MMIO, 0x4a7a, NULL, 0, 0, 0 },
	{ "mmDIG_TEST_DEBUG_DATA", REG_MMIO, 0x4a7b, &mmDIG_TEST_DEBUG_DATA[0], sizeof(mmDIG_TEST_DEBUG_DATA)/sizeof(mmDIG_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmDIG0_DIG_TEST_DEBUG_DATA", REG_MMIO, 0x4a7b, NULL, 0, 0, 0 },
	{ "mmDIG_FE_TEST_DEBUG_INDEX", REG_MMIO, 0x4a7c, &mmDIG_FE_TEST_DEBUG_INDEX[0], sizeof(mmDIG_FE_TEST_DEBUG_INDEX)/sizeof(mmDIG_FE_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmDIG0_DIG_FE_TEST_DEBUG_INDEX", REG_MMIO, 0x4a7c, NULL, 0, 0, 0 },
	{ "mmDIG_FE_TEST_DEBUG_DATA", REG_MMIO, 0x4a7d, &mmDIG_FE_TEST_DEBUG_DATA[0], sizeof(mmDIG_FE_TEST_DEBUG_DATA)/sizeof(mmDIG_FE_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmDIG0_DIG_FE_TEST_DEBUG_DATA", REG_MMIO, 0x4a7d, NULL, 0, 0, 0 },
	{ "mmAFMT_CNTL", REG_MMIO, 0x4a7e, &mmAFMT_CNTL[0], sizeof(mmAFMT_CNTL)/sizeof(mmAFMT_CNTL[0]), 0, 0 },
	{ "mmDIG0_AFMT_CNTL", REG_MMIO, 0x4a7e, NULL, 0, 0, 0 },
	{ "mmDP_LINK_CNTL", REG_MMIO, 0x4aa0, &mmDP_LINK_CNTL[0], sizeof(mmDP_LINK_CNTL)/sizeof(mmDP_LINK_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_LINK_CNTL", REG_MMIO, 0x4aa0, NULL, 0, 0, 0 },
	{ "mmDP_PIXEL_FORMAT", REG_MMIO, 0x4aa1, &mmDP_PIXEL_FORMAT[0], sizeof(mmDP_PIXEL_FORMAT)/sizeof(mmDP_PIXEL_FORMAT[0]), 0, 0 },
	{ "mmDP0_DP_PIXEL_FORMAT", REG_MMIO, 0x4aa1, NULL, 0, 0, 0 },
	{ "mmDP_MSA_COLORIMETRY", REG_MMIO, 0x4aa2, &mmDP_MSA_COLORIMETRY[0], sizeof(mmDP_MSA_COLORIMETRY)/sizeof(mmDP_MSA_COLORIMETRY[0]), 0, 0 },
	{ "mmDP0_DP_MSA_COLORIMETRY", REG_MMIO, 0x4aa2, NULL, 0, 0, 0 },
	{ "mmDP_CONFIG", REG_MMIO, 0x4aa3, &mmDP_CONFIG[0], sizeof(mmDP_CONFIG)/sizeof(mmDP_CONFIG[0]), 0, 0 },
	{ "mmDP0_DP_CONFIG", REG_MMIO, 0x4aa3, NULL, 0, 0, 0 },
	{ "mmDP_VID_STREAM_CNTL", REG_MMIO, 0x4aa4, &mmDP_VID_STREAM_CNTL[0], sizeof(mmDP_VID_STREAM_CNTL)/sizeof(mmDP_VID_STREAM_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_VID_STREAM_CNTL", REG_MMIO, 0x4aa4, NULL, 0, 0, 0 },
	{ "mmDP_STEER_FIFO", REG_MMIO, 0x4aa5, &mmDP_STEER_FIFO[0], sizeof(mmDP_STEER_FIFO)/sizeof(mmDP_STEER_FIFO[0]), 0, 0 },
	{ "mmDP0_DP_STEER_FIFO", REG_MMIO, 0x4aa5, NULL, 0, 0, 0 },
	{ "mmDP_MSA_MISC", REG_MMIO, 0x4aa6, &mmDP_MSA_MISC[0], sizeof(mmDP_MSA_MISC)/sizeof(mmDP_MSA_MISC[0]), 0, 0 },
	{ "mmDP0_DP_MSA_MISC", REG_MMIO, 0x4aa6, NULL, 0, 0, 0 },
	{ "mmDP_VID_TIMING", REG_MMIO, 0x4aa8, &mmDP_VID_TIMING[0], sizeof(mmDP_VID_TIMING)/sizeof(mmDP_VID_TIMING[0]), 0, 0 },
	{ "mmDP0_DP_VID_TIMING", REG_MMIO, 0x4aa8, NULL, 0, 0, 0 },
	{ "mmDP_VID_N", REG_MMIO, 0x4aa9, &mmDP_VID_N[0], sizeof(mmDP_VID_N)/sizeof(mmDP_VID_N[0]), 0, 0 },
	{ "mmDP0_DP_VID_N", REG_MMIO, 0x4aa9, NULL, 0, 0, 0 },
	{ "mmDP_VID_M", REG_MMIO, 0x4aaa, &mmDP_VID_M[0], sizeof(mmDP_VID_M)/sizeof(mmDP_VID_M[0]), 0, 0 },
	{ "mmDP0_DP_VID_M", REG_MMIO, 0x4aaa, NULL, 0, 0, 0 },
	{ "mmDP_LINK_FRAMING_CNTL", REG_MMIO, 0x4aab, &mmDP_LINK_FRAMING_CNTL[0], sizeof(mmDP_LINK_FRAMING_CNTL)/sizeof(mmDP_LINK_FRAMING_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_LINK_FRAMING_CNTL", REG_MMIO, 0x4aab, NULL, 0, 0, 0 },
	{ "mmDP_HBR2_EYE_PATTERN", REG_MMIO, 0x4aac, &mmDP_HBR2_EYE_PATTERN[0], sizeof(mmDP_HBR2_EYE_PATTERN)/sizeof(mmDP_HBR2_EYE_PATTERN[0]), 0, 0 },
	{ "mmDP0_DP_HBR2_EYE_PATTERN", REG_MMIO, 0x4aac, NULL, 0, 0, 0 },
	{ "mmDP_VID_MSA_VBID", REG_MMIO, 0x4aad, &mmDP_VID_MSA_VBID[0], sizeof(mmDP_VID_MSA_VBID)/sizeof(mmDP_VID_MSA_VBID[0]), 0, 0 },
	{ "mmDP0_DP_VID_MSA_VBID", REG_MMIO, 0x4aad, NULL, 0, 0, 0 },
	{ "mmDP_VID_INTERRUPT_CNTL", REG_MMIO, 0x4aae, &mmDP_VID_INTERRUPT_CNTL[0], sizeof(mmDP_VID_INTERRUPT_CNTL)/sizeof(mmDP_VID_INTERRUPT_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_VID_INTERRUPT_CNTL", REG_MMIO, 0x4aae, NULL, 0, 0, 0 },
	{ "mmDP_DPHY_CNTL", REG_MMIO, 0x4aaf, &mmDP_DPHY_CNTL[0], sizeof(mmDP_DPHY_CNTL)/sizeof(mmDP_DPHY_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_CNTL", REG_MMIO, 0x4aaf, NULL, 0, 0, 0 },
	{ "mmDP_DPHY_TRAINING_PATTERN_SEL", REG_MMIO, 0x4ab0, &mmDP_DPHY_TRAINING_PATTERN_SEL[0], sizeof(mmDP_DPHY_TRAINING_PATTERN_SEL)/sizeof(mmDP_DPHY_TRAINING_PATTERN_SEL[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_TRAINING_PATTERN_SEL", REG_MMIO, 0x4ab0, NULL, 0, 0, 0 },
	{ "mmDP_DPHY_SYM0", REG_MMIO, 0x4ab1, &mmDP_DPHY_SYM0[0], sizeof(mmDP_DPHY_SYM0)/sizeof(mmDP_DPHY_SYM0[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_SYM0", REG_MMIO, 0x4ab1, NULL, 0, 0, 0 },
	{ "mmDP_DPHY_SYM1", REG_MMIO, 0x4ab2, &mmDP_DPHY_SYM1[0], sizeof(mmDP_DPHY_SYM1)/sizeof(mmDP_DPHY_SYM1[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_SYM1", REG_MMIO, 0x4ab2, NULL, 0, 0, 0 },
	{ "mmDP_DPHY_SYM2", REG_MMIO, 0x4ab3, &mmDP_DPHY_SYM2[0], sizeof(mmDP_DPHY_SYM2)/sizeof(mmDP_DPHY_SYM2[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_SYM2", REG_MMIO, 0x4ab3, NULL, 0, 0, 0 },
	{ "mmDP_DPHY_8B10B_CNTL", REG_MMIO, 0x4ab4, &mmDP_DPHY_8B10B_CNTL[0], sizeof(mmDP_DPHY_8B10B_CNTL)/sizeof(mmDP_DPHY_8B10B_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_8B10B_CNTL", REG_MMIO, 0x4ab4, NULL, 0, 0, 0 },
	{ "mmDP_DPHY_PRBS_CNTL", REG_MMIO, 0x4ab5, &mmDP_DPHY_PRBS_CNTL[0], sizeof(mmDP_DPHY_PRBS_CNTL)/sizeof(mmDP_DPHY_PRBS_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_PRBS_CNTL", REG_MMIO, 0x4ab5, NULL, 0, 0, 0 },
	{ "mmDP_DPHY_SCRAM_CNTL", REG_MMIO, 0x4ab6, &mmDP_DPHY_SCRAM_CNTL[0], sizeof(mmDP_DPHY_SCRAM_CNTL)/sizeof(mmDP_DPHY_SCRAM_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_SCRAM_CNTL", REG_MMIO, 0x4ab6, NULL, 0, 0, 0 },
	{ "mmDP_DPHY_CRC_EN", REG_MMIO, 0x4ab7, &mmDP_DPHY_CRC_EN[0], sizeof(mmDP_DPHY_CRC_EN)/sizeof(mmDP_DPHY_CRC_EN[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_CRC_EN", REG_MMIO, 0x4ab7, NULL, 0, 0, 0 },
	{ "mmDP_DPHY_CRC_CNTL", REG_MMIO, 0x4ab8, &mmDP_DPHY_CRC_CNTL[0], sizeof(mmDP_DPHY_CRC_CNTL)/sizeof(mmDP_DPHY_CRC_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_CRC_CNTL", REG_MMIO, 0x4ab8, NULL, 0, 0, 0 },
	{ "mmDP_DPHY_CRC_RESULT", REG_MMIO, 0x4ab9, &mmDP_DPHY_CRC_RESULT[0], sizeof(mmDP_DPHY_CRC_RESULT)/sizeof(mmDP_DPHY_CRC_RESULT[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_CRC_RESULT", REG_MMIO, 0x4ab9, NULL, 0, 0, 0 },
	{ "mmDP_DPHY_CRC_MST_CNTL", REG_MMIO, 0x4aba, &mmDP_DPHY_CRC_MST_CNTL[0], sizeof(mmDP_DPHY_CRC_MST_CNTL)/sizeof(mmDP_DPHY_CRC_MST_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_CRC_MST_CNTL", REG_MMIO, 0x4aba, NULL, 0, 0, 0 },
	{ "mmDP_DPHY_CRC_MST_STATUS", REG_MMIO, 0x4abb, &mmDP_DPHY_CRC_MST_STATUS[0], sizeof(mmDP_DPHY_CRC_MST_STATUS)/sizeof(mmDP_DPHY_CRC_MST_STATUS[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_CRC_MST_STATUS", REG_MMIO, 0x4abb, NULL, 0, 0, 0 },
	{ "mmDP_DPHY_FAST_TRAINING", REG_MMIO, 0x4abc, &mmDP_DPHY_FAST_TRAINING[0], sizeof(mmDP_DPHY_FAST_TRAINING)/sizeof(mmDP_DPHY_FAST_TRAINING[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_FAST_TRAINING", REG_MMIO, 0x4abc, NULL, 0, 0, 0 },
	{ "mmDP_DPHY_FAST_TRAINING_STATUS", REG_MMIO, 0x4abd, &mmDP_DPHY_FAST_TRAINING_STATUS[0], sizeof(mmDP_DPHY_FAST_TRAINING_STATUS)/sizeof(mmDP_DPHY_FAST_TRAINING_STATUS[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_FAST_TRAINING_STATUS", REG_MMIO, 0x4abd, NULL, 0, 0, 0 },
	{ "mmDP_MSA_V_TIMING_OVERRIDE1", REG_MMIO, 0x4abe, &mmDP_MSA_V_TIMING_OVERRIDE1[0], sizeof(mmDP_MSA_V_TIMING_OVERRIDE1)/sizeof(mmDP_MSA_V_TIMING_OVERRIDE1[0]), 0, 0 },
	{ "mmDP0_DP_MSA_V_TIMING_OVERRIDE1", REG_MMIO, 0x4abe, NULL, 0, 0, 0 },
	{ "mmDP_MSA_V_TIMING_OVERRIDE2", REG_MMIO, 0x4abf, &mmDP_MSA_V_TIMING_OVERRIDE2[0], sizeof(mmDP_MSA_V_TIMING_OVERRIDE2)/sizeof(mmDP_MSA_V_TIMING_OVERRIDE2[0]), 0, 0 },
	{ "mmDP0_DP_MSA_V_TIMING_OVERRIDE2", REG_MMIO, 0x4abf, NULL, 0, 0, 0 },
	{ "mmDP_SEC_CNTL", REG_MMIO, 0x4ac3, &mmDP_SEC_CNTL[0], sizeof(mmDP_SEC_CNTL)/sizeof(mmDP_SEC_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_SEC_CNTL", REG_MMIO, 0x4ac3, NULL, 0, 0, 0 },
	{ "mmDP_SEC_CNTL1", REG_MMIO, 0x4ac4, &mmDP_SEC_CNTL1[0], sizeof(mmDP_SEC_CNTL1)/sizeof(mmDP_SEC_CNTL1[0]), 0, 0 },
	{ "mmDP0_DP_SEC_CNTL1", REG_MMIO, 0x4ac4, NULL, 0, 0, 0 },
	{ "mmDP_SEC_FRAMING1", REG_MMIO, 0x4ac5, &mmDP_SEC_FRAMING1[0], sizeof(mmDP_SEC_FRAMING1)/sizeof(mmDP_SEC_FRAMING1[0]), 0, 0 },
	{ "mmDP0_DP_SEC_FRAMING1", REG_MMIO, 0x4ac5, NULL, 0, 0, 0 },
	{ "mmDP_SEC_FRAMING2", REG_MMIO, 0x4ac6, &mmDP_SEC_FRAMING2[0], sizeof(mmDP_SEC_FRAMING2)/sizeof(mmDP_SEC_FRAMING2[0]), 0, 0 },
	{ "mmDP0_DP_SEC_FRAMING2", REG_MMIO, 0x4ac6, NULL, 0, 0, 0 },
	{ "mmDP_SEC_FRAMING3", REG_MMIO, 0x4ac7, &mmDP_SEC_FRAMING3[0], sizeof(mmDP_SEC_FRAMING3)/sizeof(mmDP_SEC_FRAMING3[0]), 0, 0 },
	{ "mmDP0_DP_SEC_FRAMING3", REG_MMIO, 0x4ac7, NULL, 0, 0, 0 },
	{ "mmDP_SEC_FRAMING4", REG_MMIO, 0x4ac8, &mmDP_SEC_FRAMING4[0], sizeof(mmDP_SEC_FRAMING4)/sizeof(mmDP_SEC_FRAMING4[0]), 0, 0 },
	{ "mmDP0_DP_SEC_FRAMING4", REG_MMIO, 0x4ac8, NULL, 0, 0, 0 },
	{ "mmDP_SEC_AUD_N", REG_MMIO, 0x4ac9, &mmDP_SEC_AUD_N[0], sizeof(mmDP_SEC_AUD_N)/sizeof(mmDP_SEC_AUD_N[0]), 0, 0 },
	{ "mmDP0_DP_SEC_AUD_N", REG_MMIO, 0x4ac9, NULL, 0, 0, 0 },
	{ "mmDP_SEC_AUD_N_READBACK", REG_MMIO, 0x4aca, &mmDP_SEC_AUD_N_READBACK[0], sizeof(mmDP_SEC_AUD_N_READBACK)/sizeof(mmDP_SEC_AUD_N_READBACK[0]), 0, 0 },
	{ "mmDP0_DP_SEC_AUD_N_READBACK", REG_MMIO, 0x4aca, NULL, 0, 0, 0 },
	{ "mmDP_SEC_AUD_M", REG_MMIO, 0x4acb, &mmDP_SEC_AUD_M[0], sizeof(mmDP_SEC_AUD_M)/sizeof(mmDP_SEC_AUD_M[0]), 0, 0 },
	{ "mmDP0_DP_SEC_AUD_M", REG_MMIO, 0x4acb, NULL, 0, 0, 0 },
	{ "mmDP_SEC_AUD_M_READBACK", REG_MMIO, 0x4acc, &mmDP_SEC_AUD_M_READBACK[0], sizeof(mmDP_SEC_AUD_M_READBACK)/sizeof(mmDP_SEC_AUD_M_READBACK[0]), 0, 0 },
	{ "mmDP0_DP_SEC_AUD_M_READBACK", REG_MMIO, 0x4acc, NULL, 0, 0, 0 },
	{ "mmDP_SEC_TIMESTAMP", REG_MMIO, 0x4acd, &mmDP_SEC_TIMESTAMP[0], sizeof(mmDP_SEC_TIMESTAMP)/sizeof(mmDP_SEC_TIMESTAMP[0]), 0, 0 },
	{ "mmDP0_DP_SEC_TIMESTAMP", REG_MMIO, 0x4acd, NULL, 0, 0, 0 },
	{ "mmDP_SEC_PACKET_CNTL", REG_MMIO, 0x4ace, &mmDP_SEC_PACKET_CNTL[0], sizeof(mmDP_SEC_PACKET_CNTL)/sizeof(mmDP_SEC_PACKET_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_SEC_PACKET_CNTL", REG_MMIO, 0x4ace, NULL, 0, 0, 0 },
	{ "mmDP_MSE_RATE_CNTL", REG_MMIO, 0x4acf, &mmDP_MSE_RATE_CNTL[0], sizeof(mmDP_MSE_RATE_CNTL)/sizeof(mmDP_MSE_RATE_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_MSE_RATE_CNTL", REG_MMIO, 0x4acf, NULL, 0, 0, 0 },
	{ "mmDP_MSE_RATE_UPDATE", REG_MMIO, 0x4ad1, &mmDP_MSE_RATE_UPDATE[0], sizeof(mmDP_MSE_RATE_UPDATE)/sizeof(mmDP_MSE_RATE_UPDATE[0]), 0, 0 },
	{ "mmDP0_DP_MSE_RATE_UPDATE", REG_MMIO, 0x4ad1, NULL, 0, 0, 0 },
	{ "mmDP_MSE_SAT0", REG_MMIO, 0x4ad2, &mmDP_MSE_SAT0[0], sizeof(mmDP_MSE_SAT0)/sizeof(mmDP_MSE_SAT0[0]), 0, 0 },
	{ "mmDP0_DP_MSE_SAT0", REG_MMIO, 0x4ad2, NULL, 0, 0, 0 },
	{ "mmDP_MSE_SAT1", REG_MMIO, 0x4ad3, &mmDP_MSE_SAT1[0], sizeof(mmDP_MSE_SAT1)/sizeof(mmDP_MSE_SAT1[0]), 0, 0 },
	{ "mmDP0_DP_MSE_SAT1", REG_MMIO, 0x4ad3, NULL, 0, 0, 0 },
	{ "mmDP_MSE_SAT2", REG_MMIO, 0x4ad4, &mmDP_MSE_SAT2[0], sizeof(mmDP_MSE_SAT2)/sizeof(mmDP_MSE_SAT2[0]), 0, 0 },
	{ "mmDP0_DP_MSE_SAT2", REG_MMIO, 0x4ad4, NULL, 0, 0, 0 },
	{ "mmDP_MSE_SAT_UPDATE", REG_MMIO, 0x4ad5, &mmDP_MSE_SAT_UPDATE[0], sizeof(mmDP_MSE_SAT_UPDATE)/sizeof(mmDP_MSE_SAT_UPDATE[0]), 0, 0 },
	{ "mmDP0_DP_MSE_SAT_UPDATE", REG_MMIO, 0x4ad5, NULL, 0, 0, 0 },
	{ "mmDP_MSE_LINK_TIMING", REG_MMIO, 0x4ad6, &mmDP_MSE_LINK_TIMING[0], sizeof(mmDP_MSE_LINK_TIMING)/sizeof(mmDP_MSE_LINK_TIMING[0]), 0, 0 },
	{ "mmDP0_DP_MSE_LINK_TIMING", REG_MMIO, 0x4ad6, NULL, 0, 0, 0 },
	{ "mmDP_MSE_MISC_CNTL", REG_MMIO, 0x4ad7, &mmDP_MSE_MISC_CNTL[0], sizeof(mmDP_MSE_MISC_CNTL)/sizeof(mmDP_MSE_MISC_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_MSE_MISC_CNTL", REG_MMIO, 0x4ad7, NULL, 0, 0, 0 },
	{ "mmDP_TEST_DEBUG_INDEX", REG_MMIO, 0x4ad8, &mmDP_TEST_DEBUG_INDEX[0], sizeof(mmDP_TEST_DEBUG_INDEX)/sizeof(mmDP_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmDP0_DP_TEST_DEBUG_INDEX", REG_MMIO, 0x4ad8, NULL, 0, 0, 0 },
	{ "mmDP_TEST_DEBUG_DATA", REG_MMIO, 0x4ad9, &mmDP_TEST_DEBUG_DATA[0], sizeof(mmDP_TEST_DEBUG_DATA)/sizeof(mmDP_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmDP0_DP_TEST_DEBUG_DATA", REG_MMIO, 0x4ad9, NULL, 0, 0, 0 },
	{ "mmDP_FE_TEST_DEBUG_INDEX", REG_MMIO, 0x4ada, &mmDP_FE_TEST_DEBUG_INDEX[0], sizeof(mmDP_FE_TEST_DEBUG_INDEX)/sizeof(mmDP_FE_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmDP0_DP_FE_TEST_DEBUG_INDEX", REG_MMIO, 0x4ada, NULL, 0, 0, 0 },
	{ "mmDP_FE_TEST_DEBUG_DATA", REG_MMIO, 0x4adb, &mmDP_FE_TEST_DEBUG_DATA[0], sizeof(mmDP_FE_TEST_DEBUG_DATA)/sizeof(mmDP_FE_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmDP0_DP_FE_TEST_DEBUG_DATA", REG_MMIO, 0x4adb, NULL, 0, 0, 0 },
	{ "mmDP_DPHY_BS_SR_SWAP_CNTL", REG_MMIO, 0x4adc, &mmDP_DPHY_BS_SR_SWAP_CNTL[0], sizeof(mmDP_DPHY_BS_SR_SWAP_CNTL)/sizeof(mmDP_DPHY_BS_SR_SWAP_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_BS_SR_SWAP_CNTL", REG_MMIO, 0x4adc, NULL, 0, 0, 0 },
	{ "mmDP_DPHY_HBR2_PATTERN_CONTROL", REG_MMIO, 0x4add, &mmDP_DPHY_HBR2_PATTERN_CONTROL[0], sizeof(mmDP_DPHY_HBR2_PATTERN_CONTROL)/sizeof(mmDP_DPHY_HBR2_PATTERN_CONTROL[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_HBR2_PATTERN_CONTROL", REG_MMIO, 0x4add, NULL, 0, 0, 0 },
	{ "mmDIG1_DIG_FE_CNTL", REG_MMIO, 0x4b00, NULL, 0, 0, 0 },
	{ "mmDIG1_DIG_OUTPUT_CRC_CNTL", REG_MMIO, 0x4b01, NULL, 0, 0, 0 },
	{ "mmDIG1_DIG_OUTPUT_CRC_RESULT", REG_MMIO, 0x4b02, NULL, 0, 0, 0 },
	{ "mmDIG1_DIG_CLOCK_PATTERN", REG_MMIO, 0x4b03, NULL, 0, 0, 0 },
	{ "mmDIG1_DIG_TEST_PATTERN", REG_MMIO, 0x4b04, NULL, 0, 0, 0 },
	{ "mmDIG1_DIG_RANDOM_PATTERN_SEED", REG_MMIO, 0x4b05, NULL, 0, 0, 0 },
	{ "mmDIG1_DIG_FIFO_STATUS", REG_MMIO, 0x4b06, NULL, 0, 0, 0 },
	{ "mmDIG1_DIG_DISPCLK_SWITCH_CNTL", REG_MMIO, 0x4b07, NULL, 0, 0, 0 },
	{ "mmDIG1_DIG_DISPCLK_SWITCH_STATUS", REG_MMIO, 0x4b08, NULL, 0, 0, 0 },
	{ "mmDIG1_HDMI_CONTROL", REG_MMIO, 0x4b09, NULL, 0, 0, 0 },
	{ "mmDIG1_HDMI_STATUS", REG_MMIO, 0x4b0a, NULL, 0, 0, 0 },
	{ "mmDIG1_HDMI_AUDIO_PACKET_CONTROL", REG_MMIO, 0x4b0b, NULL, 0, 0, 0 },
	{ "mmDIG1_HDMI_ACR_PACKET_CONTROL", REG_MMIO, 0x4b0c, NULL, 0, 0, 0 },
	{ "mmDIG1_HDMI_VBI_PACKET_CONTROL", REG_MMIO, 0x4b0d, NULL, 0, 0, 0 },
	{ "mmDIG1_HDMI_INFOFRAME_CONTROL0", REG_MMIO, 0x4b0e, NULL, 0, 0, 0 },
	{ "mmDIG1_HDMI_INFOFRAME_CONTROL1", REG_MMIO, 0x4b0f, NULL, 0, 0, 0 },
	{ "mmDIG1_HDMI_GENERIC_PACKET_CONTROL0", REG_MMIO, 0x4b10, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_INTERRUPT_STATUS", REG_MMIO, 0x4b11, NULL, 0, 0, 0 },
	{ "mmDIG1_HDMI_GC", REG_MMIO, 0x4b13, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_AUDIO_PACKET_CONTROL2", REG_MMIO, 0x4b14, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_ISRC1_0", REG_MMIO, 0x4b15, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_ISRC1_1", REG_MMIO, 0x4b16, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_ISRC1_2", REG_MMIO, 0x4b17, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_ISRC1_3", REG_MMIO, 0x4b18, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_ISRC1_4", REG_MMIO, 0x4b19, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_ISRC2_0", REG_MMIO, 0x4b1a, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_ISRC2_1", REG_MMIO, 0x4b1b, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_ISRC2_2", REG_MMIO, 0x4b1c, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_ISRC2_3", REG_MMIO, 0x4b1d, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_AVI_INFO0", REG_MMIO, 0x4b1e, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_AVI_INFO1", REG_MMIO, 0x4b1f, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_AVI_INFO2", REG_MMIO, 0x4b20, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_AVI_INFO3", REG_MMIO, 0x4b21, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_MPEG_INFO0", REG_MMIO, 0x4b22, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_MPEG_INFO1", REG_MMIO, 0x4b23, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_GENERIC_HDR", REG_MMIO, 0x4b24, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_GENERIC_0", REG_MMIO, 0x4b25, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_GENERIC_1", REG_MMIO, 0x4b26, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_GENERIC_2", REG_MMIO, 0x4b27, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_GENERIC_3", REG_MMIO, 0x4b28, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_GENERIC_4", REG_MMIO, 0x4b29, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_GENERIC_5", REG_MMIO, 0x4b2a, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_GENERIC_6", REG_MMIO, 0x4b2b, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_GENERIC_7", REG_MMIO, 0x4b2c, NULL, 0, 0, 0 },
	{ "mmDIG1_HDMI_GENERIC_PACKET_CONTROL1", REG_MMIO, 0x4b2d, NULL, 0, 0, 0 },
	{ "mmDIG1_HDMI_ACR_32_0", REG_MMIO, 0x4b2e, NULL, 0, 0, 0 },
	{ "mmDIG1_HDMI_ACR_32_1", REG_MMIO, 0x4b2f, NULL, 0, 0, 0 },
	{ "mmDIG1_HDMI_ACR_44_0", REG_MMIO, 0x4b30, NULL, 0, 0, 0 },
	{ "mmDIG1_HDMI_ACR_44_1", REG_MMIO, 0x4b31, NULL, 0, 0, 0 },
	{ "mmDIG1_HDMI_ACR_48_0", REG_MMIO, 0x4b32, NULL, 0, 0, 0 },
	{ "mmDIG1_HDMI_ACR_48_1", REG_MMIO, 0x4b33, NULL, 0, 0, 0 },
	{ "mmDIG1_HDMI_ACR_STATUS_0", REG_MMIO, 0x4b34, NULL, 0, 0, 0 },
	{ "mmDIG1_HDMI_ACR_STATUS_1", REG_MMIO, 0x4b35, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_AUDIO_INFO0", REG_MMIO, 0x4b36, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_AUDIO_INFO1", REG_MMIO, 0x4b37, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_60958_0", REG_MMIO, 0x4b38, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_60958_1", REG_MMIO, 0x4b39, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_AUDIO_CRC_CONTROL", REG_MMIO, 0x4b3a, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_RAMP_CONTROL0", REG_MMIO, 0x4b3b, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_RAMP_CONTROL1", REG_MMIO, 0x4b3c, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_RAMP_CONTROL2", REG_MMIO, 0x4b3d, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_RAMP_CONTROL3", REG_MMIO, 0x4b3e, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_60958_2", REG_MMIO, 0x4b3f, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_AUDIO_CRC_RESULT", REG_MMIO, 0x4b40, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_STATUS", REG_MMIO, 0x4b41, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_AUDIO_PACKET_CONTROL", REG_MMIO, 0x4b42, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_VBI_PACKET_CONTROL", REG_MMIO, 0x4b43, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_INFOFRAME_CONTROL0", REG_MMIO, 0x4b44, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_AUDIO_SRC_CONTROL", REG_MMIO, 0x4b45, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_AUDIO_DBG_DTO_CNTL", REG_MMIO, 0x4b46, NULL, 0, 0, 0 },
	{ "mmDIG1_DIG_BE_CNTL", REG_MMIO, 0x4b47, NULL, 0, 0, 0 },
	{ "mmDIG1_DIG_BE_EN_CNTL", REG_MMIO, 0x4b48, NULL, 0, 0, 0 },
	{ "mmDIG1_TMDS_CNTL", REG_MMIO, 0x4b6b, NULL, 0, 0, 0 },
	{ "mmDIG1_TMDS_CONTROL_CHAR", REG_MMIO, 0x4b6c, NULL, 0, 0, 0 },
	{ "mmDIG1_TMDS_CONTROL0_FEEDBACK", REG_MMIO, 0x4b6d, NULL, 0, 0, 0 },
	{ "mmDIG1_TMDS_STEREOSYNC_CTL_SEL", REG_MMIO, 0x4b6e, NULL, 0, 0, 0 },
	{ "mmDIG1_TMDS_SYNC_CHAR_PATTERN_0_1", REG_MMIO, 0x4b6f, NULL, 0, 0, 0 },
	{ "mmDIG1_TMDS_SYNC_CHAR_PATTERN_2_3", REG_MMIO, 0x4b70, NULL, 0, 0, 0 },
	{ "mmDIG1_TMDS_DEBUG", REG_MMIO, 0x4b71, NULL, 0, 0, 0 },
	{ "mmDIG1_TMDS_CTL_BITS", REG_MMIO, 0x4b72, NULL, 0, 0, 0 },
	{ "mmDIG1_TMDS_DCBALANCER_CONTROL", REG_MMIO, 0x4b73, NULL, 0, 0, 0 },
	{ "mmDIG1_TMDS_CTL0_1_GEN_CNTL", REG_MMIO, 0x4b75, NULL, 0, 0, 0 },
	{ "mmDIG1_TMDS_CTL2_3_GEN_CNTL", REG_MMIO, 0x4b76, NULL, 0, 0, 0 },
	{ "mmDIG1_DIG_VERSION", REG_MMIO, 0x4b78, NULL, 0, 0, 0 },
	{ "mmDIG1_DIG_LANE_ENABLE", REG_MMIO, 0x4b79, NULL, 0, 0, 0 },
	{ "mmDIG1_DIG_TEST_DEBUG_INDEX", REG_MMIO, 0x4b7a, NULL, 0, 0, 0 },
	{ "mmDIG1_DIG_TEST_DEBUG_DATA", REG_MMIO, 0x4b7b, NULL, 0, 0, 0 },
	{ "mmDIG1_DIG_FE_TEST_DEBUG_INDEX", REG_MMIO, 0x4b7c, NULL, 0, 0, 0 },
	{ "mmDIG1_DIG_FE_TEST_DEBUG_DATA", REG_MMIO, 0x4b7d, NULL, 0, 0, 0 },
	{ "mmDIG1_AFMT_CNTL", REG_MMIO, 0x4b7e, NULL, 0, 0, 0 },
	{ "mmDP1_DP_LINK_CNTL", REG_MMIO, 0x4ba0, NULL, 0, 0, 0 },
	{ "mmDP1_DP_PIXEL_FORMAT", REG_MMIO, 0x4ba1, NULL, 0, 0, 0 },
	{ "mmDP1_DP_MSA_COLORIMETRY", REG_MMIO, 0x4ba2, NULL, 0, 0, 0 },
	{ "mmDP1_DP_CONFIG", REG_MMIO, 0x4ba3, NULL, 0, 0, 0 },
	{ "mmDP1_DP_VID_STREAM_CNTL", REG_MMIO, 0x4ba4, NULL, 0, 0, 0 },
	{ "mmDP1_DP_STEER_FIFO", REG_MMIO, 0x4ba5, NULL, 0, 0, 0 },
	{ "mmDP1_DP_MSA_MISC", REG_MMIO, 0x4ba6, NULL, 0, 0, 0 },
	{ "mmDP1_DP_VID_TIMING", REG_MMIO, 0x4ba8, NULL, 0, 0, 0 },
	{ "mmDP1_DP_VID_N", REG_MMIO, 0x4ba9, NULL, 0, 0, 0 },
	{ "mmDP1_DP_VID_M", REG_MMIO, 0x4baa, NULL, 0, 0, 0 },
	{ "mmDP1_DP_LINK_FRAMING_CNTL", REG_MMIO, 0x4bab, NULL, 0, 0, 0 },
	{ "mmDP1_DP_HBR2_EYE_PATTERN", REG_MMIO, 0x4bac, NULL, 0, 0, 0 },
	{ "mmDP1_DP_VID_MSA_VBID", REG_MMIO, 0x4bad, NULL, 0, 0, 0 },
	{ "mmDP1_DP_VID_INTERRUPT_CNTL", REG_MMIO, 0x4bae, NULL, 0, 0, 0 },
	{ "mmDP1_DP_DPHY_CNTL", REG_MMIO, 0x4baf, NULL, 0, 0, 0 },
	{ "mmDP1_DP_DPHY_TRAINING_PATTERN_SEL", REG_MMIO, 0x4bb0, NULL, 0, 0, 0 },
	{ "mmDP1_DP_DPHY_SYM0", REG_MMIO, 0x4bb1, NULL, 0, 0, 0 },
	{ "mmDP1_DP_DPHY_SYM1", REG_MMIO, 0x4bb2, NULL, 0, 0, 0 },
	{ "mmDP1_DP_DPHY_SYM2", REG_MMIO, 0x4bb3, NULL, 0, 0, 0 },
	{ "mmDP1_DP_DPHY_8B10B_CNTL", REG_MMIO, 0x4bb4, NULL, 0, 0, 0 },
	{ "mmDP1_DP_DPHY_PRBS_CNTL", REG_MMIO, 0x4bb5, NULL, 0, 0, 0 },
	{ "mmDP1_DP_DPHY_SCRAM_CNTL", REG_MMIO, 0x4bb6, NULL, 0, 0, 0 },
	{ "mmDP1_DP_DPHY_CRC_EN", REG_MMIO, 0x4bb7, NULL, 0, 0, 0 },
	{ "mmDP1_DP_DPHY_CRC_CNTL", REG_MMIO, 0x4bb8, NULL, 0, 0, 0 },
	{ "mmDP1_DP_DPHY_CRC_RESULT", REG_MMIO, 0x4bb9, NULL, 0, 0, 0 },
	{ "mmDP1_DP_DPHY_CRC_MST_CNTL", REG_MMIO, 0x4bba, NULL, 0, 0, 0 },
	{ "mmDP1_DP_DPHY_CRC_MST_STATUS", REG_MMIO, 0x4bbb, NULL, 0, 0, 0 },
	{ "mmDP1_DP_DPHY_FAST_TRAINING", REG_MMIO, 0x4bbc, NULL, 0, 0, 0 },
	{ "mmDP1_DP_DPHY_FAST_TRAINING_STATUS", REG_MMIO, 0x4bbd, NULL, 0, 0, 0 },
	{ "mmDP1_DP_MSA_V_TIMING_OVERRIDE1", REG_MMIO, 0x4bbe, NULL, 0, 0, 0 },
	{ "mmDP1_DP_MSA_V_TIMING_OVERRIDE2", REG_MMIO, 0x4bbf, NULL, 0, 0, 0 },
	{ "mmDP1_DP_SEC_CNTL", REG_MMIO, 0x4bc3, NULL, 0, 0, 0 },
	{ "mmDP1_DP_SEC_CNTL1", REG_MMIO, 0x4bc4, NULL, 0, 0, 0 },
	{ "mmDP1_DP_SEC_FRAMING1", REG_MMIO, 0x4bc5, NULL, 0, 0, 0 },
	{ "mmDP1_DP_SEC_FRAMING2", REG_MMIO, 0x4bc6, NULL, 0, 0, 0 },
	{ "mmDP1_DP_SEC_FRAMING3", REG_MMIO, 0x4bc7, NULL, 0, 0, 0 },
	{ "mmDP1_DP_SEC_FRAMING4", REG_MMIO, 0x4bc8, NULL, 0, 0, 0 },
	{ "mmDP1_DP_SEC_AUD_N", REG_MMIO, 0x4bc9, NULL, 0, 0, 0 },
	{ "mmDP1_DP_SEC_AUD_N_READBACK", REG_MMIO, 0x4bca, NULL, 0, 0, 0 },
	{ "mmDP1_DP_SEC_AUD_M", REG_MMIO, 0x4bcb, NULL, 0, 0, 0 },
	{ "mmDP1_DP_SEC_AUD_M_READBACK", REG_MMIO, 0x4bcc, NULL, 0, 0, 0 },
	{ "mmDP1_DP_SEC_TIMESTAMP", REG_MMIO, 0x4bcd, NULL, 0, 0, 0 },
	{ "mmDP1_DP_SEC_PACKET_CNTL", REG_MMIO, 0x4bce, NULL, 0, 0, 0 },
	{ "mmDP1_DP_MSE_RATE_CNTL", REG_MMIO, 0x4bcf, NULL, 0, 0, 0 },
	{ "mmDP1_DP_MSE_RATE_UPDATE", REG_MMIO, 0x4bd1, NULL, 0, 0, 0 },
	{ "mmDP1_DP_MSE_SAT0", REG_MMIO, 0x4bd2, NULL, 0, 0, 0 },
	{ "mmDP1_DP_MSE_SAT1", REG_MMIO, 0x4bd3, NULL, 0, 0, 0 },
	{ "mmDP1_DP_MSE_SAT2", REG_MMIO, 0x4bd4, NULL, 0, 0, 0 },
	{ "mmDP1_DP_MSE_SAT_UPDATE", REG_MMIO, 0x4bd5, NULL, 0, 0, 0 },
	{ "mmDP1_DP_MSE_LINK_TIMING", REG_MMIO, 0x4bd6, NULL, 0, 0, 0 },
	{ "mmDP1_DP_MSE_MISC_CNTL", REG_MMIO, 0x4bd7, NULL, 0, 0, 0 },
	{ "mmDP1_DP_TEST_DEBUG_INDEX", REG_MMIO, 0x4bd8, NULL, 0, 0, 0 },
	{ "mmDP1_DP_TEST_DEBUG_DATA", REG_MMIO, 0x4bd9, NULL, 0, 0, 0 },
	{ "mmDP1_DP_FE_TEST_DEBUG_INDEX", REG_MMIO, 0x4bda, NULL, 0, 0, 0 },
	{ "mmDP1_DP_FE_TEST_DEBUG_DATA", REG_MMIO, 0x4bdb, NULL, 0, 0, 0 },
	{ "mmDP1_DP_DPHY_BS_SR_SWAP_CNTL", REG_MMIO, 0x4bdc, NULL, 0, 0, 0 },
	{ "mmDP1_DP_DPHY_HBR2_PATTERN_CONTROL", REG_MMIO, 0x4bdd, NULL, 0, 0, 0 },
	{ "mmDIG2_DIG_FE_CNTL", REG_MMIO, 0x4c00, NULL, 0, 0, 0 },
	{ "mmDIG2_DIG_OUTPUT_CRC_CNTL", REG_MMIO, 0x4c01, NULL, 0, 0, 0 },
	{ "mmDIG2_DIG_OUTPUT_CRC_RESULT", REG_MMIO, 0x4c02, NULL, 0, 0, 0 },
	{ "mmDIG2_DIG_CLOCK_PATTERN", REG_MMIO, 0x4c03, NULL, 0, 0, 0 },
	{ "mmDIG2_DIG_TEST_PATTERN", REG_MMIO, 0x4c04, NULL, 0, 0, 0 },
	{ "mmDIG2_DIG_RANDOM_PATTERN_SEED", REG_MMIO, 0x4c05, NULL, 0, 0, 0 },
	{ "mmDIG2_DIG_FIFO_STATUS", REG_MMIO, 0x4c06, NULL, 0, 0, 0 },
	{ "mmDIG2_DIG_DISPCLK_SWITCH_CNTL", REG_MMIO, 0x4c07, NULL, 0, 0, 0 },
	{ "mmDIG2_DIG_DISPCLK_SWITCH_STATUS", REG_MMIO, 0x4c08, NULL, 0, 0, 0 },
	{ "mmDIG2_HDMI_CONTROL", REG_MMIO, 0x4c09, NULL, 0, 0, 0 },
	{ "mmDIG2_HDMI_STATUS", REG_MMIO, 0x4c0a, NULL, 0, 0, 0 },
	{ "mmDIG2_HDMI_AUDIO_PACKET_CONTROL", REG_MMIO, 0x4c0b, NULL, 0, 0, 0 },
	{ "mmDIG2_HDMI_ACR_PACKET_CONTROL", REG_MMIO, 0x4c0c, NULL, 0, 0, 0 },
	{ "mmDIG2_HDMI_VBI_PACKET_CONTROL", REG_MMIO, 0x4c0d, NULL, 0, 0, 0 },
	{ "mmDIG2_HDMI_INFOFRAME_CONTROL0", REG_MMIO, 0x4c0e, NULL, 0, 0, 0 },
	{ "mmDIG2_HDMI_INFOFRAME_CONTROL1", REG_MMIO, 0x4c0f, NULL, 0, 0, 0 },
	{ "mmDIG2_HDMI_GENERIC_PACKET_CONTROL0", REG_MMIO, 0x4c10, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_INTERRUPT_STATUS", REG_MMIO, 0x4c11, NULL, 0, 0, 0 },
	{ "mmDIG2_HDMI_GC", REG_MMIO, 0x4c13, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_AUDIO_PACKET_CONTROL2", REG_MMIO, 0x4c14, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_ISRC1_0", REG_MMIO, 0x4c15, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_ISRC1_1", REG_MMIO, 0x4c16, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_ISRC1_2", REG_MMIO, 0x4c17, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_ISRC1_3", REG_MMIO, 0x4c18, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_ISRC1_4", REG_MMIO, 0x4c19, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_ISRC2_0", REG_MMIO, 0x4c1a, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_ISRC2_1", REG_MMIO, 0x4c1b, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_ISRC2_2", REG_MMIO, 0x4c1c, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_ISRC2_3", REG_MMIO, 0x4c1d, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_AVI_INFO0", REG_MMIO, 0x4c1e, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_AVI_INFO1", REG_MMIO, 0x4c1f, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_AVI_INFO2", REG_MMIO, 0x4c20, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_AVI_INFO3", REG_MMIO, 0x4c21, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_MPEG_INFO0", REG_MMIO, 0x4c22, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_MPEG_INFO1", REG_MMIO, 0x4c23, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_GENERIC_HDR", REG_MMIO, 0x4c24, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_GENERIC_0", REG_MMIO, 0x4c25, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_GENERIC_1", REG_MMIO, 0x4c26, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_GENERIC_2", REG_MMIO, 0x4c27, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_GENERIC_3", REG_MMIO, 0x4c28, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_GENERIC_4", REG_MMIO, 0x4c29, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_GENERIC_5", REG_MMIO, 0x4c2a, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_GENERIC_6", REG_MMIO, 0x4c2b, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_GENERIC_7", REG_MMIO, 0x4c2c, NULL, 0, 0, 0 },
	{ "mmDIG2_HDMI_GENERIC_PACKET_CONTROL1", REG_MMIO, 0x4c2d, NULL, 0, 0, 0 },
	{ "mmDIG2_HDMI_ACR_32_0", REG_MMIO, 0x4c2e, NULL, 0, 0, 0 },
	{ "mmDIG2_HDMI_ACR_32_1", REG_MMIO, 0x4c2f, NULL, 0, 0, 0 },
	{ "mmDIG2_HDMI_ACR_44_0", REG_MMIO, 0x4c30, NULL, 0, 0, 0 },
	{ "mmDIG2_HDMI_ACR_44_1", REG_MMIO, 0x4c31, NULL, 0, 0, 0 },
	{ "mmDIG2_HDMI_ACR_48_0", REG_MMIO, 0x4c32, NULL, 0, 0, 0 },
	{ "mmDIG2_HDMI_ACR_48_1", REG_MMIO, 0x4c33, NULL, 0, 0, 0 },
	{ "mmDIG2_HDMI_ACR_STATUS_0", REG_MMIO, 0x4c34, NULL, 0, 0, 0 },
	{ "mmDIG2_HDMI_ACR_STATUS_1", REG_MMIO, 0x4c35, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_AUDIO_INFO0", REG_MMIO, 0x4c36, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_AUDIO_INFO1", REG_MMIO, 0x4c37, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_60958_0", REG_MMIO, 0x4c38, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_60958_1", REG_MMIO, 0x4c39, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_AUDIO_CRC_CONTROL", REG_MMIO, 0x4c3a, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_RAMP_CONTROL0", REG_MMIO, 0x4c3b, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_RAMP_CONTROL1", REG_MMIO, 0x4c3c, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_RAMP_CONTROL2", REG_MMIO, 0x4c3d, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_RAMP_CONTROL3", REG_MMIO, 0x4c3e, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_60958_2", REG_MMIO, 0x4c3f, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_AUDIO_CRC_RESULT", REG_MMIO, 0x4c40, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_STATUS", REG_MMIO, 0x4c41, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_AUDIO_PACKET_CONTROL", REG_MMIO, 0x4c42, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_VBI_PACKET_CONTROL", REG_MMIO, 0x4c43, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_INFOFRAME_CONTROL0", REG_MMIO, 0x4c44, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_AUDIO_SRC_CONTROL", REG_MMIO, 0x4c45, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_AUDIO_DBG_DTO_CNTL", REG_MMIO, 0x4c46, NULL, 0, 0, 0 },
	{ "mmDIG2_DIG_BE_CNTL", REG_MMIO, 0x4c47, NULL, 0, 0, 0 },
	{ "mmDIG2_DIG_BE_EN_CNTL", REG_MMIO, 0x4c48, NULL, 0, 0, 0 },
	{ "mmDIG2_TMDS_CNTL", REG_MMIO, 0x4c6b, NULL, 0, 0, 0 },
	{ "mmDIG2_TMDS_CONTROL_CHAR", REG_MMIO, 0x4c6c, NULL, 0, 0, 0 },
	{ "mmDIG2_TMDS_CONTROL0_FEEDBACK", REG_MMIO, 0x4c6d, NULL, 0, 0, 0 },
	{ "mmDIG2_TMDS_STEREOSYNC_CTL_SEL", REG_MMIO, 0x4c6e, NULL, 0, 0, 0 },
	{ "mmDIG2_TMDS_SYNC_CHAR_PATTERN_0_1", REG_MMIO, 0x4c6f, NULL, 0, 0, 0 },
	{ "mmDIG2_TMDS_SYNC_CHAR_PATTERN_2_3", REG_MMIO, 0x4c70, NULL, 0, 0, 0 },
	{ "mmDIG2_TMDS_DEBUG", REG_MMIO, 0x4c71, NULL, 0, 0, 0 },
	{ "mmDIG2_TMDS_CTL_BITS", REG_MMIO, 0x4c72, NULL, 0, 0, 0 },
	{ "mmDIG2_TMDS_DCBALANCER_CONTROL", REG_MMIO, 0x4c73, NULL, 0, 0, 0 },
	{ "mmDIG2_TMDS_CTL0_1_GEN_CNTL", REG_MMIO, 0x4c75, NULL, 0, 0, 0 },
	{ "mmDIG2_TMDS_CTL2_3_GEN_CNTL", REG_MMIO, 0x4c76, NULL, 0, 0, 0 },
	{ "mmDIG2_DIG_VERSION", REG_MMIO, 0x4c78, NULL, 0, 0, 0 },
	{ "mmDIG2_DIG_LANE_ENABLE", REG_MMIO, 0x4c79, NULL, 0, 0, 0 },
	{ "mmDIG2_DIG_TEST_DEBUG_INDEX", REG_MMIO, 0x4c7a, NULL, 0, 0, 0 },
	{ "mmDIG2_DIG_TEST_DEBUG_DATA", REG_MMIO, 0x4c7b, NULL, 0, 0, 0 },
	{ "mmDIG2_DIG_FE_TEST_DEBUG_INDEX", REG_MMIO, 0x4c7c, NULL, 0, 0, 0 },
	{ "mmDIG2_DIG_FE_TEST_DEBUG_DATA", REG_MMIO, 0x4c7d, NULL, 0, 0, 0 },
	{ "mmDIG2_AFMT_CNTL", REG_MMIO, 0x4c7e, NULL, 0, 0, 0 },
	{ "mmDP2_DP_LINK_CNTL", REG_MMIO, 0x4ca0, NULL, 0, 0, 0 },
	{ "mmDP2_DP_PIXEL_FORMAT", REG_MMIO, 0x4ca1, NULL, 0, 0, 0 },
	{ "mmDP2_DP_MSA_COLORIMETRY", REG_MMIO, 0x4ca2, NULL, 0, 0, 0 },
	{ "mmDP2_DP_CONFIG", REG_MMIO, 0x4ca3, NULL, 0, 0, 0 },
	{ "mmDP2_DP_VID_STREAM_CNTL", REG_MMIO, 0x4ca4, NULL, 0, 0, 0 },
	{ "mmDP2_DP_STEER_FIFO", REG_MMIO, 0x4ca5, NULL, 0, 0, 0 },
	{ "mmDP2_DP_MSA_MISC", REG_MMIO, 0x4ca6, NULL, 0, 0, 0 },
	{ "mmDP2_DP_VID_TIMING", REG_MMIO, 0x4ca8, NULL, 0, 0, 0 },
	{ "mmDP2_DP_VID_N", REG_MMIO, 0x4ca9, NULL, 0, 0, 0 },
	{ "mmDP2_DP_VID_M", REG_MMIO, 0x4caa, NULL, 0, 0, 0 },
	{ "mmDP2_DP_LINK_FRAMING_CNTL", REG_MMIO, 0x4cab, NULL, 0, 0, 0 },
	{ "mmDP2_DP_HBR2_EYE_PATTERN", REG_MMIO, 0x4cac, NULL, 0, 0, 0 },
	{ "mmDP2_DP_VID_MSA_VBID", REG_MMIO, 0x4cad, NULL, 0, 0, 0 },
	{ "mmDP2_DP_VID_INTERRUPT_CNTL", REG_MMIO, 0x4cae, NULL, 0, 0, 0 },
	{ "mmDP2_DP_DPHY_CNTL", REG_MMIO, 0x4caf, NULL, 0, 0, 0 },
	{ "mmDP2_DP_DPHY_TRAINING_PATTERN_SEL", REG_MMIO, 0x4cb0, NULL, 0, 0, 0 },
	{ "mmDP2_DP_DPHY_SYM0", REG_MMIO, 0x4cb1, NULL, 0, 0, 0 },
	{ "mmDP2_DP_DPHY_SYM1", REG_MMIO, 0x4cb2, NULL, 0, 0, 0 },
	{ "mmDP2_DP_DPHY_SYM2", REG_MMIO, 0x4cb3, NULL, 0, 0, 0 },
	{ "mmDP2_DP_DPHY_8B10B_CNTL", REG_MMIO, 0x4cb4, NULL, 0, 0, 0 },
	{ "mmDP2_DP_DPHY_PRBS_CNTL", REG_MMIO, 0x4cb5, NULL, 0, 0, 0 },
	{ "mmDP2_DP_DPHY_SCRAM_CNTL", REG_MMIO, 0x4cb6, NULL, 0, 0, 0 },
	{ "mmDP2_DP_DPHY_CRC_EN", REG_MMIO, 0x4cb7, NULL, 0, 0, 0 },
	{ "mmDP2_DP_DPHY_CRC_CNTL", REG_MMIO, 0x4cb8, NULL, 0, 0, 0 },
	{ "mmDP2_DP_DPHY_CRC_RESULT", REG_MMIO, 0x4cb9, NULL, 0, 0, 0 },
	{ "mmDP2_DP_DPHY_CRC_MST_CNTL", REG_MMIO, 0x4cba, NULL, 0, 0, 0 },
	{ "mmDP2_DP_DPHY_CRC_MST_STATUS", REG_MMIO, 0x4cbb, NULL, 0, 0, 0 },
	{ "mmDP2_DP_DPHY_FAST_TRAINING", REG_MMIO, 0x4cbc, NULL, 0, 0, 0 },
	{ "mmDP2_DP_DPHY_FAST_TRAINING_STATUS", REG_MMIO, 0x4cbd, NULL, 0, 0, 0 },
	{ "mmDP2_DP_MSA_V_TIMING_OVERRIDE1", REG_MMIO, 0x4cbe, NULL, 0, 0, 0 },
	{ "mmDP2_DP_MSA_V_TIMING_OVERRIDE2", REG_MMIO, 0x4cbf, NULL, 0, 0, 0 },
	{ "mmDP2_DP_SEC_CNTL", REG_MMIO, 0x4cc3, NULL, 0, 0, 0 },
	{ "mmDP2_DP_SEC_CNTL1", REG_MMIO, 0x4cc4, NULL, 0, 0, 0 },
	{ "mmDP2_DP_SEC_FRAMING1", REG_MMIO, 0x4cc5, NULL, 0, 0, 0 },
	{ "mmDP2_DP_SEC_FRAMING2", REG_MMIO, 0x4cc6, NULL, 0, 0, 0 },
	{ "mmDP2_DP_SEC_FRAMING3", REG_MMIO, 0x4cc7, NULL, 0, 0, 0 },
	{ "mmDP2_DP_SEC_FRAMING4", REG_MMIO, 0x4cc8, NULL, 0, 0, 0 },
	{ "mmDP2_DP_SEC_AUD_N", REG_MMIO, 0x4cc9, NULL, 0, 0, 0 },
	{ "mmDP2_DP_SEC_AUD_N_READBACK", REG_MMIO, 0x4cca, NULL, 0, 0, 0 },
	{ "mmDP2_DP_SEC_AUD_M", REG_MMIO, 0x4ccb, NULL, 0, 0, 0 },
	{ "mmDP2_DP_SEC_AUD_M_READBACK", REG_MMIO, 0x4ccc, NULL, 0, 0, 0 },
	{ "mmDP2_DP_SEC_TIMESTAMP", REG_MMIO, 0x4ccd, NULL, 0, 0, 0 },
	{ "mmDP2_DP_SEC_PACKET_CNTL", REG_MMIO, 0x4cce, NULL, 0, 0, 0 },
	{ "mmDP2_DP_MSE_RATE_CNTL", REG_MMIO, 0x4ccf, NULL, 0, 0, 0 },
	{ "mmDP2_DP_MSE_RATE_UPDATE", REG_MMIO, 0x4cd1, NULL, 0, 0, 0 },
	{ "mmDP2_DP_MSE_SAT0", REG_MMIO, 0x4cd2, NULL, 0, 0, 0 },
	{ "mmDP2_DP_MSE_SAT1", REG_MMIO, 0x4cd3, NULL, 0, 0, 0 },
	{ "mmDP2_DP_MSE_SAT2", REG_MMIO, 0x4cd4, NULL, 0, 0, 0 },
	{ "mmDP2_DP_MSE_SAT_UPDATE", REG_MMIO, 0x4cd5, NULL, 0, 0, 0 },
	{ "mmDP2_DP_MSE_LINK_TIMING", REG_MMIO, 0x4cd6, NULL, 0, 0, 0 },
	{ "mmDP2_DP_MSE_MISC_CNTL", REG_MMIO, 0x4cd7, NULL, 0, 0, 0 },
	{ "mmDP2_DP_TEST_DEBUG_INDEX", REG_MMIO, 0x4cd8, NULL, 0, 0, 0 },
	{ "mmDP2_DP_TEST_DEBUG_DATA", REG_MMIO, 0x4cd9, NULL, 0, 0, 0 },
	{ "mmDP2_DP_FE_TEST_DEBUG_INDEX", REG_MMIO, 0x4cda, NULL, 0, 0, 0 },
	{ "mmDP2_DP_FE_TEST_DEBUG_DATA", REG_MMIO, 0x4cdb, NULL, 0, 0, 0 },
	{ "mmDP2_DP_DPHY_BS_SR_SWAP_CNTL", REG_MMIO, 0x4cdc, NULL, 0, 0, 0 },
	{ "mmDP2_DP_DPHY_HBR2_PATTERN_CONTROL", REG_MMIO, 0x4cdd, NULL, 0, 0, 0 },
	{ "mmDIG3_DIG_FE_CNTL", REG_MMIO, 0x4d00, NULL, 0, 0, 0 },
	{ "mmDIG3_DIG_OUTPUT_CRC_CNTL", REG_MMIO, 0x4d01, NULL, 0, 0, 0 },
	{ "mmDIG3_DIG_OUTPUT_CRC_RESULT", REG_MMIO, 0x4d02, NULL, 0, 0, 0 },
	{ "mmDIG3_DIG_CLOCK_PATTERN", REG_MMIO, 0x4d03, NULL, 0, 0, 0 },
	{ "mmDIG3_DIG_TEST_PATTERN", REG_MMIO, 0x4d04, NULL, 0, 0, 0 },
	{ "mmDIG3_DIG_RANDOM_PATTERN_SEED", REG_MMIO, 0x4d05, NULL, 0, 0, 0 },
	{ "mmDIG3_DIG_FIFO_STATUS", REG_MMIO, 0x4d06, NULL, 0, 0, 0 },
	{ "mmDIG3_DIG_DISPCLK_SWITCH_CNTL", REG_MMIO, 0x4d07, NULL, 0, 0, 0 },
	{ "mmDIG3_DIG_DISPCLK_SWITCH_STATUS", REG_MMIO, 0x4d08, NULL, 0, 0, 0 },
	{ "mmDIG3_HDMI_CONTROL", REG_MMIO, 0x4d09, NULL, 0, 0, 0 },
	{ "mmDIG3_HDMI_STATUS", REG_MMIO, 0x4d0a, NULL, 0, 0, 0 },
	{ "mmDIG3_HDMI_AUDIO_PACKET_CONTROL", REG_MMIO, 0x4d0b, NULL, 0, 0, 0 },
	{ "mmDIG3_HDMI_ACR_PACKET_CONTROL", REG_MMIO, 0x4d0c, NULL, 0, 0, 0 },
	{ "mmDIG3_HDMI_VBI_PACKET_CONTROL", REG_MMIO, 0x4d0d, NULL, 0, 0, 0 },
	{ "mmDIG3_HDMI_INFOFRAME_CONTROL0", REG_MMIO, 0x4d0e, NULL, 0, 0, 0 },
	{ "mmDIG3_HDMI_INFOFRAME_CONTROL1", REG_MMIO, 0x4d0f, NULL, 0, 0, 0 },
	{ "mmDIG3_HDMI_GENERIC_PACKET_CONTROL0", REG_MMIO, 0x4d10, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_INTERRUPT_STATUS", REG_MMIO, 0x4d11, NULL, 0, 0, 0 },
	{ "mmDIG3_HDMI_GC", REG_MMIO, 0x4d13, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_AUDIO_PACKET_CONTROL2", REG_MMIO, 0x4d14, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_ISRC1_0", REG_MMIO, 0x4d15, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_ISRC1_1", REG_MMIO, 0x4d16, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_ISRC1_2", REG_MMIO, 0x4d17, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_ISRC1_3", REG_MMIO, 0x4d18, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_ISRC1_4", REG_MMIO, 0x4d19, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_ISRC2_0", REG_MMIO, 0x4d1a, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_ISRC2_1", REG_MMIO, 0x4d1b, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_ISRC2_2", REG_MMIO, 0x4d1c, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_ISRC2_3", REG_MMIO, 0x4d1d, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_AVI_INFO0", REG_MMIO, 0x4d1e, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_AVI_INFO1", REG_MMIO, 0x4d1f, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_AVI_INFO2", REG_MMIO, 0x4d20, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_AVI_INFO3", REG_MMIO, 0x4d21, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_MPEG_INFO0", REG_MMIO, 0x4d22, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_MPEG_INFO1", REG_MMIO, 0x4d23, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_GENERIC_HDR", REG_MMIO, 0x4d24, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_GENERIC_0", REG_MMIO, 0x4d25, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_GENERIC_1", REG_MMIO, 0x4d26, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_GENERIC_2", REG_MMIO, 0x4d27, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_GENERIC_3", REG_MMIO, 0x4d28, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_GENERIC_4", REG_MMIO, 0x4d29, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_GENERIC_5", REG_MMIO, 0x4d2a, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_GENERIC_6", REG_MMIO, 0x4d2b, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_GENERIC_7", REG_MMIO, 0x4d2c, NULL, 0, 0, 0 },
	{ "mmDIG3_HDMI_GENERIC_PACKET_CONTROL1", REG_MMIO, 0x4d2d, NULL, 0, 0, 0 },
	{ "mmDIG3_HDMI_ACR_32_0", REG_MMIO, 0x4d2e, NULL, 0, 0, 0 },
	{ "mmDIG3_HDMI_ACR_32_1", REG_MMIO, 0x4d2f, NULL, 0, 0, 0 },
	{ "mmDIG3_HDMI_ACR_44_0", REG_MMIO, 0x4d30, NULL, 0, 0, 0 },
	{ "mmDIG3_HDMI_ACR_44_1", REG_MMIO, 0x4d31, NULL, 0, 0, 0 },
	{ "mmDIG3_HDMI_ACR_48_0", REG_MMIO, 0x4d32, NULL, 0, 0, 0 },
	{ "mmDIG3_HDMI_ACR_48_1", REG_MMIO, 0x4d33, NULL, 0, 0, 0 },
	{ "mmDIG3_HDMI_ACR_STATUS_0", REG_MMIO, 0x4d34, NULL, 0, 0, 0 },
	{ "mmDIG3_HDMI_ACR_STATUS_1", REG_MMIO, 0x4d35, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_AUDIO_INFO0", REG_MMIO, 0x4d36, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_AUDIO_INFO1", REG_MMIO, 0x4d37, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_60958_0", REG_MMIO, 0x4d38, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_60958_1", REG_MMIO, 0x4d39, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_AUDIO_CRC_CONTROL", REG_MMIO, 0x4d3a, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_RAMP_CONTROL0", REG_MMIO, 0x4d3b, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_RAMP_CONTROL1", REG_MMIO, 0x4d3c, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_RAMP_CONTROL2", REG_MMIO, 0x4d3d, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_RAMP_CONTROL3", REG_MMIO, 0x4d3e, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_60958_2", REG_MMIO, 0x4d3f, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_AUDIO_CRC_RESULT", REG_MMIO, 0x4d40, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_STATUS", REG_MMIO, 0x4d41, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_AUDIO_PACKET_CONTROL", REG_MMIO, 0x4d42, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_VBI_PACKET_CONTROL", REG_MMIO, 0x4d43, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_INFOFRAME_CONTROL0", REG_MMIO, 0x4d44, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_AUDIO_SRC_CONTROL", REG_MMIO, 0x4d45, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_AUDIO_DBG_DTO_CNTL", REG_MMIO, 0x4d46, NULL, 0, 0, 0 },
	{ "mmDIG3_DIG_BE_CNTL", REG_MMIO, 0x4d47, NULL, 0, 0, 0 },
	{ "mmDIG3_DIG_BE_EN_CNTL", REG_MMIO, 0x4d48, NULL, 0, 0, 0 },
	{ "mmDIG3_TMDS_CNTL", REG_MMIO, 0x4d6b, NULL, 0, 0, 0 },
	{ "mmDIG3_TMDS_CONTROL_CHAR", REG_MMIO, 0x4d6c, NULL, 0, 0, 0 },
	{ "mmDIG3_TMDS_CONTROL0_FEEDBACK", REG_MMIO, 0x4d6d, NULL, 0, 0, 0 },
	{ "mmDIG3_TMDS_STEREOSYNC_CTL_SEL", REG_MMIO, 0x4d6e, NULL, 0, 0, 0 },
	{ "mmDIG3_TMDS_SYNC_CHAR_PATTERN_0_1", REG_MMIO, 0x4d6f, NULL, 0, 0, 0 },
	{ "mmDIG3_TMDS_SYNC_CHAR_PATTERN_2_3", REG_MMIO, 0x4d70, NULL, 0, 0, 0 },
	{ "mmDIG3_TMDS_DEBUG", REG_MMIO, 0x4d71, NULL, 0, 0, 0 },
	{ "mmDIG3_TMDS_CTL_BITS", REG_MMIO, 0x4d72, NULL, 0, 0, 0 },
	{ "mmDIG3_TMDS_DCBALANCER_CONTROL", REG_MMIO, 0x4d73, NULL, 0, 0, 0 },
	{ "mmDIG3_TMDS_CTL0_1_GEN_CNTL", REG_MMIO, 0x4d75, NULL, 0, 0, 0 },
	{ "mmDIG3_TMDS_CTL2_3_GEN_CNTL", REG_MMIO, 0x4d76, NULL, 0, 0, 0 },
	{ "mmDIG3_DIG_VERSION", REG_MMIO, 0x4d78, NULL, 0, 0, 0 },
	{ "mmDIG3_DIG_LANE_ENABLE", REG_MMIO, 0x4d79, NULL, 0, 0, 0 },
	{ "mmDIG3_DIG_TEST_DEBUG_INDEX", REG_MMIO, 0x4d7a, NULL, 0, 0, 0 },
	{ "mmDIG3_DIG_TEST_DEBUG_DATA", REG_MMIO, 0x4d7b, NULL, 0, 0, 0 },
	{ "mmDIG3_DIG_FE_TEST_DEBUG_INDEX", REG_MMIO, 0x4d7c, NULL, 0, 0, 0 },
	{ "mmDIG3_DIG_FE_TEST_DEBUG_DATA", REG_MMIO, 0x4d7d, NULL, 0, 0, 0 },
	{ "mmDIG3_AFMT_CNTL", REG_MMIO, 0x4d7e, NULL, 0, 0, 0 },
	{ "mmDP3_DP_LINK_CNTL", REG_MMIO, 0x4da0, NULL, 0, 0, 0 },
	{ "mmDP3_DP_PIXEL_FORMAT", REG_MMIO, 0x4da1, NULL, 0, 0, 0 },
	{ "mmDP3_DP_MSA_COLORIMETRY", REG_MMIO, 0x4da2, NULL, 0, 0, 0 },
	{ "mmDP3_DP_CONFIG", REG_MMIO, 0x4da3, NULL, 0, 0, 0 },
	{ "mmDP3_DP_VID_STREAM_CNTL", REG_MMIO, 0x4da4, NULL, 0, 0, 0 },
	{ "mmDP3_DP_STEER_FIFO", REG_MMIO, 0x4da5, NULL, 0, 0, 0 },
	{ "mmDP3_DP_MSA_MISC", REG_MMIO, 0x4da6, NULL, 0, 0, 0 },
	{ "mmDP3_DP_VID_TIMING", REG_MMIO, 0x4da8, NULL, 0, 0, 0 },
	{ "mmDP3_DP_VID_N", REG_MMIO, 0x4da9, NULL, 0, 0, 0 },
	{ "mmDP3_DP_VID_M", REG_MMIO, 0x4daa, NULL, 0, 0, 0 },
	{ "mmDP3_DP_LINK_FRAMING_CNTL", REG_MMIO, 0x4dab, NULL, 0, 0, 0 },
	{ "mmDP3_DP_HBR2_EYE_PATTERN", REG_MMIO, 0x4dac, NULL, 0, 0, 0 },
	{ "mmDP3_DP_VID_MSA_VBID", REG_MMIO, 0x4dad, NULL, 0, 0, 0 },
	{ "mmDP3_DP_VID_INTERRUPT_CNTL", REG_MMIO, 0x4dae, NULL, 0, 0, 0 },
	{ "mmDP3_DP_DPHY_CNTL", REG_MMIO, 0x4daf, NULL, 0, 0, 0 },
	{ "mmDP3_DP_DPHY_TRAINING_PATTERN_SEL", REG_MMIO, 0x4db0, NULL, 0, 0, 0 },
	{ "mmDP3_DP_DPHY_SYM0", REG_MMIO, 0x4db1, NULL, 0, 0, 0 },
	{ "mmDP3_DP_DPHY_SYM1", REG_MMIO, 0x4db2, NULL, 0, 0, 0 },
	{ "mmDP3_DP_DPHY_SYM2", REG_MMIO, 0x4db3, NULL, 0, 0, 0 },
	{ "mmDP3_DP_DPHY_8B10B_CNTL", REG_MMIO, 0x4db4, NULL, 0, 0, 0 },
	{ "mmDP3_DP_DPHY_PRBS_CNTL", REG_MMIO, 0x4db5, NULL, 0, 0, 0 },
	{ "mmDP3_DP_DPHY_SCRAM_CNTL", REG_MMIO, 0x4db6, NULL, 0, 0, 0 },
	{ "mmDP3_DP_DPHY_CRC_EN", REG_MMIO, 0x4db7, NULL, 0, 0, 0 },
	{ "mmDP3_DP_DPHY_CRC_CNTL", REG_MMIO, 0x4db8, NULL, 0, 0, 0 },
	{ "mmDP3_DP_DPHY_CRC_RESULT", REG_MMIO, 0x4db9, NULL, 0, 0, 0 },
	{ "mmDP3_DP_DPHY_CRC_MST_CNTL", REG_MMIO, 0x4dba, NULL, 0, 0, 0 },
	{ "mmDP3_DP_DPHY_CRC_MST_STATUS", REG_MMIO, 0x4dbb, NULL, 0, 0, 0 },
	{ "mmDP3_DP_DPHY_FAST_TRAINING", REG_MMIO, 0x4dbc, NULL, 0, 0, 0 },
	{ "mmDP3_DP_DPHY_FAST_TRAINING_STATUS", REG_MMIO, 0x4dbd, NULL, 0, 0, 0 },
	{ "mmDP3_DP_MSA_V_TIMING_OVERRIDE1", REG_MMIO, 0x4dbe, NULL, 0, 0, 0 },
	{ "mmDP3_DP_MSA_V_TIMING_OVERRIDE2", REG_MMIO, 0x4dbf, NULL, 0, 0, 0 },
	{ "mmDP3_DP_SEC_CNTL", REG_MMIO, 0x4dc3, NULL, 0, 0, 0 },
	{ "mmDP3_DP_SEC_CNTL1", REG_MMIO, 0x4dc4, NULL, 0, 0, 0 },
	{ "mmDP3_DP_SEC_FRAMING1", REG_MMIO, 0x4dc5, NULL, 0, 0, 0 },
	{ "mmDP3_DP_SEC_FRAMING2", REG_MMIO, 0x4dc6, NULL, 0, 0, 0 },
	{ "mmDP3_DP_SEC_FRAMING3", REG_MMIO, 0x4dc7, NULL, 0, 0, 0 },
	{ "mmDP3_DP_SEC_FRAMING4", REG_MMIO, 0x4dc8, NULL, 0, 0, 0 },
	{ "mmDP3_DP_SEC_AUD_N", REG_MMIO, 0x4dc9, NULL, 0, 0, 0 },
	{ "mmDP3_DP_SEC_AUD_N_READBACK", REG_MMIO, 0x4dca, NULL, 0, 0, 0 },
	{ "mmDP3_DP_SEC_AUD_M", REG_MMIO, 0x4dcb, NULL, 0, 0, 0 },
	{ "mmDP3_DP_SEC_AUD_M_READBACK", REG_MMIO, 0x4dcc, NULL, 0, 0, 0 },
	{ "mmDP3_DP_SEC_TIMESTAMP", REG_MMIO, 0x4dcd, NULL, 0, 0, 0 },
	{ "mmDP3_DP_SEC_PACKET_CNTL", REG_MMIO, 0x4dce, NULL, 0, 0, 0 },
	{ "mmDP3_DP_MSE_RATE_CNTL", REG_MMIO, 0x4dcf, NULL, 0, 0, 0 },
	{ "mmDP3_DP_MSE_RATE_UPDATE", REG_MMIO, 0x4dd1, NULL, 0, 0, 0 },
	{ "mmDP3_DP_MSE_SAT0", REG_MMIO, 0x4dd2, NULL, 0, 0, 0 },
	{ "mmDP3_DP_MSE_SAT1", REG_MMIO, 0x4dd3, NULL, 0, 0, 0 },
	{ "mmDP3_DP_MSE_SAT2", REG_MMIO, 0x4dd4, NULL, 0, 0, 0 },
	{ "mmDP3_DP_MSE_SAT_UPDATE", REG_MMIO, 0x4dd5, NULL, 0, 0, 0 },
	{ "mmDP3_DP_MSE_LINK_TIMING", REG_MMIO, 0x4dd6, NULL, 0, 0, 0 },
	{ "mmDP3_DP_MSE_MISC_CNTL", REG_MMIO, 0x4dd7, NULL, 0, 0, 0 },
	{ "mmDP3_DP_TEST_DEBUG_INDEX", REG_MMIO, 0x4dd8, NULL, 0, 0, 0 },
	{ "mmDP3_DP_TEST_DEBUG_DATA", REG_MMIO, 0x4dd9, NULL, 0, 0, 0 },
	{ "mmDP3_DP_FE_TEST_DEBUG_INDEX", REG_MMIO, 0x4dda, NULL, 0, 0, 0 },
	{ "mmDP3_DP_FE_TEST_DEBUG_DATA", REG_MMIO, 0x4ddb, NULL, 0, 0, 0 },
	{ "mmDP3_DP_DPHY_BS_SR_SWAP_CNTL", REG_MMIO, 0x4ddc, NULL, 0, 0, 0 },
	{ "mmDP3_DP_DPHY_HBR2_PATTERN_CONTROL", REG_MMIO, 0x4ddd, NULL, 0, 0, 0 },
	{ "mmDIG4_DIG_FE_CNTL", REG_MMIO, 0x4e00, NULL, 0, 0, 0 },
	{ "mmDIG4_DIG_OUTPUT_CRC_CNTL", REG_MMIO, 0x4e01, NULL, 0, 0, 0 },
	{ "mmDIG4_DIG_OUTPUT_CRC_RESULT", REG_MMIO, 0x4e02, NULL, 0, 0, 0 },
	{ "mmDIG4_DIG_CLOCK_PATTERN", REG_MMIO, 0x4e03, NULL, 0, 0, 0 },
	{ "mmDIG4_DIG_TEST_PATTERN", REG_MMIO, 0x4e04, NULL, 0, 0, 0 },
	{ "mmDIG4_DIG_RANDOM_PATTERN_SEED", REG_MMIO, 0x4e05, NULL, 0, 0, 0 },
	{ "mmDIG4_DIG_FIFO_STATUS", REG_MMIO, 0x4e06, NULL, 0, 0, 0 },
	{ "mmDIG4_DIG_DISPCLK_SWITCH_CNTL", REG_MMIO, 0x4e07, NULL, 0, 0, 0 },
	{ "mmDIG4_DIG_DISPCLK_SWITCH_STATUS", REG_MMIO, 0x4e08, NULL, 0, 0, 0 },
	{ "mmDIG4_HDMI_CONTROL", REG_MMIO, 0x4e09, NULL, 0, 0, 0 },
	{ "mmDIG4_HDMI_STATUS", REG_MMIO, 0x4e0a, NULL, 0, 0, 0 },
	{ "mmDIG4_HDMI_AUDIO_PACKET_CONTROL", REG_MMIO, 0x4e0b, NULL, 0, 0, 0 },
	{ "mmDIG4_HDMI_ACR_PACKET_CONTROL", REG_MMIO, 0x4e0c, NULL, 0, 0, 0 },
	{ "mmDIG4_HDMI_VBI_PACKET_CONTROL", REG_MMIO, 0x4e0d, NULL, 0, 0, 0 },
	{ "mmDIG4_HDMI_INFOFRAME_CONTROL0", REG_MMIO, 0x4e0e, NULL, 0, 0, 0 },
	{ "mmDIG4_HDMI_INFOFRAME_CONTROL1", REG_MMIO, 0x4e0f, NULL, 0, 0, 0 },
	{ "mmDIG4_HDMI_GENERIC_PACKET_CONTROL0", REG_MMIO, 0x4e10, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_INTERRUPT_STATUS", REG_MMIO, 0x4e11, NULL, 0, 0, 0 },
	{ "mmDIG4_HDMI_GC", REG_MMIO, 0x4e13, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_AUDIO_PACKET_CONTROL2", REG_MMIO, 0x4e14, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_ISRC1_0", REG_MMIO, 0x4e15, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_ISRC1_1", REG_MMIO, 0x4e16, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_ISRC1_2", REG_MMIO, 0x4e17, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_ISRC1_3", REG_MMIO, 0x4e18, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_ISRC1_4", REG_MMIO, 0x4e19, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_ISRC2_0", REG_MMIO, 0x4e1a, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_ISRC2_1", REG_MMIO, 0x4e1b, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_ISRC2_2", REG_MMIO, 0x4e1c, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_ISRC2_3", REG_MMIO, 0x4e1d, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_AVI_INFO0", REG_MMIO, 0x4e1e, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_AVI_INFO1", REG_MMIO, 0x4e1f, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_AVI_INFO2", REG_MMIO, 0x4e20, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_AVI_INFO3", REG_MMIO, 0x4e21, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_MPEG_INFO0", REG_MMIO, 0x4e22, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_MPEG_INFO1", REG_MMIO, 0x4e23, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_GENERIC_HDR", REG_MMIO, 0x4e24, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_GENERIC_0", REG_MMIO, 0x4e25, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_GENERIC_1", REG_MMIO, 0x4e26, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_GENERIC_2", REG_MMIO, 0x4e27, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_GENERIC_3", REG_MMIO, 0x4e28, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_GENERIC_4", REG_MMIO, 0x4e29, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_GENERIC_5", REG_MMIO, 0x4e2a, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_GENERIC_6", REG_MMIO, 0x4e2b, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_GENERIC_7", REG_MMIO, 0x4e2c, NULL, 0, 0, 0 },
	{ "mmDIG4_HDMI_GENERIC_PACKET_CONTROL1", REG_MMIO, 0x4e2d, NULL, 0, 0, 0 },
	{ "mmDIG4_HDMI_ACR_32_0", REG_MMIO, 0x4e2e, NULL, 0, 0, 0 },
	{ "mmDIG4_HDMI_ACR_32_1", REG_MMIO, 0x4e2f, NULL, 0, 0, 0 },
	{ "mmDIG4_HDMI_ACR_44_0", REG_MMIO, 0x4e30, NULL, 0, 0, 0 },
	{ "mmDIG4_HDMI_ACR_44_1", REG_MMIO, 0x4e31, NULL, 0, 0, 0 },
	{ "mmDIG4_HDMI_ACR_48_0", REG_MMIO, 0x4e32, NULL, 0, 0, 0 },
	{ "mmDIG4_HDMI_ACR_48_1", REG_MMIO, 0x4e33, NULL, 0, 0, 0 },
	{ "mmDIG4_HDMI_ACR_STATUS_0", REG_MMIO, 0x4e34, NULL, 0, 0, 0 },
	{ "mmDIG4_HDMI_ACR_STATUS_1", REG_MMIO, 0x4e35, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_AUDIO_INFO0", REG_MMIO, 0x4e36, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_AUDIO_INFO1", REG_MMIO, 0x4e37, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_60958_0", REG_MMIO, 0x4e38, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_60958_1", REG_MMIO, 0x4e39, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_AUDIO_CRC_CONTROL", REG_MMIO, 0x4e3a, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_RAMP_CONTROL0", REG_MMIO, 0x4e3b, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_RAMP_CONTROL1", REG_MMIO, 0x4e3c, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_RAMP_CONTROL2", REG_MMIO, 0x4e3d, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_RAMP_CONTROL3", REG_MMIO, 0x4e3e, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_60958_2", REG_MMIO, 0x4e3f, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_AUDIO_CRC_RESULT", REG_MMIO, 0x4e40, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_STATUS", REG_MMIO, 0x4e41, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_AUDIO_PACKET_CONTROL", REG_MMIO, 0x4e42, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_VBI_PACKET_CONTROL", REG_MMIO, 0x4e43, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_INFOFRAME_CONTROL0", REG_MMIO, 0x4e44, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_AUDIO_SRC_CONTROL", REG_MMIO, 0x4e45, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_AUDIO_DBG_DTO_CNTL", REG_MMIO, 0x4e46, NULL, 0, 0, 0 },
	{ "mmDIG4_DIG_BE_CNTL", REG_MMIO, 0x4e47, NULL, 0, 0, 0 },
	{ "mmDIG4_DIG_BE_EN_CNTL", REG_MMIO, 0x4e48, NULL, 0, 0, 0 },
	{ "mmDIG4_TMDS_CNTL", REG_MMIO, 0x4e6b, NULL, 0, 0, 0 },
	{ "mmDIG4_TMDS_CONTROL_CHAR", REG_MMIO, 0x4e6c, NULL, 0, 0, 0 },
	{ "mmDIG4_TMDS_CONTROL0_FEEDBACK", REG_MMIO, 0x4e6d, NULL, 0, 0, 0 },
	{ "mmDIG4_TMDS_STEREOSYNC_CTL_SEL", REG_MMIO, 0x4e6e, NULL, 0, 0, 0 },
	{ "mmDIG4_TMDS_SYNC_CHAR_PATTERN_0_1", REG_MMIO, 0x4e6f, NULL, 0, 0, 0 },
	{ "mmDIG4_TMDS_SYNC_CHAR_PATTERN_2_3", REG_MMIO, 0x4e70, NULL, 0, 0, 0 },
	{ "mmDIG4_TMDS_DEBUG", REG_MMIO, 0x4e71, NULL, 0, 0, 0 },
	{ "mmDIG4_TMDS_CTL_BITS", REG_MMIO, 0x4e72, NULL, 0, 0, 0 },
	{ "mmDIG4_TMDS_DCBALANCER_CONTROL", REG_MMIO, 0x4e73, NULL, 0, 0, 0 },
	{ "mmDIG4_TMDS_CTL0_1_GEN_CNTL", REG_MMIO, 0x4e75, NULL, 0, 0, 0 },
	{ "mmDIG4_TMDS_CTL2_3_GEN_CNTL", REG_MMIO, 0x4e76, NULL, 0, 0, 0 },
	{ "mmDIG4_DIG_VERSION", REG_MMIO, 0x4e78, NULL, 0, 0, 0 },
	{ "mmDIG4_DIG_LANE_ENABLE", REG_MMIO, 0x4e79, NULL, 0, 0, 0 },
	{ "mmDIG4_DIG_TEST_DEBUG_INDEX", REG_MMIO, 0x4e7a, NULL, 0, 0, 0 },
	{ "mmDIG4_DIG_TEST_DEBUG_DATA", REG_MMIO, 0x4e7b, NULL, 0, 0, 0 },
	{ "mmDIG4_DIG_FE_TEST_DEBUG_INDEX", REG_MMIO, 0x4e7c, NULL, 0, 0, 0 },
	{ "mmDIG4_DIG_FE_TEST_DEBUG_DATA", REG_MMIO, 0x4e7d, NULL, 0, 0, 0 },
	{ "mmDIG4_AFMT_CNTL", REG_MMIO, 0x4e7e, NULL, 0, 0, 0 },
	{ "mmDP4_DP_LINK_CNTL", REG_MMIO, 0x4ea0, NULL, 0, 0, 0 },
	{ "mmDP4_DP_PIXEL_FORMAT", REG_MMIO, 0x4ea1, NULL, 0, 0, 0 },
	{ "mmDP4_DP_MSA_COLORIMETRY", REG_MMIO, 0x4ea2, NULL, 0, 0, 0 },
	{ "mmDP4_DP_CONFIG", REG_MMIO, 0x4ea3, NULL, 0, 0, 0 },
	{ "mmDP4_DP_VID_STREAM_CNTL", REG_MMIO, 0x4ea4, NULL, 0, 0, 0 },
	{ "mmDP4_DP_STEER_FIFO", REG_MMIO, 0x4ea5, NULL, 0, 0, 0 },
	{ "mmDP4_DP_MSA_MISC", REG_MMIO, 0x4ea6, NULL, 0, 0, 0 },
	{ "mmDP4_DP_VID_TIMING", REG_MMIO, 0x4ea8, NULL, 0, 0, 0 },
	{ "mmDP4_DP_VID_N", REG_MMIO, 0x4ea9, NULL, 0, 0, 0 },
	{ "mmDP4_DP_VID_M", REG_MMIO, 0x4eaa, NULL, 0, 0, 0 },
	{ "mmDP4_DP_LINK_FRAMING_CNTL", REG_MMIO, 0x4eab, NULL, 0, 0, 0 },
	{ "mmDP4_DP_HBR2_EYE_PATTERN", REG_MMIO, 0x4eac, NULL, 0, 0, 0 },
	{ "mmDP4_DP_VID_MSA_VBID", REG_MMIO, 0x4ead, NULL, 0, 0, 0 },
	{ "mmDP4_DP_VID_INTERRUPT_CNTL", REG_MMIO, 0x4eae, NULL, 0, 0, 0 },
	{ "mmDP4_DP_DPHY_CNTL", REG_MMIO, 0x4eaf, NULL, 0, 0, 0 },
	{ "mmDP4_DP_DPHY_TRAINING_PATTERN_SEL", REG_MMIO, 0x4eb0, NULL, 0, 0, 0 },
	{ "mmDP4_DP_DPHY_SYM0", REG_MMIO, 0x4eb1, NULL, 0, 0, 0 },
	{ "mmDP4_DP_DPHY_SYM1", REG_MMIO, 0x4eb2, NULL, 0, 0, 0 },
	{ "mmDP4_DP_DPHY_SYM2", REG_MMIO, 0x4eb3, NULL, 0, 0, 0 },
	{ "mmDP4_DP_DPHY_8B10B_CNTL", REG_MMIO, 0x4eb4, NULL, 0, 0, 0 },
	{ "mmDP4_DP_DPHY_PRBS_CNTL", REG_MMIO, 0x4eb5, NULL, 0, 0, 0 },
	{ "mmDP4_DP_DPHY_SCRAM_CNTL", REG_MMIO, 0x4eb6, NULL, 0, 0, 0 },
	{ "mmDP4_DP_DPHY_CRC_EN", REG_MMIO, 0x4eb7, NULL, 0, 0, 0 },
	{ "mmDP4_DP_DPHY_CRC_CNTL", REG_MMIO, 0x4eb8, NULL, 0, 0, 0 },
	{ "mmDP4_DP_DPHY_CRC_RESULT", REG_MMIO, 0x4eb9, NULL, 0, 0, 0 },
	{ "mmDP4_DP_DPHY_CRC_MST_CNTL", REG_MMIO, 0x4eba, NULL, 0, 0, 0 },
	{ "mmDP4_DP_DPHY_CRC_MST_STATUS", REG_MMIO, 0x4ebb, NULL, 0, 0, 0 },
	{ "mmDP4_DP_DPHY_FAST_TRAINING", REG_MMIO, 0x4ebc, NULL, 0, 0, 0 },
	{ "mmDP4_DP_DPHY_FAST_TRAINING_STATUS", REG_MMIO, 0x4ebd, NULL, 0, 0, 0 },
	{ "mmDP4_DP_MSA_V_TIMING_OVERRIDE1", REG_MMIO, 0x4ebe, NULL, 0, 0, 0 },
	{ "mmDP4_DP_MSA_V_TIMING_OVERRIDE2", REG_MMIO, 0x4ebf, NULL, 0, 0, 0 },
	{ "mmDP4_DP_SEC_CNTL", REG_MMIO, 0x4ec3, NULL, 0, 0, 0 },
	{ "mmDP4_DP_SEC_CNTL1", REG_MMIO, 0x4ec4, NULL, 0, 0, 0 },
	{ "mmDP4_DP_SEC_FRAMING1", REG_MMIO, 0x4ec5, NULL, 0, 0, 0 },
	{ "mmDP4_DP_SEC_FRAMING2", REG_MMIO, 0x4ec6, NULL, 0, 0, 0 },
	{ "mmDP4_DP_SEC_FRAMING3", REG_MMIO, 0x4ec7, NULL, 0, 0, 0 },
	{ "mmDP4_DP_SEC_FRAMING4", REG_MMIO, 0x4ec8, NULL, 0, 0, 0 },
	{ "mmDP4_DP_SEC_AUD_N", REG_MMIO, 0x4ec9, NULL, 0, 0, 0 },
	{ "mmDP4_DP_SEC_AUD_N_READBACK", REG_MMIO, 0x4eca, NULL, 0, 0, 0 },
	{ "mmDP4_DP_SEC_AUD_M", REG_MMIO, 0x4ecb, NULL, 0, 0, 0 },
	{ "mmDP4_DP_SEC_AUD_M_READBACK", REG_MMIO, 0x4ecc, NULL, 0, 0, 0 },
	{ "mmDP4_DP_SEC_TIMESTAMP", REG_MMIO, 0x4ecd, NULL, 0, 0, 0 },
	{ "mmDP4_DP_SEC_PACKET_CNTL", REG_MMIO, 0x4ece, NULL, 0, 0, 0 },
	{ "mmDP4_DP_MSE_RATE_CNTL", REG_MMIO, 0x4ecf, NULL, 0, 0, 0 },
	{ "mmDP4_DP_MSE_RATE_UPDATE", REG_MMIO, 0x4ed1, NULL, 0, 0, 0 },
	{ "mmDP4_DP_MSE_SAT0", REG_MMIO, 0x4ed2, NULL, 0, 0, 0 },
	{ "mmDP4_DP_MSE_SAT1", REG_MMIO, 0x4ed3, NULL, 0, 0, 0 },
	{ "mmDP4_DP_MSE_SAT2", REG_MMIO, 0x4ed4, NULL, 0, 0, 0 },
	{ "mmDP4_DP_MSE_SAT_UPDATE", REG_MMIO, 0x4ed5, NULL, 0, 0, 0 },
	{ "mmDP4_DP_MSE_LINK_TIMING", REG_MMIO, 0x4ed6, NULL, 0, 0, 0 },
	{ "mmDP4_DP_MSE_MISC_CNTL", REG_MMIO, 0x4ed7, NULL, 0, 0, 0 },
	{ "mmDP4_DP_TEST_DEBUG_INDEX", REG_MMIO, 0x4ed8, NULL, 0, 0, 0 },
	{ "mmDP4_DP_TEST_DEBUG_DATA", REG_MMIO, 0x4ed9, NULL, 0, 0, 0 },
	{ "mmDP4_DP_FE_TEST_DEBUG_INDEX", REG_MMIO, 0x4eda, NULL, 0, 0, 0 },
	{ "mmDP4_DP_FE_TEST_DEBUG_DATA", REG_MMIO, 0x4edb, NULL, 0, 0, 0 },
	{ "mmDP4_DP_DPHY_BS_SR_SWAP_CNTL", REG_MMIO, 0x4edc, NULL, 0, 0, 0 },
	{ "mmDP4_DP_DPHY_HBR2_PATTERN_CONTROL", REG_MMIO, 0x4edd, NULL, 0, 0, 0 },
	{ "mmDIG5_DIG_FE_CNTL", REG_MMIO, 0x4f00, NULL, 0, 0, 0 },
	{ "mmDIG5_DIG_OUTPUT_CRC_CNTL", REG_MMIO, 0x4f01, NULL, 0, 0, 0 },
	{ "mmDIG5_DIG_OUTPUT_CRC_RESULT", REG_MMIO, 0x4f02, NULL, 0, 0, 0 },
	{ "mmDIG5_DIG_CLOCK_PATTERN", REG_MMIO, 0x4f03, NULL, 0, 0, 0 },
	{ "mmDIG5_DIG_TEST_PATTERN", REG_MMIO, 0x4f04, NULL, 0, 0, 0 },
	{ "mmDIG5_DIG_RANDOM_PATTERN_SEED", REG_MMIO, 0x4f05, NULL, 0, 0, 0 },
	{ "mmDIG5_DIG_FIFO_STATUS", REG_MMIO, 0x4f06, NULL, 0, 0, 0 },
	{ "mmDIG5_DIG_DISPCLK_SWITCH_CNTL", REG_MMIO, 0x4f07, NULL, 0, 0, 0 },
	{ "mmDIG5_DIG_DISPCLK_SWITCH_STATUS", REG_MMIO, 0x4f08, NULL, 0, 0, 0 },
	{ "mmDIG5_HDMI_CONTROL", REG_MMIO, 0x4f09, NULL, 0, 0, 0 },
	{ "mmDIG5_HDMI_STATUS", REG_MMIO, 0x4f0a, NULL, 0, 0, 0 },
	{ "mmDIG5_HDMI_AUDIO_PACKET_CONTROL", REG_MMIO, 0x4f0b, NULL, 0, 0, 0 },
	{ "mmDIG5_HDMI_ACR_PACKET_CONTROL", REG_MMIO, 0x4f0c, NULL, 0, 0, 0 },
	{ "mmDIG5_HDMI_VBI_PACKET_CONTROL", REG_MMIO, 0x4f0d, NULL, 0, 0, 0 },
	{ "mmDIG5_HDMI_INFOFRAME_CONTROL0", REG_MMIO, 0x4f0e, NULL, 0, 0, 0 },
	{ "mmDIG5_HDMI_INFOFRAME_CONTROL1", REG_MMIO, 0x4f0f, NULL, 0, 0, 0 },
	{ "mmDIG5_HDMI_GENERIC_PACKET_CONTROL0", REG_MMIO, 0x4f10, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_INTERRUPT_STATUS", REG_MMIO, 0x4f11, NULL, 0, 0, 0 },
	{ "mmDIG5_HDMI_GC", REG_MMIO, 0x4f13, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_AUDIO_PACKET_CONTROL2", REG_MMIO, 0x4f14, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_ISRC1_0", REG_MMIO, 0x4f15, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_ISRC1_1", REG_MMIO, 0x4f16, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_ISRC1_2", REG_MMIO, 0x4f17, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_ISRC1_3", REG_MMIO, 0x4f18, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_ISRC1_4", REG_MMIO, 0x4f19, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_ISRC2_0", REG_MMIO, 0x4f1a, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_ISRC2_1", REG_MMIO, 0x4f1b, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_ISRC2_2", REG_MMIO, 0x4f1c, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_ISRC2_3", REG_MMIO, 0x4f1d, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_AVI_INFO0", REG_MMIO, 0x4f1e, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_AVI_INFO1", REG_MMIO, 0x4f1f, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_AVI_INFO2", REG_MMIO, 0x4f20, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_AVI_INFO3", REG_MMIO, 0x4f21, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_MPEG_INFO0", REG_MMIO, 0x4f22, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_MPEG_INFO1", REG_MMIO, 0x4f23, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_GENERIC_HDR", REG_MMIO, 0x4f24, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_GENERIC_0", REG_MMIO, 0x4f25, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_GENERIC_1", REG_MMIO, 0x4f26, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_GENERIC_2", REG_MMIO, 0x4f27, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_GENERIC_3", REG_MMIO, 0x4f28, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_GENERIC_4", REG_MMIO, 0x4f29, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_GENERIC_5", REG_MMIO, 0x4f2a, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_GENERIC_6", REG_MMIO, 0x4f2b, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_GENERIC_7", REG_MMIO, 0x4f2c, NULL, 0, 0, 0 },
	{ "mmDIG5_HDMI_GENERIC_PACKET_CONTROL1", REG_MMIO, 0x4f2d, NULL, 0, 0, 0 },
	{ "mmDIG5_HDMI_ACR_32_0", REG_MMIO, 0x4f2e, NULL, 0, 0, 0 },
	{ "mmDIG5_HDMI_ACR_32_1", REG_MMIO, 0x4f2f, NULL, 0, 0, 0 },
	{ "mmDIG5_HDMI_ACR_44_0", REG_MMIO, 0x4f30, NULL, 0, 0, 0 },
	{ "mmDIG5_HDMI_ACR_44_1", REG_MMIO, 0x4f31, NULL, 0, 0, 0 },
	{ "mmDIG5_HDMI_ACR_48_0", REG_MMIO, 0x4f32, NULL, 0, 0, 0 },
	{ "mmDIG5_HDMI_ACR_48_1", REG_MMIO, 0x4f33, NULL, 0, 0, 0 },
	{ "mmDIG5_HDMI_ACR_STATUS_0", REG_MMIO, 0x4f34, NULL, 0, 0, 0 },
	{ "mmDIG5_HDMI_ACR_STATUS_1", REG_MMIO, 0x4f35, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_AUDIO_INFO0", REG_MMIO, 0x4f36, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_AUDIO_INFO1", REG_MMIO, 0x4f37, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_60958_0", REG_MMIO, 0x4f38, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_60958_1", REG_MMIO, 0x4f39, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_AUDIO_CRC_CONTROL", REG_MMIO, 0x4f3a, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_RAMP_CONTROL0", REG_MMIO, 0x4f3b, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_RAMP_CONTROL1", REG_MMIO, 0x4f3c, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_RAMP_CONTROL2", REG_MMIO, 0x4f3d, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_RAMP_CONTROL3", REG_MMIO, 0x4f3e, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_60958_2", REG_MMIO, 0x4f3f, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_AUDIO_CRC_RESULT", REG_MMIO, 0x4f40, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_STATUS", REG_MMIO, 0x4f41, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_AUDIO_PACKET_CONTROL", REG_MMIO, 0x4f42, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_VBI_PACKET_CONTROL", REG_MMIO, 0x4f43, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_INFOFRAME_CONTROL0", REG_MMIO, 0x4f44, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_AUDIO_SRC_CONTROL", REG_MMIO, 0x4f45, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_AUDIO_DBG_DTO_CNTL", REG_MMIO, 0x4f46, NULL, 0, 0, 0 },
	{ "mmDIG5_DIG_BE_CNTL", REG_MMIO, 0x4f47, NULL, 0, 0, 0 },
	{ "mmDIG5_DIG_BE_EN_CNTL", REG_MMIO, 0x4f48, NULL, 0, 0, 0 },
	{ "mmDIG5_TMDS_CNTL", REG_MMIO, 0x4f6b, NULL, 0, 0, 0 },
	{ "mmDIG5_TMDS_CONTROL_CHAR", REG_MMIO, 0x4f6c, NULL, 0, 0, 0 },
	{ "mmDIG5_TMDS_CONTROL0_FEEDBACK", REG_MMIO, 0x4f6d, NULL, 0, 0, 0 },
	{ "mmDIG5_TMDS_STEREOSYNC_CTL_SEL", REG_MMIO, 0x4f6e, NULL, 0, 0, 0 },
	{ "mmDIG5_TMDS_SYNC_CHAR_PATTERN_0_1", REG_MMIO, 0x4f6f, NULL, 0, 0, 0 },
	{ "mmDIG5_TMDS_SYNC_CHAR_PATTERN_2_3", REG_MMIO, 0x4f70, NULL, 0, 0, 0 },
	{ "mmDIG5_TMDS_DEBUG", REG_MMIO, 0x4f71, NULL, 0, 0, 0 },
	{ "mmDIG5_TMDS_CTL_BITS", REG_MMIO, 0x4f72, NULL, 0, 0, 0 },
	{ "mmDIG5_TMDS_DCBALANCER_CONTROL", REG_MMIO, 0x4f73, NULL, 0, 0, 0 },
	{ "mmDIG5_TMDS_CTL0_1_GEN_CNTL", REG_MMIO, 0x4f75, NULL, 0, 0, 0 },
	{ "mmDIG5_TMDS_CTL2_3_GEN_CNTL", REG_MMIO, 0x4f76, NULL, 0, 0, 0 },
	{ "mmDIG5_DIG_VERSION", REG_MMIO, 0x4f78, NULL, 0, 0, 0 },
	{ "mmDIG5_DIG_LANE_ENABLE", REG_MMIO, 0x4f79, NULL, 0, 0, 0 },
	{ "mmDIG5_DIG_TEST_DEBUG_INDEX", REG_MMIO, 0x4f7a, NULL, 0, 0, 0 },
	{ "mmDIG5_DIG_TEST_DEBUG_DATA", REG_MMIO, 0x4f7b, NULL, 0, 0, 0 },
	{ "mmDIG5_DIG_FE_TEST_DEBUG_INDEX", REG_MMIO, 0x4f7c, NULL, 0, 0, 0 },
	{ "mmDIG5_DIG_FE_TEST_DEBUG_DATA", REG_MMIO, 0x4f7d, NULL, 0, 0, 0 },
	{ "mmDIG5_AFMT_CNTL", REG_MMIO, 0x4f7e, NULL, 0, 0, 0 },
	{ "mmDP5_DP_LINK_CNTL", REG_MMIO, 0x4fa0, NULL, 0, 0, 0 },
	{ "mmDP5_DP_PIXEL_FORMAT", REG_MMIO, 0x4fa1, NULL, 0, 0, 0 },
	{ "mmDP5_DP_MSA_COLORIMETRY", REG_MMIO, 0x4fa2, NULL, 0, 0, 0 },
	{ "mmDP5_DP_CONFIG", REG_MMIO, 0x4fa3, NULL, 0, 0, 0 },
	{ "mmDP5_DP_VID_STREAM_CNTL", REG_MMIO, 0x4fa4, NULL, 0, 0, 0 },
	{ "mmDP5_DP_STEER_FIFO", REG_MMIO, 0x4fa5, NULL, 0, 0, 0 },
	{ "mmDP5_DP_MSA_MISC", REG_MMIO, 0x4fa6, NULL, 0, 0, 0 },
	{ "mmDP5_DP_VID_TIMING", REG_MMIO, 0x4fa8, NULL, 0, 0, 0 },
	{ "mmDP5_DP_VID_N", REG_MMIO, 0x4fa9, NULL, 0, 0, 0 },
	{ "mmDP5_DP_VID_M", REG_MMIO, 0x4faa, NULL, 0, 0, 0 },
	{ "mmDP5_DP_LINK_FRAMING_CNTL", REG_MMIO, 0x4fab, NULL, 0, 0, 0 },
	{ "mmDP5_DP_HBR2_EYE_PATTERN", REG_MMIO, 0x4fac, NULL, 0, 0, 0 },
	{ "mmDP5_DP_VID_MSA_VBID", REG_MMIO, 0x4fad, NULL, 0, 0, 0 },
	{ "mmDP5_DP_VID_INTERRUPT_CNTL", REG_MMIO, 0x4fae, NULL, 0, 0, 0 },
	{ "mmDP5_DP_DPHY_CNTL", REG_MMIO, 0x4faf, NULL, 0, 0, 0 },
	{ "mmDP5_DP_DPHY_TRAINING_PATTERN_SEL", REG_MMIO, 0x4fb0, NULL, 0, 0, 0 },
	{ "mmDP5_DP_DPHY_SYM0", REG_MMIO, 0x4fb1, NULL, 0, 0, 0 },
	{ "mmDP5_DP_DPHY_SYM1", REG_MMIO, 0x4fb2, NULL, 0, 0, 0 },
	{ "mmDP5_DP_DPHY_SYM2", REG_MMIO, 0x4fb3, NULL, 0, 0, 0 },
	{ "mmDP5_DP_DPHY_8B10B_CNTL", REG_MMIO, 0x4fb4, NULL, 0, 0, 0 },
	{ "mmDP5_DP_DPHY_PRBS_CNTL", REG_MMIO, 0x4fb5, NULL, 0, 0, 0 },
	{ "mmDP5_DP_DPHY_SCRAM_CNTL", REG_MMIO, 0x4fb6, NULL, 0, 0, 0 },
	{ "mmDP5_DP_DPHY_CRC_EN", REG_MMIO, 0x4fb7, NULL, 0, 0, 0 },
	{ "mmDP5_DP_DPHY_CRC_CNTL", REG_MMIO, 0x4fb8, NULL, 0, 0, 0 },
	{ "mmDP5_DP_DPHY_CRC_RESULT", REG_MMIO, 0x4fb9, NULL, 0, 0, 0 },
	{ "mmDP5_DP_DPHY_CRC_MST_CNTL", REG_MMIO, 0x4fba, NULL, 0, 0, 0 },
	{ "mmDP5_DP_DPHY_CRC_MST_STATUS", REG_MMIO, 0x4fbb, NULL, 0, 0, 0 },
	{ "mmDP5_DP_DPHY_FAST_TRAINING", REG_MMIO, 0x4fbc, NULL, 0, 0, 0 },
	{ "mmDP5_DP_DPHY_FAST_TRAINING_STATUS", REG_MMIO, 0x4fbd, NULL, 0, 0, 0 },
	{ "mmDP5_DP_MSA_V_TIMING_OVERRIDE1", REG_MMIO, 0x4fbe, NULL, 0, 0, 0 },
	{ "mmDP5_DP_MSA_V_TIMING_OVERRIDE2", REG_MMIO, 0x4fbf, NULL, 0, 0, 0 },
	{ "mmDP5_DP_SEC_CNTL", REG_MMIO, 0x4fc3, NULL, 0, 0, 0 },
	{ "mmDP5_DP_SEC_CNTL1", REG_MMIO, 0x4fc4, NULL, 0, 0, 0 },
	{ "mmDP5_DP_SEC_FRAMING1", REG_MMIO, 0x4fc5, NULL, 0, 0, 0 },
	{ "mmDP5_DP_SEC_FRAMING2", REG_MMIO, 0x4fc6, NULL, 0, 0, 0 },
	{ "mmDP5_DP_SEC_FRAMING3", REG_MMIO, 0x4fc7, NULL, 0, 0, 0 },
	{ "mmDP5_DP_SEC_FRAMING4", REG_MMIO, 0x4fc8, NULL, 0, 0, 0 },
	{ "mmDP5_DP_SEC_AUD_N", REG_MMIO, 0x4fc9, NULL, 0, 0, 0 },
	{ "mmDP5_DP_SEC_AUD_N_READBACK", REG_MMIO, 0x4fca, NULL, 0, 0, 0 },
	{ "mmDP5_DP_SEC_AUD_M", REG_MMIO, 0x4fcb, NULL, 0, 0, 0 },
	{ "mmDP5_DP_SEC_AUD_M_READBACK", REG_MMIO, 0x4fcc, NULL, 0, 0, 0 },
	{ "mmDP5_DP_SEC_TIMESTAMP", REG_MMIO, 0x4fcd, NULL, 0, 0, 0 },
	{ "mmDP5_DP_SEC_PACKET_CNTL", REG_MMIO, 0x4fce, NULL, 0, 0, 0 },
	{ "mmDP5_DP_MSE_RATE_CNTL", REG_MMIO, 0x4fcf, NULL, 0, 0, 0 },
	{ "mmDP5_DP_MSE_RATE_UPDATE", REG_MMIO, 0x4fd1, NULL, 0, 0, 0 },
	{ "mmDP5_DP_MSE_SAT0", REG_MMIO, 0x4fd2, NULL, 0, 0, 0 },
	{ "mmDP5_DP_MSE_SAT1", REG_MMIO, 0x4fd3, NULL, 0, 0, 0 },
	{ "mmDP5_DP_MSE_SAT2", REG_MMIO, 0x4fd4, NULL, 0, 0, 0 },
	{ "mmDP5_DP_MSE_SAT_UPDATE", REG_MMIO, 0x4fd5, NULL, 0, 0, 0 },
	{ "mmDP5_DP_MSE_LINK_TIMING", REG_MMIO, 0x4fd6, NULL, 0, 0, 0 },
	{ "mmDP5_DP_MSE_MISC_CNTL", REG_MMIO, 0x4fd7, NULL, 0, 0, 0 },
	{ "mmDP5_DP_TEST_DEBUG_INDEX", REG_MMIO, 0x4fd8, NULL, 0, 0, 0 },
	{ "mmDP5_DP_TEST_DEBUG_DATA", REG_MMIO, 0x4fd9, NULL, 0, 0, 0 },
	{ "mmDP5_DP_FE_TEST_DEBUG_INDEX", REG_MMIO, 0x4fda, NULL, 0, 0, 0 },
	{ "mmDP5_DP_FE_TEST_DEBUG_DATA", REG_MMIO, 0x4fdb, NULL, 0, 0, 0 },
	{ "mmDP5_DP_DPHY_BS_SR_SWAP_CNTL", REG_MMIO, 0x4fdc, NULL, 0, 0, 0 },
	{ "mmDP5_DP_DPHY_HBR2_PATTERN_CONTROL", REG_MMIO, 0x4fdd, NULL, 0, 0, 0 },
	{ "ixCRT05", REG_SMC, 0x5, &ixCRT05[0], sizeof(ixCRT05)/sizeof(ixCRT05[0]), 0, 0 },
	{ "ixATTR05", REG_SMC, 0x5, &ixATTR05[0], sizeof(ixATTR05)/sizeof(ixATTR05[0]), 0, 0 },
	{ "ixDCIO_DEBUG5", REG_SMC, 0x5, &ixDCIO_DEBUG5[0], sizeof(ixDCIO_DEBUG5)/sizeof(ixDCIO_DEBUG5[0]), 0, 0 },
	{ "ixAUDIO_DESCRIPTOR4", REG_SMC, 0x5, &ixAUDIO_DESCRIPTOR4[0], sizeof(ixAUDIO_DESCRIPTOR4)/sizeof(ixAUDIO_DESCRIPTOR4[0]), 0, 0 },
	{ "ixAZALIA_STREAM_DEBUG", REG_SMC, 0x5, &ixAZALIA_STREAM_DEBUG[0], sizeof(ixAZALIA_STREAM_DEBUG)/sizeof(ixAZALIA_STREAM_DEBUG[0]), 0, 0 },
	{ "ixAZALIA_CRC0_CHANNEL5", REG_SMC, 0x5, &ixAZALIA_CRC0_CHANNEL5[0], sizeof(ixAZALIA_CRC0_CHANNEL5)/sizeof(ixAZALIA_CRC0_CHANNEL5[0]), 0, 0 },
	{ "ixDPGV0_DEBUG04_DMIFARB", REG_SMC, 0x5, NULL, 0, 0, 0 },
	{ "ixAZALIA_INPUT_CRC0_CHANNEL5", REG_SMC, 0x5, &ixAZALIA_INPUT_CRC0_CHANNEL5[0], sizeof(ixAZALIA_INPUT_CRC0_CHANNEL5)/sizeof(ixAZALIA_INPUT_CRC0_CHANNEL5[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS", REG_SMC, 0x5, &ixAZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS[0], sizeof(ixAZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS)/sizeof(ixAZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS", REG_SMC, 0x5, &ixAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS[0], sizeof(ixAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS)/sizeof(ixAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION", REG_SMC, 0x53, &ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION[0], sizeof(ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION)/sizeof(ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL", REG_SMC, 0x54, &ixAZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL", REG_SMC, 0x54, &ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL[0], sizeof(ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL)/sizeof(ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL[0]), 0, 0 },
	{ "mmDIG6_DIG_FE_CNTL", REG_MMIO, 0x5400, NULL, 0, 0, 0 },
	{ "mmDIG6_DIG_OUTPUT_CRC_CNTL", REG_MMIO, 0x5401, NULL, 0, 0, 0 },
	{ "mmDIG6_DIG_OUTPUT_CRC_RESULT", REG_MMIO, 0x5402, NULL, 0, 0, 0 },
	{ "mmDIG6_DIG_CLOCK_PATTERN", REG_MMIO, 0x5403, NULL, 0, 0, 0 },
	{ "mmDIG6_DIG_TEST_PATTERN", REG_MMIO, 0x5404, NULL, 0, 0, 0 },
	{ "mmDIG6_DIG_RANDOM_PATTERN_SEED", REG_MMIO, 0x5405, NULL, 0, 0, 0 },
	{ "mmDIG6_DIG_FIFO_STATUS", REG_MMIO, 0x5406, NULL, 0, 0, 0 },
	{ "mmDIG6_DIG_DISPCLK_SWITCH_CNTL", REG_MMIO, 0x5407, NULL, 0, 0, 0 },
	{ "mmDIG6_DIG_DISPCLK_SWITCH_STATUS", REG_MMIO, 0x5408, NULL, 0, 0, 0 },
	{ "mmDIG6_HDMI_CONTROL", REG_MMIO, 0x5409, NULL, 0, 0, 0 },
	{ "mmDIG6_HDMI_STATUS", REG_MMIO, 0x540a, NULL, 0, 0, 0 },
	{ "mmDIG6_HDMI_AUDIO_PACKET_CONTROL", REG_MMIO, 0x540b, NULL, 0, 0, 0 },
	{ "mmDIG6_HDMI_ACR_PACKET_CONTROL", REG_MMIO, 0x540c, NULL, 0, 0, 0 },
	{ "mmDIG6_HDMI_VBI_PACKET_CONTROL", REG_MMIO, 0x540d, NULL, 0, 0, 0 },
	{ "mmDIG6_HDMI_INFOFRAME_CONTROL0", REG_MMIO, 0x540e, NULL, 0, 0, 0 },
	{ "mmDIG6_HDMI_INFOFRAME_CONTROL1", REG_MMIO, 0x540f, NULL, 0, 0, 0 },
	{ "mmDIG6_HDMI_GENERIC_PACKET_CONTROL0", REG_MMIO, 0x5410, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_INTERRUPT_STATUS", REG_MMIO, 0x5411, NULL, 0, 0, 0 },
	{ "mmDIG6_HDMI_GC", REG_MMIO, 0x5413, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_AUDIO_PACKET_CONTROL2", REG_MMIO, 0x5414, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_ISRC1_0", REG_MMIO, 0x5415, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_ISRC1_1", REG_MMIO, 0x5416, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_ISRC1_2", REG_MMIO, 0x5417, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_ISRC1_3", REG_MMIO, 0x5418, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_ISRC1_4", REG_MMIO, 0x5419, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_ISRC2_0", REG_MMIO, 0x541a, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_ISRC2_1", REG_MMIO, 0x541b, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_ISRC2_2", REG_MMIO, 0x541c, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_ISRC2_3", REG_MMIO, 0x541d, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_AVI_INFO0", REG_MMIO, 0x541e, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_AVI_INFO1", REG_MMIO, 0x541f, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_AVI_INFO2", REG_MMIO, 0x5420, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_AVI_INFO3", REG_MMIO, 0x5421, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_MPEG_INFO0", REG_MMIO, 0x5422, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_MPEG_INFO1", REG_MMIO, 0x5423, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_GENERIC_HDR", REG_MMIO, 0x5424, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_GENERIC_0", REG_MMIO, 0x5425, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_GENERIC_1", REG_MMIO, 0x5426, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_GENERIC_2", REG_MMIO, 0x5427, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_GENERIC_3", REG_MMIO, 0x5428, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_GENERIC_4", REG_MMIO, 0x5429, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_GENERIC_5", REG_MMIO, 0x542a, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_GENERIC_6", REG_MMIO, 0x542b, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_GENERIC_7", REG_MMIO, 0x542c, NULL, 0, 0, 0 },
	{ "mmDIG6_HDMI_GENERIC_PACKET_CONTROL1", REG_MMIO, 0x542d, NULL, 0, 0, 0 },
	{ "mmDIG6_HDMI_ACR_32_0", REG_MMIO, 0x542e, NULL, 0, 0, 0 },
	{ "mmDIG6_HDMI_ACR_32_1", REG_MMIO, 0x542f, NULL, 0, 0, 0 },
	{ "mmDIG6_HDMI_ACR_44_0", REG_MMIO, 0x5430, NULL, 0, 0, 0 },
	{ "mmDIG6_HDMI_ACR_44_1", REG_MMIO, 0x5431, NULL, 0, 0, 0 },
	{ "mmDIG6_HDMI_ACR_48_0", REG_MMIO, 0x5432, NULL, 0, 0, 0 },
	{ "mmDIG6_HDMI_ACR_48_1", REG_MMIO, 0x5433, NULL, 0, 0, 0 },
	{ "mmDIG6_HDMI_ACR_STATUS_0", REG_MMIO, 0x5434, NULL, 0, 0, 0 },
	{ "mmDIG6_HDMI_ACR_STATUS_1", REG_MMIO, 0x5435, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_AUDIO_INFO0", REG_MMIO, 0x5436, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_AUDIO_INFO1", REG_MMIO, 0x5437, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_60958_0", REG_MMIO, 0x5438, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_60958_1", REG_MMIO, 0x5439, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_AUDIO_CRC_CONTROL", REG_MMIO, 0x543a, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_RAMP_CONTROL0", REG_MMIO, 0x543b, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_RAMP_CONTROL1", REG_MMIO, 0x543c, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_RAMP_CONTROL2", REG_MMIO, 0x543d, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_RAMP_CONTROL3", REG_MMIO, 0x543e, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_60958_2", REG_MMIO, 0x543f, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_AUDIO_CRC_RESULT", REG_MMIO, 0x5440, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_STATUS", REG_MMIO, 0x5441, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_AUDIO_PACKET_CONTROL", REG_MMIO, 0x5442, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_VBI_PACKET_CONTROL", REG_MMIO, 0x5443, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_INFOFRAME_CONTROL0", REG_MMIO, 0x5444, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_AUDIO_SRC_CONTROL", REG_MMIO, 0x5445, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_AUDIO_DBG_DTO_CNTL", REG_MMIO, 0x5446, NULL, 0, 0, 0 },
	{ "mmDIG6_DIG_BE_CNTL", REG_MMIO, 0x5447, NULL, 0, 0, 0 },
	{ "mmDIG6_DIG_BE_EN_CNTL", REG_MMIO, 0x5448, NULL, 0, 0, 0 },
	{ "mmDIG6_TMDS_CNTL", REG_MMIO, 0x546b, NULL, 0, 0, 0 },
	{ "mmDIG6_TMDS_CONTROL_CHAR", REG_MMIO, 0x546c, NULL, 0, 0, 0 },
	{ "mmDIG6_TMDS_CONTROL0_FEEDBACK", REG_MMIO, 0x546d, NULL, 0, 0, 0 },
	{ "mmDIG6_TMDS_STEREOSYNC_CTL_SEL", REG_MMIO, 0x546e, NULL, 0, 0, 0 },
	{ "mmDIG6_TMDS_SYNC_CHAR_PATTERN_0_1", REG_MMIO, 0x546f, NULL, 0, 0, 0 },
	{ "mmDIG6_TMDS_SYNC_CHAR_PATTERN_2_3", REG_MMIO, 0x5470, NULL, 0, 0, 0 },
	{ "mmDIG6_TMDS_DEBUG", REG_MMIO, 0x5471, NULL, 0, 0, 0 },
	{ "mmDIG6_TMDS_CTL_BITS", REG_MMIO, 0x5472, NULL, 0, 0, 0 },
	{ "mmDIG6_TMDS_DCBALANCER_CONTROL", REG_MMIO, 0x5473, NULL, 0, 0, 0 },
	{ "mmDIG6_TMDS_CTL0_1_GEN_CNTL", REG_MMIO, 0x5475, NULL, 0, 0, 0 },
	{ "mmDIG6_TMDS_CTL2_3_GEN_CNTL", REG_MMIO, 0x5476, NULL, 0, 0, 0 },
	{ "mmDIG6_DIG_VERSION", REG_MMIO, 0x5478, NULL, 0, 0, 0 },
	{ "mmDIG6_DIG_LANE_ENABLE", REG_MMIO, 0x5479, NULL, 0, 0, 0 },
	{ "mmDIG6_DIG_TEST_DEBUG_INDEX", REG_MMIO, 0x547a, NULL, 0, 0, 0 },
	{ "mmDIG6_DIG_TEST_DEBUG_DATA", REG_MMIO, 0x547b, NULL, 0, 0, 0 },
	{ "mmDIG6_DIG_FE_TEST_DEBUG_INDEX", REG_MMIO, 0x547c, NULL, 0, 0, 0 },
	{ "mmDIG6_DIG_FE_TEST_DEBUG_DATA", REG_MMIO, 0x547d, NULL, 0, 0, 0 },
	{ "mmDIG6_AFMT_CNTL", REG_MMIO, 0x547e, NULL, 0, 0, 0 },
	{ "mmDP6_DP_LINK_CNTL", REG_MMIO, 0x54a0, NULL, 0, 0, 0 },
	{ "mmDP6_DP_PIXEL_FORMAT", REG_MMIO, 0x54a1, NULL, 0, 0, 0 },
	{ "mmDP6_DP_MSA_COLORIMETRY", REG_MMIO, 0x54a2, NULL, 0, 0, 0 },
	{ "mmDP6_DP_CONFIG", REG_MMIO, 0x54a3, NULL, 0, 0, 0 },
	{ "mmDP6_DP_VID_STREAM_CNTL", REG_MMIO, 0x54a4, NULL, 0, 0, 0 },
	{ "mmDP6_DP_STEER_FIFO", REG_MMIO, 0x54a5, NULL, 0, 0, 0 },
	{ "mmDP6_DP_MSA_MISC", REG_MMIO, 0x54a6, NULL, 0, 0, 0 },
	{ "mmDP6_DP_VID_TIMING", REG_MMIO, 0x54a8, NULL, 0, 0, 0 },
	{ "mmDP6_DP_VID_N", REG_MMIO, 0x54a9, NULL, 0, 0, 0 },
	{ "mmDP6_DP_VID_M", REG_MMIO, 0x54aa, NULL, 0, 0, 0 },
	{ "mmDP6_DP_LINK_FRAMING_CNTL", REG_MMIO, 0x54ab, NULL, 0, 0, 0 },
	{ "mmDP6_DP_HBR2_EYE_PATTERN", REG_MMIO, 0x54ac, NULL, 0, 0, 0 },
	{ "mmDP6_DP_VID_MSA_VBID", REG_MMIO, 0x54ad, NULL, 0, 0, 0 },
	{ "mmDP6_DP_VID_INTERRUPT_CNTL", REG_MMIO, 0x54ae, NULL, 0, 0, 0 },
	{ "mmDP6_DP_DPHY_CNTL", REG_MMIO, 0x54af, NULL, 0, 0, 0 },
	{ "mmDP6_DP_DPHY_TRAINING_PATTERN_SEL", REG_MMIO, 0x54b0, NULL, 0, 0, 0 },
	{ "mmDP6_DP_DPHY_SYM0", REG_MMIO, 0x54b1, NULL, 0, 0, 0 },
	{ "mmDP6_DP_DPHY_SYM1", REG_MMIO, 0x54b2, NULL, 0, 0, 0 },
	{ "mmDP6_DP_DPHY_SYM2", REG_MMIO, 0x54b3, NULL, 0, 0, 0 },
	{ "mmDP6_DP_DPHY_8B10B_CNTL", REG_MMIO, 0x54b4, NULL, 0, 0, 0 },
	{ "mmDP6_DP_DPHY_PRBS_CNTL", REG_MMIO, 0x54b5, NULL, 0, 0, 0 },
	{ "mmDP6_DP_DPHY_SCRAM_CNTL", REG_MMIO, 0x54b6, NULL, 0, 0, 0 },
	{ "mmDP6_DP_DPHY_CRC_EN", REG_MMIO, 0x54b7, NULL, 0, 0, 0 },
	{ "mmDP6_DP_DPHY_CRC_CNTL", REG_MMIO, 0x54b8, NULL, 0, 0, 0 },
	{ "mmDP6_DP_DPHY_CRC_RESULT", REG_MMIO, 0x54b9, NULL, 0, 0, 0 },
	{ "mmDP6_DP_DPHY_CRC_MST_CNTL", REG_MMIO, 0x54ba, NULL, 0, 0, 0 },
	{ "mmDP6_DP_DPHY_CRC_MST_STATUS", REG_MMIO, 0x54bb, NULL, 0, 0, 0 },
	{ "mmDP6_DP_DPHY_FAST_TRAINING", REG_MMIO, 0x54bc, NULL, 0, 0, 0 },
	{ "mmDP6_DP_DPHY_FAST_TRAINING_STATUS", REG_MMIO, 0x54bd, NULL, 0, 0, 0 },
	{ "mmDP6_DP_MSA_V_TIMING_OVERRIDE1", REG_MMIO, 0x54be, NULL, 0, 0, 0 },
	{ "mmDP6_DP_MSA_V_TIMING_OVERRIDE2", REG_MMIO, 0x54bf, NULL, 0, 0, 0 },
	{ "mmDP6_DP_SEC_CNTL", REG_MMIO, 0x54c3, NULL, 0, 0, 0 },
	{ "mmDP6_DP_SEC_CNTL1", REG_MMIO, 0x54c4, NULL, 0, 0, 0 },
	{ "mmDP6_DP_SEC_FRAMING1", REG_MMIO, 0x54c5, NULL, 0, 0, 0 },
	{ "mmDP6_DP_SEC_FRAMING2", REG_MMIO, 0x54c6, NULL, 0, 0, 0 },
	{ "mmDP6_DP_SEC_FRAMING3", REG_MMIO, 0x54c7, NULL, 0, 0, 0 },
	{ "mmDP6_DP_SEC_FRAMING4", REG_MMIO, 0x54c8, NULL, 0, 0, 0 },
	{ "mmDP6_DP_SEC_AUD_N", REG_MMIO, 0x54c9, NULL, 0, 0, 0 },
	{ "mmDP6_DP_SEC_AUD_N_READBACK", REG_MMIO, 0x54ca, NULL, 0, 0, 0 },
	{ "mmDP6_DP_SEC_AUD_M", REG_MMIO, 0x54cb, NULL, 0, 0, 0 },
	{ "mmDP6_DP_SEC_AUD_M_READBACK", REG_MMIO, 0x54cc, NULL, 0, 0, 0 },
	{ "mmDP6_DP_SEC_TIMESTAMP", REG_MMIO, 0x54cd, NULL, 0, 0, 0 },
	{ "mmDP6_DP_SEC_PACKET_CNTL", REG_MMIO, 0x54ce, NULL, 0, 0, 0 },
	{ "mmDP6_DP_MSE_RATE_CNTL", REG_MMIO, 0x54cf, NULL, 0, 0, 0 },
	{ "mmDP6_DP_MSE_RATE_UPDATE", REG_MMIO, 0x54d1, NULL, 0, 0, 0 },
	{ "mmDP6_DP_MSE_SAT0", REG_MMIO, 0x54d2, NULL, 0, 0, 0 },
	{ "mmDP6_DP_MSE_SAT1", REG_MMIO, 0x54d3, NULL, 0, 0, 0 },
	{ "mmDP6_DP_MSE_SAT2", REG_MMIO, 0x54d4, NULL, 0, 0, 0 },
	{ "mmDP6_DP_MSE_SAT_UPDATE", REG_MMIO, 0x54d5, NULL, 0, 0, 0 },
	{ "mmDP6_DP_MSE_LINK_TIMING", REG_MMIO, 0x54d6, NULL, 0, 0, 0 },
	{ "mmDP6_DP_MSE_MISC_CNTL", REG_MMIO, 0x54d7, NULL, 0, 0, 0 },
	{ "mmDP6_DP_TEST_DEBUG_INDEX", REG_MMIO, 0x54d8, NULL, 0, 0, 0 },
	{ "mmDP6_DP_TEST_DEBUG_DATA", REG_MMIO, 0x54d9, NULL, 0, 0, 0 },
	{ "mmDP6_DP_FE_TEST_DEBUG_INDEX", REG_MMIO, 0x54da, NULL, 0, 0, 0 },
	{ "mmDP6_DP_FE_TEST_DEBUG_DATA", REG_MMIO, 0x54db, NULL, 0, 0, 0 },
	{ "mmDP6_DP_DPHY_BS_SR_SWAP_CNTL", REG_MMIO, 0x54dc, NULL, 0, 0, 0 },
	{ "mmDP6_DP_DPHY_HBR2_PATTERN_CONTROL", REG_MMIO, 0x54dd, NULL, 0, 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE", REG_SMC, 0x55, &ixAZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE", REG_SMC, 0x55, &ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0], sizeof(ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE)/sizeof(ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT", REG_SMC, 0x56, &ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT", REG_SMC, 0x56, &ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0], sizeof(ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT)/sizeof(ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0]), 0, 0 },
	{ "mmDIG7_DIG_FE_CNTL", REG_MMIO, 0x5600, NULL, 0, 0, 0 },
	{ "mmDIG7_DIG_OUTPUT_CRC_CNTL", REG_MMIO, 0x5601, NULL, 0, 0, 0 },
	{ "mmDIG7_DIG_OUTPUT_CRC_RESULT", REG_MMIO, 0x5602, NULL, 0, 0, 0 },
	{ "mmDIG7_DIG_CLOCK_PATTERN", REG_MMIO, 0x5603, NULL, 0, 0, 0 },
	{ "mmDIG7_DIG_TEST_PATTERN", REG_MMIO, 0x5604, NULL, 0, 0, 0 },
	{ "mmDIG7_DIG_RANDOM_PATTERN_SEED", REG_MMIO, 0x5605, NULL, 0, 0, 0 },
	{ "mmDIG7_DIG_FIFO_STATUS", REG_MMIO, 0x5606, NULL, 0, 0, 0 },
	{ "mmDIG7_DIG_DISPCLK_SWITCH_CNTL", REG_MMIO, 0x5607, NULL, 0, 0, 0 },
	{ "mmDIG7_DIG_DISPCLK_SWITCH_STATUS", REG_MMIO, 0x5608, NULL, 0, 0, 0 },
	{ "mmDIG7_HDMI_CONTROL", REG_MMIO, 0x5609, NULL, 0, 0, 0 },
	{ "mmDIG7_HDMI_STATUS", REG_MMIO, 0x560a, NULL, 0, 0, 0 },
	{ "mmDIG7_HDMI_AUDIO_PACKET_CONTROL", REG_MMIO, 0x560b, NULL, 0, 0, 0 },
	{ "mmDIG7_HDMI_ACR_PACKET_CONTROL", REG_MMIO, 0x560c, NULL, 0, 0, 0 },
	{ "mmDIG7_HDMI_VBI_PACKET_CONTROL", REG_MMIO, 0x560d, NULL, 0, 0, 0 },
	{ "mmDIG7_HDMI_INFOFRAME_CONTROL0", REG_MMIO, 0x560e, NULL, 0, 0, 0 },
	{ "mmDIG7_HDMI_INFOFRAME_CONTROL1", REG_MMIO, 0x560f, NULL, 0, 0, 0 },
	{ "mmDIG7_HDMI_GENERIC_PACKET_CONTROL0", REG_MMIO, 0x5610, NULL, 0, 0, 0 },
	{ "mmDIG7_AFMT_INTERRUPT_STATUS", REG_MMIO, 0x5611, NULL, 0, 0, 0 },
	{ "mmDIG7_HDMI_GC", REG_MMIO, 0x5613, NULL, 0, 0, 0 },
	{ "mmDIG7_AFMT_AUDIO_PACKET_CONTROL2", REG_MMIO, 0x5614, NULL, 0, 0, 0 },
	{ "mmDIG7_AFMT_ISRC1_0", REG_MMIO, 0x5615, NULL, 0, 0, 0 },
	{ "mmDIG7_AFMT_ISRC1_1", REG_MMIO, 0x5616, NULL, 0, 0, 0 },
	{ "mmDIG7_AFMT_ISRC1_2", REG_MMIO, 0x5617, NULL, 0, 0, 0 },
	{ "mmDIG7_AFMT_ISRC1_3", REG_MMIO, 0x5618, NULL, 0, 0, 0 },
	{ "mmDIG7_AFMT_ISRC1_4", REG_MMIO, 0x5619, NULL, 0, 0, 0 },
	{ "mmDIG7_AFMT_ISRC2_0", REG_MMIO, 0x561a, NULL, 0, 0, 0 },
	{ "mmDIG7_AFMT_ISRC2_1", REG_MMIO, 0x561b, NULL, 0, 0, 0 },
	{ "mmDIG7_AFMT_ISRC2_2", REG_MMIO, 0x561c, NULL, 0, 0, 0 },
	{ "mmDIG7_AFMT_ISRC2_3", REG_MMIO, 0x561d, NULL, 0, 0, 0 },
	{ "mmDIG7_AFMT_AVI_INFO0", REG_MMIO, 0x561e, NULL, 0, 0, 0 },
	{ "mmDIG7_AFMT_AVI_INFO1", REG_MMIO, 0x561f, NULL, 0, 0, 0 },
	{ "mmDIG7_AFMT_AVI_INFO2", REG_MMIO, 0x5620, NULL, 0, 0, 0 },
	{ "mmDIG7_AFMT_AVI_INFO3", REG_MMIO, 0x5621, NULL, 0, 0, 0 },
	{ "mmDIG7_AFMT_MPEG_INFO0", REG_MMIO, 0x5622, NULL, 0, 0, 0 },
	{ "mmDIG7_AFMT_MPEG_INFO1", REG_MMIO, 0x5623, NULL, 0, 0, 0 },
	{ "mmDIG7_AFMT_GENERIC_HDR", REG_MMIO, 0x5624, NULL, 0, 0, 0 },
	{ "mmDIG7_AFMT_GENERIC_0", REG_MMIO, 0x5625, NULL, 0, 0, 0 },
	{ "mmDIG7_AFMT_GENERIC_1", REG_MMIO, 0x5626, NULL, 0, 0, 0 },
	{ "mmDIG7_AFMT_GENERIC_2", REG_MMIO, 0x5627, NULL, 0, 0, 0 },
	{ "mmDIG7_AFMT_GENERIC_3", REG_MMIO, 0x5628, NULL, 0, 0, 0 },
	{ "mmDIG7_AFMT_GENERIC_4", REG_MMIO, 0x5629, NULL, 0, 0, 0 },
	{ "mmDIG7_AFMT_GENERIC_5", REG_MMIO, 0x562a, NULL, 0, 0, 0 },
	{ "mmDIG7_AFMT_GENERIC_6", REG_MMIO, 0x562b, NULL, 0, 0, 0 },
	{ "mmDIG7_AFMT_GENERIC_7", REG_MMIO, 0x562c, NULL, 0, 0, 0 },
	{ "mmDIG7_HDMI_GENERIC_PACKET_CONTROL1", REG_MMIO, 0x562d, NULL, 0, 0, 0 },
	{ "mmDIG7_HDMI_ACR_32_0", REG_MMIO, 0x562e, NULL, 0, 0, 0 },
	{ "mmDIG7_HDMI_ACR_32_1", REG_MMIO, 0x562f, NULL, 0, 0, 0 },
	{ "mmDIG7_HDMI_ACR_44_0", REG_MMIO, 0x5630, NULL, 0, 0, 0 },
	{ "mmDIG7_HDMI_ACR_44_1", REG_MMIO, 0x5631, NULL, 0, 0, 0 },
	{ "mmDIG7_HDMI_ACR_48_0", REG_MMIO, 0x5632, NULL, 0, 0, 0 },
	{ "mmDIG7_HDMI_ACR_48_1", REG_MMIO, 0x5633, NULL, 0, 0, 0 },
	{ "mmDIG7_HDMI_ACR_STATUS_0", REG_MMIO, 0x5634, NULL, 0, 0, 0 },
	{ "mmDIG7_HDMI_ACR_STATUS_1", REG_MMIO, 0x5635, NULL, 0, 0, 0 },
	{ "mmDIG7_AFMT_AUDIO_INFO0", REG_MMIO, 0x5636, NULL, 0, 0, 0 },
	{ "mmDIG7_AFMT_AUDIO_INFO1", REG_MMIO, 0x5637, NULL, 0, 0, 0 },
	{ "mmDIG7_AFMT_60958_0", REG_MMIO, 0x5638, NULL, 0, 0, 0 },
	{ "mmDIG7_AFMT_60958_1", REG_MMIO, 0x5639, NULL, 0, 0, 0 },
	{ "mmDIG7_AFMT_AUDIO_CRC_CONTROL", REG_MMIO, 0x563a, NULL, 0, 0, 0 },
	{ "mmDIG7_AFMT_RAMP_CONTROL0", REG_MMIO, 0x563b, NULL, 0, 0, 0 },
	{ "mmDIG7_AFMT_RAMP_CONTROL1", REG_MMIO, 0x563c, NULL, 0, 0, 0 },
	{ "mmDIG7_AFMT_RAMP_CONTROL2", REG_MMIO, 0x563d, NULL, 0, 0, 0 },
	{ "mmDIG7_AFMT_RAMP_CONTROL3", REG_MMIO, 0x563e, NULL, 0, 0, 0 },
	{ "mmDIG7_AFMT_60958_2", REG_MMIO, 0x563f, NULL, 0, 0, 0 },
	{ "mmDIG7_AFMT_AUDIO_CRC_RESULT", REG_MMIO, 0x5640, NULL, 0, 0, 0 },
	{ "mmDIG7_AFMT_STATUS", REG_MMIO, 0x5641, NULL, 0, 0, 0 },
	{ "mmDIG7_AFMT_AUDIO_PACKET_CONTROL", REG_MMIO, 0x5642, NULL, 0, 0, 0 },
	{ "mmDIG7_AFMT_VBI_PACKET_CONTROL", REG_MMIO, 0x5643, NULL, 0, 0, 0 },
	{ "mmDIG7_AFMT_INFOFRAME_CONTROL0", REG_MMIO, 0x5644, NULL, 0, 0, 0 },
	{ "mmDIG7_AFMT_AUDIO_SRC_CONTROL", REG_MMIO, 0x5645, NULL, 0, 0, 0 },
	{ "mmDIG7_AFMT_AUDIO_DBG_DTO_CNTL", REG_MMIO, 0x5646, NULL, 0, 0, 0 },
	{ "mmDIG7_DIG_BE_CNTL", REG_MMIO, 0x5647, NULL, 0, 0, 0 },
	{ "mmDIG7_DIG_BE_EN_CNTL", REG_MMIO, 0x5648, NULL, 0, 0, 0 },
	{ "mmDIG7_TMDS_CNTL", REG_MMIO, 0x566b, NULL, 0, 0, 0 },
	{ "mmDIG7_TMDS_CONTROL_CHAR", REG_MMIO, 0x566c, NULL, 0, 0, 0 },
	{ "mmDIG7_TMDS_CONTROL0_FEEDBACK", REG_MMIO, 0x566d, NULL, 0, 0, 0 },
	{ "mmDIG7_TMDS_STEREOSYNC_CTL_SEL", REG_MMIO, 0x566e, NULL, 0, 0, 0 },
	{ "mmDIG7_TMDS_SYNC_CHAR_PATTERN_0_1", REG_MMIO, 0x566f, NULL, 0, 0, 0 },
	{ "mmDIG7_TMDS_SYNC_CHAR_PATTERN_2_3", REG_MMIO, 0x5670, NULL, 0, 0, 0 },
	{ "mmDIG7_TMDS_DEBUG", REG_MMIO, 0x5671, NULL, 0, 0, 0 },
	{ "mmDIG7_TMDS_CTL_BITS", REG_MMIO, 0x5672, NULL, 0, 0, 0 },
	{ "mmDIG7_TMDS_DCBALANCER_CONTROL", REG_MMIO, 0x5673, NULL, 0, 0, 0 },
	{ "mmDIG7_TMDS_CTL0_1_GEN_CNTL", REG_MMIO, 0x5675, NULL, 0, 0, 0 },
	{ "mmDIG7_TMDS_CTL2_3_GEN_CNTL", REG_MMIO, 0x5676, NULL, 0, 0, 0 },
	{ "mmDIG7_DIG_VERSION", REG_MMIO, 0x5678, NULL, 0, 0, 0 },
	{ "mmDIG7_DIG_LANE_ENABLE", REG_MMIO, 0x5679, NULL, 0, 0, 0 },
	{ "mmDIG7_DIG_TEST_DEBUG_INDEX", REG_MMIO, 0x567a, NULL, 0, 0, 0 },
	{ "mmDIG7_DIG_TEST_DEBUG_DATA", REG_MMIO, 0x567b, NULL, 0, 0, 0 },
	{ "mmDIG7_DIG_FE_TEST_DEBUG_INDEX", REG_MMIO, 0x567c, NULL, 0, 0, 0 },
	{ "mmDIG7_DIG_FE_TEST_DEBUG_DATA", REG_MMIO, 0x567d, NULL, 0, 0, 0 },
	{ "mmDIG7_AFMT_CNTL", REG_MMIO, 0x567e, NULL, 0, 0, 0 },
	{ "mmDP7_DP_LINK_CNTL", REG_MMIO, 0x56a0, NULL, 0, 0, 0 },
	{ "mmDP7_DP_PIXEL_FORMAT", REG_MMIO, 0x56a1, NULL, 0, 0, 0 },
	{ "mmDP7_DP_MSA_COLORIMETRY", REG_MMIO, 0x56a2, NULL, 0, 0, 0 },
	{ "mmDP7_DP_CONFIG", REG_MMIO, 0x56a3, NULL, 0, 0, 0 },
	{ "mmDP7_DP_VID_STREAM_CNTL", REG_MMIO, 0x56a4, NULL, 0, 0, 0 },
	{ "mmDP7_DP_STEER_FIFO", REG_MMIO, 0x56a5, NULL, 0, 0, 0 },
	{ "mmDP7_DP_MSA_MISC", REG_MMIO, 0x56a6, NULL, 0, 0, 0 },
	{ "mmDP7_DP_VID_TIMING", REG_MMIO, 0x56a8, NULL, 0, 0, 0 },
	{ "mmDP7_DP_VID_N", REG_MMIO, 0x56a9, NULL, 0, 0, 0 },
	{ "mmDP7_DP_VID_M", REG_MMIO, 0x56aa, NULL, 0, 0, 0 },
	{ "mmDP7_DP_LINK_FRAMING_CNTL", REG_MMIO, 0x56ab, NULL, 0, 0, 0 },
	{ "mmDP7_DP_HBR2_EYE_PATTERN", REG_MMIO, 0x56ac, NULL, 0, 0, 0 },
	{ "mmDP7_DP_VID_MSA_VBID", REG_MMIO, 0x56ad, NULL, 0, 0, 0 },
	{ "mmDP7_DP_VID_INTERRUPT_CNTL", REG_MMIO, 0x56ae, NULL, 0, 0, 0 },
	{ "mmDP7_DP_DPHY_CNTL", REG_MMIO, 0x56af, NULL, 0, 0, 0 },
	{ "mmDP7_DP_DPHY_TRAINING_PATTERN_SEL", REG_MMIO, 0x56b0, NULL, 0, 0, 0 },
	{ "mmDP7_DP_DPHY_SYM0", REG_MMIO, 0x56b1, NULL, 0, 0, 0 },
	{ "mmDP7_DP_DPHY_SYM1", REG_MMIO, 0x56b2, NULL, 0, 0, 0 },
	{ "mmDP7_DP_DPHY_SYM2", REG_MMIO, 0x56b3, NULL, 0, 0, 0 },
	{ "mmDP7_DP_DPHY_8B10B_CNTL", REG_MMIO, 0x56b4, NULL, 0, 0, 0 },
	{ "mmDP7_DP_DPHY_PRBS_CNTL", REG_MMIO, 0x56b5, NULL, 0, 0, 0 },
	{ "mmDP8_DP_DPHY_SCRAM_CNTL", REG_MMIO, 0x56b6, NULL, 0, 0, 0 },
	{ "mmDP7_DP_DPHY_CRC_EN", REG_MMIO, 0x56b7, NULL, 0, 0, 0 },
	{ "mmDP7_DP_DPHY_CRC_CNTL", REG_MMIO, 0x56b8, NULL, 0, 0, 0 },
	{ "mmDP7_DP_DPHY_CRC_RESULT", REG_MMIO, 0x56b9, NULL, 0, 0, 0 },
	{ "mmDP7_DP_DPHY_CRC_MST_CNTL", REG_MMIO, 0x56ba, NULL, 0, 0, 0 },
	{ "mmDP7_DP_DPHY_CRC_MST_STATUS", REG_MMIO, 0x56bb, NULL, 0, 0, 0 },
	{ "mmDP7_DP_DPHY_FAST_TRAINING", REG_MMIO, 0x56bc, NULL, 0, 0, 0 },
	{ "mmDP7_DP_DPHY_FAST_TRAINING_STATUS", REG_MMIO, 0x56bd, NULL, 0, 0, 0 },
	{ "mmDP7_DP_MSA_V_TIMING_OVERRIDE1", REG_MMIO, 0x56be, NULL, 0, 0, 0 },
	{ "mmDP7_DP_MSA_V_TIMING_OVERRIDE2", REG_MMIO, 0x56bf, NULL, 0, 0, 0 },
	{ "mmDP7_DP_SEC_CNTL", REG_MMIO, 0x56c3, NULL, 0, 0, 0 },
	{ "mmDP7_DP_SEC_CNTL1", REG_MMIO, 0x56c4, NULL, 0, 0, 0 },
	{ "mmDP7_DP_SEC_FRAMING1", REG_MMIO, 0x56c5, NULL, 0, 0, 0 },
	{ "mmDP7_DP_SEC_FRAMING2", REG_MMIO, 0x56c6, NULL, 0, 0, 0 },
	{ "mmDP7_DP_SEC_FRAMING3", REG_MMIO, 0x56c7, NULL, 0, 0, 0 },
	{ "mmDP7_DP_SEC_FRAMING4", REG_MMIO, 0x56c8, NULL, 0, 0, 0 },
	{ "mmDP7_DP_SEC_AUD_N", REG_MMIO, 0x56c9, NULL, 0, 0, 0 },
	{ "mmDP7_DP_SEC_AUD_N_READBACK", REG_MMIO, 0x56ca, NULL, 0, 0, 0 },
	{ "mmDP7_DP_SEC_AUD_M", REG_MMIO, 0x56cb, NULL, 0, 0, 0 },
	{ "mmDP7_DP_SEC_AUD_M_READBACK", REG_MMIO, 0x56cc, NULL, 0, 0, 0 },
	{ "mmDP7_DP_SEC_TIMESTAMP", REG_MMIO, 0x56cd, NULL, 0, 0, 0 },
	{ "mmDP7_DP_SEC_PACKET_CNTL", REG_MMIO, 0x56ce, NULL, 0, 0, 0 },
	{ "mmDP7_DP_MSE_RATE_CNTL", REG_MMIO, 0x56cf, NULL, 0, 0, 0 },
	{ "mmDP7_DP_MSE_RATE_UPDATE", REG_MMIO, 0x56d1, NULL, 0, 0, 0 },
	{ "mmDP7_DP_MSE_SAT0", REG_MMIO, 0x56d2, NULL, 0, 0, 0 },
	{ "mmDP7_DP_MSE_SAT1", REG_MMIO, 0x56d3, NULL, 0, 0, 0 },
	{ "mmDP7_DP_MSE_SAT2", REG_MMIO, 0x56d4, NULL, 0, 0, 0 },
	{ "mmDP7_DP_MSE_SAT_UPDATE", REG_MMIO, 0x56d5, NULL, 0, 0, 0 },
	{ "mmDP7_DP_MSE_LINK_TIMING", REG_MMIO, 0x56d6, NULL, 0, 0, 0 },
	{ "mmDP7_DP_MSE_MISC_CNTL", REG_MMIO, 0x56d7, NULL, 0, 0, 0 },
	{ "mmDP7_DP_TEST_DEBUG_INDEX", REG_MMIO, 0x56d8, NULL, 0, 0, 0 },
	{ "mmDP7_DP_TEST_DEBUG_DATA", REG_MMIO, 0x56d9, NULL, 0, 0, 0 },
	{ "mmDP7_DP_FE_TEST_DEBUG_INDEX", REG_MMIO, 0x56da, NULL, 0, 0, 0 },
	{ "mmDP7_DP_FE_TEST_DEBUG_DATA", REG_MMIO, 0x56db, NULL, 0, 0, 0 },
	{ "mmDP7_DP_DPHY_BS_SR_SWAP_CNTL", REG_MMIO, 0x56dc, NULL, 0, 0, 0 },
	{ "mmDP7_DP_DPHY_HBR2_PATTERN_CONTROL", REG_MMIO, 0x56dd, NULL, 0, 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2", REG_SMC, 0x57, &ixAZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2[0]), 0, 0 },
	{ "mmDIG8_DIG_FE_CNTL", REG_MMIO, 0x5700, NULL, 0, 0, 0 },
	{ "mmDIG8_DIG_OUTPUT_CRC_CNTL", REG_MMIO, 0x5701, NULL, 0, 0, 0 },
	{ "mmDIG8_DIG_OUTPUT_CRC_RESULT", REG_MMIO, 0x5702, NULL, 0, 0, 0 },
	{ "mmDIG8_DIG_CLOCK_PATTERN", REG_MMIO, 0x5703, NULL, 0, 0, 0 },
	{ "mmDIG8_DIG_TEST_PATTERN", REG_MMIO, 0x5704, NULL, 0, 0, 0 },
	{ "mmDIG8_DIG_RANDOM_PATTERN_SEED", REG_MMIO, 0x5705, NULL, 0, 0, 0 },
	{ "mmDIG8_DIG_FIFO_STATUS", REG_MMIO, 0x5706, NULL, 0, 0, 0 },
	{ "mmDIG8_DIG_DISPCLK_SWITCH_CNTL", REG_MMIO, 0x5707, NULL, 0, 0, 0 },
	{ "mmDIG8_DIG_DISPCLK_SWITCH_STATUS", REG_MMIO, 0x5708, NULL, 0, 0, 0 },
	{ "mmDIG8_HDMI_CONTROL", REG_MMIO, 0x5709, NULL, 0, 0, 0 },
	{ "mmDIG8_HDMI_STATUS", REG_MMIO, 0x570a, NULL, 0, 0, 0 },
	{ "mmDIG8_HDMI_AUDIO_PACKET_CONTROL", REG_MMIO, 0x570b, NULL, 0, 0, 0 },
	{ "mmDIG8_HDMI_ACR_PACKET_CONTROL", REG_MMIO, 0x570c, NULL, 0, 0, 0 },
	{ "mmDIG8_HDMI_VBI_PACKET_CONTROL", REG_MMIO, 0x570d, NULL, 0, 0, 0 },
	{ "mmDIG8_HDMI_INFOFRAME_CONTROL0", REG_MMIO, 0x570e, NULL, 0, 0, 0 },
	{ "mmDIG8_HDMI_INFOFRAME_CONTROL1", REG_MMIO, 0x570f, NULL, 0, 0, 0 },
	{ "mmDIG8_HDMI_GENERIC_PACKET_CONTROL0", REG_MMIO, 0x5710, NULL, 0, 0, 0 },
	{ "mmDIG8_AFMT_INTERRUPT_STATUS", REG_MMIO, 0x5711, NULL, 0, 0, 0 },
	{ "mmDIG8_HDMI_GC", REG_MMIO, 0x5713, NULL, 0, 0, 0 },
	{ "mmDIG8_AFMT_AUDIO_PACKET_CONTROL2", REG_MMIO, 0x5714, NULL, 0, 0, 0 },
	{ "mmDIG8_AFMT_ISRC1_0", REG_MMIO, 0x5715, NULL, 0, 0, 0 },
	{ "mmDIG8_AFMT_ISRC1_1", REG_MMIO, 0x5716, NULL, 0, 0, 0 },
	{ "mmDIG8_AFMT_ISRC1_2", REG_MMIO, 0x5717, NULL, 0, 0, 0 },
	{ "mmDIG8_AFMT_ISRC1_3", REG_MMIO, 0x5718, NULL, 0, 0, 0 },
	{ "mmDIG8_AFMT_ISRC1_4", REG_MMIO, 0x5719, NULL, 0, 0, 0 },
	{ "mmDIG8_AFMT_ISRC2_0", REG_MMIO, 0x571a, NULL, 0, 0, 0 },
	{ "mmDIG8_AFMT_ISRC2_1", REG_MMIO, 0x571b, NULL, 0, 0, 0 },
	{ "mmDIG8_AFMT_ISRC2_2", REG_MMIO, 0x571c, NULL, 0, 0, 0 },
	{ "mmDIG8_AFMT_ISRC2_3", REG_MMIO, 0x571d, NULL, 0, 0, 0 },
	{ "mmDIG8_AFMT_AVI_INFO0", REG_MMIO, 0x571e, NULL, 0, 0, 0 },
	{ "mmDIG8_AFMT_AVI_INFO1", REG_MMIO, 0x571f, NULL, 0, 0, 0 },
	{ "mmDIG8_AFMT_AVI_INFO2", REG_MMIO, 0x5720, NULL, 0, 0, 0 },
	{ "mmDIG8_AFMT_AVI_INFO3", REG_MMIO, 0x5721, NULL, 0, 0, 0 },
	{ "mmDIG8_AFMT_MPEG_INFO0", REG_MMIO, 0x5722, NULL, 0, 0, 0 },
	{ "mmDIG8_AFMT_MPEG_INFO1", REG_MMIO, 0x5723, NULL, 0, 0, 0 },
	{ "mmDIG8_AFMT_GENERIC_HDR", REG_MMIO, 0x5724, NULL, 0, 0, 0 },
	{ "mmDIG8_AFMT_GENERIC_0", REG_MMIO, 0x5725, NULL, 0, 0, 0 },
	{ "mmDIG8_AFMT_GENERIC_1", REG_MMIO, 0x5726, NULL, 0, 0, 0 },
	{ "mmDIG8_AFMT_GENERIC_2", REG_MMIO, 0x5727, NULL, 0, 0, 0 },
	{ "mmDIG8_AFMT_GENERIC_3", REG_MMIO, 0x5728, NULL, 0, 0, 0 },
	{ "mmDIG8_AFMT_GENERIC_4", REG_MMIO, 0x5729, NULL, 0, 0, 0 },
	{ "mmDIG8_AFMT_GENERIC_5", REG_MMIO, 0x572a, NULL, 0, 0, 0 },
	{ "mmDIG8_AFMT_GENERIC_6", REG_MMIO, 0x572b, NULL, 0, 0, 0 },
	{ "mmDIG8_AFMT_GENERIC_7", REG_MMIO, 0x572c, NULL, 0, 0, 0 },
	{ "mmDIG8_HDMI_GENERIC_PACKET_CONTROL1", REG_MMIO, 0x572d, NULL, 0, 0, 0 },
	{ "mmDIG8_HDMI_ACR_32_0", REG_MMIO, 0x572e, NULL, 0, 0, 0 },
	{ "mmDIG8_HDMI_ACR_32_1", REG_MMIO, 0x572f, NULL, 0, 0, 0 },
	{ "mmDIG8_HDMI_ACR_44_0", REG_MMIO, 0x5730, NULL, 0, 0, 0 },
	{ "mmDIG8_HDMI_ACR_44_1", REG_MMIO, 0x5731, NULL, 0, 0, 0 },
	{ "mmDIG8_HDMI_ACR_48_0", REG_MMIO, 0x5732, NULL, 0, 0, 0 },
	{ "mmDIG8_HDMI_ACR_48_1", REG_MMIO, 0x5733, NULL, 0, 0, 0 },
	{ "mmDIG8_HDMI_ACR_STATUS_0", REG_MMIO, 0x5734, NULL, 0, 0, 0 },
	{ "mmDIG8_HDMI_ACR_STATUS_1", REG_MMIO, 0x5735, NULL, 0, 0, 0 },
	{ "mmDIG8_AFMT_AUDIO_INFO0", REG_MMIO, 0x5736, NULL, 0, 0, 0 },
	{ "mmDIG8_AFMT_AUDIO_INFO1", REG_MMIO, 0x5737, NULL, 0, 0, 0 },
	{ "mmDIG8_AFMT_60958_0", REG_MMIO, 0x5738, NULL, 0, 0, 0 },
	{ "mmDIG8_AFMT_60958_1", REG_MMIO, 0x5739, NULL, 0, 0, 0 },
	{ "mmDIG8_AFMT_AUDIO_CRC_CONTROL", REG_MMIO, 0x573a, NULL, 0, 0, 0 },
	{ "mmDIG8_AFMT_RAMP_CONTROL0", REG_MMIO, 0x573b, NULL, 0, 0, 0 },
	{ "mmDIG8_AFMT_RAMP_CONTROL1", REG_MMIO, 0x573c, NULL, 0, 0, 0 },
	{ "mmDIG8_AFMT_RAMP_CONTROL2", REG_MMIO, 0x573d, NULL, 0, 0, 0 },
	{ "mmDIG8_AFMT_RAMP_CONTROL3", REG_MMIO, 0x573e, NULL, 0, 0, 0 },
	{ "mmDIG8_AFMT_60958_2", REG_MMIO, 0x573f, NULL, 0, 0, 0 },
	{ "mmDIG8_AFMT_AUDIO_CRC_RESULT", REG_MMIO, 0x5740, NULL, 0, 0, 0 },
	{ "mmDIG8_AFMT_STATUS", REG_MMIO, 0x5741, NULL, 0, 0, 0 },
	{ "mmDIG8_AFMT_AUDIO_PACKET_CONTROL", REG_MMIO, 0x5742, NULL, 0, 0, 0 },
	{ "mmDIG8_AFMT_VBI_PACKET_CONTROL", REG_MMIO, 0x5743, NULL, 0, 0, 0 },
	{ "mmDIG8_AFMT_INFOFRAME_CONTROL0", REG_MMIO, 0x5744, NULL, 0, 0, 0 },
	{ "mmDIG8_AFMT_AUDIO_SRC_CONTROL", REG_MMIO, 0x5745, NULL, 0, 0, 0 },
	{ "mmDIG8_AFMT_AUDIO_DBG_DTO_CNTL", REG_MMIO, 0x5746, NULL, 0, 0, 0 },
	{ "mmDIG8_DIG_BE_CNTL", REG_MMIO, 0x5747, NULL, 0, 0, 0 },
	{ "mmDIG8_DIG_BE_EN_CNTL", REG_MMIO, 0x5748, NULL, 0, 0, 0 },
	{ "mmDIG8_TMDS_CNTL", REG_MMIO, 0x576b, NULL, 0, 0, 0 },
	{ "mmDIG8_TMDS_CONTROL_CHAR", REG_MMIO, 0x576c, NULL, 0, 0, 0 },
	{ "mmDIG8_TMDS_CONTROL0_FEEDBACK", REG_MMIO, 0x576d, NULL, 0, 0, 0 },
	{ "mmDIG8_TMDS_STEREOSYNC_CTL_SEL", REG_MMIO, 0x576e, NULL, 0, 0, 0 },
	{ "mmDIG8_TMDS_SYNC_CHAR_PATTERN_0_1", REG_MMIO, 0x576f, NULL, 0, 0, 0 },
	{ "mmDIG8_TMDS_SYNC_CHAR_PATTERN_2_3", REG_MMIO, 0x5770, NULL, 0, 0, 0 },
	{ "mmDIG8_TMDS_DEBUG", REG_MMIO, 0x5771, NULL, 0, 0, 0 },
	{ "mmDIG8_TMDS_CTL_BITS", REG_MMIO, 0x5772, NULL, 0, 0, 0 },
	{ "mmDIG8_TMDS_DCBALANCER_CONTROL", REG_MMIO, 0x5773, NULL, 0, 0, 0 },
	{ "mmDIG8_TMDS_CTL0_1_GEN_CNTL", REG_MMIO, 0x5775, NULL, 0, 0, 0 },
	{ "mmDIG8_TMDS_CTL2_3_GEN_CNTL", REG_MMIO, 0x5776, NULL, 0, 0, 0 },
	{ "mmDIG8_DIG_VERSION", REG_MMIO, 0x5778, NULL, 0, 0, 0 },
	{ "mmDIG8_DIG_LANE_ENABLE", REG_MMIO, 0x5779, NULL, 0, 0, 0 },
	{ "mmDIG8_DIG_TEST_DEBUG_INDEX", REG_MMIO, 0x577a, NULL, 0, 0, 0 },
	{ "mmDIG8_DIG_TEST_DEBUG_DATA", REG_MMIO, 0x577b, NULL, 0, 0, 0 },
	{ "mmDIG8_DIG_FE_TEST_DEBUG_INDEX", REG_MMIO, 0x577c, NULL, 0, 0, 0 },
	{ "mmDIG8_DIG_FE_TEST_DEBUG_DATA", REG_MMIO, 0x577d, NULL, 0, 0, 0 },
	{ "mmDIG8_AFMT_CNTL", REG_MMIO, 0x577e, NULL, 0, 0, 0 },
	{ "mmDP8_DP_LINK_CNTL", REG_MMIO, 0x57a0, NULL, 0, 0, 0 },
	{ "mmDP8_DP_PIXEL_FORMAT", REG_MMIO, 0x57a1, NULL, 0, 0, 0 },
	{ "mmDP8_DP_MSA_COLORIMETRY", REG_MMIO, 0x57a2, NULL, 0, 0, 0 },
	{ "mmDP8_DP_CONFIG", REG_MMIO, 0x57a3, NULL, 0, 0, 0 },
	{ "mmDP8_DP_VID_STREAM_CNTL", REG_MMIO, 0x57a4, NULL, 0, 0, 0 },
	{ "mmDP8_DP_STEER_FIFO", REG_MMIO, 0x57a5, NULL, 0, 0, 0 },
	{ "mmDP8_DP_MSA_MISC", REG_MMIO, 0x57a6, NULL, 0, 0, 0 },
	{ "mmDP8_DP_VID_TIMING", REG_MMIO, 0x57a8, NULL, 0, 0, 0 },
	{ "mmDP8_DP_VID_N", REG_MMIO, 0x57a9, NULL, 0, 0, 0 },
	{ "mmDP8_DP_VID_M", REG_MMIO, 0x57aa, NULL, 0, 0, 0 },
	{ "mmDP8_DP_LINK_FRAMING_CNTL", REG_MMIO, 0x57ab, NULL, 0, 0, 0 },
	{ "mmDP8_DP_HBR2_EYE_PATTERN", REG_MMIO, 0x57ac, NULL, 0, 0, 0 },
	{ "mmDP8_DP_VID_MSA_VBID", REG_MMIO, 0x57ad, NULL, 0, 0, 0 },
	{ "mmDP8_DP_VID_INTERRUPT_CNTL", REG_MMIO, 0x57ae, NULL, 0, 0, 0 },
	{ "mmDP8_DP_DPHY_CNTL", REG_MMIO, 0x57af, NULL, 0, 0, 0 },
	{ "mmDP8_DP_DPHY_TRAINING_PATTERN_SEL", REG_MMIO, 0x57b0, NULL, 0, 0, 0 },
	{ "mmDP8_DP_DPHY_SYM0", REG_MMIO, 0x57b1, NULL, 0, 0, 0 },
	{ "mmDP8_DP_DPHY_SYM1", REG_MMIO, 0x57b2, NULL, 0, 0, 0 },
	{ "mmDP8_DP_DPHY_SYM2", REG_MMIO, 0x57b3, NULL, 0, 0, 0 },
	{ "mmDP8_DP_DPHY_8B10B_CNTL", REG_MMIO, 0x57b4, NULL, 0, 0, 0 },
	{ "mmDP8_DP_DPHY_PRBS_CNTL", REG_MMIO, 0x57b5, NULL, 0, 0, 0 },
	{ "mmDP8_DP_DPHY_CRC_EN", REG_MMIO, 0x57b7, NULL, 0, 0, 0 },
	{ "mmDP8_DP_DPHY_CRC_CNTL", REG_MMIO, 0x57b8, NULL, 0, 0, 0 },
	{ "mmDP8_DP_DPHY_CRC_RESULT", REG_MMIO, 0x57b9, NULL, 0, 0, 0 },
	{ "mmDP8_DP_DPHY_CRC_MST_CNTL", REG_MMIO, 0x57ba, NULL, 0, 0, 0 },
	{ "mmDP8_DP_DPHY_CRC_MST_STATUS", REG_MMIO, 0x57bb, NULL, 0, 0, 0 },
	{ "mmDP8_DP_DPHY_FAST_TRAINING", REG_MMIO, 0x57bc, NULL, 0, 0, 0 },
	{ "mmDP8_DP_DPHY_FAST_TRAINING_STATUS", REG_MMIO, 0x57bd, NULL, 0, 0, 0 },
	{ "mmDP8_DP_MSA_V_TIMING_OVERRIDE1", REG_MMIO, 0x57be, NULL, 0, 0, 0 },
	{ "mmDP8_DP_MSA_V_TIMING_OVERRIDE2", REG_MMIO, 0x57bf, NULL, 0, 0, 0 },
	{ "mmDP8_DP_SEC_CNTL", REG_MMIO, 0x57c3, NULL, 0, 0, 0 },
	{ "mmDP8_DP_SEC_CNTL1", REG_MMIO, 0x57c4, NULL, 0, 0, 0 },
	{ "mmDP8_DP_SEC_FRAMING1", REG_MMIO, 0x57c5, NULL, 0, 0, 0 },
	{ "mmDP8_DP_SEC_FRAMING2", REG_MMIO, 0x57c6, NULL, 0, 0, 0 },
	{ "mmDP8_DP_SEC_FRAMING3", REG_MMIO, 0x57c7, NULL, 0, 0, 0 },
	{ "mmDP8_DP_SEC_FRAMING4", REG_MMIO, 0x57c8, NULL, 0, 0, 0 },
	{ "mmDP8_DP_SEC_AUD_N", REG_MMIO, 0x57c9, NULL, 0, 0, 0 },
	{ "mmDP8_DP_SEC_AUD_N_READBACK", REG_MMIO, 0x57ca, NULL, 0, 0, 0 },
	{ "mmDP8_DP_SEC_AUD_M", REG_MMIO, 0x57cb, NULL, 0, 0, 0 },
	{ "mmDP8_DP_SEC_AUD_M_READBACK", REG_MMIO, 0x57cc, NULL, 0, 0, 0 },
	{ "mmDP8_DP_SEC_TIMESTAMP", REG_MMIO, 0x57cd, NULL, 0, 0, 0 },
	{ "mmDP8_DP_SEC_PACKET_CNTL", REG_MMIO, 0x57ce, NULL, 0, 0, 0 },
	{ "mmDP8_DP_MSE_RATE_CNTL", REG_MMIO, 0x57cf, NULL, 0, 0, 0 },
	{ "mmDP8_DP_MSE_RATE_UPDATE", REG_MMIO, 0x57d1, NULL, 0, 0, 0 },
	{ "mmDP8_DP_MSE_SAT0", REG_MMIO, 0x57d2, NULL, 0, 0, 0 },
	{ "mmDP8_DP_MSE_SAT1", REG_MMIO, 0x57d3, NULL, 0, 0, 0 },
	{ "mmDP8_DP_MSE_SAT2", REG_MMIO, 0x57d4, NULL, 0, 0, 0 },
	{ "mmDP8_DP_MSE_SAT_UPDATE", REG_MMIO, 0x57d5, NULL, 0, 0, 0 },
	{ "mmDP8_DP_MSE_LINK_TIMING", REG_MMIO, 0x57d6, NULL, 0, 0, 0 },
	{ "mmDP8_DP_MSE_MISC_CNTL", REG_MMIO, 0x57d7, NULL, 0, 0, 0 },
	{ "mmDP8_DP_TEST_DEBUG_INDEX", REG_MMIO, 0x57d8, NULL, 0, 0, 0 },
	{ "mmDP8_DP_TEST_DEBUG_DATA", REG_MMIO, 0x57d9, NULL, 0, 0, 0 },
	{ "mmDP8_DP_FE_TEST_DEBUG_INDEX", REG_MMIO, 0x57da, NULL, 0, 0, 0 },
	{ "mmDP8_DP_FE_TEST_DEBUG_DATA", REG_MMIO, 0x57db, NULL, 0, 0, 0 },
	{ "mmDP8_DP_DPHY_BS_SR_SWAP_CNTL", REG_MMIO, 0x57dc, NULL, 0, 0, 0 },
	{ "mmDP8_DP_DPHY_HBR2_PATTERN_CONTROL", REG_MMIO, 0x57dd, NULL, 0, 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE", REG_SMC, 0x58, &ixAZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE[0]), 0, 0 },
	{ "ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0", REG_SMC, 0x59, &ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0[0], sizeof(ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0)/sizeof(ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0[0]), 0, 0 },
	{ "mmDC_PERFMON10_PERFCOUNTER_CNTL", REG_MMIO, 0x59a0, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON10_PERFCOUNTER_STATE", REG_MMIO, 0x59a1, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON10_PERFMON_CVALUE_INT_MISC", REG_MMIO, 0x59a2, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON10_PERFMON_CNTL", REG_MMIO, 0x59a3, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON10_PERFMON_CVALUE_LOW", REG_MMIO, 0x59a4, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON10_PERFMON_HI", REG_MMIO, 0x59a5, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON10_PERFMON_LOW", REG_MMIO, 0x59a6, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON10_PERFMON_TEST_DEBUG_INDEX", REG_MMIO, 0x59a7, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON10_PERFMON_TEST_DEBUG_DATA", REG_MMIO, 0x59a8, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON10_PERFMON_CNTL2", REG_MMIO, 0x59aa, NULL, 0, 0, 0 },
	{ "mmAZF0STREAM8_AZALIA_STREAM_INDEX", REG_MMIO, 0x59c0, NULL, 0, 0, 0 },
	{ "mmAZF0STREAM8_AZALIA_STREAM_DATA", REG_MMIO, 0x59c1, NULL, 0, 0, 0 },
	{ "mmAZF0STREAM9_AZALIA_STREAM_INDEX", REG_MMIO, 0x59c2, NULL, 0, 0, 0 },
	{ "mmAZF0STREAM9_AZALIA_STREAM_DATA", REG_MMIO, 0x59c3, NULL, 0, 0, 0 },
	{ "mmAZF0STREAM10_AZALIA_STREAM_INDEX", REG_MMIO, 0x59c4, NULL, 0, 0, 0 },
	{ "mmAZF0STREAM10_AZALIA_STREAM_DATA", REG_MMIO, 0x59c5, NULL, 0, 0, 0 },
	{ "mmAZF0STREAM11_AZALIA_STREAM_INDEX", REG_MMIO, 0x59c6, NULL, 0, 0, 0 },
	{ "mmAZF0STREAM11_AZALIA_STREAM_DATA", REG_MMIO, 0x59c7, NULL, 0, 0, 0 },
	{ "mmAZF0STREAM12_AZALIA_STREAM_INDEX", REG_MMIO, 0x59c8, NULL, 0, 0, 0 },
	{ "mmAZF0STREAM12_AZALIA_STREAM_DATA", REG_MMIO, 0x59c9, NULL, 0, 0, 0 },
	{ "mmAZF0STREAM13_AZALIA_STREAM_INDEX", REG_MMIO, 0x59ca, NULL, 0, 0, 0 },
	{ "mmAZF0STREAM13_AZALIA_STREAM_DATA", REG_MMIO, 0x59cb, NULL, 0, 0, 0 },
	{ "mmAZF0STREAM14_AZALIA_STREAM_INDEX", REG_MMIO, 0x59cc, NULL, 0, 0, 0 },
	{ "mmAZF0STREAM14_AZALIA_STREAM_DATA", REG_MMIO, 0x59cd, NULL, 0, 0, 0 },
	{ "mmAZF0STREAM15_AZALIA_STREAM_INDEX", REG_MMIO, 0x59ce, NULL, 0, 0, 0 },
	{ "mmAZF0STREAM15_AZALIA_STREAM_DATA", REG_MMIO, 0x59cf, NULL, 0, 0, 0 },
	{ "mmAZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX", REG_MMIO, 0x59d4, &mmAZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX[0], sizeof(mmAZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX)/sizeof(mmAZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX[0]), 0, 0 },
	{ "mmAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX", REG_MMIO, 0x59d4, NULL, 0, 0, 0 },
	{ "mmAZALIA_F0_CODEC_INPUT_ENDPOINT_DATA", REG_MMIO, 0x59d5, &mmAZALIA_F0_CODEC_INPUT_ENDPOINT_DATA[0], sizeof(mmAZALIA_F0_CODEC_INPUT_ENDPOINT_DATA)/sizeof(mmAZALIA_F0_CODEC_INPUT_ENDPOINT_DATA[0]), 0, 0 },
	{ "mmAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA", REG_MMIO, 0x59d5, NULL, 0, 0, 0 },
	{ "mmAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX", REG_MMIO, 0x59d8, NULL, 0, 0, 0 },
	{ "mmAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA", REG_MMIO, 0x59d9, NULL, 0, 0, 0 },
	{ "mmAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX", REG_MMIO, 0x59dc, NULL, 0, 0, 0 },
	{ "mmAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA", REG_MMIO, 0x59dd, NULL, 0, 0, 0 },
	{ "mmAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX", REG_MMIO, 0x59e0, NULL, 0, 0, 0 },
	{ "mmAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA", REG_MMIO, 0x59e1, NULL, 0, 0, 0 },
	{ "mmAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX", REG_MMIO, 0x59e4, NULL, 0, 0, 0 },
	{ "mmAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA", REG_MMIO, 0x59e5, NULL, 0, 0, 0 },
	{ "mmAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX", REG_MMIO, 0x59e8, NULL, 0, 0, 0 },
	{ "mmAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA", REG_MMIO, 0x59e9, NULL, 0, 0, 0 },
	{ "mmAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX", REG_MMIO, 0x59ec, NULL, 0, 0, 0 },
	{ "mmAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA", REG_MMIO, 0x59ed, NULL, 0, 0, 0 },
	{ "mmAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX", REG_MMIO, 0x59f0, NULL, 0, 0, 0 },
	{ "mmAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA", REG_MMIO, 0x59f1, NULL, 0, 0, 0 },
	{ "ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1", REG_SMC, 0x5a, &ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1[0], sizeof(ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1)/sizeof(ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED0", REG_MMIO, 0x5a84, &mmDCRX_PHY_MACRO_CNTL_RESERVED0[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED0)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED0[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED1", REG_MMIO, 0x5a85, &mmDCRX_PHY_MACRO_CNTL_RESERVED1[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED1)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED1[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED2", REG_MMIO, 0x5a86, &mmDCRX_PHY_MACRO_CNTL_RESERVED2[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED2)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED2[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED3", REG_MMIO, 0x5a87, &mmDCRX_PHY_MACRO_CNTL_RESERVED3[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED3)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED3[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED4", REG_MMIO, 0x5a88, &mmDCRX_PHY_MACRO_CNTL_RESERVED4[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED4)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED4[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED5", REG_MMIO, 0x5a89, &mmDCRX_PHY_MACRO_CNTL_RESERVED5[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED5)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED5[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED6", REG_MMIO, 0x5a8a, &mmDCRX_PHY_MACRO_CNTL_RESERVED6[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED6)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED6[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED7", REG_MMIO, 0x5a8b, &mmDCRX_PHY_MACRO_CNTL_RESERVED7[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED7)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED7[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED8", REG_MMIO, 0x5a8c, &mmDCRX_PHY_MACRO_CNTL_RESERVED8[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED8)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED8[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED9", REG_MMIO, 0x5a8d, &mmDCRX_PHY_MACRO_CNTL_RESERVED9[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED9)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED9[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED10", REG_MMIO, 0x5a8e, &mmDCRX_PHY_MACRO_CNTL_RESERVED10[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED10)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED10[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED11", REG_MMIO, 0x5a8f, &mmDCRX_PHY_MACRO_CNTL_RESERVED11[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED11)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED11[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED12", REG_MMIO, 0x5a90, &mmDCRX_PHY_MACRO_CNTL_RESERVED12[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED12)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED12[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED13", REG_MMIO, 0x5a91, &mmDCRX_PHY_MACRO_CNTL_RESERVED13[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED13)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED13[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED14", REG_MMIO, 0x5a92, &mmDCRX_PHY_MACRO_CNTL_RESERVED14[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED14)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED14[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED15", REG_MMIO, 0x5a93, &mmDCRX_PHY_MACRO_CNTL_RESERVED15[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED15)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED15[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED16", REG_MMIO, 0x5a94, &mmDCRX_PHY_MACRO_CNTL_RESERVED16[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED16)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED16[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED17", REG_MMIO, 0x5a95, &mmDCRX_PHY_MACRO_CNTL_RESERVED17[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED17)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED17[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED18", REG_MMIO, 0x5a96, &mmDCRX_PHY_MACRO_CNTL_RESERVED18[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED18)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED18[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED19", REG_MMIO, 0x5a97, &mmDCRX_PHY_MACRO_CNTL_RESERVED19[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED19)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED19[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED20", REG_MMIO, 0x5a98, &mmDCRX_PHY_MACRO_CNTL_RESERVED20[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED20)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED20[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED21", REG_MMIO, 0x5a99, &mmDCRX_PHY_MACRO_CNTL_RESERVED21[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED21)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED21[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED22", REG_MMIO, 0x5a9a, &mmDCRX_PHY_MACRO_CNTL_RESERVED22[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED22)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED22[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED23", REG_MMIO, 0x5a9b, &mmDCRX_PHY_MACRO_CNTL_RESERVED23[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED23)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED23[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED24", REG_MMIO, 0x5a9c, &mmDCRX_PHY_MACRO_CNTL_RESERVED24[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED24)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED24[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED25", REG_MMIO, 0x5a9d, &mmDCRX_PHY_MACRO_CNTL_RESERVED25[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED25)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED25[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED26", REG_MMIO, 0x5a9e, &mmDCRX_PHY_MACRO_CNTL_RESERVED26[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED26)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED26[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED27", REG_MMIO, 0x5a9f, &mmDCRX_PHY_MACRO_CNTL_RESERVED27[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED27)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED27[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED28", REG_MMIO, 0x5aa0, &mmDCRX_PHY_MACRO_CNTL_RESERVED28[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED28)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED28[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED29", REG_MMIO, 0x5aa1, &mmDCRX_PHY_MACRO_CNTL_RESERVED29[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED29)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED29[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED30", REG_MMIO, 0x5aa2, &mmDCRX_PHY_MACRO_CNTL_RESERVED30[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED30)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED30[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED31", REG_MMIO, 0x5aa3, &mmDCRX_PHY_MACRO_CNTL_RESERVED31[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED31)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED31[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED32", REG_MMIO, 0x5aa4, &mmDCRX_PHY_MACRO_CNTL_RESERVED32[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED32)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED32[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED33", REG_MMIO, 0x5aa5, &mmDCRX_PHY_MACRO_CNTL_RESERVED33[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED33)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED33[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED34", REG_MMIO, 0x5aa6, &mmDCRX_PHY_MACRO_CNTL_RESERVED34[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED34)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED34[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED35", REG_MMIO, 0x5aa7, &mmDCRX_PHY_MACRO_CNTL_RESERVED35[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED35)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED35[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED36", REG_MMIO, 0x5aa8, &mmDCRX_PHY_MACRO_CNTL_RESERVED36[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED36)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED36[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED37", REG_MMIO, 0x5aa9, &mmDCRX_PHY_MACRO_CNTL_RESERVED37[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED37)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED37[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED38", REG_MMIO, 0x5aaa, &mmDCRX_PHY_MACRO_CNTL_RESERVED38[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED38)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED38[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED39", REG_MMIO, 0x5aab, &mmDCRX_PHY_MACRO_CNTL_RESERVED39[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED39)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED39[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED40", REG_MMIO, 0x5aac, &mmDCRX_PHY_MACRO_CNTL_RESERVED40[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED40)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED40[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED41", REG_MMIO, 0x5aad, &mmDCRX_PHY_MACRO_CNTL_RESERVED41[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED41)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED41[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED42", REG_MMIO, 0x5aae, &mmDCRX_PHY_MACRO_CNTL_RESERVED42[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED42)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED42[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED43", REG_MMIO, 0x5aaf, &mmDCRX_PHY_MACRO_CNTL_RESERVED43[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED43)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED43[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED44", REG_MMIO, 0x5ab0, &mmDCRX_PHY_MACRO_CNTL_RESERVED44[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED44)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED44[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED45", REG_MMIO, 0x5ab1, &mmDCRX_PHY_MACRO_CNTL_RESERVED45[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED45)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED45[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED46", REG_MMIO, 0x5ab2, &mmDCRX_PHY_MACRO_CNTL_RESERVED46[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED46)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED46[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED47", REG_MMIO, 0x5ab3, &mmDCRX_PHY_MACRO_CNTL_RESERVED47[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED47)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED47[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED48", REG_MMIO, 0x5ab4, &mmDCRX_PHY_MACRO_CNTL_RESERVED48[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED48)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED48[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED49", REG_MMIO, 0x5ab5, &mmDCRX_PHY_MACRO_CNTL_RESERVED49[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED49)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED49[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED50", REG_MMIO, 0x5ab6, &mmDCRX_PHY_MACRO_CNTL_RESERVED50[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED50)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED50[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED51", REG_MMIO, 0x5ab7, &mmDCRX_PHY_MACRO_CNTL_RESERVED51[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED51)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED51[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED52", REG_MMIO, 0x5ab8, &mmDCRX_PHY_MACRO_CNTL_RESERVED52[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED52)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED52[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED53", REG_MMIO, 0x5ab9, &mmDCRX_PHY_MACRO_CNTL_RESERVED53[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED53)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED53[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED54", REG_MMIO, 0x5aba, &mmDCRX_PHY_MACRO_CNTL_RESERVED54[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED54)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED54[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED55", REG_MMIO, 0x5abb, &mmDCRX_PHY_MACRO_CNTL_RESERVED55[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED55)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED55[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED56", REG_MMIO, 0x5abc, &mmDCRX_PHY_MACRO_CNTL_RESERVED56[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED56)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED56[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED57", REG_MMIO, 0x5abd, &mmDCRX_PHY_MACRO_CNTL_RESERVED57[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED57)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED57[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED58", REG_MMIO, 0x5abe, &mmDCRX_PHY_MACRO_CNTL_RESERVED58[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED58)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED58[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED59", REG_MMIO, 0x5abf, &mmDCRX_PHY_MACRO_CNTL_RESERVED59[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED59)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED59[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED60", REG_MMIO, 0x5ac0, &mmDCRX_PHY_MACRO_CNTL_RESERVED60[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED60)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED60[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED61", REG_MMIO, 0x5ac1, &mmDCRX_PHY_MACRO_CNTL_RESERVED61[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED61)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED61[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED62", REG_MMIO, 0x5ac2, &mmDCRX_PHY_MACRO_CNTL_RESERVED62[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED62)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED62[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED63", REG_MMIO, 0x5ac3, &mmDCRX_PHY_MACRO_CNTL_RESERVED63[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED63)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED63[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED64", REG_MMIO, 0x5ac4, &mmDCRX_PHY_MACRO_CNTL_RESERVED64[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED64)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED64[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED65", REG_MMIO, 0x5ac5, &mmDCRX_PHY_MACRO_CNTL_RESERVED65[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED65)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED65[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED66", REG_MMIO, 0x5ac6, &mmDCRX_PHY_MACRO_CNTL_RESERVED66[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED66)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED66[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED67", REG_MMIO, 0x5ac7, &mmDCRX_PHY_MACRO_CNTL_RESERVED67[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED67)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED67[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED68", REG_MMIO, 0x5ac8, &mmDCRX_PHY_MACRO_CNTL_RESERVED68[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED68)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED68[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED69", REG_MMIO, 0x5ac9, &mmDCRX_PHY_MACRO_CNTL_RESERVED69[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED69)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED69[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED70", REG_MMIO, 0x5aca, &mmDCRX_PHY_MACRO_CNTL_RESERVED70[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED70)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED70[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED71", REG_MMIO, 0x5acb, &mmDCRX_PHY_MACRO_CNTL_RESERVED71[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED71)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED71[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED72", REG_MMIO, 0x5acc, &mmDCRX_PHY_MACRO_CNTL_RESERVED72[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED72)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED72[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED73", REG_MMIO, 0x5acd, &mmDCRX_PHY_MACRO_CNTL_RESERVED73[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED73)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED73[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED74", REG_MMIO, 0x5ace, &mmDCRX_PHY_MACRO_CNTL_RESERVED74[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED74)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED74[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED75", REG_MMIO, 0x5acf, &mmDCRX_PHY_MACRO_CNTL_RESERVED75[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED75)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED75[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED76", REG_MMIO, 0x5ad0, &mmDCRX_PHY_MACRO_CNTL_RESERVED76[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED76)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED76[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED77", REG_MMIO, 0x5ad1, &mmDCRX_PHY_MACRO_CNTL_RESERVED77[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED77)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED77[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED78", REG_MMIO, 0x5ad2, &mmDCRX_PHY_MACRO_CNTL_RESERVED78[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED78)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED78[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED79", REG_MMIO, 0x5ad3, &mmDCRX_PHY_MACRO_CNTL_RESERVED79[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED79)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED79[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED80", REG_MMIO, 0x5ad4, &mmDCRX_PHY_MACRO_CNTL_RESERVED80[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED80)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED80[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED81", REG_MMIO, 0x5ad5, &mmDCRX_PHY_MACRO_CNTL_RESERVED81[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED81)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED81[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED82", REG_MMIO, 0x5ad6, &mmDCRX_PHY_MACRO_CNTL_RESERVED82[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED82)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED82[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED83", REG_MMIO, 0x5ad7, &mmDCRX_PHY_MACRO_CNTL_RESERVED83[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED83)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED83[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED84", REG_MMIO, 0x5ad8, &mmDCRX_PHY_MACRO_CNTL_RESERVED84[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED84)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED84[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED85", REG_MMIO, 0x5ad9, &mmDCRX_PHY_MACRO_CNTL_RESERVED85[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED85)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED85[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED86", REG_MMIO, 0x5ada, &mmDCRX_PHY_MACRO_CNTL_RESERVED86[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED86)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED86[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED87", REG_MMIO, 0x5adb, &mmDCRX_PHY_MACRO_CNTL_RESERVED87[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED87)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED87[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED88", REG_MMIO, 0x5adc, &mmDCRX_PHY_MACRO_CNTL_RESERVED88[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED88)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED88[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED89", REG_MMIO, 0x5add, &mmDCRX_PHY_MACRO_CNTL_RESERVED89[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED89)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED89[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED90", REG_MMIO, 0x5ade, &mmDCRX_PHY_MACRO_CNTL_RESERVED90[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED90)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED90[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED91", REG_MMIO, 0x5adf, &mmDCRX_PHY_MACRO_CNTL_RESERVED91[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED91)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED91[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED92", REG_MMIO, 0x5ae0, &mmDCRX_PHY_MACRO_CNTL_RESERVED92[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED92)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED92[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED93", REG_MMIO, 0x5ae1, &mmDCRX_PHY_MACRO_CNTL_RESERVED93[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED93)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED93[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED94", REG_MMIO, 0x5ae2, &mmDCRX_PHY_MACRO_CNTL_RESERVED94[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED94)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED94[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED95", REG_MMIO, 0x5ae3, &mmDCRX_PHY_MACRO_CNTL_RESERVED95[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED95)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED95[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED96", REG_MMIO, 0x5ae4, &mmDCRX_PHY_MACRO_CNTL_RESERVED96[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED96)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED96[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED97", REG_MMIO, 0x5ae5, &mmDCRX_PHY_MACRO_CNTL_RESERVED97[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED97)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED97[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED98", REG_MMIO, 0x5ae6, &mmDCRX_PHY_MACRO_CNTL_RESERVED98[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED98)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED98[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED99", REG_MMIO, 0x5ae7, &mmDCRX_PHY_MACRO_CNTL_RESERVED99[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED99)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED99[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED100", REG_MMIO, 0x5ae8, &mmDCRX_PHY_MACRO_CNTL_RESERVED100[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED100)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED100[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED101", REG_MMIO, 0x5ae9, &mmDCRX_PHY_MACRO_CNTL_RESERVED101[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED101)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED101[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED102", REG_MMIO, 0x5aea, &mmDCRX_PHY_MACRO_CNTL_RESERVED102[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED102)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED102[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED103", REG_MMIO, 0x5aeb, &mmDCRX_PHY_MACRO_CNTL_RESERVED103[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED103)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED103[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED104", REG_MMIO, 0x5aec, &mmDCRX_PHY_MACRO_CNTL_RESERVED104[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED104)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED104[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED105", REG_MMIO, 0x5aed, &mmDCRX_PHY_MACRO_CNTL_RESERVED105[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED105)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED105[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED106", REG_MMIO, 0x5aee, &mmDCRX_PHY_MACRO_CNTL_RESERVED106[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED106)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED106[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED107", REG_MMIO, 0x5aef, &mmDCRX_PHY_MACRO_CNTL_RESERVED107[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED107)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED107[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED108", REG_MMIO, 0x5af0, &mmDCRX_PHY_MACRO_CNTL_RESERVED108[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED108)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED108[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED109", REG_MMIO, 0x5af1, &mmDCRX_PHY_MACRO_CNTL_RESERVED109[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED109)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED109[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED110", REG_MMIO, 0x5af2, &mmDCRX_PHY_MACRO_CNTL_RESERVED110[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED110)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED110[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED111", REG_MMIO, 0x5af3, &mmDCRX_PHY_MACRO_CNTL_RESERVED111[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED111)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED111[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED112", REG_MMIO, 0x5af4, &mmDCRX_PHY_MACRO_CNTL_RESERVED112[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED112)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED112[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED113", REG_MMIO, 0x5af5, &mmDCRX_PHY_MACRO_CNTL_RESERVED113[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED113)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED113[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED114", REG_MMIO, 0x5af6, &mmDCRX_PHY_MACRO_CNTL_RESERVED114[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED114)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED114[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED115", REG_MMIO, 0x5af7, &mmDCRX_PHY_MACRO_CNTL_RESERVED115[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED115)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED115[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED116", REG_MMIO, 0x5af8, &mmDCRX_PHY_MACRO_CNTL_RESERVED116[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED116)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED116[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED117", REG_MMIO, 0x5af9, &mmDCRX_PHY_MACRO_CNTL_RESERVED117[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED117)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED117[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED118", REG_MMIO, 0x5afa, &mmDCRX_PHY_MACRO_CNTL_RESERVED118[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED118)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED118[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED119", REG_MMIO, 0x5afb, &mmDCRX_PHY_MACRO_CNTL_RESERVED119[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED119)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED119[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED120", REG_MMIO, 0x5afc, &mmDCRX_PHY_MACRO_CNTL_RESERVED120[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED120)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED120[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED121", REG_MMIO, 0x5afd, &mmDCRX_PHY_MACRO_CNTL_RESERVED121[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED121)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED121[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED122", REG_MMIO, 0x5afe, &mmDCRX_PHY_MACRO_CNTL_RESERVED122[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED122)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED122[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED123", REG_MMIO, 0x5aff, &mmDCRX_PHY_MACRO_CNTL_RESERVED123[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED123)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED123[0]), 0, 0 },
	{ "ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2", REG_SMC, 0x5b, &ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2[0], sizeof(ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2)/sizeof(ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED124", REG_MMIO, 0x5b00, &mmDCRX_PHY_MACRO_CNTL_RESERVED124[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED124)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED124[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED125", REG_MMIO, 0x5b01, &mmDCRX_PHY_MACRO_CNTL_RESERVED125[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED125)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED125[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED126", REG_MMIO, 0x5b02, &mmDCRX_PHY_MACRO_CNTL_RESERVED126[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED126)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED126[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED127", REG_MMIO, 0x5b03, &mmDCRX_PHY_MACRO_CNTL_RESERVED127[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED127)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED127[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED128", REG_MMIO, 0x5b04, &mmDCRX_PHY_MACRO_CNTL_RESERVED128[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED128)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED128[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED129", REG_MMIO, 0x5b05, &mmDCRX_PHY_MACRO_CNTL_RESERVED129[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED129)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED129[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED130", REG_MMIO, 0x5b06, &mmDCRX_PHY_MACRO_CNTL_RESERVED130[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED130)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED130[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED131", REG_MMIO, 0x5b07, &mmDCRX_PHY_MACRO_CNTL_RESERVED131[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED131)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED131[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED132", REG_MMIO, 0x5b08, &mmDCRX_PHY_MACRO_CNTL_RESERVED132[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED132)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED132[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED133", REG_MMIO, 0x5b09, &mmDCRX_PHY_MACRO_CNTL_RESERVED133[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED133)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED133[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED134", REG_MMIO, 0x5b0a, &mmDCRX_PHY_MACRO_CNTL_RESERVED134[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED134)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED134[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED135", REG_MMIO, 0x5b0b, &mmDCRX_PHY_MACRO_CNTL_RESERVED135[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED135)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED135[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED136", REG_MMIO, 0x5b0c, &mmDCRX_PHY_MACRO_CNTL_RESERVED136[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED136)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED136[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED137", REG_MMIO, 0x5b0d, &mmDCRX_PHY_MACRO_CNTL_RESERVED137[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED137)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED137[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED138", REG_MMIO, 0x5b0e, &mmDCRX_PHY_MACRO_CNTL_RESERVED138[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED138)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED138[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED139", REG_MMIO, 0x5b0f, &mmDCRX_PHY_MACRO_CNTL_RESERVED139[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED139)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED139[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED140", REG_MMIO, 0x5b10, &mmDCRX_PHY_MACRO_CNTL_RESERVED140[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED140)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED140[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED141", REG_MMIO, 0x5b11, &mmDCRX_PHY_MACRO_CNTL_RESERVED141[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED141)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED141[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED142", REG_MMIO, 0x5b12, &mmDCRX_PHY_MACRO_CNTL_RESERVED142[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED142)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED142[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED143", REG_MMIO, 0x5b13, &mmDCRX_PHY_MACRO_CNTL_RESERVED143[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED143)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED143[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED144", REG_MMIO, 0x5b14, &mmDCRX_PHY_MACRO_CNTL_RESERVED144[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED144)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED144[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED145", REG_MMIO, 0x5b15, &mmDCRX_PHY_MACRO_CNTL_RESERVED145[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED145)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED145[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED146", REG_MMIO, 0x5b16, &mmDCRX_PHY_MACRO_CNTL_RESERVED146[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED146)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED146[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED147", REG_MMIO, 0x5b17, &mmDCRX_PHY_MACRO_CNTL_RESERVED147[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED147)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED147[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED148", REG_MMIO, 0x5b18, &mmDCRX_PHY_MACRO_CNTL_RESERVED148[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED148)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED148[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED149", REG_MMIO, 0x5b19, &mmDCRX_PHY_MACRO_CNTL_RESERVED149[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED149)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED149[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED150", REG_MMIO, 0x5b1a, &mmDCRX_PHY_MACRO_CNTL_RESERVED150[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED150)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED150[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED151", REG_MMIO, 0x5b1b, &mmDCRX_PHY_MACRO_CNTL_RESERVED151[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED151)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED151[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED152", REG_MMIO, 0x5b1c, &mmDCRX_PHY_MACRO_CNTL_RESERVED152[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED152)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED152[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED153", REG_MMIO, 0x5b1d, &mmDCRX_PHY_MACRO_CNTL_RESERVED153[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED153)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED153[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED154", REG_MMIO, 0x5b1e, &mmDCRX_PHY_MACRO_CNTL_RESERVED154[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED154)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED154[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED155", REG_MMIO, 0x5b1f, &mmDCRX_PHY_MACRO_CNTL_RESERVED155[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED155)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED155[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED156", REG_MMIO, 0x5b20, &mmDCRX_PHY_MACRO_CNTL_RESERVED156[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED156)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED156[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED157", REG_MMIO, 0x5b21, &mmDCRX_PHY_MACRO_CNTL_RESERVED157[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED157)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED157[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED158", REG_MMIO, 0x5b22, &mmDCRX_PHY_MACRO_CNTL_RESERVED158[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED158)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED158[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED159", REG_MMIO, 0x5b23, &mmDCRX_PHY_MACRO_CNTL_RESERVED159[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED159)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED159[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED160", REG_MMIO, 0x5b24, &mmDCRX_PHY_MACRO_CNTL_RESERVED160[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED160)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED160[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED161", REG_MMIO, 0x5b25, &mmDCRX_PHY_MACRO_CNTL_RESERVED161[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED161)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED161[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED162", REG_MMIO, 0x5b26, &mmDCRX_PHY_MACRO_CNTL_RESERVED162[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED162)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED162[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED163", REG_MMIO, 0x5b27, &mmDCRX_PHY_MACRO_CNTL_RESERVED163[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED163)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED163[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED164", REG_MMIO, 0x5b28, &mmDCRX_PHY_MACRO_CNTL_RESERVED164[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED164)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED164[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED165", REG_MMIO, 0x5b29, &mmDCRX_PHY_MACRO_CNTL_RESERVED165[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED165)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED165[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED166", REG_MMIO, 0x5b2a, &mmDCRX_PHY_MACRO_CNTL_RESERVED166[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED166)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED166[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED167", REG_MMIO, 0x5b2b, &mmDCRX_PHY_MACRO_CNTL_RESERVED167[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED167)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED167[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED168", REG_MMIO, 0x5b2c, &mmDCRX_PHY_MACRO_CNTL_RESERVED168[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED168)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED168[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED169", REG_MMIO, 0x5b2d, &mmDCRX_PHY_MACRO_CNTL_RESERVED169[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED169)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED169[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED170", REG_MMIO, 0x5b2e, &mmDCRX_PHY_MACRO_CNTL_RESERVED170[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED170)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED170[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED171", REG_MMIO, 0x5b2f, &mmDCRX_PHY_MACRO_CNTL_RESERVED171[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED171)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED171[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED172", REG_MMIO, 0x5b30, &mmDCRX_PHY_MACRO_CNTL_RESERVED172[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED172)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED172[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED173", REG_MMIO, 0x5b31, &mmDCRX_PHY_MACRO_CNTL_RESERVED173[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED173)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED173[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED174", REG_MMIO, 0x5b32, &mmDCRX_PHY_MACRO_CNTL_RESERVED174[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED174)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED174[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED175", REG_MMIO, 0x5b33, &mmDCRX_PHY_MACRO_CNTL_RESERVED175[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED175)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED175[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED176", REG_MMIO, 0x5b34, &mmDCRX_PHY_MACRO_CNTL_RESERVED176[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED176)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED176[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED177", REG_MMIO, 0x5b35, &mmDCRX_PHY_MACRO_CNTL_RESERVED177[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED177)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED177[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED178", REG_MMIO, 0x5b36, &mmDCRX_PHY_MACRO_CNTL_RESERVED178[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED178)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED178[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED179", REG_MMIO, 0x5b37, &mmDCRX_PHY_MACRO_CNTL_RESERVED179[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED179)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED179[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED180", REG_MMIO, 0x5b38, &mmDCRX_PHY_MACRO_CNTL_RESERVED180[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED180)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED180[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED181", REG_MMIO, 0x5b39, &mmDCRX_PHY_MACRO_CNTL_RESERVED181[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED181)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED181[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED182", REG_MMIO, 0x5b3a, &mmDCRX_PHY_MACRO_CNTL_RESERVED182[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED182)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED182[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED183", REG_MMIO, 0x5b3b, &mmDCRX_PHY_MACRO_CNTL_RESERVED183[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED183)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED183[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED184", REG_MMIO, 0x5b3c, &mmDCRX_PHY_MACRO_CNTL_RESERVED184[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED184)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED184[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED185", REG_MMIO, 0x5b3d, &mmDCRX_PHY_MACRO_CNTL_RESERVED185[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED185)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED185[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED186", REG_MMIO, 0x5b3e, &mmDCRX_PHY_MACRO_CNTL_RESERVED186[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED186)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED186[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED187", REG_MMIO, 0x5b3f, &mmDCRX_PHY_MACRO_CNTL_RESERVED187[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED187)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED187[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED188", REG_MMIO, 0x5b40, &mmDCRX_PHY_MACRO_CNTL_RESERVED188[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED188)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED188[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED189", REG_MMIO, 0x5b41, &mmDCRX_PHY_MACRO_CNTL_RESERVED189[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED189)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED189[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED190", REG_MMIO, 0x5b42, &mmDCRX_PHY_MACRO_CNTL_RESERVED190[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED190)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED190[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED191", REG_MMIO, 0x5b43, &mmDCRX_PHY_MACRO_CNTL_RESERVED191[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED191)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED191[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED192", REG_MMIO, 0x5b44, &mmDCRX_PHY_MACRO_CNTL_RESERVED192[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED192)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED192[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED193", REG_MMIO, 0x5b45, &mmDCRX_PHY_MACRO_CNTL_RESERVED193[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED193)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED193[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED194", REG_MMIO, 0x5b46, &mmDCRX_PHY_MACRO_CNTL_RESERVED194[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED194)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED194[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED195", REG_MMIO, 0x5b47, &mmDCRX_PHY_MACRO_CNTL_RESERVED195[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED195)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED195[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED196", REG_MMIO, 0x5b48, &mmDCRX_PHY_MACRO_CNTL_RESERVED196[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED196)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED196[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED197", REG_MMIO, 0x5b49, &mmDCRX_PHY_MACRO_CNTL_RESERVED197[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED197)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED197[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED198", REG_MMIO, 0x5b4a, &mmDCRX_PHY_MACRO_CNTL_RESERVED198[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED198)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED198[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED199", REG_MMIO, 0x5b4b, &mmDCRX_PHY_MACRO_CNTL_RESERVED199[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED199)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED199[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED200", REG_MMIO, 0x5b4c, &mmDCRX_PHY_MACRO_CNTL_RESERVED200[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED200)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED200[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED201", REG_MMIO, 0x5b4d, &mmDCRX_PHY_MACRO_CNTL_RESERVED201[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED201)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED201[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED202", REG_MMIO, 0x5b4e, &mmDCRX_PHY_MACRO_CNTL_RESERVED202[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED202)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED202[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED203", REG_MMIO, 0x5b4f, &mmDCRX_PHY_MACRO_CNTL_RESERVED203[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED203)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED203[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED204", REG_MMIO, 0x5b50, &mmDCRX_PHY_MACRO_CNTL_RESERVED204[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED204)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED204[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED205", REG_MMIO, 0x5b51, &mmDCRX_PHY_MACRO_CNTL_RESERVED205[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED205)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED205[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED206", REG_MMIO, 0x5b52, &mmDCRX_PHY_MACRO_CNTL_RESERVED206[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED206)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED206[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED207", REG_MMIO, 0x5b53, &mmDCRX_PHY_MACRO_CNTL_RESERVED207[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED207)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED207[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED208", REG_MMIO, 0x5b54, &mmDCRX_PHY_MACRO_CNTL_RESERVED208[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED208)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED208[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED209", REG_MMIO, 0x5b55, &mmDCRX_PHY_MACRO_CNTL_RESERVED209[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED209)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED209[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED210", REG_MMIO, 0x5b56, &mmDCRX_PHY_MACRO_CNTL_RESERVED210[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED210)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED210[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED211", REG_MMIO, 0x5b57, &mmDCRX_PHY_MACRO_CNTL_RESERVED211[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED211)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED211[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED212", REG_MMIO, 0x5b58, &mmDCRX_PHY_MACRO_CNTL_RESERVED212[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED212)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED212[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED213", REG_MMIO, 0x5b59, &mmDCRX_PHY_MACRO_CNTL_RESERVED213[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED213)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED213[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED214", REG_MMIO, 0x5b5a, &mmDCRX_PHY_MACRO_CNTL_RESERVED214[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED214)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED214[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED215", REG_MMIO, 0x5b5b, &mmDCRX_PHY_MACRO_CNTL_RESERVED215[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED215)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED215[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED216", REG_MMIO, 0x5b5c, &mmDCRX_PHY_MACRO_CNTL_RESERVED216[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED216)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED216[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED217", REG_MMIO, 0x5b5d, &mmDCRX_PHY_MACRO_CNTL_RESERVED217[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED217)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED217[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED218", REG_MMIO, 0x5b5e, &mmDCRX_PHY_MACRO_CNTL_RESERVED218[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED218)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED218[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED219", REG_MMIO, 0x5b5f, &mmDCRX_PHY_MACRO_CNTL_RESERVED219[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED219)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED219[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED220", REG_MMIO, 0x5b60, &mmDCRX_PHY_MACRO_CNTL_RESERVED220[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED220)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED220[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED221", REG_MMIO, 0x5b61, &mmDCRX_PHY_MACRO_CNTL_RESERVED221[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED221)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED221[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED222", REG_MMIO, 0x5b62, &mmDCRX_PHY_MACRO_CNTL_RESERVED222[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED222)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED222[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED223", REG_MMIO, 0x5b63, &mmDCRX_PHY_MACRO_CNTL_RESERVED223[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED223)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED223[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED224", REG_MMIO, 0x5b64, &mmDCRX_PHY_MACRO_CNTL_RESERVED224[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED224)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED224[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED225", REG_MMIO, 0x5b65, &mmDCRX_PHY_MACRO_CNTL_RESERVED225[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED225)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED225[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED226", REG_MMIO, 0x5b66, &mmDCRX_PHY_MACRO_CNTL_RESERVED226[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED226)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED226[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED227", REG_MMIO, 0x5b67, &mmDCRX_PHY_MACRO_CNTL_RESERVED227[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED227)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED227[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED228", REG_MMIO, 0x5b68, &mmDCRX_PHY_MACRO_CNTL_RESERVED228[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED228)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED228[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED229", REG_MMIO, 0x5b69, &mmDCRX_PHY_MACRO_CNTL_RESERVED229[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED229)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED229[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED230", REG_MMIO, 0x5b6a, &mmDCRX_PHY_MACRO_CNTL_RESERVED230[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED230)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED230[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED231", REG_MMIO, 0x5b6b, &mmDCRX_PHY_MACRO_CNTL_RESERVED231[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED231)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED231[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED232", REG_MMIO, 0x5b6c, &mmDCRX_PHY_MACRO_CNTL_RESERVED232[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED232)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED232[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED233", REG_MMIO, 0x5b6d, &mmDCRX_PHY_MACRO_CNTL_RESERVED233[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED233)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED233[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED234", REG_MMIO, 0x5b6e, &mmDCRX_PHY_MACRO_CNTL_RESERVED234[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED234)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED234[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED235", REG_MMIO, 0x5b6f, &mmDCRX_PHY_MACRO_CNTL_RESERVED235[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED235)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED235[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED236", REG_MMIO, 0x5b70, &mmDCRX_PHY_MACRO_CNTL_RESERVED236[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED236)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED236[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED237", REG_MMIO, 0x5b71, &mmDCRX_PHY_MACRO_CNTL_RESERVED237[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED237)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED237[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED238", REG_MMIO, 0x5b72, &mmDCRX_PHY_MACRO_CNTL_RESERVED238[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED238)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED238[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED239", REG_MMIO, 0x5b73, &mmDCRX_PHY_MACRO_CNTL_RESERVED239[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED239)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED239[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED240", REG_MMIO, 0x5b74, &mmDCRX_PHY_MACRO_CNTL_RESERVED240[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED240)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED240[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED241", REG_MMIO, 0x5b75, &mmDCRX_PHY_MACRO_CNTL_RESERVED241[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED241)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED241[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED242", REG_MMIO, 0x5b76, &mmDCRX_PHY_MACRO_CNTL_RESERVED242[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED242)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED242[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED243", REG_MMIO, 0x5b77, &mmDCRX_PHY_MACRO_CNTL_RESERVED243[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED243)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED243[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED244", REG_MMIO, 0x5b78, &mmDCRX_PHY_MACRO_CNTL_RESERVED244[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED244)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED244[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED245", REG_MMIO, 0x5b79, &mmDCRX_PHY_MACRO_CNTL_RESERVED245[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED245)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED245[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED246", REG_MMIO, 0x5b7a, &mmDCRX_PHY_MACRO_CNTL_RESERVED246[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED246)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED246[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED247", REG_MMIO, 0x5b7b, &mmDCRX_PHY_MACRO_CNTL_RESERVED247[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED247)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED247[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED248", REG_MMIO, 0x5b7c, &mmDCRX_PHY_MACRO_CNTL_RESERVED248[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED248)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED248[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED249", REG_MMIO, 0x5b7d, &mmDCRX_PHY_MACRO_CNTL_RESERVED249[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED249)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED249[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED250", REG_MMIO, 0x5b7e, &mmDCRX_PHY_MACRO_CNTL_RESERVED250[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED250)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED250[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED251", REG_MMIO, 0x5b7f, &mmDCRX_PHY_MACRO_CNTL_RESERVED251[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED251)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED251[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED252", REG_MMIO, 0x5b80, &mmDCRX_PHY_MACRO_CNTL_RESERVED252[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED252)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED252[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED253", REG_MMIO, 0x5b81, &mmDCRX_PHY_MACRO_CNTL_RESERVED253[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED253)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED253[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED254", REG_MMIO, 0x5b82, &mmDCRX_PHY_MACRO_CNTL_RESERVED254[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED254)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED254[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED255", REG_MMIO, 0x5b83, &mmDCRX_PHY_MACRO_CNTL_RESERVED255[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED255)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED255[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED256", REG_MMIO, 0x5b84, &mmDCRX_PHY_MACRO_CNTL_RESERVED256[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED256)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED256[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED257", REG_MMIO, 0x5b85, &mmDCRX_PHY_MACRO_CNTL_RESERVED257[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED257)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED257[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED258", REG_MMIO, 0x5b86, &mmDCRX_PHY_MACRO_CNTL_RESERVED258[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED258)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED258[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED259", REG_MMIO, 0x5b87, &mmDCRX_PHY_MACRO_CNTL_RESERVED259[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED259)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED259[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED260", REG_MMIO, 0x5b88, &mmDCRX_PHY_MACRO_CNTL_RESERVED260[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED260)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED260[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED261", REG_MMIO, 0x5b89, &mmDCRX_PHY_MACRO_CNTL_RESERVED261[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED261)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED261[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED262", REG_MMIO, 0x5b8a, &mmDCRX_PHY_MACRO_CNTL_RESERVED262[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED262)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED262[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED263", REG_MMIO, 0x5b8b, &mmDCRX_PHY_MACRO_CNTL_RESERVED263[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED263)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED263[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED264", REG_MMIO, 0x5b8c, &mmDCRX_PHY_MACRO_CNTL_RESERVED264[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED264)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED264[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED265", REG_MMIO, 0x5b8d, &mmDCRX_PHY_MACRO_CNTL_RESERVED265[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED265)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED265[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED266", REG_MMIO, 0x5b8e, &mmDCRX_PHY_MACRO_CNTL_RESERVED266[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED266)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED266[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED267", REG_MMIO, 0x5b8f, &mmDCRX_PHY_MACRO_CNTL_RESERVED267[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED267)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED267[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED268", REG_MMIO, 0x5b90, &mmDCRX_PHY_MACRO_CNTL_RESERVED268[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED268)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED268[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED269", REG_MMIO, 0x5b91, &mmDCRX_PHY_MACRO_CNTL_RESERVED269[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED269)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED269[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED270", REG_MMIO, 0x5b92, &mmDCRX_PHY_MACRO_CNTL_RESERVED270[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED270)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED270[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED271", REG_MMIO, 0x5b93, &mmDCRX_PHY_MACRO_CNTL_RESERVED271[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED271)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED271[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED272", REG_MMIO, 0x5b94, &mmDCRX_PHY_MACRO_CNTL_RESERVED272[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED272)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED272[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED273", REG_MMIO, 0x5b95, &mmDCRX_PHY_MACRO_CNTL_RESERVED273[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED273)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED273[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED274", REG_MMIO, 0x5b96, &mmDCRX_PHY_MACRO_CNTL_RESERVED274[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED274)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED274[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED275", REG_MMIO, 0x5b97, &mmDCRX_PHY_MACRO_CNTL_RESERVED275[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED275)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED275[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED276", REG_MMIO, 0x5b98, &mmDCRX_PHY_MACRO_CNTL_RESERVED276[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED276)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED276[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED277", REG_MMIO, 0x5b99, &mmDCRX_PHY_MACRO_CNTL_RESERVED277[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED277)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED277[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED278", REG_MMIO, 0x5b9a, &mmDCRX_PHY_MACRO_CNTL_RESERVED278[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED278)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED278[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED279", REG_MMIO, 0x5b9b, &mmDCRX_PHY_MACRO_CNTL_RESERVED279[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED279)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED279[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED280", REG_MMIO, 0x5b9c, &mmDCRX_PHY_MACRO_CNTL_RESERVED280[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED280)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED280[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED281", REG_MMIO, 0x5b9d, &mmDCRX_PHY_MACRO_CNTL_RESERVED281[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED281)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED281[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED282", REG_MMIO, 0x5b9e, &mmDCRX_PHY_MACRO_CNTL_RESERVED282[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED282)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED282[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED283", REG_MMIO, 0x5b9f, &mmDCRX_PHY_MACRO_CNTL_RESERVED283[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED283)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED283[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED284", REG_MMIO, 0x5ba0, &mmDCRX_PHY_MACRO_CNTL_RESERVED284[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED284)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED284[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED285", REG_MMIO, 0x5ba1, &mmDCRX_PHY_MACRO_CNTL_RESERVED285[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED285)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED285[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED286", REG_MMIO, 0x5ba2, &mmDCRX_PHY_MACRO_CNTL_RESERVED286[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED286)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED286[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED287", REG_MMIO, 0x5ba3, &mmDCRX_PHY_MACRO_CNTL_RESERVED287[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED287)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED287[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED288", REG_MMIO, 0x5ba4, &mmDCRX_PHY_MACRO_CNTL_RESERVED288[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED288)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED288[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED289", REG_MMIO, 0x5ba5, &mmDCRX_PHY_MACRO_CNTL_RESERVED289[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED289)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED289[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED290", REG_MMIO, 0x5ba6, &mmDCRX_PHY_MACRO_CNTL_RESERVED290[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED290)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED290[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED291", REG_MMIO, 0x5ba7, &mmDCRX_PHY_MACRO_CNTL_RESERVED291[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED291)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED291[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED292", REG_MMIO, 0x5ba8, &mmDCRX_PHY_MACRO_CNTL_RESERVED292[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED292)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED292[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED293", REG_MMIO, 0x5ba9, &mmDCRX_PHY_MACRO_CNTL_RESERVED293[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED293)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED293[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED294", REG_MMIO, 0x5baa, &mmDCRX_PHY_MACRO_CNTL_RESERVED294[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED294)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED294[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED295", REG_MMIO, 0x5bab, &mmDCRX_PHY_MACRO_CNTL_RESERVED295[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED295)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED295[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED296", REG_MMIO, 0x5bac, &mmDCRX_PHY_MACRO_CNTL_RESERVED296[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED296)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED296[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED297", REG_MMIO, 0x5bad, &mmDCRX_PHY_MACRO_CNTL_RESERVED297[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED297)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED297[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED298", REG_MMIO, 0x5bae, &mmDCRX_PHY_MACRO_CNTL_RESERVED298[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED298)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED298[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED299", REG_MMIO, 0x5baf, &mmDCRX_PHY_MACRO_CNTL_RESERVED299[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED299)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED299[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED300", REG_MMIO, 0x5bb0, &mmDCRX_PHY_MACRO_CNTL_RESERVED300[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED300)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED300[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED301", REG_MMIO, 0x5bb1, &mmDCRX_PHY_MACRO_CNTL_RESERVED301[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED301)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED301[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED302", REG_MMIO, 0x5bb2, &mmDCRX_PHY_MACRO_CNTL_RESERVED302[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED302)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED302[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED303", REG_MMIO, 0x5bb3, &mmDCRX_PHY_MACRO_CNTL_RESERVED303[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED303)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED303[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED304", REG_MMIO, 0x5bb4, &mmDCRX_PHY_MACRO_CNTL_RESERVED304[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED304)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED304[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED305", REG_MMIO, 0x5bb5, &mmDCRX_PHY_MACRO_CNTL_RESERVED305[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED305)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED305[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED306", REG_MMIO, 0x5bb6, &mmDCRX_PHY_MACRO_CNTL_RESERVED306[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED306)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED306[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED307", REG_MMIO, 0x5bb7, &mmDCRX_PHY_MACRO_CNTL_RESERVED307[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED307)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED307[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED308", REG_MMIO, 0x5bb8, &mmDCRX_PHY_MACRO_CNTL_RESERVED308[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED308)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED308[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED309", REG_MMIO, 0x5bb9, &mmDCRX_PHY_MACRO_CNTL_RESERVED309[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED309)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED309[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED310", REG_MMIO, 0x5bba, &mmDCRX_PHY_MACRO_CNTL_RESERVED310[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED310)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED310[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED311", REG_MMIO, 0x5bbb, &mmDCRX_PHY_MACRO_CNTL_RESERVED311[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED311)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED311[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED312", REG_MMIO, 0x5bbc, &mmDCRX_PHY_MACRO_CNTL_RESERVED312[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED312)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED312[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED313", REG_MMIO, 0x5bbd, &mmDCRX_PHY_MACRO_CNTL_RESERVED313[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED313)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED313[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED314", REG_MMIO, 0x5bbe, &mmDCRX_PHY_MACRO_CNTL_RESERVED314[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED314)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED314[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED315", REG_MMIO, 0x5bbf, &mmDCRX_PHY_MACRO_CNTL_RESERVED315[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED315)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED315[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED316", REG_MMIO, 0x5bc0, &mmDCRX_PHY_MACRO_CNTL_RESERVED316[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED316)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED316[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED317", REG_MMIO, 0x5bc1, &mmDCRX_PHY_MACRO_CNTL_RESERVED317[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED317)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED317[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED318", REG_MMIO, 0x5bc2, &mmDCRX_PHY_MACRO_CNTL_RESERVED318[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED318)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED318[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED319", REG_MMIO, 0x5bc3, &mmDCRX_PHY_MACRO_CNTL_RESERVED319[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED319)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED319[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED320", REG_MMIO, 0x5bc4, &mmDCRX_PHY_MACRO_CNTL_RESERVED320[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED320)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED320[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED321", REG_MMIO, 0x5bc5, &mmDCRX_PHY_MACRO_CNTL_RESERVED321[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED321)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED321[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED322", REG_MMIO, 0x5bc6, &mmDCRX_PHY_MACRO_CNTL_RESERVED322[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED322)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED322[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED323", REG_MMIO, 0x5bc7, &mmDCRX_PHY_MACRO_CNTL_RESERVED323[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED323)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED323[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED324", REG_MMIO, 0x5bc8, &mmDCRX_PHY_MACRO_CNTL_RESERVED324[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED324)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED324[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED325", REG_MMIO, 0x5bc9, &mmDCRX_PHY_MACRO_CNTL_RESERVED325[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED325)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED325[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED326", REG_MMIO, 0x5bca, &mmDCRX_PHY_MACRO_CNTL_RESERVED326[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED326)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED326[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED327", REG_MMIO, 0x5bcb, &mmDCRX_PHY_MACRO_CNTL_RESERVED327[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED327)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED327[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED328", REG_MMIO, 0x5bcc, &mmDCRX_PHY_MACRO_CNTL_RESERVED328[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED328)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED328[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED329", REG_MMIO, 0x5bcd, &mmDCRX_PHY_MACRO_CNTL_RESERVED329[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED329)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED329[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED330", REG_MMIO, 0x5bce, &mmDCRX_PHY_MACRO_CNTL_RESERVED330[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED330)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED330[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED331", REG_MMIO, 0x5bcf, &mmDCRX_PHY_MACRO_CNTL_RESERVED331[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED331)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED331[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED332", REG_MMIO, 0x5bd0, &mmDCRX_PHY_MACRO_CNTL_RESERVED332[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED332)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED332[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED333", REG_MMIO, 0x5bd1, &mmDCRX_PHY_MACRO_CNTL_RESERVED333[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED333)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED333[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED334", REG_MMIO, 0x5bd2, &mmDCRX_PHY_MACRO_CNTL_RESERVED334[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED334)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED334[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED335", REG_MMIO, 0x5bd3, &mmDCRX_PHY_MACRO_CNTL_RESERVED335[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED335)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED335[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED336", REG_MMIO, 0x5bd4, &mmDCRX_PHY_MACRO_CNTL_RESERVED336[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED336)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED336[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED337", REG_MMIO, 0x5bd5, &mmDCRX_PHY_MACRO_CNTL_RESERVED337[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED337)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED337[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED338", REG_MMIO, 0x5bd6, &mmDCRX_PHY_MACRO_CNTL_RESERVED338[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED338)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED338[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED339", REG_MMIO, 0x5bd7, &mmDCRX_PHY_MACRO_CNTL_RESERVED339[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED339)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED339[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED340", REG_MMIO, 0x5bd8, &mmDCRX_PHY_MACRO_CNTL_RESERVED340[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED340)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED340[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED341", REG_MMIO, 0x5bd9, &mmDCRX_PHY_MACRO_CNTL_RESERVED341[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED341)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED341[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED342", REG_MMIO, 0x5bda, &mmDCRX_PHY_MACRO_CNTL_RESERVED342[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED342)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED342[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED343", REG_MMIO, 0x5bdb, &mmDCRX_PHY_MACRO_CNTL_RESERVED343[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED343)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED343[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED344", REG_MMIO, 0x5bdc, &mmDCRX_PHY_MACRO_CNTL_RESERVED344[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED344)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED344[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED345", REG_MMIO, 0x5bdd, &mmDCRX_PHY_MACRO_CNTL_RESERVED345[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED345)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED345[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED346", REG_MMIO, 0x5bde, &mmDCRX_PHY_MACRO_CNTL_RESERVED346[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED346)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED346[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED347", REG_MMIO, 0x5bdf, &mmDCRX_PHY_MACRO_CNTL_RESERVED347[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED347)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED347[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED348", REG_MMIO, 0x5be0, &mmDCRX_PHY_MACRO_CNTL_RESERVED348[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED348)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED348[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED349", REG_MMIO, 0x5be1, &mmDCRX_PHY_MACRO_CNTL_RESERVED349[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED349)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED349[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED350", REG_MMIO, 0x5be2, &mmDCRX_PHY_MACRO_CNTL_RESERVED350[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED350)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED350[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED351", REG_MMIO, 0x5be3, &mmDCRX_PHY_MACRO_CNTL_RESERVED351[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED351)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED351[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED352", REG_MMIO, 0x5be4, &mmDCRX_PHY_MACRO_CNTL_RESERVED352[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED352)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED352[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED353", REG_MMIO, 0x5be5, &mmDCRX_PHY_MACRO_CNTL_RESERVED353[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED353)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED353[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED354", REG_MMIO, 0x5be6, &mmDCRX_PHY_MACRO_CNTL_RESERVED354[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED354)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED354[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED355", REG_MMIO, 0x5be7, &mmDCRX_PHY_MACRO_CNTL_RESERVED355[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED355)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED355[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED356", REG_MMIO, 0x5be8, &mmDCRX_PHY_MACRO_CNTL_RESERVED356[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED356)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED356[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED357", REG_MMIO, 0x5be9, &mmDCRX_PHY_MACRO_CNTL_RESERVED357[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED357)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED357[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED358", REG_MMIO, 0x5bea, &mmDCRX_PHY_MACRO_CNTL_RESERVED358[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED358)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED358[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED359", REG_MMIO, 0x5beb, &mmDCRX_PHY_MACRO_CNTL_RESERVED359[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED359)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED359[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED360", REG_MMIO, 0x5bec, &mmDCRX_PHY_MACRO_CNTL_RESERVED360[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED360)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED360[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED361", REG_MMIO, 0x5bed, &mmDCRX_PHY_MACRO_CNTL_RESERVED361[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED361)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED361[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED362", REG_MMIO, 0x5bee, &mmDCRX_PHY_MACRO_CNTL_RESERVED362[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED362)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED362[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED363", REG_MMIO, 0x5bef, &mmDCRX_PHY_MACRO_CNTL_RESERVED363[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED363)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED363[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED364", REG_MMIO, 0x5bf0, &mmDCRX_PHY_MACRO_CNTL_RESERVED364[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED364)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED364[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED365", REG_MMIO, 0x5bf1, &mmDCRX_PHY_MACRO_CNTL_RESERVED365[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED365)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED365[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED366", REG_MMIO, 0x5bf2, &mmDCRX_PHY_MACRO_CNTL_RESERVED366[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED366)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED366[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED367", REG_MMIO, 0x5bf3, &mmDCRX_PHY_MACRO_CNTL_RESERVED367[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED367)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED367[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED368", REG_MMIO, 0x5bf4, &mmDCRX_PHY_MACRO_CNTL_RESERVED368[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED368)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED368[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED369", REG_MMIO, 0x5bf5, &mmDCRX_PHY_MACRO_CNTL_RESERVED369[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED369)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED369[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED370", REG_MMIO, 0x5bf6, &mmDCRX_PHY_MACRO_CNTL_RESERVED370[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED370)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED370[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED371", REG_MMIO, 0x5bf7, &mmDCRX_PHY_MACRO_CNTL_RESERVED371[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED371)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED371[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED372", REG_MMIO, 0x5bf8, &mmDCRX_PHY_MACRO_CNTL_RESERVED372[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED372)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED372[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED373", REG_MMIO, 0x5bf9, &mmDCRX_PHY_MACRO_CNTL_RESERVED373[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED373)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED373[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED374", REG_MMIO, 0x5bfa, &mmDCRX_PHY_MACRO_CNTL_RESERVED374[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED374)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED374[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED375", REG_MMIO, 0x5bfb, &mmDCRX_PHY_MACRO_CNTL_RESERVED375[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED375)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED375[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED376", REG_MMIO, 0x5bfc, &mmDCRX_PHY_MACRO_CNTL_RESERVED376[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED376)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED376[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED377", REG_MMIO, 0x5bfd, &mmDCRX_PHY_MACRO_CNTL_RESERVED377[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED377)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED377[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED378", REG_MMIO, 0x5bfe, &mmDCRX_PHY_MACRO_CNTL_RESERVED378[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED378)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED378[0]), 0, 0 },
	{ "mmDCRX_PHY_MACRO_CNTL_RESERVED379", REG_MMIO, 0x5bff, &mmDCRX_PHY_MACRO_CNTL_RESERVED379[0], sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED379)/sizeof(mmDCRX_PHY_MACRO_CNTL_RESERVED379[0]), 0, 0 },
	{ "ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3", REG_SMC, 0x5c, &ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3[0], sizeof(ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3)/sizeof(ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3[0]), 0, 0 },
	{ "mmAUX_CONTROL", REG_MMIO, 0x5c00, &mmAUX_CONTROL[0], sizeof(mmAUX_CONTROL)/sizeof(mmAUX_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_CONTROL", REG_MMIO, 0x5c00, NULL, 0, 0, 0 },
	{ "mmAUX_SW_CONTROL", REG_MMIO, 0x5c01, &mmAUX_SW_CONTROL[0], sizeof(mmAUX_SW_CONTROL)/sizeof(mmAUX_SW_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_SW_CONTROL", REG_MMIO, 0x5c01, NULL, 0, 0, 0 },
	{ "mmAUX_ARB_CONTROL", REG_MMIO, 0x5c02, &mmAUX_ARB_CONTROL[0], sizeof(mmAUX_ARB_CONTROL)/sizeof(mmAUX_ARB_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_ARB_CONTROL", REG_MMIO, 0x5c02, NULL, 0, 0, 0 },
	{ "mmAUX_INTERRUPT_CONTROL", REG_MMIO, 0x5c03, &mmAUX_INTERRUPT_CONTROL[0], sizeof(mmAUX_INTERRUPT_CONTROL)/sizeof(mmAUX_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_INTERRUPT_CONTROL", REG_MMIO, 0x5c03, NULL, 0, 0, 0 },
	{ "mmAUX_SW_STATUS", REG_MMIO, 0x5c04, &mmAUX_SW_STATUS[0], sizeof(mmAUX_SW_STATUS)/sizeof(mmAUX_SW_STATUS[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_SW_STATUS", REG_MMIO, 0x5c04, NULL, 0, 0, 0 },
	{ "mmAUX_LS_STATUS", REG_MMIO, 0x5c05, &mmAUX_LS_STATUS[0], sizeof(mmAUX_LS_STATUS)/sizeof(mmAUX_LS_STATUS[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_LS_STATUS", REG_MMIO, 0x5c05, NULL, 0, 0, 0 },
	{ "mmAUX_SW_DATA", REG_MMIO, 0x5c06, &mmAUX_SW_DATA[0], sizeof(mmAUX_SW_DATA)/sizeof(mmAUX_SW_DATA[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_SW_DATA", REG_MMIO, 0x5c06, NULL, 0, 0, 0 },
	{ "mmAUX_LS_DATA", REG_MMIO, 0x5c07, &mmAUX_LS_DATA[0], sizeof(mmAUX_LS_DATA)/sizeof(mmAUX_LS_DATA[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_LS_DATA", REG_MMIO, 0x5c07, NULL, 0, 0, 0 },
	{ "mmAUX_DPHY_TX_REF_CONTROL", REG_MMIO, 0x5c08, &mmAUX_DPHY_TX_REF_CONTROL[0], sizeof(mmAUX_DPHY_TX_REF_CONTROL)/sizeof(mmAUX_DPHY_TX_REF_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_DPHY_TX_REF_CONTROL", REG_MMIO, 0x5c08, NULL, 0, 0, 0 },
	{ "mmAUX_DPHY_TX_CONTROL", REG_MMIO, 0x5c09, &mmAUX_DPHY_TX_CONTROL[0], sizeof(mmAUX_DPHY_TX_CONTROL)/sizeof(mmAUX_DPHY_TX_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_DPHY_TX_CONTROL", REG_MMIO, 0x5c09, NULL, 0, 0, 0 },
	{ "mmAUX_DPHY_RX_CONTROL0", REG_MMIO, 0x5c0a, &mmAUX_DPHY_RX_CONTROL0[0], sizeof(mmAUX_DPHY_RX_CONTROL0)/sizeof(mmAUX_DPHY_RX_CONTROL0[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_DPHY_RX_CONTROL0", REG_MMIO, 0x5c0a, NULL, 0, 0, 0 },
	{ "mmAUX_DPHY_RX_CONTROL1", REG_MMIO, 0x5c0b, &mmAUX_DPHY_RX_CONTROL1[0], sizeof(mmAUX_DPHY_RX_CONTROL1)/sizeof(mmAUX_DPHY_RX_CONTROL1[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_DPHY_RX_CONTROL1", REG_MMIO, 0x5c0b, NULL, 0, 0, 0 },
	{ "mmAUX_DPHY_TX_STATUS", REG_MMIO, 0x5c0c, &mmAUX_DPHY_TX_STATUS[0], sizeof(mmAUX_DPHY_TX_STATUS)/sizeof(mmAUX_DPHY_TX_STATUS[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_DPHY_TX_STATUS", REG_MMIO, 0x5c0c, NULL, 0, 0, 0 },
	{ "mmAUX_DPHY_RX_STATUS", REG_MMIO, 0x5c0d, &mmAUX_DPHY_RX_STATUS[0], sizeof(mmAUX_DPHY_RX_STATUS)/sizeof(mmAUX_DPHY_RX_STATUS[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_DPHY_RX_STATUS", REG_MMIO, 0x5c0d, NULL, 0, 0, 0 },
	{ "mmAUX_GTC_SYNC_CONTROL", REG_MMIO, 0x5c0e, &mmAUX_GTC_SYNC_CONTROL[0], sizeof(mmAUX_GTC_SYNC_CONTROL)/sizeof(mmAUX_GTC_SYNC_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_GTC_SYNC_CONTROL", REG_MMIO, 0x5c0e, NULL, 0, 0, 0 },
	{ "mmAUX_GTC_SYNC_ERROR_CONTROL", REG_MMIO, 0x5c0f, &mmAUX_GTC_SYNC_ERROR_CONTROL[0], sizeof(mmAUX_GTC_SYNC_ERROR_CONTROL)/sizeof(mmAUX_GTC_SYNC_ERROR_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_GTC_SYNC_ERROR_CONTROL", REG_MMIO, 0x5c0f, NULL, 0, 0, 0 },
	{ "mmAUX_GTC_SYNC_CONTROLLER_STATUS", REG_MMIO, 0x5c10, &mmAUX_GTC_SYNC_CONTROLLER_STATUS[0], sizeof(mmAUX_GTC_SYNC_CONTROLLER_STATUS)/sizeof(mmAUX_GTC_SYNC_CONTROLLER_STATUS[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_GTC_SYNC_CONTROLLER_STATUS", REG_MMIO, 0x5c10, NULL, 0, 0, 0 },
	{ "mmAUX_GTC_SYNC_STATUS", REG_MMIO, 0x5c11, &mmAUX_GTC_SYNC_STATUS[0], sizeof(mmAUX_GTC_SYNC_STATUS)/sizeof(mmAUX_GTC_SYNC_STATUS[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_GTC_SYNC_STATUS", REG_MMIO, 0x5c11, NULL, 0, 0, 0 },
	{ "mmAUX_GTC_SYNC_DATA", REG_MMIO, 0x5c12, &mmAUX_GTC_SYNC_DATA[0], sizeof(mmAUX_GTC_SYNC_DATA)/sizeof(mmAUX_GTC_SYNC_DATA[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_GTC_SYNC_DATA", REG_MMIO, 0x5c12, NULL, 0, 0, 0 },
	{ "mmAUX_GTC_SYNC_PHASE_OFFSET_OVERRIDE", REG_MMIO, 0x5c13, &mmAUX_GTC_SYNC_PHASE_OFFSET_OVERRIDE[0], sizeof(mmAUX_GTC_SYNC_PHASE_OFFSET_OVERRIDE)/sizeof(mmAUX_GTC_SYNC_PHASE_OFFSET_OVERRIDE[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_GTC_SYNC_PHASE_OFFSET_OVERRIDE", REG_MMIO, 0x5c13, NULL, 0, 0, 0 },
	{ "mmAUX_TEST_DEBUG_INDEX", REG_MMIO, 0x5c14, &mmAUX_TEST_DEBUG_INDEX[0], sizeof(mmAUX_TEST_DEBUG_INDEX)/sizeof(mmAUX_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_TEST_DEBUG_INDEX", REG_MMIO, 0x5c14, NULL, 0, 0, 0 },
	{ "mmAUX_TEST_DEBUG_DATA", REG_MMIO, 0x5c15, &mmAUX_TEST_DEBUG_DATA[0], sizeof(mmAUX_TEST_DEBUG_DATA)/sizeof(mmAUX_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_TEST_DEBUG_DATA", REG_MMIO, 0x5c15, NULL, 0, 0, 0 },
	{ "mmDP_AUX1_AUX_CONTROL", REG_MMIO, 0x5c1c, NULL, 0, 0, 0 },
	{ "mmDP_AUX1_AUX_SW_CONTROL", REG_MMIO, 0x5c1d, NULL, 0, 0, 0 },
	{ "mmDP_AUX1_AUX_ARB_CONTROL", REG_MMIO, 0x5c1e, NULL, 0, 0, 0 },
	{ "mmDP_AUX1_AUX_INTERRUPT_CONTROL", REG_MMIO, 0x5c1f, NULL, 0, 0, 0 },
	{ "mmDP_AUX1_AUX_SW_STATUS", REG_MMIO, 0x5c20, NULL, 0, 0, 0 },
	{ "mmDP_AUX1_AUX_LS_STATUS", REG_MMIO, 0x5c21, NULL, 0, 0, 0 },
	{ "mmDP_AUX1_AUX_SW_DATA", REG_MMIO, 0x5c22, NULL, 0, 0, 0 },
	{ "mmDP_AUX1_AUX_LS_DATA", REG_MMIO, 0x5c23, NULL, 0, 0, 0 },
	{ "mmDP_AUX1_AUX_DPHY_TX_REF_CONTROL", REG_MMIO, 0x5c24, NULL, 0, 0, 0 },
	{ "mmDP_AUX1_AUX_DPHY_TX_CONTROL", REG_MMIO, 0x5c25, NULL, 0, 0, 0 },
	{ "mmDP_AUX1_AUX_DPHY_RX_CONTROL0", REG_MMIO, 0x5c26, NULL, 0, 0, 0 },
	{ "mmDP_AUX1_AUX_DPHY_RX_CONTROL1", REG_MMIO, 0x5c27, NULL, 0, 0, 0 },
	{ "mmDP_AUX1_AUX_DPHY_TX_STATUS", REG_MMIO, 0x5c28, NULL, 0, 0, 0 },
	{ "mmDP_AUX1_AUX_DPHY_RX_STATUS", REG_MMIO, 0x5c29, NULL, 0, 0, 0 },
	{ "mmDP_AUX1_AUX_GTC_SYNC_CONTROL", REG_MMIO, 0x5c2a, NULL, 0, 0, 0 },
	{ "mmDP_AUX1_AUX_GTC_SYNC_ERROR_CONTROL", REG_MMIO, 0x5c2b, NULL, 0, 0, 0 },
	{ "mmDP_AUX1_AUX_GTC_SYNC_CONTROLLER_STATUS", REG_MMIO, 0x5c2c, NULL, 0, 0, 0 },
	{ "mmDP_AUX1_AUX_GTC_SYNC_STATUS", REG_MMIO, 0x5c2d, NULL, 0, 0, 0 },
	{ "mmDP_AUX1_AUX_GTC_SYNC_DATA", REG_MMIO, 0x5c2e, NULL, 0, 0, 0 },
	{ "mmDP_AUX1_AUX_GTC_SYNC_PHASE_OFFSET_OVERRIDE", REG_MMIO, 0x5c2f, NULL, 0, 0, 0 },
	{ "mmDP_AUX1_AUX_TEST_DEBUG_INDEX", REG_MMIO, 0x5c30, NULL, 0, 0, 0 },
	{ "mmDP_AUX1_AUX_TEST_DEBUG_DATA", REG_MMIO, 0x5c31, NULL, 0, 0, 0 },
	{ "mmDP_AUX2_AUX_CONTROL", REG_MMIO, 0x5c38, NULL, 0, 0, 0 },
	{ "mmDP_AUX2_AUX_SW_CONTROL", REG_MMIO, 0x5c39, NULL, 0, 0, 0 },
	{ "mmDP_AUX2_AUX_ARB_CONTROL", REG_MMIO, 0x5c3a, NULL, 0, 0, 0 },
	{ "mmDP_AUX2_AUX_INTERRUPT_CONTROL", REG_MMIO, 0x5c3b, NULL, 0, 0, 0 },
	{ "mmDP_AUX2_AUX_SW_STATUS", REG_MMIO, 0x5c3c, NULL, 0, 0, 0 },
	{ "mmDP_AUX2_AUX_LS_STATUS", REG_MMIO, 0x5c3d, NULL, 0, 0, 0 },
	{ "mmDP_AUX2_AUX_SW_DATA", REG_MMIO, 0x5c3e, NULL, 0, 0, 0 },
	{ "mmDP_AUX2_AUX_LS_DATA", REG_MMIO, 0x5c3f, NULL, 0, 0, 0 },
	{ "mmDP_AUX2_AUX_DPHY_TX_REF_CONTROL", REG_MMIO, 0x5c40, NULL, 0, 0, 0 },
	{ "mmDP_AUX2_AUX_DPHY_TX_CONTROL", REG_MMIO, 0x5c41, NULL, 0, 0, 0 },
	{ "mmDP_AUX2_AUX_DPHY_RX_CONTROL0", REG_MMIO, 0x5c42, NULL, 0, 0, 0 },
	{ "mmDP_AUX2_AUX_DPHY_RX_CONTROL1", REG_MMIO, 0x5c43, NULL, 0, 0, 0 },
	{ "mmDP_AUX2_AUX_DPHY_TX_STATUS", REG_MMIO, 0x5c44, NULL, 0, 0, 0 },
	{ "mmDP_AUX2_AUX_DPHY_RX_STATUS", REG_MMIO, 0x5c45, NULL, 0, 0, 0 },
	{ "mmDP_AUX2_AUX_GTC_SYNC_CONTROL", REG_MMIO, 0x5c46, NULL, 0, 0, 0 },
	{ "mmDP_AUX2_AUX_GTC_SYNC_ERROR_CONTROL", REG_MMIO, 0x5c47, NULL, 0, 0, 0 },
	{ "mmDP_AUX2_AUX_GTC_SYNC_CONTROLLER_STATUS", REG_MMIO, 0x5c48, NULL, 0, 0, 0 },
	{ "mmDP_AUX2_AUX_GTC_SYNC_STATUS", REG_MMIO, 0x5c49, NULL, 0, 0, 0 },
	{ "mmDP_AUX2_AUX_GTC_SYNC_DATA", REG_MMIO, 0x5c4a, NULL, 0, 0, 0 },
	{ "mmDP_AUX2_AUX_GTC_SYNC_PHASE_OFFSET_OVERRIDE", REG_MMIO, 0x5c4b, NULL, 0, 0, 0 },
	{ "mmDP_AUX2_AUX_TEST_DEBUG_INDEX", REG_MMIO, 0x5c4c, NULL, 0, 0, 0 },
	{ "mmDP_AUX2_AUX_TEST_DEBUG_DATA", REG_MMIO, 0x5c4d, NULL, 0, 0, 0 },
	{ "mmDP_AUX3_AUX_CONTROL", REG_MMIO, 0x5c54, NULL, 0, 0, 0 },
	{ "mmDP_AUX3_AUX_SW_CONTROL", REG_MMIO, 0x5c55, NULL, 0, 0, 0 },
	{ "mmDP_AUX3_AUX_ARB_CONTROL", REG_MMIO, 0x5c56, NULL, 0, 0, 0 },
	{ "mmDP_AUX3_AUX_INTERRUPT_CONTROL", REG_MMIO, 0x5c57, NULL, 0, 0, 0 },
	{ "mmDP_AUX3_AUX_SW_STATUS", REG_MMIO, 0x5c58, NULL, 0, 0, 0 },
	{ "mmDP_AUX3_AUX_LS_STATUS", REG_MMIO, 0x5c59, NULL, 0, 0, 0 },
	{ "mmDP_AUX3_AUX_SW_DATA", REG_MMIO, 0x5c5a, NULL, 0, 0, 0 },
	{ "mmDP_AUX3_AUX_LS_DATA", REG_MMIO, 0x5c5b, NULL, 0, 0, 0 },
	{ "mmDP_AUX3_AUX_DPHY_TX_REF_CONTROL", REG_MMIO, 0x5c5c, NULL, 0, 0, 0 },
	{ "mmDP_AUX3_AUX_DPHY_TX_CONTROL", REG_MMIO, 0x5c5d, NULL, 0, 0, 0 },
	{ "mmDP_AUX3_AUX_DPHY_RX_CONTROL0", REG_MMIO, 0x5c5e, NULL, 0, 0, 0 },
	{ "mmDP_AUX3_AUX_DPHY_RX_CONTROL1", REG_MMIO, 0x5c5f, NULL, 0, 0, 0 },
	{ "mmDP_AUX3_AUX_DPHY_TX_STATUS", REG_MMIO, 0x5c60, NULL, 0, 0, 0 },
	{ "mmDP_AUX3_AUX_DPHY_RX_STATUS", REG_MMIO, 0x5c61, NULL, 0, 0, 0 },
	{ "mmDP_AUX3_AUX_GTC_SYNC_CONTROL", REG_MMIO, 0x5c62, NULL, 0, 0, 0 },
	{ "mmDP_AUX3_AUX_GTC_SYNC_ERROR_CONTROL", REG_MMIO, 0x5c63, NULL, 0, 0, 0 },
	{ "mmDP_AUX3_AUX_GTC_SYNC_CONTROLLER_STATUS", REG_MMIO, 0x5c64, NULL, 0, 0, 0 },
	{ "mmDP_AUX3_AUX_GTC_SYNC_STATUS", REG_MMIO, 0x5c65, NULL, 0, 0, 0 },
	{ "mmDP_AUX3_AUX_GTC_SYNC_DATA", REG_MMIO, 0x5c66, NULL, 0, 0, 0 },
	{ "mmDP_AUX3_AUX_GTC_SYNC_PHASE_OFFSET_OVERRIDE", REG_MMIO, 0x5c67, NULL, 0, 0, 0 },
	{ "mmDP_AUX3_AUX_TEST_DEBUG_INDEX", REG_MMIO, 0x5c68, NULL, 0, 0, 0 },
	{ "mmDP_AUX3_AUX_TEST_DEBUG_DATA", REG_MMIO, 0x5c69, NULL, 0, 0, 0 },
	{ "mmDP_AUX4_AUX_CONTROL", REG_MMIO, 0x5c70, NULL, 0, 0, 0 },
	{ "mmDP_AUX4_AUX_SW_CONTROL", REG_MMIO, 0x5c71, NULL, 0, 0, 0 },
	{ "mmDP_AUX4_AUX_ARB_CONTROL", REG_MMIO, 0x5c72, NULL, 0, 0, 0 },
	{ "mmDP_AUX4_AUX_INTERRUPT_CONTROL", REG_MMIO, 0x5c73, NULL, 0, 0, 0 },
	{ "mmDP_AUX4_AUX_SW_STATUS", REG_MMIO, 0x5c74, NULL, 0, 0, 0 },
	{ "mmDP_AUX4_AUX_LS_STATUS", REG_MMIO, 0x5c75, NULL, 0, 0, 0 },
	{ "mmDP_AUX4_AUX_SW_DATA", REG_MMIO, 0x5c76, NULL, 0, 0, 0 },
	{ "mmDP_AUX4_AUX_LS_DATA", REG_MMIO, 0x5c77, NULL, 0, 0, 0 },
	{ "mmDP_AUX4_AUX_DPHY_TX_REF_CONTROL", REG_MMIO, 0x5c78, NULL, 0, 0, 0 },
	{ "mmDP_AUX4_AUX_DPHY_TX_CONTROL", REG_MMIO, 0x5c79, NULL, 0, 0, 0 },
	{ "mmDP_AUX4_AUX_DPHY_RX_CONTROL0", REG_MMIO, 0x5c7a, NULL, 0, 0, 0 },
	{ "mmDP_AUX4_AUX_DPHY_RX_CONTROL1", REG_MMIO, 0x5c7b, NULL, 0, 0, 0 },
	{ "mmDP_AUX4_AUX_DPHY_TX_STATUS", REG_MMIO, 0x5c7c, NULL, 0, 0, 0 },
	{ "mmDP_AUX4_AUX_DPHY_RX_STATUS", REG_MMIO, 0x5c7d, NULL, 0, 0, 0 },
	{ "mmDP_AUX4_AUX_GTC_SYNC_CONTROL", REG_MMIO, 0x5c7e, NULL, 0, 0, 0 },
	{ "mmDP_AUX4_AUX_GTC_SYNC_ERROR_CONTROL", REG_MMIO, 0x5c7f, NULL, 0, 0, 0 },
	{ "mmDP_AUX4_AUX_GTC_SYNC_CONTROLLER_STATUS", REG_MMIO, 0x5c80, NULL, 0, 0, 0 },
	{ "mmDP_AUX4_AUX_GTC_SYNC_STATUS", REG_MMIO, 0x5c81, NULL, 0, 0, 0 },
	{ "mmDP_AUX4_AUX_GTC_SYNC_DATA", REG_MMIO, 0x5c82, NULL, 0, 0, 0 },
	{ "mmDP_AUX4_AUX_GTC_SYNC_PHASE_OFFSET_OVERRIDE", REG_MMIO, 0x5c83, NULL, 0, 0, 0 },
	{ "mmDP_AUX4_AUX_TEST_DEBUG_INDEX", REG_MMIO, 0x5c84, NULL, 0, 0, 0 },
	{ "mmDP_AUX4_AUX_TEST_DEBUG_DATA", REG_MMIO, 0x5c85, NULL, 0, 0, 0 },
	{ "mmDP_AUX5_AUX_CONTROL", REG_MMIO, 0x5c8c, NULL, 0, 0, 0 },
	{ "mmDP_AUX5_AUX_SW_CONTROL", REG_MMIO, 0x5c8d, NULL, 0, 0, 0 },
	{ "mmDP_AUX5_AUX_ARB_CONTROL", REG_MMIO, 0x5c8e, NULL, 0, 0, 0 },
	{ "mmDP_AUX5_AUX_INTERRUPT_CONTROL", REG_MMIO, 0x5c8f, NULL, 0, 0, 0 },
	{ "mmDP_AUX5_AUX_SW_STATUS", REG_MMIO, 0x5c90, NULL, 0, 0, 0 },
	{ "mmDP_AUX5_AUX_LS_STATUS", REG_MMIO, 0x5c91, NULL, 0, 0, 0 },
	{ "mmDP_AUX5_AUX_SW_DATA", REG_MMIO, 0x5c92, NULL, 0, 0, 0 },
	{ "mmDP_AUX5_AUX_LS_DATA", REG_MMIO, 0x5c93, NULL, 0, 0, 0 },
	{ "mmDP_AUX5_AUX_DPHY_TX_REF_CONTROL", REG_MMIO, 0x5c94, NULL, 0, 0, 0 },
	{ "mmDP_AUX5_AUX_DPHY_TX_CONTROL", REG_MMIO, 0x5c95, NULL, 0, 0, 0 },
	{ "mmDP_AUX5_AUX_DPHY_RX_CONTROL0", REG_MMIO, 0x5c96, NULL, 0, 0, 0 },
	{ "mmDP_AUX5_AUX_DPHY_RX_CONTROL1", REG_MMIO, 0x5c97, NULL, 0, 0, 0 },
	{ "mmDP_AUX5_AUX_DPHY_TX_STATUS", REG_MMIO, 0x5c98, NULL, 0, 0, 0 },
	{ "mmDP_AUX5_AUX_DPHY_RX_STATUS", REG_MMIO, 0x5c99, NULL, 0, 0, 0 },
	{ "mmDP_AUX5_AUX_GTC_SYNC_CONTROL", REG_MMIO, 0x5c9a, NULL, 0, 0, 0 },
	{ "mmDP_AUX5_AUX_GTC_SYNC_ERROR_CONTROL", REG_MMIO, 0x5c9b, NULL, 0, 0, 0 },
	{ "mmDP_AUX5_AUX_GTC_SYNC_CONTROLLER_STATUS", REG_MMIO, 0x5c9c, NULL, 0, 0, 0 },
	{ "mmDP_AUX5_AUX_GTC_SYNC_STATUS", REG_MMIO, 0x5c9d, NULL, 0, 0, 0 },
	{ "mmDP_AUX5_AUX_GTC_SYNC_DATA", REG_MMIO, 0x5c9e, NULL, 0, 0, 0 },
	{ "mmDP_AUX5_AUX_GTC_SYNC_PHASE_OFFSET_OVERRIDE", REG_MMIO, 0x5c9f, NULL, 0, 0, 0 },
	{ "mmDP_AUX5_AUX_TEST_DEBUG_INDEX", REG_MMIO, 0x5ca0, NULL, 0, 0, 0 },
	{ "mmDP_AUX5_AUX_TEST_DEBUG_DATA", REG_MMIO, 0x5ca1, NULL, 0, 0, 0 },
	{ "ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4", REG_SMC, 0x5d, &ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4[0], sizeof(ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4)/sizeof(ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED0", REG_MMIO, 0x5d98, &mmDPHY_MACRO_CNTL_RESERVED0[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED0)/sizeof(mmDPHY_MACRO_CNTL_RESERVED0[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED1", REG_MMIO, 0x5d99, &mmDPHY_MACRO_CNTL_RESERVED1[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED1)/sizeof(mmDPHY_MACRO_CNTL_RESERVED1[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED2", REG_MMIO, 0x5d9a, &mmDPHY_MACRO_CNTL_RESERVED2[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED2)/sizeof(mmDPHY_MACRO_CNTL_RESERVED2[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED3", REG_MMIO, 0x5d9b, &mmDPHY_MACRO_CNTL_RESERVED3[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED3)/sizeof(mmDPHY_MACRO_CNTL_RESERVED3[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED4", REG_MMIO, 0x5d9c, &mmDPHY_MACRO_CNTL_RESERVED4[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED4)/sizeof(mmDPHY_MACRO_CNTL_RESERVED4[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED5", REG_MMIO, 0x5d9d, &mmDPHY_MACRO_CNTL_RESERVED5[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED5)/sizeof(mmDPHY_MACRO_CNTL_RESERVED5[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED6", REG_MMIO, 0x5d9e, &mmDPHY_MACRO_CNTL_RESERVED6[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED6)/sizeof(mmDPHY_MACRO_CNTL_RESERVED6[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED7", REG_MMIO, 0x5d9f, &mmDPHY_MACRO_CNTL_RESERVED7[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED7)/sizeof(mmDPHY_MACRO_CNTL_RESERVED7[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED8", REG_MMIO, 0x5da0, &mmDPHY_MACRO_CNTL_RESERVED8[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED8)/sizeof(mmDPHY_MACRO_CNTL_RESERVED8[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED9", REG_MMIO, 0x5da1, &mmDPHY_MACRO_CNTL_RESERVED9[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED9)/sizeof(mmDPHY_MACRO_CNTL_RESERVED9[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED10", REG_MMIO, 0x5da2, &mmDPHY_MACRO_CNTL_RESERVED10[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED10)/sizeof(mmDPHY_MACRO_CNTL_RESERVED10[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED11", REG_MMIO, 0x5da3, &mmDPHY_MACRO_CNTL_RESERVED11[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED11)/sizeof(mmDPHY_MACRO_CNTL_RESERVED11[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED12", REG_MMIO, 0x5da4, &mmDPHY_MACRO_CNTL_RESERVED12[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED12)/sizeof(mmDPHY_MACRO_CNTL_RESERVED12[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED13", REG_MMIO, 0x5da5, &mmDPHY_MACRO_CNTL_RESERVED13[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED13)/sizeof(mmDPHY_MACRO_CNTL_RESERVED13[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED14", REG_MMIO, 0x5da6, &mmDPHY_MACRO_CNTL_RESERVED14[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED14)/sizeof(mmDPHY_MACRO_CNTL_RESERVED14[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED15", REG_MMIO, 0x5da7, &mmDPHY_MACRO_CNTL_RESERVED15[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED15)/sizeof(mmDPHY_MACRO_CNTL_RESERVED15[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED16", REG_MMIO, 0x5da8, &mmDPHY_MACRO_CNTL_RESERVED16[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED16)/sizeof(mmDPHY_MACRO_CNTL_RESERVED16[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED17", REG_MMIO, 0x5da9, &mmDPHY_MACRO_CNTL_RESERVED17[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED17)/sizeof(mmDPHY_MACRO_CNTL_RESERVED17[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED18", REG_MMIO, 0x5daa, &mmDPHY_MACRO_CNTL_RESERVED18[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED18)/sizeof(mmDPHY_MACRO_CNTL_RESERVED18[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED19", REG_MMIO, 0x5dab, &mmDPHY_MACRO_CNTL_RESERVED19[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED19)/sizeof(mmDPHY_MACRO_CNTL_RESERVED19[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED20", REG_MMIO, 0x5dac, &mmDPHY_MACRO_CNTL_RESERVED20[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED20)/sizeof(mmDPHY_MACRO_CNTL_RESERVED20[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED21", REG_MMIO, 0x5dad, &mmDPHY_MACRO_CNTL_RESERVED21[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED21)/sizeof(mmDPHY_MACRO_CNTL_RESERVED21[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED22", REG_MMIO, 0x5dae, &mmDPHY_MACRO_CNTL_RESERVED22[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED22)/sizeof(mmDPHY_MACRO_CNTL_RESERVED22[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED23", REG_MMIO, 0x5daf, &mmDPHY_MACRO_CNTL_RESERVED23[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED23)/sizeof(mmDPHY_MACRO_CNTL_RESERVED23[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED24", REG_MMIO, 0x5db0, &mmDPHY_MACRO_CNTL_RESERVED24[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED24)/sizeof(mmDPHY_MACRO_CNTL_RESERVED24[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED25", REG_MMIO, 0x5db1, &mmDPHY_MACRO_CNTL_RESERVED25[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED25)/sizeof(mmDPHY_MACRO_CNTL_RESERVED25[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED26", REG_MMIO, 0x5db2, &mmDPHY_MACRO_CNTL_RESERVED26[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED26)/sizeof(mmDPHY_MACRO_CNTL_RESERVED26[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED27", REG_MMIO, 0x5db3, &mmDPHY_MACRO_CNTL_RESERVED27[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED27)/sizeof(mmDPHY_MACRO_CNTL_RESERVED27[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED28", REG_MMIO, 0x5db4, &mmDPHY_MACRO_CNTL_RESERVED28[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED28)/sizeof(mmDPHY_MACRO_CNTL_RESERVED28[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED29", REG_MMIO, 0x5db5, &mmDPHY_MACRO_CNTL_RESERVED29[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED29)/sizeof(mmDPHY_MACRO_CNTL_RESERVED29[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED30", REG_MMIO, 0x5db6, &mmDPHY_MACRO_CNTL_RESERVED30[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED30)/sizeof(mmDPHY_MACRO_CNTL_RESERVED30[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED31", REG_MMIO, 0x5db7, &mmDPHY_MACRO_CNTL_RESERVED31[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED31)/sizeof(mmDPHY_MACRO_CNTL_RESERVED31[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED32", REG_MMIO, 0x5db8, &mmDPHY_MACRO_CNTL_RESERVED32[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED32)/sizeof(mmDPHY_MACRO_CNTL_RESERVED32[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED33", REG_MMIO, 0x5db9, &mmDPHY_MACRO_CNTL_RESERVED33[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED33)/sizeof(mmDPHY_MACRO_CNTL_RESERVED33[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED34", REG_MMIO, 0x5dba, &mmDPHY_MACRO_CNTL_RESERVED34[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED34)/sizeof(mmDPHY_MACRO_CNTL_RESERVED34[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED35", REG_MMIO, 0x5dbb, &mmDPHY_MACRO_CNTL_RESERVED35[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED35)/sizeof(mmDPHY_MACRO_CNTL_RESERVED35[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED36", REG_MMIO, 0x5dbc, &mmDPHY_MACRO_CNTL_RESERVED36[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED36)/sizeof(mmDPHY_MACRO_CNTL_RESERVED36[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED37", REG_MMIO, 0x5dbd, &mmDPHY_MACRO_CNTL_RESERVED37[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED37)/sizeof(mmDPHY_MACRO_CNTL_RESERVED37[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED38", REG_MMIO, 0x5dbe, &mmDPHY_MACRO_CNTL_RESERVED38[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED38)/sizeof(mmDPHY_MACRO_CNTL_RESERVED38[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED39", REG_MMIO, 0x5dbf, &mmDPHY_MACRO_CNTL_RESERVED39[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED39)/sizeof(mmDPHY_MACRO_CNTL_RESERVED39[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED40", REG_MMIO, 0x5dc0, &mmDPHY_MACRO_CNTL_RESERVED40[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED40)/sizeof(mmDPHY_MACRO_CNTL_RESERVED40[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED41", REG_MMIO, 0x5dc1, &mmDPHY_MACRO_CNTL_RESERVED41[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED41)/sizeof(mmDPHY_MACRO_CNTL_RESERVED41[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED42", REG_MMIO, 0x5dc2, &mmDPHY_MACRO_CNTL_RESERVED42[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED42)/sizeof(mmDPHY_MACRO_CNTL_RESERVED42[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED43", REG_MMIO, 0x5dc3, &mmDPHY_MACRO_CNTL_RESERVED43[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED43)/sizeof(mmDPHY_MACRO_CNTL_RESERVED43[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED44", REG_MMIO, 0x5dc4, &mmDPHY_MACRO_CNTL_RESERVED44[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED44)/sizeof(mmDPHY_MACRO_CNTL_RESERVED44[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED45", REG_MMIO, 0x5dc5, &mmDPHY_MACRO_CNTL_RESERVED45[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED45)/sizeof(mmDPHY_MACRO_CNTL_RESERVED45[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED46", REG_MMIO, 0x5dc6, &mmDPHY_MACRO_CNTL_RESERVED46[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED46)/sizeof(mmDPHY_MACRO_CNTL_RESERVED46[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED47", REG_MMIO, 0x5dc7, &mmDPHY_MACRO_CNTL_RESERVED47[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED47)/sizeof(mmDPHY_MACRO_CNTL_RESERVED47[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED48", REG_MMIO, 0x5dc8, &mmDPHY_MACRO_CNTL_RESERVED48[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED48)/sizeof(mmDPHY_MACRO_CNTL_RESERVED48[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED49", REG_MMIO, 0x5dc9, &mmDPHY_MACRO_CNTL_RESERVED49[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED49)/sizeof(mmDPHY_MACRO_CNTL_RESERVED49[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED50", REG_MMIO, 0x5dca, &mmDPHY_MACRO_CNTL_RESERVED50[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED50)/sizeof(mmDPHY_MACRO_CNTL_RESERVED50[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED51", REG_MMIO, 0x5dcb, &mmDPHY_MACRO_CNTL_RESERVED51[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED51)/sizeof(mmDPHY_MACRO_CNTL_RESERVED51[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED52", REG_MMIO, 0x5dcc, &mmDPHY_MACRO_CNTL_RESERVED52[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED52)/sizeof(mmDPHY_MACRO_CNTL_RESERVED52[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED53", REG_MMIO, 0x5dcd, &mmDPHY_MACRO_CNTL_RESERVED53[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED53)/sizeof(mmDPHY_MACRO_CNTL_RESERVED53[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED54", REG_MMIO, 0x5dce, &mmDPHY_MACRO_CNTL_RESERVED54[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED54)/sizeof(mmDPHY_MACRO_CNTL_RESERVED54[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED55", REG_MMIO, 0x5dcf, &mmDPHY_MACRO_CNTL_RESERVED55[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED55)/sizeof(mmDPHY_MACRO_CNTL_RESERVED55[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED56", REG_MMIO, 0x5dd0, &mmDPHY_MACRO_CNTL_RESERVED56[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED56)/sizeof(mmDPHY_MACRO_CNTL_RESERVED56[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED57", REG_MMIO, 0x5dd1, &mmDPHY_MACRO_CNTL_RESERVED57[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED57)/sizeof(mmDPHY_MACRO_CNTL_RESERVED57[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED58", REG_MMIO, 0x5dd2, &mmDPHY_MACRO_CNTL_RESERVED58[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED58)/sizeof(mmDPHY_MACRO_CNTL_RESERVED58[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED59", REG_MMIO, 0x5dd3, &mmDPHY_MACRO_CNTL_RESERVED59[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED59)/sizeof(mmDPHY_MACRO_CNTL_RESERVED59[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED60", REG_MMIO, 0x5dd4, &mmDPHY_MACRO_CNTL_RESERVED60[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED60)/sizeof(mmDPHY_MACRO_CNTL_RESERVED60[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED61", REG_MMIO, 0x5dd5, &mmDPHY_MACRO_CNTL_RESERVED61[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED61)/sizeof(mmDPHY_MACRO_CNTL_RESERVED61[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED62", REG_MMIO, 0x5dd6, &mmDPHY_MACRO_CNTL_RESERVED62[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED62)/sizeof(mmDPHY_MACRO_CNTL_RESERVED62[0]), 0, 0 },
	{ "mmDPHY_MACRO_CNTL_RESERVED63", REG_MMIO, 0x5dd7, &mmDPHY_MACRO_CNTL_RESERVED63[0], sizeof(mmDPHY_MACRO_CNTL_RESERVED63)/sizeof(mmDPHY_MACRO_CNTL_RESERVED63[0]), 0, 0 },
	{ "ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5", REG_SMC, 0x5e, &ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5[0], sizeof(ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5)/sizeof(ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5[0]), 0, 0 },
	{ "mmWB_ENABLE", REG_MMIO, 0x5e18, &mmWB_ENABLE[0], sizeof(mmWB_ENABLE)/sizeof(mmWB_ENABLE[0]), 0, 0 },
	{ "mmWB_EC_CONFIG", REG_MMIO, 0x5e19, &mmWB_EC_CONFIG[0], sizeof(mmWB_EC_CONFIG)/sizeof(mmWB_EC_CONFIG[0]), 0, 0 },
	{ "mmCNV_MODE", REG_MMIO, 0x5e1a, &mmCNV_MODE[0], sizeof(mmCNV_MODE)/sizeof(mmCNV_MODE[0]), 0, 0 },
	{ "mmCNV_WINDOW_START", REG_MMIO, 0x5e1b, &mmCNV_WINDOW_START[0], sizeof(mmCNV_WINDOW_START)/sizeof(mmCNV_WINDOW_START[0]), 0, 0 },
	{ "mmCNV_WINDOW_SIZE", REG_MMIO, 0x5e1c, &mmCNV_WINDOW_SIZE[0], sizeof(mmCNV_WINDOW_SIZE)/sizeof(mmCNV_WINDOW_SIZE[0]), 0, 0 },
	{ "mmCNV_UPDATE", REG_MMIO, 0x5e1d, &mmCNV_UPDATE[0], sizeof(mmCNV_UPDATE)/sizeof(mmCNV_UPDATE[0]), 0, 0 },
	{ "mmCNV_SOURCE_SIZE", REG_MMIO, 0x5e1e, &mmCNV_SOURCE_SIZE[0], sizeof(mmCNV_SOURCE_SIZE)/sizeof(mmCNV_SOURCE_SIZE[0]), 0, 0 },
	{ "mmCNV_CSC_CONTROL", REG_MMIO, 0x5e1f, &mmCNV_CSC_CONTROL[0], sizeof(mmCNV_CSC_CONTROL)/sizeof(mmCNV_CSC_CONTROL[0]), 0, 0 },
	{ "mmCNV_CSC_C11_C12", REG_MMIO, 0x5e20, &mmCNV_CSC_C11_C12[0], sizeof(mmCNV_CSC_C11_C12)/sizeof(mmCNV_CSC_C11_C12[0]), 0, 0 },
	{ "mmCNV_CSC_C13_C14", REG_MMIO, 0x5e21, &mmCNV_CSC_C13_C14[0], sizeof(mmCNV_CSC_C13_C14)/sizeof(mmCNV_CSC_C13_C14[0]), 0, 0 },
	{ "mmCNV_CSC_C21_C22", REG_MMIO, 0x5e22, &mmCNV_CSC_C21_C22[0], sizeof(mmCNV_CSC_C21_C22)/sizeof(mmCNV_CSC_C21_C22[0]), 0, 0 },
	{ "mmCNV_CSC_C23_C24", REG_MMIO, 0x5e23, &mmCNV_CSC_C23_C24[0], sizeof(mmCNV_CSC_C23_C24)/sizeof(mmCNV_CSC_C23_C24[0]), 0, 0 },
	{ "mmCNV_CSC_C31_C32", REG_MMIO, 0x5e24, &mmCNV_CSC_C31_C32[0], sizeof(mmCNV_CSC_C31_C32)/sizeof(mmCNV_CSC_C31_C32[0]), 0, 0 },
	{ "mmCNV_CSC_C33_C34", REG_MMIO, 0x5e25, &mmCNV_CSC_C33_C34[0], sizeof(mmCNV_CSC_C33_C34)/sizeof(mmCNV_CSC_C33_C34[0]), 0, 0 },
	{ "mmCNV_CSC_ROUND_OFFSET_R", REG_MMIO, 0x5e26, &mmCNV_CSC_ROUND_OFFSET_R[0], sizeof(mmCNV_CSC_ROUND_OFFSET_R)/sizeof(mmCNV_CSC_ROUND_OFFSET_R[0]), 0, 0 },
	{ "mmCNV_CSC_ROUND_OFFSET_G", REG_MMIO, 0x5e27, &mmCNV_CSC_ROUND_OFFSET_G[0], sizeof(mmCNV_CSC_ROUND_OFFSET_G)/sizeof(mmCNV_CSC_ROUND_OFFSET_G[0]), 0, 0 },
	{ "mmCNV_CSC_ROUND_OFFSET_B", REG_MMIO, 0x5e28, &mmCNV_CSC_ROUND_OFFSET_B[0], sizeof(mmCNV_CSC_ROUND_OFFSET_B)/sizeof(mmCNV_CSC_ROUND_OFFSET_B[0]), 0, 0 },
	{ "mmCNV_CSC_CLAMP_R", REG_MMIO, 0x5e29, &mmCNV_CSC_CLAMP_R[0], sizeof(mmCNV_CSC_CLAMP_R)/sizeof(mmCNV_CSC_CLAMP_R[0]), 0, 0 },
	{ "mmCNV_CSC_CLAMP_G", REG_MMIO, 0x5e2a, &mmCNV_CSC_CLAMP_G[0], sizeof(mmCNV_CSC_CLAMP_G)/sizeof(mmCNV_CSC_CLAMP_G[0]), 0, 0 },
	{ "mmCNV_CSC_CLAMP_B", REG_MMIO, 0x5e2b, &mmCNV_CSC_CLAMP_B[0], sizeof(mmCNV_CSC_CLAMP_B)/sizeof(mmCNV_CSC_CLAMP_B[0]), 0, 0 },
	{ "mmCNV_TEST_CNTL", REG_MMIO, 0x5e2c, &mmCNV_TEST_CNTL[0], sizeof(mmCNV_TEST_CNTL)/sizeof(mmCNV_TEST_CNTL[0]), 0, 0 },
	{ "mmCNV_TEST_CRC_RED", REG_MMIO, 0x5e2d, &mmCNV_TEST_CRC_RED[0], sizeof(mmCNV_TEST_CRC_RED)/sizeof(mmCNV_TEST_CRC_RED[0]), 0, 0 },
	{ "mmCNV_TEST_CRC_GREEN", REG_MMIO, 0x5e2e, &mmCNV_TEST_CRC_GREEN[0], sizeof(mmCNV_TEST_CRC_GREEN)/sizeof(mmCNV_TEST_CRC_GREEN[0]), 0, 0 },
	{ "mmCNV_TEST_CRC_BLUE", REG_MMIO, 0x5e2f, &mmCNV_TEST_CRC_BLUE[0], sizeof(mmCNV_TEST_CRC_BLUE)/sizeof(mmCNV_TEST_CRC_BLUE[0]), 0, 0 },
	{ "mmWB_DEBUG_CTRL", REG_MMIO, 0x5e30, &mmWB_DEBUG_CTRL[0], sizeof(mmWB_DEBUG_CTRL)/sizeof(mmWB_DEBUG_CTRL[0]), 0, 0 },
	{ "mmWB_DBG_MODE", REG_MMIO, 0x5e31, &mmWB_DBG_MODE[0], sizeof(mmWB_DBG_MODE)/sizeof(mmWB_DBG_MODE[0]), 0, 0 },
	{ "mmWB_HW_DEBUG", REG_MMIO, 0x5e32, &mmWB_HW_DEBUG[0], sizeof(mmWB_HW_DEBUG)/sizeof(mmWB_HW_DEBUG[0]), 0, 0 },
	{ "mmCNV_INPUT_SELECT", REG_MMIO, 0x5e33, &mmCNV_INPUT_SELECT[0], sizeof(mmCNV_INPUT_SELECT)/sizeof(mmCNV_INPUT_SELECT[0]), 0, 0 },
	{ "mmCNV_TEST_DEBUG_INDEX", REG_MMIO, 0x5e34, &mmCNV_TEST_DEBUG_INDEX[0], sizeof(mmCNV_TEST_DEBUG_INDEX)/sizeof(mmCNV_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmCNV_TEST_DEBUG_DATA", REG_MMIO, 0x5e35, &mmCNV_TEST_DEBUG_DATA[0], sizeof(mmCNV_TEST_DEBUG_DATA)/sizeof(mmCNV_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmWB_SOFT_RESET", REG_MMIO, 0x5e36, &mmWB_SOFT_RESET[0], sizeof(mmWB_SOFT_RESET)/sizeof(mmWB_SOFT_RESET[0]), 0, 0 },
	{ "ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6", REG_SMC, 0x5f, &ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6[0], sizeof(ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6)/sizeof(ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6[0]), 0, 0 },
	{ "mmDC_PERFMON11_PERFCOUNTER_CNTL", REG_MMIO, 0x5f68, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON11_PERFCOUNTER_STATE", REG_MMIO, 0x5f69, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON11_PERFMON_CVALUE_INT_MISC", REG_MMIO, 0x5f6a, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON11_PERFMON_CNTL", REG_MMIO, 0x5f6b, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON11_PERFMON_CVALUE_LOW", REG_MMIO, 0x5f6c, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON11_PERFMON_HI", REG_MMIO, 0x5f6d, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON11_PERFMON_LOW", REG_MMIO, 0x5f6e, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON11_PERFMON_TEST_DEBUG_INDEX", REG_MMIO, 0x5f6f, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON11_PERFMON_TEST_DEBUG_DATA", REG_MMIO, 0x5f70, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON11_PERFMON_CNTL2", REG_MMIO, 0x5f72, NULL, 0, 0, 0 },
	{ "mmCPLL_MACRO_CNTL_RESERVED0", REG_MMIO, 0x5fd0, &mmCPLL_MACRO_CNTL_RESERVED0[0], sizeof(mmCPLL_MACRO_CNTL_RESERVED0)/sizeof(mmCPLL_MACRO_CNTL_RESERVED0[0]), 0, 0 },
	{ "mmDCCG_CPLL0_CPLL_MACRO_CNTL_RESERVED0", REG_MMIO, 0x5fd0, NULL, 0, 0, 0 },
	{ "mmCPLL_MACRO_CNTL_RESERVED1", REG_MMIO, 0x5fd1, &mmCPLL_MACRO_CNTL_RESERVED1[0], sizeof(mmCPLL_MACRO_CNTL_RESERVED1)/sizeof(mmCPLL_MACRO_CNTL_RESERVED1[0]), 0, 0 },
	{ "mmDCCG_CPLL0_CPLL_MACRO_CNTL_RESERVED1", REG_MMIO, 0x5fd1, NULL, 0, 0, 0 },
	{ "mmCPLL_MACRO_CNTL_RESERVED2", REG_MMIO, 0x5fd2, &mmCPLL_MACRO_CNTL_RESERVED2[0], sizeof(mmCPLL_MACRO_CNTL_RESERVED2)/sizeof(mmCPLL_MACRO_CNTL_RESERVED2[0]), 0, 0 },
	{ "mmDCCG_CPLL0_CPLL_MACRO_CNTL_RESERVED2", REG_MMIO, 0x5fd2, NULL, 0, 0, 0 },
	{ "mmCPLL_MACRO_CNTL_RESERVED3", REG_MMIO, 0x5fd3, &mmCPLL_MACRO_CNTL_RESERVED3[0], sizeof(mmCPLL_MACRO_CNTL_RESERVED3)/sizeof(mmCPLL_MACRO_CNTL_RESERVED3[0]), 0, 0 },
	{ "mmDCCG_CPLL0_CPLL_MACRO_CNTL_RESERVED3", REG_MMIO, 0x5fd3, NULL, 0, 0, 0 },
	{ "mmCPLL_MACRO_CNTL_RESERVED4", REG_MMIO, 0x5fd4, &mmCPLL_MACRO_CNTL_RESERVED4[0], sizeof(mmCPLL_MACRO_CNTL_RESERVED4)/sizeof(mmCPLL_MACRO_CNTL_RESERVED4[0]), 0, 0 },
	{ "mmDCCG_CPLL0_CPLL_MACRO_CNTL_RESERVED4", REG_MMIO, 0x5fd4, NULL, 0, 0, 0 },
	{ "mmCPLL_MACRO_CNTL_RESERVED5", REG_MMIO, 0x5fd5, &mmCPLL_MACRO_CNTL_RESERVED5[0], sizeof(mmCPLL_MACRO_CNTL_RESERVED5)/sizeof(mmCPLL_MACRO_CNTL_RESERVED5[0]), 0, 0 },
	{ "mmDCCG_CPLL0_CPLL_MACRO_CNTL_RESERVED5", REG_MMIO, 0x5fd5, NULL, 0, 0, 0 },
	{ "mmCPLL_MACRO_CNTL_RESERVED6", REG_MMIO, 0x5fd6, &mmCPLL_MACRO_CNTL_RESERVED6[0], sizeof(mmCPLL_MACRO_CNTL_RESERVED6)/sizeof(mmCPLL_MACRO_CNTL_RESERVED6[0]), 0, 0 },
	{ "mmDCCG_CPLL0_CPLL_MACRO_CNTL_RESERVED6", REG_MMIO, 0x5fd6, NULL, 0, 0, 0 },
	{ "mmCPLL_MACRO_CNTL_RESERVED7", REG_MMIO, 0x5fd7, &mmCPLL_MACRO_CNTL_RESERVED7[0], sizeof(mmCPLL_MACRO_CNTL_RESERVED7)/sizeof(mmCPLL_MACRO_CNTL_RESERVED7[0]), 0, 0 },
	{ "mmDCCG_CPLL0_CPLL_MACRO_CNTL_RESERVED7", REG_MMIO, 0x5fd7, NULL, 0, 0, 0 },
	{ "mmCPLL_MACRO_CNTL_RESERVED8", REG_MMIO, 0x5fd8, &mmCPLL_MACRO_CNTL_RESERVED8[0], sizeof(mmCPLL_MACRO_CNTL_RESERVED8)/sizeof(mmCPLL_MACRO_CNTL_RESERVED8[0]), 0, 0 },
	{ "mmDCCG_CPLL0_CPLL_MACRO_CNTL_RESERVED8", REG_MMIO, 0x5fd8, NULL, 0, 0, 0 },
	{ "mmCPLL_MACRO_CNTL_RESERVED9", REG_MMIO, 0x5fd9, &mmCPLL_MACRO_CNTL_RESERVED9[0], sizeof(mmCPLL_MACRO_CNTL_RESERVED9)/sizeof(mmCPLL_MACRO_CNTL_RESERVED9[0]), 0, 0 },
	{ "mmDCCG_CPLL0_CPLL_MACRO_CNTL_RESERVED9", REG_MMIO, 0x5fd9, NULL, 0, 0, 0 },
	{ "mmCPLL_MACRO_CNTL_RESERVED10", REG_MMIO, 0x5fda, &mmCPLL_MACRO_CNTL_RESERVED10[0], sizeof(mmCPLL_MACRO_CNTL_RESERVED10)/sizeof(mmCPLL_MACRO_CNTL_RESERVED10[0]), 0, 0 },
	{ "mmDCCG_CPLL0_CPLL_MACRO_CNTL_RESERVED10", REG_MMIO, 0x5fda, NULL, 0, 0, 0 },
	{ "mmCPLL_MACRO_CNTL_RESERVED11", REG_MMIO, 0x5fdb, &mmCPLL_MACRO_CNTL_RESERVED11[0], sizeof(mmCPLL_MACRO_CNTL_RESERVED11)/sizeof(mmCPLL_MACRO_CNTL_RESERVED11[0]), 0, 0 },
	{ "mmDCCG_CPLL0_CPLL_MACRO_CNTL_RESERVED11", REG_MMIO, 0x5fdb, NULL, 0, 0, 0 },
	{ "mmDCCG_CPLL1_CPLL_MACRO_CNTL_RESERVED0", REG_MMIO, 0x5fdc, NULL, 0, 0, 0 },
	{ "mmDCCG_CPLL1_CPLL_MACRO_CNTL_RESERVED1", REG_MMIO, 0x5fdd, NULL, 0, 0, 0 },
	{ "mmDCCG_CPLL1_CPLL_MACRO_CNTL_RESERVED2", REG_MMIO, 0x5fde, NULL, 0, 0, 0 },
	{ "mmDCCG_CPLL1_CPLL_MACRO_CNTL_RESERVED3", REG_MMIO, 0x5fdf, NULL, 0, 0, 0 },
	{ "mmDCCG_CPLL1_CPLL_MACRO_CNTL_RESERVED4", REG_MMIO, 0x5fe0, NULL, 0, 0, 0 },
	{ "mmDCCG_CPLL1_CPLL_MACRO_CNTL_RESERVED5", REG_MMIO, 0x5fe1, NULL, 0, 0, 0 },
	{ "mmDCCG_CPLL1_CPLL_MACRO_CNTL_RESERVED6", REG_MMIO, 0x5fe2, NULL, 0, 0, 0 },
	{ "mmDCCG_CPLL1_CPLL_MACRO_CNTL_RESERVED7", REG_MMIO, 0x5fe3, NULL, 0, 0, 0 },
	{ "mmDCCG_CPLL1_CPLL_MACRO_CNTL_RESERVED8", REG_MMIO, 0x5fe4, NULL, 0, 0, 0 },
	{ "mmDCCG_CPLL1_CPLL_MACRO_CNTL_RESERVED9", REG_MMIO, 0x5fe5, NULL, 0, 0, 0 },
	{ "mmDCCG_CPLL1_CPLL_MACRO_CNTL_RESERVED10", REG_MMIO, 0x5fe6, NULL, 0, 0, 0 },
	{ "mmDCCG_CPLL1_CPLL_MACRO_CNTL_RESERVED11", REG_MMIO, 0x5fe7, NULL, 0, 0, 0 },
	{ "mmDCCG_CPLL2_CPLL_MACRO_CNTL_RESERVED0", REG_MMIO, 0x5fe8, NULL, 0, 0, 0 },
	{ "mmDCCG_CPLL2_CPLL_MACRO_CNTL_RESERVED1", REG_MMIO, 0x5fe9, NULL, 0, 0, 0 },
	{ "mmDCCG_CPLL2_CPLL_MACRO_CNTL_RESERVED2", REG_MMIO, 0x5fea, NULL, 0, 0, 0 },
	{ "mmDCCG_CPLL2_CPLL_MACRO_CNTL_RESERVED3", REG_MMIO, 0x5feb, NULL, 0, 0, 0 },
	{ "mmDCCG_CPLL2_CPLL_MACRO_CNTL_RESERVED4", REG_MMIO, 0x5fec, NULL, 0, 0, 0 },
	{ "mmDCCG_CPLL2_CPLL_MACRO_CNTL_RESERVED5", REG_MMIO, 0x5fed, NULL, 0, 0, 0 },
	{ "mmDCCG_CPLL2_CPLL_MACRO_CNTL_RESERVED6", REG_MMIO, 0x5fee, NULL, 0, 0, 0 },
	{ "mmDCCG_CPLL2_CPLL_MACRO_CNTL_RESERVED7", REG_MMIO, 0x5fef, NULL, 0, 0, 0 },
	{ "mmDCCG_CPLL2_CPLL_MACRO_CNTL_RESERVED8", REG_MMIO, 0x5ff0, NULL, 0, 0, 0 },
	{ "mmDCCG_CPLL2_CPLL_MACRO_CNTL_RESERVED9", REG_MMIO, 0x5ff1, NULL, 0, 0, 0 },
	{ "mmDCCG_CPLL2_CPLL_MACRO_CNTL_RESERVED10", REG_MMIO, 0x5ff2, NULL, 0, 0, 0 },
	{ "mmDCCG_CPLL2_CPLL_MACRO_CNTL_RESERVED11", REG_MMIO, 0x5ff3, NULL, 0, 0, 0 },
	{ "mmDCCG_CPLL3_CPLL_MACRO_CNTL_RESERVED0", REG_MMIO, 0x5ff4, NULL, 0, 0, 0 },
	{ "mmDCCG_CPLL3_CPLL_MACRO_CNTL_RESERVED1", REG_MMIO, 0x5ff5, NULL, 0, 0, 0 },
	{ "mmDCCG_CPLL3_CPLL_MACRO_CNTL_RESERVED2", REG_MMIO, 0x5ff6, NULL, 0, 0, 0 },
	{ "mmDCCG_CPLL3_CPLL_MACRO_CNTL_RESERVED3", REG_MMIO, 0x5ff7, NULL, 0, 0, 0 },
	{ "mmDCCG_CPLL3_CPLL_MACRO_CNTL_RESERVED4", REG_MMIO, 0x5ff8, NULL, 0, 0, 0 },
	{ "mmDCCG_CPLL3_CPLL_MACRO_CNTL_RESERVED5", REG_MMIO, 0x5ff9, NULL, 0, 0, 0 },
	{ "mmDCCG_CPLL3_CPLL_MACRO_CNTL_RESERVED6", REG_MMIO, 0x5ffa, NULL, 0, 0, 0 },
	{ "mmDCCG_CPLL3_CPLL_MACRO_CNTL_RESERVED7", REG_MMIO, 0x5ffb, NULL, 0, 0, 0 },
	{ "mmDCCG_CPLL3_CPLL_MACRO_CNTL_RESERVED8", REG_MMIO, 0x5ffc, NULL, 0, 0, 0 },
	{ "mmDCCG_CPLL3_CPLL_MACRO_CNTL_RESERVED9", REG_MMIO, 0x5ffd, NULL, 0, 0, 0 },
	{ "mmDCCG_CPLL3_CPLL_MACRO_CNTL_RESERVED10", REG_MMIO, 0x5ffe, NULL, 0, 0, 0 },
	{ "mmDCCG_CPLL3_CPLL_MACRO_CNTL_RESERVED11", REG_MMIO, 0x5fff, NULL, 0, 0, 0 },
	{ "ixCRT06", REG_SMC, 0x6, &ixCRT06[0], sizeof(ixCRT06)/sizeof(ixCRT06[0]), 0, 0 },
	{ "ixATTR06", REG_SMC, 0x6, &ixATTR06[0], sizeof(ixATTR06)/sizeof(ixATTR06[0]), 0, 0 },
	{ "ixDCIO_DEBUG6", REG_SMC, 0x6, &ixDCIO_DEBUG6[0], sizeof(ixDCIO_DEBUG6)/sizeof(ixDCIO_DEBUG6[0]), 0, 0 },
	{ "ixDPGV0_DEBUG00", REG_SMC, 0x6, NULL, 0, 0, 0 },
	{ "ixAUDIO_DESCRIPTOR5", REG_SMC, 0x6, &ixAUDIO_DESCRIPTOR5[0], sizeof(ixAUDIO_DESCRIPTOR5)/sizeof(ixAUDIO_DESCRIPTOR5[0]), 0, 0 },
	{ "ixAZALIA_CRC0_CHANNEL6", REG_SMC, 0x6, &ixAZALIA_CRC0_CHANNEL6[0], sizeof(ixAZALIA_CRC0_CHANNEL6)/sizeof(ixAZALIA_CRC0_CHANNEL6[0]), 0, 0 },
	{ "ixAZALIA_INPUT_CRC0_CHANNEL6", REG_SMC, 0x6, &ixAZALIA_INPUT_CRC0_CHANNEL6[0], sizeof(ixAZALIA_INPUT_CRC0_CHANNEL6)/sizeof(ixAZALIA_INPUT_CRC0_CHANNEL6[0]), 0, 0 },
	{ "mmINPUT_STREAM_PAYLOAD_CAPABILITY", REG_MMIO, 0x6, &mmINPUT_STREAM_PAYLOAD_CAPABILITY[0], sizeof(mmINPUT_STREAM_PAYLOAD_CAPABILITY)/sizeof(mmINPUT_STREAM_PAYLOAD_CAPABILITY[0]), 0, 0 },
	{ "mmOUTPUT_STREAM_PAYLOAD_CAPABILITY", REG_MMIO, 0x6, &mmOUTPUT_STREAM_PAYLOAD_CAPABILITY[0], sizeof(mmOUTPUT_STREAM_PAYLOAD_CAPABILITY)/sizeof(mmOUTPUT_STREAM_PAYLOAD_CAPABILITY[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES", REG_SMC, 0x6, &ixAZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0], sizeof(ixAZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES)/sizeof(ixAZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES", REG_SMC, 0x6, &ixAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0], sizeof(ixAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES)/sizeof(ixAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0]), 0, 0 },
	{ "ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7", REG_SMC, 0x60, &ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7[0], sizeof(ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7)/sizeof(ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7[0]), 0, 0 },
	{ "ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8", REG_SMC, 0x61, &ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8[0], sizeof(ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8)/sizeof(ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_ASSOCIATION_INFO", REG_SMC, 0x62, &ixAZALIA_F0_CODEC_PIN_ASSOCIATION_INFO[0], sizeof(ixAZALIA_F0_CODEC_PIN_ASSOCIATION_INFO)/sizeof(ixAZALIA_F0_CODEC_PIN_ASSOCIATION_INFO[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT", REG_SMC, 0x6200, &ixAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT[0], sizeof(ixAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT)/sizeof(ixAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS", REG_SMC, 0x63, &ixAZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL", REG_SMC, 0x64, &ixAZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL", REG_SMC, 0x64, &ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0], sizeof(ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL)/sizeof(ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_LPIB", REG_SMC, 0x65, &ixAZALIA_F0_CODEC_PIN_CONTROL_LPIB[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_LPIB)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_LPIB[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB", REG_SMC, 0x65, &ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB[0], sizeof(ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB)/sizeof(ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT", REG_SMC, 0x66, &ixAZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT", REG_SMC, 0x66, &ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0], sizeof(ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT)/sizeof(ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE", REG_SMC, 0x67, &ixAZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL", REG_SMC, 0x67, &ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL[0], sizeof(ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL)/sizeof(ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID", REG_SMC, 0x6706, &ixAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0], sizeof(ixAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID)/sizeof(ixAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER", REG_SMC, 0x670d, &ixAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER[0], sizeof(ixAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER)/sizeof(ixAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED", REG_SMC, 0x68, &ixAZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME", REG_SMC, 0x68, &ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME[0], sizeof(ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME)/sizeof(ixAZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION", REG_SMC, 0x69, &ixAZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION[0]), 0, 0 },
	{ "ixDPGV1_DEBUG00_DMIFARB", REG_SMC, 0x6a, NULL, 0, 0, 0 },
	{ "ixAZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE", REG_SMC, 0x6a, &ixAZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE[0], sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE)/sizeof(ixAZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE[0]), 0, 0 },
	{ "ixDPGV1_DEBUG01_DMIFARB", REG_SMC, 0x6b, NULL, 0, 0, 0 },
	{ "ixAZALIA_F0_AUDIO_ENABLE_STATUS", REG_SMC, 0x6b, &ixAZALIA_F0_AUDIO_ENABLE_STATUS[0], sizeof(ixAZALIA_F0_AUDIO_ENABLE_STATUS)/sizeof(ixAZALIA_F0_AUDIO_ENABLE_STATUS[0]), 0, 0 },
	{ "ixDPGV1_DEBUG02_DMIFARB", REG_SMC, 0x6c, NULL, 0, 0, 0 },
	{ "ixAZALIA_F0_AUDIO_ENABLED_INT_STATUS", REG_SMC, 0x6c, &ixAZALIA_F0_AUDIO_ENABLED_INT_STATUS[0], sizeof(ixAZALIA_F0_AUDIO_ENABLED_INT_STATUS)/sizeof(ixAZALIA_F0_AUDIO_ENABLED_INT_STATUS[0]), 0, 0 },
	{ "ixDPGV1_DEBUG03_DMIFARB", REG_SMC, 0x6d, NULL, 0, 0, 0 },
	{ "ixAZALIA_F0_AUDIO_DISABLED_INT_STATUS", REG_SMC, 0x6d, &ixAZALIA_F0_AUDIO_DISABLED_INT_STATUS[0], sizeof(ixAZALIA_F0_AUDIO_DISABLED_INT_STATUS)/sizeof(ixAZALIA_F0_AUDIO_DISABLED_INT_STATUS[0]), 0, 0 },
	{ "ixDPGV1_DEBUG04_DMIFARB", REG_SMC, 0x6e, NULL, 0, 0, 0 },
	{ "ixAZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS", REG_SMC, 0x6e, &ixAZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS[0], sizeof(ixAZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS)/sizeof(ixAZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS[0]), 0, 0 },
	{ "ixDPGV1_DEBUG00", REG_SMC, 0x6f, NULL, 0, 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x6f09, &ixAZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES", REG_SMC, 0x6f0a, &ixAZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0], sizeof(ixAZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES)/sizeof(ixAZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS", REG_SMC, 0x6f0b, &ixAZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS[0], sizeof(ixAZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS)/sizeof(ixAZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS[0]), 0, 0 },
	{ "ixCRT07", REG_SMC, 0x7, &ixCRT07[0], sizeof(ixCRT07)/sizeof(ixCRT07[0]), 0, 0 },
	{ "ixATTR07", REG_SMC, 0x7, &ixATTR07[0], sizeof(ixATTR07)/sizeof(ixATTR07[0]), 0, 0 },
	{ "ixDCIO_DEBUG7", REG_SMC, 0x7, &ixDCIO_DEBUG7[0], sizeof(ixDCIO_DEBUG7)/sizeof(ixDCIO_DEBUG7[0]), 0, 0 },
	{ "ixDPGV0_DEBUG01", REG_SMC, 0x7, NULL, 0, 0, 0 },
	{ "ixAUDIO_DESCRIPTOR6", REG_SMC, 0x7, &ixAUDIO_DESCRIPTOR6[0], sizeof(ixAUDIO_DESCRIPTOR6)/sizeof(ixAUDIO_DESCRIPTOR6[0]), 0, 0 },
	{ "ixAZALIA_CRC0_CHANNEL7", REG_SMC, 0x7, &ixAZALIA_CRC0_CHANNEL7[0], sizeof(ixAZALIA_CRC0_CHANNEL7)/sizeof(ixAZALIA_CRC0_CHANNEL7[0]), 0, 0 },
	{ "ixAZALIA_INPUT_CRC0_CHANNEL7", REG_SMC, 0x7, &ixAZALIA_INPUT_CRC0_CHANNEL7[0], sizeof(ixAZALIA_INPUT_CRC0_CHANNEL7)/sizeof(ixAZALIA_INPUT_CRC0_CHANNEL7[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL", REG_SMC, 0x7, &ixAZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL[0], sizeof(ixAZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL)/sizeof(ixAZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL[0]), 0, 0 },
	{ "ixDPGV1_DEBUG01", REG_SMC, 0x70, NULL, 0, 0, 0 },
	{ "ixDPGV1_DEBUG02", REG_SMC, 0x71, NULL, 0, 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL", REG_SMC, 0x7707, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE", REG_SMC, 0x7708, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_PIN_SENSE", REG_SMC, 0x7709, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_PIN_SENSE[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_PIN_SENSE)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_PIN_SENSE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT", REG_SMC, 0x771c, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2", REG_SMC, 0x771d, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3", REG_SMC, 0x771e, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4", REG_SMC, 0x771f, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION", REG_SMC, 0x7771, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL0_ENABLE", REG_SMC, 0x7777, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL0_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL0_ENABLE)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL0_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL2_ENABLE", REG_SMC, 0x7778, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL2_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL2_ENABLE)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL2_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL4_ENABLE", REG_SMC, 0x7779, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL4_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL4_ENABLE)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL4_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL6_ENABLE", REG_SMC, 0x777a, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL6_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL6_ENABLE)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL6_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_HBR", REG_SMC, 0x777c, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_HBR[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_HBR)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_HBR[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL1_ENABLE", REG_SMC, 0x7785, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL1_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL1_ENABLE)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL1_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL3_ENABLE", REG_SMC, 0x7786, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL3_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL3_ENABLE)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL3_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL5_ENABLE", REG_SMC, 0x7787, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL5_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL5_ENABLE)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL5_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL7_ENABLE", REG_SMC, 0x7788, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL7_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL7_ENABLE)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL7_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL", REG_SMC, 0x7798, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB", REG_SMC, 0x7799, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT", REG_SMC, 0x779a, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL", REG_SMC, 0x779b, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_INFOFRAME", REG_SMC, 0x779c, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_INFOFRAME[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_INFOFRAME)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_INFOFRAME[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_STATUS_L", REG_SMC, 0x779d, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_STATUS_L[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_STATUS_L)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_STATUS_L[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_STATUS_H", REG_SMC, 0x779e, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_STATUS_H[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_STATUS_H)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_STATUS_H[0]), 0, 0 },
	{ "ixVGADCC_DBG_DCCIF_C", REG_SMC, 0x7e, &ixVGADCC_DBG_DCCIF_C[0], sizeof(ixVGADCC_DBG_DCCIF_C)/sizeof(ixVGADCC_DBG_DCCIF_C[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x7f09, &ixAZALIA_F2_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES", REG_SMC, 0x7f0c, &ixAZALIA_F2_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES[0]), 0, 0 },
	{ "ixCRT08", REG_SMC, 0x8, &ixCRT08[0], sizeof(ixCRT08)/sizeof(ixCRT08[0]), 0, 0 },
	{ "ixATTR08", REG_SMC, 0x8, &ixATTR08[0], sizeof(ixATTR08)/sizeof(ixATTR08[0]), 0, 0 },
	{ "ixDCIO_DEBUG8", REG_SMC, 0x8, &ixDCIO_DEBUG8[0], sizeof(ixDCIO_DEBUG8)/sizeof(ixDCIO_DEBUG8[0]), 0, 0 },
	{ "ixDPGV0_DEBUG02", REG_SMC, 0x8, NULL, 0, 0, 0 },
	{ "mmINTERRUPT_CONTROL", REG_MMIO, 0x8, &mmINTERRUPT_CONTROL[0], sizeof(mmINTERRUPT_CONTROL)/sizeof(mmINTERRUPT_CONTROL[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE", REG_SMC, 0x8, &ixAZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE[0], sizeof(ixAZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE)/sizeof(ixAZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE[0]), 0, 0 },
	{ "mmWALL_CLOCK_COUNTER_ALIAS", REG_MMIO, 0x80c, &mmWALL_CLOCK_COUNTER_ALIAS[0], sizeof(mmWALL_CLOCK_COUNTER_ALIAS)/sizeof(mmWALL_CLOCK_COUNTER_ALIAS[0]), 0, 0 },
	{ "mmOUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS", REG_MMIO, 0x821, &mmOUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS[0], sizeof(mmOUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS)/sizeof(mmOUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS[0]), 0, 0 },
	{ "ixCRT09", REG_SMC, 0x9, &ixCRT09[0], sizeof(ixCRT09)/sizeof(ixCRT09[0]), 0, 0 },
	{ "ixATTR09", REG_SMC, 0x9, &ixATTR09[0], sizeof(ixATTR09)/sizeof(ixATTR09[0]), 0, 0 },
	{ "ixDCIO_DEBUG9", REG_SMC, 0x9, &ixDCIO_DEBUG9[0], sizeof(ixDCIO_DEBUG9)/sizeof(ixDCIO_DEBUG9[0]), 0, 0 },
	{ "mmINTERRUPT_STATUS", REG_MMIO, 0x9, &mmINTERRUPT_STATUS[0], sizeof(mmINTERRUPT_STATUS)/sizeof(mmINTERRUPT_STATUS[0]), 0, 0 },
	{ "ixAUDIO_DESCRIPTOR8", REG_SMC, 0x9, &ixAUDIO_DESCRIPTOR8[0], sizeof(ixAUDIO_DESCRIPTOR8)/sizeof(ixAUDIO_DESCRIPTOR8[0]), 0, 0 },
	{ "ixIDDCCIF02_DBG_DCCIF_C", REG_SMC, 0x9, &ixIDDCCIF02_DBG_DCCIF_C[0], sizeof(ixIDDCCIF02_DBG_DCCIF_C)/sizeof(ixIDDCCIF02_DBG_DCCIF_C[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING", REG_SMC, 0x9, &ixAZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING[0], sizeof(ixAZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING)/sizeof(ixAZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING[0]), 0, 0 },
	{ "ixCRT0A", REG_SMC, 0xa, &ixCRT0A[0], sizeof(ixCRT0A)/sizeof(ixCRT0A[0]), 0, 0 },
	{ "ixATTR0A", REG_SMC, 0xa, &ixATTR0A[0], sizeof(ixATTR0A)/sizeof(ixATTR0A[0]), 0, 0 },
	{ "ixDCIO_DEBUGA", REG_SMC, 0xa, &ixDCIO_DEBUGA[0], sizeof(ixDCIO_DEBUGA)/sizeof(ixDCIO_DEBUGA[0]), 0, 0 },
	{ "ixAUDIO_DESCRIPTOR9", REG_SMC, 0xa, &ixAUDIO_DESCRIPTOR9[0], sizeof(ixAUDIO_DESCRIPTOR9)/sizeof(ixAUDIO_DESCRIPTOR9[0]), 0, 0 },
	{ "ixDMIF_DEBUG02_CORE1", REG_SMC, 0xa, &ixDMIF_DEBUG02_CORE1[0], sizeof(ixDMIF_DEBUG02_CORE1)/sizeof(ixDMIF_DEBUG02_CORE1[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_OFFSET_DEBUG", REG_SMC, 0xa, &ixAZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_OFFSET_DEBUG[0], sizeof(ixAZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_OFFSET_DEBUG)/sizeof(ixAZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_OFFSET_DEBUG[0]), 0, 0 },
	{ "ixCRT0B", REG_SMC, 0xb, &ixCRT0B[0], sizeof(ixCRT0B)/sizeof(ixCRT0B[0]), 0, 0 },
	{ "ixATTR0B", REG_SMC, 0xb, &ixATTR0B[0], sizeof(ixATTR0B)/sizeof(ixATTR0B[0]), 0, 0 },
	{ "ixDCIO_DEBUGB", REG_SMC, 0xb, &ixDCIO_DEBUGB[0], sizeof(ixDCIO_DEBUGB)/sizeof(ixDCIO_DEBUGB[0]), 0, 0 },
	{ "ixSINK_DESCRIPTION6", REG_SMC, 0xb, &ixSINK_DESCRIPTION6[0], sizeof(ixSINK_DESCRIPTION6)/sizeof(ixSINK_DESCRIPTION6[0]), 0, 0 },
	{ "ixAUDIO_DESCRIPTOR10", REG_SMC, 0xb, &ixAUDIO_DESCRIPTOR10[0], sizeof(ixAUDIO_DESCRIPTOR10)/sizeof(ixAUDIO_DESCRIPTOR10[0]), 0, 0 },
	{ "ixIDDCCIF04_DBG_DCCIF_E", REG_SMC, 0xb, &ixIDDCCIF04_DBG_DCCIF_E[0], sizeof(ixIDDCCIF04_DBG_DCCIF_E)/sizeof(ixIDDCCIF04_DBG_DCCIF_E[0]), 0, 0 },
	{ "ixCRT0C", REG_SMC, 0xc, &ixCRT0C[0], sizeof(ixCRT0C)/sizeof(ixCRT0C[0]), 0, 0 },
	{ "ixATTR0C", REG_SMC, 0xc, &ixATTR0C[0], sizeof(ixATTR0C)/sizeof(ixATTR0C[0]), 0, 0 },
	{ "ixDCIO_DEBUGC", REG_SMC, 0xc, &ixDCIO_DEBUGC[0], sizeof(ixDCIO_DEBUGC)/sizeof(ixDCIO_DEBUGC[0]), 0, 0 },
	{ "ixMVP_DEBUG_12", REG_SMC, 0xc, &ixMVP_DEBUG_12[0], sizeof(ixMVP_DEBUG_12)/sizeof(ixMVP_DEBUG_12[0]), 0, 0 },
	{ "ixSINK_DESCRIPTION7", REG_SMC, 0xc, &ixSINK_DESCRIPTION7[0], sizeof(ixSINK_DESCRIPTION7)/sizeof(ixSINK_DESCRIPTION7[0]), 0, 0 },
	{ "mmWALL_CLOCK_COUNTER", REG_MMIO, 0xc, &mmWALL_CLOCK_COUNTER[0], sizeof(mmWALL_CLOCK_COUNTER)/sizeof(mmWALL_CLOCK_COUNTER[0]), 0, 0 },
	{ "ixIDDCCIF05_DBG_DCCIF_F", REG_SMC, 0xc, &ixIDDCCIF05_DBG_DCCIF_F[0], sizeof(ixIDDCCIF05_DBG_DCCIF_F)/sizeof(ixIDDCCIF05_DBG_DCCIF_F[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA", REG_SMC, 0xc, &ixAZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA[0], sizeof(ixAZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA)/sizeof(ixAZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA[0]), 0, 0 },
	{ "mmVGA_RENDER_CONTROL", REG_MMIO, 0xc0, &mmVGA_RENDER_CONTROL[0], sizeof(mmVGA_RENDER_CONTROL)/sizeof(mmVGA_RENDER_CONTROL[0]), 0, 0 },
	{ "mmVGA_SEQUENCER_RESET_CONTROL", REG_MMIO, 0xc1, &mmVGA_SEQUENCER_RESET_CONTROL[0], sizeof(mmVGA_SEQUENCER_RESET_CONTROL)/sizeof(mmVGA_SEQUENCER_RESET_CONTROL[0]), 0, 0 },
	{ "mmVGA_MODE_CONTROL", REG_MMIO, 0xc2, &mmVGA_MODE_CONTROL[0], sizeof(mmVGA_MODE_CONTROL)/sizeof(mmVGA_MODE_CONTROL[0]), 0, 0 },
	{ "mmVGA_SURFACE_PITCH_SELECT", REG_MMIO, 0xc3, &mmVGA_SURFACE_PITCH_SELECT[0], sizeof(mmVGA_SURFACE_PITCH_SELECT)/sizeof(mmVGA_SURFACE_PITCH_SELECT[0]), 0, 0 },
	{ "mmVGA_MEMORY_BASE_ADDRESS", REG_MMIO, 0xc4, &mmVGA_MEMORY_BASE_ADDRESS[0], sizeof(mmVGA_MEMORY_BASE_ADDRESS)/sizeof(mmVGA_MEMORY_BASE_ADDRESS[0]), 0, 0 },
	{ "mmVGA_TEST_DEBUG_INDEX", REG_MMIO, 0xc5, &mmVGA_TEST_DEBUG_INDEX[0], sizeof(mmVGA_TEST_DEBUG_INDEX)/sizeof(mmVGA_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmVGA_DISPBUF1_SURFACE_ADDR", REG_MMIO, 0xc6, &mmVGA_DISPBUF1_SURFACE_ADDR[0], sizeof(mmVGA_DISPBUF1_SURFACE_ADDR)/sizeof(mmVGA_DISPBUF1_SURFACE_ADDR[0]), 0, 0 },
	{ "mmVGA_TEST_DEBUG_DATA", REG_MMIO, 0xc7, &mmVGA_TEST_DEBUG_DATA[0], sizeof(mmVGA_TEST_DEBUG_DATA)/sizeof(mmVGA_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmVGA_DISPBUF2_SURFACE_ADDR", REG_MMIO, 0xc8, &mmVGA_DISPBUF2_SURFACE_ADDR[0], sizeof(mmVGA_DISPBUF2_SURFACE_ADDR)/sizeof(mmVGA_DISPBUF2_SURFACE_ADDR[0]), 0, 0 },
	{ "mmVGA_MEMORY_BASE_ADDRESS_HIGH", REG_MMIO, 0xc9, &mmVGA_MEMORY_BASE_ADDRESS_HIGH[0], sizeof(mmVGA_MEMORY_BASE_ADDRESS_HIGH)/sizeof(mmVGA_MEMORY_BASE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmVGA_HDP_CONTROL", REG_MMIO, 0xca, &mmVGA_HDP_CONTROL[0], sizeof(mmVGA_HDP_CONTROL)/sizeof(mmVGA_HDP_CONTROL[0]), 0, 0 },
	{ "mmVGA_CACHE_CONTROL", REG_MMIO, 0xcb, &mmVGA_CACHE_CONTROL[0], sizeof(mmVGA_CACHE_CONTROL)/sizeof(mmVGA_CACHE_CONTROL[0]), 0, 0 },
	{ "mmD1VGA_CONTROL", REG_MMIO, 0xcc, &mmD1VGA_CONTROL[0], sizeof(mmD1VGA_CONTROL)/sizeof(mmD1VGA_CONTROL[0]), 0, 0 },
	{ "mmD2VGA_CONTROL", REG_MMIO, 0xce, &mmD2VGA_CONTROL[0], sizeof(mmD2VGA_CONTROL)/sizeof(mmD2VGA_CONTROL[0]), 0, 0 },
	{ "mmVGA_HW_DEBUG", REG_MMIO, 0xcf, &mmVGA_HW_DEBUG[0], sizeof(mmVGA_HW_DEBUG)/sizeof(mmVGA_HW_DEBUG[0]), 0, 0 },
	{ "ixCRT0D", REG_SMC, 0xd, &ixCRT0D[0], sizeof(ixCRT0D)/sizeof(ixCRT0D[0]), 0, 0 },
	{ "ixATTR0D", REG_SMC, 0xd, &ixATTR0D[0], sizeof(ixATTR0D)/sizeof(ixATTR0D[0]), 0, 0 },
	{ "ixDCIO_DEBUGD", REG_SMC, 0xd, &ixDCIO_DEBUGD[0], sizeof(ixDCIO_DEBUGD)/sizeof(ixDCIO_DEBUGD[0]), 0, 0 },
	{ "ixMVP_DEBUG_13", REG_SMC, 0xd, &ixMVP_DEBUG_13[0], sizeof(ixMVP_DEBUG_13)/sizeof(ixMVP_DEBUG_13[0]), 0, 0 },
	{ "ixSINK_DESCRIPTION8", REG_SMC, 0xd, &ixSINK_DESCRIPTION8[0], sizeof(ixSINK_DESCRIPTION8)/sizeof(ixSINK_DESCRIPTION8[0]), 0, 0 },
	{ "ixAUDIO_DESCRIPTOR12", REG_SMC, 0xd, &ixAUDIO_DESCRIPTOR12[0], sizeof(ixAUDIO_DESCRIPTOR12)/sizeof(ixAUDIO_DESCRIPTOR12[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN", REG_SMC, 0xd, &ixAZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN[0], sizeof(ixAZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN)/sizeof(ixAZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN[0]), 0, 0 },
	{ "mmVGA_STATUS", REG_MMIO, 0xd0, &mmVGA_STATUS[0], sizeof(mmVGA_STATUS)/sizeof(mmVGA_STATUS[0]), 0, 0 },
	{ "mmVGA_INTERRUPT_CONTROL", REG_MMIO, 0xd1, &mmVGA_INTERRUPT_CONTROL[0], sizeof(mmVGA_INTERRUPT_CONTROL)/sizeof(mmVGA_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmVGA_STATUS_CLEAR", REG_MMIO, 0xd2, &mmVGA_STATUS_CLEAR[0], sizeof(mmVGA_STATUS_CLEAR)/sizeof(mmVGA_STATUS_CLEAR[0]), 0, 0 },
	{ "mmVGA_INTERRUPT_STATUS", REG_MMIO, 0xd3, &mmVGA_INTERRUPT_STATUS[0], sizeof(mmVGA_INTERRUPT_STATUS)/sizeof(mmVGA_INTERRUPT_STATUS[0]), 0, 0 },
	{ "mmVGA_MAIN_CONTROL", REG_MMIO, 0xd4, &mmVGA_MAIN_CONTROL[0], sizeof(mmVGA_MAIN_CONTROL)/sizeof(mmVGA_MAIN_CONTROL[0]), 0, 0 },
	{ "mmVGA_TEST_CONTROL", REG_MMIO, 0xd5, &mmVGA_TEST_CONTROL[0], sizeof(mmVGA_TEST_CONTROL)/sizeof(mmVGA_TEST_CONTROL[0]), 0, 0 },
	{ "mmVGA_DEBUG_READBACK_INDEX", REG_MMIO, 0xd6, &mmVGA_DEBUG_READBACK_INDEX[0], sizeof(mmVGA_DEBUG_READBACK_INDEX)/sizeof(mmVGA_DEBUG_READBACK_INDEX[0]), 0, 0 },
	{ "mmVGA_DEBUG_READBACK_DATA", REG_MMIO, 0xd7, &mmVGA_DEBUG_READBACK_DATA[0], sizeof(mmVGA_DEBUG_READBACK_DATA)/sizeof(mmVGA_DEBUG_READBACK_DATA[0]), 0, 0 },
	{ "ixCRT0E", REG_SMC, 0xe, &ixCRT0E[0], sizeof(ixCRT0E)/sizeof(ixCRT0E[0]), 0, 0 },
	{ "ixATTR0E", REG_SMC, 0xe, &ixATTR0E[0], sizeof(ixATTR0E)/sizeof(ixATTR0E[0]), 0, 0 },
	{ "ixDCIO_DEBUGE", REG_SMC, 0xe, &ixDCIO_DEBUGE[0], sizeof(ixDCIO_DEBUGE)/sizeof(ixDCIO_DEBUGE[0]), 0, 0 },
	{ "ixMVP_DEBUG_14", REG_SMC, 0xe, &ixMVP_DEBUG_14[0], sizeof(ixMVP_DEBUG_14)/sizeof(ixMVP_DEBUG_14[0]), 0, 0 },
	{ "ixSINK_DESCRIPTION9", REG_SMC, 0xe, &ixSINK_DESCRIPTION9[0], sizeof(ixSINK_DESCRIPTION9)/sizeof(ixSINK_DESCRIPTION9[0]), 0, 0 },
	{ "ixAUDIO_DESCRIPTOR13", REG_SMC, 0xe, &ixAUDIO_DESCRIPTOR13[0], sizeof(ixAUDIO_DESCRIPTOR13)/sizeof(ixAUDIO_DESCRIPTOR13[0]), 0, 0 },
	{ "mmSTREAM_SYNCHRONIZATION", REG_MMIO, 0xe, &mmSTREAM_SYNCHRONIZATION[0], sizeof(mmSTREAM_SYNCHRONIZATION)/sizeof(mmSTREAM_SYNCHRONIZATION[0]), 0, 0 },
	{ "ixAZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX", REG_SMC, 0xe, &ixAZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX[0], sizeof(ixAZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX)/sizeof(ixAZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX[0]), 0, 0 },
	{ "mmCRTC8_IDX", REG_MMIO, 0xed, &mmCRTC8_IDX[0], sizeof(mmCRTC8_IDX)/sizeof(mmCRTC8_IDX[0]), 0, 0 },
	{ "mmCRTC8_DATA", REG_MMIO, 0xed, &mmCRTC8_DATA[0], sizeof(mmCRTC8_DATA)/sizeof(mmCRTC8_DATA[0]), 0, 0 },
	{ "mmVGA0_CRTC8_IDX", REG_MMIO, 0xed, NULL, 0, 0, 0 },
	{ "mmVGA0_CRTC8_DATA", REG_MMIO, 0xed, NULL, 0, 0, 0 },
	{ "mmGENS1", REG_MMIO, 0xee, &mmGENS1[0], sizeof(mmGENS1)/sizeof(mmGENS1[0]), 0, 0 },
	{ "mmGENFC_WT", REG_MMIO, 0xee, &mmGENFC_WT[0], sizeof(mmGENFC_WT)/sizeof(mmGENFC_WT[0]), 0, 0 },
	{ "mmVGA0_GENS1", REG_MMIO, 0xee, NULL, 0, 0, 0 },
	{ "mmVGA0_GENFC_WT", REG_MMIO, 0xee, NULL, 0, 0, 0 },
	{ "ixCRT0F", REG_SMC, 0xf, &ixCRT0F[0], sizeof(ixCRT0F)/sizeof(ixCRT0F[0]), 0, 0 },
	{ "ixATTR0F", REG_SMC, 0xf, &ixATTR0F[0], sizeof(ixATTR0F)/sizeof(ixATTR0F[0]), 0, 0 },
	{ "ixDCIO_DEBUGF", REG_SMC, 0xf, &ixDCIO_DEBUGF[0], sizeof(ixDCIO_DEBUGF)/sizeof(ixDCIO_DEBUGF[0]), 0, 0 },
	{ "ixMVP_DEBUG_15", REG_SMC, 0xf, &ixMVP_DEBUG_15[0], sizeof(ixMVP_DEBUG_15)/sizeof(ixMVP_DEBUG_15[0]), 0, 0 },
	{ "ixSINK_DESCRIPTION10", REG_SMC, 0xf, &ixSINK_DESCRIPTION10[0], sizeof(ixSINK_DESCRIPTION10)/sizeof(ixSINK_DESCRIPTION10[0]), 0, 0 },
	{ "mmGENS0", REG_MMIO, 0xf0, &mmGENS0[0], sizeof(mmGENS0)/sizeof(mmGENS0[0]), 0, 0 },
	{ "mmGENENB", REG_MMIO, 0xf0, &mmGENENB[0], sizeof(mmGENENB)/sizeof(mmGENENB[0]), 0, 0 },
	{ "mmGENMO_WT", REG_MMIO, 0xf0, &mmGENMO_WT[0], sizeof(mmGENMO_WT)/sizeof(mmGENMO_WT[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID", REG_SMC, 0xf00, &ixAZALIA_F2_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID[0], sizeof(ixAZALIA_F2_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID)/sizeof(ixAZALIA_F2_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_ROOT_PARAMETER_REVISION_ID", REG_SMC, 0xf02, &ixAZALIA_F2_CODEC_ROOT_PARAMETER_REVISION_ID[0], sizeof(ixAZALIA_F2_CODEC_ROOT_PARAMETER_REVISION_ID)/sizeof(ixAZALIA_F2_CODEC_ROOT_PARAMETER_REVISION_ID[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_ROOT_PARAMETER_SUBORDINATE_NODE_COUNT", REG_SMC, 0xf04, &ixAZALIA_F2_CODEC_ROOT_PARAMETER_SUBORDINATE_NODE_COUNT[0], sizeof(ixAZALIA_F2_CODEC_ROOT_PARAMETER_SUBORDINATE_NODE_COUNT)/sizeof(ixAZALIA_F2_CODEC_ROOT_PARAMETER_SUBORDINATE_NODE_COUNT[0]), 0, 0 },
	{ "mmDAC_MASK", REG_MMIO, 0xf1, &mmDAC_MASK[0], sizeof(mmDAC_MASK)/sizeof(mmDAC_MASK[0]), 0, 0 },
	{ "mmSEQ8_DATA", REG_MMIO, 0xf1, &mmSEQ8_DATA[0], sizeof(mmSEQ8_DATA)/sizeof(mmSEQ8_DATA[0]), 0, 0 },
	{ "mmDAC_R_INDEX", REG_MMIO, 0xf1, &mmDAC_R_INDEX[0], sizeof(mmDAC_R_INDEX)/sizeof(mmDAC_R_INDEX[0]), 0, 0 },
	{ "mmGENFC_RD", REG_MMIO, 0xf2, &mmGENFC_RD[0], sizeof(mmGENFC_RD)/sizeof(mmGENFC_RD[0]), 0, 0 },
	{ "mmDAC_W_INDEX", REG_MMIO, 0xf2, &mmDAC_W_INDEX[0], sizeof(mmDAC_W_INDEX)/sizeof(mmDAC_W_INDEX[0]), 0, 0 },
	{ "mmGENMO_RD", REG_MMIO, 0xf3, &mmGENMO_RD[0], sizeof(mmGENMO_RD)/sizeof(mmGENMO_RD[0]), 0, 0 },
	{ "mmGRPH8_IDX", REG_MMIO, 0xf3, &mmGRPH8_IDX[0], sizeof(mmGRPH8_IDX)/sizeof(mmGRPH8_IDX[0]), 0, 0 },
	{ "mmGRPH8_DATA", REG_MMIO, 0xf3, &mmGRPH8_DATA[0], sizeof(mmGRPH8_DATA)/sizeof(mmGRPH8_DATA[0]), 0, 0 },
	{ "mmVGA1_CRTC8_IDX", REG_MMIO, 0xf5, NULL, 0, 0, 0 },
	{ "mmVGA1_CRTC8_DATA", REG_MMIO, 0xf5, NULL, 0, 0, 0 },
	{ "mmVGA1_GENS1", REG_MMIO, 0xf6, NULL, 0, 0, 0 },
	{ "mmVGA1_GENFC_WT", REG_MMIO, 0xf6, NULL, 0, 0, 0 },
	{ "mmD3VGA_CONTROL", REG_MMIO, 0xf8, &mmD3VGA_CONTROL[0], sizeof(mmD3VGA_CONTROL)/sizeof(mmD3VGA_CONTROL[0]), 0, 0 },
	{ "mmD4VGA_CONTROL", REG_MMIO, 0xf9, &mmD4VGA_CONTROL[0], sizeof(mmD4VGA_CONTROL)/sizeof(mmD4VGA_CONTROL[0]), 0, 0 },
	{ "mmD5VGA_CONTROL", REG_MMIO, 0xfa, &mmD5VGA_CONTROL[0], sizeof(mmD5VGA_CONTROL)/sizeof(mmD5VGA_CONTROL[0]), 0, 0 },
	{ "mmD6VGA_CONTROL", REG_MMIO, 0xfb, &mmD6VGA_CONTROL[0], sizeof(mmD6VGA_CONTROL)/sizeof(mmD6VGA_CONTROL[0]), 0, 0 },
	{ "mmVGA_SOURCE_SELECT", REG_MMIO, 0xfc, &mmVGA_SOURCE_SELECT[0], sizeof(mmVGA_SOURCE_SELECT)/sizeof(mmVGA_SOURCE_SELECT[0]), 0, 0 },
