Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date             : Tue Jun 18 15:18:24 2019
| Host             : jonas-500R5L running 64-bit Ubuntu 16.04.4 LTS
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.104        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.011        |
| Device Static (W)        | 0.093        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 83.8         |
| Junction Temperature (C) | 26.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |    <0.001 |        3 |       --- |             --- |
| Slice Logic              |     0.003 |     1935 |       --- |             --- |
|   LUT as Logic           |     0.003 |      862 |     17600 |            4.90 |
|   LUT as Distributed RAM |    <0.001 |      256 |      6000 |            4.27 |
|   CARRY4                 |    <0.001 |       55 |      4400 |            1.25 |
|   F7/F8 Muxes            |    <0.001 |      226 |     17600 |            1.28 |
|   Register               |    <0.001 |      330 |     35200 |            0.94 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |       35 |       --- |             --- |
| Signals                  |     0.004 |     1345 |       --- |             --- |
| Block RAM                |     0.002 |        2 |        60 |            3.33 |
| DSPs                     |    <0.001 |        1 |        80 |            1.25 |
| I/O                      |    <0.001 |       29 |       100 |           29.00 |
| Static Power             |     0.093 |          |           |                 |
| Total                    |     0.104 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.014 |       0.010 |      0.004 |
| Vccaux    |       1.800 |     0.005 |       0.000 |      0.005 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.016 |       0.000 |      0.016 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------+----------+-----------------+
| Clock       | Domain   | Constraint (ns) |
+-------------+----------+-----------------+
| sys_clk_pin | clk50MHz |            20.0 |
+-------------+----------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------+-----------+
| Name                                 | Power (W) |
+--------------------------------------+-----------+
| design_1_wrapper                     |     0.011 |
|   design_1_i                         |     0.010 |
|     cpu_0                            |     0.004 |
|       U0                             |     0.004 |
|         Control_Unit_0               |     0.001 |
|           IR                         |    <0.001 |
|           PC                         |    <0.001 |
|           REG_FLAGS                  |    <0.001 |
|           controlador                |     0.001 |
|         Datapath_0                   |     0.002 |
|           RF                         |    <0.001 |
|             R0                       |    <0.001 |
|             R1                       |    <0.001 |
|             R2                       |    <0.001 |
|             R3                       |    <0.001 |
|             R4                       |    <0.001 |
|             R5                       |    <0.001 |
|             R6                       |    <0.001 |
|             R7                       |    <0.001 |
|           ULA                        |    <0.001 |
|           reg_sp                     |    <0.001 |
|     cpu_vga_dbg_0                    |     0.003 |
|       U0                             |     0.003 |
|     ram_0                            |    <0.001 |
|       U0                             |    <0.001 |
|         ram_block_reg_0_255_0_0      |    <0.001 |
|         ram_block_reg_0_255_10_10    |    <0.001 |
|         ram_block_reg_0_255_11_11    |    <0.001 |
|         ram_block_reg_0_255_12_12    |    <0.001 |
|         ram_block_reg_0_255_13_13    |    <0.001 |
|         ram_block_reg_0_255_14_14    |    <0.001 |
|         ram_block_reg_0_255_15_15    |    <0.001 |
|         ram_block_reg_0_255_1_1      |    <0.001 |
|         ram_block_reg_0_255_2_2      |    <0.001 |
|         ram_block_reg_0_255_3_3      |    <0.001 |
|         ram_block_reg_0_255_4_4      |    <0.001 |
|         ram_block_reg_0_255_5_5      |    <0.001 |
|         ram_block_reg_0_255_6_6      |    <0.001 |
|         ram_block_reg_0_255_7_7      |    <0.001 |
|         ram_block_reg_0_255_8_8      |    <0.001 |
|         ram_block_reg_0_255_9_9      |    <0.001 |
|         ram_block_reg_256_511_0_0    |    <0.001 |
|         ram_block_reg_256_511_10_10  |    <0.001 |
|         ram_block_reg_256_511_11_11  |    <0.001 |
|         ram_block_reg_256_511_12_12  |    <0.001 |
|         ram_block_reg_256_511_13_13  |    <0.001 |
|         ram_block_reg_256_511_14_14  |    <0.001 |
|         ram_block_reg_256_511_15_15  |    <0.001 |
|         ram_block_reg_256_511_1_1    |    <0.001 |
|         ram_block_reg_256_511_2_2    |    <0.001 |
|         ram_block_reg_256_511_3_3    |    <0.001 |
|         ram_block_reg_256_511_4_4    |    <0.001 |
|         ram_block_reg_256_511_5_5    |    <0.001 |
|         ram_block_reg_256_511_6_6    |    <0.001 |
|         ram_block_reg_256_511_7_7    |    <0.001 |
|         ram_block_reg_256_511_8_8    |    <0.001 |
|         ram_block_reg_256_511_9_9    |    <0.001 |
|         ram_block_reg_512_767_0_0    |    <0.001 |
|         ram_block_reg_512_767_10_10  |    <0.001 |
|         ram_block_reg_512_767_11_11  |    <0.001 |
|         ram_block_reg_512_767_12_12  |    <0.001 |
|         ram_block_reg_512_767_13_13  |    <0.001 |
|         ram_block_reg_512_767_14_14  |    <0.001 |
|         ram_block_reg_512_767_15_15  |    <0.001 |
|         ram_block_reg_512_767_1_1    |    <0.001 |
|         ram_block_reg_512_767_2_2    |    <0.001 |
|         ram_block_reg_512_767_3_3    |    <0.001 |
|         ram_block_reg_512_767_4_4    |    <0.001 |
|         ram_block_reg_512_767_5_5    |    <0.001 |
|         ram_block_reg_512_767_6_6    |    <0.001 |
|         ram_block_reg_512_767_7_7    |    <0.001 |
|         ram_block_reg_512_767_8_8    |    <0.001 |
|         ram_block_reg_512_767_9_9    |    <0.001 |
|         ram_block_reg_768_1023_0_0   |    <0.001 |
|         ram_block_reg_768_1023_10_10 |    <0.001 |
|         ram_block_reg_768_1023_11_11 |    <0.001 |
|         ram_block_reg_768_1023_12_12 |    <0.001 |
|         ram_block_reg_768_1023_13_13 |    <0.001 |
|         ram_block_reg_768_1023_14_14 |    <0.001 |
|         ram_block_reg_768_1023_15_15 |    <0.001 |
|         ram_block_reg_768_1023_1_1   |    <0.001 |
|         ram_block_reg_768_1023_2_2   |    <0.001 |
|         ram_block_reg_768_1023_3_3   |    <0.001 |
|         ram_block_reg_768_1023_4_4   |    <0.001 |
|         ram_block_reg_768_1023_5_5   |    <0.001 |
|         ram_block_reg_768_1023_6_6   |    <0.001 |
|         ram_block_reg_768_1023_7_7   |    <0.001 |
|         ram_block_reg_768_1023_8_8   |    <0.001 |
|         ram_block_reg_768_1023_9_9   |    <0.001 |
|     rom_0                            |    <0.001 |
|       U0                             |    <0.001 |
|     terminal_vga_0                   |     0.002 |
|       U0                             |     0.002 |
|         char_mem_0                   |     0.001 |
|         font_rom_0                   |    <0.001 |
|         freq_div0                    |    <0.001 |
|         pixel_dly                    |    <0.001 |
+--------------------------------------+-----------+


