#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon May 18 08:01:10 2020
# Process ID: 29167
# Current directory: /home/ayman/Vivado_Projects/D2DDR/D2DDR.runs/design_1_counter_255_0_0_synth_1
# Command line: vivado -log design_1_counter_255_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_counter_255_0_0.tcl
# Log file: /home/ayman/Vivado_Projects/D2DDR/D2DDR.runs/design_1_counter_255_0_0_synth_1/design_1_counter_255_0_0.vds
# Journal file: /home/ayman/Vivado_Projects/D2DDR/D2DDR.runs/design_1_counter_255_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_counter_255_0_0.tcl -notrace
Command: synth_design -top design_1_counter_255_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29218 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1305.820 ; gain = 86.992 ; free physical = 1573 ; free virtual = 8358
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_counter_255_0_0' [/home/ayman/Vivado_Projects/D2DDR/D2DDR.srcs/sources_1/bd/design_1/ip/design_1_counter_255_0_0/synth/design_1_counter_255_0_0.vhd:66]
INFO: [Synth 8-3491] module 'counter_255' declared at '/home/ayman/Vivado_Projects/D2DDR/D2DDR.srcs/sources_1/imports/imports/Gaber/counter_255.vhd:5' bound to instance 'U0' of component 'counter_255' [/home/ayman/Vivado_Projects/D2DDR/D2DDR.srcs/sources_1/bd/design_1/ip/design_1_counter_255_0_0/synth/design_1_counter_255_0_0.vhd:95]
INFO: [Synth 8-638] synthesizing module 'counter_255' [/home/ayman/Vivado_Projects/D2DDR/D2DDR.srcs/sources_1/imports/imports/Gaber/counter_255.vhd:13]
WARNING: [Synth 8-614] signal 'count' is read in the process but is not in the sensitivity list [/home/ayman/Vivado_Projects/D2DDR/D2DDR.srcs/sources_1/imports/imports/Gaber/counter_255.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'counter_255' (1#1) [/home/ayman/Vivado_Projects/D2DDR/D2DDR.srcs/sources_1/imports/imports/Gaber/counter_255.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_counter_255_0_0' (2#1) [/home/ayman/Vivado_Projects/D2DDR/D2DDR.srcs/sources_1/bd/design_1/ip/design_1_counter_255_0_0/synth/design_1_counter_255_0_0.vhd:66]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1347.352 ; gain = 128.523 ; free physical = 1589 ; free virtual = 8374
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1347.352 ; gain = 128.523 ; free physical = 1588 ; free virtual = 8373
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1662.000 ; gain = 0.000 ; free physical = 1236 ; free virtual = 8021
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 1662.000 ; gain = 443.172 ; free physical = 1298 ; free virtual = 8083
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 1662.000 ; gain = 443.172 ; free physical = 1298 ; free virtual = 8083
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 1662.000 ; gain = 443.172 ; free physical = 1299 ; free virtual = 8085
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [/home/ayman/Vivado_Projects/D2DDR/D2DDR.srcs/sources_1/imports/imports/Gaber/counter_255.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 1662.000 ; gain = 443.172 ; free physical = 1299 ; free virtual = 8084
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module counter_255 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element U0/count_reg was removed.  [/home/ayman/Vivado_Projects/D2DDR/D2DDR.srcs/sources_1/imports/imports/Gaber/counter_255.vhd:23]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 1662.000 ; gain = 443.172 ; free physical = 1289 ; free virtual = 8074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 1662.000 ; gain = 443.172 ; free physical = 1163 ; free virtual = 7949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 1662.000 ; gain = 443.172 ; free physical = 1163 ; free virtual = 7949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 1662.000 ; gain = 443.172 ; free physical = 1163 ; free virtual = 7948
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:48 . Memory (MB): peak = 1662.000 ; gain = 443.172 ; free physical = 1163 ; free virtual = 7948
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:48 . Memory (MB): peak = 1662.000 ; gain = 443.172 ; free physical = 1163 ; free virtual = 7948
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:48 . Memory (MB): peak = 1662.000 ; gain = 443.172 ; free physical = 1163 ; free virtual = 7948
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:48 . Memory (MB): peak = 1662.000 ; gain = 443.172 ; free physical = 1163 ; free virtual = 7948
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:48 . Memory (MB): peak = 1662.000 ; gain = 443.172 ; free physical = 1163 ; free virtual = 7948
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:48 . Memory (MB): peak = 1662.000 ; gain = 443.172 ; free physical = 1163 ; free virtual = 7948
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     2|
|3     |LUT3 |     2|
|4     |LUT4 |     1|
|5     |LUT5 |     1|
|6     |LUT6 |     2|
|7     |FDCE |     9|
+------+-----+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |    19|
|2     |  U0     |counter_255 |    19|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:48 . Memory (MB): peak = 1662.000 ; gain = 443.172 ; free physical = 1163 ; free virtual = 7948
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1662.000 ; gain = 128.523 ; free physical = 1221 ; free virtual = 8007
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:48 . Memory (MB): peak = 1662.000 ; gain = 443.172 ; free physical = 1221 ; free virtual = 8007
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:50 . Memory (MB): peak = 1679.016 ; gain = 485.012 ; free physical = 1202 ; free virtual = 7987
INFO: [Common 17-1381] The checkpoint '/home/ayman/Vivado_Projects/D2DDR/D2DDR.runs/design_1_counter_255_0_0_synth_1/design_1_counter_255_0_0.dcp' has been generated.
INFO: [Common 17-1381] The checkpoint '/home/ayman/Vivado_Projects/D2DDR/D2DDR.runs/design_1_counter_255_0_0_synth_1/design_1_counter_255_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_counter_255_0_0_utilization_synth.rpt -pb design_1_counter_255_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1703.027 ; gain = 0.000 ; free physical = 1202 ; free virtual = 7988
INFO: [Common 17-206] Exiting Vivado at Mon May 18 08:02:13 2020...
