
*** Running vivado
    with args -log daphne1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source daphne1.tcl



****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source daphne1.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1458.648 ; gain = 158.777
Command: read_checkpoint -auto_incremental -incremental C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/utils_1/imports/synth_1/daphne1.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/utils_1/imports/synth_1/daphne1.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top daphne1 -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3460
WARNING: [Synth 8-11065] parameter 'BYTE_LANES' becomes localparam in 'arp_eth_rx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/arp_eth_rx.v:89]
WARNING: [Synth 8-11065] parameter 'HDR_SIZE' becomes localparam in 'arp_eth_rx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/arp_eth_rx.v:91]
WARNING: [Synth 8-11065] parameter 'CYCLE_COUNT' becomes localparam in 'arp_eth_rx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/arp_eth_rx.v:93]
WARNING: [Synth 8-11065] parameter 'PTR_WIDTH' becomes localparam in 'arp_eth_rx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/arp_eth_rx.v:95]
WARNING: [Synth 8-11065] parameter 'OFFSET' becomes localparam in 'arp_eth_rx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/arp_eth_rx.v:97]
WARNING: [Synth 8-11065] parameter 'BYTE_LANES' becomes localparam in 'arp_eth_tx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/arp_eth_tx.v:85]
WARNING: [Synth 8-11065] parameter 'HDR_SIZE' becomes localparam in 'arp_eth_tx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/arp_eth_tx.v:87]
WARNING: [Synth 8-11065] parameter 'CYCLE_COUNT' becomes localparam in 'arp_eth_tx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/arp_eth_tx.v:89]
WARNING: [Synth 8-11065] parameter 'PTR_WIDTH' becomes localparam in 'arp_eth_tx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/arp_eth_tx.v:91]
WARNING: [Synth 8-11065] parameter 'OFFSET' becomes localparam in 'arp_eth_tx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/arp_eth_tx.v:93]
WARNING: [Synth 8-11065] parameter 'ADDR_WIDTH' becomes localparam in 'axis_async_fifo' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/axis_async_fifo.v:145]
WARNING: [Synth 8-11065] parameter 'OUTPUT_FIFO_ADDR_WIDTH' becomes localparam in 'axis_async_fifo' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/axis_async_fifo.v:147]
WARNING: [Synth 8-11065] parameter 'ADDR_WIDTH' becomes localparam in 'axis_fifo' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/axis_fifo.v:137]
WARNING: [Synth 8-11065] parameter 'OUTPUT_FIFO_ADDR_WIDTH' becomes localparam in 'axis_fifo' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/axis_fifo.v:139]
WARNING: [Synth 8-11065] parameter 'MIN_LEN_WIDTH' becomes localparam in 'axis_gmii_tx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/axis_gmii_tx.v:93]
WARNING: [Synth 8-11065] parameter 'CL_S_COUNT' becomes localparam in 'eth_arb_mux' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_arb_mux.v:90]
WARNING: [Synth 8-11065] parameter 'BYTE_LANES' becomes localparam in 'eth_axis_rx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_axis_rx.v:80]
WARNING: [Synth 8-11065] parameter 'HDR_SIZE' becomes localparam in 'eth_axis_rx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_axis_rx.v:82]
WARNING: [Synth 8-11065] parameter 'CYCLE_COUNT' becomes localparam in 'eth_axis_rx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_axis_rx.v:84]
WARNING: [Synth 8-11065] parameter 'PTR_WIDTH' becomes localparam in 'eth_axis_rx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_axis_rx.v:86]
WARNING: [Synth 8-11065] parameter 'OFFSET' becomes localparam in 'eth_axis_rx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_axis_rx.v:88]
WARNING: [Synth 8-11065] parameter 'BYTE_LANES' becomes localparam in 'eth_axis_tx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_axis_tx.v:79]
WARNING: [Synth 8-11065] parameter 'HDR_SIZE' becomes localparam in 'eth_axis_tx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_axis_tx.v:81]
WARNING: [Synth 8-11065] parameter 'CYCLE_COUNT' becomes localparam in 'eth_axis_tx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_axis_tx.v:83]
WARNING: [Synth 8-11065] parameter 'PTR_WIDTH' becomes localparam in 'eth_axis_tx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_axis_tx.v:85]
WARNING: [Synth 8-11065] parameter 'OFFSET' becomes localparam in 'eth_axis_tx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_axis_tx.v:87]
WARNING: [Synth 8-11065] parameter 'MAC_CTRL_ENABLE' becomes localparam in 'eth_mac_1g' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g.v:192]
WARNING: [Synth 8-11065] parameter 'TX_USER_WIDTH_INT' becomes localparam in 'eth_mac_1g' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g.v:193]
WARNING: [Synth 8-11065] parameter 'CL_S_COUNT' becomes localparam in 'ip_arb_mux' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/ip_arb_mux.v:116]
WARNING: [Synth 8-11065] parameter 'STYLE_INT' becomes localparam in 'lfsr' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/lfsr.v:355]
WARNING: [Synth 8-11065] parameter 'BYTE_LANES' becomes localparam in 'mac_ctrl_rx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/mac_ctrl_rx.v:112]
WARNING: [Synth 8-11065] parameter 'HDR_SIZE' becomes localparam in 'mac_ctrl_rx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/mac_ctrl_rx.v:114]
WARNING: [Synth 8-11065] parameter 'CYCLE_COUNT' becomes localparam in 'mac_ctrl_rx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/mac_ctrl_rx.v:116]
WARNING: [Synth 8-11065] parameter 'PTR_WIDTH' becomes localparam in 'mac_ctrl_rx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/mac_ctrl_rx.v:118]
WARNING: [Synth 8-11065] parameter 'OFFSET' becomes localparam in 'mac_ctrl_rx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/mac_ctrl_rx.v:120]
WARNING: [Synth 8-11065] parameter 'BYTE_LANES' becomes localparam in 'mac_ctrl_tx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/mac_ctrl_tx.v:101]
WARNING: [Synth 8-11065] parameter 'HDR_SIZE' becomes localparam in 'mac_ctrl_tx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/mac_ctrl_tx.v:103]
WARNING: [Synth 8-11065] parameter 'CYCLE_COUNT' becomes localparam in 'mac_ctrl_tx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/mac_ctrl_tx.v:105]
WARNING: [Synth 8-11065] parameter 'PTR_WIDTH' becomes localparam in 'mac_ctrl_tx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/mac_ctrl_tx.v:107]
WARNING: [Synth 8-11065] parameter 'OFFSET' becomes localparam in 'mac_ctrl_tx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/mac_ctrl_tx.v:109]
WARNING: [Synth 8-11065] parameter 'LEVELS' becomes localparam in 'priority_encoder' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/priority_encoder.v:47]
WARNING: [Synth 8-11065] parameter 'W' becomes localparam in 'priority_encoder' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/priority_encoder.v:48]
WARNING: [Synth 8-11065] parameter 'HEADER_FIFO_ADDR_WIDTH' becomes localparam in 'udp_checksum_gen' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/udp_checksum_gen.v:143]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2341.480 ; gain = 411.133
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'daphne1' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/daphne1.vhd:106]
INFO: [Synth 8-3491] module 'endpoint' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/endpoint.vhd:35' bound to instance 'SYS_TIMING_ENPT' of component 'endpoint' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/daphne1.vhd:298]
INFO: [Synth 8-638] synthesizing module 'endpoint' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/endpoint.vhd:62]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'sysclk_ibufds_inst' to cell 'IBUFGDS' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/endpoint.vhd:85]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 16.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm0_inst' to cell 'MMCME2_ADV' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/endpoint.vhd:98]
INFO: [Synth 8-113] binding component instance 'mmcm0_clkfb_inst' to cell 'BUFG' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/endpoint.vhd:180]
INFO: [Synth 8-113] binding component instance 'mmcm0_clk2_inst' to cell 'BUFG' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/endpoint.vhd:188]
INFO: [Synth 8-113] binding component instance 'mmcm0_clk1_inst' to cell 'BUFG' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/endpoint.vhd:196]
INFO: [Synth 8-113] binding component instance 'mmcm0_clk3_inst' to cell 'BUFG' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/endpoint.vhd:204]
INFO: [Synth 8-113] binding component instance 'mmcm0_clk0_inst' to cell 'BUFG' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/endpoint.vhd:212]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'cdr_data_inst' to cell 'IBUFDS' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/endpoint.vhd:220]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'oddr_inst' to cell 'ODDR' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/endpoint.vhd:233]
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-113] binding component instance 'afe_obufds_inst' to cell 'OBUFDS' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/endpoint.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'endpoint' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/endpoint.vhd:62]
	Parameter n_ch bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'AcquisitionManager' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/AcquisitionManager.vhd:39' bound to instance 'AFE0_CH_0' of component 'AcquisitionManager' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/daphne1.vhd:327]
INFO: [Synth 8-638] synthesizing module 'AcquisitionManager' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/AcquisitionManager.vhd:70]
	Parameter n_ch bound to: 1 - type: integer 
	Parameter n_ch bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'InputBuffers' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/InputBuffers.vhd:34' bound to instance 'INPUT_COM' of component 'InputBuffers' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/AcquisitionManager.vhd:169]
INFO: [Synth 8-638] synthesizing module 'InputBuffers' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/InputBuffers.vhd:50]
	Parameter n_ch bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'Ibufds_Module' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/Ibufds_Module.vhd:34' bound to instance 'FRAME_IBUFDS' of component 'Ibufds_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/InputBuffers.vhd:67]
INFO: [Synth 8-638] synthesizing module 'Ibufds_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/Ibufds_Module.vhd:42]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-113] binding component instance 'ibuf_inst' to cell 'IBUFDS' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/Ibufds_Module.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'Ibufds_Module' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/Ibufds_Module.vhd:42]
INFO: [Synth 8-3491] module 'Ibufds_Module' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/Ibufds_Module.vhd:34' bound to instance 'DIGITAL_IBUFDS' of component 'Ibufds_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/InputBuffers.vhd:75]
INFO: [Synth 8-3491] module 'Ibufds_Module' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/Ibufds_Module.vhd:34' bound to instance 'DATA_IBUFDS' of component 'Ibufds_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/InputBuffers.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'InputBuffers' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/InputBuffers.vhd:50]
INFO: [Synth 8-3491] module 'ClockManager' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/ClockManager.vhd:34' bound to instance 'CLK_COM' of component 'ClockManager' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/AcquisitionManager.vhd:186]
INFO: [Synth 8-638] synthesizing module 'ClockManager' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/ClockManager.vhd:46]
	Parameter mult_val bound to: 3 - type: integer 
	Parameter div_val bound to: 1 - type: integer 
	Parameter o_div_val bound to: 21 - type: integer 
	Parameter period bound to: 2.286000 - type: double 
INFO: [Synth 8-3491] module 'PLL_Module' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/PLL_Module.vhd:36' bound to instance 'PLL_COM' of component 'PLL_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/ClockManager.vhd:108]
INFO: [Synth 8-638] synthesizing module 'PLL_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/PLL_Module.vhd:52]
	Parameter mult_val bound to: 3 - type: integer 
	Parameter div_val bound to: 1 - type: integer 
	Parameter o_div_val bound to: 21 - type: integer 
	Parameter period bound to: 2.286000 - type: double 
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 3 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 2.286000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 3 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 3 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 60.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 3 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 120.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 21 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 21 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 60.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 21 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 120.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'PLLE2_BASE_inst' to cell 'PLLE2_BASE' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/PLL_Module.vhd:62]
INFO: [Synth 8-113] binding component instance 'BUFG_inst' to cell 'BUFG' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/PLL_Module.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'PLL_Module' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/PLL_Module.vhd:52]
INFO: [Synth 8-3491] module 'ClockMUX' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/ClockMUX.vhd:34' bound to instance 'MUX_CLK_COM' of component 'ClockMUX' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/ClockManager.vhd:125]
INFO: [Synth 8-638] synthesizing module 'ClockMUX' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/ClockMUX.vhd:42]
INFO: [Synth 8-3491] module 'Bufgmux_Module' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/Bufgmux_Module.vhd:34' bound to instance 'MUX_In' of component 'Bufgmux_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/ClockMUX.vhd:65]
INFO: [Synth 8-638] synthesizing module 'Bufgmux_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/Bufgmux_Module.vhd:43]
INFO: [Synth 8-113] binding component instance 'BUFGMUX_CTRL_inst' to cell 'BUFGMUX_CTRL' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/Bufgmux_Module.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'Bufgmux_Module' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/Bufgmux_Module.vhd:43]
INFO: [Synth 8-3491] module 'Bufgmux_Module' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/Bufgmux_Module.vhd:34' bound to instance 'MUX_Out' of component 'Bufgmux_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/ClockMUX.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'ClockMUX' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/ClockMUX.vhd:42]
INFO: [Synth 8-3491] module 'ClockMUX' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/ClockMUX.vhd:34' bound to instance 'MUX_CLK_DIV_COM' of component 'ClockMUX' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/ClockManager.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'ClockManager' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/ClockManager.vhd:46]
	Parameter SYNC_STAGES bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'Synchronizer' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/Synchronizer.vhd:35' bound to instance 'SYNCH_COM_0' of component 'Synchronizer' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/AcquisitionManager.vhd:199]
INFO: [Synth 8-638] synthesizing module 'Synchronizer' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/Synchronizer.vhd:48]
	Parameter SYNC_STAGES bound to: 6 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FDRE_Module' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/FDRE_Module.vhd:34' bound to instance 'LAST_FLIP_FLOP' of component 'FDRE_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/Synchronizer.vhd:106]
INFO: [Synth 8-638] synthesizing module 'FDRE_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/FDRE_Module.vhd:47]
	Parameter init_val bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/FDRE_Module.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'FDRE_Module' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/FDRE_Module.vhd:47]
INFO: [Synth 8-3491] module 'FDRE_Module' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/FDRE_Module.vhd:34' bound to instance 'MID_FLIP_FLOPS' of component 'FDRE_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/Synchronizer.vhd:92]
INFO: [Synth 8-3491] module 'FDRE_Module' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/FDRE_Module.vhd:34' bound to instance 'MID_FLIP_FLOPS' of component 'FDRE_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/Synchronizer.vhd:92]
INFO: [Synth 8-3491] module 'FDRE_Module' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/FDRE_Module.vhd:34' bound to instance 'MID_FLIP_FLOPS' of component 'FDRE_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/Synchronizer.vhd:92]
INFO: [Synth 8-3491] module 'FDRE_Module' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/FDRE_Module.vhd:34' bound to instance 'MID_FLIP_FLOPS' of component 'FDRE_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/Synchronizer.vhd:92]
INFO: [Synth 8-3491] module 'FDRE_Module' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/FDRE_Module.vhd:34' bound to instance 'FIRST_FLIP_FLOP' of component 'FDRE_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/Synchronizer.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'Synchronizer' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/Synchronizer.vhd:48]
	Parameter SYNC_STAGES bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'Synchronizer' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/Synchronizer.vhd:35' bound to instance 'SYNCH_COM_1' of component 'Synchronizer' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/AcquisitionManager.vhd:212]
	Parameter n_ch bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'DataAcquisition' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/DataAcquisition.vhd:34' bound to instance 'DATA_COM' of component 'DataAcquisition' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/AcquisitionManager.vhd:225]
INFO: [Synth 8-638] synthesizing module 'DataAcquisition' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/DataAcquisition.vhd:60]
	Parameter n_ch bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'AlignFSM' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/AlignFSM.vhd:34' bound to instance 'FSM_INST' of component 'AlignFSM' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/DataAcquisition.vhd:119]
INFO: [Synth 8-638] synthesizing module 'AlignFSM' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/AlignFSM.vhd:57]
INFO: [Synth 8-3491] module 'bitFSM_Module' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/bitFSM_Module.vhd:34' bound to instance 'FSM_BIT' of component 'bitFSM_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/AlignFSM.vhd:118]
INFO: [Synth 8-638] synthesizing module 'bitFSM_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/bitFSM_Module.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'bitFSM_Module' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/bitFSM_Module.vhd:54]
INFO: [Synth 8-3491] module 'frameFSM_Module' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/frameFSM_Module.vhd:34' bound to instance 'FSM_FRAME' of component 'frameFSM_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/AlignFSM.vhd:139]
INFO: [Synth 8-638] synthesizing module 'frameFSM_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/frameFSM_Module.vhd:56]
INFO: [Synth 8-226] default block is never used [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/frameFSM_Module.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'frameFSM_Module' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/frameFSM_Module.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'AlignFSM' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/AlignFSM.vhd:57]
	Parameter inter_type bound to: NETWORKING - type: string 
INFO: [Synth 8-3491] module 'Iserdese_Block' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/Iserdese_Block.vhd:34' bound to instance 'ISER_FR' of component 'Iserdese_Block' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/DataAcquisition.vhd:143]
INFO: [Synth 8-638] synthesizing module 'Iserdese_Block' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/Iserdese_Block.vhd:54]
	Parameter init_val bound to: 1'b0 
	Parameter inter_type bound to: NETWORKING - type: string 
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 14 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: NONE - type: string 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ISERDESE2_M_inst' to cell 'ISERDESE2' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/Iserdese_Block.vhd:67]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 14 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: NONE - type: string 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ISERDESE2_S_inst' to cell 'ISERDESE2' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/Iserdese_Block.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'Iserdese_Block' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/Iserdese_Block.vhd:54]
	Parameter inter_type bound to: NETWORKING - type: string 
INFO: [Synth 8-3491] module 'Iserdese_Block' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/Iserdese_Block.vhd:34' bound to instance 'DATA_ISER' of component 'Iserdese_Block' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/DataAcquisition.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'DataAcquisition' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/DataAcquisition.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'AcquisitionManager' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/AcquisitionManager.vhd:70]
INFO: [Synth 8-3491] module 'selfTrigger_Module' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/selfTrigger_Module.vhd:35' bound to instance 'AFE0_ST_CH_0' of component 'selfTrigger_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/daphne1.vhd:359]
INFO: [Synth 8-638] synthesizing module 'selfTrigger_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/selfTrigger_Module.vhd:72]
INFO: [Synth 8-3491] module 'highPass_FirstOrder' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/highPass_FirstOrder.vhd:39' bound to instance 'FILTER_COM' of component 'highPass_FirstOrder' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/selfTrigger_Module.vhd:204]
INFO: [Synth 8-638] synthesizing module 'highPass_FirstOrder' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/highPass_FirstOrder.vhd:57]
	Parameter Data_Size bound to: 14 - type: integer 
	Parameter Coefficient_Resolution bound to: 17 - type: integer 
	Parameter Use_Dport bound to: 1 - type: bool 
	Parameter BReg bound to: 0 - type: integer 
	Parameter DReg bound to: 0 - type: integer 
	Parameter ADReg bound to: 0 - type: integer 
	Parameter MReg bound to: 0 - type: integer 
	Parameter PReg bound to: 0 - type: integer 
	Parameter BCascReg bound to: 0 - type: integer 
	Parameter ALUModeReg bound to: 0 - type: integer 
	Parameter CarryInReg bound to: 0 - type: integer 
	Parameter CarryInSelReg bound to: 0 - type: integer 
	Parameter InModeReg bound to: 0 - type: integer 
	Parameter OPModeReg bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'dsp_slice' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/dsp_slice.vhd:35' bound to instance 'fir_forward' of component 'dsp_slice' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/highPass_FirstOrder.vhd:142]
INFO: [Synth 8-638] synthesizing module 'dsp_slice' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/dsp_slice.vhd:86]
	Parameter A_Input bound to: DIRECT - type: string 
	Parameter B_Input bound to: DIRECT - type: string 
	Parameter Use_Dport bound to: 1 - type: bool 
	Parameter Use_Mult bound to: MULTIPLY - type: string 
	Parameter Use_SIMD bound to: ONE48 - type: string 
	Parameter AutoRst_PatDet bound to: NO_RESET - type: string 
	Parameter Mask bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter Pattern bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter Sel_Mask bound to: MASK - type: string 
	Parameter Sel_Pattern bound to: PATTERN - type: string 
	Parameter Use_Pattern_Det bound to: NO_PATDET - type: string 
	Parameter AReg bound to: 1 - type: integer 
	Parameter BReg bound to: 0 - type: integer 
	Parameter CReg bound to: 1 - type: integer 
	Parameter DReg bound to: 0 - type: integer 
	Parameter ADReg bound to: 0 - type: integer 
	Parameter MReg bound to: 0 - type: integer 
	Parameter PReg bound to: 0 - type: integer 
	Parameter ACascReg bound to: 1 - type: integer 
	Parameter BCascReg bound to: 0 - type: integer 
	Parameter ALUModeReg bound to: 0 - type: integer 
	Parameter CarryInReg bound to: 0 - type: integer 
	Parameter CarryInSelReg bound to: 0 - type: integer 
	Parameter InModeReg bound to: 0 - type: integer 
	Parameter OPModeReg bound to: 0 - type: integer 
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 0 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 0 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 0 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: 1 - type: bool 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-113] binding component instance 'DSP48E1_inst' to cell 'DSP48E1' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/dsp_slice.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'dsp_slice' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/dsp_slice.vhd:86]
	Parameter AReg bound to: 0 - type: integer 
	Parameter BReg bound to: 0 - type: integer 
	Parameter ADReg bound to: 0 - type: integer 
	Parameter MReg bound to: 0 - type: integer 
	Parameter PReg bound to: 0 - type: integer 
	Parameter ACascReg bound to: 0 - type: integer 
	Parameter BCascReg bound to: 0 - type: integer 
	Parameter ALUModeReg bound to: 0 - type: integer 
	Parameter CarryInReg bound to: 0 - type: integer 
	Parameter CarryInSelReg bound to: 0 - type: integer 
	Parameter InModeReg bound to: 0 - type: integer 
	Parameter OPModeReg bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'dsp_slice' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/dsp_slice.vhd:35' bound to instance 'fir_feedback' of component 'dsp_slice' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/highPass_FirstOrder.vhd:219]
INFO: [Synth 8-638] synthesizing module 'dsp_slice__parameterized1' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/dsp_slice.vhd:86]
	Parameter A_Input bound to: DIRECT - type: string 
	Parameter B_Input bound to: DIRECT - type: string 
	Parameter Use_Dport bound to: 0 - type: bool 
	Parameter Use_Mult bound to: MULTIPLY - type: string 
	Parameter Use_SIMD bound to: ONE48 - type: string 
	Parameter AutoRst_PatDet bound to: NO_RESET - type: string 
	Parameter Mask bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter Pattern bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter Sel_Mask bound to: MASK - type: string 
	Parameter Sel_Pattern bound to: PATTERN - type: string 
	Parameter Use_Pattern_Det bound to: NO_PATDET - type: string 
	Parameter AReg bound to: 0 - type: integer 
	Parameter BReg bound to: 0 - type: integer 
	Parameter CReg bound to: 1 - type: integer 
	Parameter DReg bound to: 1 - type: integer 
	Parameter ADReg bound to: 0 - type: integer 
	Parameter MReg bound to: 0 - type: integer 
	Parameter PReg bound to: 0 - type: integer 
	Parameter ACascReg bound to: 0 - type: integer 
	Parameter BCascReg bound to: 0 - type: integer 
	Parameter ALUModeReg bound to: 0 - type: integer 
	Parameter CarryInReg bound to: 0 - type: integer 
	Parameter CarryInSelReg bound to: 0 - type: integer 
	Parameter InModeReg bound to: 0 - type: integer 
	Parameter OPModeReg bound to: 0 - type: integer 
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ADREG bound to: 0 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 0 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: 0 - type: bool 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-113] binding component instance 'DSP48E1_inst' to cell 'DSP48E1' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/dsp_slice.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'dsp_slice__parameterized1' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/dsp_slice.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'highPass_FirstOrder' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/highPass_FirstOrder.vhd:57]
INFO: [Synth 8-3491] module 'self_trigger' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/Self-trigger_VHDL.vhd:37' bound to instance 'SELF_TRIGGER_TOP_COM' of component 'self_trigger' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/selfTrigger_Module.vhd:217]
INFO: [Synth 8-638] synthesizing module 'self_trigger' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/Self-trigger_VHDL.vhd:59]
	Parameter g_INPUT_WIDTH bound to: 14 - type: integer 
	Parameter g_SUM_WIDTH bound to: 14 - type: integer 
	Parameter g_MULT_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'self_trigger' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/Self-trigger_VHDL.vhd:59]
INFO: [Synth 8-3491] module 'trigSaveReadFSM' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/trigSaveReadFSM.vhd:37' bound to instance 'FSM_CTRL_COM' of component 'trigSaveReadFSM' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/selfTrigger_Module.vhd:236]
INFO: [Synth 8-638] synthesizing module 'trigSaveReadFSM' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/trigSaveReadFSM.vhd:58]
INFO: [Synth 8-226] default block is never used [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/trigSaveReadFSM.vhd:127]
INFO: [Synth 8-226] default block is never used [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/trigSaveReadFSM.vhd:154]
INFO: [Synth 8-226] default block is never used [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/trigSaveReadFSM.vhd:241]
INFO: [Synth 8-256] done synthesizing module 'trigSaveReadFSM' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/trigSaveReadFSM.vhd:58]
	Parameter WR_CLK_FREQ bound to: 62.500000 - type: double 
	Parameter RD_CLK_FREQ bound to: 62.500000 - type: double 
	Parameter AEMPTY_OFF bound to: 4'b0110 
	Parameter AFULL_OFF bound to: 4'b1000 
INFO: [Synth 8-3491] module 'AXI_FIFO_Adapter' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/AXI_FIFO_Adapter.vhd:36' bound to instance 'FIFO_INST_COM' of component 'AXI_FIFO_Adapter' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/selfTrigger_Module.vhd:258]
INFO: [Synth 8-638] synthesizing module 'AXI_FIFO_Adapter' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/AXI_FIFO_Adapter.vhd:79]
	Parameter WR_CLK_FREQ bound to: 62.500000 - type: double 
	Parameter RD_CLK_FREQ bound to: 62.500000 - type: double 
	Parameter data_width bound to: 14 - type: integer 
	Parameter fifoPointersLength bound to: 11 - type: integer 
	Parameter AEMPTY_OFF bound to: 4'b0110 
	Parameter AFULL_OFF bound to: 4'b1000 
	Parameter WR_CLK_FREQ bound to: 62.500000 - type: double 
	Parameter RD_CLK_FREQ bound to: 62.500000 - type: double 
	Parameter data_width bound to: 14 - type: integer 
	Parameter fifoPointersLength bound to: 11 - type: integer 
	Parameter AEMPTY_OFF bound to: 4'b0110 
	Parameter AFULL_OFF bound to: 4'b1000 
INFO: [Synth 8-3491] module 'FIFOManager' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/FIFOManager.vhd:35' bound to instance 'MEMORY_CTRL_COM' of component 'FIFOManager' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/AXI_FIFO_Adapter.vhd:139]
INFO: [Synth 8-638] synthesizing module 'FIFOManager' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/FIFOManager.vhd:73]
	Parameter WR_CLK_FREQ bound to: 62.500000 - type: double 
	Parameter RD_CLK_FREQ bound to: 62.500000 - type: double 
	Parameter data_width bound to: 14 - type: integer 
	Parameter fifoPointersLength bound to: 11 - type: integer 
	Parameter AEMPTY_OFF bound to: 4'b0110 
	Parameter AFULL_OFF bound to: 4'b1000 
	Parameter WR_CLK_FREQ bound to: 62.500000 - type: double 
	Parameter RD_CLK_FREQ bound to: 62.500000 - type: double 
INFO: [Synth 8-3491] module 'ResetMemory_Module' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/ResetMemory_Module.vhd:43' bound to instance 'RESET_COM' of component 'ResetMemory_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/FIFOManager.vhd:195]
INFO: [Synth 8-638] synthesizing module 'ResetMemory_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/ResetMemory_Module.vhd:65]
	Parameter WR_CLK_FREQ bound to: 62.500000 - type: double 
	Parameter RD_CLK_FREQ bound to: 62.500000 - type: double 
INFO: [Synth 8-256] done synthesizing module 'ResetMemory_Module' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/ResetMemory_Module.vhd:65]
	Parameter dt_width bound to: 14 - type: integer 
	Parameter pointersLength bound to: 11 - type: integer 
	Parameter fwft bound to: 0 - type: bool 
	Parameter aEmpty_Off bound to: 4'b0110 
	Parameter aFull_Off bound to: 4'b1000 
INFO: [Synth 8-3491] module 'FIFO_Module' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/FIFO_Module.vhd:37' bound to instance 'FIFO_MEM' of component 'FIFO_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/FIFOManager.vhd:223]
INFO: [Synth 8-638] synthesizing module 'FIFO_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/FIFO_Module.vhd:69]
	Parameter dt_width bound to: 14 - type: integer 
	Parameter pointersLength bound to: 11 - type: integer 
	Parameter fwft bound to: 0 - type: bool 
	Parameter aEmpty_Off bound to: 4'b0110 
	Parameter aFull_Off bound to: 4'b1000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 4'b0110 
	Parameter ALMOST_FULL_OFFSET bound to: 4'b1000 
	Parameter DATA_WIDTH bound to: 14 - type: integer 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter FIFO_SIZE bound to: 36Kb - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'FIFO_DUALCLOCK_MACRO' declared at 'C:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhd:36' bound to instance 'FIFO_DUALCLOCK_MACRO_inst' of component 'FIFO_DUALCLOCK_MACRO' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/FIFO_Module.vhd:86]
INFO: [Synth 8-638] synthesizing module 'unimacro_FIFO_DUALCLOCK_MACRO' [C:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhd:70]
	Parameter ALMOST_FULL_OFFSET bound to: 4'b1000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 4'b0110 
	Parameter DATA_WIDTH bound to: 14 - type: integer 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter FIFO_SIZE bound to: 36Kb - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter ALMOST_EMPTY_OFFSET bound to: 4'b0110 
	Parameter ALMOST_FULL_OFFSET bound to: 4'b1000 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'fifo_36_bl' to cell 'FIFO36E1' [C:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhd:843]
INFO: [Synth 8-256] done synthesizing module 'unimacro_FIFO_DUALCLOCK_MACRO' (0#1) [C:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'FIFO_Module' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/FIFO_Module.vhd:69]
INFO: [Synth 8-3491] module 'wrFSM_Module' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/wrFSM_Module.vhd:34' bound to instance 'WRITE_FSM' of component 'wrFSM_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/FIFOManager.vhd:256]
INFO: [Synth 8-638] synthesizing module 'wrFSM_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/wrFSM_Module.vhd:52]
INFO: [Synth 8-226] default block is never used [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/wrFSM_Module.vhd:82]
INFO: [Synth 8-226] default block is never used [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/wrFSM_Module.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'wrFSM_Module' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/wrFSM_Module.vhd:52]
INFO: [Synth 8-3491] module 'rdFSM_Module' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/rdFSM_Module.vhd:34' bound to instance 'READ_FSM' of component 'rdFSM_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/FIFOManager.vhd:275]
INFO: [Synth 8-638] synthesizing module 'rdFSM_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/rdFSM_Module.vhd:51]
INFO: [Synth 8-226] default block is never used [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/rdFSM_Module.vhd:81]
INFO: [Synth 8-226] default block is never used [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/rdFSM_Module.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'rdFSM_Module' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/rdFSM_Module.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'FIFOManager' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/FIFOManager.vhd:73]
INFO: [Synth 8-226] default block is never used [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/AXI_FIFO_Adapter.vhd:212]
INFO: [Synth 8-226] default block is never used [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/AXI_FIFO_Adapter.vhd:245]
INFO: [Synth 8-256] done synthesizing module 'AXI_FIFO_Adapter' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/AXI_FIFO_Adapter.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'selfTrigger_Module' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/selfTrigger_Module.vhd:72]
INFO: [Synth 8-3491] module 'eth_core' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_core.vhd:36' bound to instance 'ETH_MOD' of component 'eth_core' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/daphne1.vhd:397]
INFO: [Synth 8-638] synthesizing module 'eth_core' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_core.vhd:71]
INFO: [Synth 8-113] binding component instance 'GTP_REFCLK_P_COM' to cell 'IBUF' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_core.vhd:215]
INFO: [Synth 8-113] binding component instance 'GTP_REFCLK_N_COM' to cell 'IBUF' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_core.vhd:221]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.vhd:97' bound to instance 'ETH_PHY_COM' of component 'gig_ethernet_pcs_pma_0' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_core.vhd:229]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.vhd:165]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_support' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_support.vhd:71' bound to instance 'U0' of component 'gig_ethernet_pcs_pma_0_support' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.vhd:243]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_support' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_support.vhd:130]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_block' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:96' bound to instance 'pcs_pma_block_i' of component 'gig_ethernet_pcs_pma_0_block' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_support.vhd:286]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_block' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:165]
WARNING: [Synth 8-5640] Port 's_axi_aclk' is missing in component declaration [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:276]
WARNING: [Synth 8-5640] Port 's_axi_resetn' is missing in component declaration [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:276]
WARNING: [Synth 8-5640] Port 's_axi_awaddr' is missing in component declaration [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:276]
WARNING: [Synth 8-5640] Port 's_axi_awvalid' is missing in component declaration [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:276]
WARNING: [Synth 8-5640] Port 's_axi_awready' is missing in component declaration [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:276]
WARNING: [Synth 8-5640] Port 's_axi_wdata' is missing in component declaration [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:276]
WARNING: [Synth 8-5640] Port 's_axi_wvalid' is missing in component declaration [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:276]
WARNING: [Synth 8-5640] Port 's_axi_wready' is missing in component declaration [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:276]
WARNING: [Synth 8-5640] Port 's_axi_bresp' is missing in component declaration [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:276]
WARNING: [Synth 8-5640] Port 's_axi_bvalid' is missing in component declaration [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:276]
WARNING: [Synth 8-5640] Port 's_axi_bready' is missing in component declaration [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:276]
WARNING: [Synth 8-5640] Port 's_axi_araddr' is missing in component declaration [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:276]
WARNING: [Synth 8-5640] Port 's_axi_arvalid' is missing in component declaration [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:276]
WARNING: [Synth 8-5640] Port 's_axi_arready' is missing in component declaration [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:276]
WARNING: [Synth 8-5640] Port 's_axi_rdata' is missing in component declaration [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:276]
WARNING: [Synth 8-5640] Port 's_axi_rresp' is missing in component declaration [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:276]
WARNING: [Synth 8-5640] Port 's_axi_rvalid' is missing in component declaration [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:276]
WARNING: [Synth 8-5640] Port 's_axi_rready' is missing in component declaration [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:276]
	Parameter C_ELABORATION_TRANSIENT_DIR bound to: BlankString - type: string 
	Parameter C_COMPONENT_NAME bound to: gig_ethernet_pcs_pma_0 - type: string 
	Parameter C_RX_GMII_CLK bound to: TXOUTCLK - type: string 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_IS_SGMII bound to: 0 - type: bool 
	Parameter C_USE_TRANSCEIVER bound to: 1 - type: bool 
	Parameter C_HAS_TEMAC bound to: 1 - type: bool 
	Parameter C_USE_TBI bound to: 0 - type: bool 
	Parameter C_USE_LVDS bound to: 0 - type: bool 
	Parameter C_HAS_AN bound to: 1 - type: bool 
	Parameter C_HAS_MDIO bound to: 0 - type: bool 
	Parameter C_SGMII_PHY_MODE bound to: 0 - type: bool 
	Parameter C_DYNAMIC_SWITCHING bound to: 0 - type: bool 
	Parameter C_SGMII_FABRIC_BUFFER bound to: 1 - type: bool 
	Parameter C_2_5G bound to: 0 - type: bool 
	Parameter C_1588 bound to: 0 - type: integer 
	Parameter B_SHIFTER_ADDR bound to: 10'b0101010000 
	Parameter GT_RX_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_v16_2_12' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/hdl/gig_ethernet_pcs_pma_v16_2_rfs.vhd:18735' bound to instance 'gig_ethernet_pcs_pma_0_core' of component 'gig_ethernet_pcs_pma_v16_2_12' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:453]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_transceiver' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_transceiver.vhd:69' bound to instance 'transceiver_inst' of component 'gig_ethernet_pcs_pma_0_transceiver' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:564]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_transceiver' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_transceiver.vhd:164]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_block_data_valid' of component 'gig_ethernet_pcs_pma_0_sync_block' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_transceiver.vhd:431]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_sync_block' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:80]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg1' to cell 'FD' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:113]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg2' to cell 'FD' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:123]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg3' to cell 'FD' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:133]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg4' to cell 'FD' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:143]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg5' to cell 'FD' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:153]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg6' to cell 'FD' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_sync_block' (0#1) [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:80]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_reset_wtd_timer' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_reset_wtd_timer.vhd:70' bound to instance 'reset_wtd_timer' of component 'gig_ethernet_pcs_pma_0_reset_wtd_timer' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_transceiver.vhd:438]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_reset_wtd_timer' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_reset_wtd_timer.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_reset_wtd_timer' (0#1) [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_reset_wtd_timer.vhd:81]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_reset_sync' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd:66' bound to instance 'reclock_encommaalign' of component 'gig_ethernet_pcs_pma_0_reset_sync' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_transceiver.vhd:462]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_reset_sync' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd:79]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync1' to cell 'FDP' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd:108]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync2' to cell 'FDP' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd:119]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync3' to cell 'FDP' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd:130]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync4' to cell 'FDP' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd:141]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync5' to cell 'FDP' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd:152]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync6' to cell 'FDP' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_reset_sync' (0#1) [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd:79]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_reset_sync' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd:66' bound to instance 'reclock_txreset' of component 'gig_ethernet_pcs_pma_0_reset_sync' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_transceiver.vhd:471]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_reset_sync' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd:66' bound to instance 'reclock_rxreset' of component 'gig_ethernet_pcs_pma_0_reset_sync' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_transceiver.vhd:480]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_GTWIZARD' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard.vhd:74' bound to instance 'gtwizard_inst' of component 'gig_ethernet_pcs_pma_0_GTWIZARD' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_transceiver.vhd:670]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_GTWIZARD' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard.vhd:211]
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: FALSE - type: string 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter STABLE_CLOCK_PERIOD bound to: 5 - type: integer 
	Parameter EXAMPLE_USE_CHIPSCOPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_GTWIZARD_init' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_init.vhd:75' bound to instance 'U0' of component 'gig_ethernet_pcs_pma_0_GTWIZARD_init' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard.vhd:359]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_GTWIZARD_init' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_init.vhd:218]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: FALSE - type: string 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_GTWIZARD_multi_gt' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_multi_gt.vhd:74' bound to instance 'gtwizard_i' of component 'gig_ethernet_pcs_pma_0_GTWIZARD_multi_gt' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_init.vhd:515]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_GTWIZARD_multi_gt' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_multi_gt.vhd:208]
	Parameter GT_SIM_GTRESET_SPEEDUP bound to: FALSE - type: string 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter TXSYNC_OVRD_IN bound to: 1'b0 
	Parameter TXSYNC_MULTILANE_IN bound to: 1'b0 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_GTWIZARD_GT' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gt.vhd:72' bound to instance 'gt0_GTWIZARD_i' of component 'gig_ethernet_pcs_pma_0_GTWIZARD_GT' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_multi_gt.vhd:393]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_GTWIZARD_GT' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gt.vhd:202]
	Parameter ACJTAG_DEBUG_MODE bound to: 1'b0 
	Parameter ACJTAG_MODE bound to: 1'b0 
	Parameter ACJTAG_RESET bound to: 1'b0 
	Parameter ADAPT_CFG0 bound to: 20'b00000000000000000000 
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b0001111111 
	Parameter ALIGN_COMMA_WORD bound to: 2 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter CFOK_CFG bound to: 44'b01001001000000000000000001000000111010000000 
	Parameter CFOK_CFG2 bound to: 7'b0100000 
	Parameter CFOK_CFG3 bound to: 7'b0100000 
	Parameter CFOK_CFG4 bound to: 1'b0 
	Parameter CFOK_CFG5 bound to: 4'b0000 
	Parameter CFOK_CFG6 bound to: 4'b0000 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CLK_COMMON_SWING bound to: 1'b0 
	Parameter CLK_CORRECT_USE bound to: TRUE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 36 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 33 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0110111100 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0001010000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0110111100 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0010110101 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: TRUE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 2 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter DMONITOR_CFG bound to: 24'b000000000000101000000000 
	Parameter ES_CLK_PHASE_SEL bound to: 1'b0 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: FALSE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000010000 
	Parameter ES_PMA_CFG bound to: 10'b0000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_QUAL_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_SDATA_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_VERT_OFFSET bound to: 9'b000000000 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 3'b000 
	Parameter LOOPBACK_CFG bound to: 1'b0 
	Parameter OUTREFCLK_SEL_INV bound to: 2'b11 
	Parameter PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PMA_LOOPBACK_CFG bound to: 1'b0 
	Parameter PMA_RSV bound to: 32'b00000000000000000000001100110011 
	Parameter PMA_RSV2 bound to: 32'b00000000000000000010000001000000 
	Parameter PMA_RSV3 bound to: 2'b00 
	Parameter PMA_RSV4 bound to: 4'b0000 
	Parameter PMA_RSV5 bound to: 1'b0 
	Parameter PMA_RSV6 bound to: 1'b0 
	Parameter PMA_RSV7 bound to: 1'b0 
	Parameter RXBUFRESET_TIME bound to: 5'b00001 
	Parameter RXBUF_ADDR_MODE bound to: FULL - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 61 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 8 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG bound to: 84'b000000000000000000010000011111111110000100000110000000000001000001000001000000010000 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG bound to: 6'b001001 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_LCFG bound to: 12'b000000110000 
	Parameter RXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPMRESET_TIME bound to: 7'b0001111 
	Parameter RXLPM_BIAS_STARTUP_DISABLE bound to: 1'b0 
	Parameter RXLPM_CFG bound to: 4'b0110 
	Parameter RXLPM_CFG1 bound to: 1'b0 
	Parameter RXLPM_CM_CFG bound to: 1'b0 
	Parameter RXLPM_GC_CFG bound to: 9'b111100010 
	Parameter RXLPM_GC_CFG2 bound to: 3'b001 
	Parameter RXLPM_HF_CFG bound to: 14'b00001111110000 
	Parameter RXLPM_HF_CFG2 bound to: 5'b01010 
	Parameter RXLPM_HF_CFG3 bound to: 4'b0000 
	Parameter RXLPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXLPM_INCM_CFG bound to: 1'b1 
	Parameter RXLPM_IPCM_CFG bound to: 1'b0 
	Parameter RXLPM_LF_CFG bound to: 18'b000000001111110000 
	Parameter RXLPM_LF_CFG2 bound to: 5'b01010 
	Parameter RXLPM_OSINT_CFG bound to: 3'b100 
	Parameter RXOOB_CFG bound to: 7'b0000110 
	Parameter RXOOB_CLK_CFG bound to: PMA - type: string 
	Parameter RXOSCALRESET_TIME bound to: 5'b00011 
	Parameter RXOSCALRESET_TIMEOUT bound to: 5'b00000 
	Parameter RXOUT_DIV bound to: 4 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00001 
	Parameter RXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter RXPH_CFG bound to: 24'b110000000000000000000010 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPI_CFG0 bound to: 3'b000 
	Parameter RXPI_CFG1 bound to: 1'b1 
	Parameter RXPI_CFG2 bound to: 1'b1 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: OFF - type: string 
	Parameter RXSYNC_MULTILANE bound to: 1'b0 
	Parameter RXSYNC_OVRD bound to: 1'b0 
	Parameter RXSYNC_SKIP_DA bound to: 1'b0 
	Parameter RX_BIAS_CFG bound to: 16'b0000111100110011 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CLK25_DIV bound to: 5 - type: integer 
	Parameter RX_CLKMUX_EN bound to: 1'b1 
	Parameter RX_CM_SEL bound to: 2'b11 
	Parameter RX_CM_TRIM bound to: 4'b1010 
	Parameter RX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEBUG_CFG bound to: 14'b00000000000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_OS_CFG bound to: 13'b0000010000000 
	Parameter RX_SIG_VALID_DLY bound to: 10 - type: integer 
	Parameter RX_XCLK_SEL bound to: RXREC - type: string 
	Parameter SAS_MAX_COM bound to: 64 - type: integer 
	Parameter SAS_MIN_COM bound to: 36 - type: integer 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b1111 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter SATA_PLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SHOW_REALIGN_COMMA bound to: TRUE - type: string 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: FALSE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: X - type: string 
	Parameter SIM_VERSION bound to: 2.0 - type: string 
	Parameter TERM_RCAL_CFG bound to: 15'b100001000010000 
	Parameter TERM_RCAL_OVRD bound to: 3'b000 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV bound to: 32'b00000000000000000000000000000000 
	Parameter TXBUF_EN bound to: TRUE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b0000000000011111 
	Parameter TXDLY_LCFG bound to: 12'b000000110000 
	Parameter TXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXOOB_CFG bound to: 1'b0 
	Parameter TXOUT_DIV bound to: 4 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00001 
	Parameter TXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter TXPH_CFG bound to: 16'b0000011110000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPI_CFG0 bound to: 2'b00 
	Parameter TXPI_CFG1 bound to: 2'b00 
	Parameter TXPI_CFG2 bound to: 2'b00 
	Parameter TXPI_CFG3 bound to: 1'b0 
	Parameter TXPI_CFG4 bound to: 1'b0 
	Parameter TXPI_CFG5 bound to: 3'b000 
	Parameter TXPI_GREY_SEL bound to: 1'b0 
	Parameter TXPI_INVSTROBE_SEL bound to: 1'b0 
	Parameter TXPI_PPMCLK_SEL bound to: TXUSRCLK2 - type: string 
	Parameter TXPI_PPM_CFG bound to: 8'b00000000 
	Parameter TXPI_SYNFREQ_PPM bound to: 3'b001 
	Parameter TXPMARESET_TIME bound to: 5'b00001 
	Parameter TXSYNC_MULTILANE bound to: 1'b0 
	Parameter TXSYNC_OVRD bound to: 1'b0 
	Parameter TXSYNC_SKIP_DA bound to: 1'b0 
	Parameter TX_CLK25_DIV bound to: 5 - type: integer 
	Parameter TX_CLKMUX_EN bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter TX_DEEMPH0 bound to: 6'b000000 
	Parameter TX_DEEMPH1 bound to: 6'b000000 
	Parameter TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b110 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b100 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001001 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1000101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000100 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_PREDRIVER_MODE bound to: 1'b0 
	Parameter TX_RXDETECT_CFG bound to: 16'b0001100000110010 
	Parameter TX_RXDETECT_REF bound to: 3'b100 
	Parameter TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter UCODEER_CLR bound to: 1'b0 
	Parameter USE_PCS_CLK_PHASE_SEL bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'gtpe2_i' to cell 'GTPE2_CHANNEL' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gt.vhd:334]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_gtwizard_gtrxreset_seq' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gtrxreset_seq.vhd:69' bound to instance 'gtrxreset_seq_i' of component 'gig_ethernet_pcs_pma_0_GTWIZARD_gtrxreset_seq' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gt.vhd:991]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_gtwizard_gtrxreset_seq' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gtrxreset_seq.vhd:87]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_reset_sync' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd:66' bound to instance 'sync_gtrxreset_in' of component 'gig_ethernet_pcs_pma_0_reset_sync' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gtrxreset_seq.vhd:151]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_rxpmaresetdone' of component 'gig_ethernet_pcs_pma_0_sync_block' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gtrxreset_seq.vhd:159]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_reset_sync' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd:66' bound to instance 'sync_rst_sync' of component 'gig_ethernet_pcs_pma_0_reset_sync' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gtrxreset_seq.vhd:167]
INFO: [Synth 8-226] default block is never used [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gtrxreset_seq.vhd:217]
INFO: [Synth 8-226] default block is never used [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gtrxreset_seq.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_gtwizard_gtrxreset_seq' (0#1) [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gtrxreset_seq.vhd:87]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_gtwizard_rxpmarst_seq' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gtrxpmarst_seq.vhd:69' bound to instance 'rxpmarst_seq_i' of component 'gig_ethernet_pcs_pma_0_gtwizard_rxpmarst_seq' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gt.vhd:1084]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_gtwizard_rxpmarst_seq' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gtrxpmarst_seq.vhd:88]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_RXPMARESETDONE' of component 'gig_ethernet_pcs_pma_0_sync_block' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gtrxpmarst_seq.vhd:145]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_reset_sync' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd:66' bound to instance 'sync_rxpmareset_in' of component 'gig_ethernet_pcs_pma_0_reset_sync' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gtrxpmarst_seq.vhd:162]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_reset_sync__parameterized2' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd:79]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'reset_sync1' to cell 'FDP' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd:108]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'reset_sync2' to cell 'FDP' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd:119]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'reset_sync3' to cell 'FDP' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd:130]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'reset_sync4' to cell 'FDP' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd:141]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'reset_sync5' to cell 'FDP' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd:152]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'reset_sync6' to cell 'FDP' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_reset_sync__parameterized2' (0#1) [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd:79]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_reset_sync' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd:66' bound to instance 'sync_rst_sync' of component 'gig_ethernet_pcs_pma_0_reset_sync' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gtrxpmarst_seq.vhd:174]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_gtwizard_rxpmarst_seq' (0#1) [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gtrxpmarst_seq.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_GTWIZARD_GT' (0#1) [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gt.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_GTWIZARD_multi_gt' (0#1) [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_multi_gt.vhd:208]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter STABLE_CLOCK_PERIOD bound to: 5 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter TX_PLL0_USED bound to: 1 - type: bool 
	Parameter RX_PLL0_USED bound to: 1 - type: bool 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_TX_STARTUP_FSM' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_tx_startup_fsm.vhd:77' bound to instance 'gt0_txresetfsm_i' of component 'gig_ethernet_pcs_pma_0_TX_STARTUP_FSM' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_init.vhd:666]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_TX_STARTUP_FSM' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_tx_startup_fsm.vhd:124]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_run_phase_alignment_int' of component 'gig_ethernet_pcs_pma_0_sync_block' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_tx_startup_fsm.vhd:291]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_tx_fsm_reset_done_int' of component 'gig_ethernet_pcs_pma_0_sync_block' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_tx_startup_fsm.vhd:299]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_TXRESETDONE' of component 'gig_ethernet_pcs_pma_0_sync_block' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_tx_startup_fsm.vhd:316]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_time_out_wait_bypass' of component 'gig_ethernet_pcs_pma_0_sync_block' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_tx_startup_fsm.vhd:324]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_mmcm_lock_reclocked' of component 'gig_ethernet_pcs_pma_0_sync_block' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_tx_startup_fsm.vhd:332]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_PLL0LOCK' of component 'gig_ethernet_pcs_pma_0_sync_block' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_tx_startup_fsm.vhd:353]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_TX_STARTUP_FSM' (0#1) [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_tx_startup_fsm.vhd:124]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter STABLE_CLOCK_PERIOD bound to: 5 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter TX_PLL0_USED bound to: 1 - type: bool 
	Parameter RX_PLL0_USED bound to: 1 - type: bool 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_RX_STARTUP_FSM' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:77' bound to instance 'gt0_rxresetfsm_i' of component 'gig_ethernet_pcs_pma_0_RX_STARTUP_FSM' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_init.vhd:705]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_RX_STARTUP_FSM' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:129]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'reset_sync1_rx' to cell 'FDP' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:288]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'reset_sync2_rx' to cell 'FDP' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:299]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_pmaresetdone_fallingedge_detect' of component 'gig_ethernet_pcs_pma_0_sync_block' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:321]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_rxpmaresetdone_1' of component 'gig_ethernet_pcs_pma_0_sync_block' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:329]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_rxpmaresetdone_rx_s' of component 'gig_ethernet_pcs_pma_0_sync_block' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:336]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_rxpmaresetdone' of component 'gig_ethernet_pcs_pma_0_sync_block' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:344]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_run_phase_alignment_int' of component 'gig_ethernet_pcs_pma_0_sync_block' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:456]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_rx_fsm_reset_done_int' of component 'gig_ethernet_pcs_pma_0_sync_block' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:464]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_RXRESETDONE' of component 'gig_ethernet_pcs_pma_0_sync_block' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:481]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_time_out_wait_bypass' of component 'gig_ethernet_pcs_pma_0_sync_block' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:489]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_mmcm_lock_reclocked' of component 'gig_ethernet_pcs_pma_0_sync_block' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:497]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_data_valid' of component 'gig_ethernet_pcs_pma_0_sync_block' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:505]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_pll0lock' of component 'gig_ethernet_pcs_pma_0_sync_block' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:526]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_RX_STARTUP_FSM' (0#1) [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_GTWIZARD_init' (0#1) [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_init.vhd:218]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_GTWIZARD' (0#1) [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard.vhd:211]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_transceiver' (0#1) [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_transceiver.vhd:164]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_block_tx_reset_done' of component 'gig_ethernet_pcs_pma_0_sync_block' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:662]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_block_rx_reset_done' of component 'gig_ethernet_pcs_pma_0_sync_block' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:669]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_block' (0#1) [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:165]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_clocking' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_clocking.vhd:67' bound to instance 'core_clocking_i' of component 'gig_ethernet_pcs_pma_0_clocking' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_support.vhd:349]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_clocking' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_clocking.vhd:85]
INFO: [Synth 8-113] binding component instance 'ibufds_gtrefclk' to cell 'IBUFDS_GTE2' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_clocking.vhd:112]
INFO: [Synth 8-113] binding component instance 'bufg_gtrefclk' to cell 'BUFG' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_clocking.vhd:124]
INFO: [Synth 8-113] binding component instance 'bufg_txoutclk' to cell 'BUFG' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_clocking.vhd:130]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 16.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 16.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm_adv_inst' to cell 'MMCME2_ADV' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_clocking.vhd:140]
INFO: [Synth 8-113] binding component instance 'bufg_userclk' to cell 'BUFG' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_clocking.vhd:204]
INFO: [Synth 8-113] binding component instance 'bufg_userclk2' to cell 'BUFG' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_clocking.vhd:213]
INFO: [Synth 8-113] binding component instance 'rxrecclkbufg' to cell 'BUFG' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_clocking.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_clocking' (0#1) [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_clocking.vhd:85]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_resets' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_resets.vhd:67' bound to instance 'core_resets_i' of component 'gig_ethernet_pcs_pma_0_resets' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_support.vhd:374]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_resets' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_resets.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_resets' (0#1) [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_resets.vhd:75]
	Parameter STABLE_CLOCK_PERIOD bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_common_reset' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_common_reset.vhd:78' bound to instance 'core_gt_common_reset_i' of component 'gig_ethernet_pcs_pma_0_common_reset' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_support.vhd:382]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_common_reset' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_common_reset.vhd:91]
INFO: [Synth 8-226] default block is never used [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_common_reset.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_common_reset' (0#1) [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_common_reset.vhd:91]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_gt_common' declared at 'c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_gt_common.vhd:72' bound to instance 'core_gt_common_i' of component 'gig_ethernet_pcs_pma_0_gt_common' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_support.vhd:394]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_gt_common' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_gt_common.vhd:95]
	Parameter BIAS_CFG bound to: 64'b0000000000000000000000000000000000000000000001010000000000000001 
	Parameter COMMON_CFG bound to: 32'b00000000000000000000000000000000 
	Parameter PLL0_CFG bound to: 28'b0000000111110000001111011100 
	Parameter PLL0_DMON_CFG bound to: 1'b0 
	Parameter PLL0_FBDIV bound to: 4 - type: integer 
	Parameter PLL0_FBDIV_45 bound to: 5 - type: integer 
	Parameter PLL0_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter PLL0_LOCK_CFG bound to: 12'b000111101000 
	Parameter PLL0_REFCLK_DIV bound to: 1 - type: integer 
	Parameter PLL1_CFG bound to: 28'b0000000111110000001111011100 
	Parameter PLL1_DMON_CFG bound to: 1'b0 
	Parameter PLL1_FBDIV bound to: 1 - type: integer 
	Parameter PLL1_FBDIV_45 bound to: 4 - type: integer 
	Parameter PLL1_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter PLL1_LOCK_CFG bound to: 12'b000111101000 
	Parameter PLL1_REFCLK_DIV bound to: 1 - type: integer 
	Parameter PLL_CLKOUT_CFG bound to: 8'b00000000 
	Parameter RSVD_ATTR0 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR1 bound to: 16'b0000000000000000 
	Parameter SIM_PLL0REFCLK_SEL bound to: 3'b001 
	Parameter SIM_PLL1REFCLK_SEL bound to: 3'b001 
	Parameter SIM_RESET_SPEEDUP bound to: FALSE - type: string 
	Parameter SIM_VERSION bound to: 2.0 - type: string 
INFO: [Synth 8-113] binding component instance 'gtpe2_common_i' to cell 'GTPE2_COMMON' [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_gt_common.vhd:150]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_gt_common' (0#1) [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_gt_common.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_support' (0#1) [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_support.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0' (0#1) [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.vhd:165]
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter CLOCK_INPUT_STYLE bound to: BUFR - type: string 
	Parameter MAC_TX_FIFO_DEPTH bound to: 8192 - type: integer 
	Parameter MAC_RX_FIFO_DEPTH bound to: 8192 - type: integer 
	Parameter AXI_FIFO_DEPTH bound to: 8192 - type: integer 
INFO: [Synth 8-3491] module 'eth_mac_stack' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_stack.v:34' bound to instance 'ETH_MAC_UDP_STACK_COM' of component 'eth_mac_stack' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_core.vhd:282]
INFO: [Synth 8-6157] synthesizing module 'eth_mac_stack' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_stack.v:34]
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter CLOCK_INPUT_STYLE bound to: BUFR - type: string 
	Parameter MAC_TX_FIFO_DEPTH bound to: 8192 - type: integer 
	Parameter MAC_RX_FIFO_DEPTH bound to: 8192 - type: integer 
	Parameter AXI_FIFO_DEPTH bound to: 8192 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'eth_mac_1g_gmii_fifo' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii_fifo.v:34]
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter CLOCK_INPUT_STYLE bound to: BUFR - type: string 
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
	Parameter TX_FIFO_DEPTH bound to: 8192 - type: integer 
	Parameter TX_FRAME_FIFO bound to: 1 - type: integer 
	Parameter RX_FIFO_DEPTH bound to: 8192 - type: integer 
	Parameter RX_FRAME_FIFO bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'eth_mac_1g_gmii' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:34]
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter CLOCK_INPUT_STYLE bound to: BUFR - type: string 
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gmii_phy_if' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/gmii_phy_if.v:34]
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter CLOCK_INPUT_STYLE bound to: BUFR - type: string 
INFO: [Synth 8-6157] synthesizing module 'BUFGMUX' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1619]
INFO: [Synth 8-6155] done synthesizing module 'BUFGMUX' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1619]
INFO: [Synth 8-6157] synthesizing module 'ssio_sdr_in' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/ssio_sdr_in.v:34]
	Parameter TARGET bound to: XILINX - type: string 
	Parameter CLOCK_INPUT_STYLE bound to: BUFR - type: string 
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BUFR' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1857]
	Parameter BUFR_DIVIDE bound to: BYPASS - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFR' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1857]
INFO: [Synth 8-6155] done synthesizing module 'ssio_sdr_in' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/ssio_sdr_in.v:34]
INFO: [Synth 8-6157] synthesizing module 'ssio_sdr_out' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/ssio_sdr_out.v:34]
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'oddr_2' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/oddr.v:34]
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ODDR' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:94765]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:94765]
INFO: [Synth 8-6155] done synthesizing module 'oddr_2' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/oddr.v:34]
INFO: [Synth 8-6155] done synthesizing module 'ssio_sdr_out' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/ssio_sdr_out.v:34]
INFO: [Synth 8-6155] done synthesizing module 'gmii_phy_if' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/gmii_phy_if.v:34]
INFO: [Synth 8-6157] synthesizing module 'eth_mac_1g' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g.v:34]
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_gmii_rx' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/axis_gmii_rx.v:34]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 0 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lfsr' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/lfsr.v:34]
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/lfsr.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/axis_gmii_rx.v:189]
INFO: [Synth 8-6155] done synthesizing module 'axis_gmii_rx' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/axis_gmii_rx.v:34]
INFO: [Synth 8-6157] synthesizing module 'axis_gmii_tx' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/axis_gmii_tx.v:34]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 0 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter PTP_TS_CTRL_IN_TUSER bound to: 0 - type: integer 
	Parameter PTP_TAG_ENABLE bound to: 0 - type: integer 
	Parameter PTP_TAG_WIDTH bound to: 16 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/axis_gmii_tx.v:365]
INFO: [Synth 8-6155] done synthesizing module 'axis_gmii_tx' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/axis_gmii_tx.v:34]
INFO: [Synth 8-6155] done synthesizing module 'eth_mac_1g' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g.v:34]
WARNING: [Synth 8-7071] port 'tx_ptp_ts' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'rx_ptp_ts' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'tx_axis_ptp_ts' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'tx_axis_ptp_ts_tag' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'tx_axis_ptp_ts_valid' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'tx_lfc_req' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'tx_lfc_resend' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'rx_lfc_en' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'rx_lfc_req' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'rx_lfc_ack' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'tx_pfc_req' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'tx_pfc_resend' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'rx_pfc_en' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'rx_pfc_req' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'rx_pfc_ack' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'tx_lfc_pause_en' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'tx_pause_req' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'tx_pause_ack' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'tx_start_packet' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'rx_start_packet' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'stat_tx_mcf' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'stat_rx_mcf' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'stat_tx_lfc_pkt' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'stat_tx_lfc_xon' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'stat_tx_lfc_xoff' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'stat_tx_lfc_paused' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'stat_tx_pfc_pkt' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'stat_tx_pfc_xon' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'stat_tx_pfc_xoff' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'stat_tx_pfc_paused' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'stat_rx_lfc_pkt' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'stat_rx_lfc_xon' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'stat_rx_lfc_xoff' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'stat_rx_lfc_paused' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'stat_rx_pfc_pkt' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'stat_rx_pfc_xon' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'stat_rx_pfc_xoff' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'stat_rx_pfc_paused' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_eth_dst_mcast' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_check_eth_dst_mcast' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_eth_dst_ucast' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_check_eth_dst_ucast' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_eth_src' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_check_eth_src' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_eth_type' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_opcode_lfc' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_check_opcode_lfc' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_opcode_pfc' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_check_opcode_pfc' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_forward' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_enable' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_lfc_eth_dst' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_lfc_eth_src' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_lfc_eth_type' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_lfc_opcode' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_lfc_en' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_lfc_quanta' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_lfc_refresh' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_pfc_eth_dst' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_pfc_eth_src' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_pfc_eth_type' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_pfc_opcode' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_pfc_en' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_pfc_quanta' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_pfc_refresh' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_rx_lfc_opcode' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_rx_lfc_en' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_rx_pfc_opcode' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_rx_pfc_en' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7023] instance 'eth_mac_1g_inst' of module 'eth_mac_1g' has 98 connections declared, but only 29 given [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
INFO: [Synth 8-6155] done synthesizing module 'eth_mac_1g_gmii' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii.v:34]
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo_adapter' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/axis_async_fifo_adapter.v:34]
	Parameter DEPTH bound to: 8192 - type: integer 
	Parameter S_DATA_WIDTH bound to: 8 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 1'b0 
	Parameter S_KEEP_WIDTH bound to: 1 - type: integer 
	Parameter M_DATA_WIDTH bound to: 8 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/axis_async_fifo.v:34]
	Parameter DEPTH bound to: 8192 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter MARK_WHEN_FULL bound to: 0 - type: integer 
	Parameter PAUSE_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_PAUSE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/axis_async_fifo.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo_adapter' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/axis_async_fifo_adapter.v:34]
WARNING: [Synth 8-7071] port 's_pause_req' of module 'axis_async_fifo_adapter' is unconnected for instance 'tx_fifo' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii_fifo.v:275]
WARNING: [Synth 8-7071] port 's_pause_ack' of module 'axis_async_fifo_adapter' is unconnected for instance 'tx_fifo' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii_fifo.v:275]
WARNING: [Synth 8-7071] port 'm_pause_req' of module 'axis_async_fifo_adapter' is unconnected for instance 'tx_fifo' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii_fifo.v:275]
WARNING: [Synth 8-7071] port 'm_pause_ack' of module 'axis_async_fifo_adapter' is unconnected for instance 'tx_fifo' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii_fifo.v:275]
WARNING: [Synth 8-7071] port 's_status_depth' of module 'axis_async_fifo_adapter' is unconnected for instance 'tx_fifo' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii_fifo.v:275]
WARNING: [Synth 8-7071] port 's_status_depth_commit' of module 'axis_async_fifo_adapter' is unconnected for instance 'tx_fifo' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii_fifo.v:275]
WARNING: [Synth 8-7071] port 'm_status_depth' of module 'axis_async_fifo_adapter' is unconnected for instance 'tx_fifo' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii_fifo.v:275]
WARNING: [Synth 8-7071] port 'm_status_depth_commit' of module 'axis_async_fifo_adapter' is unconnected for instance 'tx_fifo' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii_fifo.v:275]
WARNING: [Synth 8-7023] instance 'tx_fifo' of module 'axis_async_fifo_adapter' has 34 connections declared, but only 26 given [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii_fifo.v:275]
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo_adapter__parameterized0' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/axis_async_fifo_adapter.v:34]
	Parameter DEPTH bound to: 8192 - type: integer 
	Parameter S_DATA_WIDTH bound to: 8 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 0 - type: integer 
	Parameter M_DATA_WIDTH bound to: 8 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 1'b0 
	Parameter M_KEEP_WIDTH bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo__parameterized0' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/axis_async_fifo.v:34]
	Parameter DEPTH bound to: 8192 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 1 - type: integer 
	Parameter MARK_WHEN_FULL bound to: 0 - type: integer 
	Parameter PAUSE_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_PAUSE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo__parameterized0' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/axis_async_fifo.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo_adapter__parameterized0' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/axis_async_fifo_adapter.v:34]
WARNING: [Synth 8-7071] port 's_pause_req' of module 'axis_async_fifo_adapter' is unconnected for instance 'rx_fifo' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii_fifo.v:326]
WARNING: [Synth 8-7071] port 's_pause_ack' of module 'axis_async_fifo_adapter' is unconnected for instance 'rx_fifo' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii_fifo.v:326]
WARNING: [Synth 8-7071] port 'm_pause_req' of module 'axis_async_fifo_adapter' is unconnected for instance 'rx_fifo' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii_fifo.v:326]
WARNING: [Synth 8-7071] port 'm_pause_ack' of module 'axis_async_fifo_adapter' is unconnected for instance 'rx_fifo' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii_fifo.v:326]
WARNING: [Synth 8-7071] port 's_status_depth' of module 'axis_async_fifo_adapter' is unconnected for instance 'rx_fifo' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii_fifo.v:326]
WARNING: [Synth 8-7071] port 's_status_depth_commit' of module 'axis_async_fifo_adapter' is unconnected for instance 'rx_fifo' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii_fifo.v:326]
WARNING: [Synth 8-7071] port 'm_status_depth' of module 'axis_async_fifo_adapter' is unconnected for instance 'rx_fifo' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii_fifo.v:326]
WARNING: [Synth 8-7071] port 'm_status_depth_commit' of module 'axis_async_fifo_adapter' is unconnected for instance 'rx_fifo' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii_fifo.v:326]
WARNING: [Synth 8-7023] instance 'rx_fifo' of module 'axis_async_fifo_adapter' has 34 connections declared, but only 26 given [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii_fifo.v:326]
INFO: [Synth 8-6155] done synthesizing module 'eth_mac_1g_gmii_fifo' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_1g_gmii_fifo.v:34]
WARNING: [Synth 8-7071] port 'tx_axis_tkeep' of module 'eth_mac_1g_gmii_fifo' is unconnected for instance 'eth_mac_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_stack.v:262]
WARNING: [Synth 8-7071] port 'rx_axis_tkeep' of module 'eth_mac_1g_gmii_fifo' is unconnected for instance 'eth_mac_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_stack.v:262]
WARNING: [Synth 8-7071] port 'tx_error_underflow' of module 'eth_mac_1g_gmii_fifo' is unconnected for instance 'eth_mac_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_stack.v:262]
WARNING: [Synth 8-7023] instance 'eth_mac_inst' of module 'eth_mac_1g_gmii_fifo' has 38 connections declared, but only 35 given [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_stack.v:262]
INFO: [Synth 8-6157] synthesizing module 'eth_axis_rx' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_axis_rx.v:34]
INFO: [Synth 8-6155] done synthesizing module 'eth_axis_rx' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_axis_rx.v:34]
WARNING: [Synth 8-7071] port 's_axis_tkeep' of module 'eth_axis_rx' is unconnected for instance 'eth_axis_rx_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_stack.v:307]
WARNING: [Synth 8-7071] port 'm_eth_payload_axis_tkeep' of module 'eth_axis_rx' is unconnected for instance 'eth_axis_rx_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_stack.v:307]
WARNING: [Synth 8-7023] instance 'eth_axis_rx_inst' of module 'eth_axis_rx' has 21 connections declared, but only 19 given [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_stack.v:307]
INFO: [Synth 8-6157] synthesizing module 'eth_axis_tx' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_axis_tx.v:34]
INFO: [Synth 8-6155] done synthesizing module 'eth_axis_tx' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_axis_tx.v:34]
WARNING: [Synth 8-7071] port 's_eth_payload_axis_tkeep' of module 'eth_axis_tx' is unconnected for instance 'eth_axis_tx_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_stack.v:334]
WARNING: [Synth 8-7071] port 'm_axis_tkeep' of module 'eth_axis_tx' is unconnected for instance 'eth_axis_tx_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_stack.v:334]
WARNING: [Synth 8-7023] instance 'eth_axis_tx_inst' of module 'eth_axis_tx' has 20 connections declared, but only 18 given [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_stack.v:334]
INFO: [Synth 8-6157] synthesizing module 'udp_complete' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/udp_complete.v:34]
INFO: [Synth 8-6157] synthesizing module 'ip_arb_mux' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/ip_arb_mux.v:34]
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 0 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'arbiter' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/arbiter.v:34]
	Parameter PORTS bound to: 2 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 0 - type: integer 
	Parameter ARB_BLOCK bound to: 1 - type: integer 
	Parameter ARB_BLOCK_ACK bound to: 1 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'priority_encoder' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/priority_encoder.v:34]
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter LSB_HIGH_PRIORITY bound to: 1 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/priority_encoder.v:51]
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/priority_encoder.v:34]
INFO: [Synth 8-6155] done synthesizing module 'arbiter' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/arbiter.v:34]
INFO: [Synth 8-6155] done synthesizing module 'ip_arb_mux' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/ip_arb_mux.v:34]
INFO: [Synth 8-6157] synthesizing module 'ip_complete' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/ip_complete.v:34]
	Parameter ARP_CACHE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter ARP_REQUEST_RETRY_COUNT bound to: 4 - type: integer 
	Parameter ARP_REQUEST_RETRY_INTERVAL bound to: 250000000 - type: integer 
	Parameter ARP_REQUEST_TIMEOUT bound to: -544967296 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'eth_arb_mux' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_arb_mux.v:34]
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 0 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'eth_arb_mux' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_arb_mux.v:34]
INFO: [Synth 8-6157] synthesizing module 'ip' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/ip.v:34]
INFO: [Synth 8-6157] synthesizing module 'ip_eth_rx' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/ip_eth_rx.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/ip_eth_rx.v:311]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/ip_eth_rx.v:279]
INFO: [Synth 8-6155] done synthesizing module 'ip_eth_rx' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/ip_eth_rx.v:34]
INFO: [Synth 8-6157] synthesizing module 'ip_eth_tx' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/ip_eth_tx.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/ip_eth_tx.v:237]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/ip_eth_tx.v:209]
INFO: [Synth 8-6155] done synthesizing module 'ip_eth_tx' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/ip_eth_tx.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/ip.v:274]
INFO: [Synth 8-6155] done synthesizing module 'ip' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/ip.v:34]
INFO: [Synth 8-6157] synthesizing module 'arp' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/arp.v:34]
	Parameter CACHE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter REQUEST_RETRY_COUNT bound to: 4 - type: integer 
	Parameter REQUEST_RETRY_INTERVAL bound to: 250000000 - type: integer 
	Parameter REQUEST_TIMEOUT bound to: -544967296 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'arp_eth_rx' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/arp_eth_rx.v:34]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b0 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'arp_eth_rx' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/arp_eth_rx.v:34]
INFO: [Synth 8-6157] synthesizing module 'arp_eth_tx' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/arp_eth_tx.v:34]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b0 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'arp_eth_tx' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/arp_eth_tx.v:34]
INFO: [Synth 8-6157] synthesizing module 'arp_cache' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/arp_cache.v:34]
	Parameter CACHE_ADDR_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized0' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/lfsr.v:34]
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized0' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/lfsr.v:34]
INFO: [Synth 8-6155] done synthesizing module 'arp_cache' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/arp_cache.v:34]
INFO: [Synth 8-6155] done synthesizing module 'arp' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/arp.v:34]
WARNING: [Synth 8-7071] port 's_eth_payload_axis_tkeep' of module 'arp' is unconnected for instance 'arp_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/ip_complete.v:401]
WARNING: [Synth 8-7071] port 'm_eth_payload_axis_tkeep' of module 'arp' is unconnected for instance 'arp_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/ip_complete.v:401]
WARNING: [Synth 8-7023] instance 'arp_inst' of module 'arp' has 36 connections declared, but only 34 given [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/ip_complete.v:401]
INFO: [Synth 8-6155] done synthesizing module 'ip_complete' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/ip_complete.v:34]
INFO: [Synth 8-6157] synthesizing module 'udp' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/udp.v:34]
	Parameter CHECKSUM_GEN_ENABLE bound to: 1 - type: integer 
	Parameter CHECKSUM_PAYLOAD_FIFO_DEPTH bound to: 2048 - type: integer 
	Parameter CHECKSUM_HEADER_FIFO_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'udp_checksum_gen' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/udp_checksum_gen.v:34]
	Parameter PAYLOAD_FIFO_DEPTH bound to: 2048 - type: integer 
	Parameter HEADER_FIFO_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_fifo' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/axis_fifo.v:34]
	Parameter DEPTH bound to: 2048 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/axis_fifo.v:34]
WARNING: [Synth 8-7071] port 'pause_req' of module 'axis_fifo' is unconnected for instance 'payload_fifo' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/udp_checksum_gen.v:214]
WARNING: [Synth 8-7071] port 'pause_ack' of module 'axis_fifo' is unconnected for instance 'payload_fifo' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/udp_checksum_gen.v:214]
WARNING: [Synth 8-7071] port 'status_depth' of module 'axis_fifo' is unconnected for instance 'payload_fifo' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/udp_checksum_gen.v:214]
WARNING: [Synth 8-7071] port 'status_depth_commit' of module 'axis_fifo' is unconnected for instance 'payload_fifo' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/udp_checksum_gen.v:214]
WARNING: [Synth 8-7023] instance 'payload_fifo' of module 'axis_fifo' has 25 connections declared, but only 21 given [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/udp_checksum_gen.v:214]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/udp_checksum_gen.v:450]
INFO: [Synth 8-6155] done synthesizing module 'udp_checksum_gen' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/udp_checksum_gen.v:34]
INFO: [Synth 8-6157] synthesizing module 'udp_ip_rx' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/udp_ip_rx.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/udp_ip_rx.v:265]
INFO: [Synth 8-6155] done synthesizing module 'udp_ip_rx' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/udp_ip_rx.v:34]
INFO: [Synth 8-6157] synthesizing module 'udp_ip_tx' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/udp_ip_tx.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/udp_ip_tx.v:240]
INFO: [Synth 8-6155] done synthesizing module 'udp_ip_tx' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/udp_ip_tx.v:34]
INFO: [Synth 8-6155] done synthesizing module 'udp' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/udp.v:34]
INFO: [Synth 8-6155] done synthesizing module 'udp_complete' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/udp_complete.v:34]
INFO: [Synth 8-6157] synthesizing module 'axis_fifo__parameterized0' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/axis_fifo.v:34]
	Parameter DEPTH bound to: 8192 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo__parameterized0' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/axis_fifo.v:34]
WARNING: [Synth 8-7071] port 'pause_req' of module 'axis_fifo' is unconnected for instance 'rx_udp_payload_fifo' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_stack.v:572]
WARNING: [Synth 8-7071] port 'pause_ack' of module 'axis_fifo' is unconnected for instance 'rx_udp_payload_fifo' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_stack.v:572]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'rx_udp_payload_fifo' of module 'axis_fifo' has 25 connections declared, but only 21 given [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_stack.v:572]
WARNING: [Synth 8-7023] instance 'tx_udp_payload_fifo' of module 'axis_fifo' has 25 connections declared, but only 21 given [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_stack.v:613]
INFO: [Synth 8-6155] done synthesizing module 'eth_mac_stack' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_mac_stack.v:34]
INFO: [Synth 8-256] done synthesizing module 'eth_core' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_core.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'daphne1' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/daphne1.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element r_hpf_data_15_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/Self-trigger_VHDL.vhd:319]
WARNING: [Synth 8-3848] Net dip_pattern in module/entity unimacro_FIFO_DUALCLOCK_MACRO does not have driver. [C:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhd:590]
WARNING: [Synth 8-6014] Unused sequential element pll0lock_prev_reg was removed.  [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_tx_startup_fsm.vhd:346]
WARNING: [Synth 8-6014] Unused sequential element pll1lock_prev_reg was removed.  [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_tx_startup_fsm.vhd:347]
WARNING: [Synth 8-6014] Unused sequential element pll0lock_ris_edge_reg was removed.  [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_tx_startup_fsm.vhd:367]
WARNING: [Synth 8-6014] Unused sequential element pll1lock_ris_edge_reg was removed.  [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_tx_startup_fsm.vhd:382]
WARNING: [Synth 8-6014] Unused sequential element time_out_500us_reg was removed.  [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:400]
WARNING: [Synth 8-6014] Unused sequential element pll0lock_prev_reg was removed.  [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:519]
WARNING: [Synth 8-6014] Unused sequential element pll1lock_prev_reg was removed.  [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:520]
WARNING: [Synth 8-6014] Unused sequential element pll0lock_ris_edge_reg was removed.  [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:538]
WARNING: [Synth 8-6014] Unused sequential element pll1lock_ris_edge_reg was removed.  [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:553]
WARNING: [Synth 8-6014] Unused sequential element refclk_stable_reg was removed.  [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:586]
WARNING: [Synth 8-6014] Unused sequential element refclk_stable_count_reg was removed.  [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:585]
WARNING: [Synth 8-6014] Unused sequential element mmcm_reset_i_reg was removed.  [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:632]
WARNING: [Synth 8-6014] Unused sequential element pll_reset_asserted_reg was removed.  [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:636]
WARNING: [Synth 8-6014] Unused sequential element ptp_ts_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/axis_gmii_rx.v:259]
WARNING: [Synth 8-6014] Unused sequential element m_axis_ptp_ts_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/axis_gmii_tx.v:429]
WARNING: [Synth 8-6014] Unused sequential element m_axis_ptp_ts_tag_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/axis_gmii_tx.v:430]
WARNING: [Synth 8-6014] Unused sequential element m_axis_ptp_ts_valid_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/axis_gmii_tx.v:431]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_temp_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/axis_async_fifo.v:423]
WARNING: [Synth 8-6014] Unused sequential element send_frame_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/axis_async_fifo.v:436]
WARNING: [Synth 8-6014] Unused sequential element rd_ptr_temp_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/axis_async_fifo.v:670]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_temp_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/axis_async_fifo.v:423]
WARNING: [Synth 8-6014] Unused sequential element send_frame_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/axis_async_fifo.v:436]
WARNING: [Synth 8-6014] Unused sequential element rd_ptr_temp_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/axis_async_fifo.v:670]
WARNING: [Synth 8-6014] Unused sequential element save_axis_tdata_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_axis_rx.v:290]
WARNING: [Synth 8-6014] Unused sequential element save_axis_tkeep_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_axis_rx.v:291]
WARNING: [Synth 8-6014] Unused sequential element save_axis_tuser_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_axis_rx.v:292]
WARNING: [Synth 8-6014] Unused sequential element save_axis_tlast_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_axis_rx.v:296]
WARNING: [Synth 8-6014] Unused sequential element m_eth_payload_axis_tkeep_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_axis_rx.v:379]
WARNING: [Synth 8-6014] Unused sequential element temp_m_eth_payload_axis_tkeep_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_axis_rx.v:384]
WARNING: [Synth 8-6014] Unused sequential element save_eth_payload_axis_tdata_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_axis_tx.v:297]
WARNING: [Synth 8-6014] Unused sequential element save_eth_payload_axis_tkeep_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_axis_tx.v:298]
WARNING: [Synth 8-6014] Unused sequential element save_eth_payload_axis_tuser_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_axis_tx.v:299]
WARNING: [Synth 8-6014] Unused sequential element save_eth_payload_axis_tlast_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_axis_tx.v:303]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tkeep_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_axis_tx.v:383]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tkeep_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_axis_tx.v:388]
WARNING: [Synth 8-6014] Unused sequential element m_ip_payload_axis_tkeep_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/ip_arb_mux.v:374]
WARNING: [Synth 8-6014] Unused sequential element m_ip_payload_axis_tid_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/ip_arb_mux.v:376]
WARNING: [Synth 8-6014] Unused sequential element m_ip_payload_axis_tdest_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/ip_arb_mux.v:377]
WARNING: [Synth 8-6014] Unused sequential element temp_m_ip_payload_axis_tkeep_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/ip_arb_mux.v:381]
WARNING: [Synth 8-6014] Unused sequential element temp_m_ip_payload_axis_tid_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/ip_arb_mux.v:383]
WARNING: [Synth 8-6014] Unused sequential element temp_m_ip_payload_axis_tdest_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/ip_arb_mux.v:384]
WARNING: [Synth 8-6014] Unused sequential element m_eth_payload_axis_tkeep_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_arb_mux.v:283]
WARNING: [Synth 8-6014] Unused sequential element m_eth_payload_axis_tid_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_arb_mux.v:285]
WARNING: [Synth 8-6014] Unused sequential element m_eth_payload_axis_tdest_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_arb_mux.v:286]
WARNING: [Synth 8-6014] Unused sequential element temp_m_eth_payload_axis_tkeep_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_arb_mux.v:290]
WARNING: [Synth 8-6014] Unused sequential element temp_m_eth_payload_axis_tid_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_arb_mux.v:292]
WARNING: [Synth 8-6014] Unused sequential element temp_m_eth_payload_axis_tdest_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/eth_arb_mux.v:293]
WARNING: [Synth 8-6014] Unused sequential element busy_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/arp_eth_rx.v:176]
WARNING: [Synth 8-6014] Unused sequential element m_eth_payload_axis_tkeep_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/arp_eth_tx.v:342]
WARNING: [Synth 8-6014] Unused sequential element temp_m_eth_payload_axis_tkeep_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/arp_eth_tx.v:347]
WARNING: [Synth 8-6014] Unused sequential element busy_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/arp_eth_tx.v:165]
WARNING: [Synth 8-6014] Unused sequential element s_frame_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/axis_fifo.v:267]
WARNING: [Synth 8-6014] Unused sequential element drop_frame_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/axis_fifo.v:311]
WARNING: [Synth 8-6014] Unused sequential element send_frame_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/axis_fifo.v:358]
WARNING: [Synth 8-6014] Unused sequential element bad_frame_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/axis_fifo.v:256]
WARNING: [Synth 8-6014] Unused sequential element good_frame_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/axis_fifo.v:257]
WARNING: [Synth 8-6014] Unused sequential element s_udp_payload_axis_tready_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/udp_checksum_gen.v:521]
WARNING: [Synth 8-6014] Unused sequential element s_frame_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/axis_fifo.v:267]
WARNING: [Synth 8-6014] Unused sequential element drop_frame_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/axis_fifo.v:311]
WARNING: [Synth 8-6014] Unused sequential element send_frame_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/axis_fifo.v:358]
WARNING: [Synth 8-6014] Unused sequential element bad_frame_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/axis_fifo.v:256]
WARNING: [Synth 8-6014] Unused sequential element good_frame_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/axis_fifo.v:257]
WARNING: [Synth 8-3848] Net cdr_sfp_tx_dis in module/entity daphne1 does not have driver. [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/daphne1.vhd:82]
WARNING: [Synth 8-3848] Net spi_miso in module/entity daphne1 does not have driver. [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/daphne1.vhd:97]
WARNING: [Synth 8-3848] Net spi_irq in module/entity daphne1 does not have driver. [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/daphne1.vhd:98]
WARNING: [Synth 8-3917] design daphne1 has port daq0_sfp_tx_dis driven by constant 0
WARNING: [Synth 8-3917] design daphne1 has port daq1_sfp_tx_dis driven by constant 0
WARNING: [Synth 8-7129] Port s_axis_tkeep[0] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[7] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[6] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[5] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[4] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[3] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[2] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[1] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[0] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[7] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[6] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[5] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[4] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[3] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[2] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[1] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[0] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pause_req in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[0] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[7] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[6] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[5] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[4] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[3] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[2] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[1] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[0] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[7] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[6] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[5] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[4] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[3] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[2] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[1] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[0] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port pause_req in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[15] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[14] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[13] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[12] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[11] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[10] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[9] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[8] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[7] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[6] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[5] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[4] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[3] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[2] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[1] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[0] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[15] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[14] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[13] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[12] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[11] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[10] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[9] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[8] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[7] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[6] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[5] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[4] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[3] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[2] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[1] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[0] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_eth_payload_axis_tkeep[0] in module arp_eth_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[31] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[30] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[29] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[28] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[27] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[26] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[25] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[24] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[23] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[22] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[21] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[20] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[19] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[18] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[17] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[16] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[15] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[14] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[13] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[12] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[11] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[10] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[9] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[8] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[7] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[6] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[5] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[4] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[3] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[2] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[1] in module ip is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 2809.875 ; gain = 879.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2809.875 ; gain = 879.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2809.875 ; gain = 879.527
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.304 . Memory (MB): peak = 2809.875 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 226 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_board.xdc] for cell 'ETH_MOD/ETH_PHY_COM/U0'
Finished Parsing XDC File [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_board.xdc] for cell 'ETH_MOD/ETH_PHY_COM/U0'
Parsing XDC File [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc] for cell 'ETH_MOD/ETH_PHY_COM/U0'
Finished Parsing XDC File [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc] for cell 'ETH_MOD/ETH_PHY_COM/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/daphne1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/daphne1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/daphne_constraints.xdc]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/daphne_constraints.xdc:21]
Finished Parsing XDC File [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/daphne_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/daphne_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/daphne1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/daphne1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl]
Inserting timing constraints for axis_async_fifo instance ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst
Inserting timing constraints for axis_async_fifo instance ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst
Finished Sourcing Tcl File [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/daphne1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/daphne1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/eth_mac_1g_gmii.tcl]
Inserting timing constraints for eth_mac_1g_gmii instance ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst
Finished Sourcing Tcl File [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/eth_mac_1g_gmii.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/eth_mac_1g_gmii.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/daphne1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/daphne1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/gmii_phy_if.tcl]
Inserting timing constraints for gmii_phy_if instance ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst
Finished Sourcing Tcl File [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/gmii_phy_if.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/gmii_phy_if.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/daphne1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/daphne1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/daphne1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/daphne1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2809.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 209 instances were transformed.
  BUFGMUX => BUFGCTRL (inverted pins: CE0): 1 instance 
  BUFGMUX_CTRL => BUFGCTRL (inverted pins: S0): 4 instances
  FD => FDRE: 138 instances
  FDP => FDPE: 62 instances
  IBUFGDS => IBUFDS: 1 instance 
  PLLE2_BASE => PLLE2_ADV: 1 instance 
  SRL16 => SRL16E: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 2809.875 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 2809.875 ; gain = 879.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 2809.875 ; gain = 879.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync3_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync3_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/overflow_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/overflow_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/overflow_sync3_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/bad_frame_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/bad_frame_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/bad_frame_sync3_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/good_frame_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/good_frame_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/good_frame_sync3_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync3_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync3_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_ack_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/overflow_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/overflow_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/overflow_sync3_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/bad_frame_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/bad_frame_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/bad_frame_sync3_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/good_frame_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/good_frame_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/good_frame_sync3_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst/tx_mii_select_sync_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/eth_mac_1g_gmii.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst/tx_mii_select_sync_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/eth_mac_1g_gmii.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst/rx_mii_select_sync_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/eth_mac_1g_gmii.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst/rx_mii_select_sync_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/eth_mac_1g_gmii.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst/rx_prescale_sync_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/eth_mac_1g_gmii.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst/rx_prescale_sync_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/eth_mac_1g_gmii.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst/rx_prescale_sync_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/eth_mac_1g_gmii.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/gmii_phy_if.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/gmii_phy_if.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/gmii_phy_if.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/gmii_phy_if.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/gmii_phy_if.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/gmii_phy_if.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/gmii_phy_if.tcl, line 23).
Applied set_property ASYNC_REG = true for ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/gmii_phy_if.tcl, line 23).
Applied set_property KEEP_HIERARCHY = SOFT for ETH_MOD/ETH_PHY_COM/U0. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.runs/synth_1/dont_touch.xdc, line 16).
Applied set_property KEEP_HIERARCHY = SOFT for ETH_MOD/ETH_PHY_COM. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:45 . Memory (MB): peak = 2809.875 ; gain = 879.527
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'bitFSM_Module'
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'frameFSM_Module'
INFO: [Synth 8-802] inferred FSM for state register 'State_WR_reg' in module 'trigSaveReadFSM'
INFO: [Synth 8-802] inferred FSM for state register 'State_RD_reg' in module 'trigSaveReadFSM'
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'wrFSM_Module'
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'rdFSM_Module'
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'AXI_FIFO_Adapter'
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'SYNCHRONISE'
INFO: [Synth 8-802] inferred FSM for state register 'USE_ROCKET_IO.TX_RST_SM_reg' in module 'GPCS_PMA_GEN'
INFO: [Synth 8-802] inferred FSM for state register 'USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg' in module 'GPCS_PMA_GEN'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'gig_ethernet_pcs_pma_0_gtwizard_gtrxreset_seq'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'gig_ethernet_pcs_pma_0_gtwizard_rxpmarst_seq'
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'gig_ethernet_pcs_pma_0_TX_STARTUP_FSM'
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'gig_ethernet_pcs_pma_0_RX_STARTUP_FSM'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'axis_gmii_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'axis_gmii_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'ip_eth_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'ip_eth_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'ip'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'udp_ip_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'udp_ip_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                              000 |                              000
              need_align |                              001 |                              001
             check_phase |                              010 |                              010
                  iSTATE |                              011 |                              110
        phase_overflowed |                              100 |                              011
                up_phase |                              101 |                              100
                  asleep |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'bitFSM_Module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                             0001 |                               00
             check_frame |                             0010 |                               01
                  iSTATE |                             0100 |                               11
            exec_bitslip |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'one-hot' in module 'frameFSM_Module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                               00 |                               00
                    idle |                               01 |                               01
               save_data |                               10 |                               10
         read_data_after |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_WR_reg' using encoding 'sequential' in module 'trigSaveReadFSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                               00 |                               00
                    idle |                               01 |                               01
               read_data |                               10 |                               10
             hold_stream |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_RD_reg' using encoding 'sequential' in module 'trigSaveReadFSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                               00 |                               00
                    idle |                               01 |                               01
                   error |                               10 |                               11
                   write |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'wrFSM_Module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                               00 |                               00
                    idle |                               01 |                               01
                   error |                               10 |                               11
                    read |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'rdFSM_Module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                               00 |                               00
                    idle |                               01 |                               01
                send_msb |                               10 |                               10
                send_lsb |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'AXI_FIFO_Adapter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            loss_of_sync |                    0000000000100 |                             0000
          comma_detect_1 |                    0010000000000 |                             0001
           aquire_sync_1 |                    0000000010000 |                             0010
          comma_detect_2 |                    0000000000001 |                             0011
           aquire_sync_2 |                    0000000000010 |                             0100
          comma_detect_3 |                    0000000001000 |                             0101
         sync_acquired_1 |                    1000000000000 |                             0110
         sync_acquired_2 |                    0001000000000 |                             0111
        sync_acquired_2a |                    0100000000000 |                             1000
         sync_acquired_3 |                    0000001000000 |                             1001
        sync_acquired_3a |                    0000100000000 |                             1010
         sync_acquired_4 |                    0000010000000 |                             1011
        sync_acquired_4a |                    0000000100000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'one-hot' in module 'SYNCHRONISE'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                  000000000000001 |                             0000
                 iSTATE6 |                  000000000000010 |                             0001
                 iSTATE2 |                  000000000000100 |                             0010
                  iSTATE |                  000000000001000 |                             0011
                 iSTATE0 |                  000000000010000 |                             0100
                iSTATE13 |                  000000000100000 |                             0101
                iSTATE11 |                  000000001000000 |                             0110
                 iSTATE9 |                  000000010000000 |                             0111
                iSTATE10 |                  000000100000000 |                             1000
                 iSTATE8 |                  000001000000000 |                             1001
                 iSTATE5 |                  000010000000000 |                             1010
                 iSTATE3 |                  000100000000000 |                             1011
                 iSTATE4 |                  001000000000000 |                             1100
                 iSTATE1 |                  010000000000000 |                             1101
                iSTATE12 |                  100000000000000 |                             1110
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg' using encoding 'one-hot' in module 'GPCS_PMA_GEN'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                  000000000000001 |                             0000
                 iSTATE6 |                  000000000000010 |                             0001
                 iSTATE2 |                  000000000000100 |                             0010
                  iSTATE |                  000000000001000 |                             0011
                 iSTATE0 |                  000000000010000 |                             0100
                iSTATE13 |                  000000000100000 |                             0101
                iSTATE11 |                  000000001000000 |                             0110
                 iSTATE9 |                  000000010000000 |                             0111
                iSTATE10 |                  000000100000000 |                             1000
                 iSTATE8 |                  000001000000000 |                             1001
                 iSTATE5 |                  000010000000000 |                             1010
                 iSTATE3 |                  000100000000000 |                             1011
                 iSTATE4 |                  001000000000000 |                             1100
                 iSTATE1 |                  010000000000000 |                             1101
                iSTATE12 |                  100000000000000 |                             1110
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'USE_ROCKET_IO.TX_RST_SM_reg' using encoding 'one-hot' in module 'GPCS_PMA_GEN'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                         00000010 |                              000
                  drp_rd |                         10000000 |                              001
            wait_rd_data |                         01000000 |                              010
                   wr_16 |                         00100000 |                              011
           wait_wr_done1 |                         00010000 |                              100
           wait_pmareset |                         00001000 |                              101
                   wr_20 |                         00000100 |                              110
           wait_wr_done2 |                         00000001 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'gig_ethernet_pcs_pma_0_gtwizard_gtrxreset_seq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                        000010000 |                             0000
                  drp_rd |                        000100000 |                             0001
            wait_rd_data |                        000001000 |                             0010
                   wr_16 |                        000000001 |                             0011
           wait_wr_done1 |                        000000010 |                             0100
           wait_pmareset |                        000000100 |                             0101
                   wr_20 |                        100000000 |                             0110
           wait_wr_done2 |                        001000000 |                             0111
       wait_rxpmarst_low |                        010000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'gig_ethernet_pcs_pma_0_gtwizard_rxpmarst_seq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                             0000 |                             0000
       assert_all_resets |                             0001 |                             0001
       wait_for_pll_lock |                             0010 |                             0010
       release_pll_reset |                             0011 |                             0011
       wait_for_txoutclk |                             0100 |                             0100
      release_mmcm_reset |                             0101 |                             0101
       wait_for_txusrclk |                             0110 |                             0110
         wait_reset_done |                             0111 |                             0111
      do_phase_alignment |                             1000 |                             1000
          reset_fsm_done |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'gig_ethernet_pcs_pma_0_TX_STARTUP_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                             0000 |                             0000
       assert_all_resets |                             0001 |                             0001
       wait_for_pll_lock |                             0010 |                             0010
       release_pll_reset |                             0011 |                             0011
    verify_recclk_stable |                             0100 |                             0100
      release_mmcm_reset |                             0101 |                             0101
       wait_for_rxusrclk |                             0110 |                             0110
         wait_reset_done |                             0111 |                             0111
      do_phase_alignment |                             1000 |                             1000
      monitor_data_valid |                             1001 |                             1001
                fsm_done |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'gig_ethernet_pcs_pma_0_RX_STARTUP_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              001 |                              000
           STATE_PAYLOAD |                              010 |                              001
         STATE_WAIT_LAST |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'axis_gmii_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                         00000001 |                              000
          STATE_PREAMBLE |                         00000010 |                              001
           STATE_PAYLOAD |                         00000100 |                              010
              STATE_LAST |                         00001000 |                              011
               STATE_PAD |                         00010000 |                              100
               STATE_FCS |                         00100000 |                              101
          STATE_WAIT_END |                         01000000 |                              110
               STATE_IFG |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'axis_gmii_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              000 |                              000
       STATE_READ_HEADER |                              001 |                              001
         STATE_WAIT_LAST |                              010 |                              100
      STATE_READ_PAYLOAD |                              011 |                              010
 STATE_READ_PAYLOAD_LAST |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'ip_eth_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                             0001 |                              000
      STATE_WRITE_HEADER |                             0010 |                              001
     STATE_WRITE_PAYLOAD |                             0100 |                              010
STATE_WRITE_PAYLOAD_LAST |                             1000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'ip_eth_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                               00
         STATE_ARP_QUERY |                               01 |                               01
       STATE_WAIT_PACKET |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'ip'
WARNING: [Synth 8-6430] The Block RAM "arp_cache:/ip_addr_mem_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                              000
       STATE_READ_HEADER |                               01 |                              001
      STATE_READ_PAYLOAD |                               10 |                              010
 STATE_READ_PAYLOAD_LAST |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'udp_ip_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                              000
      STATE_WRITE_HEADER |                               01 |                              001
     STATE_WRITE_PAYLOAD |                               10 |                              010
STATE_WRITE_PAYLOAD_LAST |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'udp_ip_tx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 2809.875 ; gain = 879.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   36 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 3     
	   2 Input   17 Bit       Adders := 12    
	   2 Input   16 Bit       Adders := 13    
	   2 Input   14 Bit       Adders := 7     
	   3 Input   14 Bit       Adders := 10    
	   2 Input   13 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 6     
	   2 Input    7 Bit       Adders := 5     
	   2 Input    6 Bit       Adders := 5     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 7     
	   2 Input    2 Bit       Adders := 7     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input     14 Bit         XORs := 12    
	   2 Input     12 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 171   
	   3 Input      1 Bit         XORs := 44    
	   4 Input      1 Bit         XORs := 20    
	   5 Input      1 Bit         XORs := 20    
	   6 Input      1 Bit         XORs := 20    
	   8 Input      1 Bit         XORs := 14    
	   7 Input      1 Bit         XORs := 12    
	   9 Input      1 Bit         XORs := 10    
	  10 Input      1 Bit         XORs := 6     
	  12 Input      1 Bit         XORs := 6     
	  14 Input      1 Bit         XORs := 4     
	  17 Input      1 Bit         XORs := 8     
	  13 Input      1 Bit         XORs := 4     
	  16 Input      1 Bit         XORs := 12    
	  20 Input      1 Bit         XORs := 8     
	  21 Input      1 Bit         XORs := 2     
	  15 Input      1 Bit         XORs := 10    
	  19 Input      1 Bit         XORs := 2     
	  11 Input      1 Bit         XORs := 4     
	  24 Input      1 Bit         XORs := 2     
	  22 Input      1 Bit         XORs := 4     
	  23 Input      1 Bit         XORs := 2     
	  18 Input      1 Bit         XORs := 4     
+---XORs : 
	               14 Bit    Wide XORs := 52    
+---Registers : 
	              128 Bit    Registers := 1     
	               96 Bit    Registers := 1     
	               48 Bit    Registers := 32    
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 22    
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 67    
	               14 Bit    Registers := 111   
	               13 Bit    Registers := 7     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 15    
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 66    
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 12    
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 21    
	                3 Bit    Registers := 19    
	                2 Bit    Registers := 56    
	                1 Bit    Registers := 530   
+---RAMs : 
	              80K Bit	(8192 X 10 bit)          RAMs := 4     
	              24K Bit	(512 X 48 bit)          RAMs := 1     
	              20K Bit	(2048 X 10 bit)          RAMs := 1     
	              16K Bit	(512 X 32 bit)          RAMs := 1     
	              512 Bit	(512 X 1 bit)          RAMs := 1     
	              384 Bit	(8 X 48 bit)          RAMs := 2     
	              256 Bit	(8 X 32 bit)          RAMs := 2     
	              128 Bit	(8 X 16 bit)          RAMs := 7     
	              104 Bit	(8 X 13 bit)          RAMs := 1     
	               64 Bit	(8 X 8 bit)          RAMs := 1     
	               48 Bit	(8 X 6 bit)          RAMs := 1     
	               32 Bit	(8 X 4 bit)          RAMs := 2     
	               24 Bit	(8 X 3 bit)          RAMs := 1     
	               16 Bit	(8 X 2 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   48 Bit        Muxes := 21    
	   6 Input   36 Bit        Muxes := 1     
	   3 Input   36 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 14    
	   7 Input   32 Bit        Muxes := 1     
	   5 Input   28 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 23    
	   5 Input   16 Bit        Muxes := 4     
	   8 Input   16 Bit        Muxes := 1     
	   9 Input   16 Bit        Muxes := 1     
	  21 Input   16 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 3     
	   7 Input   16 Bit        Muxes := 3     
	  15 Input   15 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 26    
	  13 Input   13 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 19    
	   3 Input   12 Bit        Muxes := 1     
	   9 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 9     
	   2 Input    8 Bit        Muxes := 102   
	   4 Input    8 Bit        Muxes := 5     
	   8 Input    8 Bit        Muxes := 6     
	   5 Input    8 Bit        Muxes := 2     
	   3 Input    8 Bit        Muxes := 4     
	   3 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 3     
	   8 Input    6 Bit        Muxes := 1     
	   5 Input    6 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 30    
	   4 Input    4 Bit        Muxes := 2     
	  10 Input    4 Bit        Muxes := 1     
	  11 Input    4 Bit        Muxes := 1     
	  21 Input    4 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 14    
	   3 Input    3 Bit        Muxes := 11    
	   4 Input    3 Bit        Muxes := 6     
	  21 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	  38 Input    3 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 11    
	   2 Input    2 Bit        Muxes := 63    
	   3 Input    2 Bit        Muxes := 6     
	  22 Input    2 Bit        Muxes := 1     
	  10 Input    2 Bit        Muxes := 1     
	   8 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 484   
	   7 Input    1 Bit        Muxes := 11    
	   4 Input    1 Bit        Muxes := 60    
	   3 Input    1 Bit        Muxes := 19    
	  10 Input    1 Bit        Muxes := 18    
	   5 Input    1 Bit        Muxes := 36    
	  15 Input    1 Bit        Muxes := 2     
	   8 Input    1 Bit        Muxes := 28    
	   9 Input    1 Bit        Muxes := 5     
	  11 Input    1 Bit        Muxes := 17    
	  21 Input    1 Bit        Muxes := 25    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'ETH_MOD/ETH_MAC_UDP_STACK_COM/rx_udp_payload_fifo/m_axis_pipe_reg_reg[1]' and it is trimmed from '10' to '9' bits. [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/axis_fifo.v:229]
DSP Report: Generating DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_multdata_14_reg, operation Mode is: (A''*(B:0x3ffef))'.
DSP Report: register AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_hpf_data_13_reg is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_multdata_14_reg.
DSP Report: register AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_hpf_data_14_reg is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_multdata_14_reg.
DSP Report: register AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_multdata_14_reg is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_multdata_14_reg.
DSP Report: operator AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_multdata_140 is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_multdata_14_reg.
DSP Report: Generating DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult30, operation Mode is: PCIN+(A''*(B:0x3ffb7))'.
DSP Report: register AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_hpf_data_7_reg is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult30.
DSP Report: register AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_hpf_data_8_reg is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult30.
DSP Report: register AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_multdata_8_reg is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult30.
DSP Report: operator AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_multdata_80 is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult30.
DSP Report: operator AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult30 is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult30.
DSP Report: Generating DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult30, operation Mode is: PCIN+(A''*(B:0x3ffe0))'.
DSP Report: register AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_hpf_data_12_reg is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult30.
DSP Report: register AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_hpf_data_13_reg is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult30.
DSP Report: register AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_multdata_13_reg is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult30.
DSP Report: operator AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_multdata_130 is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult30.
DSP Report: operator AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult30 is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult30.
DSP Report: Generating DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult30, operation Mode is: PCIN+(A''*(B:0x3ffd4))'.
DSP Report: register AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_hpf_data_11_reg is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult30.
DSP Report: register AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_hpf_data_12_reg is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult30.
DSP Report: register AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_multdata_12_reg is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult30.
DSP Report: operator AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_multdata_120 is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult30.
DSP Report: operator AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult30 is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult30.
DSP Report: Generating DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult30, operation Mode is: PCIN+(ACIN*(B:0x3ffca))'.
DSP Report: register AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_multdata_11_reg is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult30.
DSP Report: operator AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_multdata_110 is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult30.
DSP Report: operator AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult30 is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult30.
DSP Report: Generating DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult30, operation Mode is: PCIN+(A''*(B:0x3ffc2))'.
DSP Report: register AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_hpf_data_9_reg is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult30.
DSP Report: register AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_hpf_data_10_reg is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult30.
DSP Report: register AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_multdata_10_reg is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult30.
DSP Report: operator AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_multdata_100 is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult30.
DSP Report: operator AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult30 is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult30.
DSP Report: Generating DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult30, operation Mode is: PCIN+(ACIN*(B:0x3ffbb))'.
DSP Report: register AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_multdata_9_reg is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult30.
DSP Report: operator AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_multdata_90 is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult30.
DSP Report: operator AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult30 is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult30.
DSP Report: Generating DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_multdata_7_reg, operation Mode is: (A''*(B:0x3ffb4))'.
DSP Report: register AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_hpf_data_6_reg is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_multdata_7_reg.
DSP Report: register AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_hpf_data_7_reg is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_multdata_7_reg.
DSP Report: register AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_multdata_7_reg is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_multdata_7_reg.
DSP Report: operator AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_multdata_70 is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_multdata_7_reg.
DSP Report: Generating DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult10, operation Mode is: PCIN+(A2*(B:0x3ffbe))'.
DSP Report: register AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_hpf_data_0_reg is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult10.
DSP Report: register AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_multdata_0_reg is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult10.
DSP Report: operator AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_multdata_00 is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult10.
DSP Report: operator AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult10 is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult10.
DSP Report: Generating DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_hpf_data_5_reg is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult10.
DSP Report: register AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_hpf_data_6_reg is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult10.
DSP Report: register AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_multdata_6_reg is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult10.
DSP Report: operator AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_multdata_60 is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult10.
DSP Report: operator AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult10 is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult10.
DSP Report: Generating DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_hpf_data_4_reg is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult10.
DSP Report: register AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_hpf_data_5_reg is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult10.
DSP Report: register AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_multdata_5_reg is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult10.
DSP Report: operator AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_multdata_50 is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult10.
DSP Report: operator AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult10 is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult10.
DSP Report: Generating DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb3))'.
DSP Report: register AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_multdata_4_reg is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult10.
DSP Report: operator AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_multdata_40 is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult10.
DSP Report: operator AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult10 is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult10.
DSP Report: Generating DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb4))'.
DSP Report: register AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_hpf_data_2_reg is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult10.
DSP Report: register AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_hpf_data_3_reg is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult10.
DSP Report: register AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_multdata_3_reg is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult10.
DSP Report: operator AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_multdata_30 is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult10.
DSP Report: operator AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult10 is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult10.
DSP Report: Generating DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffb7))'.
DSP Report: register AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_multdata_2_reg is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult10.
DSP Report: operator AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_multdata_20 is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult10.
DSP Report: operator AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult10 is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult10.
DSP Report: Generating DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult1_reg, operation Mode is: (PCIN+(A''*(B:0x3ffba))')'.
DSP Report: register AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_hpf_data_0_reg is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult1_reg.
DSP Report: register AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_hpf_data_1_reg is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult1_reg.
DSP Report: register AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult1_reg is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult1_reg.
DSP Report: register AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_multdata_1_reg is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult1_reg.
DSP Report: operator AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult10 is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult1_reg.
DSP Report: operator AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_multdata_10 is absorbed into DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_sumamult1_reg.
WARNING: [Synth 8-3917] design daphne1 has port daq0_sfp_tx_dis driven by constant 0
WARNING: [Synth 8-3917] design daphne1 has port daq1_sfp_tx_dis driven by constant 0
RAM Pipeline Warning: Read Address Register Found For RAM ip_addr_mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ip_addr_mem_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "\ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst /ip_complete_inst/\arp_inst/arp_cache_inst/ip_addr_mem_reg " may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-3936] Found unconnected internal register 'ETH_MOD/ETH_MAC_UDP_STACK_COM/rx_udp_payload_fifo/m_axis_pipe_reg_reg[0]' and it is trimmed from '10' to '9' bits. [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/axis_fifo.v:229]
RAM Pipeline Warning: Read Address Register Found For RAM ip_addr_mem_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-3332] Sequential element (AFE0_ST_CH_0/FSM_CTRL_COM/FSM_sequential_State_RD_reg[1]) is unused and will be removed from module daphne1.
WARNING: [Synth 8-3332] Sequential element (AFE0_ST_CH_0/FSM_CTRL_COM/FSM_sequential_State_RD_reg[0]) is unused and will be removed from module daphne1.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[14]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_2_12.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_2_12.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_RXPMARESETDONE/data_sync_reg1) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_RXPMARESETDONE/data_sync_reg2) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_RXPMARESETDONE/data_sync_reg3) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_RXPMARESETDONE/data_sync_reg4) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_RXPMARESETDONE/data_sync_reg5) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_RXPMARESETDONE/data_sync_reg6) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rxpmareset_in/reset_sync1) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rxpmareset_in/reset_sync2) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rxpmareset_in/reset_sync3) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rxpmareset_in/reset_sync4) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rxpmareset_in/reset_sync5) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rxpmareset_in/reset_sync6) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/reset_sync1) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/reset_sync2) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/reset_sync3) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/reset_sync4) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/reset_sync5) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/reset_sync6) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/FSM_onehot_state_reg[8]) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/FSM_onehot_state_reg[7]) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/FSM_onehot_state_reg[6]) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/FSM_onehot_state_reg[5]) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/FSM_onehot_state_reg[4]) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/FSM_onehot_state_reg[3]) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/FSM_onehot_state_reg[2]) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/FSM_onehot_state_reg[1]) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/FSM_onehot_state_reg[0]) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg1) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg6) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_1/data_sync_reg1) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_1/data_sync_reg2) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_1/data_sync_reg3) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_1/data_sync_reg4) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_1/data_sync_reg5) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_1/data_sync_reg6) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg1) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg2) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg3) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg4) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg5) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg6) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone/data_sync_reg1) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone/data_sync_reg2) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone/data_sync_reg3) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone/data_sync_reg4) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone/data_sync_reg5) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone/data_sync_reg6) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/reset_sync1_rx) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/reset_sync2_rx) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg1) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg2) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg3) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg4) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg5) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg6) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg1) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg2) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg3) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg4) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg5) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg6) is unused and will be removed from module gig_ethernet_pcs_pma_0_support.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:12 ; elapsed = 00:01:13 . Memory (MB): peak = 2809.875 ; gain = 879.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+-------------------------------------+---------------+----------------+
|Module Name | RTL Object                          | Depth x Width | Implemented As | 
+------------+-------------------------------------+---------------+----------------+
|ip_complete | ip_inst/ip_eth_tx_inst/hdr_sum_next | 32x1          | LUT            | 
+------------+-------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+---------------------------------------------------------------------------------------------+----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                  | RTL Object                                                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------------------------------------------------+----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|daphne1                                                                                      | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/mem_reg | 8 K x 10(NO_CHANGE)    | W |   | 8 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      | 
|daphne1                                                                                      | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/mem_reg | 8 K x 10(NO_CHANGE)    | W |   | 8 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      | 
|\ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst /ip_complete_inst/\arp_inst/arp_cache_inst  | ip_addr_mem_reg                                                      | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst /ip_complete_inst/\arp_inst/arp_cache_inst  | mac_addr_mem_reg                                                     | 512 x 48(READ_FIRST)   | W |   | 512 x 48(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|\ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/payload_fifo/mem_reg                           | 2 K x 10(READ_FIRST)   | W |   | 2 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|daphne1                                                                                      | ETH_MOD/ETH_MAC_UDP_STACK_COM/rx_udp_payload_fifo/mem_reg            | 8 K x 9(READ_FIRST)    | W |   | 8 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 2      | 
|daphne1                                                                                      | ETH_MOD/ETH_MAC_UDP_STACK_COM/tx_udp_payload_fifo/mem_reg            | 8 K x 10(READ_FIRST)   | W |   | 8 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      | 
+---------------------------------------------------------------------------------------------+----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+---------------------------------------------------------------------------------------------+-----------------------------------------------+-----------+----------------------+----------------+
|Module Name                                                                                  | RTL Object                                    | Inference | Size (Depth x Width) | Primitives     | 
+---------------------------------------------------------------------------------------------+-----------------------------------------------+-----------+----------------------+----------------+
|\ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst /ip_complete_inst/\arp_inst/arp_cache_inst  | valid_mem_reg                                 | Implied   | 512 x 1              | RAM128X1D x 4  | 
|\ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/udp_length_mem_reg      | Implied   | 8 x 16               | RAM32M x 3     | 
|\ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/ip_ttl_mem_reg          | Implied   | 8 x 8                | RAM32M x 2     | 
|\ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/ip_source_ip_mem_reg    | Implied   | 8 x 32               | RAM32M x 6     | 
|\ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/ip_dest_ip_mem_reg      | Implied   | 8 x 32               | RAM32M x 6     | 
|\ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/udp_source_port_mem_reg | Implied   | 8 x 16               | RAM32M x 3     | 
|\ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/udp_dest_port_mem_reg   | Implied   | 8 x 16               | RAM32M x 3     | 
|\ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/udp_checksum_mem_reg    | Implied   | 8 x 16               | RAM32M x 3     | 
+---------------------------------------------------------------------------------------------+-----------------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping                | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|self_trigger | (A''*(B:0x3ffef))'         | 14     | 6      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|daphne1      | PCIN+(A''*(B:0x3ffb7))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffe0))'    | 14     | 6      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffd4))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffca))'   | 14     | 7      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffc2))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffbb))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (A''*(B:0x3ffb4))'         | 14     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A2*(B:0x3ffbe))'     | 14     | 8      | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|daphne1      | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|daphne1      | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb3))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|daphne1      | PCIN+(A''*(B:0x3ffb4))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb7))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (PCIN+(A''*(B:0x3ffba))')' | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
+-------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 53 of c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc. [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc:53]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 54 of c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc. [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc:54]
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 58 of C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/daphne_constraints.xdc. [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/daphne_constraints.xdc:58]
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 59 of C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/daphne_constraints.xdc. [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/daphne_constraints.xdc:59]
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 60 of C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/daphne_constraints.xdc. [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/daphne_constraints.xdc:60]
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 61 of C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/daphne_constraints.xdc. [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/daphne_constraints.xdc:61]
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 63 of C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/daphne_constraints.xdc. [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/daphne_constraints.xdc:63]
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 64 of C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/daphne_constraints.xdc. [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/daphne_constraints.xdc:64]
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 65 of C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/daphne_constraints.xdc. [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/daphne_constraints.xdc:65]
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 66 of C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/daphne_constraints.xdc. [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/daphne_constraints.xdc:66]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 23 of C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl. [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl:23]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 23 of C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl. [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl:23]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:23 ; elapsed = 00:01:23 . Memory (MB): peak = 2809.875 ; gain = 879.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:01:27 . Memory (MB): peak = 2809.875 ; gain = 879.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+---------------------------------------------------------------------------------------------+----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                  | RTL Object                                                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------------------------------------------------+----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|daphne1                                                                                      | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/mem_reg | 8 K x 10(NO_CHANGE)    | W |   | 8 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      | 
|daphne1                                                                                      | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/mem_reg | 8 K x 10(NO_CHANGE)    | W |   | 8 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      | 
|\ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst /ip_complete_inst/\arp_inst/arp_cache_inst  | ip_addr_mem_reg                                                      | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst /ip_complete_inst/\arp_inst/arp_cache_inst  | mac_addr_mem_reg                                                     | 512 x 48(READ_FIRST)   | W |   | 512 x 48(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|\ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/payload_fifo/mem_reg                           | 2 K x 10(READ_FIRST)   | W |   | 2 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|daphne1                                                                                      | ETH_MOD/ETH_MAC_UDP_STACK_COM/rx_udp_payload_fifo/mem_reg            | 8 K x 9(READ_FIRST)    | W |   | 8 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 2      | 
|daphne1                                                                                      | ETH_MOD/ETH_MAC_UDP_STACK_COM/tx_udp_payload_fifo/mem_reg            | 8 K x 10(READ_FIRST)   | W |   | 8 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      | 
+---------------------------------------------------------------------------------------------+----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+---------------------------------------------------------------------------------------------+-----------------------------------------------+-----------+----------------------+----------------+
|Module Name                                                                                  | RTL Object                                    | Inference | Size (Depth x Width) | Primitives     | 
+---------------------------------------------------------------------------------------------+-----------------------------------------------+-----------+----------------------+----------------+
|\ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst /ip_complete_inst/\arp_inst/arp_cache_inst  | valid_mem_reg                                 | Implied   | 512 x 1              | RAM128X1D x 4  | 
|\ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/udp_length_mem_reg      | Implied   | 8 x 16               | RAM32M x 3     | 
|\ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/ip_ttl_mem_reg          | Implied   | 8 x 8                | RAM32M x 2     | 
|\ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/ip_source_ip_mem_reg    | Implied   | 8 x 32               | RAM32M x 6     | 
|\ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/ip_dest_ip_mem_reg      | Implied   | 8 x 32               | RAM32M x 6     | 
|\ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/udp_source_port_mem_reg | Implied   | 8 x 16               | RAM32M x 3     | 
|\ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/udp_dest_port_mem_reg   | Implied   | 8 x 16               | RAM32M x 3     | 
|\ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/udp_checksum_mem_reg    | Implied   | 8 x 16               | RAM32M x 3     | 
+---------------------------------------------------------------------------------------------+-----------------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:29 ; elapsed = 00:01:30 . Memory (MB): peak = 2809.875 ; gain = 879.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:34 ; elapsed = 00:01:35 . Memory (MB): peak = 2809.875 ; gain = 879.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:34 ; elapsed = 00:01:35 . Memory (MB): peak = 2809.875 ; gain = 879.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:35 ; elapsed = 00:01:36 . Memory (MB): peak = 2809.875 ; gain = 879.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:35 ; elapsed = 00:01:36 . Memory (MB): peak = 2809.875 ; gain = 879.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:35 ; elapsed = 00:01:36 . Memory (MB): peak = 2809.875 ; gain = 879.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:35 ; elapsed = 00:01:36 . Memory (MB): peak = 2809.875 ; gain = 879.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------------------+------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                    | RTL Name                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------------------+------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|gig_ethernet_pcs_pma_v16_2_12  | gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[7] | 5      | 8     | NO           | NO                 | NO                | 8      | 0       | 
|gig_ethernet_pcs_pma_0_support | core_gt_common_i/cpllpd_wait_reg[95]                                   | 96     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|gig_ethernet_pcs_pma_0_support | core_gt_common_i/cpllreset_wait_reg[127]                               | 128    | 1     | NO           | NO                 | YES               | 0      | 4       | 
|daphne1                        | AFE0_CH_0/CLK_COM/rst_pll_reg                                          | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|daphne1                        | AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_data_14_reg[13]                    | 5      | 14    | NO           | NO                 | NO                | 14     | 0       | 
|daphne1                        | AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/r_data_9_reg[13]                     | 10     | 14    | YES          | NO                 | YES               | 14     | 0       | 
|daphne1                        | AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/o_data_reg[13]                       | 50     | 14    | YES          | NO                 | YES               | 0      | 28      | 
+-------------------------------+------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name               | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp_slice__parameterized1 | A*B              | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_slice                 | C'+D-A'*B        | 14     | 17     | 48     | 14     | 48     | 1    | 0    | 0    | 0    | 0     | 0    | 0    | 
|self_trigger              | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|daphne1                   | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger              | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger              | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger              | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger              | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger              | (PCIN+(A*B)')'   | 0      | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger              | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|self_trigger              | PCIN+(A'*B)'     | 30     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 0    | 
|daphne1                   | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|daphne1                   | PCIN+(A''*B)'    | 30     | 0      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger              | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|daphne1                   | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger              | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger              | (PCIN+(A''*B)')' | 30     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
+--------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG          |    11|
|2     |BUFGMUX       |     1|
|3     |BUFGMUX_CTRL  |     4|
|4     |BUFR          |     1|
|5     |CARRY4        |   283|
|6     |DSP48E1       |    17|
|16    |FIFO36E1      |     1|
|17    |GTPE2_CHANNEL |     1|
|18    |GTPE2_COMMON  |     1|
|19    |IBUFDS_GTE2   |     1|
|20    |ISERDESE2     |     4|
|22    |LUT1          |   223|
|23    |LUT2          |   457|
|24    |LUT3          |   532|
|25    |LUT4          |   355|
|26    |LUT5          |   519|
|27    |LUT6          |   761|
|28    |MMCME2_ADV    |     2|
|29    |MUXF7         |     4|
|30    |ODDR          |     2|
|32    |PLLE2_BASE    |     1|
|33    |RAM128X1D     |     4|
|34    |RAM32M        |    16|
|35    |RAMB18E1      |     5|
|38    |RAMB36E1      |    10|
|42    |SRL16E        |    37|
|43    |SRLC32E       |    35|
|44    |FD            |    96|
|45    |FDCE          |    46|
|46    |FDP           |    48|
|47    |FDPE          |    20|
|48    |FDRE          |  3521|
|49    |FDSE          |   226|
|50    |IBUF          |     3|
|51    |IBUFDS        |     4|
|52    |IBUFGDS       |     1|
|53    |OBUF          |     8|
|54    |OBUFDS        |     1|
|55    |OBUFT         |     7|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:35 ; elapsed = 00:01:36 . Memory (MB): peak = 2809.875 ; gain = 879.527
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 577 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:58 ; elapsed = 00:01:30 . Memory (MB): peak = 2809.875 ; gain = 879.527
Synthesis Optimization Complete : Time (s): cpu = 00:01:36 ; elapsed = 00:01:37 . Memory (MB): peak = 2809.875 ; gain = 879.527
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.146 . Memory (MB): peak = 2809.875 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 505 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2809.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 171 instances were transformed.
  BUFGMUX => BUFGCTRL (inverted pins: CE0): 1 instance 
  BUFGMUX_CTRL => BUFGCTRL (inverted pins: S0): 4 instances
  FD => FDRE: 96 instances
  FDP => FDPE: 48 instances
  IBUFGDS => IBUFDS: 1 instance 
  PLLE2_BASE => PLLE2_ADV: 1 instance 
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

Synth Design complete | Checksum: 3513280
INFO: [Common 17-83] Releasing license: Synthesis
487 Infos, 362 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:42 ; elapsed = 00:01:44 . Memory (MB): peak = 2809.875 ; gain = 1314.812
INFO: [Common 17-1381] The checkpoint 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.runs/synth_1/daphne1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file daphne1_utilization_synth.rpt -pb daphne1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov  3 15:23:30 2023...
