// PTX kernel code for CUDA frb beamformer
// This file has been generated automatically by `frb.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for frb(::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Int16x2, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=512, blocks_per_sm=1

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.extern .func  (.param .b32 func_retval0) vprintf
(
	.param .b64 vprintf_param_0,
	.param .b64 vprintf_param_1
)
;
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 __unnamed_1[40] = {116, 104, 114, 101, 97, 100, 61, 37, 100, 32, 119, 97, 114, 112, 61, 37, 100, 32, 98, 108, 111, 99, 107, 61, 37, 100, 32, 83, 109, 61, 37, 100, 32, 83, 110, 61, 37, 100, 10, 0};
.global .align 1 .b8 exception4066[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception4114[11] = {116, 121, 112, 101, 32, 101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8,
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_11[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_12[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_13[32]
)
.reqntid 512, 1, 1
.minnctapersm 1
{
	.local .align 8 .b8 	__local_depot0[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<301>;
	.reg .b16 	%rs<97>;
	.reg .b32 	%r<3422>;
	.reg .f32 	%f<752>;
	.reg .b64 	%rd<326>;

// %bb.0:                               // %conversion
	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u32 	%r249, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd82, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r258, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p2, %r258, 34943;
	@%p2 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L16
	ld.param.u64 	%rd83, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_13];
	ld.param.u32 	%r250, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	mov.u32 	%r1, %tid.y;
	shl.b32 	%r2, %r1, 5;
	mov.u32 	%r3, %ctaid.x;
	shl.b32 	%r4, %r3, 9;
	mov.u32 	%r5, %tid.x;
	or.b32  	%r259, %r4, %r5;
	or.b32  	%r260, %r259, %r2;
	mul.wide.u32 	%rd90, %r260, 4;
	add.s64 	%rd6, %rd83, %rd90;
	mov.u32 	%r261, 1;
	st.global.u32 	[%rd6], %r261;
	setp.gt.u32 	%p3, %r250, 4095;
	@%p3 bra 	$L__BB0_6;
// %bb.3:                               // %L120
	ld.param.u32 	%r251, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p4, %r251, %r250;
	setp.gt.s32 	%p5, %r251, 8191;
	or.pred  	%p6, %p4, %p5;
	@%p6 bra 	$L__BB0_6;
// %bb.4:                               // %L127
	ld.param.u32 	%r252, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r6, %r251, %r250;
	and.b32  	%r262, %r6, 63;
	setp.ne.s32 	%p7, %r262, 0;
	setp.gt.u32 	%p8, %r252, 1023;
	or.pred  	%p9, %p7, %p8;
	@%p9 bra 	$L__BB0_6;
// %bb.5:                               // %L138
	ld.param.u32 	%r253, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.ge.s32 	%p10, %r253, %r252;
	setp.lt.s32 	%p11, %r253, 2048;
	and.pred  	%p12, %p10, %p11;
	@%p12 bra 	$L__BB0_7;
	bra.uni 	$L__BB0_6;
$L__BB0_7:                              // %pass51
	sub.s32 	%r263, %r253, %r252;
	mul.hi.s32 	%r264, %r6, 715827883;
	shr.u32 	%r265, %r264, 31;
	shr.s32 	%r266, %r264, 2;
	add.s32 	%r267, %r266, %r265;
	setp.eq.s32 	%p13, %r263, %r267;
	@%p13 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_6;
$L__BB0_8:                              // %L258
	ld.param.u32 	%r254, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	setp.lt.s32 	%p14, %r254, 0;
	@%p14 bra 	$L__BB0_13;
// %bb.9:                               // %L260
	ld.param.u32 	%r255, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	setp.lt.s32 	%p15, %r255, %r254;
	setp.gt.s32 	%p16, %r255, 512;
	or.pred  	%p17, %p15, %p16;
	@%p17 bra 	$L__BB0_13;
// %bb.10:                              // %L270
	ld.param.u32 	%r256, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	sub.s32 	%r7, %r255, %r254;
	and.b32  	%r268, %r7, 15;
	setp.ne.s32 	%p18, %r268, 0;
	setp.lt.s32 	%p19, %r256, 0;
	or.pred  	%p20, %p18, %p19;
	@%p20 bra 	$L__BB0_13;
// %bb.11:                              // %L276
	ld.param.u32 	%r257, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	setp.lt.s32 	%p21, %r257, %r256;
	setp.gt.s32 	%p22, %r257, 2048;
	or.pred  	%p23, %p21, %p22;
	@%p23 bra 	$L__BB0_13;
// %bb.12:                              // %L286
	sub.s32 	%r269, %r257, %r256;
	and.b32  	%r270, %r269, 15;
	setp.eq.s32 	%p24, %r270, 0;
	setp.eq.s32 	%p25, %r269, %r7;
	and.pred  	%p26, %p24, %p25;
	@%p26 bra 	$L__BB0_160;
	bra.uni 	$L__BB0_13;
$L__BB0_160:                            // %pass162
	and.b32  	%r146, %r5, 3;
	shr.u32 	%r147, %r5, 2;
	mul.lo.s32 	%r271, %r146, %r147;
	and.b32  	%r272, %r271, 7;
	cvt.rn.f32.s32 	%f185, %r272;
	mov.f32 	%f186, 0f40800000;
	div.approx.f32 	%f151, %f185, %f186;
	abs.f32 	%f750, %f151;
	setp.lt.f32 	%p27, %f750, 0f40000000;
	mov.f32 	%f703, 0f40000000;
	setp.gtu.f32 	%p296, %f750, 0f4B800000;
	mov.f32 	%f746, %f750;
	@%p27 bra 	$L__BB0_172;
// %bb.161:
	@%p296 bra 	$L__BB0_168;
	bra.uni 	$L__BB0_162;
$L__BB0_168:
	mov.b32 	%r149, %f750;
	and.b32  	%r273, %r149, 8388607;
	or.b32  	%r3417, %r273, 1065353216;
	mov.b32 	%f745, %r3417;
	add.s32 	%r274, %r149, -1073741824;
	and.b32  	%r3418, %r274, -8388608;
	setp.eq.s32 	%p34, %r3418, 0;
	@%p34 bra 	$L__BB0_171;
// %bb.169:                             // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f196, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f195,%f196;
	// end inline asm
$L__BB0_170:                            // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r275, %r3418, 192937984;
	add.s32 	%r276, %r3417, %r275;
	mov.b32 	%f197, %r276;
	mul.f32 	%f198, %f195, %f197;
	sub.f32 	%f199, %f197, %f198;
	fma.rn.f32 	%f200, %f199, %f195, %f198;
	sub.f32 	%f201, %f197, %f200;
	fma.rz.f32 	%f202, %f201, %f195, %f200;
	cvt.rzi.f32.f32 	%f203, %f202;
	sub.f32 	%f745, %f197, %f203;
	sub.s32 	%r3418, %r3418, %r275;
	mov.b32 	%r3417, %f745;
	setp.ne.s32 	%p35, %r3418, 0;
	setp.ne.s32 	%p36, %r3417, 0;
	and.pred  	%p37, %p35, %p36;
	@%p37 bra 	$L__BB0_170;
$L__BB0_171:                            // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p38, %r149, 2139095039;
	selp.f32 	%f204, 0f7FFFFFFF, 0f4B800000, %p38;
	mul.f32 	%f205, %f745, 0f34000000;
	mul.f32 	%f746, %f204, %f205;
	bra.uni 	$L__BB0_172;
$L__BB0_162:                            // %__nv_fast_fdividef.exit.i.i.i
	div.approx.f32 	%f188, %f750, %f703;
	cvt.rzi.f32.f32 	%f744, %f188;
	fma.rn.f32 	%f154, %f744, 0fC0000000, %f750;
	mov.b32 	%r148, %f154;
	setp.lt.u32 	%p29, %r148, 1073741824;
	@%p29 bra 	$L__BB0_167;
// %bb.163:
	setp.lt.u32 	%p30, %r148, -2147483647;
	@%p30 bra 	$L__BB0_165;
// %bb.164:
	add.f32 	%f193, %f744, 0fBF800000;
	setp.lt.f32 	%p33, %f154, 0fC0000000;
	add.f32 	%f194, %f193, 0fBF800000;
	selp.f32 	%f744, %f194, %f193, %p33;
	bra.uni 	$L__BB0_167;
$L__BB0_165:
	add.f32 	%f744, %f744, 0f3F800000;
	setp.ltu.f32 	%p31, %f154, 0f40800000;
	@%p31 bra 	$L__BB0_167;
// %bb.166:                             // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f189, %f744, 0f3F800000;
	fma.rn.f32 	%f191, %f703, 0fC0400000, %f154;
	setp.ge.f32 	%p32, %f191, 0f00000000;
	add.f32 	%f192, %f189, 0f3F800000;
	selp.f32 	%f744, %f192, %f189, %p32;
$L__BB0_167:                            // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f746, %f744, 0fC0000000, %f750;
$L__BB0_172:                            // %__internal_fmodf_kernel.exit.i
	abs.f32 	%f206, %f746;
	setp.gtu.f32 	%p39, %f206, 0f7F800000;
	mov.b32 	%r277, %f151;
	and.b32  	%r156, %r277, -2147483648;
	@%p39 bra 	$L__BB0_174;
// %bb.173:
	mov.b32 	%r278, %f746;
	or.b32  	%r279, %r156, %r278;
	mov.b32 	%f746, %r279;
$L__BB0_174:                            // %__nv_fmodf.exit
	shl.b32 	%r159, %r5, 1;
	and.b32  	%r294, %r159, 2;
	mul.lo.s32 	%r160, %r294, %r147;
	cvt.rn.f32.s32 	%f239, %r160;
	mov.f32 	%f240, 0f41800000;
	div.approx.f32 	%f168, %f239, %f240;
	abs.f32 	%f726, %f168;
	setp.lt.f32 	%p47, %f726, 0f40000000;
	setp.gtu.f32 	%p297, %f726, 0f4B800000;
	mov.f32 	%f706, %f726;
	@%p47 bra 	$L__BB0_25;
// %bb.14:
	@%p297 bra 	$L__BB0_21;
	bra.uni 	$L__BB0_15;
$L__BB0_21:
	mov.b32 	%r9, %f726;
	and.b32  	%r295, %r9, 8388607;
	or.b32  	%r3383, %r295, 1065353216;
	mov.b32 	%f705, %r3383;
	add.s32 	%r296, %r9, -1073741824;
	and.b32  	%r3384, %r296, -8388608;
	setp.eq.s32 	%p54, %r3384, 0;
	@%p54 bra 	$L__BB0_24;
// %bb.22:                              // %__nv_fmaf_rn.exit4.i.i.i2363.preheader
	mov.f32 	%f250, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f249,%f250;
	// end inline asm
$L__BB0_23:                             // %__nv_fmaf_rn.exit4.i.i.i2363
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r297, %r3384, 192937984;
	add.s32 	%r298, %r3383, %r297;
	mov.b32 	%f251, %r298;
	mul.f32 	%f252, %f249, %f251;
	sub.f32 	%f253, %f251, %f252;
	fma.rn.f32 	%f254, %f253, %f249, %f252;
	sub.f32 	%f255, %f251, %f254;
	fma.rz.f32 	%f256, %f255, %f249, %f254;
	cvt.rzi.f32.f32 	%f257, %f256;
	sub.f32 	%f705, %f251, %f257;
	sub.s32 	%r3384, %r3384, %r297;
	mov.b32 	%r3383, %f705;
	setp.ne.s32 	%p55, %r3384, 0;
	setp.ne.s32 	%p56, %r3383, 0;
	and.pred  	%p57, %p55, %p56;
	@%p57 bra 	$L__BB0_23;
$L__BB0_24:                             // %__internal_fmodf_slowpath_mod.exit.i.i2365
	setp.gt.u32 	%p58, %r9, 2139095039;
	selp.f32 	%f258, 0f7FFFFFFF, 0f4B800000, %p58;
	mul.f32 	%f259, %f705, 0f34000000;
	mul.f32 	%f706, %f258, %f259;
	bra.uni 	$L__BB0_25;
$L__BB0_15:                             // %__nv_fast_fdividef.exit.i.i.i2342
	div.approx.f32 	%f242, %f726, %f703;
	cvt.rzi.f32.f32 	%f704, %f242;
	fma.rn.f32 	%f2, %f704, 0fC0000000, %f726;
	mov.b32 	%r8, %f2;
	setp.lt.u32 	%p49, %r8, 1073741824;
	@%p49 bra 	$L__BB0_20;
// %bb.16:
	setp.lt.u32 	%p50, %r8, -2147483647;
	@%p50 bra 	$L__BB0_18;
// %bb.17:
	add.f32 	%f247, %f704, 0fBF800000;
	setp.lt.f32 	%p53, %f2, 0fC0000000;
	add.f32 	%f248, %f247, 0fBF800000;
	selp.f32 	%f704, %f248, %f247, %p53;
	bra.uni 	$L__BB0_20;
$L__BB0_18:
	add.f32 	%f704, %f704, 0f3F800000;
	setp.ltu.f32 	%p51, %f2, 0f40800000;
	@%p51 bra 	$L__BB0_20;
// %bb.19:                              // %__nv_fmaf_rn.exit.i.i.i2346
	add.f32 	%f243, %f704, 0f3F800000;
	fma.rn.f32 	%f245, %f703, 0fC0400000, %f2;
	setp.ge.f32 	%p52, %f245, 0f00000000;
	add.f32 	%f246, %f243, 0f3F800000;
	selp.f32 	%f704, %f246, %f243, %p52;
$L__BB0_20:                             // %__internal_fmodf_fastpath_quot.exit.i.i2349
	fma.rn.f32 	%f706, %f704, 0fC0000000, %f726;
$L__BB0_25:                             // %__internal_fmodf_kernel.exit.i2368
	abs.f32 	%f260, %f706;
	setp.gtu.f32 	%p59, %f260, 0f7F800000;
	mov.b32 	%r299, %f168;
	and.b32  	%r16, %r299, -2147483648;
	@%p59 bra 	$L__BB0_27;
// %bb.26:
	mov.b32 	%r300, %f706;
	or.b32  	%r301, %r16, %r300;
	mov.b32 	%f706, %r301;
$L__BB0_27:                             // %__nv_fmodf.exit2369
	add.s32 	%r310, %r160, %r147;
	cvt.rn.f32.s32 	%f291, %r310;
	div.approx.f32 	%f18, %f291, %f240;
	abs.f32 	%f730, %f18;
	setp.lt.f32 	%p67, %f730, 0f40000000;
	setp.gtu.f32 	%p298, %f730, 0f4B800000;
	mov.f32 	%f710, %f730;
	@%p67 bra 	$L__BB0_39;
// %bb.28:
	@%p298 bra 	$L__BB0_35;
	bra.uni 	$L__BB0_29;
$L__BB0_35:
	mov.b32 	%r18, %f730;
	and.b32  	%r311, %r18, 8388607;
	or.b32  	%r3385, %r311, 1065353216;
	mov.b32 	%f709, %r3385;
	add.s32 	%r312, %r18, -1073741824;
	and.b32  	%r3386, %r312, -8388608;
	setp.eq.s32 	%p74, %r3386, 0;
	@%p74 bra 	$L__BB0_38;
// %bb.36:                              // %__nv_fmaf_rn.exit4.i.i.i2394.preheader
	mov.f32 	%f302, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f301,%f302;
	// end inline asm
$L__BB0_37:                             // %__nv_fmaf_rn.exit4.i.i.i2394
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r313, %r3386, 192937984;
	add.s32 	%r314, %r3385, %r313;
	mov.b32 	%f303, %r314;
	mul.f32 	%f304, %f301, %f303;
	sub.f32 	%f305, %f303, %f304;
	fma.rn.f32 	%f306, %f305, %f301, %f304;
	sub.f32 	%f307, %f303, %f306;
	fma.rz.f32 	%f308, %f307, %f301, %f306;
	cvt.rzi.f32.f32 	%f309, %f308;
	sub.f32 	%f709, %f303, %f309;
	sub.s32 	%r3386, %r3386, %r313;
	mov.b32 	%r3385, %f709;
	setp.ne.s32 	%p75, %r3386, 0;
	setp.ne.s32 	%p76, %r3385, 0;
	and.pred  	%p77, %p75, %p76;
	@%p77 bra 	$L__BB0_37;
$L__BB0_38:                             // %__internal_fmodf_slowpath_mod.exit.i.i2396
	setp.gt.u32 	%p78, %r18, 2139095039;
	selp.f32 	%f310, 0f7FFFFFFF, 0f4B800000, %p78;
	mul.f32 	%f311, %f709, 0f34000000;
	mul.f32 	%f710, %f310, %f311;
	bra.uni 	$L__BB0_39;
$L__BB0_29:                             // %__nv_fast_fdividef.exit.i.i.i2373
	div.approx.f32 	%f294, %f730, %f703;
	cvt.rzi.f32.f32 	%f708, %f294;
	fma.rn.f32 	%f21, %f708, 0fC0000000, %f730;
	mov.b32 	%r17, %f21;
	setp.lt.u32 	%p69, %r17, 1073741824;
	@%p69 bra 	$L__BB0_34;
// %bb.30:
	setp.lt.u32 	%p70, %r17, -2147483647;
	@%p70 bra 	$L__BB0_32;
// %bb.31:
	add.f32 	%f299, %f708, 0fBF800000;
	setp.lt.f32 	%p73, %f21, 0fC0000000;
	add.f32 	%f300, %f299, 0fBF800000;
	selp.f32 	%f708, %f300, %f299, %p73;
	bra.uni 	$L__BB0_34;
$L__BB0_32:
	add.f32 	%f708, %f708, 0f3F800000;
	setp.ltu.f32 	%p71, %f21, 0f40800000;
	@%p71 bra 	$L__BB0_34;
// %bb.33:                              // %__nv_fmaf_rn.exit.i.i.i2377
	add.f32 	%f295, %f708, 0f3F800000;
	fma.rn.f32 	%f297, %f703, 0fC0400000, %f21;
	setp.ge.f32 	%p72, %f297, 0f00000000;
	add.f32 	%f298, %f295, 0f3F800000;
	selp.f32 	%f708, %f298, %f295, %p72;
$L__BB0_34:                             // %__internal_fmodf_fastpath_quot.exit.i.i2380
	fma.rn.f32 	%f710, %f708, 0fC0000000, %f730;
$L__BB0_39:                             // %__internal_fmodf_kernel.exit.i2399
	abs.f32 	%f312, %f710;
	setp.gtu.f32 	%p79, %f312, 0f7F800000;
	mov.b32 	%r315, %f18;
	and.b32  	%r25, %r315, -2147483648;
	@%p79 bra 	$L__BB0_41;
// %bb.40:
	mov.b32 	%r316, %f710;
	or.b32  	%r317, %r25, %r316;
	mov.b32 	%f710, %r317;
$L__BB0_41:                             // %__nv_fmodf.exit2400
	mul.lo.s32 	%r28, %r159, %r147;
	and.b32  	%r332, %r28, 2;
	cvt.rn.f32.s32 	%f345, %r332;
	div.approx.f32 	%f35, %f345, %f703;
	abs.f32 	%f734, %f35;
	setp.lt.f32 	%p87, %f734, 0f40000000;
	setp.gtu.f32 	%p299, %f734, 0f4B800000;
	mov.f32 	%f714, %f734;
	@%p87 bra 	$L__BB0_53;
// %bb.42:
	@%p299 bra 	$L__BB0_49;
	bra.uni 	$L__BB0_43;
$L__BB0_49:
	mov.b32 	%r30, %f734;
	and.b32  	%r333, %r30, 8388607;
	or.b32  	%r3387, %r333, 1065353216;
	mov.b32 	%f713, %r3387;
	add.s32 	%r334, %r30, -1073741824;
	and.b32  	%r3388, %r334, -8388608;
	setp.eq.s32 	%p94, %r3388, 0;
	@%p94 bra 	$L__BB0_52;
// %bb.50:                              // %__nv_fmaf_rn.exit4.i.i.i2425.preheader
	mov.f32 	%f356, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f355,%f356;
	// end inline asm
$L__BB0_51:                             // %__nv_fmaf_rn.exit4.i.i.i2425
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r335, %r3388, 192937984;
	add.s32 	%r336, %r3387, %r335;
	mov.b32 	%f357, %r336;
	mul.f32 	%f358, %f355, %f357;
	sub.f32 	%f359, %f357, %f358;
	fma.rn.f32 	%f360, %f359, %f355, %f358;
	sub.f32 	%f361, %f357, %f360;
	fma.rz.f32 	%f362, %f361, %f355, %f360;
	cvt.rzi.f32.f32 	%f363, %f362;
	sub.f32 	%f713, %f357, %f363;
	sub.s32 	%r3388, %r3388, %r335;
	mov.b32 	%r3387, %f713;
	setp.ne.s32 	%p95, %r3388, 0;
	setp.ne.s32 	%p96, %r3387, 0;
	and.pred  	%p97, %p95, %p96;
	@%p97 bra 	$L__BB0_51;
$L__BB0_52:                             // %__internal_fmodf_slowpath_mod.exit.i.i2427
	setp.gt.u32 	%p98, %r30, 2139095039;
	selp.f32 	%f364, 0f7FFFFFFF, 0f4B800000, %p98;
	mul.f32 	%f365, %f713, 0f34000000;
	mul.f32 	%f714, %f364, %f365;
	bra.uni 	$L__BB0_53;
$L__BB0_43:                             // %__nv_fast_fdividef.exit.i.i.i2404
	div.approx.f32 	%f348, %f734, %f703;
	cvt.rzi.f32.f32 	%f712, %f348;
	fma.rn.f32 	%f38, %f712, 0fC0000000, %f734;
	mov.b32 	%r29, %f38;
	setp.lt.u32 	%p89, %r29, 1073741824;
	@%p89 bra 	$L__BB0_48;
// %bb.44:
	setp.lt.u32 	%p90, %r29, -2147483647;
	@%p90 bra 	$L__BB0_46;
// %bb.45:
	add.f32 	%f353, %f712, 0fBF800000;
	setp.lt.f32 	%p93, %f38, 0fC0000000;
	add.f32 	%f354, %f353, 0fBF800000;
	selp.f32 	%f712, %f354, %f353, %p93;
	bra.uni 	$L__BB0_48;
$L__BB0_46:
	add.f32 	%f712, %f712, 0f3F800000;
	setp.ltu.f32 	%p91, %f38, 0f40800000;
	@%p91 bra 	$L__BB0_48;
// %bb.47:                              // %__nv_fmaf_rn.exit.i.i.i2408
	add.f32 	%f349, %f712, 0f3F800000;
	fma.rn.f32 	%f351, %f703, 0fC0400000, %f38;
	setp.ge.f32 	%p92, %f351, 0f00000000;
	add.f32 	%f352, %f349, 0f3F800000;
	selp.f32 	%f712, %f352, %f349, %p92;
$L__BB0_48:                             // %__internal_fmodf_fastpath_quot.exit.i.i2411
	fma.rn.f32 	%f714, %f712, 0fC0000000, %f734;
$L__BB0_53:                             // %__internal_fmodf_kernel.exit.i2430
	mov.f32 	%f230, 0f00000000;
	abs.f32 	%f366, %f714;
	setp.gtu.f32 	%p99, %f366, 0f7F800000;
	mov.b32 	%r337, %f35;
	and.b32  	%r37, %r337, -2147483648;
	@%p99 bra 	$L__BB0_55;
// %bb.54:
	mov.b32 	%r338, %f714;
	or.b32  	%r339, %r37, %r338;
	mov.b32 	%f714, %r339;
$L__BB0_55:                             // %__nv_fmodf.exit2431
	add.f32 	%f367, %f714, %f714;
	mov.b32 	%r340, %f367;
	and.b32  	%r341, %r340, -2147483648;
	or.b32  	%r342, %r341, 1056964608;
	mov.b32 	%f368, %r342;
	add.f32 	%f369, %f367, %f368;
	cvt.rzi.f32.f32 	%f370, %f369;
	abs.f32 	%f371, %f367;
	setp.gt.f32 	%p100, %f371, 0f4B000000;
	selp.f32 	%f372, %f367, %f370, %p100;
	cvt.rzi.f32.f32 	%f373, %f367;
	setp.lt.f32 	%p101, %f371, 0f3F000000;
	selp.f32 	%f374, %f373, %f372, %p101;
	cvt.rzi.s32.f32 	%r343, %f374;
	fma.rn.f32 	%f375, %f374, 0fBF000000, %f714;
	mul.f32 	%f376, %f375, %f375;
	fma.rn.f32 	%f377, %f376, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f378, %f376, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f379, %f377, %f376, 0fC0A55DF6;
	fma.rn.f32 	%f380, %f378, %f376, 0f4081E0CF;
	fma.rn.f32 	%f381, %f376, %f375, 0f00000000;
	fma.rn.f32 	%f382, %f380, %f376, 0fC09DE9E6;
	fma.rn.f32 	%f383, %f379, %f381, 0f00000000;
	fma.rn.f32 	%f384, %f382, %f376, 0f3F800000;
	fma.rn.f32 	%f385, %f375, 0f40490FDB, %f383;
	and.b32  	%r344, %r343, 1;
	setp.eq.b32 	%p102, %r344, 1;
	selp.f32 	%f386, %f384, %f385, %p102;
	selp.f32 	%f387, %f385, %f384, %p102;
	and.b32  	%r345, %r343, 2;
	setp.eq.s32 	%p103, %r345, 0;
	neg.f32 	%f388, %f386;
	selp.f32 	%f389, %f386, %f388, %p103;
	add.s32 	%r346, %r343, 1;
	and.b32  	%r347, %r346, 2;
	setp.eq.s32 	%p104, %r347, 0;
	sub.f32 	%f391, %f230, %f387;
	cvt.rzi.f32.f32 	%f393, %f714;
	setp.eq.f32 	%p105, %f393, %f714;
	mul.f32 	%f394, %f714, 0f00000000;
	selp.f32 	%f76, %f394, %f389, %p105;
	abs.f32 	%f395, %f714;
	add.s32 	%r348, %r28, %r147;
	and.b32  	%r349, %r348, 3;
	cvt.rn.f32.s32 	%f397, %r349;
	div.approx.f32 	%f54, %f397, %f703;
	abs.f32 	%f738, %f54;
	setp.lt.f32 	%p107, %f738, 0f40000000;
	setp.gtu.f32 	%p300, %f738, 0f4B800000;
	mov.f32 	%f718, %f738;
	@%p107 bra 	$L__BB0_67;
// %bb.56:
	@%p300 bra 	$L__BB0_63;
	bra.uni 	$L__BB0_57;
$L__BB0_63:
	mov.b32 	%r39, %f738;
	and.b32  	%r350, %r39, 8388607;
	or.b32  	%r3389, %r350, 1065353216;
	mov.b32 	%f717, %r3389;
	add.s32 	%r351, %r39, -1073741824;
	and.b32  	%r3390, %r351, -8388608;
	setp.eq.s32 	%p114, %r3390, 0;
	@%p114 bra 	$L__BB0_66;
// %bb.64:                              // %__nv_fmaf_rn.exit4.i.i.i2456.preheader
	mov.f32 	%f408, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f407,%f408;
	// end inline asm
$L__BB0_65:                             // %__nv_fmaf_rn.exit4.i.i.i2456
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r352, %r3390, 192937984;
	add.s32 	%r353, %r3389, %r352;
	mov.b32 	%f409, %r353;
	mul.f32 	%f410, %f407, %f409;
	sub.f32 	%f411, %f409, %f410;
	fma.rn.f32 	%f412, %f411, %f407, %f410;
	sub.f32 	%f413, %f409, %f412;
	fma.rz.f32 	%f414, %f413, %f407, %f412;
	cvt.rzi.f32.f32 	%f415, %f414;
	sub.f32 	%f717, %f409, %f415;
	sub.s32 	%r3390, %r3390, %r352;
	mov.b32 	%r3389, %f717;
	setp.ne.s32 	%p115, %r3390, 0;
	setp.ne.s32 	%p116, %r3389, 0;
	and.pred  	%p117, %p115, %p116;
	@%p117 bra 	$L__BB0_65;
$L__BB0_66:                             // %__internal_fmodf_slowpath_mod.exit.i.i2458
	setp.gt.u32 	%p118, %r39, 2139095039;
	selp.f32 	%f416, 0f7FFFFFFF, 0f4B800000, %p118;
	mul.f32 	%f417, %f717, 0f34000000;
	mul.f32 	%f718, %f416, %f417;
	bra.uni 	$L__BB0_67;
$L__BB0_57:                             // %__nv_fast_fdividef.exit.i.i.i2435
	div.approx.f32 	%f400, %f738, %f703;
	cvt.rzi.f32.f32 	%f716, %f400;
	fma.rn.f32 	%f57, %f716, 0fC0000000, %f738;
	mov.b32 	%r38, %f57;
	setp.lt.u32 	%p109, %r38, 1073741824;
	@%p109 bra 	$L__BB0_62;
// %bb.58:
	setp.lt.u32 	%p110, %r38, -2147483647;
	@%p110 bra 	$L__BB0_60;
// %bb.59:
	add.f32 	%f405, %f716, 0fBF800000;
	setp.lt.f32 	%p113, %f57, 0fC0000000;
	add.f32 	%f406, %f405, 0fBF800000;
	selp.f32 	%f716, %f406, %f405, %p113;
	bra.uni 	$L__BB0_62;
$L__BB0_60:
	add.f32 	%f716, %f716, 0f3F800000;
	setp.ltu.f32 	%p111, %f57, 0f40800000;
	@%p111 bra 	$L__BB0_62;
// %bb.61:                              // %__nv_fmaf_rn.exit.i.i.i2439
	add.f32 	%f401, %f716, 0f3F800000;
	fma.rn.f32 	%f403, %f703, 0fC0400000, %f57;
	setp.ge.f32 	%p112, %f403, 0f00000000;
	add.f32 	%f404, %f401, 0f3F800000;
	selp.f32 	%f716, %f404, %f401, %p112;
$L__BB0_62:                             // %__internal_fmodf_fastpath_quot.exit.i.i2442
	fma.rn.f32 	%f718, %f716, 0fC0000000, %f738;
$L__BB0_67:                             // %__internal_fmodf_kernel.exit.i2461
	selp.f32 	%f392, %f387, %f391, %p104;
	setp.gt.f32 	%p106, %f395, 0f4B800000;
	add.f32 	%f396, %f76, 0f3F800000;
	abs.f32 	%f418, %f718;
	setp.gtu.f32 	%p119, %f418, 0f7F800000;
	mov.b32 	%r354, %f54;
	and.b32  	%r46, %r354, -2147483648;
	@%p119 bra 	$L__BB0_69;
// %bb.68:
	mov.b32 	%r355, %f718;
	or.b32  	%r356, %r46, %r355;
	mov.b32 	%f718, %r356;
$L__BB0_69:                             // %__nv_fmodf.exit2462
	selp.f32 	%f53, %f396, %f392, %p106;
	add.f32 	%f419, %f718, %f718;
	mov.b32 	%r357, %f419;
	and.b32  	%r358, %r357, -2147483648;
	or.b32  	%r359, %r358, 1056964608;
	mov.b32 	%f420, %r359;
	add.f32 	%f421, %f419, %f420;
	cvt.rzi.f32.f32 	%f422, %f421;
	abs.f32 	%f423, %f419;
	setp.gt.f32 	%p120, %f423, 0f4B000000;
	selp.f32 	%f424, %f419, %f422, %p120;
	cvt.rzi.f32.f32 	%f425, %f419;
	setp.lt.f32 	%p121, %f423, 0f3F000000;
	selp.f32 	%f426, %f425, %f424, %p121;
	cvt.rzi.s32.f32 	%r360, %f426;
	fma.rn.f32 	%f427, %f426, 0fBF000000, %f718;
	mul.f32 	%f428, %f427, %f427;
	fma.rn.f32 	%f429, %f428, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f430, %f428, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f431, %f429, %f428, 0fC0A55DF6;
	fma.rn.f32 	%f432, %f430, %f428, 0f4081E0CF;
	fma.rn.f32 	%f433, %f428, %f427, 0f00000000;
	fma.rn.f32 	%f434, %f432, %f428, 0fC09DE9E6;
	fma.rn.f32 	%f435, %f431, %f433, 0f00000000;
	fma.rn.f32 	%f436, %f434, %f428, 0f3F800000;
	fma.rn.f32 	%f437, %f427, 0f40490FDB, %f435;
	and.b32  	%r361, %r360, 1;
	setp.eq.b32 	%p122, %r361, 1;
	selp.f32 	%f438, %f436, %f437, %p122;
	selp.f32 	%f439, %f437, %f436, %p122;
	and.b32  	%r362, %r360, 2;
	setp.eq.s32 	%p123, %r362, 0;
	neg.f32 	%f440, %f438;
	selp.f32 	%f441, %f438, %f440, %p123;
	add.s32 	%r363, %r360, 1;
	and.b32  	%r364, %r363, 2;
	setp.eq.s32 	%p124, %r364, 0;
	sub.f32 	%f443, %f230, %f439;
	selp.f32 	%f444, %f439, %f443, %p124;
	cvt.rzi.f32.f32 	%f445, %f718;
	setp.eq.f32 	%p125, %f445, %f718;
	mul.f32 	%f446, %f718, 0f00000000;
	selp.f32 	%f78, %f446, %f441, %p125;
	abs.f32 	%f447, %f718;
	setp.gt.f32 	%p126, %f447, 0f4B800000;
	add.f32 	%f448, %f78, 0f3F800000;
	selp.f32 	%f72, %f448, %f444, %p126;
	and.b32  	%r47, %r5, 2;
	setp.eq.s32 	%p127, %r47, 0;
	mov.f32 	%f75, %f53;
	mov.f32 	%f77, %f72;
	@%p127 bra 	$L__BB0_71;
// %bb.70:                              // %L682
	neg.f32 	%f77, %f78;
	neg.f32 	%f75, %f76;
	mov.f32 	%f76, %f53;
	mov.f32 	%f78, %f72;
$L__BB0_71:                             // %L684
	@%p27 bra 	$L__BB0_182;
// %bb.72:
	@%p296 bra 	$L__BB0_178;
	bra.uni 	$L__BB0_73;
$L__BB0_178:
	mov.b32 	%r162, %f750;
	and.b32  	%r371, %r162, 8388607;
	or.b32  	%r3419, %r371, 1065353216;
	mov.b32 	%f749, %r3419;
	add.s32 	%r372, %r162, -1073741824;
	and.b32  	%r3420, %r372, -8388608;
	setp.eq.s32 	%p135, %r3420, 0;
	@%p135 bra 	$L__BB0_181;
// %bb.179:                             // %__nv_fmaf_rn.exit4.i.i.i2487.preheader
	mov.f32 	%f458, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f457,%f458;
	// end inline asm
$L__BB0_180:                            // %__nv_fmaf_rn.exit4.i.i.i2487
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r373, %r3420, 192937984;
	add.s32 	%r374, %r3419, %r373;
	mov.b32 	%f459, %r374;
	mul.f32 	%f460, %f457, %f459;
	sub.f32 	%f461, %f459, %f460;
	fma.rn.f32 	%f462, %f461, %f457, %f460;
	sub.f32 	%f463, %f459, %f462;
	fma.rz.f32 	%f464, %f463, %f457, %f462;
	cvt.rzi.f32.f32 	%f465, %f464;
	sub.f32 	%f749, %f459, %f465;
	sub.s32 	%r3420, %r3420, %r373;
	mov.b32 	%r3419, %f749;
	setp.ne.s32 	%p136, %r3420, 0;
	setp.ne.s32 	%p137, %r3419, 0;
	and.pred  	%p138, %p136, %p137;
	@%p138 bra 	$L__BB0_180;
$L__BB0_181:                            // %__internal_fmodf_slowpath_mod.exit.i.i2489
	setp.gt.u32 	%p139, %r162, 2139095039;
	selp.f32 	%f466, 0f7FFFFFFF, 0f4B800000, %p139;
	mul.f32 	%f467, %f749, 0f34000000;
	mul.f32 	%f750, %f466, %f467;
	bra.uni 	$L__BB0_182;
$L__BB0_73:                             // %__nv_fast_fdividef.exit.i.i.i2466
	div.approx.f32 	%f450, %f750, %f703;
	cvt.rzi.f32.f32 	%f748, %f450;
	fma.rn.f32 	%f171, %f748, 0fC0000000, %f750;
	mov.b32 	%r161, %f171;
	setp.lt.u32 	%p130, %r161, 1073741824;
	@%p130 bra 	$L__BB0_177;
// %bb.74:
	setp.lt.u32 	%p131, %r161, -2147483647;
	@%p131 bra 	$L__BB0_175;
// %bb.75:
	add.f32 	%f455, %f748, 0fBF800000;
	setp.lt.f32 	%p134, %f171, 0fC0000000;
	add.f32 	%f456, %f455, 0fBF800000;
	selp.f32 	%f748, %f456, %f455, %p134;
	bra.uni 	$L__BB0_177;
$L__BB0_175:
	add.f32 	%f748, %f748, 0f3F800000;
	setp.ltu.f32 	%p132, %f171, 0f40800000;
	@%p132 bra 	$L__BB0_177;
// %bb.176:                             // %__nv_fmaf_rn.exit.i.i.i2470
	add.f32 	%f451, %f748, 0f3F800000;
	fma.rn.f32 	%f453, %f703, 0fC0400000, %f171;
	setp.ge.f32 	%p133, %f453, 0f00000000;
	add.f32 	%f454, %f451, 0f3F800000;
	selp.f32 	%f748, %f454, %f451, %p133;
$L__BB0_177:                            // %__internal_fmodf_fastpath_quot.exit.i.i2473
	fma.rn.f32 	%f750, %f748, 0fC0000000, %f750;
$L__BB0_182:                            // %__internal_fmodf_kernel.exit.i2492
	abs.f32 	%f468, %f750;
	setp.gtu.f32 	%p140, %f468, 0f7F800000;
	@%p140 bra 	$L__BB0_184;
// %bb.183:
	mov.b32 	%r375, %f750;
	or.b32  	%r376, %r156, %r375;
	mov.b32 	%f750, %r376;
$L__BB0_184:                            // %__nv_fmodf.exit2493
	@%p47 bra 	$L__BB0_87;
// %bb.76:
	@%p297 bra 	$L__BB0_83;
	bra.uni 	$L__BB0_77;
$L__BB0_83:
	mov.b32 	%r51, %f726;
	and.b32  	%r391, %r51, 8388607;
	or.b32  	%r3391, %r391, 1065353216;
	mov.b32 	%f725, %r3391;
	add.s32 	%r392, %r51, -1073741824;
	and.b32  	%r3392, %r392, -8388608;
	setp.eq.s32 	%p155, %r3392, 0;
	@%p155 bra 	$L__BB0_86;
// %bb.84:                              // %__nv_fmaf_rn.exit4.i.i.i2518.preheader
	mov.f32 	%f510, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f509,%f510;
	// end inline asm
$L__BB0_85:                             // %__nv_fmaf_rn.exit4.i.i.i2518
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r393, %r3392, 192937984;
	add.s32 	%r394, %r3391, %r393;
	mov.b32 	%f511, %r394;
	mul.f32 	%f512, %f509, %f511;
	sub.f32 	%f513, %f511, %f512;
	fma.rn.f32 	%f514, %f513, %f509, %f512;
	sub.f32 	%f515, %f511, %f514;
	fma.rz.f32 	%f516, %f515, %f509, %f514;
	cvt.rzi.f32.f32 	%f517, %f516;
	sub.f32 	%f725, %f511, %f517;
	sub.s32 	%r3392, %r3392, %r393;
	mov.b32 	%r3391, %f725;
	setp.ne.s32 	%p156, %r3392, 0;
	setp.ne.s32 	%p157, %r3391, 0;
	and.pred  	%p158, %p156, %p157;
	@%p158 bra 	$L__BB0_85;
$L__BB0_86:                             // %__internal_fmodf_slowpath_mod.exit.i.i2520
	setp.gt.u32 	%p159, %r51, 2139095039;
	selp.f32 	%f518, 0f7FFFFFFF, 0f4B800000, %p159;
	mul.f32 	%f519, %f725, 0f34000000;
	mul.f32 	%f726, %f518, %f519;
	bra.uni 	$L__BB0_87;
$L__BB0_77:                             // %__nv_fast_fdividef.exit.i.i.i2497
	div.approx.f32 	%f502, %f726, %f703;
	cvt.rzi.f32.f32 	%f724, %f502;
	fma.rn.f32 	%f80, %f724, 0fC0000000, %f726;
	mov.b32 	%r50, %f80;
	setp.lt.u32 	%p150, %r50, 1073741824;
	@%p150 bra 	$L__BB0_82;
// %bb.78:
	setp.lt.u32 	%p151, %r50, -2147483647;
	@%p151 bra 	$L__BB0_80;
// %bb.79:
	add.f32 	%f507, %f724, 0fBF800000;
	setp.lt.f32 	%p154, %f80, 0fC0000000;
	add.f32 	%f508, %f507, 0fBF800000;
	selp.f32 	%f724, %f508, %f507, %p154;
	bra.uni 	$L__BB0_82;
$L__BB0_80:
	add.f32 	%f724, %f724, 0f3F800000;
	setp.ltu.f32 	%p152, %f80, 0f40800000;
	@%p152 bra 	$L__BB0_82;
// %bb.81:                              // %__nv_fmaf_rn.exit.i.i.i2501
	add.f32 	%f503, %f724, 0f3F800000;
	fma.rn.f32 	%f505, %f703, 0fC0400000, %f80;
	setp.ge.f32 	%p153, %f505, 0f00000000;
	add.f32 	%f506, %f503, 0f3F800000;
	selp.f32 	%f724, %f506, %f503, %p153;
$L__BB0_82:                             // %__internal_fmodf_fastpath_quot.exit.i.i2504
	fma.rn.f32 	%f726, %f724, 0fC0000000, %f726;
$L__BB0_87:                             // %__internal_fmodf_kernel.exit.i2523
	abs.f32 	%f520, %f726;
	setp.gtu.f32 	%p160, %f520, 0f7F800000;
	@%p160 bra 	$L__BB0_89;
// %bb.88:
	mov.b32 	%r395, %f726;
	or.b32  	%r396, %r16, %r395;
	mov.b32 	%f726, %r396;
$L__BB0_89:                             // %__nv_fmodf.exit2524
	@%p67 bra 	$L__BB0_101;
// %bb.90:
	@%p298 bra 	$L__BB0_97;
	bra.uni 	$L__BB0_91;
$L__BB0_97:
	mov.b32 	%r59, %f730;
	and.b32  	%r405, %r59, 8388607;
	or.b32  	%r3393, %r405, 1065353216;
	mov.b32 	%f729, %r3393;
	add.s32 	%r406, %r59, -1073741824;
	and.b32  	%r3394, %r406, -8388608;
	setp.eq.s32 	%p175, %r3394, 0;
	@%p175 bra 	$L__BB0_100;
// %bb.98:                              // %__nv_fmaf_rn.exit4.i.i.i2549.preheader
	mov.f32 	%f560, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f559,%f560;
	// end inline asm
$L__BB0_99:                             // %__nv_fmaf_rn.exit4.i.i.i2549
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r407, %r3394, 192937984;
	add.s32 	%r408, %r3393, %r407;
	mov.b32 	%f561, %r408;
	mul.f32 	%f562, %f559, %f561;
	sub.f32 	%f563, %f561, %f562;
	fma.rn.f32 	%f564, %f563, %f559, %f562;
	sub.f32 	%f565, %f561, %f564;
	fma.rz.f32 	%f566, %f565, %f559, %f564;
	cvt.rzi.f32.f32 	%f567, %f566;
	sub.f32 	%f729, %f561, %f567;
	sub.s32 	%r3394, %r3394, %r407;
	mov.b32 	%r3393, %f729;
	setp.ne.s32 	%p176, %r3394, 0;
	setp.ne.s32 	%p177, %r3393, 0;
	and.pred  	%p178, %p176, %p177;
	@%p178 bra 	$L__BB0_99;
$L__BB0_100:                            // %__internal_fmodf_slowpath_mod.exit.i.i2551
	setp.gt.u32 	%p179, %r59, 2139095039;
	selp.f32 	%f568, 0f7FFFFFFF, 0f4B800000, %p179;
	mul.f32 	%f569, %f729, 0f34000000;
	mul.f32 	%f730, %f568, %f569;
	bra.uni 	$L__BB0_101;
$L__BB0_91:                             // %__nv_fast_fdividef.exit.i.i.i2528
	div.approx.f32 	%f552, %f730, %f703;
	cvt.rzi.f32.f32 	%f728, %f552;
	fma.rn.f32 	%f97, %f728, 0fC0000000, %f730;
	mov.b32 	%r58, %f97;
	setp.lt.u32 	%p170, %r58, 1073741824;
	@%p170 bra 	$L__BB0_96;
// %bb.92:
	setp.lt.u32 	%p171, %r58, -2147483647;
	@%p171 bra 	$L__BB0_94;
// %bb.93:
	add.f32 	%f557, %f728, 0fBF800000;
	setp.lt.f32 	%p174, %f97, 0fC0000000;
	add.f32 	%f558, %f557, 0fBF800000;
	selp.f32 	%f728, %f558, %f557, %p174;
	bra.uni 	$L__BB0_96;
$L__BB0_94:
	add.f32 	%f728, %f728, 0f3F800000;
	setp.ltu.f32 	%p172, %f97, 0f40800000;
	@%p172 bra 	$L__BB0_96;
// %bb.95:                              // %__nv_fmaf_rn.exit.i.i.i2532
	add.f32 	%f553, %f728, 0f3F800000;
	fma.rn.f32 	%f555, %f703, 0fC0400000, %f97;
	setp.ge.f32 	%p173, %f555, 0f00000000;
	add.f32 	%f556, %f553, 0f3F800000;
	selp.f32 	%f728, %f556, %f553, %p173;
$L__BB0_96:                             // %__internal_fmodf_fastpath_quot.exit.i.i2535
	fma.rn.f32 	%f730, %f728, 0fC0000000, %f730;
$L__BB0_101:                            // %__internal_fmodf_kernel.exit.i2554
	abs.f32 	%f570, %f730;
	setp.gtu.f32 	%p180, %f570, 0f7F800000;
	@%p180 bra 	$L__BB0_103;
// %bb.102:
	mov.b32 	%r409, %f730;
	or.b32  	%r410, %r25, %r409;
	mov.b32 	%f730, %r410;
$L__BB0_103:                            // %__nv_fmodf.exit2555
	@%p87 bra 	$L__BB0_115;
// %bb.104:
	@%p299 bra 	$L__BB0_111;
	bra.uni 	$L__BB0_105;
$L__BB0_111:
	mov.b32 	%r69, %f734;
	and.b32  	%r425, %r69, 8388607;
	or.b32  	%r3395, %r425, 1065353216;
	mov.b32 	%f733, %r3395;
	add.s32 	%r426, %r69, -1073741824;
	and.b32  	%r3396, %r426, -8388608;
	setp.eq.s32 	%p195, %r3396, 0;
	@%p195 bra 	$L__BB0_114;
// %bb.112:                             // %__nv_fmaf_rn.exit4.i.i.i2580.preheader
	mov.f32 	%f612, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f611,%f612;
	// end inline asm
$L__BB0_113:                            // %__nv_fmaf_rn.exit4.i.i.i2580
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r427, %r3396, 192937984;
	add.s32 	%r428, %r3395, %r427;
	mov.b32 	%f613, %r428;
	mul.f32 	%f614, %f611, %f613;
	sub.f32 	%f615, %f613, %f614;
	fma.rn.f32 	%f616, %f615, %f611, %f614;
	sub.f32 	%f617, %f613, %f616;
	fma.rz.f32 	%f618, %f617, %f611, %f616;
	cvt.rzi.f32.f32 	%f619, %f618;
	sub.f32 	%f733, %f613, %f619;
	sub.s32 	%r3396, %r3396, %r427;
	mov.b32 	%r3395, %f733;
	setp.ne.s32 	%p196, %r3396, 0;
	setp.ne.s32 	%p197, %r3395, 0;
	and.pred  	%p198, %p196, %p197;
	@%p198 bra 	$L__BB0_113;
$L__BB0_114:                            // %__internal_fmodf_slowpath_mod.exit.i.i2582
	setp.gt.u32 	%p199, %r69, 2139095039;
	selp.f32 	%f620, 0f7FFFFFFF, 0f4B800000, %p199;
	mul.f32 	%f621, %f733, 0f34000000;
	mul.f32 	%f734, %f620, %f621;
	bra.uni 	$L__BB0_115;
$L__BB0_105:                            // %__nv_fast_fdividef.exit.i.i.i2559
	div.approx.f32 	%f604, %f734, %f703;
	cvt.rzi.f32.f32 	%f732, %f604;
	fma.rn.f32 	%f112, %f732, 0fC0000000, %f734;
	mov.b32 	%r68, %f112;
	setp.lt.u32 	%p190, %r68, 1073741824;
	@%p190 bra 	$L__BB0_110;
// %bb.106:
	setp.lt.u32 	%p191, %r68, -2147483647;
	@%p191 bra 	$L__BB0_108;
// %bb.107:
	add.f32 	%f609, %f732, 0fBF800000;
	setp.lt.f32 	%p194, %f112, 0fC0000000;
	add.f32 	%f610, %f609, 0fBF800000;
	selp.f32 	%f732, %f610, %f609, %p194;
	bra.uni 	$L__BB0_110;
$L__BB0_108:
	add.f32 	%f732, %f732, 0f3F800000;
	setp.ltu.f32 	%p192, %f112, 0f40800000;
	@%p192 bra 	$L__BB0_110;
// %bb.109:                             // %__nv_fmaf_rn.exit.i.i.i2563
	add.f32 	%f605, %f732, 0f3F800000;
	fma.rn.f32 	%f607, %f703, 0fC0400000, %f112;
	setp.ge.f32 	%p193, %f607, 0f00000000;
	add.f32 	%f608, %f605, 0f3F800000;
	selp.f32 	%f732, %f608, %f605, %p193;
$L__BB0_110:                            // %__internal_fmodf_fastpath_quot.exit.i.i2566
	fma.rn.f32 	%f734, %f732, 0fC0000000, %f734;
$L__BB0_115:                            // %__internal_fmodf_kernel.exit.i2585
	abs.f32 	%f622, %f734;
	setp.gtu.f32 	%p200, %f622, 0f7F800000;
	@%p200 bra 	$L__BB0_117;
// %bb.116:
	mov.b32 	%r429, %f734;
	or.b32  	%r430, %r37, %r429;
	mov.b32 	%f734, %r430;
$L__BB0_117:                            // %__nv_fmodf.exit2586
	add.f32 	%f623, %f734, %f734;
	mov.b32 	%r431, %f623;
	and.b32  	%r432, %r431, -2147483648;
	or.b32  	%r433, %r432, 1056964608;
	mov.b32 	%f624, %r433;
	add.f32 	%f625, %f623, %f624;
	cvt.rzi.f32.f32 	%f626, %f625;
	abs.f32 	%f627, %f623;
	setp.gt.f32 	%p202, %f627, 0f4B000000;
	selp.f32 	%f628, %f623, %f626, %p202;
	cvt.rzi.f32.f32 	%f629, %f623;
	setp.lt.f32 	%p203, %f627, 0f3F000000;
	selp.f32 	%f630, %f629, %f628, %p203;
	cvt.rzi.s32.f32 	%r434, %f630;
	fma.rn.f32 	%f631, %f630, 0fBF000000, %f734;
	mul.f32 	%f632, %f631, %f631;
	fma.rn.f32 	%f633, %f632, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f634, %f632, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f635, %f633, %f632, 0fC0A55DF6;
	fma.rn.f32 	%f636, %f634, %f632, 0f4081E0CF;
	fma.rn.f32 	%f637, %f632, %f631, 0f00000000;
	fma.rn.f32 	%f638, %f636, %f632, 0fC09DE9E6;
	fma.rn.f32 	%f639, %f635, %f637, 0f00000000;
	fma.rn.f32 	%f640, %f638, %f632, 0f3F800000;
	fma.rn.f32 	%f641, %f631, 0f40490FDB, %f639;
	and.b32  	%r435, %r434, 1;
	setp.eq.b32 	%p204, %r435, 1;
	selp.f32 	%f642, %f640, %f641, %p204;
	selp.f32 	%f643, %f641, %f640, %p204;
	and.b32  	%r436, %r434, 2;
	setp.eq.s32 	%p205, %r436, 0;
	neg.f32 	%f644, %f642;
	selp.f32 	%f645, %f642, %f644, %p205;
	add.s32 	%r437, %r434, 1;
	and.b32  	%r438, %r437, 2;
	setp.eq.s32 	%p206, %r438, 0;
	sub.f32 	%f647, %f230, %f643;
	cvt.rzi.f32.f32 	%f649, %f734;
	setp.eq.f32 	%p207, %f649, %f734;
	mul.f32 	%f650, %f734, 0f00000000;
	selp.f32 	%f148, %f650, %f645, %p207;
	abs.f32 	%f651, %f734;
	@%p107 bra 	$L__BB0_129;
// %bb.118:
	@%p300 bra 	$L__BB0_125;
	bra.uni 	$L__BB0_119;
$L__BB0_125:
	mov.b32 	%r77, %f738;
	and.b32  	%r439, %r77, 8388607;
	or.b32  	%r3397, %r439, 1065353216;
	mov.b32 	%f737, %r3397;
	add.s32 	%r440, %r77, -1073741824;
	and.b32  	%r3398, %r440, -8388608;
	setp.eq.s32 	%p215, %r3398, 0;
	@%p215 bra 	$L__BB0_128;
// %bb.126:                             // %__nv_fmaf_rn.exit4.i.i.i2611.preheader
	mov.f32 	%f662, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f661,%f662;
	// end inline asm
$L__BB0_127:                            // %__nv_fmaf_rn.exit4.i.i.i2611
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r441, %r3398, 192937984;
	add.s32 	%r442, %r3397, %r441;
	mov.b32 	%f663, %r442;
	mul.f32 	%f664, %f661, %f663;
	sub.f32 	%f665, %f663, %f664;
	fma.rn.f32 	%f666, %f665, %f661, %f664;
	sub.f32 	%f667, %f663, %f666;
	fma.rz.f32 	%f668, %f667, %f661, %f666;
	cvt.rzi.f32.f32 	%f669, %f668;
	sub.f32 	%f737, %f663, %f669;
	sub.s32 	%r3398, %r3398, %r441;
	mov.b32 	%r3397, %f737;
	setp.ne.s32 	%p216, %r3398, 0;
	setp.ne.s32 	%p217, %r3397, 0;
	and.pred  	%p218, %p216, %p217;
	@%p218 bra 	$L__BB0_127;
$L__BB0_128:                            // %__internal_fmodf_slowpath_mod.exit.i.i2613
	setp.gt.u32 	%p219, %r77, 2139095039;
	selp.f32 	%f670, 0f7FFFFFFF, 0f4B800000, %p219;
	mul.f32 	%f671, %f737, 0f34000000;
	mul.f32 	%f738, %f670, %f671;
	bra.uni 	$L__BB0_129;
$L__BB0_119:                            // %__nv_fast_fdividef.exit.i.i.i2590
	div.approx.f32 	%f654, %f738, %f703;
	cvt.rzi.f32.f32 	%f736, %f654;
	fma.rn.f32 	%f129, %f736, 0fC0000000, %f738;
	mov.b32 	%r76, %f129;
	setp.lt.u32 	%p210, %r76, 1073741824;
	@%p210 bra 	$L__BB0_124;
// %bb.120:
	setp.lt.u32 	%p211, %r76, -2147483647;
	@%p211 bra 	$L__BB0_122;
// %bb.121:
	add.f32 	%f659, %f736, 0fBF800000;
	setp.lt.f32 	%p214, %f129, 0fC0000000;
	add.f32 	%f660, %f659, 0fBF800000;
	selp.f32 	%f736, %f660, %f659, %p214;
	bra.uni 	$L__BB0_124;
$L__BB0_122:
	add.f32 	%f736, %f736, 0f3F800000;
	setp.ltu.f32 	%p212, %f129, 0f40800000;
	@%p212 bra 	$L__BB0_124;
// %bb.123:                             // %__nv_fmaf_rn.exit.i.i.i2594
	add.f32 	%f655, %f736, 0f3F800000;
	fma.rn.f32 	%f657, %f703, 0fC0400000, %f129;
	setp.ge.f32 	%p213, %f657, 0f00000000;
	add.f32 	%f658, %f655, 0f3F800000;
	selp.f32 	%f736, %f658, %f655, %p213;
$L__BB0_124:                            // %__internal_fmodf_fastpath_quot.exit.i.i2597
	fma.rn.f32 	%f738, %f736, 0fC0000000, %f738;
$L__BB0_129:                            // %__internal_fmodf_kernel.exit.i2616
	selp.f32 	%f648, %f643, %f647, %p206;
	setp.gt.f32 	%p208, %f651, 0f4B800000;
	add.f32 	%f652, %f148, 0f3F800000;
	abs.f32 	%f672, %f738;
	setp.gtu.f32 	%p220, %f672, 0f7F800000;
	@%p220 bra 	$L__BB0_131;
// %bb.130:
	mov.b32 	%r443, %f738;
	or.b32  	%r444, %r46, %r443;
	mov.b32 	%f738, %r444;
$L__BB0_131:                            // %__nv_fmodf.exit2617
	selp.f32 	%f127, %f652, %f648, %p208;
	add.f32 	%f673, %f738, %f738;
	mov.b32 	%r445, %f673;
	and.b32  	%r446, %r445, -2147483648;
	or.b32  	%r447, %r446, 1056964608;
	mov.b32 	%f674, %r447;
	add.f32 	%f675, %f673, %f674;
	cvt.rzi.f32.f32 	%f676, %f675;
	abs.f32 	%f677, %f673;
	setp.gt.f32 	%p222, %f677, 0f4B000000;
	selp.f32 	%f678, %f673, %f676, %p222;
	cvt.rzi.f32.f32 	%f679, %f673;
	setp.lt.f32 	%p223, %f677, 0f3F000000;
	selp.f32 	%f680, %f679, %f678, %p223;
	cvt.rzi.s32.f32 	%r448, %f680;
	fma.rn.f32 	%f681, %f680, 0fBF000000, %f738;
	mul.f32 	%f682, %f681, %f681;
	fma.rn.f32 	%f683, %f682, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f684, %f682, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f685, %f683, %f682, 0fC0A55DF6;
	fma.rn.f32 	%f686, %f684, %f682, 0f4081E0CF;
	fma.rn.f32 	%f687, %f682, %f681, 0f00000000;
	fma.rn.f32 	%f688, %f686, %f682, 0fC09DE9E6;
	fma.rn.f32 	%f689, %f685, %f687, 0f00000000;
	fma.rn.f32 	%f690, %f688, %f682, 0f3F800000;
	fma.rn.f32 	%f691, %f681, 0f40490FDB, %f689;
	and.b32  	%r449, %r448, 1;
	setp.eq.b32 	%p224, %r449, 1;
	selp.f32 	%f692, %f690, %f691, %p224;
	selp.f32 	%f693, %f691, %f690, %p224;
	and.b32  	%r450, %r448, 2;
	setp.eq.s32 	%p225, %r450, 0;
	neg.f32 	%f694, %f692;
	selp.f32 	%f695, %f692, %f694, %p225;
	add.s32 	%r451, %r448, 1;
	and.b32  	%r452, %r451, 2;
	setp.eq.s32 	%p226, %r452, 0;
	sub.f32 	%f697, %f230, %f693;
	selp.f32 	%f698, %f693, %f697, %p226;
	cvt.rzi.f32.f32 	%f699, %f738;
	setp.eq.f32 	%p227, %f699, %f738;
	mul.f32 	%f700, %f738, 0f00000000;
	selp.f32 	%f150, %f700, %f695, %p227;
	abs.f32 	%f701, %f738;
	setp.gt.f32 	%p228, %f701, 0f4B800000;
	add.f32 	%f702, %f150, 0f3F800000;
	selp.f32 	%f144, %f702, %f698, %p228;
	mov.f32 	%f147, %f127;
	mov.f32 	%f149, %f144;
	@%p127 bra 	$L__BB0_133;
// %bb.132:                             // %L975
	neg.f32 	%f149, %f150;
	neg.f32 	%f147, %f148;
	mov.f32 	%f148, %f127;
	mov.f32 	%f150, %f144;
$L__BB0_133:                            // %L977
	setp.gt.u32 	%p229, %r5, 15;
	mov.u32 	%r171, 999999999;
	@%p229 bra 	$L__BB0_186;
// %bb.134:                             // %L1007
	ld.param.u64 	%rd1, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9];
	shl.b32 	%r460, %r5, 4;
	and.b32  	%r461, %r460, 240;
	or.b32  	%r462, %r461, %r1;
	mul.wide.u32 	%rd91, %r462, 4;
	add.s64 	%rd92, %rd1, %rd91;
	ld.global.u32 	%r463, [%rd92];
	shl.b32 	%r464, %r463, 16;
	cvt.s32.s16 	%r86, %r463;
	shr.s32 	%r87, %r463, 16;
	or.b32  	%r465, %r464, 65535;
	setp.lt.u32 	%p230, %r465, 1114111;
	setp.lt.u32 	%p231, %r463, 1048576;
	and.pred  	%p232, %p230, %p231;
	@%p232 bra 	$L__BB0_185;
	bra.uni 	$L__BB0_135;
$L__BB0_185:                            // %L1247
	mul.lo.s32 	%r469, %r87, 546;
	mad.lo.s32 	%r171, %r86, 33, %r469;
$L__BB0_186:                            // %pass527
	add.f32 	%f207, %f746, %f746;
	mov.b32 	%r286, %f207;
	add.f32 	%f469, %f750, %f750;
	and.b32  	%r287, %r286, -2147483648;
	add.f32 	%f261, %f706, %f706;
	add.f32 	%f313, %f710, %f710;
	mov.b32 	%r383, %f469;
	or.b32  	%r288, %r287, 1056964608;
	mov.b32 	%r302, %f261;
	mov.b32 	%r324, %f313;
	and.b32  	%r384, %r383, -2147483648;
	add.f32 	%f521, %f726, %f726;
	add.f32 	%f571, %f730, %f730;
	mov.b32 	%f208, %r288;
	and.b32  	%r303, %r302, -2147483648;
	and.b32  	%r325, %r324, -2147483648;
	or.b32  	%r385, %r384, 1056964608;
	mov.b32 	%r397, %f521;
	mov.b32 	%r417, %f571;
	add.f32 	%f209, %f207, %f208;
	abs.f32 	%f211, %f207;
	or.b32  	%r304, %r303, 1056964608;
	or.b32  	%r326, %r325, 1056964608;
	mov.b32 	%f470, %r385;
	and.b32  	%r398, %r397, -2147483648;
	and.b32  	%r418, %r417, -2147483648;
	cvt.rzi.f32.f32 	%f210, %f209;
	setp.gt.f32 	%p40, %f211, 0f4B000000;
	mov.b32 	%f262, %r304;
	mov.b32 	%f314, %r326;
	add.f32 	%f471, %f469, %f470;
	abs.f32 	%f473, %f469;
	or.b32  	%r399, %r398, 1056964608;
	or.b32  	%r419, %r418, 1056964608;
	selp.f32 	%f212, %f207, %f210, %p40;
	cvt.rzi.f32.f32 	%f213, %f207;
	setp.lt.f32 	%p41, %f211, 0f3F000000;
	add.f32 	%f263, %f261, %f262;
	abs.f32 	%f265, %f261;
	add.f32 	%f315, %f313, %f314;
	abs.f32 	%f317, %f313;
	cvt.rzi.f32.f32 	%f472, %f471;
	setp.gt.f32 	%p142, %f473, 0f4B000000;
	mov.b32 	%f522, %r399;
	mov.b32 	%f572, %r419;
	selp.f32 	%f214, %f213, %f212, %p41;
	cvt.rzi.f32.f32 	%f264, %f263;
	setp.gt.f32 	%p60, %f265, 0f4B000000;
	cvt.rzi.f32.f32 	%f316, %f315;
	setp.gt.f32 	%p80, %f317, 0f4B000000;
	selp.f32 	%f474, %f469, %f472, %p142;
	cvt.rzi.f32.f32 	%f475, %f469;
	setp.lt.f32 	%p143, %f473, 0f3F000000;
	add.f32 	%f523, %f521, %f522;
	abs.f32 	%f525, %f521;
	add.f32 	%f573, %f571, %f572;
	abs.f32 	%f575, %f571;
	fma.rn.f32 	%f215, %f214, 0fBF000000, %f746;
	selp.f32 	%f266, %f261, %f264, %p60;
	cvt.rzi.f32.f32 	%f267, %f261;
	setp.lt.f32 	%p61, %f265, 0f3F000000;
	selp.f32 	%f318, %f313, %f316, %p80;
	cvt.rzi.f32.f32 	%f319, %f313;
	setp.lt.f32 	%p81, %f317, 0f3F000000;
	selp.f32 	%f476, %f475, %f474, %p143;
	cvt.rzi.f32.f32 	%f524, %f523;
	setp.gt.f32 	%p162, %f525, 0f4B000000;
	cvt.rzi.f32.f32 	%f574, %f573;
	setp.gt.f32 	%p182, %f575, 0f4B000000;
	mul.f32 	%f216, %f215, %f215;
	selp.f32 	%f268, %f267, %f266, %p61;
	selp.f32 	%f320, %f319, %f318, %p81;
	fma.rn.f32 	%f477, %f476, 0fBF000000, %f750;
	selp.f32 	%f526, %f521, %f524, %p162;
	cvt.rzi.f32.f32 	%f527, %f521;
	setp.lt.f32 	%p163, %f525, 0f3F000000;
	selp.f32 	%f576, %f571, %f574, %p182;
	cvt.rzi.f32.f32 	%f577, %f571;
	setp.lt.f32 	%p183, %f575, 0f3F000000;
	fma.rn.f32 	%f217, %f216, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f218, %f216, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f269, %f268, 0fBF000000, %f706;
	fma.rn.f32 	%f321, %f320, 0fBF000000, %f710;
	mul.f32 	%f478, %f477, %f477;
	selp.f32 	%f528, %f527, %f526, %p163;
	selp.f32 	%f578, %f577, %f576, %p183;
	cvt.rzi.s32.f32 	%r289, %f214;
	fma.rn.f32 	%f219, %f217, %f216, 0fC0A55DF6;
	fma.rn.f32 	%f220, %f218, %f216, 0f4081E0CF;
	fma.rn.f32 	%f221, %f216, %f215, 0f00000000;
	mul.f32 	%f270, %f269, %f269;
	mul.f32 	%f322, %f321, %f321;
	fma.rn.f32 	%f479, %f478, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f480, %f478, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f529, %f528, 0fBF000000, %f726;
	fma.rn.f32 	%f579, %f578, 0fBF000000, %f730;
	fma.rn.f32 	%f222, %f220, %f216, 0fC09DE9E6;
	fma.rn.f32 	%f223, %f219, %f221, 0f00000000;
	and.b32  	%r290, %r289, 1;
	fma.rn.f32 	%f271, %f270, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f272, %f270, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f323, %f322, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f324, %f322, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r386, %f476;
	fma.rn.f32 	%f481, %f479, %f478, 0fC0A55DF6;
	fma.rn.f32 	%f482, %f480, %f478, 0f4081E0CF;
	fma.rn.f32 	%f483, %f478, %f477, 0f00000000;
	mul.f32 	%f530, %f529, %f529;
	mul.f32 	%f580, %f579, %f579;
	fma.rn.f32 	%f224, %f222, %f216, 0f3F800000;
	fma.rn.f32 	%f225, %f215, 0f40490FDB, %f223;
	setp.eq.b32 	%p42, %r290, 1;
	cvt.rzi.s32.f32 	%r305, %f268;
	fma.rn.f32 	%f273, %f271, %f270, 0fC0A55DF6;
	fma.rn.f32 	%f274, %f272, %f270, 0f4081E0CF;
	fma.rn.f32 	%f275, %f270, %f269, 0f00000000;
	cvt.rzi.s32.f32 	%r327, %f320;
	fma.rn.f32 	%f325, %f323, %f322, 0fC0A55DF6;
	fma.rn.f32 	%f326, %f324, %f322, 0f4081E0CF;
	fma.rn.f32 	%f327, %f322, %f321, 0f00000000;
	fma.rn.f32 	%f484, %f482, %f478, 0fC09DE9E6;
	fma.rn.f32 	%f485, %f481, %f483, 0f00000000;
	and.b32  	%r387, %r386, 1;
	fma.rn.f32 	%f531, %f530, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f532, %f530, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f581, %f580, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f582, %f580, 0f3E684E12, 0fBFAAD2E0;
	selp.f32 	%f226, %f224, %f225, %p42;
	and.b32  	%r291, %r289, 2;
	fma.rn.f32 	%f276, %f274, %f270, 0fC09DE9E6;
	fma.rn.f32 	%f277, %f273, %f275, 0f00000000;
	and.b32  	%r306, %r305, 1;
	fma.rn.f32 	%f328, %f326, %f322, 0fC09DE9E6;
	fma.rn.f32 	%f329, %f325, %f327, 0f00000000;
	and.b32  	%r328, %r327, 1;
	fma.rn.f32 	%f486, %f484, %f478, 0f3F800000;
	fma.rn.f32 	%f487, %f477, 0f40490FDB, %f485;
	setp.eq.b32 	%p144, %r387, 1;
	cvt.rzi.s32.f32 	%r400, %f528;
	fma.rn.f32 	%f533, %f531, %f530, 0fC0A55DF6;
	fma.rn.f32 	%f534, %f532, %f530, 0f4081E0CF;
	fma.rn.f32 	%f535, %f530, %f529, 0f00000000;
	cvt.rzi.s32.f32 	%r420, %f578;
	fma.rn.f32 	%f583, %f581, %f580, 0fC0A55DF6;
	fma.rn.f32 	%f584, %f582, %f580, 0f4081E0CF;
	fma.rn.f32 	%f585, %f580, %f579, 0f00000000;
	setp.eq.s32 	%p43, %r291, 0;
	neg.f32 	%f228, %f226;
	add.s32 	%r292, %r289, 1;
	cvt.rzi.f32.f32 	%f233, %f746;
	fma.rn.f32 	%f278, %f276, %f270, 0f3F800000;
	fma.rn.f32 	%f279, %f269, 0f40490FDB, %f277;
	setp.eq.b32 	%p62, %r306, 1;
	fma.rn.f32 	%f330, %f328, %f322, 0f3F800000;
	fma.rn.f32 	%f331, %f321, 0f40490FDB, %f329;
	setp.eq.b32 	%p82, %r328, 1;
	selp.f32 	%f488, %f486, %f487, %p144;
	and.b32  	%r388, %r386, 2;
	fma.rn.f32 	%f536, %f534, %f530, 0fC09DE9E6;
	fma.rn.f32 	%f537, %f533, %f535, 0f00000000;
	and.b32  	%r401, %r400, 1;
	fma.rn.f32 	%f586, %f584, %f580, 0fC09DE9E6;
	fma.rn.f32 	%f587, %f583, %f585, 0f00000000;
	and.b32  	%r421, %r420, 1;
	selp.f32 	%f227, %f225, %f224, %p42;
	selp.f32 	%f229, %f226, %f228, %p43;
	and.b32  	%r293, %r292, 2;
	setp.eq.f32 	%p45, %f233, %f746;
	mul.f32 	%f234, %f746, 0f00000000;
	selp.f32 	%f280, %f278, %f279, %p62;
	and.b32  	%r307, %r305, 2;
	selp.f32 	%f332, %f330, %f331, %p82;
	and.b32  	%r329, %r327, 2;
	setp.eq.s32 	%p145, %r388, 0;
	neg.f32 	%f490, %f488;
	add.s32 	%r389, %r386, 1;
	cvt.rzi.f32.f32 	%f495, %f750;
	fma.rn.f32 	%f538, %f536, %f530, 0f3F800000;
	fma.rn.f32 	%f539, %f529, 0f40490FDB, %f537;
	setp.eq.b32 	%p164, %r401, 1;
	fma.rn.f32 	%f588, %f586, %f580, 0f3F800000;
	fma.rn.f32 	%f589, %f579, 0f40490FDB, %f587;
	setp.eq.b32 	%p184, %r421, 1;
	setp.eq.s32 	%p44, %r293, 0;
	sub.f32 	%f231, %f230, %f227;
	selp.f32 	%f235, %f234, %f229, %p45;
	abs.f32 	%f236, %f746;
	setp.eq.s32 	%p63, %r307, 0;
	neg.f32 	%f282, %f280;
	add.s32 	%r308, %r305, 1;
	cvt.rzi.f32.f32 	%f287, %f706;
	setp.eq.s32 	%p83, %r329, 0;
	neg.f32 	%f334, %f332;
	add.s32 	%r330, %r327, 1;
	cvt.rzi.f32.f32 	%f339, %f710;
	selp.f32 	%f489, %f487, %f486, %p144;
	selp.f32 	%f491, %f488, %f490, %p145;
	and.b32  	%r390, %r389, 2;
	setp.eq.f32 	%p147, %f495, %f750;
	mul.f32 	%f496, %f750, 0f00000000;
	selp.f32 	%f540, %f538, %f539, %p164;
	and.b32  	%r402, %r400, 2;
	selp.f32 	%f590, %f588, %f589, %p184;
	and.b32  	%r422, %r420, 2;
	selp.f32 	%f232, %f227, %f231, %p44;
	setp.gt.f32 	%p46, %f236, 0f4B800000;
	add.f32 	%f237, %f235, 0f3F800000;
	selp.f32 	%f281, %f279, %f278, %p62;
	selp.f32 	%f283, %f280, %f282, %p63;
	and.b32  	%r309, %r308, 2;
	setp.eq.f32 	%p65, %f287, %f706;
	mul.f32 	%f288, %f706, 0f00000000;
	selp.f32 	%f333, %f331, %f330, %p82;
	selp.f32 	%f335, %f332, %f334, %p83;
	and.b32  	%r331, %r330, 2;
	setp.eq.f32 	%p85, %f339, %f710;
	mul.f32 	%f340, %f710, 0f00000000;
	setp.eq.s32 	%p146, %r390, 0;
	sub.f32 	%f493, %f230, %f489;
	selp.f32 	%f497, %f496, %f491, %p147;
	abs.f32 	%f498, %f750;
	setp.eq.s32 	%p165, %r402, 0;
	neg.f32 	%f542, %f540;
	add.s32 	%r403, %r400, 1;
	cvt.rzi.f32.f32 	%f547, %f726;
	setp.eq.s32 	%p185, %r422, 0;
	neg.f32 	%f592, %f590;
	add.s32 	%r423, %r420, 1;
	cvt.rzi.f32.f32 	%f597, %f730;
	selp.f32 	%f238, %f237, %f232, %p46;
	setp.eq.s32 	%p64, %r309, 0;
	sub.f32 	%f285, %f230, %f281;
	selp.f32 	%f16, %f288, %f283, %p65;
	abs.f32 	%f289, %f706;
	setp.eq.s32 	%p84, %r331, 0;
	sub.f32 	%f337, %f230, %f333;
	selp.f32 	%f341, %f340, %f335, %p85;
	abs.f32 	%f342, %f710;
	selp.f32 	%f494, %f489, %f493, %p146;
	setp.gt.f32 	%p148, %f498, 0f4B800000;
	add.f32 	%f499, %f497, 0f3F800000;
	selp.f32 	%f541, %f539, %f538, %p164;
	selp.f32 	%f543, %f540, %f542, %p165;
	and.b32  	%r404, %r403, 2;
	setp.eq.f32 	%p167, %f547, %f726;
	mul.f32 	%f548, %f726, 0f00000000;
	selp.f32 	%f591, %f589, %f588, %p184;
	selp.f32 	%f593, %f590, %f592, %p185;
	and.b32  	%r424, %r423, 2;
	setp.eq.f32 	%p187, %f597, %f730;
	mul.f32 	%f598, %f730, 0f00000000;
	mov.b32 	%r282, %f238;
	mov.b32 	%r285, %f235;
	selp.f32 	%f286, %f281, %f285, %p64;
	setp.gt.f32 	%p66, %f289, 0f4B800000;
	add.f32 	%f290, %f16, 0f3F800000;
	selp.f32 	%f338, %f333, %f337, %p84;
	setp.gt.f32 	%p86, %f342, 0f4B800000;
	add.f32 	%f343, %f341, 0f3F800000;
	selp.f32 	%f500, %f499, %f494, %p148;
	setp.eq.s32 	%p166, %r404, 0;
	sub.f32 	%f545, %f230, %f541;
	selp.f32 	%f94, %f548, %f543, %p167;
	abs.f32 	%f549, %f726;
	setp.eq.s32 	%p186, %r424, 0;
	sub.f32 	%f595, %f230, %f591;
	selp.f32 	%f599, %f598, %f593, %p187;
	abs.f32 	%f600, %f730;
	ld.param.u64 	%rd2, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10];
	ld.param.u64 	%rd3, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_11];
	ld.param.u64 	%rd4, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_12];
	xor.b32  	%r281, %r285, -2147483648;
	selp.f32 	%f17, %f290, %f286, %p66;
	selp.f32 	%f344, %f343, %f338, %p86;
	mov.b32 	%r379, %f500;
	mov.b32 	%r382, %f497;
	selp.f32 	%f546, %f541, %f545, %p166;
	setp.gt.f32 	%p168, %f549, 0f4B800000;
	add.f32 	%f550, %f94, 0f3F800000;
	selp.f32 	%f596, %f591, %f595, %p186;
	setp.gt.f32 	%p188, %f600, 0f4B800000;
	add.f32 	%f601, %f599, 0f3F800000;
	// begin inline asm
	cvt.rn.f16x2.f32 %r280, %r282, %r281;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r283, %r285, %r282;
	// end inline asm
	mov.b32 	%r320, %f344;
	mov.b32 	%r319, %f17;
	mov.b32 	%r323, %f341;
	mov.b32 	%r322, %f16;
	mov.b32 	%r366, %f75;
	mov.b32 	%r367, %f77;
	mov.b32 	%r369, %f76;
	mov.b32 	%r370, %f78;
	xor.b32  	%r378, %r382, -2147483648;
	selp.f32 	%f95, %f550, %f546, %p168;
	selp.f32 	%f602, %f601, %f596, %p188;
	// begin inline asm
	cvt.rn.f16x2.f32 %r318, %r320, %r319;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r321, %r323, %r322;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r365, %r367, %r366;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r368, %r370, %r369;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r377, %r379, %r378;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r380, %r382, %r379;
	// end inline asm
	mov.b32 	%r413, %f602;
	mov.b32 	%r412, %f95;
	mov.b32 	%r416, %f599;
	mov.b32 	%r415, %f94;
	// begin inline asm
	cvt.rn.f16x2.f32 %r411, %r413, %r412;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r414, %r416, %r415;
	// end inline asm
	mov.b32 	%r454, %f147;
	mov.b32 	%r455, %f149;
	// begin inline asm
	cvt.rn.f16x2.f32 %r453, %r455, %r454;
	// end inline asm
	mov.b32 	%r457, %f148;
	mov.b32 	%r458, %f150;
	// begin inline asm
	cvt.rn.f16x2.f32 %r456, %r458, %r457;
	// end inline asm
	shl.b32 	%r471, %r5, 6;
	and.b32  	%r472, %r471, 192;
	and.b32  	%r473, %r147, 1;
	shr.u32 	%r474, %r5, 3;
	and.b32  	%r475, %r474, 2;
	or.b32  	%r476, %r473, %r475;
	shl.b32 	%r477, %r476, 4;
	bfe.u32 	%r478, %r5, 3, 1;
	shl.b32 	%r479, %r1, 1;
	and.b32  	%r480, %r479, 14;
	or.b32  	%r481, %r478, %r480;
	or.b32  	%r482, %r477, %r472;
	or.b32  	%r483, %r482, %r481;
	or.b32  	%r484, %r483, %r4;
	mul.wide.u32 	%rd98, %r484, 4;
	add.s64 	%rd99, %rd2, %rd98;
	ld.global.u32 	%r172, [%rd99];
	ld.global.u32 	%r173, [%rd99+1024];
	shl.b32 	%r485, %r250, 16;
	shl.b32 	%r486, %r254, 7;
	add.s32 	%r174, %r486, %r485;
	shl.b32 	%r487, %r5, 2;
	and.b32  	%r175, %r487, 60;
	and.b32  	%r176, %r487, 64;
	shl.b32 	%r177, %r3, 7;
	and.b32  	%r178, %r5, 16;
	shr.u32 	%r488, %r5, 4;
	and.b32  	%r489, %r159, 30;
	or.b32  	%r490, %r489, %r488;
	mul.lo.s32 	%r491, %r490, 257;
	and.b32  	%r492, %r2, 224;
	shr.u32 	%r493, %r1, 3;
	mad.lo.s32 	%r494, %r493, 257, %r492;
	or.b32  	%r495, %r493, 2;
	mad.lo.s32 	%r496, %r495, 257, %r492;
	or.b32  	%r497, %r493, 4;
	mad.lo.s32 	%r498, %r497, 257, %r492;
	or.b32  	%r499, %r493, 6;
	mad.lo.s32 	%r500, %r499, 257, %r492;
	or.b32  	%r501, %r493, 8;
	mad.lo.s32 	%r502, %r501, 257, %r492;
	or.b32  	%r503, %r493, 10;
	mad.lo.s32 	%r504, %r503, 257, %r492;
	or.b32  	%r505, %r493, 12;
	mad.lo.s32 	%r506, %r505, 257, %r492;
	or.b32  	%r507, %r493, 14;
	mad.lo.s32 	%r508, %r507, 257, %r492;
	or.b32  	%r509, %r493, 16;
	mad.lo.s32 	%r510, %r509, 257, %r492;
	or.b32  	%r511, %r493, 18;
	mad.lo.s32 	%r512, %r511, 257, %r492;
	or.b32  	%r513, %r493, 20;
	mad.lo.s32 	%r514, %r513, 257, %r492;
	or.b32  	%r515, %r493, 22;
	mad.lo.s32 	%r516, %r515, 257, %r492;
	or.b32  	%r517, %r493, 24;
	mad.lo.s32 	%r518, %r517, 257, %r492;
	or.b32  	%r519, %r493, 26;
	mad.lo.s32 	%r520, %r519, 257, %r492;
	or.b32  	%r521, %r493, 28;
	mad.lo.s32 	%r522, %r521, 257, %r492;
	or.b32  	%r523, %r493, 30;
	mad.lo.s32 	%r524, %r523, 257, %r492;
	mul.lo.s32 	%r525, %r146, 2184;
	mad.lo.s32 	%r526, %r476, 546, %r525;
	mad.lo.s32 	%r527, %r481, 33, %r526;
	setp.lt.u32 	%p234, %r5, 4;
	setp.eq.s32 	%p235, %r147, 4;
	setp.eq.s32 	%p236, %r147, 5;
	and.b32  	%r528, %r5, 1;
	neg.s32 	%r529, %r528;
	and.b32  	%r530, %r529, 2064;
	bfe.s32 	%r531, %r5, 3, 1;
	and.b32  	%r532, %r5, 8;
	setp.eq.s32 	%p237, %r532, 0;
	and.b32  	%r533, %r531, 258;
	selp.b32 	%r534, 0, 1032, %p127;
	bfe.s32 	%r535, %r5, 2, 1;
	and.b32  	%r536, %r535, 516;
	or.b32  	%r537, %r480, %r488;
	or.b32  	%r538, %r533, %r530;
	or.b32  	%r539, %r538, %r534;
	or.b32  	%r540, %r539, %r536;
	add.s32 	%r179, %r540, %r537;
	and.b32  	%r541, %r1, 1;
	neg.s32 	%r542, %r541;
	and.b32  	%r543, %r542, 2064;
	and.b32  	%r544, %r487, 12;
	mul.lo.s32 	%r545, %r493, 258;
	bfe.s32 	%r546, %r1, 1, 1;
	and.b32  	%r547, %r1, 2;
	setp.eq.s32 	%p238, %r547, 0;
	and.b32  	%r548, %r546, 1032;
	bfe.s32 	%r549, %r1, 2, 1;
	and.b32  	%r550, %r1, 4;
	setp.eq.s32 	%p239, %r550, 0;
	and.b32  	%r551, %r549, 516;
	and.b32  	%r552, %r531, 4144;
	or.b32  	%r553, %r543, %r476;
	add.s32 	%r554, %r545, %r544;
	add.s32 	%r555, %r554, %r548;
	add.s32 	%r556, %r555, %r551;
	add.s32 	%r557, %r556, %r552;
	add.s32 	%r558, %r557, %r553;
	mul.wide.u32 	%rd100, %r558, 4;
	mov.u64 	%rd101, shmem;
	add.s64 	%rd16, %rd101, %rd100;
	cvt.u64.u32 	%rd102, %r553;
	selp.b64 	%rd103, 0, 4144, %p237;
	selp.b64 	%rd104, 0, 516, %p239;
	selp.b64 	%rd105, 0, 1032, %p238;
	cvt.u64.u32 	%rd106, %r545;
	cvt.u64.u32 	%rd107, %r544;
	add.s64 	%rd108, %rd107, %rd106;
	add.s64 	%rd109, %rd108, %rd105;
	add.s64 	%rd110, %rd109, %rd104;
	add.s64 	%rd111, %rd110, %rd103;
	add.s64 	%rd112, %rd111, %rd102;
	shl.b64 	%rd113, %rd112, 2;
	add.s64 	%rd17, %rd101, %rd113;
	add.s32 	%r559, %r554, %r543;
	add.s32 	%r560, %r559, %r476;
	add.s32 	%r561, %r560, %r548;
	add.s32 	%r562, %r561, %r551;
	add.s32 	%r563, %r562, %r552;
	shl.b32 	%r564, %r252, 20;
	shl.b32 	%r565, %r256, 9;
	add.s32 	%r566, %r565, %r564;
	and.b32  	%r567, %r5, 15;
	or.b32  	%r568, %r2, %r178;
	or.b32  	%r569, %r567, %r4;
	or.b32  	%r180, %r569, %r568;
	cvt.s64.s32 	%rd18, %r566;
	add.s32 	%r570, %r1, %r491;
	mul.wide.u32 	%rd114, %r570, 4;
	add.s64 	%rd19, %rd101, %rd114;
	cvt.u64.u32 	%rd115, %r1;
	cvt.u64.u32 	%rd20, %r491;
	add.s64 	%rd116, %rd20, %rd115;
	shl.b64 	%rd117, %rd116, 2;
	add.s64 	%rd21, %rd101, %rd117;
	add.s32 	%r571, %r494, %r5;
	mul.wide.u32 	%rd118, %r571, 4;
	add.s64 	%rd22, %rd101, %rd118;
	add.s32 	%r572, %r496, %r5;
	mul.wide.u32 	%rd119, %r572, 4;
	add.s64 	%rd23, %rd101, %rd119;
	add.s32 	%r573, %r498, %r5;
	mul.wide.u32 	%rd120, %r573, 4;
	add.s64 	%rd24, %rd101, %rd120;
	add.s32 	%r574, %r500, %r5;
	mul.wide.u32 	%rd121, %r574, 4;
	add.s64 	%rd25, %rd101, %rd121;
	add.s32 	%r575, %r502, %r5;
	mul.wide.u32 	%rd122, %r575, 4;
	add.s64 	%rd26, %rd101, %rd122;
	add.s32 	%r576, %r504, %r5;
	mul.wide.u32 	%rd123, %r576, 4;
	add.s64 	%rd27, %rd101, %rd123;
	add.s32 	%r577, %r506, %r5;
	mul.wide.u32 	%rd124, %r577, 4;
	add.s64 	%rd28, %rd101, %rd124;
	add.s32 	%r578, %r508, %r5;
	mul.wide.u32 	%rd125, %r578, 4;
	add.s64 	%rd29, %rd101, %rd125;
	add.s32 	%r579, %r510, %r5;
	mul.wide.u32 	%rd126, %r579, 4;
	add.s64 	%rd30, %rd101, %rd126;
	add.s32 	%r580, %r512, %r5;
	mul.wide.u32 	%rd127, %r580, 4;
	add.s64 	%rd31, %rd101, %rd127;
	add.s32 	%r581, %r514, %r5;
	mul.wide.u32 	%rd128, %r581, 4;
	add.s64 	%rd32, %rd101, %rd128;
	add.s32 	%r582, %r516, %r5;
	mul.wide.u32 	%rd129, %r582, 4;
	add.s64 	%rd33, %rd101, %rd129;
	add.s32 	%r583, %r518, %r5;
	mul.wide.u32 	%rd130, %r583, 4;
	add.s64 	%rd34, %rd101, %rd130;
	add.s32 	%r584, %r520, %r5;
	mul.wide.u32 	%rd131, %r584, 4;
	add.s64 	%rd35, %rd101, %rd131;
	add.s32 	%r585, %r522, %r5;
	mul.wide.u32 	%rd132, %r585, 4;
	add.s64 	%rd36, %rd101, %rd132;
	add.s32 	%r586, %r524, %r5;
	mul.wide.u32 	%rd133, %r586, 4;
	add.s64 	%rd37, %rd101, %rd133;
	add.s32 	%r587, %r527, %r493;
	mul.wide.u32 	%rd134, %r587, 4;
	add.s64 	%rd38, %rd101, %rd134;
	add.s32 	%r588, %r527, %r495;
	mul.wide.u32 	%rd135, %r588, 4;
	add.s64 	%rd39, %rd101, %rd135;
	add.s32 	%r589, %r527, %r497;
	mul.wide.u32 	%rd136, %r589, 4;
	add.s64 	%rd40, %rd101, %rd136;
	add.s32 	%r590, %r527, %r499;
	mul.wide.u32 	%rd137, %r590, 4;
	add.s64 	%rd41, %rd101, %rd137;
	add.s32 	%r591, %r527, %r501;
	mul.wide.u32 	%rd138, %r591, 4;
	add.s64 	%rd42, %rd101, %rd138;
	add.s32 	%r592, %r527, %r503;
	mul.wide.u32 	%rd139, %r592, 4;
	add.s64 	%rd43, %rd101, %rd139;
	add.s32 	%r593, %r527, %r505;
	mul.wide.u32 	%rd140, %r593, 4;
	add.s64 	%rd44, %rd101, %rd140;
	add.s32 	%r594, %r527, %r507;
	mul.wide.u32 	%rd141, %r594, 4;
	add.s64 	%rd45, %rd101, %rd141;
	add.s32 	%r595, %r527, %r509;
	mul.wide.u32 	%rd142, %r595, 4;
	add.s64 	%rd46, %rd101, %rd142;
	add.s32 	%r596, %r527, %r511;
	mul.wide.u32 	%rd143, %r596, 4;
	add.s64 	%rd47, %rd101, %rd143;
	add.s32 	%r597, %r527, %r513;
	mul.wide.u32 	%rd144, %r597, 4;
	add.s64 	%rd48, %rd101, %rd144;
	add.s32 	%r598, %r527, %r515;
	mul.wide.u32 	%rd145, %r598, 4;
	add.s64 	%rd49, %rd101, %rd145;
	add.s32 	%r599, %r527, %r517;
	mul.wide.u32 	%rd146, %r599, 4;
	add.s64 	%rd50, %rd101, %rd146;
	add.s32 	%r600, %r527, %r519;
	mul.wide.u32 	%rd147, %r600, 4;
	add.s64 	%rd51, %rd101, %rd147;
	add.s32 	%r601, %r527, %r521;
	mul.wide.u32 	%rd148, %r601, 4;
	add.s64 	%rd52, %rd101, %rd148;
	add.s32 	%r602, %r527, %r523;
	mul.wide.u32 	%rd149, %r602, 4;
	add.s64 	%rd53, %rd101, %rd149;
	add.s32 	%r603, %r147, -1;
	setp.lt.u32 	%p240, %r603, 3;
	or.pred  	%p241, %p234, %p240;
	or.pred  	%p242, %p241, %p235;
	and.b32  	%r604, %r5, 24;
	setp.eq.s32 	%p243, %r604, 24;
	or.pred  	%p244, %p236, %p243;
	selp.b32 	%r181, 1145324612, -286331154, %p241;
	or.pred  	%p1, %p242, %p244;
	shl.b32 	%r182, %r493, 5;
	add.s32 	%r605, %r179, %r182;
	mul.wide.u32 	%rd150, %r605, 4;
	add.s64 	%rd54, %rd101, %rd150;
	cvt.u64.u32 	%rd151, %r182;
	cvt.u64.u32 	%rd152, %r537;
	cvt.u64.u32 	%rd153, %r540;
	add.s64 	%rd55, %rd153, %rd152;
	add.s64 	%rd154, %rd55, %rd151;
	shl.b64 	%rd155, %rd154, 2;
	add.s64 	%rd58, %rd101, %rd155;
	shl.b32 	%r606, %r495, 5;
	add.s32 	%r607, %r179, %r606;
	mul.wide.u32 	%rd156, %r607, 4;
	add.s64 	%rd59, %rd101, %rd156;
	cvt.u64.u32 	%rd157, %r606;
	add.s64 	%rd158, %rd55, %rd157;
	shl.b64 	%rd159, %rd158, 2;
	add.s64 	%rd61, %rd101, %rd159;
	shl.b32 	%r608, %r497, 5;
	add.s32 	%r609, %r179, %r608;
	mul.wide.u32 	%rd160, %r609, 4;
	add.s64 	%rd62, %rd101, %rd160;
	cvt.u64.u32 	%rd161, %r608;
	add.s64 	%rd162, %rd55, %rd161;
	shl.b64 	%rd163, %rd162, 2;
	add.s64 	%rd64, %rd101, %rd163;
	shl.b32 	%r610, %r499, 5;
	add.s32 	%r611, %r179, %r610;
	mul.wide.u32 	%rd164, %r611, 4;
	add.s64 	%rd65, %rd101, %rd164;
	cvt.u64.u32 	%rd165, %r610;
	add.s64 	%rd166, %rd55, %rd165;
	shl.b64 	%rd167, %rd166, 2;
	add.s64 	%rd67, %rd101, %rd167;
	add.s32 	%r612, %r563, 32;
	mul.wide.u32 	%rd168, %r612, 4;
	add.s64 	%rd68, %rd101, %rd168;
	add.s32 	%r613, %r563, 48;
	mul.wide.u32 	%rd169, %r613, 4;
	add.s64 	%rd69, %rd101, %rd169;
	add.s32 	%r614, %r563, 64;
	mul.wide.u32 	%rd170, %r614, 4;
	add.s64 	%rd70, %rd101, %rd170;
	add.s32 	%r615, %r563, 80;
	mul.wide.u32 	%rd171, %r615, 4;
	add.s64 	%rd71, %rd101, %rd171;
	add.s32 	%r616, %r563, 96;
	mul.wide.u32 	%rd172, %r616, 4;
	add.s64 	%rd72, %rd101, %rd172;
	add.s32 	%r617, %r563, 112;
	mul.wide.u32 	%rd173, %r617, 4;
	add.s64 	%rd73, %rd101, %rd173;
	add.s32 	%r618, %r563, 128;
	mul.wide.u32 	%rd174, %r618, 4;
	add.s64 	%rd74, %rd101, %rd174;
	add.s32 	%r619, %r563, 144;
	mul.wide.u32 	%rd175, %r619, 4;
	add.s64 	%rd75, %rd101, %rd175;
	add.s32 	%r620, %r563, 160;
	mul.wide.u32 	%rd176, %r620, 4;
	add.s64 	%rd76, %rd101, %rd176;
	add.s32 	%r621, %r563, 176;
	mul.wide.u32 	%rd177, %r621, 4;
	add.s64 	%rd77, %rd101, %rd177;
	add.s32 	%r622, %r563, 192;
	mul.wide.u32 	%rd178, %r622, 4;
	add.s64 	%rd78, %rd101, %rd178;
	add.s32 	%r623, %r563, 208;
	mul.wide.u32 	%rd179, %r623, 4;
	add.s64 	%rd79, %rd101, %rd179;
	add.s32 	%r624, %r563, 224;
	mul.wide.u32 	%rd180, %r624, 4;
	add.s64 	%rd80, %rd101, %rd180;
	add.s32 	%r625, %r563, 240;
	mul.wide.u32 	%rd181, %r625, 4;
	add.s64 	%rd81, %rd101, %rd181;
	mov.u32 	%r89, 0;
	setp.eq.s32 	%p246, %r178, 0;
	mov.u16 	%rs38, 25600;
	mov.u16 	%rs40, 21504;
	mov.u16 	%rs44, 18432;
	mov.u32 	%r3411, %r89;
	mov.u32 	%r3412, %r89;
	mov.u32 	%r3413, %r89;
	bra.uni 	$L__BB0_187;
$L__BB0_158:                            // %L46133
                                        //   in Loop: Header=BB0_187 Depth=1
	add.s32 	%r145, %r89, 64;
	setp.ne.s32 	%p295, %r89, 4032;
	mov.u32 	%r89, %r145;
	@%p295 bra 	$L__BB0_187;
	bra.uni 	$L__BB0_159;
$L__BB0_187:                            // %L1602
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_205 Depth 2
                                        //     Child Loop BB0_155 Depth 2
	add.s32 	%r626, %r89, %r250;
	setp.lt.s32 	%p245, %r626, %r251;
	@%p245 bra 	$L__BB0_188;
	bra.uni 	$L__BB0_159;
$L__BB0_188:                            // %pass780
                                        //   in Loop: Header=BB0_187 Depth=1
	cvt.u32.u64 	%r819, %rd20;
	or.b32  	%r820, %r89, %r1;
	shl.b32 	%r821, %r820, 16;
	and.b32  	%r822, %r821, 265224192;
	or.b32  	%r823, %r822, %r175;
	or.b32  	%r824, %r823, %r176;
	or.b32  	%r825, %r824, %r177;
	add.s32 	%r826, %r174, %r825;
	shr.s32 	%r827, %r826, 31;
	shr.u32 	%r828, %r827, 4;
	add.s32 	%r829, %r826, %r828;
	shr.s32 	%r830, %r829, 28;
	setp.lt.s32 	%p247, %r826, 0;
	and.b32  	%r831, %r829, -268435456;
	setp.ne.s32 	%p248, %r831, %r826;
	and.pred  	%p249, %p247, %p248;
	selp.u32 	%r832, 1, 0, %p249;
	sub.s32 	%r833, %r832, %r830;
	shl.b32 	%r834, %r833, 28;
	add.s32 	%r835, %r834, %r826;
	mul.wide.s32 	%rd182, %r835, 4;
	add.s64 	%rd183, %rd3, %rd182;
	ld.global.v4.u32 	{%r836, %r837, %r838, %r839}, [%rd183];
	or.b32  	%r840, %r820, 16;
	shl.b32 	%r841, %r840, 16;
	and.b32  	%r842, %r841, 266272768;
	or.b32  	%r843, %r842, %r175;
	or.b32  	%r844, %r843, %r176;
	or.b32  	%r845, %r844, %r177;
	add.s32 	%r846, %r174, %r845;
	shr.s32 	%r847, %r846, 31;
	shr.u32 	%r848, %r847, 4;
	add.s32 	%r849, %r846, %r848;
	shr.s32 	%r850, %r849, 28;
	setp.lt.s32 	%p250, %r846, 0;
	and.b32  	%r851, %r849, -268435456;
	setp.ne.s32 	%p251, %r851, %r846;
	and.pred  	%p252, %p250, %p251;
	selp.u32 	%r852, 1, 0, %p252;
	sub.s32 	%r853, %r852, %r850;
	shl.b32 	%r854, %r853, 28;
	add.s32 	%r855, %r854, %r846;
	mul.wide.s32 	%rd184, %r855, 4;
	add.s64 	%rd185, %rd3, %rd184;
	ld.global.v4.u32 	{%r856, %r857, %r858, %r859}, [%rd185];
	and.b32  	%r860, %r89, 4032;
	or.b32  	%r861, %r1, %r860;
	shl.b32 	%r862, %r861, 16;
	or.b32  	%r863, %r862, %r175;
	or.b32  	%r864, %r863, %r176;
	or.b32  	%r865, %r864, %r177;
	or.b32  	%r866, %r865, 2097152;
	add.s32 	%r867, %r174, %r866;
	shr.s32 	%r868, %r867, 31;
	shr.u32 	%r869, %r868, 4;
	add.s32 	%r870, %r867, %r869;
	shr.s32 	%r871, %r870, 28;
	setp.lt.s32 	%p253, %r867, 0;
	and.b32  	%r872, %r870, -268435456;
	setp.ne.s32 	%p254, %r872, %r867;
	and.pred  	%p255, %p253, %p254;
	selp.u32 	%r873, 1, 0, %p255;
	sub.s32 	%r874, %r873, %r871;
	shl.b32 	%r875, %r874, 28;
	add.s32 	%r876, %r875, %r867;
	mul.wide.s32 	%rd186, %r876, 4;
	add.s64 	%rd187, %rd3, %rd186;
	ld.global.v4.u32 	{%r877, %r878, %r879, %r880}, [%rd187];
	or.b32  	%r881, %r865, 3145728;
	add.s32 	%r882, %r174, %r881;
	shr.s32 	%r883, %r882, 31;
	shr.u32 	%r884, %r883, 4;
	add.s32 	%r885, %r882, %r884;
	shr.s32 	%r886, %r885, 28;
	setp.lt.s32 	%p256, %r882, 0;
	and.b32  	%r887, %r885, -268435456;
	setp.ne.s32 	%p257, %r887, %r882;
	and.pred  	%p258, %p256, %p257;
	selp.u32 	%r888, 1, 0, %p258;
	sub.s32 	%r889, %r888, %r886;
	shl.b32 	%r890, %r889, 28;
	add.s32 	%r891, %r890, %r882;
	mul.wide.s32 	%rd188, %r891, 4;
	add.s64 	%rd189, %rd3, %rd188;
	ld.global.v4.u32 	{%r892, %r893, %r894, %r895}, [%rd189];
	selp.b32 	%r896, %r838, %r836, %p246;
	shfl.sync.bfly.b32	%r897, %r896, 16, 31, -1;
	selp.b32 	%r629, %r836, %r897, %p246;
	selp.b32 	%r634, %r897, %r838, %p246;
	selp.b32 	%r898, %r839, %r837, %p246;
	shfl.sync.bfly.b32	%r899, %r898, 16, 31, -1;
	selp.b32 	%r637, %r837, %r899, %p246;
	selp.b32 	%r642, %r899, %r839, %p246;
	selp.b32 	%r900, %r858, %r856, %p246;
	shfl.sync.bfly.b32	%r901, %r900, 16, 31, -1;
	selp.b32 	%r645, %r856, %r901, %p246;
	selp.b32 	%r650, %r901, %r858, %p246;
	selp.b32 	%r902, %r859, %r857, %p246;
	shfl.sync.bfly.b32	%r903, %r902, 16, 31, -1;
	selp.b32 	%r653, %r857, %r903, %p246;
	selp.b32 	%r658, %r903, %r859, %p246;
	selp.b32 	%r904, %r879, %r877, %p246;
	shfl.sync.bfly.b32	%r905, %r904, 16, 31, -1;
	selp.b32 	%r661, %r877, %r905, %p246;
	selp.b32 	%r666, %r905, %r879, %p246;
	selp.b32 	%r906, %r880, %r878, %p246;
	shfl.sync.bfly.b32	%r907, %r906, 16, 31, -1;
	selp.b32 	%r669, %r878, %r907, %p246;
	selp.b32 	%r674, %r907, %r880, %p246;
	selp.b32 	%r908, %r894, %r892, %p246;
	shfl.sync.bfly.b32	%r909, %r908, 16, 31, -1;
	selp.b32 	%r677, %r892, %r909, %p246;
	selp.b32 	%r682, %r909, %r894, %p246;
	selp.b32 	%r910, %r895, %r893, %p246;
	shfl.sync.bfly.b32	%r911, %r910, 16, 31, -1;
	selp.b32 	%r685, %r893, %r911, %p246;
	selp.b32 	%r690, %r911, %r895, %p246;
	shl.b32 	%r630, %r634, 4;
	mov.u32 	%r628, 252645135;
	// begin inline asm
	lop3.b32 %r692, %r628, %r629, %r630, 202;
	// end inline asm
	shr.u32 	%r633, %r629, 4;
	// begin inline asm
	lop3.b32 %r708, %r628, %r633, %r634, 202;
	// end inline asm
	shl.b32 	%r638, %r642, 4;
	// begin inline asm
	lop3.b32 %r700, %r628, %r637, %r638, 202;
	// end inline asm
	shr.u32 	%r641, %r637, 4;
	// begin inline asm
	lop3.b32 %r716, %r628, %r641, %r642, 202;
	// end inline asm
	shl.b32 	%r646, %r650, 4;
	// begin inline asm
	lop3.b32 %r724, %r628, %r645, %r646, 202;
	// end inline asm
	shr.u32 	%r649, %r645, 4;
	// begin inline asm
	lop3.b32 %r740, %r628, %r649, %r650, 202;
	// end inline asm
	shl.b32 	%r654, %r658, 4;
	// begin inline asm
	lop3.b32 %r732, %r628, %r653, %r654, 202;
	// end inline asm
	shr.u32 	%r657, %r653, 4;
	// begin inline asm
	lop3.b32 %r748, %r628, %r657, %r658, 202;
	// end inline asm
	shl.b32 	%r662, %r666, 4;
	// begin inline asm
	lop3.b32 %r693, %r628, %r661, %r662, 202;
	// end inline asm
	shr.u32 	%r665, %r661, 4;
	// begin inline asm
	lop3.b32 %r709, %r628, %r665, %r666, 202;
	// end inline asm
	shl.b32 	%r670, %r674, 4;
	// begin inline asm
	lop3.b32 %r701, %r628, %r669, %r670, 202;
	// end inline asm
	shr.u32 	%r673, %r669, 4;
	// begin inline asm
	lop3.b32 %r717, %r628, %r673, %r674, 202;
	// end inline asm
	shl.b32 	%r678, %r682, 4;
	// begin inline asm
	lop3.b32 %r725, %r628, %r677, %r678, 202;
	// end inline asm
	shr.u32 	%r681, %r677, 4;
	// begin inline asm
	lop3.b32 %r741, %r628, %r681, %r682, 202;
	// end inline asm
	shl.b32 	%r686, %r690, 4;
	// begin inline asm
	lop3.b32 %r733, %r628, %r685, %r686, 202;
	// end inline asm
	shr.u32 	%r689, %r685, 4;
	// begin inline asm
	lop3.b32 %r749, %r628, %r689, %r690, 202;
	// end inline asm
	mov.u32 	%r694, 25152;
	// begin inline asm
	prmt.b32 %r756, %r692, %r693, %r694;
	// end inline asm
	mov.u32 	%r698, 29521;
	// begin inline asm
	prmt.b32 %r788, %r692, %r693, %r698;
	// end inline asm
	// begin inline asm
	prmt.b32 %r764, %r700, %r701, %r694;
	// end inline asm
	// begin inline asm
	prmt.b32 %r796, %r700, %r701, %r698;
	// end inline asm
	// begin inline asm
	prmt.b32 %r757, %r708, %r709, %r694;
	// end inline asm
	// begin inline asm
	prmt.b32 %r789, %r708, %r709, %r698;
	// end inline asm
	// begin inline asm
	prmt.b32 %r765, %r716, %r717, %r694;
	// end inline asm
	// begin inline asm
	prmt.b32 %r797, %r716, %r717, %r698;
	// end inline asm
	// begin inline asm
	prmt.b32 %r772, %r724, %r725, %r694;
	// end inline asm
	// begin inline asm
	prmt.b32 %r804, %r724, %r725, %r698;
	// end inline asm
	// begin inline asm
	prmt.b32 %r780, %r732, %r733, %r694;
	// end inline asm
	// begin inline asm
	prmt.b32 %r812, %r732, %r733, %r698;
	// end inline asm
	// begin inline asm
	prmt.b32 %r773, %r740, %r741, %r694;
	// end inline asm
	// begin inline asm
	prmt.b32 %r805, %r740, %r741, %r698;
	// end inline asm
	// begin inline asm
	prmt.b32 %r781, %r748, %r749, %r694;
	// end inline asm
	// begin inline asm
	prmt.b32 %r813, %r748, %r749, %r698;
	// end inline asm
	mov.u32 	%r814, 21520;
	// begin inline asm
	prmt.b32 %r755, %r756, %r757, %r814;
	// end inline asm
	mov.u32 	%r818, 30258;
	// begin inline asm
	prmt.b32 %r759, %r756, %r757, %r818;
	// end inline asm
	// begin inline asm
	prmt.b32 %r763, %r764, %r765, %r814;
	// end inline asm
	// begin inline asm
	prmt.b32 %r767, %r764, %r765, %r818;
	// end inline asm
	// begin inline asm
	prmt.b32 %r771, %r772, %r773, %r814;
	// end inline asm
	// begin inline asm
	prmt.b32 %r775, %r772, %r773, %r818;
	// end inline asm
	// begin inline asm
	prmt.b32 %r779, %r780, %r781, %r814;
	// end inline asm
	// begin inline asm
	prmt.b32 %r783, %r780, %r781, %r818;
	// end inline asm
	// begin inline asm
	prmt.b32 %r787, %r788, %r789, %r814;
	// end inline asm
	// begin inline asm
	prmt.b32 %r791, %r788, %r789, %r818;
	// end inline asm
	// begin inline asm
	prmt.b32 %r795, %r796, %r797, %r814;
	// end inline asm
	// begin inline asm
	prmt.b32 %r799, %r796, %r797, %r818;
	// end inline asm
	// begin inline asm
	prmt.b32 %r803, %r804, %r805, %r814;
	// end inline asm
	// begin inline asm
	prmt.b32 %r807, %r804, %r805, %r818;
	// end inline asm
	// begin inline asm
	prmt.b32 %r811, %r812, %r813, %r814;
	// end inline asm
	// begin inline asm
	prmt.b32 %r815, %r812, %r813, %r818;
	// end inline asm
	st.shared.u32 	[%rd19], %r755;
	st.shared.u32 	[%rd21+512], %r763;
	st.shared.u32 	[%rd21+256], %r759;
	st.shared.u32 	[%rd21+768], %r767;
	and.b32  	%r912, %r840, 31;
	add.s32 	%r913, %r912, %r819;
	mul.wide.u32 	%rd190, %r913, 4;
	add.s64 	%rd192, %rd101, %rd190;
	st.shared.u32 	[%rd192], %r771;
	cvt.u64.u32 	%rd193, %r912;
	add.s64 	%rd194, %rd20, %rd193;
	shl.b64 	%rd195, %rd194, 2;
	add.s64 	%rd196, %rd101, %rd195;
	st.shared.u32 	[%rd196+512], %r779;
	st.shared.u32 	[%rd196+256], %r775;
	st.shared.u32 	[%rd196+768], %r783;
	st.shared.u32 	[%rd21+128], %r787;
	st.shared.u32 	[%rd21+640], %r795;
	st.shared.u32 	[%rd21+384], %r791;
	st.shared.u32 	[%rd21+896], %r799;
	st.shared.u32 	[%rd196+128], %r803;
	st.shared.u32 	[%rd196+640], %r811;
	st.shared.u32 	[%rd196+384], %r807;
	st.shared.u32 	[%rd196+896], %r815;
	bar.sync 	0;
	ld.shared.u32 	%r183, [%rd22];
	ld.shared.u32 	%r184, [%rd23];
	ld.shared.u32 	%r185, [%rd24];
	ld.shared.u32 	%r186, [%rd25];
	ld.shared.u32 	%r187, [%rd26];
	ld.shared.u32 	%r188, [%rd27];
	ld.shared.u32 	%r189, [%rd28];
	ld.shared.u32 	%r190, [%rd29];
	ld.shared.u32 	%r191, [%rd30];
	ld.shared.u32 	%r192, [%rd31];
	ld.shared.u32 	%r193, [%rd32];
	ld.shared.u32 	%r194, [%rd33];
	ld.shared.u32 	%r195, [%rd34];
	ld.shared.u32 	%r196, [%rd35];
	ld.shared.u32 	%r197, [%rd36];
	ld.shared.u32 	%r198, [%rd37];
	bar.sync 	0;
	shfl.sync.idx.b32	%r199, %r171, 0, 31, -1;
	shfl.sync.idx.b32	%r200, %r171, 1, 31, -1;
	shfl.sync.idx.b32	%r201, %r171, 2, 31, -1;
	shfl.sync.idx.b32	%r202, %r171, 3, 31, -1;
	shfl.sync.idx.b32	%r203, %r171, 4, 31, -1;
	shfl.sync.idx.b32	%r204, %r171, 5, 31, -1;
	shfl.sync.idx.b32	%r205, %r171, 6, 31, -1;
	shfl.sync.idx.b32	%r206, %r171, 7, 31, -1;
	shfl.sync.idx.b32	%r207, %r171, 8, 31, -1;
	shfl.sync.idx.b32	%r208, %r171, 9, 31, -1;
	shfl.sync.idx.b32	%r209, %r171, 10, 31, -1;
	shfl.sync.idx.b32	%r210, %r171, 11, 31, -1;
	shfl.sync.idx.b32	%r211, %r171, 12, 31, -1;
	shfl.sync.idx.b32	%r212, %r171, 13, 31, -1;
	shfl.sync.idx.b32	%r213, %r171, 14, 31, -1;
	shfl.sync.idx.b32	%r214, %r171, 15, 31, -1;
	setp.eq.s32 	%p259, %r199, 999999999;
	@%p259 bra 	$L__BB0_136;
// %bb.189:                             // %pass3083
                                        //   in Loop: Header=BB0_187 Depth=1
	add.s32 	%r914, %r199, %r5;
	mul.wide.s32 	%rd197, %r914, 4;
	add.s64 	%rd199, %rd101, %rd197;
	st.shared.u32 	[%rd199], %r183;
	setp.eq.s32 	%p260, %r200, 999999999;
	@%p260 bra 	$L__BB0_137;
// %bb.190:                             // %pass3151
                                        //   in Loop: Header=BB0_187 Depth=1
	add.s32 	%r915, %r200, %r5;
	mul.wide.s32 	%rd200, %r915, 4;
	add.s64 	%rd202, %rd101, %rd200;
	st.shared.u32 	[%rd202], %r184;
	setp.eq.s32 	%p261, %r201, 999999999;
	@%p261 bra 	$L__BB0_138;
// %bb.191:                             // %pass3219
                                        //   in Loop: Header=BB0_187 Depth=1
	add.s32 	%r916, %r201, %r5;
	mul.wide.s32 	%rd203, %r916, 4;
	add.s64 	%rd205, %rd101, %rd203;
	st.shared.u32 	[%rd205], %r185;
	setp.eq.s32 	%p262, %r202, 999999999;
	@%p262 bra 	$L__BB0_139;
// %bb.192:                             // %pass3287
                                        //   in Loop: Header=BB0_187 Depth=1
	add.s32 	%r917, %r202, %r5;
	mul.wide.s32 	%rd206, %r917, 4;
	add.s64 	%rd208, %rd101, %rd206;
	st.shared.u32 	[%rd208], %r186;
	setp.eq.s32 	%p263, %r203, 999999999;
	@%p263 bra 	$L__BB0_140;
// %bb.193:                             // %pass3355
                                        //   in Loop: Header=BB0_187 Depth=1
	add.s32 	%r918, %r203, %r5;
	mul.wide.s32 	%rd209, %r918, 4;
	add.s64 	%rd211, %rd101, %rd209;
	st.shared.u32 	[%rd211], %r187;
	setp.eq.s32 	%p264, %r204, 999999999;
	@%p264 bra 	$L__BB0_141;
// %bb.194:                             // %pass3423
                                        //   in Loop: Header=BB0_187 Depth=1
	add.s32 	%r919, %r204, %r5;
	mul.wide.s32 	%rd212, %r919, 4;
	add.s64 	%rd214, %rd101, %rd212;
	st.shared.u32 	[%rd214], %r188;
	setp.eq.s32 	%p265, %r205, 999999999;
	@%p265 bra 	$L__BB0_142;
// %bb.195:                             // %pass3491
                                        //   in Loop: Header=BB0_187 Depth=1
	add.s32 	%r920, %r205, %r5;
	mul.wide.s32 	%rd215, %r920, 4;
	add.s64 	%rd217, %rd101, %rd215;
	st.shared.u32 	[%rd217], %r189;
	setp.eq.s32 	%p266, %r206, 999999999;
	@%p266 bra 	$L__BB0_143;
// %bb.196:                             // %pass3559
                                        //   in Loop: Header=BB0_187 Depth=1
	add.s32 	%r921, %r206, %r5;
	mul.wide.s32 	%rd218, %r921, 4;
	add.s64 	%rd220, %rd101, %rd218;
	st.shared.u32 	[%rd220], %r190;
	setp.eq.s32 	%p267, %r207, 999999999;
	@%p267 bra 	$L__BB0_144;
// %bb.197:                             // %pass3627
                                        //   in Loop: Header=BB0_187 Depth=1
	add.s32 	%r922, %r207, %r5;
	mul.wide.s32 	%rd221, %r922, 4;
	add.s64 	%rd223, %rd101, %rd221;
	st.shared.u32 	[%rd223], %r191;
	setp.eq.s32 	%p268, %r208, 999999999;
	@%p268 bra 	$L__BB0_145;
// %bb.198:                             // %pass3695
                                        //   in Loop: Header=BB0_187 Depth=1
	add.s32 	%r923, %r208, %r5;
	mul.wide.s32 	%rd224, %r923, 4;
	add.s64 	%rd226, %rd101, %rd224;
	st.shared.u32 	[%rd226], %r192;
	setp.eq.s32 	%p269, %r209, 999999999;
	@%p269 bra 	$L__BB0_146;
// %bb.199:                             // %pass3763
                                        //   in Loop: Header=BB0_187 Depth=1
	add.s32 	%r924, %r209, %r5;
	mul.wide.s32 	%rd227, %r924, 4;
	add.s64 	%rd229, %rd101, %rd227;
	st.shared.u32 	[%rd229], %r193;
	setp.eq.s32 	%p270, %r210, 999999999;
	@%p270 bra 	$L__BB0_147;
// %bb.200:                             // %pass3831
                                        //   in Loop: Header=BB0_187 Depth=1
	add.s32 	%r925, %r210, %r5;
	mul.wide.s32 	%rd230, %r925, 4;
	add.s64 	%rd232, %rd101, %rd230;
	st.shared.u32 	[%rd232], %r194;
	setp.eq.s32 	%p271, %r211, 999999999;
	@%p271 bra 	$L__BB0_148;
// %bb.201:                             // %pass3899
                                        //   in Loop: Header=BB0_187 Depth=1
	add.s32 	%r926, %r211, %r5;
	mul.wide.s32 	%rd233, %r926, 4;
	add.s64 	%rd235, %rd101, %rd233;
	st.shared.u32 	[%rd235], %r195;
	setp.eq.s32 	%p272, %r212, 999999999;
	@%p272 bra 	$L__BB0_149;
// %bb.202:                             // %pass3967
                                        //   in Loop: Header=BB0_187 Depth=1
	add.s32 	%r927, %r212, %r5;
	mul.wide.s32 	%rd236, %r927, 4;
	add.s64 	%rd238, %rd101, %rd236;
	st.shared.u32 	[%rd238], %r196;
	setp.eq.s32 	%p273, %r213, 999999999;
	@%p273 bra 	$L__BB0_150;
// %bb.203:                             // %pass4035
                                        //   in Loop: Header=BB0_187 Depth=1
	add.s32 	%r928, %r213, %r5;
	mul.wide.s32 	%rd239, %r928, 4;
	add.s64 	%rd241, %rd101, %rd239;
	st.shared.u32 	[%rd241], %r197;
	setp.eq.s32 	%p274, %r214, 999999999;
	@%p274 bra 	$L__BB0_151;
// %bb.204:                             // %pass4103
                                        //   in Loop: Header=BB0_187 Depth=1
	add.s32 	%r930, %r214, %r5;
	mul.wide.s32 	%rd242, %r930, 4;
	add.s64 	%rd244, %rd101, %rd242;
	st.shared.u32 	[%rd244], %r198;
	bar.sync 	0;
	ld.shared.u32 	%r215, [%rd38];
	ld.shared.u32 	%r216, [%rd39];
	ld.shared.u32 	%r217, [%rd40];
	ld.shared.u32 	%r218, [%rd41];
	ld.shared.u32 	%r219, [%rd42];
	ld.shared.u32 	%r220, [%rd43];
	ld.shared.u32 	%r221, [%rd44];
	ld.shared.u32 	%r222, [%rd45];
	ld.shared.u32 	%r223, [%rd46];
	ld.shared.u32 	%r224, [%rd47];
	ld.shared.u32 	%r225, [%rd48];
	ld.shared.u32 	%r226, [%rd49];
	ld.shared.u32 	%r227, [%rd50];
	ld.shared.u32 	%r228, [%rd51];
	ld.shared.u32 	%r229, [%rd52];
	ld.shared.u32 	%r230, [%rd53];
	bar.sync 	0;
	mov.u32 	%r3403, 16;
	bra.uni 	$L__BB0_205;
$L__BB0_152:                            // %L21619
                                        //   in Loop: Header=BB0_205 Depth=2
	bar.sync 	0;
	ld.shared.u32 	%r1479, [%rd16];
	ld.shared.u32 	%r1486, [%rd17+64];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1496, %r1493}, {%r377, %r380}, {%r1479}, {%r1194, %r1194};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1505, %r1502}, {%r377, %r380}, {%r1486}, {%r1194, %r1194};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1489, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1491, %r1489, %r1493;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1494, %r411, %r1496, %r1491;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1498, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1500, %r1498, %r1502;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1503, %r411, %r1505, %r1500;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1507, %r414, %r1496;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1510, %r411, %r1493, %r1507;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1514, %r414, %r1505;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1517, %r411, %r1502, %r1514;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1540, %r1543}, {%r453, %r456}, {%r1494, %r1510}, {%r1194, %r1194}, %r181, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1547, %r1551}, {%r453, %r456}, {%r1503, %r1517}, {%r1194, %r1194}, %r181, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1539, %r1540, %r1540;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1542, %r1543, %r1543, %r1539;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1546, %r1547, %r1547, %r1542;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1550, %r1551, %r1551, %r1546;
	// end inline asm
	mov.u32 	%r2136, 492117333;
	// begin inline asm
	fma.rn.f16x2 %r1554, %r2136, %r1550, %r3413;
	// end inline asm
	ld.shared.u32 	%r1562, [%rd68];
	ld.shared.u32 	%r1569, [%rd69];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1579, %r1576}, {%r377, %r380}, {%r1562}, {%r1194, %r1194};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1588, %r1585}, {%r377, %r380}, {%r1569}, {%r1194, %r1194};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1572, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1574, %r1572, %r1576;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1577, %r411, %r1579, %r1574;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1581, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1583, %r1581, %r1585;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1586, %r411, %r1588, %r1583;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1590, %r414, %r1579;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1593, %r411, %r1576, %r1590;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1597, %r414, %r1588;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1600, %r411, %r1585, %r1597;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1623, %r1626}, {%r453, %r456}, {%r1577, %r1593}, {%r1194, %r1194}, %r181, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1630, %r1634}, {%r453, %r456}, {%r1586, %r1600}, {%r1194, %r1194}, %r181, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1622, %r1623, %r1623;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1625, %r1626, %r1626, %r1622;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1629, %r1630, %r1630, %r1625;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1633, %r1634, %r1634, %r1629;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1637, %r2136, %r1633, %r1554;
	// end inline asm
	ld.shared.u32 	%r1645, [%rd70];
	ld.shared.u32 	%r1652, [%rd71];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1662, %r1659}, {%r377, %r380}, {%r1645}, {%r1194, %r1194};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1671, %r1668}, {%r377, %r380}, {%r1652}, {%r1194, %r1194};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1655, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1657, %r1655, %r1659;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1660, %r411, %r1662, %r1657;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1664, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1666, %r1664, %r1668;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1669, %r411, %r1671, %r1666;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1673, %r414, %r1662;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1676, %r411, %r1659, %r1673;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1680, %r414, %r1671;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1683, %r411, %r1668, %r1680;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1706, %r1709}, {%r453, %r456}, {%r1660, %r1676}, {%r1194, %r1194}, %r181, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1713, %r1717}, {%r453, %r456}, {%r1669, %r1683}, {%r1194, %r1194}, %r181, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1705, %r1706, %r1706;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1708, %r1709, %r1709, %r1705;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1712, %r1713, %r1713, %r1708;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1716, %r1717, %r1717, %r1712;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1720, %r2136, %r1716, %r1637;
	// end inline asm
	ld.shared.u32 	%r1728, [%rd72];
	ld.shared.u32 	%r1735, [%rd73];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1745, %r1742}, {%r377, %r380}, {%r1728}, {%r1194, %r1194};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1754, %r1751}, {%r377, %r380}, {%r1735}, {%r1194, %r1194};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1738, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1740, %r1738, %r1742;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1743, %r411, %r1745, %r1740;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1747, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1749, %r1747, %r1751;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1752, %r411, %r1754, %r1749;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1756, %r414, %r1745;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1759, %r411, %r1742, %r1756;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1763, %r414, %r1754;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1766, %r411, %r1751, %r1763;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1789, %r1792}, {%r453, %r456}, {%r1743, %r1759}, {%r1194, %r1194}, %r181, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1796, %r1800}, {%r453, %r456}, {%r1752, %r1766}, {%r1194, %r1194}, %r181, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1788, %r1789, %r1789;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1791, %r1792, %r1792, %r1788;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1795, %r1796, %r1796, %r1791;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1799, %r1800, %r1800, %r1795;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1803, %r2136, %r1799, %r1720;
	// end inline asm
	ld.shared.u32 	%r1811, [%rd74];
	ld.shared.u32 	%r1818, [%rd75];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1828, %r1825}, {%r377, %r380}, {%r1811}, {%r1194, %r1194};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1837, %r1834}, {%r377, %r380}, {%r1818}, {%r1194, %r1194};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1821, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1823, %r1821, %r1825;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1826, %r411, %r1828, %r1823;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1830, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1832, %r1830, %r1834;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1835, %r411, %r1837, %r1832;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1839, %r414, %r1828;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1842, %r411, %r1825, %r1839;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1846, %r414, %r1837;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1849, %r411, %r1834, %r1846;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1872, %r1875}, {%r453, %r456}, {%r1826, %r1842}, {%r1194, %r1194}, %r181, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1879, %r1883}, {%r453, %r456}, {%r1835, %r1849}, {%r1194, %r1194}, %r181, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1871, %r1872, %r1872;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1874, %r1875, %r1875, %r1871;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1878, %r1879, %r1879, %r1874;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1882, %r1883, %r1883, %r1878;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1886, %r2136, %r1882, %r1803;
	// end inline asm
	ld.shared.u32 	%r1894, [%rd76];
	ld.shared.u32 	%r1901, [%rd77];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1911, %r1908}, {%r377, %r380}, {%r1894}, {%r1194, %r1194};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1920, %r1917}, {%r377, %r380}, {%r1901}, {%r1194, %r1194};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1904, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1906, %r1904, %r1908;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1909, %r411, %r1911, %r1906;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1913, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1915, %r1913, %r1917;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1918, %r411, %r1920, %r1915;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1922, %r414, %r1911;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1925, %r411, %r1908, %r1922;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1929, %r414, %r1920;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1932, %r411, %r1917, %r1929;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1955, %r1958}, {%r453, %r456}, {%r1909, %r1925}, {%r1194, %r1194}, %r181, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1962, %r1966}, {%r453, %r456}, {%r1918, %r1932}, {%r1194, %r1194}, %r181, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1954, %r1955, %r1955;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1957, %r1958, %r1958, %r1954;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1961, %r1962, %r1962, %r1957;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1965, %r1966, %r1966, %r1961;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1969, %r2136, %r1965, %r1886;
	// end inline asm
	ld.shared.u32 	%r1977, [%rd78];
	ld.shared.u32 	%r1984, [%rd79];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1994, %r1991}, {%r377, %r380}, {%r1977}, {%r1194, %r1194};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2003, %r2000}, {%r377, %r380}, {%r1984}, {%r1194, %r1194};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1987, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1989, %r1987, %r1991;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1992, %r411, %r1994, %r1989;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1996, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1998, %r1996, %r2000;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2001, %r411, %r2003, %r1998;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2005, %r414, %r1994;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2008, %r411, %r1991, %r2005;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2012, %r414, %r2003;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2015, %r411, %r2000, %r2012;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2038, %r2041}, {%r453, %r456}, {%r1992, %r2008}, {%r1194, %r1194}, %r181, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2045, %r2049}, {%r453, %r456}, {%r2001, %r2015}, {%r1194, %r1194}, %r181, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2037, %r2038, %r2038;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2040, %r2041, %r2041, %r2037;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2044, %r2045, %r2045, %r2040;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2048, %r2049, %r2049, %r2044;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2052, %r2136, %r2048, %r1969;
	// end inline asm
	ld.shared.u32 	%r2060, [%rd80];
	ld.shared.u32 	%r2067, [%rd81];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2077, %r2074}, {%r377, %r380}, {%r2060}, {%r1194, %r1194};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2086, %r2083}, {%r377, %r380}, {%r2067}, {%r1194, %r1194};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2070, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2072, %r2070, %r2074;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2075, %r411, %r2077, %r2072;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2079, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2081, %r2079, %r2083;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2084, %r411, %r2086, %r2081;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2088, %r414, %r2077;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2091, %r411, %r2074, %r2088;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2095, %r414, %r2086;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2098, %r411, %r2083, %r2095;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2121, %r2124}, {%r453, %r456}, {%r2075, %r2091}, {%r1194, %r1194}, %r181, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2128, %r2132}, {%r453, %r456}, {%r2084, %r2098}, {%r1194, %r1194}, %r181, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2120, %r2121, %r2121;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2123, %r2124, %r2124, %r2120;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2127, %r2128, %r2128, %r2123;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2131, %r2132, %r2132, %r2127;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3413, %r2136, %r2131, %r2052;
	// end inline asm
	add.s32 	%r3411, %r3411, 8;
	setp.eq.s32 	%p280, %r3411, 24;
	@%p280 bra 	$L__BB0_209;
$L__BB0_153:                            // %L29179
                                        //   in Loop: Header=BB0_205 Depth=2
	bar.sync 	0;
	add.s32 	%r3403, %r3403, -8;
	setp.ne.s32 	%p284, %r3403, -16;
	@%p284 bra 	$L__BB0_205;
	bra.uni 	$L__BB0_154;
$L__BB0_205:                            // %L12262
                                        //   Parent Loop BB0_187 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p275, %r3403, 16;
	selp.b32 	%r1323, %r215, 0, %p275;
	setp.eq.s32 	%p276, %r3403, 8;
	selp.b32 	%r1324, %r219, %r1323, %p276;
	setp.eq.s32 	%p277, %r3403, 0;
	selp.b32 	%r1325, %r223, %r1324, %p277;
	setp.eq.s32 	%p278, %r3403, -8;
	selp.b32 	%r1326, %r227, %r1325, %p278;
	selp.b32 	%r1327, %r216, 0, %p275;
	selp.b32 	%r1328, %r220, %r1327, %p276;
	selp.b32 	%r1329, %r224, %r1328, %p277;
	selp.b32 	%r1330, %r228, %r1329, %p278;
	selp.b32 	%r1331, %r217, 0, %p275;
	selp.b32 	%r1332, %r221, %r1331, %p276;
	selp.b32 	%r1333, %r225, %r1332, %p277;
	selp.b32 	%r1334, %r229, %r1333, %p278;
	selp.b32 	%r1335, %r218, 0, %p275;
	selp.b32 	%r1336, %r222, %r1335, %p276;
	selp.b32 	%r1337, %r226, %r1336, %p277;
	selp.b32 	%r1338, %r230, %r1337, %p278;
	// begin inline asm
	mov.b32 %r936, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r947, {%rs40, %rs40};
	// end inline asm
	xor.b32  	%r935, %r1326, -2004318072;
	mov.u32 	%r1072, 983055;
	// begin inline asm
	lop3.b32 %r933, %r1072, %r935, %r936, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r937, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r938, %r936, %r937;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r941, %r933, %r938;
	// end inline asm
	mov.u32 	%r1083, 15728880;
	// begin inline asm
	lop3.b32 %r944, %r1083, %r935, %r947, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r948, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r949, %r947, %r948;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r952, %r944, %r949;
	// end inline asm
	// begin inline asm
	mov.b32 %r982, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r993, {%rs40, %rs40};
	// end inline asm
	xor.b32  	%r981, %r1330, -2004318072;
	// begin inline asm
	lop3.b32 %r979, %r1072, %r981, %r982, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r983, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r984, %r982, %r983;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r987, %r979, %r984;
	// end inline asm
	// begin inline asm
	lop3.b32 %r990, %r1083, %r981, %r993, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r994, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r995, %r993, %r994;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r998, %r990, %r995;
	// end inline asm
	// begin inline asm
	mov.b32 %r1028, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r1039, {%rs40, %rs40};
	// end inline asm
	xor.b32  	%r1027, %r1334, -2004318072;
	// begin inline asm
	lop3.b32 %r1025, %r1072, %r1027, %r1028, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1029, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1030, %r1028, %r1029;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1033, %r1025, %r1030;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1036, %r1083, %r1027, %r1039, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1040, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1041, %r1039, %r1040;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1044, %r1036, %r1041;
	// end inline asm
	// begin inline asm
	mov.b32 %r1074, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r1085, {%rs40, %rs40};
	// end inline asm
	xor.b32  	%r1073, %r1338, -2004318072;
	// begin inline asm
	lop3.b32 %r1071, %r1072, %r1073, %r1074, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1075, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1076, %r1074, %r1075;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1079, %r1071, %r1076;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1082, %r1083, %r1073, %r1085, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1086, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1087, %r1085, %r1086;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1090, %r1082, %r1087;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r172;
    mov.b32 {%r2re, %r2im}, %r941;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1115, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r173;
    mov.b32 {%r2re, %r2im}, %r952;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1118, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r172;
    mov.b32 {%r2re, %r2im}, %r987;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1121, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r173;
    mov.b32 {%r2re, %r2im}, %r998;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1124, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r172;
    mov.b32 {%r2re, %r2im}, %r1033;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1127, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r173;
    mov.b32 {%r2re, %r2im}, %r1044;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1130, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r172;
    mov.b32 {%r2re, %r2im}, %r1079;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1133, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r173;
    mov.b32 {%r2re, %r2im}, %r1090;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1136, {%r0re, %r0im};
}

	// end inline asm
	mov.u32 	%r1194, 0;
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1139, %r1140}, {%r280, %r283}, {%r1115}, {%r1194, %r1194};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1146, %r1147}, {%r280, %r283}, {%r1118}, {%r1194, %r1194};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1153, %r1154}, {%r280, %r283}, {%r1121}, {%r1194, %r1194};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1160, %r1161}, {%r280, %r283}, {%r1124}, {%r1194, %r1194};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1167, %r1168}, {%r280, %r283}, {%r1127}, {%r1194, %r1194};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1174, %r1175}, {%r280, %r283}, {%r1130}, {%r1194, %r1194};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1181, %r1182}, {%r280, %r283}, {%r1133}, {%r1194, %r1194};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1188, %r1189}, {%r280, %r283}, {%r1136}, {%r1194, %r1194};
	// end inline asm
	@%p1 bra 	$L__BB0_207;
	bra.uni 	$L__BB0_206;
$L__BB0_207:                            // %pass5517
                                        //   in Loop: Header=BB0_205 Depth=2
	// begin inline asm
	neg.f16x2 %r1195, %r321;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1197, %r1195, %r1140;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1200, %r318, %r1139, %r1197;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1204, %r321;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1206, %r1204, %r1147;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1209, %r318, %r1146, %r1206;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1213, %r321;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1215, %r1213, %r1154;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1218, %r318, %r1153, %r1215;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1222, %r321;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1224, %r1222, %r1161;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1227, %r318, %r1160, %r1224;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1231, %r321;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1233, %r1231, %r1168;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1236, %r318, %r1167, %r1233;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1240, %r321;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1242, %r1240, %r1175;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1245, %r318, %r1174, %r1242;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1249, %r321;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1251, %r1249, %r1182;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1254, %r318, %r1181, %r1251;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1258, %r321;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1260, %r1258, %r1189;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1263, %r318, %r1188, %r1260;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1267, %r321, %r1139;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1270, %r318, %r1140, %r1267;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1274, %r321, %r1146;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1277, %r318, %r1147, %r1274;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1281, %r321, %r1153;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1284, %r318, %r1154, %r1281;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1288, %r321, %r1160;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1291, %r318, %r1161, %r1288;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1295, %r321, %r1167;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1298, %r318, %r1168, %r1295;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1302, %r321, %r1174;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1305, %r318, %r1175, %r1302;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1309, %r321, %r1181;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1312, %r318, %r1182, %r1309;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1316, %r321, %r1188;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1319, %r318, %r1189, %r1316;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1412, %r1413}, {%r365, %r368}, {%r1200, %r1270}, {%r1194, %r1194}, %r181, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1420, %r1421}, {%r365, %r368}, {%r1209, %r1277}, {%r1194, %r1194}, %r181, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1428, %r1429}, {%r365, %r368}, {%r1218, %r1284}, {%r1194, %r1194}, %r181, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1436, %r1437}, {%r365, %r368}, {%r1227, %r1291}, {%r1194, %r1194}, %r181, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1444, %r1445}, {%r365, %r368}, {%r1236, %r1298}, {%r1194, %r1194}, %r181, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1452, %r1453}, {%r365, %r368}, {%r1245, %r1305}, {%r1194, %r1194}, %r181, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1460, %r1461}, {%r365, %r368}, {%r1254, %r1312}, {%r1194, %r1194}, %r181, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1468, %r1469}, {%r365, %r368}, {%r1263, %r1319}, {%r1194, %r1194}, %r181, 0;
	// end inline asm
	// begin inline asm
	prmt.b32 %r231, %r1412, %r1413, %r814;
	// end inline asm
	// begin inline asm
	prmt.b32 %r232, %r1412, %r1413, %r818;
	// end inline asm
	// begin inline asm
	prmt.b32 %r233, %r1420, %r1421, %r814;
	// end inline asm
	// begin inline asm
	prmt.b32 %r234, %r1420, %r1421, %r818;
	// end inline asm
	// begin inline asm
	prmt.b32 %r235, %r1428, %r1429, %r814;
	// end inline asm
	// begin inline asm
	prmt.b32 %r236, %r1428, %r1429, %r818;
	// end inline asm
	// begin inline asm
	prmt.b32 %r237, %r1436, %r1437, %r814;
	// end inline asm
	// begin inline asm
	prmt.b32 %r238, %r1436, %r1437, %r818;
	// end inline asm
	// begin inline asm
	prmt.b32 %r239, %r1444, %r1445, %r814;
	// end inline asm
	// begin inline asm
	prmt.b32 %r240, %r1444, %r1445, %r818;
	// end inline asm
	// begin inline asm
	prmt.b32 %r241, %r1452, %r1453, %r814;
	// end inline asm
	// begin inline asm
	prmt.b32 %r242, %r1452, %r1453, %r818;
	// end inline asm
	// begin inline asm
	prmt.b32 %r243, %r1460, %r1461, %r814;
	// end inline asm
	// begin inline asm
	prmt.b32 %r244, %r1460, %r1461, %r818;
	// end inline asm
	// begin inline asm
	prmt.b32 %r245, %r1468, %r1469, %r814;
	// end inline asm
	// begin inline asm
	prmt.b32 %r246, %r1468, %r1469, %r818;
	// end inline asm
	st.shared.u32 	[%rd54], %r231;
	st.shared.u32 	[%rd58+16576], %r232;
	st.shared.u32 	[%rd58+64], %r233;
	st.shared.u32 	[%rd58+16640], %r234;
	st.shared.u32 	[%rd59], %r235;
	st.shared.u32 	[%rd61+16576], %r236;
	st.shared.u32 	[%rd61+64], %r237;
	st.shared.u32 	[%rd61+16640], %r238;
	st.shared.u32 	[%rd62], %r239;
	st.shared.u32 	[%rd64+16576], %r240;
	st.shared.u32 	[%rd64+64], %r241;
	st.shared.u32 	[%rd64+16640], %r242;
	st.shared.u32 	[%rd65], %r243;
	st.shared.u32 	[%rd67+16576], %r244;
	st.shared.u32 	[%rd67+64], %r245;
	st.shared.u32 	[%rd67+16640], %r246;
	@%p229 bra 	$L__BB0_152;
// %bb.208:                             // %pass7905
                                        //   in Loop: Header=BB0_205 Depth=2
	st.shared.u32 	[%rd54], %r231;
	st.shared.u32 	[%rd58+16576], %r232;
	st.shared.u32 	[%rd58+64], %r233;
	st.shared.u32 	[%rd58+16640], %r234;
	st.shared.u32 	[%rd59], %r235;
	st.shared.u32 	[%rd61+16576], %r236;
	st.shared.u32 	[%rd61+64], %r237;
	st.shared.u32 	[%rd61+16640], %r238;
	st.shared.u32 	[%rd62], %r239;
	st.shared.u32 	[%rd64+16576], %r240;
	st.shared.u32 	[%rd64+64], %r241;
	st.shared.u32 	[%rd64+16640], %r242;
	st.shared.u32 	[%rd65], %r243;
	st.shared.u32 	[%rd67+16576], %r244;
	st.shared.u32 	[%rd67+64], %r245;
	st.shared.u32 	[%rd67+16640], %r246;
	bra.uni 	$L__BB0_152;
$L__BB0_209:                            // %pass13190
                                        //   in Loop: Header=BB0_205 Depth=2
	shl.b32 	%r2140, %r3412, 20;
	or.b32  	%r2141, %r180, %r2140;
	cvt.u64.u32 	%rd247, %r2141;
	add.s64 	%rd248, %rd247, %rd18;
	shr.u64 	%rd249, %rd248, 34;
	add.s64 	%rd250, %rd248, %rd249;
	shr.s64 	%rd251, %rd250, 30;
	setp.lt.s64 	%p281, %rd248, 0;
	and.b64  	%rd252, %rd250, -1073741824;
	setp.ne.s64 	%p282, %rd252, %rd248;
	and.pred  	%p283, %p281, %p282;
	selp.u64 	%rd253, 1, 0, %p283;
	sub.s64 	%rd254, %rd253, %rd251;
	shl.b64 	%rd255, %rd254, 30;
	add.s64 	%rd256, %rd255, %rd248;
	shl.b64 	%rd257, %rd256, 2;
	add.s64 	%rd258, %rd4, %rd257;
	st.global.u32 	[%rd258], %r3413;
	add.s32 	%r3412, %r3412, 1;
	mov.u32 	%r3411, 0;
	mov.u32 	%r3413, %r3411;
	bra.uni 	$L__BB0_153;
$L__BB0_154:                            // %L29200.preheader
                                        //   in Loop: Header=BB0_187 Depth=1
	or.b32  	%r2143, %r182, 64;
	add.s32 	%r2144, %r179, %r2143;
	mul.wide.u32 	%rd259, %r2144, 4;
	add.s64 	%rd7, %rd101, %rd259;
	cvt.u64.u32 	%rd261, %r2143;
	add.s64 	%rd262, %rd55, %rd261;
	shl.b64 	%rd263, %rd262, 2;
	add.s64 	%rd8, %rd101, %rd263;
	or.b32  	%r2145, %r182, 128;
	add.s32 	%r2146, %r179, %r2145;
	mul.wide.u32 	%rd266, %r2146, 4;
	add.s64 	%rd10, %rd101, %rd266;
	cvt.u64.u32 	%rd267, %r2145;
	add.s64 	%rd268, %rd55, %rd267;
	shl.b64 	%rd269, %rd268, 2;
	add.s64 	%rd11, %rd101, %rd269;
	or.b32  	%r2147, %r182, 192;
	add.s32 	%r2148, %r179, %r2147;
	mul.wide.u32 	%rd272, %r2148, 4;
	add.s64 	%rd13, %rd101, %rd272;
	cvt.u64.u32 	%rd273, %r2147;
	add.s64 	%rd274, %rd55, %rd273;
	shl.b64 	%rd275, %rd274, 2;
	add.s64 	%rd14, %rd101, %rd275;
	mov.u32 	%r3410, 16;
	bra.uni 	$L__BB0_155;
$L__BB0_156:                            // %L38557
                                        //   in Loop: Header=BB0_155 Depth=2
	bar.sync 	0;
	ld.shared.u32 	%r2701, [%rd16];
	ld.shared.u32 	%r2708, [%rd17+64];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2718, %r2715}, {%r377, %r380}, {%r2701}, {%r1194, %r1194};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2727, %r2724}, {%r377, %r380}, {%r2708}, {%r1194, %r1194};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2711, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2713, %r2711, %r2715;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2716, %r411, %r2718, %r2713;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2720, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2722, %r2720, %r2724;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2725, %r411, %r2727, %r2722;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2729, %r414, %r2718;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2732, %r411, %r2715, %r2729;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2736, %r414, %r2727;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2739, %r411, %r2724, %r2736;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2762, %r2765}, {%r453, %r456}, {%r2716, %r2732}, {%r1194, %r1194}, %r181, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2769, %r2773}, {%r453, %r456}, {%r2725, %r2739}, {%r1194, %r1194}, %r181, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2761, %r2762, %r2762;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2764, %r2765, %r2765, %r2761;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2768, %r2769, %r2769, %r2764;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2772, %r2773, %r2773, %r2768;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2776, %r2136, %r2772, %r3413;
	// end inline asm
	ld.shared.u32 	%r2784, [%rd68];
	ld.shared.u32 	%r2791, [%rd69];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2801, %r2798}, {%r377, %r380}, {%r2784}, {%r1194, %r1194};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2810, %r2807}, {%r377, %r380}, {%r2791}, {%r1194, %r1194};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2794, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2796, %r2794, %r2798;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2799, %r411, %r2801, %r2796;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2803, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2805, %r2803, %r2807;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2808, %r411, %r2810, %r2805;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2812, %r414, %r2801;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2815, %r411, %r2798, %r2812;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2819, %r414, %r2810;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2822, %r411, %r2807, %r2819;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2845, %r2848}, {%r453, %r456}, {%r2799, %r2815}, {%r1194, %r1194}, %r181, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2852, %r2856}, {%r453, %r456}, {%r2808, %r2822}, {%r1194, %r1194}, %r181, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2844, %r2845, %r2845;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2847, %r2848, %r2848, %r2844;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2851, %r2852, %r2852, %r2847;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2855, %r2856, %r2856, %r2851;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2859, %r2136, %r2855, %r2776;
	// end inline asm
	ld.shared.u32 	%r2867, [%rd70];
	ld.shared.u32 	%r2874, [%rd71];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2884, %r2881}, {%r377, %r380}, {%r2867}, {%r1194, %r1194};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2893, %r2890}, {%r377, %r380}, {%r2874}, {%r1194, %r1194};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2877, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2879, %r2877, %r2881;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2882, %r411, %r2884, %r2879;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2886, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2888, %r2886, %r2890;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2891, %r411, %r2893, %r2888;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2895, %r414, %r2884;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2898, %r411, %r2881, %r2895;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2902, %r414, %r2893;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2905, %r411, %r2890, %r2902;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2928, %r2931}, {%r453, %r456}, {%r2882, %r2898}, {%r1194, %r1194}, %r181, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2935, %r2939}, {%r453, %r456}, {%r2891, %r2905}, {%r1194, %r1194}, %r181, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2927, %r2928, %r2928;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2930, %r2931, %r2931, %r2927;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2934, %r2935, %r2935, %r2930;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2938, %r2939, %r2939, %r2934;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2942, %r2136, %r2938, %r2859;
	// end inline asm
	ld.shared.u32 	%r2950, [%rd72];
	ld.shared.u32 	%r2957, [%rd73];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2967, %r2964}, {%r377, %r380}, {%r2950}, {%r1194, %r1194};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2976, %r2973}, {%r377, %r380}, {%r2957}, {%r1194, %r1194};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2960, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2962, %r2960, %r2964;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2965, %r411, %r2967, %r2962;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2969, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2971, %r2969, %r2973;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2974, %r411, %r2976, %r2971;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2978, %r414, %r2967;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2981, %r411, %r2964, %r2978;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2985, %r414, %r2976;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2988, %r411, %r2973, %r2985;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3011, %r3014}, {%r453, %r456}, {%r2965, %r2981}, {%r1194, %r1194}, %r181, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3018, %r3022}, {%r453, %r456}, {%r2974, %r2988}, {%r1194, %r1194}, %r181, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3010, %r3011, %r3011;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3013, %r3014, %r3014, %r3010;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3017, %r3018, %r3018, %r3013;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3021, %r3022, %r3022, %r3017;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3025, %r2136, %r3021, %r2942;
	// end inline asm
	ld.shared.u32 	%r3033, [%rd74];
	ld.shared.u32 	%r3040, [%rd75];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3050, %r3047}, {%r377, %r380}, {%r3033}, {%r1194, %r1194};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3059, %r3056}, {%r377, %r380}, {%r3040}, {%r1194, %r1194};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3043, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3045, %r3043, %r3047;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3048, %r411, %r3050, %r3045;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3052, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3054, %r3052, %r3056;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3057, %r411, %r3059, %r3054;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3061, %r414, %r3050;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3064, %r411, %r3047, %r3061;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3068, %r414, %r3059;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3071, %r411, %r3056, %r3068;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3094, %r3097}, {%r453, %r456}, {%r3048, %r3064}, {%r1194, %r1194}, %r181, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3101, %r3105}, {%r453, %r456}, {%r3057, %r3071}, {%r1194, %r1194}, %r181, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3093, %r3094, %r3094;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3096, %r3097, %r3097, %r3093;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3100, %r3101, %r3101, %r3096;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3104, %r3105, %r3105, %r3100;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3108, %r2136, %r3104, %r3025;
	// end inline asm
	ld.shared.u32 	%r3116, [%rd76];
	ld.shared.u32 	%r3123, [%rd77];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3133, %r3130}, {%r377, %r380}, {%r3116}, {%r1194, %r1194};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3142, %r3139}, {%r377, %r380}, {%r3123}, {%r1194, %r1194};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3126, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3128, %r3126, %r3130;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3131, %r411, %r3133, %r3128;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3135, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3137, %r3135, %r3139;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3140, %r411, %r3142, %r3137;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3144, %r414, %r3133;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3147, %r411, %r3130, %r3144;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3151, %r414, %r3142;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3154, %r411, %r3139, %r3151;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3177, %r3180}, {%r453, %r456}, {%r3131, %r3147}, {%r1194, %r1194}, %r181, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3184, %r3188}, {%r453, %r456}, {%r3140, %r3154}, {%r1194, %r1194}, %r181, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3176, %r3177, %r3177;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3179, %r3180, %r3180, %r3176;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3183, %r3184, %r3184, %r3179;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3187, %r3188, %r3188, %r3183;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3191, %r2136, %r3187, %r3108;
	// end inline asm
	ld.shared.u32 	%r3199, [%rd78];
	ld.shared.u32 	%r3206, [%rd79];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3216, %r3213}, {%r377, %r380}, {%r3199}, {%r1194, %r1194};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3225, %r3222}, {%r377, %r380}, {%r3206}, {%r1194, %r1194};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3209, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3211, %r3209, %r3213;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3214, %r411, %r3216, %r3211;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3218, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3220, %r3218, %r3222;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3223, %r411, %r3225, %r3220;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3227, %r414, %r3216;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3230, %r411, %r3213, %r3227;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3234, %r414, %r3225;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3237, %r411, %r3222, %r3234;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3260, %r3263}, {%r453, %r456}, {%r3214, %r3230}, {%r1194, %r1194}, %r181, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3267, %r3271}, {%r453, %r456}, {%r3223, %r3237}, {%r1194, %r1194}, %r181, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3259, %r3260, %r3260;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3262, %r3263, %r3263, %r3259;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3266, %r3267, %r3267, %r3262;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3270, %r3271, %r3271, %r3266;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3274, %r2136, %r3270, %r3191;
	// end inline asm
	ld.shared.u32 	%r3282, [%rd80];
	ld.shared.u32 	%r3289, [%rd81];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3299, %r3296}, {%r377, %r380}, {%r3282}, {%r1194, %r1194};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3308, %r3305}, {%r377, %r380}, {%r3289}, {%r1194, %r1194};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3292, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3294, %r3292, %r3296;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3297, %r411, %r3299, %r3294;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3301, %r414;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3303, %r3301, %r3305;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3306, %r411, %r3308, %r3303;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3310, %r414, %r3299;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3313, %r411, %r3296, %r3310;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3317, %r414, %r3308;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3320, %r411, %r3305, %r3317;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3343, %r3346}, {%r453, %r456}, {%r3297, %r3313}, {%r1194, %r1194}, %r181, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3350, %r3354}, {%r453, %r456}, {%r3306, %r3320}, {%r1194, %r1194}, %r181, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3342, %r3343, %r3343;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3345, %r3346, %r3346, %r3342;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3349, %r3350, %r3350, %r3345;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3353, %r3354, %r3354, %r3349;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3413, %r2136, %r3353, %r3274;
	// end inline asm
	add.s32 	%r3411, %r3411, 8;
	setp.eq.s32 	%p290, %r3411, 24;
	@%p290 bra 	$L__BB0_211;
$L__BB0_157:                            // %L46117
                                        //   in Loop: Header=BB0_155 Depth=2
	bar.sync 	0;
	add.s32 	%r3410, %r3410, -8;
	setp.ne.s32 	%p294, %r3410, -16;
	@%p294 bra 	$L__BB0_155;
	bra.uni 	$L__BB0_158;
$L__BB0_155:                            // %L29200
                                        //   Parent Loop BB0_187 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.lt.u32 	%p285, %r5, 16;
	setp.eq.s32 	%p286, %r3410, 16;
	selp.b32 	%r2677, %r215, 0, %p286;
	setp.eq.s32 	%p287, %r3410, 8;
	selp.b32 	%r2678, %r219, %r2677, %p287;
	setp.eq.s32 	%p288, %r3410, 0;
	selp.b32 	%r2679, %r223, %r2678, %p288;
	setp.eq.s32 	%p289, %r3410, -8;
	selp.b32 	%r2680, %r227, %r2679, %p289;
	selp.b32 	%r2681, %r216, 0, %p286;
	selp.b32 	%r2682, %r220, %r2681, %p287;
	selp.b32 	%r2683, %r224, %r2682, %p288;
	selp.b32 	%r2684, %r228, %r2683, %p289;
	selp.b32 	%r2685, %r217, 0, %p286;
	selp.b32 	%r2686, %r221, %r2685, %p287;
	selp.b32 	%r2687, %r225, %r2686, %p288;
	selp.b32 	%r2688, %r229, %r2687, %p289;
	selp.b32 	%r2689, %r218, 0, %p286;
	selp.b32 	%r2690, %r222, %r2689, %p287;
	selp.b32 	%r2691, %r226, %r2690, %p288;
	selp.b32 	%r2692, %r230, %r2691, %p289;
	// begin inline asm
	mov.b32 %r2176, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r2187, {%rs40, %rs40};
	// end inline asm
	shr.u32 	%r2693, %r2680, 8;
	xor.b32  	%r2186, %r2693, 8947848;
	// begin inline asm
	lop3.b32 %r2173, %r1072, %r2186, %r2176, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2177, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2178, %r2176, %r2177;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2181, %r2173, %r2178;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2184, %r1083, %r2186, %r2187, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2188, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2189, %r2187, %r2188;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2192, %r2184, %r2189;
	// end inline asm
	// begin inline asm
	mov.b32 %r2222, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r2233, {%rs40, %rs40};
	// end inline asm
	shr.u32 	%r2694, %r2684, 8;
	xor.b32  	%r2232, %r2694, 8947848;
	// begin inline asm
	lop3.b32 %r2219, %r1072, %r2232, %r2222, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2223, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2224, %r2222, %r2223;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2227, %r2219, %r2224;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2230, %r1083, %r2232, %r2233, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2234, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2235, %r2233, %r2234;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2238, %r2230, %r2235;
	// end inline asm
	// begin inline asm
	mov.b32 %r2268, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r2279, {%rs40, %rs40};
	// end inline asm
	shr.u32 	%r2695, %r2688, 8;
	xor.b32  	%r2278, %r2695, 8947848;
	// begin inline asm
	lop3.b32 %r2265, %r1072, %r2278, %r2268, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2269, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2270, %r2268, %r2269;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2273, %r2265, %r2270;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2276, %r1083, %r2278, %r2279, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2280, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2281, %r2279, %r2280;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2284, %r2276, %r2281;
	// end inline asm
	// begin inline asm
	mov.b32 %r2314, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r2325, {%rs40, %rs40};
	// end inline asm
	shr.u32 	%r2696, %r2692, 8;
	xor.b32  	%r2324, %r2696, 8947848;
	// begin inline asm
	lop3.b32 %r2311, %r1072, %r2324, %r2314, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2315, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2316, %r2314, %r2315;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2319, %r2311, %r2316;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2322, %r1083, %r2324, %r2325, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2326, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2327, %r2325, %r2326;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2330, %r2322, %r2327;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r172;
    mov.b32 {%r2re, %r2im}, %r2181;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2333, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r173;
    mov.b32 {%r2re, %r2im}, %r2192;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2336, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r172;
    mov.b32 {%r2re, %r2im}, %r2227;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2339, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r173;
    mov.b32 {%r2re, %r2im}, %r2238;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2342, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r172;
    mov.b32 {%r2re, %r2im}, %r2273;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2345, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r173;
    mov.b32 {%r2re, %r2im}, %r2284;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2348, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r172;
    mov.b32 {%r2re, %r2im}, %r2319;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2351, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r173;
    mov.b32 {%r2re, %r2im}, %r2330;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2354, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2420, %r2417}, {%r280, %r283}, {%r2333}, {%r1194, %r1194};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2429, %r2426}, {%r280, %r283}, {%r2336}, {%r1194, %r1194};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2438, %r2435}, {%r280, %r283}, {%r2339}, {%r1194, %r1194};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2447, %r2444}, {%r280, %r283}, {%r2342}, {%r1194, %r1194};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2456, %r2453}, {%r280, %r283}, {%r2345}, {%r1194, %r1194};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2465, %r2462}, {%r280, %r283}, {%r2348}, {%r1194, %r1194};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2474, %r2471}, {%r280, %r283}, {%r2351}, {%r1194, %r1194};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2483, %r2480}, {%r280, %r283}, {%r2354}, {%r1194, %r1194};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2413, %r321;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2415, %r2413, %r2417;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2418, %r318, %r2420, %r2415;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2422, %r321;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2424, %r2422, %r2426;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2427, %r318, %r2429, %r2424;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2431, %r321;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2433, %r2431, %r2435;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2436, %r318, %r2438, %r2433;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2440, %r321;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2442, %r2440, %r2444;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2445, %r318, %r2447, %r2442;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2449, %r321;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2451, %r2449, %r2453;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2454, %r318, %r2456, %r2451;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2458, %r321;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2460, %r2458, %r2462;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2463, %r318, %r2465, %r2460;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2467, %r321;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2469, %r2467, %r2471;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2472, %r318, %r2474, %r2469;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2476, %r321;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2478, %r2476, %r2480;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2481, %r318, %r2483, %r2478;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2485, %r321, %r2420;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2488, %r318, %r2417, %r2485;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2492, %r321, %r2429;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2495, %r318, %r2426, %r2492;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2499, %r321, %r2438;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2502, %r318, %r2435, %r2499;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2506, %r321, %r2447;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2509, %r318, %r2444, %r2506;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2513, %r321, %r2456;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2516, %r318, %r2453, %r2513;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2520, %r321, %r2465;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2523, %r318, %r2462, %r2520;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2527, %r321, %r2474;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2530, %r318, %r2471, %r2527;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2534, %r321, %r2483;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2537, %r318, %r2480, %r2534;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2614, %r2615}, {%r365, %r368}, {%r2418, %r2488}, {%r1194, %r1194}, %r181, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2622, %r2623}, {%r365, %r368}, {%r2427, %r2495}, {%r1194, %r1194}, %r181, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2630, %r2631}, {%r365, %r368}, {%r2436, %r2502}, {%r1194, %r1194}, %r181, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2638, %r2639}, {%r365, %r368}, {%r2445, %r2509}, {%r1194, %r1194}, %r181, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2646, %r2647}, {%r365, %r368}, {%r2454, %r2516}, {%r1194, %r1194}, %r181, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2654, %r2655}, {%r365, %r368}, {%r2463, %r2523}, {%r1194, %r1194}, %r181, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2662, %r2663}, {%r365, %r368}, {%r2472, %r2530}, {%r1194, %r1194}, %r181, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2670, %r2671}, {%r365, %r368}, {%r2481, %r2537}, {%r1194, %r1194}, %r181, 0;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2613, %r2614, %r2615, %r814;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2617, %r2614, %r2615, %r818;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2621, %r2622, %r2623, %r814;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2625, %r2622, %r2623, %r818;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2629, %r2630, %r2631, %r814;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2633, %r2630, %r2631, %r818;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2637, %r2638, %r2639, %r814;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2641, %r2638, %r2639, %r818;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2645, %r2646, %r2647, %r814;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2649, %r2646, %r2647, %r818;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2653, %r2654, %r2655, %r814;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2657, %r2654, %r2655, %r818;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2661, %r2662, %r2663, %r814;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2665, %r2662, %r2663, %r818;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2669, %r2670, %r2671, %r814;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2673, %r2670, %r2671, %r818;
	// end inline asm
	st.shared.u32 	[%rd54], %r2613;
	st.shared.u32 	[%rd58+16576], %r2617;
	st.shared.u32 	[%rd58+64], %r2621;
	st.shared.u32 	[%rd58+16640], %r2625;
	st.shared.u32 	[%rd7], %r2629;
	st.shared.u32 	[%rd8+16576], %r2633;
	st.shared.u32 	[%rd8+64], %r2637;
	st.shared.u32 	[%rd8+16640], %r2641;
	st.shared.u32 	[%rd10], %r2645;
	st.shared.u32 	[%rd11+16576], %r2649;
	st.shared.u32 	[%rd11+64], %r2653;
	st.shared.u32 	[%rd11+16640], %r2657;
	st.shared.u32 	[%rd13], %r2661;
	st.shared.u32 	[%rd14+16576], %r2665;
	st.shared.u32 	[%rd14+64], %r2669;
	st.shared.u32 	[%rd14+16640], %r2673;
	@%p285 bra 	$L__BB0_210;
	bra.uni 	$L__BB0_156;
$L__BB0_210:                            // %pass15715
                                        //   in Loop: Header=BB0_155 Depth=2
	st.shared.u32 	[%rd54], %r2613;
	st.shared.u32 	[%rd58+16576], %r2617;
	st.shared.u32 	[%rd58+64], %r2621;
	st.shared.u32 	[%rd58+16640], %r2625;
	st.shared.u32 	[%rd7], %r2629;
	st.shared.u32 	[%rd8+16576], %r2633;
	st.shared.u32 	[%rd8+64], %r2637;
	st.shared.u32 	[%rd8+16640], %r2641;
	st.shared.u32 	[%rd10], %r2645;
	st.shared.u32 	[%rd11+16576], %r2649;
	st.shared.u32 	[%rd11+64], %r2653;
	st.shared.u32 	[%rd11+16640], %r2657;
	st.shared.u32 	[%rd13], %r2661;
	st.shared.u32 	[%rd14+16576], %r2665;
	st.shared.u32 	[%rd14+64], %r2669;
	st.shared.u32 	[%rd14+16640], %r2673;
	bra.uni 	$L__BB0_156;
$L__BB0_211:                            // %pass21000
                                        //   in Loop: Header=BB0_155 Depth=2
	shl.b32 	%r3362, %r3412, 20;
	or.b32  	%r3363, %r180, %r3362;
	cvt.u64.u32 	%rd278, %r3363;
	add.s64 	%rd279, %rd278, %rd18;
	shr.u64 	%rd280, %rd279, 34;
	add.s64 	%rd281, %rd279, %rd280;
	shr.s64 	%rd282, %rd281, 30;
	setp.lt.s64 	%p291, %rd279, 0;
	and.b64  	%rd283, %rd281, -1073741824;
	setp.ne.s64 	%p292, %rd283, %rd279;
	and.pred  	%p293, %p291, %p292;
	selp.u64 	%rd284, 1, 0, %p293;
	sub.s64 	%rd285, %rd284, %rd282;
	shl.b64 	%rd286, %rd285, 30;
	add.s64 	%rd287, %rd286, %rd279;
	shl.b64 	%rd288, %rd287, 2;
	add.s64 	%rd289, %rd4, %rd288;
	st.global.u32 	[%rd289], %r3413;
	add.s32 	%r3412, %r3412, 1;
	mov.u32 	%r3411, %r1194;
	mov.u32 	%r3413, %r1194;
	bra.uni 	$L__BB0_157;
$L__BB0_159:                            // %L46148
	mov.u32 	%r3364, 0;
	st.global.u32 	[%rd6], %r3364;
	ret;
$L__BB0_206:                            // %post_box_union
	mov.u64 	%rd245, exception4114;
	cvta.global.u64 	%rd246, %rd245;
	{ // callseq 50, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd246;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 50
	{ // callseq 51, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd82;
	st.param.b32 	[param0+8], %r249;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 51
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_136:                            // %L6855
	mov.u32 	%r3380, 5;
	st.global.u32 	[%rd6], %r3380;
	mov.u64 	%rd320, exception4066;
	cvta.global.u64 	%rd321, %rd320;
	{ // callseq 82, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd321;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 82
	{ // callseq 83, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd82;
	st.param.b32 	[param0+8], %r249;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 83
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_137:                            // %L7011
	mov.u32 	%r3379, 5;
	st.global.u32 	[%rd6], %r3379;
	mov.u64 	%rd318, exception4066;
	cvta.global.u64 	%rd319, %rd318;
	{ // callseq 80, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd319;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 80
	{ // callseq 81, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd82;
	st.param.b32 	[param0+8], %r249;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 81
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_138:                            // %L7167
	mov.u32 	%r3378, 5;
	st.global.u32 	[%rd6], %r3378;
	mov.u64 	%rd316, exception4066;
	cvta.global.u64 	%rd317, %rd316;
	{ // callseq 78, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd317;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 78
	{ // callseq 79, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd82;
	st.param.b32 	[param0+8], %r249;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 79
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_139:                            // %L7323
	mov.u32 	%r3377, 5;
	st.global.u32 	[%rd6], %r3377;
	mov.u64 	%rd314, exception4066;
	cvta.global.u64 	%rd315, %rd314;
	{ // callseq 76, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd315;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 76
	{ // callseq 77, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd82;
	st.param.b32 	[param0+8], %r249;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 77
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_140:                            // %L7479
	mov.u32 	%r3376, 5;
	st.global.u32 	[%rd6], %r3376;
	mov.u64 	%rd312, exception4066;
	cvta.global.u64 	%rd313, %rd312;
	{ // callseq 74, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd313;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 74
	{ // callseq 75, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd82;
	st.param.b32 	[param0+8], %r249;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 75
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_141:                            // %L7635
	mov.u32 	%r3375, 5;
	st.global.u32 	[%rd6], %r3375;
	mov.u64 	%rd310, exception4066;
	cvta.global.u64 	%rd311, %rd310;
	{ // callseq 72, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd311;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 72
	{ // callseq 73, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd82;
	st.param.b32 	[param0+8], %r249;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 73
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_142:                            // %L7791
	mov.u32 	%r3374, 5;
	st.global.u32 	[%rd6], %r3374;
	mov.u64 	%rd308, exception4066;
	cvta.global.u64 	%rd309, %rd308;
	{ // callseq 70, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd309;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 70
	{ // callseq 71, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd82;
	st.param.b32 	[param0+8], %r249;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 71
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_143:                            // %L7947
	mov.u32 	%r3373, 5;
	st.global.u32 	[%rd6], %r3373;
	mov.u64 	%rd306, exception4066;
	cvta.global.u64 	%rd307, %rd306;
	{ // callseq 68, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd307;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 68
	{ // callseq 69, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd82;
	st.param.b32 	[param0+8], %r249;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 69
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_144:                            // %L8103
	mov.u32 	%r3372, 5;
	st.global.u32 	[%rd6], %r3372;
	mov.u64 	%rd304, exception4066;
	cvta.global.u64 	%rd305, %rd304;
	{ // callseq 66, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd305;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 66
	{ // callseq 67, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd82;
	st.param.b32 	[param0+8], %r249;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 67
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_145:                            // %L8259
	mov.u32 	%r3371, 5;
	st.global.u32 	[%rd6], %r3371;
	mov.u64 	%rd302, exception4066;
	cvta.global.u64 	%rd303, %rd302;
	{ // callseq 64, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd303;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 64
	{ // callseq 65, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd82;
	st.param.b32 	[param0+8], %r249;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 65
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_146:                            // %L8415
	mov.u32 	%r3370, 5;
	st.global.u32 	[%rd6], %r3370;
	mov.u64 	%rd300, exception4066;
	cvta.global.u64 	%rd301, %rd300;
	{ // callseq 62, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd301;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 62
	{ // callseq 63, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd82;
	st.param.b32 	[param0+8], %r249;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 63
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_147:                            // %L8571
	mov.u32 	%r3369, 5;
	st.global.u32 	[%rd6], %r3369;
	mov.u64 	%rd298, exception4066;
	cvta.global.u64 	%rd299, %rd298;
	{ // callseq 60, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd299;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 60
	{ // callseq 61, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd82;
	st.param.b32 	[param0+8], %r249;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 61
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_148:                            // %L8727
	mov.u32 	%r3368, 5;
	st.global.u32 	[%rd6], %r3368;
	mov.u64 	%rd296, exception4066;
	cvta.global.u64 	%rd297, %rd296;
	{ // callseq 58, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd297;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 58
	{ // callseq 59, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd82;
	st.param.b32 	[param0+8], %r249;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 59
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_149:                            // %L8883
	mov.u32 	%r3367, 5;
	st.global.u32 	[%rd6], %r3367;
	mov.u64 	%rd294, exception4066;
	cvta.global.u64 	%rd295, %rd294;
	{ // callseq 56, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd295;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 56
	{ // callseq 57, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd82;
	st.param.b32 	[param0+8], %r249;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 57
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_150:                            // %L9039
	mov.u32 	%r3366, 5;
	st.global.u32 	[%rd6], %r3366;
	mov.u64 	%rd292, exception4066;
	cvta.global.u64 	%rd293, %rd292;
	{ // callseq 54, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd293;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 54
	{ // callseq 55, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd82;
	st.param.b32 	[param0+8], %r249;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 55
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_151:                            // %L9195
	mov.u32 	%r3365, 5;
	st.global.u32 	[%rd6], %r3365;
	mov.u64 	%rd290, exception4066;
	cvta.global.u64 	%rd291, %rd290;
	{ // callseq 52, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd291;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 52
	{ // callseq 53, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd82;
	st.param.b32 	[param0+8], %r249;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 53
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_6:                              // %L166
	mov.u32 	%r3382, 2;
	st.global.u32 	[%rd6], %r3382;
	mov.u64 	%rd324, exception4066;
	cvta.global.u64 	%rd325, %rd324;
	{ // callseq 86, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd325;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 86
	{ // callseq 87, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd82;
	st.param.b32 	[param0+8], %r249;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 87
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_13:                             // %L307
	mov.u32 	%r3381, 3;
	st.global.u32 	[%rd6], %r3381;
	mov.u64 	%rd322, exception4066;
	cvta.global.u64 	%rd323, %rd322;
	{ // callseq 84, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd323;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 84
	{ // callseq 85, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd82;
	st.param.b32 	[param0+8], %r249;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 85
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd88, exception1;
	cvta.global.u64 	%rd89, %rd88;
	{ // callseq 45, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd89;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 45
	{ // callseq 46, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd82;
	st.param.b32 	[param0+8], %r249;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 46
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_135:                            // %L1153
	add.u64 	%rd87, %SP, 0;
	add.u64 	%rd5, %SPL, 0;
	st.local.v2.u32 	[%rd5], {%r5, %r1};
	st.local.v2.u32 	[%rd5+8], {%r3, %r86};
	st.local.u32 	[%rd5+16], %r87;
	mov.u64 	%rd93, __unnamed_1;
	cvta.global.u64 	%rd94, %rd93;
	{ // callseq 47, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd94;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd87;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r466, [retval0+0];
	} // callseq 47
	mov.u32 	%r468, 4;
	st.global.u32 	[%rd6], %r468;
	mov.u64 	%rd96, exception4066;
	cvta.global.u64 	%rd97, %rd96;
	{ // callseq 48, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd97;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 48
	{ // callseq 49, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd82;
	st.param.b32 	[param0+8], %r249;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 49
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
