Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date         : Sun Aug 31 13:40:10 2025
| Host         : hacc-gpu1 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -hierarchical -hierarchical_depth 5 -file ./report/bfs_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7vx485tffg1761-2
| Speed File   : -2
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------------------+----------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
|                    Instance                    |                       Module                       | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP Blocks |
+------------------------------------------------+----------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
| bd_0_wrapper                                   |                                              (top) |        626 |        626 |       0 |    0 | 678 |      2 |      0 |          1 |
|   bd_0_i                                       |                                               bd_0 |        626 |        626 |       0 |    0 | 678 |      2 |      0 |          1 |
|     hls_inst                                   |                                    bd_0_hls_inst_0 |        626 |        626 |       0 |    0 | 678 |      2 |      0 |          1 |
|       inst                                     |                                bd_0_hls_inst_0_bfs |        626 |        626 |       0 |    0 | 678 |      2 |      0 |          1 |
|         (inst)                                 |                                bd_0_hls_inst_0_bfs |        515 |        515 |       0 |    0 | 640 |      0 |      0 |          0 |
|         mul_7ns_9ns_15_1_1_U3                  |             bd_0_hls_inst_0_bfs_mul_7ns_9ns_15_1_1 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |          1 |
|         mux_21_64_1_1_U1                       |               bd_0_hls_inst_0_bfs_mux_21_64_1_1__1 |          4 |          4 |       0 |    0 |   0 |      0 |      0 |          0 |
|         mux_21_64_1_1_U2                       |               bd_0_hls_inst_0_bfs_mux_21_64_1_1__2 |         32 |         32 |       0 |    0 |   0 |      0 |      0 |          0 |
|         mux_21_64_1_1_U5                       |                  bd_0_hls_inst_0_bfs_mux_21_64_1_1 |         64 |         64 |       0 |    0 |   0 |      0 |      0 |          0 |
|         queue_1_U                              |       bd_0_hls_inst_0_bfs_queue_RAM_1WNR_BRAM_1R1W |          0 |          0 |       0 |    0 |   0 |      1 |      0 |          0 |
|         queue_U                                |    bd_0_hls_inst_0_bfs_queue_RAM_1WNR_BRAM_1R1W__1 |          0 |          0 |       0 |    0 |   0 |      1 |      0 |          0 |
|         urem_7ns_3ns_7_11_seq_1_U4             |        bd_0_hls_inst_0_bfs_urem_7ns_3ns_7_11_seq_1 |         11 |         11 |       0 |    0 |  38 |      0 |      0 |          0 |
|           (urem_7ns_3ns_7_11_seq_1_U4)         |        bd_0_hls_inst_0_bfs_urem_7ns_3ns_7_11_seq_1 |          1 |          1 |       0 |    0 |  10 |      0 |      0 |          0 |
|           bfs_urem_7ns_3ns_7_11_seq_1_divseq_u | bd_0_hls_inst_0_bfs_urem_7ns_3ns_7_11_seq_1_divseq |         10 |         10 |       0 |    0 |  28 |      0 |      0 |          0 |
+------------------------------------------------+----------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


