// megafunction wizard: %RAM: 1-PORT%
// GENERATION: STANDARD
// VERSION: WM1.0
// MODULE: altsyncram 

// ============================================================
// File Name: image_03.v
// Megafunction Name(s):
// 			altsyncram
//
// Simulation Library Files(s):
// 			altera_mf
// ============================================================
// ************************************************************
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
//
// 20.1.0 Build 711 06/05/2020 SJ Lite Edition
// ************************************************************


//Copyright (C) 2020  Intel Corporation. All rights reserved.
//Your use of Intel Corporation's design tools, logic functions 
//and other software and tools, and any partner logic 
//functions, and any output files from any of the foregoing 
//(including device programming or simulation files), and any 
//associated documentation or information are expressly subject 
//to the terms and conditions of the Intel Program License 
//Subscription Agreement, the Intel Quartus Prime License Agreement,
//the Intel FPGA IP License Agreement, or other applicable license
//agreement, including, without limitation, that your use is for
//the sole purpose of programming logic devices manufactured by
//Intel and sold by Intel or its authorized distributors.  Please
//refer to the applicable agreement for further details, at
//https://fpgasoftware.intel.com/eula.


//altsyncram CLOCK_ENABLE_INPUT_A="BYPASS" CLOCK_ENABLE_OUTPUT_A="BYPASS" DEVICE_FAMILY="Cyclone V" ENABLE_RUNTIME_MOD="YES" INIT_FILE="./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif" INSTANCE_NAME="img3" NUMWORDS_A=19200 OPERATION_MODE="SINGLE_PORT" OUTDATA_ACLR_A="NONE" OUTDATA_REG_A="CLOCK0" POWER_UP_UNINITIALIZED="FALSE" read_during_write_mode_port_a="NEW_DATA_NO_NBE_READ" WIDTH_A=24 WIDTH_BYTEENA_A=1 WIDTHAD_A=15 address_a clock0 data_a q_a wren_a
//VERSION_BEGIN 20.1 cbx_altera_syncram_nd_impl 2020:06:05:12:04:51:SJ cbx_altsyncram 2020:06:05:12:04:51:SJ cbx_cycloneii 2020:06:05:12:04:51:SJ cbx_lpm_add_sub 2020:06:05:12:04:51:SJ cbx_lpm_compare 2020:06:05:12:04:51:SJ cbx_lpm_decode 2020:06:05:12:04:51:SJ cbx_lpm_mux 2020:06:05:12:04:51:SJ cbx_mgl 2020:06:05:12:11:10:SJ cbx_nadder 2020:06:05:12:04:51:SJ cbx_stratix 2020:06:05:12:04:51:SJ cbx_stratixii 2020:06:05:12:04:51:SJ cbx_stratixiii 2020:06:05:12:04:51:SJ cbx_stratixv 2020:06:05:12:04:51:SJ cbx_util_mgl 2020:06:05:12:04:51:SJ  VERSION_END
// synthesis VERILOG_INPUT_VERSION VERILOG_2001
// altera message_off 10463



//altsyncram ADDRESS_ACLR_B="NONE" ADDRESS_REG_B="CLOCK1" CLOCK_ENABLE_INPUT_A="BYPASS" CLOCK_ENABLE_OUTPUT_A="BYPASS" DEVICE_FAMILY="Cyclone V" ENABLE_RUNTIME_MOD="NO" INDATA_ACLR_B="NONE" INDATA_REG_B="CLOCK1" INIT_FILE="./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif" NUMWORDS_A=19200 NUMWORDS_B=19200 OPERATION_MODE="BIDIR_DUAL_PORT" OUTDATA_ACLR_A="NONE" OUTDATA_ACLR_B="NONE" OUTDATA_REG_A="CLOCK0" OUTDATA_REG_B="UNREGISTERED" RDCONTROL_REG_B="CLOCK1" read_during_write_mode_port_a="NEW_DATA_NO_NBE_READ" WIDTH_A=24 WIDTH_B=24 WIDTH_BYTEENA_A=1 WIDTHAD_A=15 WIDTHAD_B=15 WRCONTROL_ACLR_B="NONE" WRCONTROL_WRADDRESS_REG_B="CLOCK1" address_a address_b clock0 clock1 data_a data_b q_a q_b wren_a wren_b
//VERSION_BEGIN 20.1 cbx_altera_syncram_nd_impl 2020:06:05:12:04:51:SJ cbx_altsyncram 2020:06:05:12:04:51:SJ cbx_cycloneii 2020:06:05:12:04:51:SJ cbx_lpm_add_sub 2020:06:05:12:04:51:SJ cbx_lpm_compare 2020:06:05:12:04:51:SJ cbx_lpm_decode 2020:06:05:12:04:51:SJ cbx_lpm_mux 2020:06:05:12:04:51:SJ cbx_mgl 2020:06:05:12:11:10:SJ cbx_nadder 2020:06:05:12:04:51:SJ cbx_stratix 2020:06:05:12:04:51:SJ cbx_stratixii 2020:06:05:12:04:51:SJ cbx_stratixiii 2020:06:05:12:04:51:SJ cbx_stratixv 2020:06:05:12:04:51:SJ cbx_util_mgl 2020:06:05:12:04:51:SJ  VERSION_END


//lpm_decode DEVICE_FAMILY="Cyclone V" LPM_DECODES=3 LPM_WIDTH=2 data enable eq
//VERSION_BEGIN 20.1 cbx_cycloneii 2020:06:05:12:04:51:SJ cbx_lpm_add_sub 2020:06:05:12:04:51:SJ cbx_lpm_compare 2020:06:05:12:04:51:SJ cbx_lpm_decode 2020:06:05:12:04:51:SJ cbx_mgl 2020:06:05:12:11:10:SJ cbx_nadder 2020:06:05:12:04:51:SJ cbx_stratix 2020:06:05:12:04:51:SJ cbx_stratixii 2020:06:05:12:04:51:SJ  VERSION_END

//synthesis_resources = lut 4 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  image_03_decode
	( 
	data,
	enable,
	eq) /* synthesis synthesis_clearbox=1 */;
	input   [1:0]  data;
	input   enable;
	output   [2:0]  eq;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [1:0]  data;
	tri1   enable;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [1:0]  data_wire;
	wire  enable_wire;
	wire  [2:0]  eq_node;
	wire  [3:0]  eq_wire;
	wire  [2:0]  w_anode939w;
	wire  [2:0]  w_anode952w;
	wire  [2:0]  w_anode960w;
	wire  [2:0]  w_anode968w;

	assign
		data_wire = data,
		enable_wire = enable,
		eq = eq_node,
		eq_node = eq_wire[2:0],
		eq_wire = {w_anode968w[2], w_anode960w[2], w_anode952w[2], w_anode939w[2]},
		w_anode939w = {(w_anode939w[1] & (~ data_wire[1])), (w_anode939w[0] & (~ data_wire[0])), enable_wire},
		w_anode952w = {(w_anode952w[1] & (~ data_wire[1])), (w_anode952w[0] & data_wire[0]), enable_wire},
		w_anode960w = {(w_anode960w[1] & data_wire[1]), (w_anode960w[0] & (~ data_wire[0])), enable_wire},
		w_anode968w = {(w_anode968w[1] & data_wire[1]), (w_anode968w[0] & data_wire[0]), enable_wire};
endmodule //image_03_decode


//lpm_decode DEVICE_FAMILY="Cyclone V" LPM_DECODES=3 LPM_WIDTH=2 data eq
//VERSION_BEGIN 20.1 cbx_cycloneii 2020:06:05:12:04:51:SJ cbx_lpm_add_sub 2020:06:05:12:04:51:SJ cbx_lpm_compare 2020:06:05:12:04:51:SJ cbx_lpm_decode 2020:06:05:12:04:51:SJ cbx_mgl 2020:06:05:12:11:10:SJ cbx_nadder 2020:06:05:12:04:51:SJ cbx_stratix 2020:06:05:12:04:51:SJ cbx_stratixii 2020:06:05:12:04:51:SJ  VERSION_END

//synthesis_resources = lut 4 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  image_03_decode1
	( 
	data,
	eq) /* synthesis synthesis_clearbox=1 */;
	input   [1:0]  data;
	output   [2:0]  eq;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [1:0]  data;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [1:0]  data_wire;
	wire  [2:0]  eq_node;
	wire  [3:0]  eq_wire;
	wire  [2:0]  w_anode1000w;
	wire  [2:0]  w_anode1009w;
	wire  [2:0]  w_anode977w;
	wire  [2:0]  w_anode991w;

	assign
		data_wire = data,
		eq = eq_node,
		eq_node = eq_wire[2:0],
		eq_wire = {w_anode1009w[2], w_anode1000w[2], w_anode991w[2], w_anode977w[2]},
		w_anode1000w = {(w_anode1000w[1] & data_wire[1]), (w_anode1000w[0] & (~ data_wire[0])), 1'b1},
		w_anode1009w = {(w_anode1009w[1] & data_wire[1]), (w_anode1009w[0] & data_wire[0]), 1'b1},
		w_anode977w = {(w_anode977w[1] & (~ data_wire[1])), (w_anode977w[0] & (~ data_wire[0])), 1'b1},
		w_anode991w = {(w_anode991w[1] & (~ data_wire[1])), (w_anode991w[0] & data_wire[0]), 1'b1};
endmodule //image_03_decode1


//lpm_mux DEVICE_FAMILY="Cyclone V" LPM_SIZE=3 LPM_WIDTH=24 LPM_WIDTHS=2 data result sel
//VERSION_BEGIN 20.1 cbx_lpm_mux 2020:06:05:12:04:51:SJ cbx_mgl 2020:06:05:12:11:10:SJ  VERSION_END

//synthesis_resources = lut 48 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  image_03_mux
	( 
	data,
	result,
	sel) /* synthesis synthesis_clearbox=1 */;
	input   [71:0]  data;
	output   [23:0]  result;
	input   [1:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [71:0]  data;
	tri0   [1:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [23:0]  data0_wire;
	wire  [23:0]  data1_wire;
	wire  [23:0]  data2_wire;
	wire  [23:0]  result_node;

	assign
		data0_wire = (data[23:0] & {24{(~ sel[0])}}),
		data1_wire = (data[47:24] & {24{sel[0]}}),
		data2_wire = (data[71:48] & {24{sel[1]}}),
		result = result_node,
		result_node = (((data0_wire | data1_wire) & {24{(~ sel[1])}}) | data2_wire);
endmodule //image_03_mux

//synthesis_resources = lut 112 M10K 60 reg 6 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
(* ALTERA_ATTRIBUTE = {"OPTIMIZE_POWER_DURING_SYNTHESIS=NORMAL_COMPILATION"} *)
module  image_03_altsyncram1
	( 
	address_a,
	address_b,
	clock0,
	clock1,
	data_a,
	data_b,
	q_a,
	q_b,
	wren_a,
	wren_b) /* synthesis synthesis_clearbox=1 */;
	input   [14:0]  address_a;
	input   [14:0]  address_b;
	input   clock0;
	input   clock1;
	input   [23:0]  data_a;
	input   [23:0]  data_b;
	output   [23:0]  q_a;
	output   [23:0]  q_b;
	input   wren_a;
	input   wren_b;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri1   [14:0]  address_b;
	tri1   clock0;
	tri1   clock1;
	tri1   [23:0]  data_a;
	tri1   [23:0]  data_b;
	tri0   wren_a;
	tri0   wren_b;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	reg	[1:0]	address_reg_a;
	reg	[1:0]	address_reg_b;
	reg	[1:0]	out_address_reg_a;
	wire  [2:0]   wire_decode4_eq;
	wire  [2:0]   wire_decode5_eq;
	wire  [2:0]   wire_rden_decode_a_eq;
	wire  [2:0]   wire_rden_decode_b_eq;
	wire  [23:0]   wire_mux6_result;
	wire  [23:0]   wire_mux7_result;
	wire  [0:0]   wire_ram_block3a_0portadataout;
	wire  [0:0]   wire_ram_block3a_1portadataout;
	wire  [0:0]   wire_ram_block3a_2portadataout;
	wire  [0:0]   wire_ram_block3a_3portadataout;
	wire  [0:0]   wire_ram_block3a_4portadataout;
	wire  [0:0]   wire_ram_block3a_5portadataout;
	wire  [0:0]   wire_ram_block3a_6portadataout;
	wire  [0:0]   wire_ram_block3a_7portadataout;
	wire  [0:0]   wire_ram_block3a_8portadataout;
	wire  [0:0]   wire_ram_block3a_9portadataout;
	wire  [0:0]   wire_ram_block3a_10portadataout;
	wire  [0:0]   wire_ram_block3a_11portadataout;
	wire  [0:0]   wire_ram_block3a_12portadataout;
	wire  [0:0]   wire_ram_block3a_13portadataout;
	wire  [0:0]   wire_ram_block3a_14portadataout;
	wire  [0:0]   wire_ram_block3a_15portadataout;
	wire  [0:0]   wire_ram_block3a_16portadataout;
	wire  [0:0]   wire_ram_block3a_17portadataout;
	wire  [0:0]   wire_ram_block3a_18portadataout;
	wire  [0:0]   wire_ram_block3a_19portadataout;
	wire  [0:0]   wire_ram_block3a_20portadataout;
	wire  [0:0]   wire_ram_block3a_21portadataout;
	wire  [0:0]   wire_ram_block3a_22portadataout;
	wire  [0:0]   wire_ram_block3a_23portadataout;
	wire  [0:0]   wire_ram_block3a_24portadataout;
	wire  [0:0]   wire_ram_block3a_25portadataout;
	wire  [0:0]   wire_ram_block3a_26portadataout;
	wire  [0:0]   wire_ram_block3a_27portadataout;
	wire  [0:0]   wire_ram_block3a_28portadataout;
	wire  [0:0]   wire_ram_block3a_29portadataout;
	wire  [0:0]   wire_ram_block3a_30portadataout;
	wire  [0:0]   wire_ram_block3a_31portadataout;
	wire  [0:0]   wire_ram_block3a_32portadataout;
	wire  [0:0]   wire_ram_block3a_33portadataout;
	wire  [0:0]   wire_ram_block3a_34portadataout;
	wire  [0:0]   wire_ram_block3a_35portadataout;
	wire  [0:0]   wire_ram_block3a_36portadataout;
	wire  [0:0]   wire_ram_block3a_37portadataout;
	wire  [0:0]   wire_ram_block3a_38portadataout;
	wire  [0:0]   wire_ram_block3a_39portadataout;
	wire  [0:0]   wire_ram_block3a_40portadataout;
	wire  [0:0]   wire_ram_block3a_41portadataout;
	wire  [0:0]   wire_ram_block3a_42portadataout;
	wire  [0:0]   wire_ram_block3a_43portadataout;
	wire  [0:0]   wire_ram_block3a_44portadataout;
	wire  [0:0]   wire_ram_block3a_45portadataout;
	wire  [0:0]   wire_ram_block3a_46portadataout;
	wire  [0:0]   wire_ram_block3a_47portadataout;
	wire  [0:0]   wire_ram_block3a_48portadataout;
	wire  [0:0]   wire_ram_block3a_49portadataout;
	wire  [0:0]   wire_ram_block3a_50portadataout;
	wire  [0:0]   wire_ram_block3a_51portadataout;
	wire  [0:0]   wire_ram_block3a_52portadataout;
	wire  [0:0]   wire_ram_block3a_53portadataout;
	wire  [0:0]   wire_ram_block3a_54portadataout;
	wire  [0:0]   wire_ram_block3a_55portadataout;
	wire  [0:0]   wire_ram_block3a_56portadataout;
	wire  [0:0]   wire_ram_block3a_57portadataout;
	wire  [0:0]   wire_ram_block3a_58portadataout;
	wire  [0:0]   wire_ram_block3a_59portadataout;
	wire  [0:0]   wire_ram_block3a_60portadataout;
	wire  [0:0]   wire_ram_block3a_61portadataout;
	wire  [0:0]   wire_ram_block3a_62portadataout;
	wire  [0:0]   wire_ram_block3a_63portadataout;
	wire  [0:0]   wire_ram_block3a_64portadataout;
	wire  [0:0]   wire_ram_block3a_65portadataout;
	wire  [0:0]   wire_ram_block3a_66portadataout;
	wire  [0:0]   wire_ram_block3a_67portadataout;
	wire  [0:0]   wire_ram_block3a_68portadataout;
	wire  [0:0]   wire_ram_block3a_69portadataout;
	wire  [0:0]   wire_ram_block3a_70portadataout;
	wire  [0:0]   wire_ram_block3a_71portadataout;
	wire  [0:0]   wire_ram_block3a_0portbdataout;
	wire  [0:0]   wire_ram_block3a_1portbdataout;
	wire  [0:0]   wire_ram_block3a_2portbdataout;
	wire  [0:0]   wire_ram_block3a_3portbdataout;
	wire  [0:0]   wire_ram_block3a_4portbdataout;
	wire  [0:0]   wire_ram_block3a_5portbdataout;
	wire  [0:0]   wire_ram_block3a_6portbdataout;
	wire  [0:0]   wire_ram_block3a_7portbdataout;
	wire  [0:0]   wire_ram_block3a_8portbdataout;
	wire  [0:0]   wire_ram_block3a_9portbdataout;
	wire  [0:0]   wire_ram_block3a_10portbdataout;
	wire  [0:0]   wire_ram_block3a_11portbdataout;
	wire  [0:0]   wire_ram_block3a_12portbdataout;
	wire  [0:0]   wire_ram_block3a_13portbdataout;
	wire  [0:0]   wire_ram_block3a_14portbdataout;
	wire  [0:0]   wire_ram_block3a_15portbdataout;
	wire  [0:0]   wire_ram_block3a_16portbdataout;
	wire  [0:0]   wire_ram_block3a_17portbdataout;
	wire  [0:0]   wire_ram_block3a_18portbdataout;
	wire  [0:0]   wire_ram_block3a_19portbdataout;
	wire  [0:0]   wire_ram_block3a_20portbdataout;
	wire  [0:0]   wire_ram_block3a_21portbdataout;
	wire  [0:0]   wire_ram_block3a_22portbdataout;
	wire  [0:0]   wire_ram_block3a_23portbdataout;
	wire  [0:0]   wire_ram_block3a_24portbdataout;
	wire  [0:0]   wire_ram_block3a_25portbdataout;
	wire  [0:0]   wire_ram_block3a_26portbdataout;
	wire  [0:0]   wire_ram_block3a_27portbdataout;
	wire  [0:0]   wire_ram_block3a_28portbdataout;
	wire  [0:0]   wire_ram_block3a_29portbdataout;
	wire  [0:0]   wire_ram_block3a_30portbdataout;
	wire  [0:0]   wire_ram_block3a_31portbdataout;
	wire  [0:0]   wire_ram_block3a_32portbdataout;
	wire  [0:0]   wire_ram_block3a_33portbdataout;
	wire  [0:0]   wire_ram_block3a_34portbdataout;
	wire  [0:0]   wire_ram_block3a_35portbdataout;
	wire  [0:0]   wire_ram_block3a_36portbdataout;
	wire  [0:0]   wire_ram_block3a_37portbdataout;
	wire  [0:0]   wire_ram_block3a_38portbdataout;
	wire  [0:0]   wire_ram_block3a_39portbdataout;
	wire  [0:0]   wire_ram_block3a_40portbdataout;
	wire  [0:0]   wire_ram_block3a_41portbdataout;
	wire  [0:0]   wire_ram_block3a_42portbdataout;
	wire  [0:0]   wire_ram_block3a_43portbdataout;
	wire  [0:0]   wire_ram_block3a_44portbdataout;
	wire  [0:0]   wire_ram_block3a_45portbdataout;
	wire  [0:0]   wire_ram_block3a_46portbdataout;
	wire  [0:0]   wire_ram_block3a_47portbdataout;
	wire  [0:0]   wire_ram_block3a_48portbdataout;
	wire  [0:0]   wire_ram_block3a_49portbdataout;
	wire  [0:0]   wire_ram_block3a_50portbdataout;
	wire  [0:0]   wire_ram_block3a_51portbdataout;
	wire  [0:0]   wire_ram_block3a_52portbdataout;
	wire  [0:0]   wire_ram_block3a_53portbdataout;
	wire  [0:0]   wire_ram_block3a_54portbdataout;
	wire  [0:0]   wire_ram_block3a_55portbdataout;
	wire  [0:0]   wire_ram_block3a_56portbdataout;
	wire  [0:0]   wire_ram_block3a_57portbdataout;
	wire  [0:0]   wire_ram_block3a_58portbdataout;
	wire  [0:0]   wire_ram_block3a_59portbdataout;
	wire  [0:0]   wire_ram_block3a_60portbdataout;
	wire  [0:0]   wire_ram_block3a_61portbdataout;
	wire  [0:0]   wire_ram_block3a_62portbdataout;
	wire  [0:0]   wire_ram_block3a_63portbdataout;
	wire  [0:0]   wire_ram_block3a_64portbdataout;
	wire  [0:0]   wire_ram_block3a_65portbdataout;
	wire  [0:0]   wire_ram_block3a_66portbdataout;
	wire  [0:0]   wire_ram_block3a_67portbdataout;
	wire  [0:0]   wire_ram_block3a_68portbdataout;
	wire  [0:0]   wire_ram_block3a_69portbdataout;
	wire  [0:0]   wire_ram_block3a_70portbdataout;
	wire  [0:0]   wire_ram_block3a_71portbdataout;
	wire  [1:0]  address_a_sel;
	wire  [14:0]  address_a_wire;
	wire  [1:0]  address_b_sel;
	wire  [14:0]  address_b_wire;
	wire  [1:0]  w_addr_val_b4w;
	wire  [1:0]  w_addr_val_b8w;
	wire  [1:0]  wren_decode_addr_sel_a;
	wire  [1:0]  wren_decode_addr_sel_b;

	// synopsys translate_off
	initial
		address_reg_a = 0;
	// synopsys translate_on
	always @ ( posedge clock0)
		  address_reg_a <= address_a_sel;
	// synopsys translate_off
	initial
		address_reg_b = 0;
	// synopsys translate_on
	always @ ( posedge clock1)
		  address_reg_b <= address_b_sel;
	// synopsys translate_off
	initial
		out_address_reg_a = 0;
	// synopsys translate_on
	always @ ( posedge clock0)
		  out_address_reg_a <= address_reg_a;
	image_03_decode   decode4
	( 
	.data(address_a_wire[14:13]),
	.enable(wren_a),
	.eq(wire_decode4_eq));
	image_03_decode   decode5
	( 
	.data(w_addr_val_b4w),
	.enable(wren_b),
	.eq(wire_decode5_eq));
	image_03_decode1   rden_decode_a
	( 
	.data(wren_decode_addr_sel_a),
	.eq(wire_rden_decode_a_eq));
	image_03_decode1   rden_decode_b
	( 
	.data(w_addr_val_b8w),
	.eq(wire_rden_decode_b_eq));
	image_03_mux   mux6
	( 
	.data({wire_ram_block3a_71portadataout[0], wire_ram_block3a_70portadataout[0], wire_ram_block3a_69portadataout[0], wire_ram_block3a_68portadataout[0], wire_ram_block3a_67portadataout[0], wire_ram_block3a_66portadataout[0], wire_ram_block3a_65portadataout[0], wire_ram_block3a_64portadataout[0], wire_ram_block3a_63portadataout[0], wire_ram_block3a_62portadataout[0], wire_ram_block3a_61portadataout[0], wire_ram_block3a_60portadataout[0], wire_ram_block3a_59portadataout[0], wire_ram_block3a_58portadataout[0], wire_ram_block3a_57portadataout[0], wire_ram_block3a_56portadataout[0], wire_ram_block3a_55portadataout[0], wire_ram_block3a_54portadataout[0], wire_ram_block3a_53portadataout[0], wire_ram_block3a_52portadataout[0], wire_ram_block3a_51portadataout[0], wire_ram_block3a_50portadataout[0], wire_ram_block3a_49portadataout[0], wire_ram_block3a_48portadataout[0], wire_ram_block3a_47portadataout[0], wire_ram_block3a_46portadataout[0], wire_ram_block3a_45portadataout[0], wire_ram_block3a_44portadataout[0], wire_ram_block3a_43portadataout[0], wire_ram_block3a_42portadataout[0], wire_ram_block3a_41portadataout[0], wire_ram_block3a_40portadataout[0], wire_ram_block3a_39portadataout[0], wire_ram_block3a_38portadataout[0], wire_ram_block3a_37portadataout[0], wire_ram_block3a_36portadataout[0], wire_ram_block3a_35portadataout[0], wire_ram_block3a_34portadataout[0], wire_ram_block3a_33portadataout[0], wire_ram_block3a_32portadataout[0], wire_ram_block3a_31portadataout[0], wire_ram_block3a_30portadataout[0], wire_ram_block3a_29portadataout[0], wire_ram_block3a_28portadataout[0], wire_ram_block3a_27portadataout[0], wire_ram_block3a_26portadataout[0], wire_ram_block3a_25portadataout[0], wire_ram_block3a_24portadataout[0], wire_ram_block3a_23portadataout[0], wire_ram_block3a_22portadataout[0], wire_ram_block3a_21portadataout[0], wire_ram_block3a_20portadataout[0], wire_ram_block3a_19portadataout[0], wire_ram_block3a_18portadataout[0], wire_ram_block3a_17portadataout[0], wire_ram_block3a_16portadataout[0], wire_ram_block3a_15portadataout[0]
, wire_ram_block3a_14portadataout[0], wire_ram_block3a_13portadataout[0], wire_ram_block3a_12portadataout[0], wire_ram_block3a_11portadataout[0], wire_ram_block3a_10portadataout[0], wire_ram_block3a_9portadataout[0], wire_ram_block3a_8portadataout[0], wire_ram_block3a_7portadataout[0], wire_ram_block3a_6portadataout[0], wire_ram_block3a_5portadataout[0], wire_ram_block3a_4portadataout[0], wire_ram_block3a_3portadataout[0], wire_ram_block3a_2portadataout[0], wire_ram_block3a_1portadataout[0], wire_ram_block3a_0portadataout[0]}),
	.result(wire_mux6_result),
	.sel(out_address_reg_a));
	image_03_mux   mux7
	( 
	.data({wire_ram_block3a_71portbdataout[0], wire_ram_block3a_70portbdataout[0], wire_ram_block3a_69portbdataout[0], wire_ram_block3a_68portbdataout[0], wire_ram_block3a_67portbdataout[0], wire_ram_block3a_66portbdataout[0], wire_ram_block3a_65portbdataout[0], wire_ram_block3a_64portbdataout[0], wire_ram_block3a_63portbdataout[0], wire_ram_block3a_62portbdataout[0], wire_ram_block3a_61portbdataout[0], wire_ram_block3a_60portbdataout[0], wire_ram_block3a_59portbdataout[0], wire_ram_block3a_58portbdataout[0], wire_ram_block3a_57portbdataout[0], wire_ram_block3a_56portbdataout[0], wire_ram_block3a_55portbdataout[0], wire_ram_block3a_54portbdataout[0], wire_ram_block3a_53portbdataout[0], wire_ram_block3a_52portbdataout[0], wire_ram_block3a_51portbdataout[0], wire_ram_block3a_50portbdataout[0], wire_ram_block3a_49portbdataout[0], wire_ram_block3a_48portbdataout[0], wire_ram_block3a_47portbdataout[0], wire_ram_block3a_46portbdataout[0], wire_ram_block3a_45portbdataout[0], wire_ram_block3a_44portbdataout[0], wire_ram_block3a_43portbdataout[0], wire_ram_block3a_42portbdataout[0], wire_ram_block3a_41portbdataout[0], wire_ram_block3a_40portbdataout[0], wire_ram_block3a_39portbdataout[0], wire_ram_block3a_38portbdataout[0], wire_ram_block3a_37portbdataout[0], wire_ram_block3a_36portbdataout[0], wire_ram_block3a_35portbdataout[0], wire_ram_block3a_34portbdataout[0], wire_ram_block3a_33portbdataout[0], wire_ram_block3a_32portbdataout[0], wire_ram_block3a_31portbdataout[0], wire_ram_block3a_30portbdataout[0], wire_ram_block3a_29portbdataout[0], wire_ram_block3a_28portbdataout[0], wire_ram_block3a_27portbdataout[0], wire_ram_block3a_26portbdataout[0], wire_ram_block3a_25portbdataout[0], wire_ram_block3a_24portbdataout[0], wire_ram_block3a_23portbdataout[0], wire_ram_block3a_22portbdataout[0], wire_ram_block3a_21portbdataout[0], wire_ram_block3a_20portbdataout[0], wire_ram_block3a_19portbdataout[0], wire_ram_block3a_18portbdataout[0], wire_ram_block3a_17portbdataout[0], wire_ram_block3a_16portbdataout[0], wire_ram_block3a_15portbdataout[0]
, wire_ram_block3a_14portbdataout[0], wire_ram_block3a_13portbdataout[0], wire_ram_block3a_12portbdataout[0], wire_ram_block3a_11portbdataout[0], wire_ram_block3a_10portbdataout[0], wire_ram_block3a_9portbdataout[0], wire_ram_block3a_8portbdataout[0], wire_ram_block3a_7portbdataout[0], wire_ram_block3a_6portbdataout[0], wire_ram_block3a_5portbdataout[0], wire_ram_block3a_4portbdataout[0], wire_ram_block3a_3portbdataout[0], wire_ram_block3a_2portbdataout[0], wire_ram_block3a_1portbdataout[0], wire_ram_block3a_0portbdataout[0]}),
	.result(wire_mux7_result),
	.sel(address_reg_b));
	cyclonev_ram_block   ram_block3a_0
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block3a_0portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[0]}),
	.portbdataout(wire_ram_block3a_0portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_0.clk0_core_clock_enable = "ena0",
		ram_block3a_0.clk0_input_clock_enable = "none",
		ram_block3a_0.clk0_output_clock_enable = "none",
		ram_block3a_0.clk1_core_clock_enable = "ena1",
		ram_block3a_0.clk1_input_clock_enable = "none",
		ram_block3a_0.connectivity_checking = "OFF",
		ram_block3a_0.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_0.init_file_layout = "port_a",
		ram_block3a_0.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_0.mem_init0 = 2048'h00F30558F663E305A78F77E442E6C49002273F9C1DF56498AFBFA4F6DC488E4EC457038253FA7899C19C9997F68FD70B31ADCEF2B7E0FDA4A486132491047C02C553907AA7E43E67BFB527421447DE25CC5343E5641473105CF8AFEFB3A87B15BEF4361A2B5FF6B32AABED182FA4F3BE473EC8F5BB6B9C9AD41D8EBFEE3FD26F93B97D3313CD7DA172894AF50261A5B33AE545343C2F6B6F0CEBDED5FF6EF79C82BD3A6887298AEF6A4D6552987954410CBE985DC6A28888D3357D01A55FE5D30AB1F51C916592021884E373AE85B3852C3856E956FB6699DDA58CF8C90A5C64C139D980A31DD3467DAFE007ADB775CFC64F21B8213D19961CC082F7ED453CE4,
		ram_block3a_0.mem_init1 = 2048'h5ED3E7B56CF24F4A2C8F0919C54047CB545E3AB7E8AF3AB9FEB3D8E48192DC90803BAC7E4D75DBD9E8732C9D38675D4E5D51D3C460EC3FFC3890D8EA253D3D4A2F4C683A52A2AF8600DC9FB8B588C46E22222E4DCBADED5D116B5120F9532A54FBD1F499B0DE8B976D3A756684E7A50E94B356D9FDDD870396181606F21BE1A9C0390CF65F610E2C64091335703ECD7F97C5FFEC18DAF37DEF6F3D66705BC1529C4B573066659574E63C6783139ACA3419206093CE319DC7C4ADDA2DE594B9F1A39D009A3A03204A29757F12AA51EAF7CC59B99F6D397F83C648C022A5713AB0DDA631D58D96C4841E056B47303E46905464E64031C72A1F67C997DC350FA78D,
		ram_block3a_0.mem_init2 = 2048'h1571C0A8243B4562C1B00A8A882A5AC4AD04C0F86DB7C5DB119760B8D73C955F834CD97C6178205A3C86EF4CF0E6B7696C6CCE970B49C771BD19E407A8E5C49436C8960AA20C031F088A4A29F2A46B73298CBA887203FB50E7CAF9FFF3D9A101AA297CE45F709757BB8FAAC4CDCCF7C7C643C946C26153F9F976F04776BC8D445A2AC48680D869789E40F645F91073C4C93941BBB83E0F04F6DC8F14E8CEF5C50D801D369F06D944D97485B0D3EC9A480DFD657DEFAA6CD7D29277D54A93EAC5C58B91196CE96A526E2E0EEF8EB5DD906601FF5F38133C2C523152441FEDB573CC578655EB278F7FA3A985F8D999B8DB127FCAEF721192C8C747E2BFC4795AC6,
		ram_block3a_0.mem_init3 = 2048'h89C1967B52AF0F257CC0D758062030837807F3F59BCB00E2D6220AFF3FDDBF2B37F6B924A670CB22EE8BD2C099740EDB0AA5E6CBB7D56A44368C49DDE0FB847BC1B91FF83D587323C773C356AC702E40235EC02B9F773BD6CF64B7145F08FF068AB40F16EC1521E8411954279D276539B936954259FA5B912CFCEE063C6F6B01C3C2D9CC6B2A47C45DD6CC53366AA65E17CC98324B51B9BD50AA073F535F9A586433E6FF49758930EC500C7831505D2E4779AC728059FAFA40C9E329445FB5C6DA60DC070AD4280F76B59B4E261FC7EF2AE73D134B41F239C2D98FCB7BCD2867441DBC8D407E4DFEE461BC1624799936CAD6478978FD9280D2024ED1E4584A27,
		ram_block3a_0.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_0.operation_mode = "bidir_dual_port",
		ram_block3a_0.port_a_address_width = 13,
		ram_block3a_0.port_a_data_out_clear = "none",
		ram_block3a_0.port_a_data_out_clock = "clock0",
		ram_block3a_0.port_a_data_width = 1,
		ram_block3a_0.port_a_first_address = 0,
		ram_block3a_0.port_a_first_bit_number = 0,
		ram_block3a_0.port_a_last_address = 8191,
		ram_block3a_0.port_a_logical_ram_depth = 19200,
		ram_block3a_0.port_a_logical_ram_width = 24,
		ram_block3a_0.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_0.port_b_address_clock = "clock1",
		ram_block3a_0.port_b_address_width = 13,
		ram_block3a_0.port_b_data_in_clock = "clock1",
		ram_block3a_0.port_b_data_out_clear = "none",
		ram_block3a_0.port_b_data_width = 1,
		ram_block3a_0.port_b_first_address = 0,
		ram_block3a_0.port_b_first_bit_number = 0,
		ram_block3a_0.port_b_last_address = 8191,
		ram_block3a_0.port_b_logical_ram_depth = 19200,
		ram_block3a_0.port_b_logical_ram_width = 24,
		ram_block3a_0.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_0.port_b_read_enable_clock = "clock1",
		ram_block3a_0.port_b_write_enable_clock = "clock1",
		ram_block3a_0.ram_block_type = "AUTO",
		ram_block3a_0.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_1
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block3a_1portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[1]}),
	.portbdataout(wire_ram_block3a_1portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_1.clk0_core_clock_enable = "ena0",
		ram_block3a_1.clk0_input_clock_enable = "none",
		ram_block3a_1.clk0_output_clock_enable = "none",
		ram_block3a_1.clk1_core_clock_enable = "ena1",
		ram_block3a_1.clk1_input_clock_enable = "none",
		ram_block3a_1.connectivity_checking = "OFF",
		ram_block3a_1.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_1.init_file_layout = "port_a",
		ram_block3a_1.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_1.mem_init0 = 2048'h060EDDFF07FE78EF7B42732585D99BED2A6B50377C8EB4EEAA65D0A760CA3A041657D755EBFD29CFFD3FF857DC3A5545DCCCAD1695802B64AFF829AFD4707C18C42A366AF4E2A19362C960B198C7DA3E3FDA376510A8B54D8C42ECD7DBE0DC499CEBB81A049E6EDF38EAE7C2B7A42BF84AEF79D0747C7D98D40A6287CEFF96D6ECBCC8505BDE48251FAF26614BADB5037699D53B91994ECA60F63DD69E2E7185656C3A179EA854D799CABE94A2E7682CC2E6FF9E3900C0EE4CFC3B03AA27E296672DA65B78E5DAEB9F07E4E0324217A761BDBAE016F369AAF58B129861099DAC3350F63614CD51CFFB9017031583649A300F72638374FB51DC91307EF9557883,
		ram_block3a_1.mem_init1 = 2048'hFDFE57845C603098A4B1C282F53EE6A5DE22A6972DF61A336534DA7094CCE09090FBE156D21166292FFED9CEB3A7C5CCB689A02954FFF12C3C72325266FC95350D25483A258BBB0A006E0FBF76FDF83FE3E27BCE0B248F1CCBDA5392D16B0FD274377E80D0C7B61DDADC467D588D84FDBCCECE6FF632FB0A74007C44FB687FBB072185100546EC6C63E8ED3F7421CF7B55BBE6C32EC175A331473E04EE4B7A738FC254170D74A368571B8FCF79CA24130F6238238632B57BDEEFCDA1A1E5E8A129E4B2DB917F5E922B72251AB167F7F69E1B42ABB958B45AC9FAFECAB2F17F840FE97195213B7EA11E705B4D0C46DDCC57C44B015FEB33EEBDD2DAD8B77370AF,
		ram_block3a_1.mem_init2 = 2048'h019D6ADE745C423AE40E202BD3E847C101EA7C9E299F308FE0FA7DD8E4008663026EC04BE1EE1DB620C7A9818D62B1684004D2921B22039B5DE7BF1FA80395A3D4AE9C8646340EA27A0D21AF126635B2217A8CFE2F96D65FD6580B67E269D007D8FFF5897C582783322F0994EA7637D65E02B0BFFDFF6FECF7D466947B580EC5F96E04B26817A15B63FA4C3769108332C6BD8080DDAC43C0749DCA0E17FECE0506920CA2791ED024E374BA1C44034C42F1DDD05985695C54E94D5754FEF6D92456E2F823735D5E86DB0046663BFD9465E7E44E1BC3D1402BFD4F0C44B463B6D888A533D9E3ED877B444DA64FFEFA9247912395D6F3C1F144EF35C0414E3C26FF,
		ram_block3a_1.mem_init3 = 2048'h6503BEDAE74589149841777F918E23BE90C1F354C4FAEFF07F4AC377A84B764FE97A8805DC5C7ADC59BD9A6B202A1E934B3459571EE8E3DB0B1DC64E42AB27393BB811C9245F7A4B0E1FCA544E33F72106D957D021081740EA10F95E1B2EC8780F168B900CBC22FA6F172D2888856A2E661A4338155BC4CD8B2EA98407392C23C611B407E2BEA127F89650E24A0EB69D24F950F08C07040FE3DAC6606E0F003D0E4074554FF04C90D835E20BEDE62846E7A9A00CA2E9B22055340D204C3B2323F2F433067C26492F80A8CA0D341831A89C432387A70F9028C07A1E6B0E1EFFB74C03924776CC21339F3F355F7BBA6A0F1285B3926447A8E4944DA0911FBE1386,
		ram_block3a_1.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_1.operation_mode = "bidir_dual_port",
		ram_block3a_1.port_a_address_width = 13,
		ram_block3a_1.port_a_data_out_clear = "none",
		ram_block3a_1.port_a_data_out_clock = "clock0",
		ram_block3a_1.port_a_data_width = 1,
		ram_block3a_1.port_a_first_address = 0,
		ram_block3a_1.port_a_first_bit_number = 1,
		ram_block3a_1.port_a_last_address = 8191,
		ram_block3a_1.port_a_logical_ram_depth = 19200,
		ram_block3a_1.port_a_logical_ram_width = 24,
		ram_block3a_1.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_1.port_b_address_clock = "clock1",
		ram_block3a_1.port_b_address_width = 13,
		ram_block3a_1.port_b_data_in_clock = "clock1",
		ram_block3a_1.port_b_data_out_clear = "none",
		ram_block3a_1.port_b_data_width = 1,
		ram_block3a_1.port_b_first_address = 0,
		ram_block3a_1.port_b_first_bit_number = 1,
		ram_block3a_1.port_b_last_address = 8191,
		ram_block3a_1.port_b_logical_ram_depth = 19200,
		ram_block3a_1.port_b_logical_ram_width = 24,
		ram_block3a_1.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_1.port_b_read_enable_clock = "clock1",
		ram_block3a_1.port_b_write_enable_clock = "clock1",
		ram_block3a_1.ram_block_type = "AUTO",
		ram_block3a_1.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_2
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block3a_2portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[2]}),
	.portbdataout(wire_ram_block3a_2portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_2.clk0_core_clock_enable = "ena0",
		ram_block3a_2.clk0_input_clock_enable = "none",
		ram_block3a_2.clk0_output_clock_enable = "none",
		ram_block3a_2.clk1_core_clock_enable = "ena1",
		ram_block3a_2.clk1_input_clock_enable = "none",
		ram_block3a_2.connectivity_checking = "OFF",
		ram_block3a_2.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_2.init_file_layout = "port_a",
		ram_block3a_2.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_2.mem_init0 = 2048'h07FFD92823612BCAFA747DDD48045EF1126F1FCF7FFFF1290863D4BC2009547DB9EDB76853FF91DFFD9FFD207E2257EF9A09AD64B70A1FF88FFF34EFD5607E19148E3FA610DB6406481CB9ED4B38213FFFDE28E7A0BD8FC62842B8C5B33C87CE1EE000E7FFE81E8728ACE459BFA43BFED37D4604B2FFFD98D413F8C3ECFC62E0E7633FECC4D938B4FD90E00335C80E57F7E9874F1681574863891F0FDB16305C0C1C041F8029670008619DDBCE7B1125AEB910000000C0804023FF002007E3938FC1F41FB9E5D2E39804F87FDFC009A01FB001FA599B2F097080B36BF908027DF34DD1033D4DD337F6B9D53EE1E2BAFDE21D9DB9CC74B5D15823D65C554AE4A0,
		ram_block3a_2.mem_init1 = 2048'hFFFF4812BEBB7FC9BEEEFBB91D7EE7DECFD9BD97EFFF06A75A6F3F8F83571FA818FBE1CFC3D2FF19EFFFCCDB2AFD7BB397DCDBF89CFFF19EA1C0F91AE7FDD430C47CBDC02D1F5649887EFF5FE3D1F917E3E26319CE7EB01329CDA8A6097F27D6E7C97D90F0C7295E025B67A1C8D93EC64CF3E3EE67C07A0A740064ACE68F59259079BDFE3D75F46CEBC879377920A69052439EBE1CA109FE89730AE5FA7EF973944223C2AF0658BCD2B723EF49FBE2771F74B90B85305893ECEE873FFF2CFCC119FDB3DB937B78022AB038B50467EF6741481A9A1979FA46C9FAF92AB370127521E19A7B60D9DEA1EE79CF4D0F7CD81862C7307D18E3CE7665D2DE98977FEFA9,
		ram_block3a_2.mem_init2 = 2048'h77E0A9FEE0DBAFF21C00ECFF2DF79859A1EF7E1E0FA4355FE05989201C0BCB7E61D0DD3BE1EFBCA11F9939DBECD741E0880FBC9661D97F43FDE69C1F6D9F07B3E789638A1009FA7F64C1EF7BF2E637C9AD37337E4B597DF31003F07EC9B4FF73FAFEDCEF5ED7BCD7E168B7D80802FE1FEDCDFF3BFFFEFF6F1D0BF6DF653FE38818154B7EB3D1EF5FFFFBFE0B8D1F9DCFCA0AFFCC1BF28FCFA3D8CF5AFFFFFE310FBE9DCEBCC0EDF00778DFFF9FD7CC76FDFD73D87B3A457FD49369E806F92FE79BD2F81F7FFDFFF7DE7D5ADBEE62CFF01FE3F75DDBF33837FF7FBFBFBAFE4BEF757EAD811BEBAF7DDFEBBD77FFFB3D4496BBFFE95916EFE10777F9BED3DBBFF7,
		ram_block3a_2.mem_init3 = 2048'hF9C703039AF9FE999CC1FAD3A19F9F7FFF0FD8E37806504B92FCFAB893D3FF63C96F35A7FF2281F7A4C6A653CCF9FE3B7BC55B33DFED5DFFBE22C84FFE2B4833CDF9EE7C45A97B63CFFE6D7FF2EF6A76F9CA281ADCF9FA7583D47A7E5FCF77FFE38AFBBEF19C5C3ACD79FC1C25812A5FDEFFF7FFDA47B6DDF2DB561FCCE1FC1D6BC2387FFF3FFFFFFF6ABCF3F7AF491FCC05C48C2DDEB87FE81BBFFFFFB2FEFD76AA0BFF9409DCBDB9DEFA7BFFB617FBBBB55EDCFA24C9AA9C0DFD9C35463953C3F50F79363D73AFF46C55CECC11FD5D05DC391BC2EE2AD70A6563EB7BC61726BC04F4BC29DF3923EFBE93E0BF668DFFDF421C739C4064ACAD57BB81FFFF3C04,
		ram_block3a_2.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_2.operation_mode = "bidir_dual_port",
		ram_block3a_2.port_a_address_width = 13,
		ram_block3a_2.port_a_data_out_clear = "none",
		ram_block3a_2.port_a_data_out_clock = "clock0",
		ram_block3a_2.port_a_data_width = 1,
		ram_block3a_2.port_a_first_address = 0,
		ram_block3a_2.port_a_first_bit_number = 2,
		ram_block3a_2.port_a_last_address = 8191,
		ram_block3a_2.port_a_logical_ram_depth = 19200,
		ram_block3a_2.port_a_logical_ram_width = 24,
		ram_block3a_2.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_2.port_b_address_clock = "clock1",
		ram_block3a_2.port_b_address_width = 13,
		ram_block3a_2.port_b_data_in_clock = "clock1",
		ram_block3a_2.port_b_data_out_clear = "none",
		ram_block3a_2.port_b_data_width = 1,
		ram_block3a_2.port_b_first_address = 0,
		ram_block3a_2.port_b_first_bit_number = 2,
		ram_block3a_2.port_b_last_address = 8191,
		ram_block3a_2.port_b_logical_ram_depth = 19200,
		ram_block3a_2.port_b_logical_ram_width = 24,
		ram_block3a_2.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_2.port_b_read_enable_clock = "clock1",
		ram_block3a_2.port_b_write_enable_clock = "clock1",
		ram_block3a_2.ram_block_type = "AUTO",
		ram_block3a_2.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_3
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block3a_3portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[3]}),
	.portbdataout(wire_ram_block3a_3portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_3.clk0_core_clock_enable = "ena0",
		ram_block3a_3.clk0_input_clock_enable = "none",
		ram_block3a_3.clk0_output_clock_enable = "none",
		ram_block3a_3.clk1_core_clock_enable = "ena1",
		ram_block3a_3.clk1_input_clock_enable = "none",
		ram_block3a_3.connectivity_checking = "OFF",
		ram_block3a_3.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_3.init_file_layout = "port_a",
		ram_block3a_3.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_3.mem_init0 = 2048'h04020127E39FFAFD763873854003C192D26E103B7D80202FA8BF5532502E8D050043C89353FFE91FFFC09027BC79D7FAD818BF848CE940039FFF494FD4EF850004823F16D0C66906651A260267FFFA3FFFA90EFD20BC4FC3284074C5D3E28002799FBEFFFFF802FF28A8EB5B3FA43BFF4A5200298860006729E3F9015313F95DFFFFFFFF3FDF78A1D5FFE0010001BC7BF0F5C77F1081464F9FFFFB81B1FE2FDC03FC00008036780007EF83D4DE27F069C0A010000000C080402020F7DFF91C6C0001F6D5904A0D0867FF3FFFFFC00157FFB000F87FFB2F487C6FB3FBF9080023F34030F2E42F376D817B3A766C8CF7021C51C03FEFB7DBD78003519DD5539D90,
		ram_block3a_3.mem_init1 = 2048'h0400C18185F900088DC000400D7EE7C2D421A68010248249C1FD100090A0001108FBE147D029C60E10004CFC817D4000F40080110CFFF102B839D00C1002582B23FC0800024200A1187EFF02F0B8C0081418765EBBFD0010E7C80458197C8FCBF028448F0F3A35B081D947D1068105381CFC6F9BF8294205837D7EC0EDC94D7185B1840CDD7F4230E421412082FFF7D88500E1B2C9D8422CD97734D0F5EE4060281F67E705862FC0406F000D19F0020911B2203CEA4FE5A5C06ECF2160D4AB0359F401349489801CF50FE7398807DEE44278454AD97C01B7C80200252149F5E5C961F983E1384142CE7D30B402040007806FE175A8A3FB87E5D1433B977D300B,
		ram_block3a_3.mem_init2 = 2048'h01BEA88121D8003203FA10EB3439C0C21E1041E941BEF82805C80030037A93E2203AC3281638014000BF6C2415DA006015FA97D3353B83680218011F103FD64C0180001217BE0A43302F00C00C1829FB727FBA018310104B1FD80A02B01D0000000844EF555FBE282B20408007FC1502B42F0008000041EF833FF70033380010177E3003FC3F3070020041C19B7FF4004E08001017FF1003F0B5B2E80008427F14FE26003C5000380F7CC002DC2E11E80013CD3E01FAE6C0544080000EFF181BDC2A81400042C00A217CE340360084280FE7B623DC2880200001800401FE00404C0400090BEF964BD8318460100890586179804078E080080F77FD03D82184E2,
		ram_block3a_3.mem_init3 = 2048'h0197027B11FF03611A3E13C02E304002002FEB90017FC07B11FC0823882C051846F0401000FE6BE0009E827B03FA1F424E10A30070D20040001F4BCC4298000B03F818A8443BE30142620044005D01600238002A03FE0E61C631C10453500000037C8B9001BD002A537F00204031510472400100017C8AC3023E000E13FE08210231530479C00004413D820C0668001E17FA20A04C39030D71280620413D800801E2007E13FA28B0DC39010868088002013F81230262802B11FE09E1503BC0006A60800000BE001806EA000F03FE09A9D07940011260800000FE82400BCC002703DA88A0B03940209860900021FC080404C4003302BA18A13439C28204000004,
		ram_block3a_3.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_3.operation_mode = "bidir_dual_port",
		ram_block3a_3.port_a_address_width = 13,
		ram_block3a_3.port_a_data_out_clear = "none",
		ram_block3a_3.port_a_data_out_clock = "clock0",
		ram_block3a_3.port_a_data_width = 1,
		ram_block3a_3.port_a_first_address = 0,
		ram_block3a_3.port_a_first_bit_number = 3,
		ram_block3a_3.port_a_last_address = 8191,
		ram_block3a_3.port_a_logical_ram_depth = 19200,
		ram_block3a_3.port_a_logical_ram_width = 24,
		ram_block3a_3.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_3.port_b_address_clock = "clock1",
		ram_block3a_3.port_b_address_width = 13,
		ram_block3a_3.port_b_data_in_clock = "clock1",
		ram_block3a_3.port_b_data_out_clear = "none",
		ram_block3a_3.port_b_data_width = 1,
		ram_block3a_3.port_b_first_address = 0,
		ram_block3a_3.port_b_first_bit_number = 3,
		ram_block3a_3.port_b_last_address = 8191,
		ram_block3a_3.port_b_logical_ram_depth = 19200,
		ram_block3a_3.port_b_logical_ram_width = 24,
		ram_block3a_3.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_3.port_b_read_enable_clock = "clock1",
		ram_block3a_3.port_b_write_enable_clock = "clock1",
		ram_block3a_3.ram_block_type = "AUTO",
		ram_block3a_3.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_4
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block3a_4portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[4]}),
	.portbdataout(wire_ram_block3a_4portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_4.clk0_core_clock_enable = "ena0",
		ram_block3a_4.clk0_input_clock_enable = "none",
		ram_block3a_4.clk0_output_clock_enable = "none",
		ram_block3a_4.clk1_core_clock_enable = "ena1",
		ram_block3a_4.clk1_input_clock_enable = "none",
		ram_block3a_4.connectivity_checking = "OFF",
		ram_block3a_4.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_4.init_file_layout = "port_a",
		ram_block3a_4.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_4.mem_init0 = 2048'h07FFDD27F3BFF4099E18734440004084626F7FCF7F7FF42FB83FD26F980F0A040040400463FFE607FD3FFC27EC58D14008095D058403C004AFFF01AFD460061024BFBCC870C4EA072C1B60047FFFEB3FFFEF0FE520A00E3FE841F8C4D3E0C0056FFFBEFFFFEFFEFF28A8EF80BFA43BFEDA5F8025F3FFFDFFFDFC07FFFFFFFFE3FFFFFFFFFFDF789D3F801FFFFFEE01810F6DC77F1081464FFFFFFFCFFCFE2003EFFC000080207FFFFFEF802DE1E0F17E8EFFFFDFFFFE3D6EBFFFFFF7FFFFFFFFEFFE2FB4D5EFDFEBFFFFFFFFFFC00100004FFF679080F0DF40000C0444C7DFFFF3400FF21C0D0507DF87110B41B0F7FFFE5FFFC00033D9D7DFF74FFDC341ACDF,
		ram_block3a_4.mem_init1 = 2048'hFFFF412005BB00089C800009FD7EE7FDD7C97A87FFFF030001BF1000B000001998FBE17FD3C93A0FFFFF4DFF01BF400054808019FCFFF13CB9C93C0EF7FF5B55E1BC080021820009B87EFF3CF3C93C0FF7FA75A17BBE0011A0480018F97FAFDCFBD9BC8FFFFF3271719A47F080810418FCFBE7FCF3D9BE0FF77D790E3D8A5EF0C0210418FD7B263DE3C9BD2FF9FFF831D503FF934ADB8038F976DE36F3DF3C6BBEDF7015ED8617E0C250000979F3F5FF1BD0F827F47FF8557CAFCF036084E81179F7B8FB9BE37C06F17FF81E7C67DE67C258401EF979FFFAC3F0FC27B039F80A7D01F8A2E1F84014EE7AFFF4057EDC07E86FFC0ADCA3FB07E5D0420CB77FFFAB,
		ram_block3a_4.mem_init2 = 2048'h017E288029D8002BEFFCE4DC73F91CCFBFFF4108C1FF740805D00029EF7DCFDD63DA1D67F7FF010000BFF4001FC20079EDFDE33573D97CA7FFFF0120405FE6001380000BE7B9FFBD72CEEEE7FEFE20FBE07FBE001B00104AEFDDF0FCF3DCFF27FAFF44EF547FBE003B000089FFF9F8DCF7CEFF6FFFFF41EFC11FF20037380009EF7EFFFEF7DEFF7FFFFB40BF89DFF00066280009EFFDDFCCF7DCFF26FFFF421144DE9C001C400028FF7C3FFDD3CCDFA6FDFF401801BB94407C000009FEFF27FDD3CBF9077FFF4002017DFE406E408429FFE7C2FDD3C97C27FF7F0004017E00402C040009FBEF9EBDD3C9FA67FFFB1040013B804068C08009EF77FB3CD3C97AE7,
		ram_block3a_4.mem_init3 = 2048'h01168273EFFCFCFC9FFFFECFE00F8002008FCBD0019E4073FFFEF4FD89F0FC0F804F8000009EE3E001FE8253FFF9EE3949F67C0790EF8040003FE7DC42BB0033FFFDE81CC3CCBE07A26F8044003F054003390032FFF9E657C3C13E02134F8000033F8390017C003AFF79EC5EC3913E03B54F8100017F812100FE0016FFF9EC5FC1D13E03B8CF8004417F8000046E000EFFF9ECDFCFD93E0BB4CB8620417F800806640066DFF9E49F5FD93E0FBB8E8002017F800007E08032DDFDE59D575B3E07BA058000007E000802EC0016EFFDE59F57D93E07D77F8000003E82400EC00036EFDDE49E77D93C27E79F9000213E88040DC0002AEEFDE48E7359BC83FFFF0004,
		ram_block3a_4.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_4.operation_mode = "bidir_dual_port",
		ram_block3a_4.port_a_address_width = 13,
		ram_block3a_4.port_a_data_out_clear = "none",
		ram_block3a_4.port_a_data_out_clock = "clock0",
		ram_block3a_4.port_a_data_width = 1,
		ram_block3a_4.port_a_first_address = 0,
		ram_block3a_4.port_a_first_bit_number = 4,
		ram_block3a_4.port_a_last_address = 8191,
		ram_block3a_4.port_a_logical_ram_depth = 19200,
		ram_block3a_4.port_a_logical_ram_width = 24,
		ram_block3a_4.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_4.port_b_address_clock = "clock1",
		ram_block3a_4.port_b_address_width = 13,
		ram_block3a_4.port_b_data_in_clock = "clock1",
		ram_block3a_4.port_b_data_out_clear = "none",
		ram_block3a_4.port_b_data_width = 1,
		ram_block3a_4.port_b_first_address = 0,
		ram_block3a_4.port_b_first_bit_number = 4,
		ram_block3a_4.port_b_last_address = 8191,
		ram_block3a_4.port_b_logical_ram_depth = 19200,
		ram_block3a_4.port_b_logical_ram_width = 24,
		ram_block3a_4.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_4.port_b_read_enable_clock = "clock1",
		ram_block3a_4.port_b_write_enable_clock = "clock1",
		ram_block3a_4.ram_block_type = "AUTO",
		ram_block3a_4.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_5
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block3a_5portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[5]}),
	.portbdataout(wire_ram_block3a_5portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_5.clk0_core_clock_enable = "ena0",
		ram_block3a_5.clk0_input_clock_enable = "none",
		ram_block3a_5.clk0_output_clock_enable = "none",
		ram_block3a_5.clk1_core_clock_enable = "ena1",
		ram_block3a_5.clk1_input_clock_enable = "none",
		ram_block3a_5.connectivity_checking = "OFF",
		ram_block3a_5.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_5.init_file_layout = "port_a",
		ram_block3a_5.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_5.mem_init0 = 2048'h020203201340FFF7FE370F85AFFF809E826E10037C0022281860D7FFD80BFD85FFFF801EC3FF0017FD8092202C47D7BF98094E057FEB801E0FFF384FD4C0020044E3BFFE70C3AC06EC1BA01E9FFFE43FFFA070EFC09D8FFFE84000C4981E001E8FFFBEFFFFEFFEFF28A8EFDBBFA43BFE45A0002C8FFFFDFFFDFFFFFFFFFFFFFFFFFFFFFFFFDF788D12FFFFFFFFEFBFFFFF9DC77F1081464FFFFFFF9DD005FFDFEFFC000080207FFFFFEF8003FFE00E1CA0A01000000000000020200000010000000024709040000000042060023FFFF7FFFFFFFFFFFBFFCC44000000400000200D3DFFF203ED0107DFFCE0DA61C0F7FFFE5FFFFFEFDC27000000BFFDC07E5800,
		ram_block3a_5.mem_init1 = 2048'h0400410005840008878000071D7EE780D41920880024027F018010008F00001718FBE106D019000000004DFF818040008F8080171CFFF141B819120000005B7FE18108005E820007187EFF41F0990000000077FFFB810011DF480016197FAF81F8190680000237FDF1AD47F1BE8104161CFC5F89F819000000007FEEFDBD5031963E84161D7B1E21E80903200420FFEFD53CE7933CEB403619760B80F84F0260000277F7ED3DC0207670000719F00900190622208100FDF7FC50C0831F0F281399F40012900D02002000FFBFFC58C3E71C07801619780006C00002202000FFFFFD4E17C21E17C01E0E7A0006000402000044FF7FFCEF07C71E0B8216177D200D,
		ram_block3a_5.mem_init2 = 2048'h0141A880282800251FF804C8742982C0000041FFC1848C08002000271F788FC0600B81E00028017F00802C00182200671DF88790750A00E000000000000102001460000517BC0600740E00E000002100602006001AF010451FD80701F40E0020000845805470060038C000871FF81001F41C00680000411841600E0030D800071F7E0003F01C20780200407F89F00C0061C800071FFD0001F09E82680008438F04816C003B8000241F7D8001D01C0028001140FFC1A93440638000071EFFC001D0198348004040020103024071C084271FE7A201D0180028000100040140004063C400071BEF8F89D01980681008104001048040670080070F77F800D01900EA,
		ram_block3a_5.mem_init3 = 2048'h01C002640FFE00019E0010C0002080020081F03001C040641FFE04208C000600206080000080100001C082640FF805814C0D020830E080400040485C428D00240FFC08494018A2092262804400000C20030D00250FFC0640C201820813408000030186300112002C4F7D0401400102083740810001418001020000010FFC0C01400112083DC08004414180000718000D0FFC04814C0902093CC8862041418008071800610FFC04915C09020835C0800201618000071880250DF80581540B02002AA0800000400008061400011FF805895449020932E08000004082400E3400231FD884807409002880009000214088040C3800251EF804807409828004000004,
		ram_block3a_5.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_5.operation_mode = "bidir_dual_port",
		ram_block3a_5.port_a_address_width = 13,
		ram_block3a_5.port_a_data_out_clear = "none",
		ram_block3a_5.port_a_data_out_clock = "clock0",
		ram_block3a_5.port_a_data_width = 1,
		ram_block3a_5.port_a_first_address = 0,
		ram_block3a_5.port_a_first_bit_number = 5,
		ram_block3a_5.port_a_last_address = 8191,
		ram_block3a_5.port_a_logical_ram_depth = 19200,
		ram_block3a_5.port_a_logical_ram_width = 24,
		ram_block3a_5.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_5.port_b_address_clock = "clock1",
		ram_block3a_5.port_b_address_width = 13,
		ram_block3a_5.port_b_data_in_clock = "clock1",
		ram_block3a_5.port_b_data_out_clear = "none",
		ram_block3a_5.port_b_data_width = 1,
		ram_block3a_5.port_b_first_address = 0,
		ram_block3a_5.port_b_first_bit_number = 5,
		ram_block3a_5.port_b_last_address = 8191,
		ram_block3a_5.port_b_logical_ram_depth = 19200,
		ram_block3a_5.port_b_logical_ram_width = 24,
		ram_block3a_5.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_5.port_b_read_enable_clock = "clock1",
		ram_block3a_5.port_b_write_enable_clock = "clock1",
		ram_block3a_5.ram_block_type = "AUTO",
		ram_block3a_5.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_6
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block3a_6portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[6]}),
	.portbdataout(wire_ram_block3a_6portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_6.clk0_core_clock_enable = "ena0",
		ram_block3a_6.clk0_input_clock_enable = "none",
		ram_block3a_6.clk0_output_clock_enable = "none",
		ram_block3a_6.clk1_core_clock_enable = "ena1",
		ram_block3a_6.clk1_input_clock_enable = "none",
		ram_block3a_6.connectivity_checking = "OFF",
		ram_block3a_6.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_6.init_file_layout = "port_a",
		ram_block3a_6.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_6.mem_init0 = 2048'hFC0203D01680000003E000FC00007FF11D91101C860023D807E0202024E807FA00407FF15C008018030093D01380290067F8C9F204007FF110006F7003C003D81962C0018F3EE7F86C1B3FF100001F400070031FFF3DF00017FBFF3BF000FFF10880000200100100574FB0004059E419DFFFFFD10060000000000001401000408000000000C00F41128000010000000100003D80BF7FB9F0008018009004200000033F7F9FBF800000407FFFFFE0000340A010000000000000202000000100000000241B704000000004206002000100000000601080203BF0000000400000200100000DFFED0107DFFFFFE79C80F7FFFE5FFFFFEFFFFFD7DFF7FFFDC04000DF,
		ram_block3a_6.mem_init1 = 2048'h0400BEB7FE00FFDB24FFFBE0020018802C0623700024FD80FE00FFFFC0FFFFB007011E86680603F00000B0803A00FFFF04FDFBF003002E80400613F00000A4000E00FDFA407FFFE007800180008601F0000008000E00FFCE00FFFFF10600000020060770000288120E08380E00FEBFF102804008000603E0000080002208A02E80E03DF10280E0200006033000208000028000CC898B3FF106CA008100480310070200000685001D41802FE0060801016110A3D08F0000094380C03D00047FF1020C0013680902D0278020100340C27501407FF3049400033C0003C02700100003C0103D00107FF111860007F80403D01FC400000363023804007FF11983200E,
		ram_block3a_6.mem_init2 = 2048'h778157FFF40FEFC000000B49882601180000FE082FC403FFF007FDC000008041800480180028FE7F3F8063FFE40FFFC000008051890001180000FE003DC101FFE01FFFA0000002018800001800007F007FC005FFE21FFFE000040301080000500008BD807FB005FFC80FFFE0000610010C0000100000BF087FA005DF681FEFE000000003081020500200BE003F1007FFD03FFFE000230001009082100008BDFF7F8077FED81EFDC000918001280200D00011BFFFFE688FFF903FFFE000008001280680700040FFFFFE00FFFF803FDFC004106A01280782500001FFFFBEC0FFFF807FBFE104103E09280683D01008FFBFF6807FFFE037FFE00004078028060312,
		ram_block3a_6.mem_init3 = 2048'hFC003F8000020000700011783FC07FFFFF41E02FFE40BF8010000021700005F83F807DB7FF00F01FFE01FF8000040F80340201F82F807FFFBFC0E847FC09FF4001A007C8BC1FA3E93F826F7FFFC1FC3FFC08FFC000000BC0BE0E01F80CA07FFFEEC17FBEFC91FFC841110B80BC0701F828A077FFDE817FFFFD03FFE000200B81BC0291F820207FFFFE817EFFF809FFEC04000A00B80681F920287FFFFE817EFD7903FFC000000B10A806817824207FFFFEA17FFFF807FBE000000A00280681F022007F7F7F807BBFF807DFE000100A08A84601B91A407AFFCB807FEB7203FFC200008B01880E01D880007FFFFE807FFFD207FFC000000B01880601700400FFBB,
		ram_block3a_6.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_6.operation_mode = "bidir_dual_port",
		ram_block3a_6.port_a_address_width = 13,
		ram_block3a_6.port_a_data_out_clear = "none",
		ram_block3a_6.port_a_data_out_clock = "clock0",
		ram_block3a_6.port_a_data_width = 1,
		ram_block3a_6.port_a_first_address = 0,
		ram_block3a_6.port_a_first_bit_number = 6,
		ram_block3a_6.port_a_last_address = 8191,
		ram_block3a_6.port_a_logical_ram_depth = 19200,
		ram_block3a_6.port_a_logical_ram_width = 24,
		ram_block3a_6.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_6.port_b_address_clock = "clock1",
		ram_block3a_6.port_b_address_width = 13,
		ram_block3a_6.port_b_data_in_clock = "clock1",
		ram_block3a_6.port_b_data_out_clear = "none",
		ram_block3a_6.port_b_data_width = 1,
		ram_block3a_6.port_b_first_address = 0,
		ram_block3a_6.port_b_first_bit_number = 6,
		ram_block3a_6.port_b_last_address = 8191,
		ram_block3a_6.port_b_logical_ram_depth = 19200,
		ram_block3a_6.port_b_logical_ram_width = 24,
		ram_block3a_6.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_6.port_b_read_enable_clock = "clock1",
		ram_block3a_6.port_b_write_enable_clock = "clock1",
		ram_block3a_6.ram_block_type = "AUTO",
		ram_block3a_6.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_7
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block3a_7portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[7]}),
	.portbdataout(wire_ram_block3a_7portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_7.clk0_core_clock_enable = "ena0",
		ram_block3a_7.clk0_input_clock_enable = "none",
		ram_block3a_7.clk0_output_clock_enable = "none",
		ram_block3a_7.clk1_core_clock_enable = "ena1",
		ram_block3a_7.clk1_input_clock_enable = "none",
		ram_block3a_7.connectivity_checking = "OFF",
		ram_block3a_7.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_7.init_file_layout = "port_a",
		ram_block3a_7.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_7.mem_init0 = 2048'hFC0201F007807FFFFFE0007C00003FE00FFF100FFE0021F81FA077FFFCE800FE00403FE04FFFC01FFF0091F01FC07FFFFFFC33F604003FE00FFF70FFD78001D03DC27FFFFFFF3FFF13E47FE00FFFFF7FFFFF7FFFFFBDFFFFFFFBFFFFFBFEFFE00FFFBEFFFFFFFFFF7FEFFFDBFFFDFFFFDFFFFFE007FFFDFFFDFFFFFFFFFFFFFFFFFFFFFFFFDF7FE091FFFFFFFFEFBFFFFFFDFFFFBFFFFFFFFFFFFFC190042000000000008020000000400000801FFF01C0A0100000000000002020000001000000002413F04000000004206002000100000000601080200FF80000004000002001000000001EF7F82000000FFDFF28000001000000100100000000123F7FFD3F,
		ram_block3a_7.mem_init1 = 2048'h04007FB7FF81FFDB84FFFBF00F7EFF81FC1FA1F000247FFFFF81FFFFC07FFFA00FFBFF87F81F81F000007DFFBB81FFFFC47DFBE00FFFFF81F81F91F000007F7FEF81FDFA00FFFFE00FFEFF81F09F81F000007FFFFF81FFDF80FFFFE00F7FAF81F81F85F000023FFFFF897FFF80FFBFE00EFFFF89F81F81E000007FEEFF89FFFF01FFBDE00FFC1E21E80F81300020FFFFD781F8BF09F0FFE00FFA0F01F85F8170060277F7EF84F01D41E06FE00FF80601790621F087007DFFFF80801F01E43FE10BFC0011F80700D02F007FBFFF00C27600003FE20DFC0003F80001E027807FFFFFC0103E00107FE00FFC0007FC0401D00FC47F7FFFC3027E04003FE01FFF200F,
		ram_block3a_7.mem_init2 = 2048'h7780FFFFFC0FEFF00FFC0F88F83F81D000007FFFEF84FFFFF40FFDF00F7C8FC0E01F01F000287F80BFC03FFFF80FFFF00DFC8F90F91B00F000007F007DC107FFF00FFFB007BC0780F80E007000007E003FC003FFFA0FFFF00FDC0000F81E007000087C807FD007FFF00FFFF00FFC1000FC1E007000007F083FC003DF701FEFF00F7E0002F81E207002007F007FD003FFF01FFFF00FFE0000F09E827000087F017FC007FEF83EFDF00FFD0000F81E007000117FFFFFA87FFFE03FFFF00EFFC000F81F817000407FFFFF00FFFFE03FDFF00FF7F201F81F007000017FFFBFC1FFFFE03FBFF10FFFBF09F81F01F010087FFFF781FFFFC077FFE00F77FF81F81F81F2,
		ram_block3a_7.mem_init3 = 2048'hFDC0BFF00FFC0001FC0011F01FE07FFFFFC1C01FFF80FFF01FFC0320FC0005F01FE07DB7FFC0601FFF80FFF00FFC0780780F01F01FE07FFFBF80E05FFE88FF700FFC0F88F80F23E11FE26F7FFF80FB5FFF89FFF00FFC0FC0FA1F81F01FE07FFFEF80FFBEFD11FFF84F7D0FC0F81701F01FE077FFDF80FFFFFF01FFF00FFC0FC1F81391F01FE07FFFFF80FEFFFF0BFFFC0FFC0EC0F81F81F91DE87FFFFF80FEFD7E03FFF00FFC0F90F81F817818E07FFFFFA0FFFFFE03FBF00DFC0FC0781F81F01AE07F7F7F817BBFFE03DFF00FFC0FC8F85F01B102007AFFCB81FFEB7C07FFF20FDC8FC0F81F01F080007FFFFF81FFFFDC07FFF00EFC0FC0F81F81F004007FBF,
		ram_block3a_7.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_7.operation_mode = "bidir_dual_port",
		ram_block3a_7.port_a_address_width = 13,
		ram_block3a_7.port_a_data_out_clear = "none",
		ram_block3a_7.port_a_data_out_clock = "clock0",
		ram_block3a_7.port_a_data_width = 1,
		ram_block3a_7.port_a_first_address = 0,
		ram_block3a_7.port_a_first_bit_number = 7,
		ram_block3a_7.port_a_last_address = 8191,
		ram_block3a_7.port_a_logical_ram_depth = 19200,
		ram_block3a_7.port_a_logical_ram_width = 24,
		ram_block3a_7.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_7.port_b_address_clock = "clock1",
		ram_block3a_7.port_b_address_width = 13,
		ram_block3a_7.port_b_data_in_clock = "clock1",
		ram_block3a_7.port_b_data_out_clear = "none",
		ram_block3a_7.port_b_data_width = 1,
		ram_block3a_7.port_b_first_address = 0,
		ram_block3a_7.port_b_first_bit_number = 7,
		ram_block3a_7.port_b_last_address = 8191,
		ram_block3a_7.port_b_logical_ram_depth = 19200,
		ram_block3a_7.port_b_logical_ram_width = 24,
		ram_block3a_7.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_7.port_b_read_enable_clock = "clock1",
		ram_block3a_7.port_b_write_enable_clock = "clock1",
		ram_block3a_7.ram_block_type = "AUTO",
		ram_block3a_7.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_8
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[8]}),
	.portadataout(wire_ram_block3a_8portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[8]}),
	.portbdataout(wire_ram_block3a_8portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_8.clk0_core_clock_enable = "ena0",
		ram_block3a_8.clk0_input_clock_enable = "none",
		ram_block3a_8.clk0_output_clock_enable = "none",
		ram_block3a_8.clk1_core_clock_enable = "ena1",
		ram_block3a_8.clk1_input_clock_enable = "none",
		ram_block3a_8.connectivity_checking = "OFF",
		ram_block3a_8.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_8.init_file_layout = "port_a",
		ram_block3a_8.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_8.mem_init0 = 2048'h004F0D47821C47C6EBA75D2546F124BA9F991C1E1CF2F5AF8F39572F944AA64D9B74C3F3C6C55559C19BF90126AA614641B9B0F0274B6D3C93F80EE49124300EB5739605B7E5EE60D421A54D32B9D325CC4F00FD8434287D18F8B3ED919E7B187D9AB67A2BC44DE92BEAA8803FA4F3BF490F489586F59C8B4DB369AF7EDEF4FAC53A5C581BDA7DB570E86585C884057B64C06D41170DA97728849B12BB95EAD9C8E4363B8135EA27DBE3681EBF85B9172AB8D88FA4EE018850277490DE65572D081D77B9B56316419F67A8F86F18B7F2B335B671DDE077CF700292AF68C8C5623308A07D0D6F75A13E4F5E47EDA62C091C5B098ACA91E7830224FA5B3C5B7C81,
		ram_block3a_8.mem_init1 = 2048'h6D376690AE48CF4A8DCF0909454414934FB42D9F0F7628D63EBAD8E5EBF2DC80103BA0D7CF8460E71B829CE11A66FD4E8F91D3C78CEC3F44BC6AB6F2F6C43E19CAC4683A4E22AF45BADC9F5976CD78D1C3E235C9DE1F6D5DD96B51873D522B1F762F0D83E773AC18265C7FC51CEFA550E0B6D3DE76B7EA87A5457A822518C868C7BC9CA83367A069E1606D30F160F3590153AD9D7FC3B36A0F66BB60B1F9B943904F746326FF6B7474F3878B7B9AE4D709823B8BDF2E34675257901F7E45F9E1CB951BBEA38D5C4220F26214CD11EF66086CE99B5138FE1BFDE0792E31F9D66919A09E1493D744981E09A4453614C91E7C679273AD6317FE8CC957A61121FAAF,
		ram_block3a_8.mem_init2 = 2048'h15B008A831CB455B2E4CF17EB6B6470D8511C2EBED87C9DB158360833045C658E1C09D0C426922CF9CF3A14CF146B743A1B7AFD2798A39E2BC11043228D98A94365C962574A50A32F2236884C4B829026900B6885FEBFB748A9DACD00838F31752E9FDC75F308C5FB8E7AAC22547BB85259B9EE9F291932BD958F647697C8D2287616D4AEB3EF35E06A87566C9546FC4E929418C16F353C085FCFAC21778F7196DC84536D8D6D94C0CF980352FD156A6D09FA4DA6FB9CC57FD0277E5B2E8DBBE28E9B92233FA6A526F36CAE7BF15DDB266027A75D856D813F431F24C1D667563F5B7865B553416BF6F5F316CFAE9F9CF118BC2EF71D192CA8B448B7EDF8D67B6,
		ram_block3a_8.mem_init3 = 2048'h8957364AB0AA0D2DFAF2397157B61083788BD8659B3A809B3DA274B530774FA2C76ED924A6E6F836EEECD2F466ABAF4005C1C1C3E7B64A4436D64BDDE03D04345BE968C971BE232BD6E32356AC7B1A64235F407E45255345DED1FB1E0E285F068A968F36EC15A1ACDD590246EE0357365CD9D5425954D8B12D38EE0AC0357F29502051DBCB0567C45E3D4C53366BA67D1FF0F40DD88380FB93C9C73F523D9A586351E6F60B09F21AEF90040BC3F89D2E4724AC528EAAFAAA1904817C1F0F7431C3305C072BEA280F7AC59B268BB6D6DC75F37E8B9A893239C37FCFCB7DF928379BC7ED523F2B480885DDFC1624A4D936CDA447A08E01488F4F360542FC14CA37,
		ram_block3a_8.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_8.operation_mode = "bidir_dual_port",
		ram_block3a_8.port_a_address_width = 13,
		ram_block3a_8.port_a_data_out_clear = "none",
		ram_block3a_8.port_a_data_out_clock = "clock0",
		ram_block3a_8.port_a_data_width = 1,
		ram_block3a_8.port_a_first_address = 0,
		ram_block3a_8.port_a_first_bit_number = 8,
		ram_block3a_8.port_a_last_address = 8191,
		ram_block3a_8.port_a_logical_ram_depth = 19200,
		ram_block3a_8.port_a_logical_ram_width = 24,
		ram_block3a_8.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_8.port_b_address_clock = "clock1",
		ram_block3a_8.port_b_address_width = 13,
		ram_block3a_8.port_b_data_in_clock = "clock1",
		ram_block3a_8.port_b_data_out_clear = "none",
		ram_block3a_8.port_b_data_width = 1,
		ram_block3a_8.port_b_first_address = 0,
		ram_block3a_8.port_b_first_bit_number = 8,
		ram_block3a_8.port_b_last_address = 8191,
		ram_block3a_8.port_b_logical_ram_depth = 19200,
		ram_block3a_8.port_b_logical_ram_width = 24,
		ram_block3a_8.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_8.port_b_read_enable_clock = "clock1",
		ram_block3a_8.port_b_write_enable_clock = "clock1",
		ram_block3a_8.ram_block_type = "AUTO",
		ram_block3a_8.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_9
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[9]}),
	.portadataout(wire_ram_block3a_9portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[9]}),
	.portbdataout(wire_ram_block3a_9portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_9.clk0_core_clock_enable = "ena0",
		ram_block3a_9.clk0_input_clock_enable = "none",
		ram_block3a_9.clk0_output_clock_enable = "none",
		ram_block3a_9.clk1_core_clock_enable = "ena1",
		ram_block3a_9.clk1_input_clock_enable = "none",
		ram_block3a_9.connectivity_checking = "OFF",
		ram_block3a_9.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_9.init_file_layout = "port_a",
		ram_block3a_9.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_9.mem_init0 = 2048'hF9F2DB0C729CCE2A06AE4E9D47FA8498A80C53A88775F33C1538D3270C2DEDFAE44C08FBF2C7995003C3F7B013E4D5C3433C9EE12643D43D23FF59D0038F83CF39F700646B1F626C4F557F7135402541C02B1487EF15473FB3F9032BB1D223FE0CFE06E7FBE3FC15464CF39BD859EA1E434F8608D4F78077B85C05A9505DC74187C2C88464D73FE59DD0D3E39E440CC77BA1C52E1E8D60FDDCEDBB5ADDBCA79B425E34249AAC0323F44D7A64E585912D80BF3F50040E00408FEF2C907CE3168E0006A6991CCFD7EBDF0431F862E7F5D58C4FC5E897E3B38ED40E0C4CC506DD2E137D61BA482FF3356941AB0E24E675190E41ABD36FF5A39303E348512B4F3445,
		ram_block3a_9.mem_init1 = 2048'h9731E9236534CF4B9F8E396F0244498CA645B96FFD7437ED9AC0358E81D31F3D1F011E4E6A5CF8EFFB80D8AF0A1B7A3374F4DBD60F002E11C5D6FAA217CAD30BA419BDC056B644A50D90F1C707EFFC4933E839CD4A8570C372EDACB91214A1472BCF0F63A06FA6756F8D3320F0BA3F62A2B2740F8F477F4BE019C4CA3109B9250172ACF252B9FA358ACFFF2C08BE957F570BB9BCEBA88A6EC6F6AD97164CBE10331254514D45D2A5E030002E6633C1AA676479C4E853351FDE2385AF67CFFF4192152018E0B57C4CF10FF51D7331CA7547799D5F88B403BF2A02B90DB181BBF9650813CAC57DE14D018BE8BCF47E1A1D986F9B7848A717534D02074CB98D772A,
		ram_block3a_9.mem_init2 = 2048'h776295A1AC6FADFC1A42162AE46BC6123EE8417E07E5B77815098004DC4C8B47620800BBF5F8222CBFDFBE7E739F4EF4DDF898F66960C5FF43F0201E95E75A5C228D633440B8024E22C4071D3AF829FB3E2F8501DE8939EC329E7D8F61C805B6B8F8CCED77F3957CC900F6D1284E538AE45061220D9051A9296B974B2DBFE150A47A95C6E0FFED7BFF21F087BFFF9ACD744A7F532D7A4BCCB6F2C76AFFF9F1B17DA91F5CBE002DEC2F387809BA1FC74AFCF96F7DBAEAE7EB19C2A8A58029B8632E95C3765FF5E17B252EFBD1F542CF94541232492A270607977D93B70BDFC9774EDE8C2D520436093A1008CF17E9FCB4677462694DF68EA900440F41A6791B4F,
		ram_block3a_9.mem_init3 = 2048'h98238344A7BC018C750D907ABEEC5C436F2FC2FB3BB4D074B6B200E4DB9284B3A68DB5B223E4A827A627E78F75B85C00381B86ABD1B5DC64B4B1EDD5FC99586275E50A69501F66A3F362856FB15BBC5EF92D283376E2B2C0831305AE5440B787E373761EF151DD78EF7BE683D1B500D7E91035C7CA303B137492564273B69BAB8DC254F393F4FEDC47912E1DB57E496EBFF3864F6F73A4FBCF38BFBFD1D07EC876DF8BCA9F0B9B39B852627BD1A017BB1870DFF3542CC9BF8D01E34D246EE3E1C2118C7922223298769715822FB12FCC4E5061BBFF182AD70BA223C0708D002227C6BE634EDB25B4FF1C5AA0A4C35DF4CC464C4D3A422F62984E67733FE5AC39,
		ram_block3a_9.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_9.operation_mode = "bidir_dual_port",
		ram_block3a_9.port_a_address_width = 13,
		ram_block3a_9.port_a_data_out_clear = "none",
		ram_block3a_9.port_a_data_out_clock = "clock0",
		ram_block3a_9.port_a_data_width = 1,
		ram_block3a_9.port_a_first_address = 0,
		ram_block3a_9.port_a_first_bit_number = 9,
		ram_block3a_9.port_a_last_address = 8191,
		ram_block3a_9.port_a_logical_ram_depth = 19200,
		ram_block3a_9.port_a_logical_ram_width = 24,
		ram_block3a_9.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_9.port_b_address_clock = "clock1",
		ram_block3a_9.port_b_address_width = 13,
		ram_block3a_9.port_b_data_in_clock = "clock1",
		ram_block3a_9.port_b_data_out_clear = "none",
		ram_block3a_9.port_b_data_width = 1,
		ram_block3a_9.port_b_first_address = 0,
		ram_block3a_9.port_b_first_bit_number = 9,
		ram_block3a_9.port_b_last_address = 8191,
		ram_block3a_9.port_b_logical_ram_depth = 19200,
		ram_block3a_9.port_b_logical_ram_width = 24,
		ram_block3a_9.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_9.port_b_read_enable_clock = "clock1",
		ram_block3a_9.port_b_write_enable_clock = "clock1",
		ram_block3a_9.ram_block_type = "AUTO",
		ram_block3a_9.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_10
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[10]}),
	.portadataout(wire_ram_block3a_10portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[10]}),
	.portbdataout(wire_ram_block3a_10portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_10.clk0_core_clock_enable = "ena0",
		ram_block3a_10.clk0_input_clock_enable = "none",
		ram_block3a_10.clk0_output_clock_enable = "none",
		ram_block3a_10.clk1_core_clock_enable = "ena1",
		ram_block3a_10.clk1_input_clock_enable = "none",
		ram_block3a_10.connectivity_checking = "OFF",
		ram_block3a_10.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_10.init_file_layout = "port_a",
		ram_block3a_10.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_10.mem_init0 = 2048'hFE020327D37CD23682CC41C428061AE9EFF37027FC88221F9D7850EC6428B6847FFDFF91E5384A8FFF5C9A885DC47193C93DC387EF498BE3BC006B3FD6EFFDD22D7ABC5D1BC5FE689693E6AE1C00047E3FF1347D4FA8CE061BFBABED9112A43E69FE06020407FF856FE8F01BE7FDFBF94DC2C00569E87DFFFDE003D57CDC03FAE0213F60E0D60F6D13C03181B1EA01690761A760B083997A03849C1FB57C7F87C63D37409FB143DC0C4319B7CB1FF04600BFFFDFFBF0FDEEFFEF2367831FEC7000182F5E7040080020FFFFF862000BF081F004FA388BB30ED4EE000040CEDD21F30110FB759C0586F907C1321983A5FCEC4D141A6DFB6D5184F261996B40E11D,
		ram_block3a_10.mem_init1 = 2048'h04CEE0211DA1B08A24A0C2DA2F3AFE80EC2464F000AFA36BC0A51A00E924008B0FFBFF86EC2407F0047F4CFA20A74180EDA880213FFFFFC1643617B4003F564526A408004DEB12A33FEE0F40E4A785DE041A2166AAA3C0D0696804463F6B8601E83776FC1F9EBAD2A5AA5C2108A305ABAEC3D288683704E4157C73C8236EDEA151A8851FCFCFE621642F873FF2FFE96E5127DFA2998243BE4FC69902EC4A477BA75F7474ACE5F2195447A3CF2FC9D901793062C7FC7F05696F81D0919D372B81CBEF0C17748F844EFA3FE71FC740E3E61F1747CFD9DC010BF6180007A2F9BDE04DE01071BF73DFFC0FF09305F8060207DAEF9F7F8CCB132736021BBD3FF3602B,
		ram_block3a_10.mem_init2 = 2048'h0182BCDF6938023F21BA0B89F63046440006FD7E09C5BA2FF5500937E33C9060E230C384002E1ECC80FEEFA59F5A0F67F00C85F0FD39822C000E9C21B86F75EFC46C00A7630A0641B228008600063E7A731F867F9640544F21440900B4240024000E54EC5D7386AB2888418333B11581342C0070006E6FA8153B8B9468980282BB0085C234122050025A4F091BDF6902F558808333A7C3C1649682D0000E4F0776E866923D00C03433D4A000603603B80117DC3E01E926D4CB51C157BED7100274B783590042DE8EFB02A34A1B00847E7FF5C6816425C61008038C04B16002C802A421BF7FFB9FC96001C5F8101AD0F8F1619DC05460E1462737F7C0E42044FA,
		ram_block3a_10.mem_init3 = 2048'h61D002282C43058DFF0013DC5F62433E900FD22843334078344E0664C01D07DC4FE2C015DCC4383002A1C3C87C420F434E1E85941EDA81DB0AD1EE5E427E10557DB80409160CA7CD3E1EC85443B8750800EC00056C180AC0961404D01B1EC07803F18F9000DE812EF5110EC352214488172E433811F38DEF86490044786C1FEB563016845EEA0127F9D392EE426C007C340C12CE5A3D068D590A06606FD2803D054D807500F01F9A9E1C840C14EE8042A373012FA712803510FE0FCD1A3287A6124483001540413F8EB7405C205A030E5A6C07AD361600000140026B0AAF1736281E8BC15E3C45AF906259403B21D80F1228502E20BE1BC15A31C4E0040A103D,
		ram_block3a_10.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_10.operation_mode = "bidir_dual_port",
		ram_block3a_10.port_a_address_width = 13,
		ram_block3a_10.port_a_data_out_clear = "none",
		ram_block3a_10.port_a_data_out_clock = "clock0",
		ram_block3a_10.port_a_data_width = 1,
		ram_block3a_10.port_a_first_address = 0,
		ram_block3a_10.port_a_first_bit_number = 10,
		ram_block3a_10.port_a_last_address = 8191,
		ram_block3a_10.port_a_logical_ram_depth = 19200,
		ram_block3a_10.port_a_logical_ram_width = 24,
		ram_block3a_10.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_10.port_b_address_clock = "clock1",
		ram_block3a_10.port_b_address_width = 13,
		ram_block3a_10.port_b_data_in_clock = "clock1",
		ram_block3a_10.port_b_data_out_clear = "none",
		ram_block3a_10.port_b_data_width = 1,
		ram_block3a_10.port_b_first_address = 0,
		ram_block3a_10.port_b_first_bit_number = 10,
		ram_block3a_10.port_b_last_address = 8191,
		ram_block3a_10.port_b_logical_ram_depth = 19200,
		ram_block3a_10.port_b_logical_ram_width = 24,
		ram_block3a_10.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_10.port_b_read_enable_clock = "clock1",
		ram_block3a_10.port_b_write_enable_clock = "clock1",
		ram_block3a_10.ram_block_type = "AUTO",
		ram_block3a_10.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_11
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[11]}),
	.portadataout(wire_ram_block3a_11portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[11]}),
	.portbdataout(wire_ram_block3a_11portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_11.clk0_core_clock_enable = "ena0",
		ram_block3a_11.clk0_input_clock_enable = "none",
		ram_block3a_11.clk0_output_clock_enable = "none",
		ram_block3a_11.clk1_core_clock_enable = "ena1",
		ram_block3a_11.clk1_input_clock_enable = "none",
		ram_block3a_11.connectivity_checking = "OFF",
		ram_block3a_11.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_11.init_file_layout = "port_a",
		ram_block3a_11.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_11.mem_init0 = 2048'h03FFDDDFC67CACCAF34843FC8001BEEBC0011FE4067FF5CF8278A67DA8EE2D7A8043FFF3480058C0037FFD5042438F6976D892F21CA8FFF310007DA0019FFB19D00E434A243C6C930D163FF3AC0001000077651F9001F1FCC4428812B9CE5FC3EFFE0602000FFC02100FA0C080002419D86F7FD93E7FFDFFFDFFFFFD7CDC07E680000000E0D608113AC00E7F7FEFBD93FFF01D9FBF7FFFC000849C44FBFC3F802E0337609FA183FFFC40F80FA0BC8F482EE01000000000000030FFF7FFFFFFFFEFE026D639EFDFEBFFFFFFF8620001077FF004F83FEBB34945EE0000400102FFF300F00AA46EE51277C32E7B89F32DFDEE4F3FE26FD34BD7D802C7F7006C6132,
		ram_block3a_11.mem_init1 = 2048'hFFFF9E177F027FD937BFFBF1D00000BD0FE23917FFFFDCFEBE82FFFF86FFFFA1900100BE43E23917FFFFB1A33A80FFFF665DFBE9D00020BC01E03956F7FFA565EE81FDFA225FFFE9900001BD03F1393FF7FA4BB96E81BF0F675FFFE8D003A09D27F1BD1FFFFF0B535B88202EC6DCBFEC4083C07C0FF1B90FF57D050AF34833AE05EF3DFCE00B5E7C0FE93937FFFF8EB753C11FCDCDA2BFFD604EBA350FC9B913B4DF1392EE84D23CC3D06FEC400A267E0FC4B907ED7F40C9FC80801F813C7FF3600CB2FF0F75FA8EFAFFA0363460E2F782307FFEE415FFF301F8FFCFB639D80E778011BC81B07FEF30007FFF0D7CDDDFE7EFFE08C74312F90401BFEF1103BF8E,
		ram_block3a_11.mem_init2 = 2048'h774343FFF50FEFC0D006FC1CC5E6591BBFFF7F7EAF848DFFE537FDC81001DC5DC1E51E53F7FFFCF33FBE75FFF93FF1D81005E954CFE0FCBBFFFFFE007DAF51FFF60BFF888003F7FC84E0EFDBFEFE7E7AFF8F81FFEA0FFFE8C003F87D83F2FF33FAFFBDEC7F9385FFD84FFFECC002FB5D87F0FFF7FFFFBFA87DFB81DF645FEFED40057A3E87F2FF5FFFFBBFC27F7F63FFC4BFFFECC0219C0C83F0FF96FFFFBC7F1FE8BFEEDCAEFDC8C0111FFD83F1DDDEFDFFBEFFFEE8BFFFA0FFFFF84000F7FE8770F97F7FFFFFFFFF01BFFFD8DFDFD984004B7D87E3B87FFF7FFFFFBF41FFFFB17FBFD980003F3D87C63B57FFFBBF1FF7C27FFFC3F7FFE9C00405BC03E63B17,
		ram_block3a_11.mem_init3 = 2048'hFC50BF98C402F97096FFFC738FAFFFFFFFEFD247FDB13F88D400F3B837EFFE7BBF8F7DB7FFC4A83FFD40BE388407E5F935F5F8738FBF7FFFBF31CBC7FC3BEF0085A5E75CA9C9BA638F9F6F7FFEBAEB17FDEBFFC09403F356AFCE3A7A0CBF7FFFEEF2723EFC107EC85513FD1CEDA77A7B8CBFF7FFDEB37C1FF9C1FFA19027EC35E9E2FA7BA6FFFFFFFED37EFFF9EBFF9DD407EC10E9E7BA7BADDBFFFFFE927EFD7F447FD1C007E4152DC6FA7BBFFEFFFFFE327FFFF883FBF1C003F4512D66F9539375FF7F7E037BBFF282DFF0D013F4586DE67913D3CF7AFFCA037FEB749AFFD2D007FC1C69EE7953F7DF37FFFE02AFFFDB13BFD0D007FC0D69667913FFFF7F82,
		ram_block3a_11.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_11.operation_mode = "bidir_dual_port",
		ram_block3a_11.port_a_address_width = 13,
		ram_block3a_11.port_a_data_out_clear = "none",
		ram_block3a_11.port_a_data_out_clock = "clock0",
		ram_block3a_11.port_a_data_width = 1,
		ram_block3a_11.port_a_first_address = 0,
		ram_block3a_11.port_a_first_bit_number = 11,
		ram_block3a_11.port_a_last_address = 8191,
		ram_block3a_11.port_a_logical_ram_depth = 19200,
		ram_block3a_11.port_a_logical_ram_width = 24,
		ram_block3a_11.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_11.port_b_address_clock = "clock1",
		ram_block3a_11.port_b_address_width = 13,
		ram_block3a_11.port_b_data_in_clock = "clock1",
		ram_block3a_11.port_b_data_out_clear = "none",
		ram_block3a_11.port_b_data_width = 1,
		ram_block3a_11.port_b_first_address = 0,
		ram_block3a_11.port_b_first_bit_number = 11,
		ram_block3a_11.port_b_last_address = 8191,
		ram_block3a_11.port_b_logical_ram_depth = 19200,
		ram_block3a_11.port_b_logical_ram_width = 24,
		ram_block3a_11.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_11.port_b_read_enable_clock = "clock1",
		ram_block3a_11.port_b_write_enable_clock = "clock1",
		ram_block3a_11.ram_block_type = "AUTO",
		ram_block3a_11.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_12
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[12]}),
	.portadataout(wire_ram_block3a_12portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[12]}),
	.portbdataout(wire_ram_block3a_12portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_12.clk0_core_clock_enable = "ena0",
		ram_block3a_12.clk0_input_clock_enable = "none",
		ram_block3a_12.clk0_output_clock_enable = "none",
		ram_block3a_12.clk1_core_clock_enable = "ena1",
		ram_block3a_12.clk1_input_clock_enable = "none",
		ram_block3a_12.connectivity_checking = "OFF",
		ram_block3a_12.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_12.init_file_layout = "port_a",
		ram_block3a_12.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_12.mem_init0 = 2048'h03FFDD07D23C8FF4E22843450000019C70017FD406FFF40F90B887FDC80F2A01004040047000471801BFFC00506087BE9009700104034004200001E000000210203F837EA006EB014C1360043C00110000670505001C01FCC0418C0191C040057FFE06020017FC000008A0DB80002018D84F800573FFFDFFFDFFFFFD7CDC07FE80000000E0D6083DFABFFFFFFFEFBFFFFF9005001001004000849C4EFCFC205FEE00081F803E03FFFC4007FDBF83815F4EFFFFDFFFFEFDEEFFFFFFF7FFFFFFFFEFFFFFB555EFDFEBFFFFFFF862000100000FFB67D0906CDF7801BFFFFDCFDFFFF3000FFA1C0C176A5FBF010F25BC25FDEE4F3FFD801749D7DFF65FF11652305F,
		ram_block3a_12.mem_init1 = 2048'hFFFF00A08542000814C00009F00000BF07D0FC07FFFF010140C21000A00000099001003E43D0FC07FFFF01A380C24000C4808009F000203E01D0FC06F7FF036FE0C0080021820009B000013E03D1FC0FF7FA03FFEAC2000120C80008F003A01E2BD1FC0FFFFF07DDF1CB002180800408E087C87F03D1FC0FF57D07EAF10B13A140308418E00F263D03C9FD2FF9FF8FE951031FA14A82C03860475AF603E97C0BB6DF17F2EC843A20C27F00086003F7FE0BE2F81FF67F05E3FCC18023004468116007B9FB0BE97C16F47FA7B7F460C2678210401AE011FFFE0BF2FC07B1799FFFF56010A181F040182007FFF4077EDC07E86F9D7FE4031301040002183103FFAA,
		ram_block3a_12.mem_init2 = 2048'h01C2808029080019E004E43F4BE09C0FBFFF418981C5040805180019E007CC7F43C0DC4FF7FF000000BEFC001B020059E007F5B643C27FE7FFFF003F404F600012000019F005F7BE0AC1EE87FEFE217AE00F84001A101059F005F2FE0BC1FF67FAFF04EC5433840018200099F005FCDE0FC1FF67FFFF01A8431B840024180019F000FFFF0FD3FF5FFFFB00BE09DF64006C280019F023DFCF07D1FF4EFFFF001144C89C003C100018F010FFFF0FC2DFC6FDFF011800A9D44028000009F0002FFC0BC1F9077FFF40020101BE4048608409F40076FF0BD17C07FF7F000401C0004060040009F0001EFF0BF07E47FFFB10000102004050C08009E004033F0BD0FE07,
		ram_block3a_12.mem_init3 = 2048'h00918200F401FEFD97FFFD4FC01F8002008FE24001D08000F402FCFE01F0FD0FC03F800000A4A02001608220F401F43B03F67F07E0AF80400031E7D4403B0008F5A5F0BC87FFFF07E20F8044007A052001290008F405EA7683F0FF06400F800002330A1000D10008F515EC7EC3813F07C70F8100003303E102C00008F021EC5FC3C03F07C1CF800440530000026E001CF401EC7FCBC13F0FC4EB86204052000806C20058C001EC3F8FE03F0FD38E800200F2000005808038C001EC3D07423E07D2E5800000C2000806840019E011EC3EC7C03E07D71F000000C2024005840013E005E43EC7C83C07EFBF100020C2880409040019E005E42EC7403E03FFFF0000,
		ram_block3a_12.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_12.operation_mode = "bidir_dual_port",
		ram_block3a_12.port_a_address_width = 13,
		ram_block3a_12.port_a_data_out_clear = "none",
		ram_block3a_12.port_a_data_out_clock = "clock0",
		ram_block3a_12.port_a_data_width = 1,
		ram_block3a_12.port_a_first_address = 0,
		ram_block3a_12.port_a_first_bit_number = 12,
		ram_block3a_12.port_a_last_address = 8191,
		ram_block3a_12.port_a_logical_ram_depth = 19200,
		ram_block3a_12.port_a_logical_ram_width = 24,
		ram_block3a_12.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_12.port_b_address_clock = "clock1",
		ram_block3a_12.port_b_address_width = 13,
		ram_block3a_12.port_b_data_in_clock = "clock1",
		ram_block3a_12.port_b_data_out_clear = "none",
		ram_block3a_12.port_b_data_width = 1,
		ram_block3a_12.port_b_first_address = 0,
		ram_block3a_12.port_b_first_bit_number = 12,
		ram_block3a_12.port_b_last_address = 8191,
		ram_block3a_12.port_b_logical_ram_depth = 19200,
		ram_block3a_12.port_b_logical_ram_width = 24,
		ram_block3a_12.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_12.port_b_read_enable_clock = "clock1",
		ram_block3a_12.port_b_write_enable_clock = "clock1",
		ram_block3a_12.ram_block_type = "AUTO",
		ram_block3a_12.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_13
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[13]}),
	.portadataout(wire_ram_block3a_13portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[13]}),
	.portbdataout(wire_ram_block3a_13portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_13.clk0_core_clock_enable = "ena0",
		ram_block3a_13.clk0_input_clock_enable = "none",
		ram_block3a_13.clk0_output_clock_enable = "none",
		ram_block3a_13.clk1_core_clock_enable = "ena1",
		ram_block3a_13.clk1_input_clock_enable = "none",
		ram_block3a_13.connectivity_checking = "OFF",
		ram_block3a_13.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_13.init_file_layout = "port_a",
		ram_block3a_13.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_13.mem_init0 = 2048'h0602030032C38FFEE2273F85EFFFC0968000100805002208306787FDC80BDD81FFFF801EC000A01001809207805F87FF90094301FFEB801E8000384000A006004063837E2003AC00CC13A01EDC000E0000287A0FE03D81FCC0407000DA3E801E8FFE06020007FC000008A0DB8000201847B0000C0FFFFDFFFDFFFFFD7CDC07FE80000000E0D6080D17FFFFFFFFEFBFFFFFF005001001004000849C1CD007FFDFEE000000802003FFFC400003BF807E3C20A010000000000000202000000100000000247010400000000420679FFFFFF7FFFFFFFFFFFBFFCC44000000400000200D7DFFFA03EC01025FFCF0DA21C025FDEE4F3FFFEFFCB7000001BFF1017FD480,
		ram_block3a_13.mem_init1 = 2048'h04000000053D00080F800007100000C0041022080024007F00BD10009F0000071001004740100208000001A380BD40009F80800710002041001012080000036FE0BD08005E8200071000014100910000000003FFEABD00015F4800061003A04128110600000207DDF1BD0021BE8004060084780908110200020007EAF13D1C61163F8416000B1E210809032004208FFF513C07813CB2403680460F8008590200080217F2EC3FC5E0767000060000090109162200810005E3FC7E8F837F8FA81380040012000F02002100A7B7F45FDFE75C4F8016001000060000020020009FFFF54FFFC07E1FC016C00200060004020000449F7FE44FEFC1FFDBC2169101200C,
		ram_block3a_13.mem_init2 = 2048'h017D808028F800071000040844308200000041FF81BEFC0800E0000710008C40401180C00028007F00812C001CE2004710008591451300E0000001000011840015E0000710040E01040000800000218160503C001BF01047100007010412002000080583543C3C001BC0008710001001041200600000015FC1647C0023F8000710000003001020580200007E09F09C0063C8000710210001009282480008018F04976C003BC000041011800100100008001100FFC0BB3440378000071000C0000013834800404002017F424057C08407140022010010000800010004017E00406FC4000710000F890010004810081000013D00404F008007000400000010000A,
		ram_block3a_13.mem_init3 = 2048'h00C602170402000196001240202080020081F9A001CE0017140204210400060020208000009A53C0015E823704000F81040D020820A08040004E4854400D001705A400490018A2092202804400050C60011D0017040402418200820800008000020D07B0003E001E451504014011020807008100000D0001023E001700240C014010120805C08004406D00000318000F04040401481102090CC88620406C000807380047100404110C1002081DC08002006C000005788027100404010412020002A08000007C0008067C0007101404084450020932800000007C024004740007100084004418000880001000207C880408F80007100004004410020004000000,
		ram_block3a_13.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_13.operation_mode = "bidir_dual_port",
		ram_block3a_13.port_a_address_width = 13,
		ram_block3a_13.port_a_data_out_clear = "none",
		ram_block3a_13.port_a_data_out_clock = "clock0",
		ram_block3a_13.port_a_data_width = 1,
		ram_block3a_13.port_a_first_address = 0,
		ram_block3a_13.port_a_first_bit_number = 13,
		ram_block3a_13.port_a_last_address = 8191,
		ram_block3a_13.port_a_logical_ram_depth = 19200,
		ram_block3a_13.port_a_logical_ram_width = 24,
		ram_block3a_13.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_13.port_b_address_clock = "clock1",
		ram_block3a_13.port_b_address_width = 13,
		ram_block3a_13.port_b_data_in_clock = "clock1",
		ram_block3a_13.port_b_data_out_clear = "none",
		ram_block3a_13.port_b_data_width = 1,
		ram_block3a_13.port_b_first_address = 0,
		ram_block3a_13.port_b_first_bit_number = 13,
		ram_block3a_13.port_b_last_address = 8191,
		ram_block3a_13.port_b_logical_ram_depth = 19200,
		ram_block3a_13.port_b_logical_ram_width = 24,
		ram_block3a_13.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_13.port_b_read_enable_clock = "clock1",
		ram_block3a_13.port_b_write_enable_clock = "clock1",
		ram_block3a_13.ram_block_type = "AUTO",
		ram_block3a_13.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_14
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[14]}),
	.portadataout(wire_ram_block3a_14portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[14]}),
	.portbdataout(wire_ram_block3a_14portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_14.clk0_core_clock_enable = "ena0",
		ram_block3a_14.clk0_input_clock_enable = "none",
		ram_block3a_14.clk0_output_clock_enable = "none",
		ram_block3a_14.clk1_core_clock_enable = "ena1",
		ram_block3a_14.clk1_input_clock_enable = "none",
		ram_block3a_14.connectivity_checking = "OFF",
		ram_block3a_14.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_14.init_file_layout = "port_a",
		ram_block3a_14.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_14.mem_init0 = 2048'hFC0203F0178070011FF000FC00007FF11FFF101FFE0023F80FE0702234E807FE00407FF15FFF801FFF0093F03F8079006FF8C5F604007FF11FFF6F7FD78003D81DE2FC81DFFEE7FE4C133FF103FFFF7FFFF003FFFFBDFE033FFBFFFFF000FFF10881B8FFFFF803FF7FEFFF007FFDFFFFDFFFFFF18060000000000003C333F841FFFFFFFF1FC97FC11280000100000001000DFFFFBFFFFFFFFFFB7B819004200001FF3F7F9FBFFC0003EFFFFFBF800003C0A010000000000000202000000100000000241BF04000000004206002000100000000601080203BF00000004000002001000005FFEC01025FFFFFE7DC8025FDEE4F3FFFEFFFFFD7DFF7FFF1004008DF,
		ram_block3a_14.mem_init1 = 2048'h0400FFB7FE80FFDBA4FFFBE00F7EFF80FC0F23F00024FF80FF00FFFFC0FFFFA00FFBFF86F80F03F00000FCDC3B00FFFF04FDFBE00FFFFF80F80F13F00000FC100F00FDFA407FFFE00FFEFF80F08E01F000007C001F00FFDE80FFFFE10F7C0F80F00E07F00002B8320E087FDE00FFBFE11EF84788F00E03E00000F8042E88E03E00E03DF11FF0E020E00603300020F0008680E0DE89C23FF11FFA0081F04E0370070260050785001D41802FE11FF801017110A3F08F00F81D4380803D00047FF11BFC0013F80902D0278078180B40C27501407FF31DFC0003FC0003E0270070000BC0103F00107FF11FFE0007F80403D01FC460001BC3023E04007FF11FFF200F,
		ram_block3a_14.mem_init2 = 2048'h77817FFFF40FEFE00FF80B89B82F01D80000FE086FC403FFF007FDE00F7883C1A00E81380028FF7F3F8063FFE40FFFE00DF88251B90801180000FE003DC103FFE01FFFA007B80201F80E007800007F007FE007FFE21FFFE00FDC0301F80C00500008FD807FF007FFE80FFFE00FFE1001FC0C00180000FF087FA007DF781FEFE00F7E0003F81C20700200FE01BF1007FFD03FFFE00FFF0001F09C82300008FFFF7F8077FED81EFDE00FFD8001F80E00F00011FFFFFF688FFFD03FFFE00EFF8000F80E80700040FFFFFE00FFFFA03FDFE00FF7EA01F80F82700001FFFFBEC0FFFF807FBFE10FFFBE09F80F03F01008FFFFF680FFFFC037FFE00F77FF80F80F03F2,
		ram_block3a_14.mem_init3 = 2048'hFD003FE00BFE0000780011F83FC07FFFFF41E03FFE40FFE01BFC0021F80005F83FC07DB7FF00F01FFE81FFC00BFC0F807C0201F83FC07FFFBFC0E84FFE89FF600BF80FC8FC1FA3E93FE26F7FFFC1FC3FFE08FFE00BF80FC0FE0F01F81FE07FFFEFC1FFBEFD91FFE84B790B80BC0701F818E077FFDFC1FFFFFD03FFE00FF80B81BC0391F818207FFFFF81FEFFFC09FFEC0FF80A80BC0E81F910287FFFFF80FEFD7903FFE00FF80B90F80F817804207FFFFFA0FFFFFA07FBE00DF80B80780F81F00A007F7F7F807BBFF807DFE00FF80B89B84F01B91A20FAFFCB80FFEB7803FFE20FD88B81B80F01F88000FFFFFF807FFFD607FFE00EF80B81B80F81F00400FFBF,
		ram_block3a_14.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_14.operation_mode = "bidir_dual_port",
		ram_block3a_14.port_a_address_width = 13,
		ram_block3a_14.port_a_data_out_clear = "none",
		ram_block3a_14.port_a_data_out_clock = "clock0",
		ram_block3a_14.port_a_data_width = 1,
		ram_block3a_14.port_a_first_address = 0,
		ram_block3a_14.port_a_first_bit_number = 14,
		ram_block3a_14.port_a_last_address = 8191,
		ram_block3a_14.port_a_logical_ram_depth = 19200,
		ram_block3a_14.port_a_logical_ram_width = 24,
		ram_block3a_14.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_14.port_b_address_clock = "clock1",
		ram_block3a_14.port_b_address_width = 13,
		ram_block3a_14.port_b_data_in_clock = "clock1",
		ram_block3a_14.port_b_data_out_clear = "none",
		ram_block3a_14.port_b_data_width = 1,
		ram_block3a_14.port_b_first_address = 0,
		ram_block3a_14.port_b_first_bit_number = 14,
		ram_block3a_14.port_b_last_address = 8191,
		ram_block3a_14.port_b_logical_ram_depth = 19200,
		ram_block3a_14.port_b_logical_ram_width = 24,
		ram_block3a_14.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_14.port_b_read_enable_clock = "clock1",
		ram_block3a_14.port_b_write_enable_clock = "clock1",
		ram_block3a_14.ram_block_type = "AUTO",
		ram_block3a_14.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_15
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[15]}),
	.portadataout(wire_ram_block3a_15portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[15]}),
	.portbdataout(wire_ram_block3a_15portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_15.clk0_core_clock_enable = "ena0",
		ram_block3a_15.clk0_input_clock_enable = "none",
		ram_block3a_15.clk0_output_clock_enable = "none",
		ram_block3a_15.clk1_core_clock_enable = "ena1",
		ram_block3a_15.clk1_input_clock_enable = "none",
		ram_block3a_15.connectivity_checking = "OFF",
		ram_block3a_15.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_15.init_file_layout = "port_a",
		ram_block3a_15.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_15.mem_init0 = 2048'hFC0201F007807FFFFFE0007C00003FE00FFF100FFE0021F81FA077FFFCE800FE00403FE04FFFC01FFF0091F01FC07FFFFFFC3BF604003FE00FFF70FFD7C001D03DC27FFFFFFF3FFF33EC7FE00FFFFF7FFFFF7FFFFFBDFFFFFFFBFFFFFBFEFFE00FFFBEFFFFFFFFFF7FEFFFDBFFFDFFFFDFFFFFE007FFFDFFFDFFFFFFFFFFFFFFFFFFFFFFFFDF7FE091FFFFFFFFEFBFFFFFFDFFFFBFFFFFFFFFFFFFC190042000000000008020000000400000C07FFF01C0A0100000000000002020000001000000002413F04000000004206002000100000000601080200FF80000004000002001000000001FF7FDA000000FFDFFFA021011C000001001000000001EFF7FFD3F,
		ram_block3a_15.mem_init1 = 2048'h04007FB7FF81FFDB84FFFBF00F7EFF81FC1FA1F000247FFFFF81FFFFC07FFFB00FFBFF87F81F81F000007DFFBB81FFFFC47DFBF00FFFFF81F81F91F000007F7FEF81FDFA00FFFFE00FFEFF81F09F81F000007FFFFF81FFDF80FFFFF00F7FAF81F81F85F000023FFFFF897FFF80FFBFF00EFFFF89F81F81E000007FEEFF89FFFF81FFBDE00FFC1E21E80F81300020FFFFD781F8BF09F9FFE00FFA0F01F85F8170060277F7EF84F01D41E06FE00FF80601790621F087007DFFFF80C01F01E43FE10BFC0011F80700D02F007FBFFF00C27600003FE20DFC0003F80001E027807FFFFFC0103E00107FE00FFC0007FC0401D00FC47F7FFFE3027E04003FE01FFF200F,
		ram_block3a_15.mem_init2 = 2048'h7780FFFFFC0FEFF00FFC0FC8F83F81D000007FFFEF84FFFFF40FFDF00F7C8FC0E01F01F000287F80BFC03FFFF80FFFF00DFC8F90F91B00F000007F007DC107FFF00FFFB007BC0780F80E007000007E003FC003FFFA0FFFF00FDC0000F81E007000087C807FD007FFF00FFFF00FFC1000FC1E007000007F083FC003DF701FEFF00F7E0002F81E207002007F007FD003FFF01FFFF00FFE0000F09E827000087F017FC007FEF83EFDF00FFD0000F81E007000117FFFFFA87FFFE03FFFF00EFFC001F81F817000407FFFFF00FFFFE03FDFF00FF7F201F81F007000017FFFBFC1FFFFE03FBFF10FFFBF09F81F81F010087FFFF781FFFFE077FFE00F77FF81F81F81F2,
		ram_block3a_15.mem_init3 = 2048'hFDC0BFF00FFC0001FC0011F01FE07FFFFFC1C01FFF80FFF01FFC0320FC0005F01FE07DB7FFC0601FFF80FFF00FFC0780780F01F01FE07FFFBF80E05FFE88FF700FFC0F88F80F23E11FE26F7FFF80FB5FFF89FFF00FFC0FC0FA1F81F01FE07FFFEF80FFBEFD11FFF84F7D0FC0F81701F03FE077FFDF80FFFFFF01FFF00FFC0FC1F81391F03FE07FFFFF80FEFFFF0BFFFC0FFC0EC0F81F81F93DE87FFFFF81FEFD7E03FFF00FFC0F90F81F817838E07FFFFFA1FFFFFE03FBF00DFC0FC0781F81F03AE07F7F7F817BBFFE03DFF00FFC0FC8F85F01B102407AFFCB81FFEB7E07FFF20FDC8FC0F81F01F080007FFFFF81FFFFDC07FFF00EFC0FC0F81F81F004007FBF,
		ram_block3a_15.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_15.operation_mode = "bidir_dual_port",
		ram_block3a_15.port_a_address_width = 13,
		ram_block3a_15.port_a_data_out_clear = "none",
		ram_block3a_15.port_a_data_out_clock = "clock0",
		ram_block3a_15.port_a_data_width = 1,
		ram_block3a_15.port_a_first_address = 0,
		ram_block3a_15.port_a_first_bit_number = 15,
		ram_block3a_15.port_a_last_address = 8191,
		ram_block3a_15.port_a_logical_ram_depth = 19200,
		ram_block3a_15.port_a_logical_ram_width = 24,
		ram_block3a_15.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_15.port_b_address_clock = "clock1",
		ram_block3a_15.port_b_address_width = 13,
		ram_block3a_15.port_b_data_in_clock = "clock1",
		ram_block3a_15.port_b_data_out_clear = "none",
		ram_block3a_15.port_b_data_width = 1,
		ram_block3a_15.port_b_first_address = 0,
		ram_block3a_15.port_b_first_bit_number = 15,
		ram_block3a_15.port_b_last_address = 8191,
		ram_block3a_15.port_b_logical_ram_depth = 19200,
		ram_block3a_15.port_b_logical_ram_width = 24,
		ram_block3a_15.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_15.port_b_read_enable_clock = "clock1",
		ram_block3a_15.port_b_write_enable_clock = "clock1",
		ram_block3a_15.ram_block_type = "AUTO",
		ram_block3a_15.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_16
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[16]}),
	.portadataout(wire_ram_block3a_16portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[16]}),
	.portbdataout(wire_ram_block3a_16portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_16.clk0_core_clock_enable = "ena0",
		ram_block3a_16.clk0_input_clock_enable = "none",
		ram_block3a_16.clk0_output_clock_enable = "none",
		ram_block3a_16.clk1_core_clock_enable = "ena1",
		ram_block3a_16.clk1_input_clock_enable = "none",
		ram_block3a_16.connectivity_checking = "OFF",
		ram_block3a_16.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_16.init_file_layout = "port_a",
		ram_block3a_16.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_16.mem_init0 = 2048'hFEFB93BBF7A301B52E5E465C22F6FBCA622C13EBE607364BB865553DC0ADC5B5FC64FC275073EA063F67B3CFC9B609C00E48FB06B660D29E240969DB469C4EC69832269D4C13E99D6E6FBA24C4842C5A33197A3FEB89D8CA07434612F91E84A0BCF780E7D47BA4950C8DF85BC059385849CD372C64EE21F4A93AF9C34A1ED45FFACDA0E77CD34E2078BAC405524E9F4F58FDD562195D4BE816FAB980BCC6A1960FE9345486BBA69EBA628A058A6BA719CABA7B1333A49940756DABF0F0B5B3670012A4717CCBCBAA1015F1EC9FF8870714F9647DDDABEA19C9AC8544D50E1D365B44CB7E314CE7DC253E4FAAB1F9FFC7900DE7164E59358388D7C69C7D6261DE,
		ram_block3a_16.mem_init1 = 2048'h3EEC59871750209997B0F2D6C03AA5E8FC6977795FA497962306371AB44D23169FC153867C789F27C27CF082209A62B0A6ACA8207F13E9C58196502A46829A7A8A599DC21EDF508A1F2261F481AC810E95A8388E5F819283D8DCAE76AA2E8559E1F2E55ADC96885EBDFF07385E891EA190CE78184CFE05481139938E22B8BF7D81FF350B7890666D0386873E04BE978F43D047C17FD904A30CD362C74A5BC419229305D1263CFC20771E486C4E60B0A263A6BB64F8516CE141B4DFB33C8FEE23E06409904C93B68CEF0D69919B10D766CB10F62B5CD96992359A21A1B700593465003D986416DB6C31FA53CCDD2C8BD9124EBC054E83EFC1665B0A2BB7FDF72E,
		ram_block3a_16.mem_init2 = 2048'h638EAFD7E038AABC6646236C5F64410A20D2DEFC43BC7C2CF0609D44184884CD225DC6EFB16C5E0A03D02FB302AB48E4B5B7F3B5A34BBCDC426E5B073541702BD19B699394BB62CB28C6AD5A120674D9B6EC0377B7FC14F2C212652CCFDFBEA1582E05C954BC97A87B0855A0A90473462E4572C7A9FECF6D177CE998229B62FC7D5BDDC6ECB93C5A9BFA4C3CBF90023B6CDEBE63B8AB960A82939E1C686F4839178D14C85D282498D331AA5235E099C0E91DDB7AD16AF7E8109D883A2662F341346DF0044844D5AF91480E50608A8667E7F67E137342302412790D97A15A28FC562C39C574C10E7BAC5034E5FD9A9670E77175505E46ED6BC634F1933C572D1B,
		ram_block3a_16.mem_init3 = 2048'h75A40B03401EE619F37395D7D94BCF7E8723E1E264C5BF31F35262730B30D5D438A9649359C802391152AF1F4F18C6317B964B206888F5FB89BC67C65E4A7B7B4DE5519992B8AFC1568EEC6D535C607FDCA93F99409AE6F1C3DA47E452A740F96729F29811795E6AC371F31941053FCDC93843BD87E9240FD59411DE6DB1AE1FAFC0F9B417B2B83FE190B2ACCF29599CED3566BAEF35B0691A78FEE0ED5864AD1F951970C30167B52AD5556D04BEE2D3B97BD3AD77CD817DC90FE5CC5D7A78B702B5437855E213B8803244F0CBB1846D745C323B7BB6C8C609C232620F9CD78357C4817B181C3CE6C9E213E9FADBAECD0CDBB8065209214B2169A8A12FFB34BA,
		ram_block3a_16.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_16.operation_mode = "bidir_dual_port",
		ram_block3a_16.port_a_address_width = 13,
		ram_block3a_16.port_a_data_out_clear = "none",
		ram_block3a_16.port_a_data_out_clock = "clock0",
		ram_block3a_16.port_a_data_width = 1,
		ram_block3a_16.port_a_first_address = 0,
		ram_block3a_16.port_a_first_bit_number = 16,
		ram_block3a_16.port_a_last_address = 8191,
		ram_block3a_16.port_a_logical_ram_depth = 19200,
		ram_block3a_16.port_a_logical_ram_width = 24,
		ram_block3a_16.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_16.port_b_address_clock = "clock1",
		ram_block3a_16.port_b_address_width = 13,
		ram_block3a_16.port_b_data_in_clock = "clock1",
		ram_block3a_16.port_b_data_out_clear = "none",
		ram_block3a_16.port_b_data_width = 1,
		ram_block3a_16.port_b_first_address = 0,
		ram_block3a_16.port_b_first_bit_number = 16,
		ram_block3a_16.port_b_last_address = 8191,
		ram_block3a_16.port_b_logical_ram_depth = 19200,
		ram_block3a_16.port_b_logical_ram_width = 24,
		ram_block3a_16.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_16.port_b_read_enable_clock = "clock1",
		ram_block3a_16.port_b_write_enable_clock = "clock1",
		ram_block3a_16.ram_block_type = "AUTO",
		ram_block3a_16.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_17
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[17]}),
	.portadataout(wire_ram_block3a_17portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[17]}),
	.portbdataout(wire_ram_block3a_17portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_17.clk0_core_clock_enable = "ena0",
		ram_block3a_17.clk0_input_clock_enable = "none",
		ram_block3a_17.clk0_output_clock_enable = "none",
		ram_block3a_17.clk1_core_clock_enable = "ena1",
		ram_block3a_17.clk1_input_clock_enable = "none",
		ram_block3a_17.connectivity_checking = "OFF",
		ram_block3a_17.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_17.init_file_layout = "port_a",
		ram_block3a_17.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_17.mem_init0 = 2048'h07FA41B4077F0F035AF744C5E3FE5FE9E4105055657CF56C057C1334AC88AC4F0058F4C5640F37563DA0B17FFAD01D072D7979E45C6346DD8382280B45538D08F14B202CA70CB3F110A6A5EAA838091BF3146F9D049C16BFB4FA4339DBD4A7500C9F86022F565B993AC9A3991800EA5EDC323114D97BE1F290D414A944FDE746FD0F690318D679C8D08022639546B4EB63EC2D9016ED2872F4E99A969D2E735CAABB305F8433C482CAEA1BAAD061685F80F6BF1E02566DC275B478007C85B6FDE014F6F8F5E74389E00E31E04207FBD480CB85E59BFA3B7EDB6316606D01DDAE3B28C149972CE72577818AFE59BFB3CEFE4D5FE5A87E03845681A077696F2D4B,
		ram_block3a_17.mem_init1 = 2048'hFC0D708474C6FFDA8DFECBBDD87EB7E6C620EF213F2DA0115A861294F5DE3C2C80C14DE64E196FE7BE4D68F4A841588254D8F3E06413E782186EB692346152730341280057EB140934B2918B56EA797F63C013B0CA44E24032F902C1FC3BA547FA30FF37A3031415594F341AB2A325FD80F959CFDABB782C022145E6360A0DEB05690DCB3A2EF6318DA97932022095DF144AFEEE69F86EE1826366904FDA7E391C8245E6CC85903D62BC68422459A39A075231A08002EDA5C843C40FE65DF9530A7D253BA96F96C02E027E153431DBF585218B17387CB2BF0CF0D3AC278174F009487C90A09D7A16087649362E5450D4026765320227FF5027820F239B7D72AC,
		ram_block3a_17.mem_init2 = 2048'h152D6AF6785F0770424E1098662344C7BFEEFC8AC59DCF5CE1791D48C44D8FF0A210018BB47CBCE81CDFF9CD792E0658D1FDEAF1270202CCFDAE9B0100CF2937E31E0ABFD0B59AF7A6046B97EECE3D70A8979676769D3D47C21991C22221C5A6FA6E8DE8773F84D4BA08A3E8500D9B01662B8F9743EEFDA8BF8F9CD3231C83B52059A183E81BE273635A7CA289FF1AF650BCC1282CEBCA45B09BE3266BCEF9796EECF794DE5809702011580C76094682E9FDF45AEBE81443190F20B97E73D0BD92A2FB3B37FD74D6B427C6C9D588CDF5CFF7BB6FD49E082BFD019E24AB44C3EB1496B5CD48DE9F4F1E388E727E8B3A8483849F79F3F0E3EAC674164D02031F7A,
		ram_block3a_17.mem_init3 = 2048'hED008A0DF3611389320C1DFBD73A133FE88FE3715FF1EF5D786806A114D20F619EAC31217AEC2A0EB6F4CAAC70D805C241CD8389E9BC89DF3D9CC9C7E2DB23316BE09A4CC00862611BEE8946E25FD801258D979A6F861262862D715246E6377E865A0696E0BB833AFF7315236891101ED07DB77A4C9B1C5DA2C4478C57F2193B5A105447EFC1A6E7E6139CB17A7E10DE4FF284FEDC15848FB989877F7CDA1A6D6B5A92C2430699959EC6D26A2246B56AA07B8C5E23EBC8E251020C8D346EE51223B42F0176426128F2A5515BF3B05F6C4CE86F9B5E6EA211022293E27A91D78373C2B3D7CAFF2953EBBE19497E98FB3DDA91F4626A4684A4F24F7510D7CED883,
		ram_block3a_17.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_17.operation_mode = "bidir_dual_port",
		ram_block3a_17.port_a_address_width = 13,
		ram_block3a_17.port_a_data_out_clear = "none",
		ram_block3a_17.port_a_data_out_clock = "clock0",
		ram_block3a_17.port_a_data_width = 1,
		ram_block3a_17.port_a_first_address = 0,
		ram_block3a_17.port_a_first_bit_number = 17,
		ram_block3a_17.port_a_last_address = 8191,
		ram_block3a_17.port_a_logical_ram_depth = 19200,
		ram_block3a_17.port_a_logical_ram_width = 24,
		ram_block3a_17.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_17.port_b_address_clock = "clock1",
		ram_block3a_17.port_b_address_width = 13,
		ram_block3a_17.port_b_data_in_clock = "clock1",
		ram_block3a_17.port_b_data_out_clear = "none",
		ram_block3a_17.port_b_data_width = 1,
		ram_block3a_17.port_b_first_address = 0,
		ram_block3a_17.port_b_first_bit_number = 17,
		ram_block3a_17.port_b_last_address = 8191,
		ram_block3a_17.port_b_logical_ram_depth = 19200,
		ram_block3a_17.port_b_logical_ram_width = 24,
		ram_block3a_17.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_17.port_b_read_enable_clock = "clock1",
		ram_block3a_17.port_b_write_enable_clock = "clock1",
		ram_block3a_17.ram_block_type = "AUTO",
		ram_block3a_17.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_18
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[18]}),
	.portadataout(wire_ram_block3a_18portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[18]}),
	.portbdataout(wire_ram_block3a_18portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_18.clk0_core_clock_enable = "ena0",
		ram_block3a_18.clk0_input_clock_enable = "none",
		ram_block3a_18.clk0_output_clock_enable = "none",
		ram_block3a_18.clk1_core_clock_enable = "ena1",
		ram_block3a_18.clk1_input_clock_enable = "none",
		ram_block3a_18.connectivity_checking = "OFF",
		ram_block3a_18.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_18.init_file_layout = "port_a",
		ram_block3a_18.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_18.mem_init0 = 2048'hF807DB87D61F9DC21A9C46848C01C1A8FFFF70629C83E64FBD3C172344A8A8817FFE8BB5FFFC6889C37FDAC7B5D43F2CE57CBA834C82491D27FC4B3492BFF1D2ED729F2B9FC56FF95632E63103C00C640CE55F7D4F205F7A1FF9EBFDD2EE200E6E8786020091FF393769F0C1E7FDFBB9D172F121FAFC1C0F7DEFECE94CFC0342982C1E03F8D64F44BEFFE001B9670C93F8F0670FB003917F0B809C9DDAE630DD6998305F843D477D0641860C917B9E18EEF13F1E03F6FDC275FC27F7837B4C01E0172F32DC4F9C63FFFFF1E0020001F77EF404FE3FE9BB6E70E0080FC0CFDDA1FB01C04AC26CE3750EB9E1A2D1E5E125E2415C002E71738287D0365CD560F057,
		ram_block3a_18.mem_init1 = 2048'hFFF2F0A50CE3801A2490004A070056E1A7FFF2EEFCF6231980231810DD28208B1F3BBEA767FFF0EE7DF26CD503274100EDA0A007BFEC3EC0E9E9FFB2F7FE5742C7A408004CA202AFBFCC0F81A3F978FFF7FA20E84BA242D0697806162740028127F97EFFFFFE9D3F62A8583B0AA2053646897A08277EFAE7F75C0D22FFADD2AB51EE04300FCE1A216E6E7B3DF4FF960187A69E9099CAA72F8FC34D82BC69FF52ABDF12074625303156EB8B8F6B89AE0171D43AE7FC7FA015C60190911D972B836B85391677F37EDEF43FB0B07840F2669F2F45DF6D95C10BFDF2FA87A4F9B016B9A07DE39E13C5EEC7853207F07EDAD7D0EFA6406ECBFEA51C0193AA9583602F,
		ram_block3a_18.mem_init2 = 2048'h018F56893D28003F9642F7EA89E8D9540000410949DD4A2B1120147F1440C86341D9DE7443AA82F700FEF2249F7A0F7F15F49B324DC3FF7F03D0073EB86F52CC057E083C04B2034148C606FB00F02A70F38F8209BE54505C161801014DF3034380F815E85D3F862B0A8040BB140F15014DE2012BFC70C3A883BF81047298002F345E8002CFF8217FFEE043329B9F6930C5EC00BB3CE9C18193FB82AA97F8477174EC96125D78C03037F0A781D3FA031615F34C3CC06936D4EB4CC14B30935F0053F9837F7FFACA0A6A03A7423B88843F0417C28327D8B617FF7F80041060004072A4105F873FAF8B6BDEB3E7FF7892F870E180D0C66080040107F0C06BD5B0EF,
		ram_block3a_18.mem_init3 = 2048'h04D30A7183820785F900135C6E840002100FF32807726F619B86046C441D079FA7A2001484CC3A3812F1CBF093E6074B0E1A8197C6B2804003DDEE4C403C334C83E414E817DBA38FD672805401BC350905EC97AD93840A429FC7889E1958000007798F1001F4832C53751F03CD97289F36E2010015F889A3070D01C893F41F03DBD3FA9FCD0E01045951024E0B6C10DD8FF0128359DABA9F94EA4620435880180F4D907597041FB81F08A81FC588200203F8012382D3807595000CB011328447DA40A00041C0001F0897000507B62C59A170060BB370800001C0124906BFC0978FC2F822A1384013974018096139FA0606B5E02C96466C228D20CB91040000BF,
		ram_block3a_18.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_18.operation_mode = "bidir_dual_port",
		ram_block3a_18.port_a_address_width = 13,
		ram_block3a_18.port_a_data_out_clear = "none",
		ram_block3a_18.port_a_data_out_clock = "clock0",
		ram_block3a_18.port_a_data_width = 1,
		ram_block3a_18.port_a_first_address = 0,
		ram_block3a_18.port_a_first_bit_number = 18,
		ram_block3a_18.port_a_last_address = 8191,
		ram_block3a_18.port_a_logical_ram_depth = 19200,
		ram_block3a_18.port_a_logical_ram_width = 24,
		ram_block3a_18.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_18.port_b_address_clock = "clock1",
		ram_block3a_18.port_b_address_width = 13,
		ram_block3a_18.port_b_data_in_clock = "clock1",
		ram_block3a_18.port_b_data_out_clear = "none",
		ram_block3a_18.port_b_data_width = 1,
		ram_block3a_18.port_b_first_address = 0,
		ram_block3a_18.port_b_first_bit_number = 18,
		ram_block3a_18.port_b_last_address = 8191,
		ram_block3a_18.port_b_logical_ram_depth = 19200,
		ram_block3a_18.port_b_logical_ram_width = 24,
		ram_block3a_18.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_18.port_b_read_enable_clock = "clock1",
		ram_block3a_18.port_b_write_enable_clock = "clock1",
		ram_block3a_18.ram_block_type = "AUTO",
		ram_block3a_18.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_19
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[19]}),
	.portadataout(wire_ram_block3a_19portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[19]}),
	.portbdataout(wire_ram_block3a_19portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_19.clk0_core_clock_enable = "ena0",
		ram_block3a_19.clk0_input_clock_enable = "none",
		ram_block3a_19.clk0_output_clock_enable = "none",
		ram_block3a_19.clk1_core_clock_enable = "ena1",
		ram_block3a_19.clk1_input_clock_enable = "none",
		ram_block3a_19.connectivity_checking = "OFF",
		ram_block3a_19.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_19.init_file_layout = "port_a",
		ram_block3a_19.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_19.mem_init0 = 2048'h03FFDD5FC27FEEF46B5845FC00007FFB48011FA4067FF19FA27CE6B1A86E257B80417FE7C80078C0035FFD17E253C7BA5298AAF2440ABFDF88007DA0018FFB19100E431EA03C6D0272C8BFF3B000090000732E1F9001E1F8C042C802F3225FF3EE87860200180006400EA0DA80002419485F4ED93BFFFDFFFDFFFCE94CFC075E980C0003F8D6481038801FFF7F67BEFFF8919DFFBFFFFFC000809C80DEE5F003E8780F3F9BBE780001EF81F8CF277E502EAFD0C1FC08002C8A23FFF7FFFFFFFE0FE826F619EFDFEBFFFFF1E002000100010FFB63D093BB39D1E000004000027FFB003F45D9FDF1908E84D11BA5F129E5E24F7FF82E53595107D7719DD5739CF0,
		ram_block3a_19.mem_init1 = 2048'hFFFF8E937E407FC937AFFBE1F80008DD07E63B07FFFFDC90BE00FFEF92F7DFB19801009ECBE63907FFFF91893A00FFFF665DDBF9D80020BD05F63952F7FFA568CE01FDFA225FFFE1980001FD07F6BD1FF7FA4AFECE00BD0F674FFDE8C803A09D2FF6BD1FFFFF2993FE082034C4DCBFE8E88948FC07F8BD0FF77D77C2F2083C6405AFBDEC200ABE7C0FE8BD37FBFFE7C902C006EDCDE15BEC204A83350FC9B913BC5F67E24744201CC15867EC4009B77E07E4F927ED7FD5A3C300C01F805C7FF1C00F33FF0FFFF80EFEFFE739F360F2F702607FFE4015FFF303F0FD4FB239D7E733807C3C80D07FFD3804FFFD0D7EDD1FEFEFC5774543FE7B04003FF93903BF8A,
		ram_block3a_19.mem_init2 = 2048'h774E81FFE50FEFD0F9BEF41D33F65F1BBFFF7F08EF9C3DFFE117E990FB3DCC5D23C51FD3F7FF7CFFBFBE79FFF91FF1D0F80DEF9437D8FC1BFFFFFD007DAF55FFF719F780E30BF3FC36C8EFDFFEFE7E707F0F85FFCA1BFFE8E9C7F07D33FFFF07FAFFFCE87FDF85FFDA4FFFC4EBF2FBDD37ECFF87FFFF3FA8FF3F83DF6E5FEFC0CB257FFEB7F4FF5FFFFBBFF0FF3F63CFF41BFFC4C3379FCCE7F5FFC6FFFFBC071FEC2FEEBCD6FDCCC81D1FFDABE5DDE6FDFFBEFF3E68AFFFA0F3FFE4C80CB7FCABE4F96F7FFFFFFFFE00BBFFD857DFC8FC004F7F8FC6F86FFF7FFFFFBEC1FFFFA17FAFA9F8002F3F87C7794FFFFBFD1FF6C27FEF41F7FFE9E8040ABC87CE7B07,
		ram_block3a_19.mem_init3 = 2048'hF850B799E802FB7C92FFFC739FCFBFFFFFEFF347F9F11099F000F3BCB3EFFE7BFFCFBDB7FFCCAA37ED10B638E807EDF935F5FC739FFF3FFFBE3DCBD7FC3BCC18F9BDF75DA9CDBE63AF9F2F7FFEBEEB16F9EB6858F87BF3D4AFDE3E7A0CBFBFFFEA7A723EFC307CD8F91BECDCFF873E7B8DBFB7FFDABB7C1FF9C5FE39F82BECDDEDC2FE7BB41FBFFFFE537EFFF1EBEF2DE40BEC5CEBC6BE7BE4DBFFFFFE1A7EFD77446FC1C8FFE41FADD6FE7BA71EDFFFFE3A7FFFFC42FBA1C8FFF71C2766FAF38335DF7F3E037BBFF482DFE1F85BF7DE37E678B7C7EFFAFFCA036FEB748A3F63F81BF3DD37EE7CFFF7DF77F6BE1A8DFFDB821FC0F8BFE7CC33767D71FFFF7F00,
		ram_block3a_19.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_19.operation_mode = "bidir_dual_port",
		ram_block3a_19.port_a_address_width = 13,
		ram_block3a_19.port_a_data_out_clear = "none",
		ram_block3a_19.port_a_data_out_clock = "clock0",
		ram_block3a_19.port_a_data_width = 1,
		ram_block3a_19.port_a_first_address = 0,
		ram_block3a_19.port_a_first_bit_number = 19,
		ram_block3a_19.port_a_last_address = 8191,
		ram_block3a_19.port_a_logical_ram_depth = 19200,
		ram_block3a_19.port_a_logical_ram_width = 24,
		ram_block3a_19.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_19.port_b_address_clock = "clock1",
		ram_block3a_19.port_b_address_width = 13,
		ram_block3a_19.port_b_data_in_clock = "clock1",
		ram_block3a_19.port_b_data_out_clear = "none",
		ram_block3a_19.port_b_data_width = 1,
		ram_block3a_19.port_b_first_address = 0,
		ram_block3a_19.port_b_first_bit_number = 19,
		ram_block3a_19.port_b_last_address = 8191,
		ram_block3a_19.port_b_logical_ram_depth = 19200,
		ram_block3a_19.port_b_logical_ram_width = 24,
		ram_block3a_19.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_19.port_b_read_enable_clock = "clock1",
		ram_block3a_19.port_b_write_enable_clock = "clock1",
		ram_block3a_19.ram_block_type = "AUTO",
		ram_block3a_19.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_20
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[20]}),
	.portadataout(wire_ram_block3a_20portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[20]}),
	.portbdataout(wire_ram_block3a_20portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_20.clk0_core_clock_enable = "ena0",
		ram_block3a_20.clk0_input_clock_enable = "none",
		ram_block3a_20.clk0_output_clock_enable = "none",
		ram_block3a_20.clk1_core_clock_enable = "ena1",
		ram_block3a_20.clk1_input_clock_enable = "none",
		ram_block3a_20.connectivity_checking = "OFF",
		ram_block3a_20.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_20.init_file_layout = "port_a",
		ram_block3a_20.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_20.mem_init0 = 2048'h03FFDD07D23F8FFE6A3847450000409CF0017FD406FFF40FB0BC87B1C80F2A00004040107000671801BFFC07F07087FF9009580144014028300001E000000210203F833E2006EA013EFBE0043000190000670F05001C01F8C041CC01D3E040057E878602000000000008A0DB80002018D85F800577FFFDFFFDFFFCE94CFC075E980C0003F8D6481CF9FFFFFFFF67BEFFF8F005001001004000809C8EDDE42FDFE8073F7F9FBF800000407FFA9F1F004F4EFFFFDFFFFEFDEEFFFFFFF7FFFFFFFFEFFFFF9575EFDFEBFFFFF1E00200010000000060108064EF7C0FBFFFFDCFDFFFFB0000BFC7FDE597D103D08F2DBE21E5E24F7FFFC19759D7D8236FFDC361AC9F,
		ram_block3a_20.mem_init1 = 2048'hFFFF00208402000814C00019F00000FF0FD0FE17FFFF016F40421000B00000099001003E43D0FC17FFFF018180424000C4808009F000203E01D0FC02F7FF036AC040080021820009B000013E03D0FC0FF7FA02FECA43000120C80008E003A01E2BD0FC0FFFFF059DF04B003180800408E08D407F0BD8FC0FF77D07E2F04B102140308408200E663D03C8FD2FF9FF87DF000206A14AC040282043E2F603E97C0BBEDF07E24404E820C27700086001B7FE03E2F83FF67F85ABC041802301646811600738FB0BED7C16F07FA7B1F060D2678200401A6011FFFE0BFAFC07B17997F7B1607CA180D040182003FFF4077EDC07E86F87776403FF010400021C3103FFAA,
		ram_block3a_20.mem_init2 = 2048'h01CE808029080019E004EC3F8FE09C0FBFFF41FFC1DD840801180019E007DC7F83E0DC4FF7FF000000BEF8001B020059E007F7F68BE27F47FFFF013F404F600013100019F005F3BE8AE1EE87FEFE2170E00F84001A001059F005FAFE8BC0FF57FAFF04E8543F84001A200099F005FCDE8FD1FF17FFFF01A8C15F840026180019F000FFFF0FD1FF5FFFFB008E899F64006C280019F023DFCF07D0FF5EFFFF001144CC9C003C400018F010FFFF0FD2DFDEFDFF01180029D44028000019F0002FFE0FD1F9177FFF40020001BE4048608419F40076FD0BF07C17FF7F000400C0004060040019F0000EFD0BF07E57FFFB10000002004050C08009E004063F0BF0FE17,
		ram_block3a_20.mem_init3 = 2048'h00918201F001FCFD93FFFD4FC03FC002008FC34001908001F002FCFE01F0FD0FC03FC00000ACA22001708220F001F43B03F67F07E0AFC040003DE7D4403B0000F1A5E0BC87FFFF07E20FC044007E052001290000F005EA7683F0FF06400FC00002BB0A1000F10008F115EC7EC3A17F07C70FC100003B03E102C40000F025EC7FC3E03F07C32FC00440D30000026E000CE405EC7FCBE03F0FCDEB862040DA000806C20048C001EC3F8FE03F0FCB6E800200FA000005C08028C001EC7C0F423F07C2A5800000C2000804840008E011EC3E8FC03F07C73F800000C2024005840002E001E83E8FC83D07EFBF100020DA880409840009E005FC2F8F403E01FFFF0000,
		ram_block3a_20.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_20.operation_mode = "bidir_dual_port",
		ram_block3a_20.port_a_address_width = 13,
		ram_block3a_20.port_a_data_out_clear = "none",
		ram_block3a_20.port_a_data_out_clock = "clock0",
		ram_block3a_20.port_a_data_width = 1,
		ram_block3a_20.port_a_first_address = 0,
		ram_block3a_20.port_a_first_bit_number = 20,
		ram_block3a_20.port_a_last_address = 8191,
		ram_block3a_20.port_a_logical_ram_depth = 19200,
		ram_block3a_20.port_a_logical_ram_width = 24,
		ram_block3a_20.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_20.port_b_address_clock = "clock1",
		ram_block3a_20.port_b_address_width = 13,
		ram_block3a_20.port_b_data_in_clock = "clock1",
		ram_block3a_20.port_b_data_out_clear = "none",
		ram_block3a_20.port_b_data_width = 1,
		ram_block3a_20.port_b_first_address = 0,
		ram_block3a_20.port_b_first_bit_number = 20,
		ram_block3a_20.port_b_last_address = 8191,
		ram_block3a_20.port_b_logical_ram_depth = 19200,
		ram_block3a_20.port_b_logical_ram_width = 24,
		ram_block3a_20.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_20.port_b_read_enable_clock = "clock1",
		ram_block3a_20.port_b_write_enable_clock = "clock1",
		ram_block3a_20.ram_block_type = "AUTO",
		ram_block3a_20.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_21
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[21]}),
	.portadataout(wire_ram_block3a_21portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[21]}),
	.portbdataout(wire_ram_block3a_21portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_21.clk0_core_clock_enable = "ena0",
		ram_block3a_21.clk0_input_clock_enable = "none",
		ram_block3a_21.clk0_output_clock_enable = "none",
		ram_block3a_21.clk1_core_clock_enable = "ena1",
		ram_block3a_21.clk1_input_clock_enable = "none",
		ram_block3a_21.connectivity_checking = "OFF",
		ram_block3a_21.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_21.init_file_layout = "port_a",
		ram_block3a_21.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_21.mem_init0 = 2048'h0602030032C08FFE6A373B85EFFF80968000100805002208106387B1C80BDD81FFFF801EC000801001809200204F87FF90094B01BFEB80168000384000A006004063833E2003AC00FEFB201ED00006000028700FE03D81F8C0403000981E801E8E878602000000000008A0DB8000201847A0000C0FFFFDFFFDFFFCE94CFC075E980C0003F8D6482C15FFFFFFFF67BEFFF8F005001001004000809CDCF01FFFDFE800000080200000004000069F00FF3C20A01000000000000020200000010000000024701040000000042E7FFFFFFFF7FFFFFFFFFFFBFFEC4400000040000020057DFFFFC01DE197DFFC205A21C021E5E24F7FFFEFFCA70000009FFDC05E5800,
		ram_block3a_21.mem_init1 = 2048'h04000000043D00080F80000710000080041020080024007F003D10008F000007100100474010020800000181803D40009F808007100020410010120C0000036AC03D08005E8200071000014100900000000002FECA3D00015F4800060003A041281006000002059DF03D0031BE800406008EF80908180200000007E2F03D1FE1163F8406C00A1E2108080320042087DF003D1E813CF0C026C042178008590200000207E244BFD7E0767000060002490101162220810085A3C0FE8F837F8FA81380048012000F02002100A7B1F05FCFE75C5F80168010000600000200200097F7B14F93C07F3FC016C00200060004020000448777644F03C1FFDBC2169101200C,
		ram_block3a_21.mem_init2 = 2048'h0171808028F800071000040804308200000041FFC1A6FC0804E0000710008C40001180C00028007F008128001CE200471000879105130040000000000011840014F0000710040A01040000800000218B60503C001BF0104710000701041200000008058754303C0019C0008710001001041200000000015F41607C0021F8000710000003001220580200007E89B09C0063C8000710210001009282480008018F04936C003B8000041011800100100008001100FFC03B3440378000071000C0000013834800404002007F424057C08407140022010011000800010004007E00406FC4000710001F890010004810081000003D00404F008007000401000010000A,
		ram_block3a_21.mem_init3 = 2048'h00C602160002000192001240202080020081F8A001CE0016100204210400060020208000009251C0014E823700000F81040D020820A0804000424854400D001701A400490018A2092202804400010C60011D0017000402418200820800008000020507B0001E001E41150401401102080700810000050001023A001700240C014010120805008004406D00000318001F14040401481002090CC886204064000807380057100404110C1002080D4080020064000005388037100404000412020012E08000007C0008047C0017101404080450020922A08000007C0240047400171004800004180008800010002064880408780017100004000410020204000000,
		ram_block3a_21.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_21.operation_mode = "bidir_dual_port",
		ram_block3a_21.port_a_address_width = 13,
		ram_block3a_21.port_a_data_out_clear = "none",
		ram_block3a_21.port_a_data_out_clock = "clock0",
		ram_block3a_21.port_a_data_width = 1,
		ram_block3a_21.port_a_first_address = 0,
		ram_block3a_21.port_a_first_bit_number = 21,
		ram_block3a_21.port_a_last_address = 8191,
		ram_block3a_21.port_a_logical_ram_depth = 19200,
		ram_block3a_21.port_a_logical_ram_width = 24,
		ram_block3a_21.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_21.port_b_address_clock = "clock1",
		ram_block3a_21.port_b_address_width = 13,
		ram_block3a_21.port_b_data_in_clock = "clock1",
		ram_block3a_21.port_b_data_out_clear = "none",
		ram_block3a_21.port_b_data_width = 1,
		ram_block3a_21.port_b_first_address = 0,
		ram_block3a_21.port_b_first_bit_number = 21,
		ram_block3a_21.port_b_last_address = 8191,
		ram_block3a_21.port_b_logical_ram_depth = 19200,
		ram_block3a_21.port_b_logical_ram_width = 24,
		ram_block3a_21.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_21.port_b_read_enable_clock = "clock1",
		ram_block3a_21.port_b_write_enable_clock = "clock1",
		ram_block3a_21.ram_block_type = "AUTO",
		ram_block3a_21.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_22
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[22]}),
	.portadataout(wire_ram_block3a_22portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[22]}),
	.portbdataout(wire_ram_block3a_22portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_22.clk0_core_clock_enable = "ena0",
		ram_block3a_22.clk0_input_clock_enable = "none",
		ram_block3a_22.clk0_output_clock_enable = "none",
		ram_block3a_22.clk1_core_clock_enable = "ena1",
		ram_block3a_22.clk1_input_clock_enable = "none",
		ram_block3a_22.connectivity_checking = "OFF",
		ram_block3a_22.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_22.init_file_layout = "port_a",
		ram_block3a_22.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_22.mem_init0 = 2048'hFC0203F01780700197E000FC00007FF11FFF101FFE0023F80FE0706E34E807FE00407FF15FFF801FFF0093F01F8079006FF8CDF604007FF11FFF6F7FD78003D81DE2FCC1DFFEE7FE7EFB3FF10FFFFF7FFFF003FFFFBDFE073FFBFFFFF000FFF109F838FFFFFFFFFF7FEFFF007FFDFFFFDFFFFFF18060000000000317F313F8E1E7F3FFFC07C93FC01080000100880101070DFFFFBFFFFFFFFFFF7B019004200007FF3F7F9FBFFFFFFFEFFFFE9F000003C0A010000000000000202000000100000000241BF04000000004206002000100000000601080201BF000000040000020010000003FFDE197DFFFFFE7DC8021E5E24F7FFFEFFFFFD7DFF7FFFDC04000DF,
		ram_block3a_22.mem_init1 = 2048'h0400FFB7FF80FFDBA4FFFBE00F7EFF80FC0F23F00024FF80FF80FFFFC0FFFFA00FFBFF86F80F03F00000FCFE3B80FFFF04FDFBE00FFFFF80F80F13F00000FC152F80FDFA407FFFE00FFEFF80F08F01F000007D013F80FFDE80FFFFE11F7C0F80F00F07F00002BA720F887FCE00FFBFE11EF04788F00703E00000F80C2F88E03E00E03DE11FF1E020E00703300020F820D780E1DE89803FE11FFE0881F04E037007027015AF85001D41802FE11FF801017910A3D08F00785D7F80803D00047FF11BFC0013F80902D02780781E0F40C27501407FF31DFC0003FC0003E0270078084FC0103F00107FF11FFE0007F80403D01FC478089BC3023E04007FF11FFF200F,
		ram_block3a_22.mem_init2 = 2048'h77817FFFF40FEFE00FF80B89F82F01D80000FE082FC403FFF007FDE00F7883C1E00E81380028FF7F3F8067FFE40FFFE00DF88051F90801B80000FE003DC103FFE00FFFA007B80601F80E007800007F007FE007FFE21FFFE00FDC0301F80C00700008FD807FF007FFE80FFFE00FFE1001FC0C00780000FF087FA007DF781FEFE00F7E0003F81C20700200FE013F5007FFD03FFFE00FFF0001F09C82300008FFFF7F8077FED81EFDE00FFD8001F80E00F00011FFFFFFE88FFFD03FFFE00EFF8000F80E80700040FFFFFF00FFFFA03FDFE00FF7EA01F80F82700001FFFFBFC0FFFF807FBFE10FFFBE09F80F03F01008FFFFF780FFFFC037FFE00F77FF80F80F03F2,
		ram_block3a_22.mem_init3 = 2048'hFD003FE00FFE00007C0011F83FC07FFFFF41E03FFE40FFE01FFC0021F80005F83FC07DB7FF00F01FFE81FFC00FFC0F807C0201F83FC07FFFBFC0E84FFE89FF600FF80FC8FC1FA3E93FE26F7FFFC1FC3FFE08FFE00FF80FC0FE0F01F81FE07FFFEFC1FFBEFD91FFE84F790B80BC0701F818E077FFDFC1FFFFFD03FFE00FF80B81BC0391F818E07FFFFF81FEFFFC09FFEC0FF80A80BC0F81F910287FFFFF80FEFD7903FFE00FF80B90F80F817814A07FFFFFA0FFFFFA07FBE00DF80B81780F81F00A007F7F7F807BBFFA07DFE00FF80B89F84F01B90A007AFFCB80FFEB7803FFE20FD88F81F80F01F88000FFFFFF807FFFD607FFE00EF80B81F80F81F00400FFBF,
		ram_block3a_22.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_22.operation_mode = "bidir_dual_port",
		ram_block3a_22.port_a_address_width = 13,
		ram_block3a_22.port_a_data_out_clear = "none",
		ram_block3a_22.port_a_data_out_clock = "clock0",
		ram_block3a_22.port_a_data_width = 1,
		ram_block3a_22.port_a_first_address = 0,
		ram_block3a_22.port_a_first_bit_number = 22,
		ram_block3a_22.port_a_last_address = 8191,
		ram_block3a_22.port_a_logical_ram_depth = 19200,
		ram_block3a_22.port_a_logical_ram_width = 24,
		ram_block3a_22.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_22.port_b_address_clock = "clock1",
		ram_block3a_22.port_b_address_width = 13,
		ram_block3a_22.port_b_data_in_clock = "clock1",
		ram_block3a_22.port_b_data_out_clear = "none",
		ram_block3a_22.port_b_data_width = 1,
		ram_block3a_22.port_b_first_address = 0,
		ram_block3a_22.port_b_first_bit_number = 22,
		ram_block3a_22.port_b_last_address = 8191,
		ram_block3a_22.port_b_logical_ram_depth = 19200,
		ram_block3a_22.port_b_logical_ram_width = 24,
		ram_block3a_22.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_22.port_b_read_enable_clock = "clock1",
		ram_block3a_22.port_b_write_enable_clock = "clock1",
		ram_block3a_22.ram_block_type = "AUTO",
		ram_block3a_22.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_23
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[23]}),
	.portadataout(wire_ram_block3a_23portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[23]}),
	.portbdataout(wire_ram_block3a_23portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_23.clk0_core_clock_enable = "ena0",
		ram_block3a_23.clk0_input_clock_enable = "none",
		ram_block3a_23.clk0_output_clock_enable = "none",
		ram_block3a_23.clk1_core_clock_enable = "ena1",
		ram_block3a_23.clk1_input_clock_enable = "none",
		ram_block3a_23.connectivity_checking = "OFF",
		ram_block3a_23.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_23.init_file_layout = "port_a",
		ram_block3a_23.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_23.mem_init0 = 2048'hFC0201F007807FFFFFE0007C00003FE00FFF100FFE0021F81FA077FFFCE800FE00403FE04FFFC01FFF0091F01FC07FFFFFFC33F604003FE00FFF70FFD7C001D03DC27FFFFFFF3FFF01047FE00FFFFF7FFFFF7FFFFFBDFFFFFFFBFFFFFBFEFFE00FFFBEFFFFFFFFFF7FEFFFDBFFFDFFFFDFFFFFE007FFFDFFFDFFFFFFFFFFFFFFFFFFFFFFFFDF7FE193FFFFFFFFEFBFFFFFFDFFFFBFFFFFFFFFFFFFC190042000000000008020000000400001E0FFFF01C0A0100000000000002020000001000000002413F04000000004206002000100000000601080200FF80000004000002001000000000E17682000000FFDFFFE1A1C11800000100100000000123F7FFD3F,
		ram_block3a_23.mem_init1 = 2048'h04007FB7FF81FFDB84FFFBF00F7EFF81FC1FA1F000247FFFFF81FFFFC07FFFB00FFBFF87F81F81F000007DFFBB81FFFFC47DFBF00FFFFF81F81F91F000007F7FEF81FDFA00FFFFE00FFEFF81F09F81F000007FFFFF81FFDF80FFFFF00F7FAF81F81F85F000023FFFFF897FFF80FFBFF00EFFFF89F81F81E000007FEEFF89FFFF81FFBDF00FFC1E21E80F81300020FFFFD781F8BF09FBFFF00FFA0F01F85F8170060277F7EF84F01D41E06FE00FF80601790621F087007DFFFF80C01F01E43FE10BFC0011F80700D02F007FBFFF00C27600003FE20DFC0003F80001E027807FFFFFC0103E00107FE00FFC0007FC0401D00FC47F7FFFE3027E04003FE01FFF200F,
		ram_block3a_23.mem_init2 = 2048'h7780FFFFFC0FEFF00FFC0FC8F83F81D000007FFFEF84FFFFF40FFDF00F7C8FC0E01F01F000287F80BFC03FFFF80FFFF00DFC8F90F91B00F000007F007DC107FFF00FFFB007BC0780F80E007000007E003FC003FFFA0FFFF00FDC0000F81E007000087C807FD007FFF00FFFF00FFC1000FC1E007000007F083FC003DF701FEFF00F7E0002F81E207002007F007FD003FFF01FFFF00FFE0000F09E827000087F017FC007FEF83EFDF00FFD0000F81E007000117FFFFFA87FFFE03FFFF00EFFC001F81F817000407FFFFF00FFFFE03FDFF00FF7F201F81F007000017FFFBFC1FFFFE03FBFF10FFFBF09F81F81F010087FFFF781FFFFE077FFE00F77FF81F81F81F2,
		ram_block3a_23.mem_init3 = 2048'hFDC0BFF00FFC0001FC0011F01FE07FFFFFC1C01FFF80FFF01FFC0320FC0005F01FE07DB7FFC0601FFF80FFF00FFC0780780F01F01FE07FFFBF80E05FFE88FF700FFC0F88F80F23E11FE26F7FFF80FB5FFF89FFF00FFC0FC0FA1F81F01FE07FFFEF80FFBEFD11FFF84F7D0FC0F81701F03FE077FFDF80FFFFFF01FFF00FFC0FC1F81391F03FE07FFFFF80FEFFFF0BFFFC0FFC0EC0F81F81F93DE87FFFFF81FEFD7E03FFF00FFC0F90F81F817838E07FFFFFA1FFFFFE03FBF00DFC0FC0781F81F03AE07F7F7F817BBFFE03DFF00FFC0FC8F85F01B112407AFFCB81FFEB7E07FFF20FDC8FC0F81F01F080007FFFFF81FFFFDC07FFF00EFC0FC0F81F81F004007FBF,
		ram_block3a_23.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_23.operation_mode = "bidir_dual_port",
		ram_block3a_23.port_a_address_width = 13,
		ram_block3a_23.port_a_data_out_clear = "none",
		ram_block3a_23.port_a_data_out_clock = "clock0",
		ram_block3a_23.port_a_data_width = 1,
		ram_block3a_23.port_a_first_address = 0,
		ram_block3a_23.port_a_first_bit_number = 23,
		ram_block3a_23.port_a_last_address = 8191,
		ram_block3a_23.port_a_logical_ram_depth = 19200,
		ram_block3a_23.port_a_logical_ram_width = 24,
		ram_block3a_23.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_23.port_b_address_clock = "clock1",
		ram_block3a_23.port_b_address_width = 13,
		ram_block3a_23.port_b_data_in_clock = "clock1",
		ram_block3a_23.port_b_data_out_clear = "none",
		ram_block3a_23.port_b_data_width = 1,
		ram_block3a_23.port_b_first_address = 0,
		ram_block3a_23.port_b_first_bit_number = 23,
		ram_block3a_23.port_b_last_address = 8191,
		ram_block3a_23.port_b_logical_ram_depth = 19200,
		ram_block3a_23.port_b_logical_ram_width = 24,
		ram_block3a_23.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_23.port_b_read_enable_clock = "clock1",
		ram_block3a_23.port_b_write_enable_clock = "clock1",
		ram_block3a_23.ram_block_type = "AUTO",
		ram_block3a_23.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_24
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block3a_24portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[0]}),
	.portbdataout(wire_ram_block3a_24portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_24.clk0_core_clock_enable = "ena0",
		ram_block3a_24.clk0_input_clock_enable = "none",
		ram_block3a_24.clk0_output_clock_enable = "none",
		ram_block3a_24.clk1_core_clock_enable = "ena1",
		ram_block3a_24.clk1_input_clock_enable = "none",
		ram_block3a_24.connectivity_checking = "OFF",
		ram_block3a_24.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_24.init_file_layout = "port_a",
		ram_block3a_24.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_24.mem_init0 = 2048'h650901C4C2F81A25E25B88F6CFCDC28746B94090A14D7F4AC1C55941D7BD589C47BFFE689BDB0C5D4A4261EECC1D4AF2675CAFE612D3505AC79E183F3D8936EE9E8C3571CFCFD313A6882BF696452C91A0B01BA9E69A5A164A31799D16755D5034D7DBB2658022D249D6B9D0EBF2EE89C033687F4F93D94061B32B10473E1C4CE96557C12C84C6DC9653A2B9C22D553871979C3C150FB77D7202912D788D0BCC69D41AA50F3869C457C692A9C59F03DBDCF0E0EF7268B5ACA200022C0CC70C63740D14E4623BD712C4BC3D8670B22259A008CFF109AA952600CD9A16E4D7A139A030EF89868C4B6C6A9D371D8CAD78987FBB312BD72DE2403CB63B65B462B05F,
		ram_block3a_24.mem_init1 = 2048'h03F85270924615D8128C30FFC3FE1332C035AA0210B542319D94D0D7F760A4D0317D9C5A9822DC4BC3B5B495C3BB7D1AC273B43AFC20BB40AD4FD8C40A5F720BBD49ED5196E802269171FA61492B01BDDB30524D5FFAB6D91124413C779037E14FD5A3CA667B197387B92AE2DB891F7FED71EBBC07CC33C8B1982FDE8413FF8ADA34102370DF661C2D8B439A7FA6D968600E7A5906E34B714A8F72B681215EEE90C14A9E7913DFED412D8614566AAC8D84A1D3476253468D278741B49920EB3209E3679D777A5296874A54193EA89DA41C1ADB44E1941659216970F6EBC844DA0617728B0B1C69537B2861490506976BD2FA93DA396CD2F928D4A809B05E67AF,
		ram_block3a_24.mem_init2 = 2048'hD1D7B114CBE49C23BB526F06CCDA6C71866D3123A8288DACB0CAFD07A6CFF017C4BBC8EBB474613B5F4391B68EEC7B86F7514AF6AAA38981F1C676B3DEFF5D445870D1416F288BF2384843E08C2127AA6FE7C62E0BF96B4D69D44073CF85D0AEF008103F542862127E723CE6A8EA4A9B29FC10C9C304BDEC8008EE48429FF3F75A737C724F61031E23A5C5200A45CB8ABB0CE51A20C0BD8D4A51CCCA5009A400049E39C4C1DBB4500B5FF3F16CE89A2B88C4AA3D19A5AC91A3E12C737FE201312BEA7246CB4899459E1890819A9B014B234B287CF928086BE6F02DD284F6BCA3808B6D14717708D009E6B0E93A1CB1CE5701577A84C055B9EF29A2F4634B8E65,
		ram_block3a_24.mem_init3 = 2048'hF4195F38063C5EA7C6AD86C4135256ADB04E65430EE27ADEB5DA9A78474BE0F3FDEC52A16F9C99E64CAE331D31285961EE4B24BFF2BC23195970C471432E0CCED050DF9D33824DEF9E1CB006084CA56F1025F8896C15E38CC20748C707E40A30A87FECFCFB9FC217D978022208955141D38D671A4DF30B2518AE64C5058487DBEBE67217B79DE96171968BCE5D82114852786665C08FE849FFE453C9D9959B66C02EA1C9069A3AEF6CC608E28F7884611DD58E6610BD5B4D6FEA98D16C4250B0B00D3F60F0D0F3171D39063F7253AD554BBBC9932E4E8E5970346B4A2BFD894663168FF1291BC044FC89689C929D0DD00CFD9E321E55B92B2EA601C88B44EE54,
		ram_block3a_24.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_24.operation_mode = "bidir_dual_port",
		ram_block3a_24.port_a_address_width = 13,
		ram_block3a_24.port_a_data_out_clear = "none",
		ram_block3a_24.port_a_data_out_clock = "clock0",
		ram_block3a_24.port_a_data_width = 1,
		ram_block3a_24.port_a_first_address = 8192,
		ram_block3a_24.port_a_first_bit_number = 0,
		ram_block3a_24.port_a_last_address = 16383,
		ram_block3a_24.port_a_logical_ram_depth = 19200,
		ram_block3a_24.port_a_logical_ram_width = 24,
		ram_block3a_24.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_24.port_b_address_clock = "clock1",
		ram_block3a_24.port_b_address_width = 13,
		ram_block3a_24.port_b_data_in_clock = "clock1",
		ram_block3a_24.port_b_data_out_clear = "none",
		ram_block3a_24.port_b_data_width = 1,
		ram_block3a_24.port_b_first_address = 8192,
		ram_block3a_24.port_b_first_bit_number = 0,
		ram_block3a_24.port_b_last_address = 16383,
		ram_block3a_24.port_b_logical_ram_depth = 19200,
		ram_block3a_24.port_b_logical_ram_width = 24,
		ram_block3a_24.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_24.port_b_read_enable_clock = "clock1",
		ram_block3a_24.port_b_write_enable_clock = "clock1",
		ram_block3a_24.ram_block_type = "AUTO",
		ram_block3a_24.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_25
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block3a_25portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[1]}),
	.portbdataout(wire_ram_block3a_25portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_25.clk0_core_clock_enable = "ena0",
		ram_block3a_25.clk0_input_clock_enable = "none",
		ram_block3a_25.clk0_output_clock_enable = "none",
		ram_block3a_25.clk1_core_clock_enable = "ena1",
		ram_block3a_25.clk1_input_clock_enable = "none",
		ram_block3a_25.connectivity_checking = "OFF",
		ram_block3a_25.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_25.init_file_layout = "port_a",
		ram_block3a_25.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_25.mem_init0 = 2048'hC6C7A9A832437BA21DDA816FC809D0074B1F9B99076321C4718110264DAD6987801A596F07D83F30C7563BA862107E379E7DEFA3031BD11EBCFDAE530D40FC902A80CB9627AAF150A6521CF08E1B44CC6B3BE3002665279019876674017DE5D812282695C168E98460FD01D0EBE8D948B036909FBFC81E45E3F072F40C780D7FF1777F000F56B7B8F8FA06B520065ABC3E6D0BAEB13B94FAF48F225D36B733C00208FF3562E5E7795C7822AB823B6D2FDADD80323E95228FE09001AE2F062C064C8C1426426EF7BF7CC8FD334FC3DDB3A8807100B0608C7112E5722C78F9A6D09E301ECC2CC25C64828E3E3B8C753E595F405999BB1E742BAF7EE15ADA24CAD1,
		ram_block3a_25.mem_init1 = 2048'h5D3CD9C719F6FF13DE3C2AAD100D57E4C5B002E67A3411A60E10389E33D67494F8E5BEFE28C03E7AA17423C1FF15B2072683EC0EB0E40BD469A011436013B7EBBFADAD64F155FA9630E70ACD23E7B2B558D1A0A79FE1FFFDBBAAD02578A3CCC5C9A5C60277DE95FB80E930EAD37F6066D5959DD7837D558FDF3E4EFE80910C8ADEE73121F3CC108EAE82524ADCD5007C200C24AB360CADCF57E4108483E0741A3F43CF4839C7EB4B66A9CCBB69FF025C680244079DB38F9BDB4797BB6228BABD4C1B2C04300180077DECF26B6BEB781FC66D6895D208BFB8A2338F5511158C356FDEE20C1F796D7075C71069A5BD91E0260E0325C3A0D237282A6D9FBAB2F9EF,
		ram_block3a_25.mem_init2 = 2048'h0E1212AF53782E61D851911C41421DF082617C4B9E251E1099067AB3B08045854CC22949BE770299606B0D160FB4B792E11003B6EE23D788FDC44FD8DE5D3DAB57455151A128B580F44839C1EC03869BB7CB5CAA2B6B3023A198FF79CF08CC2201337CCF5248321C523327EAA8607199E0A2A45F6A055884803C08CBD6DA6AC342EEC5D94D3342FEEA8452E802723FBBB76BC786B0FE80246006FC4350312D480478BDCDC9DEBA04216441C16D9F9C76FBA9CF00F9A4F150C12419E1309B31096EBF544BF81D52086430E5AA94035995100D1D1874D75C8BC0E4DB730A46CFC680B042DE30333F5846D0E8CB450C2A59D8B4633DC23B4FFBC08D73D06541808B,
		ram_block3a_25.mem_init3 = 2048'hEB47A4C037BBCE9545675495E6F9447B8004771BAC8418CE3044AA59026A61BC80C8828DC9471CCF630ADDA8A4905D55C04850792C7813F900795631C78223CC64840FFBE8A9DDF33339E006007EEDBF478BDF9A24ED97EB8E0D47DBF16802F8A87CA90919AEF20E1AE803C147BD88C1DC3926254BD9802418BEDEC240448F424B8ED636F6284F74009888AE5E3FCF4A52F7EE43C3C4F0D9F9C516D23112231E8F8D704726287BD3EF65214381BEB36EF208131B8806552264A825E34FAA8307B03E0023B7023B039CF824B068E4635DEE889429BC3E9C39F3906180C4758FD000B57FF564AE055CF9B8A89900D0C79D81789AF05414F32CEC2A11C9B510B6A5,
		ram_block3a_25.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_25.operation_mode = "bidir_dual_port",
		ram_block3a_25.port_a_address_width = 13,
		ram_block3a_25.port_a_data_out_clear = "none",
		ram_block3a_25.port_a_data_out_clock = "clock0",
		ram_block3a_25.port_a_data_width = 1,
		ram_block3a_25.port_a_first_address = 8192,
		ram_block3a_25.port_a_first_bit_number = 1,
		ram_block3a_25.port_a_last_address = 16383,
		ram_block3a_25.port_a_logical_ram_depth = 19200,
		ram_block3a_25.port_a_logical_ram_width = 24,
		ram_block3a_25.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_25.port_b_address_clock = "clock1",
		ram_block3a_25.port_b_address_width = 13,
		ram_block3a_25.port_b_data_in_clock = "clock1",
		ram_block3a_25.port_b_data_out_clear = "none",
		ram_block3a_25.port_b_data_width = 1,
		ram_block3a_25.port_b_first_address = 8192,
		ram_block3a_25.port_b_first_bit_number = 1,
		ram_block3a_25.port_b_last_address = 16383,
		ram_block3a_25.port_b_logical_ram_depth = 19200,
		ram_block3a_25.port_b_logical_ram_width = 24,
		ram_block3a_25.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_25.port_b_read_enable_clock = "clock1",
		ram_block3a_25.port_b_write_enable_clock = "clock1",
		ram_block3a_25.ram_block_type = "AUTO",
		ram_block3a_25.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_26
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block3a_26portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[2]}),
	.portbdataout(wire_ram_block3a_26portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_26.clk0_core_clock_enable = "ena0",
		ram_block3a_26.clk0_input_clock_enable = "none",
		ram_block3a_26.clk0_output_clock_enable = "none",
		ram_block3a_26.clk1_core_clock_enable = "ena1",
		ram_block3a_26.clk1_input_clock_enable = "none",
		ram_block3a_26.connectivity_checking = "OFF",
		ram_block3a_26.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_26.init_file_layout = "port_a",
		ram_block3a_26.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_26.mem_init0 = 2048'h4F47715FF3D31820001A6E80300C627BC61F5BCE0F27317FF0C52220420D501C7C0A1A999341BF66CE71F517E35C3230019DF76CF81120A0FF99BE550F840307EB7EFF90000FF02F5904004AB9FF7CD793C80005E6FFFD900446E02BFF91C12638FFFFB729670003607FFAD0C50B881B4FD308400FDFFF57932B8E93C07FD4FF26A9185D6782459300C366C792BFB583F053FBBBDED80B0F8EEA1700C09E73960AFD1F02E2F6B0C5EFBA9957CFDA1640643720449EFE3994606803982F861BEFFBC96039BCD97F34ADFF83D242D2019438CE9EFF7FEFF0AECC67D21789FEDFF1820BF1818E8F3FBFFF0FE1547223A1718EFE099181FFF183AF9E3BBFEF4F61F6,
		ram_block3a_26.mem_init1 = 2048'h063DCFCFFB8CF8130644E9FFA04248D24A307A04033407A7DFE8F8B32F8EABC4886205F283607A8981F5AF85FFABF0232E89076F982086D2824036810053FFB7BFF1E5A13ECC0DC6B06487E38A612F372150F0AF9FFBFF81BE1E0775602481E349E6DB023E9D99BB80FB3AF41FBCC737C49285EFC38A7684BB1D1A8E801B02651E3C772194180283AF5842053887404C200C04A6864CCB01F8AE0A0B07C4640BF8737E6801070F27878DE251C8271E4700E44006F85BFE080007E7EA826B2A916803046718E80073F830F1080828E818165F998BC000643F08FB00DFFC8804D0921F7DA467106C4DE20097EE0D720D2FF5ADF1400028E390500243613933FFE8,
		ram_block3a_26.mem_init2 = 2048'hFFF6F3F721BE387B70505CF74E21EC70865D7249BEC6FFF2834E792E308024764AA2086BBE4BFF717F80FDF615FC7E8E21103E6EE8A3D089FBE32F23D99CFD6C21F441AB31348C7BF2C82677EA3C5726220EDC6CB97998EDE1BAC292CB80E236063F5031EF8F797EF0B1000DF02F4E1AEE8000510839FD633DDEE88B409B46054A67CA5A2A211E102C39C3D7FF95FA0B410B974D98BE8A0E2700E04957BC67D3BB9DB24D239A66EF19D8C2936AC0C27DFFAD4FB7F2C7F05F2FE0CCEA18C68EF3E8C26A4DFF0DBBF7FF53FAEDAA4584CEB0C680FA72E0600DC7E5BFD7FFCFF0A73EC78DEFB83C84DA02C0820D060D97C7AFCF7C1FBEC584CA484068EAEB41E00D,
		ram_block3a_26.mem_init3 = 2048'hC01C3B8BE23EC714442F5E8A00FC1008727B774C947CB111F416D3980623ADC882ECEA723F9D95D21937DFB5E41A9C1AC429FC9A20DD329EFF81D02A78BD8FAF9458BC17E0E13D1C03CDF3E1FDC4736078BD005B84727897C265B03C014C7DFF47877CFDE13E09FFA077FC17CBD5B83E01BD19B8972370DBE43C012FAA227015CFC6F61C0F3DC91BFF667415603C00B3EA58100447848FC60F79EE3BEFEEF70170A6703FAE28041C6B84C7244FC0F15BFFE6D7F043BC531FBC078014E3C2A0D06F4000DBC7E4FD5F633801AFA87960DA6FC0F88801418653CFE4E34E6BB45BC7B02EFE0E65C000640843C947FEF4C19B533D9B6F7417E9D767E1E1DC07CEC7AD,
		ram_block3a_26.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_26.operation_mode = "bidir_dual_port",
		ram_block3a_26.port_a_address_width = 13,
		ram_block3a_26.port_a_data_out_clear = "none",
		ram_block3a_26.port_a_data_out_clock = "clock0",
		ram_block3a_26.port_a_data_width = 1,
		ram_block3a_26.port_a_first_address = 8192,
		ram_block3a_26.port_a_first_bit_number = 2,
		ram_block3a_26.port_a_last_address = 16383,
		ram_block3a_26.port_a_logical_ram_depth = 19200,
		ram_block3a_26.port_a_logical_ram_width = 24,
		ram_block3a_26.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_26.port_b_address_clock = "clock1",
		ram_block3a_26.port_b_address_width = 13,
		ram_block3a_26.port_b_data_in_clock = "clock1",
		ram_block3a_26.port_b_data_out_clear = "none",
		ram_block3a_26.port_b_data_width = 1,
		ram_block3a_26.port_b_first_address = 8192,
		ram_block3a_26.port_b_first_bit_number = 2,
		ram_block3a_26.port_b_last_address = 16383,
		ram_block3a_26.port_b_logical_ram_depth = 19200,
		ram_block3a_26.port_b_logical_ram_width = 24,
		ram_block3a_26.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_26.port_b_read_enable_clock = "clock1",
		ram_block3a_26.port_b_write_enable_clock = "clock1",
		ram_block3a_26.ram_block_type = "AUTO",
		ram_block3a_26.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_27
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block3a_27portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[3]}),
	.portbdataout(wire_ram_block3a_27portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_27.clk0_core_clock_enable = "ena0",
		ram_block3a_27.clk0_input_clock_enable = "none",
		ram_block3a_27.clk0_output_clock_enable = "none",
		ram_block3a_27.clk1_core_clock_enable = "ena1",
		ram_block3a_27.clk1_input_clock_enable = "none",
		ram_block3a_27.connectivity_checking = "OFF",
		ram_block3a_27.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_27.init_file_layout = "port_a",
		ram_block3a_27.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_27.mem_init0 = 2048'hCC3D02FFF3C27B20001A6270000F3B03C41E1BD68C1F75FFF1C73220400D579C0007B809917A3F4E4D4FE9FFE35C2230001DEBA00010F000FF3CBE6F8C01FFFFEBFEFF90000FF00000000040BFFF7CCE8007FFFDE6FFFF900007E0000011C1003EFFFFAE829FEFDF607FFBD0C10BC8080013F8000FDFFF4681FBF79FC07FDBFFE02ED80004050B9000F8E6CE01BFC0C7F0680EBC503F80000003100000E673EF01FDF8A3E2FEAAD070184000001A894040D9E04F04FF8885E0180283A4080800000C78A000BE371F17FF0116429201802400C000006BFD40005F923F13FC801180800190200040240247FF50004FA05915FE06630300039820146100002F9BF0,
		ram_block3a_27.mem_init1 = 2048'hD87C77BFFBFAFBB3DF46C81FC77A13E7C070C004FC74F79FDFFEFB13FEC2C894D75A73F78000C008FF355FFDFFBDF303EFC5CCBFC71275C78020C800FF928FDFBFFDE601FF81C016CF5C75F68021A03CFE9080CF9FF9FC81BF83C0952F1E77E7C3949709FC1D39DB80FB30805FC190B7ED0A77EE88181C8FFD5F02CE801B0A61DE819881FFA173AEA4185A07FF86E04C200F04A086A2E881F7E0FB8E8C207C13FFE3DE6801060D6187B0A1F1EFF6F9EE8F044007FF93FE88000787E5020023D157FCEFEE9B14005BFFE0F06808280807066007C1D3FEF7DE8B2300FFFF800490021E00090757D241E5FF87CE8E0F818FF79E06800028EC2400078681BA4F2FF6,
		ram_block3a_27.mem_init2 = 2048'hFFEBF3F4FE3E385B9FF7E3FBC8400C43F83D7F9BBEFBFFF07E0E789F97FFC3FBC8C2086044BFFF2F7FFFFDF67EBC7E9FF6CFFBF26883E49801676FEC2FFBFF6F7EB4415AE64B73F770A84C7210FEA78FDFF3DE2EFEF8A05F02CC3FF34BE0AC37F8FC788FFFE17F1EBF70F81E179E33EF60E0DF54F0FDF98FBDE0EBEB57DA7A17B5A273AF8061C211F0FC239FFFE9FF8BFE4AE71E63F833FB88404040A0FC0F9BBFF1B38DEBDAE61EA33A33E7E880C27408EC2FBFFBF9F99FEEE2EC7BF7FA73EA6882C244004C7BBFFF79FB2FBFC3EC3FF73875E770804004F8E47FB7FFFBFBA77F43E43FF76877C700A04204F84C77BFFFFB7BBF7F41E41B877833E7E1414204,
		ram_block3a_27.mem_init3 = 2048'hFFDDA39BE1DE7FF74BC7FE73F73CA687B27E724F3F3C118FF38D89F903435CC7FFAC656FFFDC93F6BEBEFFADF39D997BCBE94C7BFFBCBEFFFFFCD1E2FE3EB3EFC2BC3FFBEB414DFFFEBCF3E7FDF8F0E07EBEFFDBC3BFFFFBC9C54FFFF66DFFFFEFF8F1FDFBBFFBFFD7BFFFF3C85547FFDE7C7FBFDFFCFBFFFEBEFFEFD7EEFFDBC84610BFFEFC3F7FFFF9FBFF7EBEFFFBC6E7FE63C0C4003FFEBD01FBFFF9FAFFFE2FADFF83B7FFF3E844AD17CEBC10BFFFF9D60FDE3CB0FFF3D03DF3E042F5CFFE3E603FF7F9F921FE38007FD6CC1FFBE040E007BE3F853FFFF9E081EEB48D17C7808FFBEA400120FE3BF33BFEE9C1C8DEBD9A9F1F71C7FBEC6001B3B91EFDD9,
		ram_block3a_27.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_27.operation_mode = "bidir_dual_port",
		ram_block3a_27.port_a_address_width = 13,
		ram_block3a_27.port_a_data_out_clear = "none",
		ram_block3a_27.port_a_data_out_clock = "clock0",
		ram_block3a_27.port_a_data_width = 1,
		ram_block3a_27.port_a_first_address = 8192,
		ram_block3a_27.port_a_first_bit_number = 3,
		ram_block3a_27.port_a_last_address = 16383,
		ram_block3a_27.port_a_logical_ram_depth = 19200,
		ram_block3a_27.port_a_logical_ram_width = 24,
		ram_block3a_27.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_27.port_b_address_clock = "clock1",
		ram_block3a_27.port_b_address_width = 13,
		ram_block3a_27.port_b_data_in_clock = "clock1",
		ram_block3a_27.port_b_data_out_clear = "none",
		ram_block3a_27.port_b_data_width = 1,
		ram_block3a_27.port_b_first_address = 8192,
		ram_block3a_27.port_b_first_bit_number = 3,
		ram_block3a_27.port_b_last_address = 16383,
		ram_block3a_27.port_b_logical_ram_depth = 19200,
		ram_block3a_27.port_b_logical_ram_width = 24,
		ram_block3a_27.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_27.port_b_read_enable_clock = "clock1",
		ram_block3a_27.port_b_write_enable_clock = "clock1",
		ram_block3a_27.ram_block_type = "AUTO",
		ram_block3a_27.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_28
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block3a_28portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[4]}),
	.portbdataout(wire_ram_block3a_28portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_28.clk0_core_clock_enable = "ena0",
		ram_block3a_28.clk0_input_clock_enable = "none",
		ram_block3a_28.clk0_output_clock_enable = "none",
		ram_block3a_28.clk1_core_clock_enable = "ena1",
		ram_block3a_28.clk1_input_clock_enable = "none",
		ram_block3a_28.connectivity_checking = "OFF",
		ram_block3a_28.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_28.init_file_layout = "port_a",
		ram_block3a_28.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_28.mem_init0 = 2048'hA3FCC1DFF3C71120001A46940011AE03C28B1BC7E37FA77FF1C16820400D689400061C0991C6BF47A37FE1FFE35CC230001DE7C000100000FF7EBE47E3FDFFFFEBFEFF90000FF00000000040BFFF7CE7EFFFFFFDE6FFFF900007E0000011C1003EFFFF87EFFFEFDF607FFBD0C10BC8080013F8000FDFFF67E7FBFA7FC07FDFFFE02FD8000406079000FBE6E7E7BFE30FF07009B830280000000A810000C6F3E76FFD9CB7E2B367D8F026C000000F02C0408FE067EAFF6793E00802882400080000297FE00088B737EBFEBFE5428BFE87E01E00000067FCE000AF1237EFFEFFFA807BFE85C01F8024021FFF3000FFA071EFFD7FFB85FFF687A00EA100007FFBB0,
		ram_block3a_28.mem_init1 = 2048'hDF80F83FFBFE1B885F3EEFDFD7FC5BF787DF3AE2FFA8F03FDFFE0B9E7FBEEFD4CFFCFBFFE7E73EFFFFB9F8BDFFBE031C6FBDEFDFCFB4FBD7E7EF3EF7FFAF783FBFFC07967FBDEFF6CFF8FBFFE7EF1CD3FFAD772F9FFA2F9C3FBFE7F56FBAFBEFA7C7E8F3FF29343B80FACB1FDFBDC7F7CDFAFBF7C7C793F7FFA1770E8019F7CEDE7EF7C1CFD677B7A7D39DF3FF78EFCC200E781E86AF07A1CFC9F7B7C3F583EFFF5449880107F00E07BD1F91C7E3F3F7E3F3B7C7FFDC01080004783E020BDB5157FFE7F7F7FBFF9BFF8F0E080828FFFF061FFF41D7FEFFEFE7F0FF57FF95F8D0021FBFBE072FFC41EFFFA7EFE3FB1FDFF789F2800028DFDA0033FE01B17F2FE7,
		ram_block3a_28.mem_init2 = 2048'hFFFE0C05FF00C73BF7F78FF727EBF39FFF00307BBEFC000AFF11B7FFB7FFFFF7276FE583FF00005F7FFC0009FF83A11FFFDFE7F60F2403C7FE40103FFFFC0091FF83DFBBFF77FFF71F6F8DC5FE01001FFFFE0559FFC74F9FFBFAF3F36E6F39E1FF01763FFFECA060FF8E47DFEFCD7BFF0F6F5CE7FB00F60FBDFC1854578775F7EFA0FFFF6FEF1EE7FF00E41FFFFC0B90FF34E8FFEBFEBFFF6FCF7CB7F700E01BBFFC0BB0EB3EE9FFABBEF3F74F4F9E83FF10EA3FFBFC09A0EF1CE3FBFFBEFFFB0F4F3EB3FFB0F03FFF780B90BF3DE3FFF7FEFDFF174F3CE3FF58F037FFFE0B8A7F3DE3FFFF7EFFDF674F3AF3FFB4F83FFFFE8B807F3FE3DBCFFEFBFFE7CE3EF3,
		ram_block3a_28.mem_init3 = 2048'hFFC2344BD7CDFFF3AFE83D0FF781104F8C7E03903F03901FD7F079FDE74C7C7BFF80E60FFFDE63CE3F03FFEDC79C157F6FEE7CF3FF10B6FFFFFE23F27F00B7EFE6BD3BFF2BEE7DFFFF00F3E7FDFE23E07F80FFDBE7BFFFFFAFEA7FFFF7C0FFFFEFFE21FDFA86FBFFF7BFFFF72FF87FFFDF807FBFDFFE03FFFF89FFEFF7AEFFDF2FE976BFFF88FF7FFFFE03FF7F81FFFBF6BFFE6727EB7FFFFF81FFFBFFFE03FFFF80FDFFB7FFFFFF2FE33CF7CF800FFFFFFE07FFDF820FFFE7BFBDFF07E819BFFF01C3FFF7FE051FFF8543FFE6ECFFF707EB011FBF008CFFFFFE1B07EF0B19D7E7A6BFF707EFF64CFF00007FFEFE3E9BDF00627F7776DFF707EFFF27BE00053D,
		ram_block3a_28.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_28.operation_mode = "bidir_dual_port",
		ram_block3a_28.port_a_address_width = 13,
		ram_block3a_28.port_a_data_out_clear = "none",
		ram_block3a_28.port_a_data_out_clock = "clock0",
		ram_block3a_28.port_a_data_width = 1,
		ram_block3a_28.port_a_first_address = 8192,
		ram_block3a_28.port_a_first_bit_number = 4,
		ram_block3a_28.port_a_last_address = 16383,
		ram_block3a_28.port_a_logical_ram_depth = 19200,
		ram_block3a_28.port_a_logical_ram_width = 24,
		ram_block3a_28.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_28.port_b_address_clock = "clock1",
		ram_block3a_28.port_b_address_width = 13,
		ram_block3a_28.port_b_data_in_clock = "clock1",
		ram_block3a_28.port_b_data_out_clear = "none",
		ram_block3a_28.port_b_data_width = 1,
		ram_block3a_28.port_b_first_address = 8192,
		ram_block3a_28.port_b_first_bit_number = 4,
		ram_block3a_28.port_b_last_address = 16383,
		ram_block3a_28.port_b_logical_ram_depth = 19200,
		ram_block3a_28.port_b_logical_ram_width = 24,
		ram_block3a_28.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_28.port_b_read_enable_clock = "clock1",
		ram_block3a_28.port_b_write_enable_clock = "clock1",
		ram_block3a_28.ram_block_type = "AUTO",
		ram_block3a_28.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_29
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block3a_29portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[5]}),
	.portbdataout(wire_ram_block3a_29portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_29.clk0_core_clock_enable = "ena0",
		ram_block3a_29.clk0_input_clock_enable = "none",
		ram_block3a_29.clk0_output_clock_enable = "none",
		ram_block3a_29.clk1_core_clock_enable = "ena1",
		ram_block3a_29.clk1_input_clock_enable = "none",
		ram_block3a_29.connectivity_checking = "OFF",
		ram_block3a_29.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_29.init_file_layout = "port_a",
		ram_block3a_29.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_29.mem_init0 = 2048'h0FFD831FF3CE1220001A31A8000B8003C3AB5BD00F7F7E7FF1C37820400D5C040003E00990C33F700F7FE1FFE35C0230001DE00000100000FF00BE710FFDFFFFEBFEFF90000FF00000000040BFFF7CF00FFFFFFDE6FFFF900007E0000011C1003EFFFFB00FFFEFDF607FFBD0C10BC8080013F8000FDFFF7007FBFFFFC07FDFFFE02FD8000407FF9000FBE6F007BFFFFFF07FFFBFF03F8000000DB70000F9F3F00FFDF83FE2CC3FDFF02EC000001F0FC040F0E0700EFF808FE0C0028004000800003C00E000E8B7200FFF810343C2008020208000004080E000C592200FFE801382000080002080240244203000C120740FFE0003870000802024A10000400030,
		ram_block3a_29.mem_init1 = 2048'hDF80F03FFBFE1B805F06E03FD03C07F00FF03A06FFA0F03FDFFE0B927F82E094D03C07F20FE03E0FFFB1F0BDFFBE03006F81E43FD07407D00FE03E07FF83F03FBFFC07807F81E036D07C07F00FE13E17FF81F02F9FFA2F803F83E035707E07E10FC4BE03FF08B83B80FA0BC05F83F037D43C07F40FD03087FF01120E801905005E001001D03807B02FC01007FF40C06C200E068086808021C0AC03B00FF0000BFF4048280104000107400051C02203F40FE0000FFF900008000500200240021140000FF41FF00033FF8000080829080206400001C00007F80FF00057FFB00090021E000407304241EC0047E80FF9012FF79806000028401000180F01B082EFF0,
		ram_block3a_29.mem_init2 = 2048'hFFFE0007FF8000FBE0503FF887C0001FFF0030FBBEFC0000FF80307FA0801FF887C20003FF80007F7FFC0001FF00201FE0000FFA8F80008FFFC0003FFFFC0000FF00413BE00007F897C83847FE80801FFFFE0408FF40E01FE09003F8CFC00423FF80301FFFEC23807F00A03FE01007F087C05E47FB81F00FBDFC080057836017E02243F087C11E07FF80E01FFFFC0380FF00E81FE0FC03F087C07C07F780E01BBFFC0B80EB18E81FA13C03F1CFE09E07FF80EA3FFBFC0980EF02E87BF0BE03F087E23E07FF80F03FFF780B80BF03E81FF03C01F09FE03C07FFC0F037FFFE0B827F03E81FF03C03D00FE03A07FF84F03FFFFE0B807F03E83BC03C27F06FC03E07,
		ram_block3a_29.mem_init3 = 2048'hFF80C01BF01447F08FE01C07F700002F807C0080BF010B9FF00001F887607D77FF80EC4FFFDC07A2BF03F30DE03CFD78CFC87C13FF10B11FFFFC03DDFF00B08FE03CC3F9ABC07DFFFF00F3E7FDFC23E07F80FFDBE03FFFF88FC07FFFF740FFFFEFFC21FDFB86FBFFF03FFFF08FD07FFFDF007FBFDFFC03FFFF88FFEFF02EFFD88FC076BFFF08FF7FFFFC03FF7F80FFFBF23FFE6087C07FFFFF01FFFBFFFC03FFFF80FDFFB23FFFF8AFC003F7CF00FFFFFFFC07FFDF81FFFFF03FBDF887C00A7FFF80BFFFF7FC03FFFF803FFFF063FFF887C0017FBF0093FFFFFC015FEF800BD7F0037FF887C0007CFF8001FFFEFC0097DF8003FF6410BFF887E0011FBF8004FD,
		ram_block3a_29.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_29.operation_mode = "bidir_dual_port",
		ram_block3a_29.port_a_address_width = 13,
		ram_block3a_29.port_a_data_out_clear = "none",
		ram_block3a_29.port_a_data_out_clock = "clock0",
		ram_block3a_29.port_a_data_width = 1,
		ram_block3a_29.port_a_first_address = 8192,
		ram_block3a_29.port_a_first_bit_number = 5,
		ram_block3a_29.port_a_last_address = 16383,
		ram_block3a_29.port_a_logical_ram_depth = 19200,
		ram_block3a_29.port_a_logical_ram_width = 24,
		ram_block3a_29.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_29.port_b_address_clock = "clock1",
		ram_block3a_29.port_b_address_width = 13,
		ram_block3a_29.port_b_data_in_clock = "clock1",
		ram_block3a_29.port_b_data_out_clear = "none",
		ram_block3a_29.port_b_data_width = 1,
		ram_block3a_29.port_b_first_address = 8192,
		ram_block3a_29.port_b_first_bit_number = 5,
		ram_block3a_29.port_b_last_address = 16383,
		ram_block3a_29.port_b_logical_ram_depth = 19200,
		ram_block3a_29.port_b_logical_ram_width = 24,
		ram_block3a_29.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_29.port_b_read_enable_clock = "clock1",
		ram_block3a_29.port_b_write_enable_clock = "clock1",
		ram_block3a_29.ram_block_type = "AUTO",
		ram_block3a_29.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_30
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block3a_30portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[6]}),
	.portbdataout(wire_ram_block3a_30portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_30.clk0_core_clock_enable = "ena0",
		ram_block3a_30.clk0_input_clock_enable = "none",
		ram_block3a_30.clk0_output_clock_enable = "none",
		ram_block3a_30.clk1_core_clock_enable = "ena1",
		ram_block3a_30.clk1_input_clock_enable = "none",
		ram_block3a_30.connectivity_checking = "OFF",
		ram_block3a_30.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_30.init_file_layout = "port_a",
		ram_block3a_30.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_30.mem_init0 = 2048'h000341E00E3E1BCFFFE5F06FFFFE67FE3E3C44000000FF804CBF1B5FFFB2B81FFFFFFFFE4FC1808000401E001C03FCDFFFE21FEFFBEBF3FF04FF4181000000001C00006FEFF00FFFFFFFFFFF000003000000000011000027FFF81FFFFFFE3FFFD0000040000000001F90002E6FF0B7DBFFF403FFF1000040012002103F0800003FF037DD6FF800FFFF400980000400001F8008681FC83FFFFEF000FDFF800880000018201F002027CFCE3BFFCFEA043FFF001F80000000801F1001782FC0BFEFFFC8001FFF084CC0000081003C8201783CC07FFFFF80809FDE257BC000108010FC0001583EC07FFFFF84201FFF01FF9004000000790001783FC47BFFFF20001F,
		ram_block3a_30.mem_init1 = 2048'h0001480010021440000510212040040000104004002100000002045200811088204004120000400C8130088241020C4000821420A04004200000400400020800C100084000821028204004000021401400000000602224C0008010282042044101A48200248810047F020000238000286442050400203084818012337DE500402100101B200004002430080000806072FFF000807C00A01E708800400000000610C04817F9FA0000F880002E202204040010000400500017FFFB0020F900022E300008041008001C004000F77FD70801DDE000FEB0000C080028005C0070006FFFE1800378E0417E1800184800060130087803FFFFC4C00F7BF803FE4A023020,
		ram_block3a_30.mem_init2 = 2048'h00020004000000011050000000000000800030000800000000003002108000000002000004000040800000000400200230000A2208000080004000000818000100000100300000001008244000002002020205080840E001108C00104A003E2000017021400027801001E020103C0400000020440000102000000F8040829021103E4400000140042001182002000600800110201080040000004204000118200010044081193020114000814800C00408011A00108004408001106010C20400000240040001080004100440800010200040040010004004C0410812004204C20000102010600400000040040005080000020440000010202040240061404004,
		ram_block3a_30.mem_init3 = 2048'h8000F00000184608080026040000F0107F8007800480F840103E02000200037480801FF0080400C3C0831B1000039C00480802FC20110FE00000043F80800FF00001FC0128000D000201A0100040241F8000000C000000808800000000410010000024080006000010000000081000000001000001000000000800001000000008001014060909000000040440000000520000000080000008000000010006000000200112000000280000000000000010000200000100003000000000001800200080000000050100000020104000500000000000008810400000C00000010010010E00000000000800020000000080000002001410C1000420010000000400,
		ram_block3a_30.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_30.operation_mode = "bidir_dual_port",
		ram_block3a_30.port_a_address_width = 13,
		ram_block3a_30.port_a_data_out_clear = "none",
		ram_block3a_30.port_a_data_out_clock = "clock0",
		ram_block3a_30.port_a_data_width = 1,
		ram_block3a_30.port_a_first_address = 8192,
		ram_block3a_30.port_a_first_bit_number = 6,
		ram_block3a_30.port_a_last_address = 16383,
		ram_block3a_30.port_a_logical_ram_depth = 19200,
		ram_block3a_30.port_a_logical_ram_width = 24,
		ram_block3a_30.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_30.port_b_address_clock = "clock1",
		ram_block3a_30.port_b_address_width = 13,
		ram_block3a_30.port_b_data_in_clock = "clock1",
		ram_block3a_30.port_b_data_out_clear = "none",
		ram_block3a_30.port_b_data_width = 1,
		ram_block3a_30.port_b_first_address = 8192,
		ram_block3a_30.port_b_first_bit_number = 6,
		ram_block3a_30.port_b_last_address = 16383,
		ram_block3a_30.port_b_logical_ram_depth = 19200,
		ram_block3a_30.port_b_logical_ram_width = 24,
		ram_block3a_30.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_30.port_b_read_enable_clock = "clock1",
		ram_block3a_30.port_b_write_enable_clock = "clock1",
		ram_block3a_30.ram_block_type = "AUTO",
		ram_block3a_30.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_31
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block3a_31portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[7]}),
	.portbdataout(wire_ram_block3a_31portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_31.clk0_core_clock_enable = "ena0",
		ram_block3a_31.clk0_input_clock_enable = "none",
		ram_block3a_31.clk0_output_clock_enable = "none",
		ram_block3a_31.clk1_core_clock_enable = "ena1",
		ram_block3a_31.clk1_input_clock_enable = "none",
		ram_block3a_31.connectivity_checking = "OFF",
		ram_block3a_31.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_31.init_file_layout = "port_a",
		ram_block3a_31.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_31.mem_init0 = 2048'h0FFF80FFFFFC13EFFFFFE01FFFFC1FFFFF08DFD00F7FFFFFFDFF7B7FFFBFFF9FFFFFFFFFDFFFBFF00F7FFFFFFF5FFEFFFFFFFFEFFBFBF3FFFFFFFFF10FFDFFFFFFFEFFFFEFFFFFFFFFFFFFFFBFFF7FF00FFFFFFDF7FFFFB7FFFFFFFFFFFFFFFFFEFFFFF00FFFEFDF7FFFFBFEEFFBFFDBFFF7FBFFFFDFFF7007FBFFFFFF7FDFFFFFFFFFDD6FFFFFFFFFFBEFF007BFFFFFFFFFFFFFFFFFBFFFFEFFB7FDFFFFFBF00FFDF81FFFFFFFF83FF1FBFFCFFC03FFFFFFFFF00EFFC08FFFE001F00FC03FEFFFF801FFFFE87FF00FFF01077F8201F03CE07FFFFFE0807FDEC57BF00FFF8013FE0001D01EE07FFFFFC4207FFFC17FF00FFE0001FF0001F03FE47BFFFF40003F,
		ram_block3a_31.mem_init1 = 2048'hDF81F01FFBFC17C0DF85F01FE03E03F00FF03A02FFA1F01FDFFC07D2FF01F09CE03E03F20FE03E0BFFB1F09FFFBC0740EF01F41FE03603F00FE03E03FF83F01FFFFC07C0FF01F01EE07E03F00FE13E13FF81F00FFFF827C0BF01F01D603C03E10FE4BC03FF89B01FFFF803C0FF01F01FE43C03F40FE01C83FF80621FFDFF0780FF81F03BE03C03B02FE00007FF80005EFFFE0200FE80403FE09007F00FF00007FFC0483FF9FE0000FF80003FF02207F40FF0000FFFD0001FFFFE0021FB40027F700007F41FF8000FFFE0007F7FFF0801DFC0007FF0000FF80FF8007FFFE000FFFFFF80037FE0407FF8001FE80FFE017FFFF801FFFFECC0077BF001FFF8023FF0,
		ram_block3a_31.mem_init2 = 2048'hFFFE0007FF8000FBE0501FF00FE0000FFF00307BBEFE0002FF80307FA0800FF00FE2000BFF80003FFFFE0001FF80201FE00007F20FA00087FFC0003FFFFE0000FF80013BE00007F01FE81847FE80C03FFFFE0608FFC0403FE08807F04FE03C27FF80601FFFEE2380FF80F01FE01C03F00FE03E43FB81F00FBDFE0FC0D783F017E03C43F00FE11E03FF81F01FFFFE07807F01F01FE0BE03F00FC07E03F781F01BBFFE07C06B99F01FA13E03F14FE09E03FF81FA1FFBFE05C06F81F07BF0BE03F00FE23E03FF81F01FFF7A07C0BF81F01FE03E01F01FE03C03FFC1F017FFFC07C2FF81F01FF03E03D00FE03A03FF85F01FFFFC07C0FF81F01BE03E23F06FC03E03,
		ram_block3a_31.mem_init3 = 2048'hFF80601BF00C47F007E03E03F781F01FFFFE03C03F80F01FF01E03F007603F8FFF80F83FFFDE07E27F82FDFDF03F717047E83EFFFF91BFFFFFFE07FFFF81BFFFF03DFFF123E03DFFFF81F3F7FDFE27FFFF81FFDFF03FFFF087E03FFFF7C1FFFFEFFE25FDFB87FBFFE03FFFF007F03FFFDF817FBFDFFE03FFFF89FFEFE02EFFD007E036BFFF89FF7FFFFE07FF7F81FFFBE23FFE600FE03FFFFF81FFFBFFFE07FFFF81FDFFA23FFFF02FE03FF7CF80FFFFFFFE07FFDF80FFFFE03FBDF00FE007FFFF807FFFF7FE03FFFF807FFFE05FFFF00FE000FFBF0087FFFFFE001FEF8007D7E000FFF00FE0003CFF8001FFFEFE008FDF8003FF6410BFF00FE0011FBF8004FD,
		ram_block3a_31.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_31.operation_mode = "bidir_dual_port",
		ram_block3a_31.port_a_address_width = 13,
		ram_block3a_31.port_a_data_out_clear = "none",
		ram_block3a_31.port_a_data_out_clock = "clock0",
		ram_block3a_31.port_a_data_width = 1,
		ram_block3a_31.port_a_first_address = 8192,
		ram_block3a_31.port_a_first_bit_number = 7,
		ram_block3a_31.port_a_last_address = 16383,
		ram_block3a_31.port_a_logical_ram_depth = 19200,
		ram_block3a_31.port_a_logical_ram_width = 24,
		ram_block3a_31.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_31.port_b_address_clock = "clock1",
		ram_block3a_31.port_b_address_width = 13,
		ram_block3a_31.port_b_data_in_clock = "clock1",
		ram_block3a_31.port_b_data_out_clear = "none",
		ram_block3a_31.port_b_data_width = 1,
		ram_block3a_31.port_b_first_address = 8192,
		ram_block3a_31.port_b_first_bit_number = 7,
		ram_block3a_31.port_b_last_address = 16383,
		ram_block3a_31.port_b_logical_ram_depth = 19200,
		ram_block3a_31.port_b_logical_ram_width = 24,
		ram_block3a_31.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_31.port_b_read_enable_clock = "clock1",
		ram_block3a_31.port_b_write_enable_clock = "clock1",
		ram_block3a_31.ram_block_type = "AUTO",
		ram_block3a_31.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_32
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[8]}),
	.portadataout(wire_ram_block3a_32portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[8]}),
	.portbdataout(wire_ram_block3a_32portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_32.clk0_core_clock_enable = "ena0",
		ram_block3a_32.clk0_input_clock_enable = "none",
		ram_block3a_32.clk0_output_clock_enable = "none",
		ram_block3a_32.clk1_core_clock_enable = "ena1",
		ram_block3a_32.clk1_input_clock_enable = "none",
		ram_block3a_32.connectivity_checking = "OFF",
		ram_block3a_32.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_32.init_file_layout = "port_a",
		ram_block3a_32.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_32.mem_init0 = 2048'hAE5A4FD4CF4CFA2DE25A34D6CFCBB587478EC008995424B859BB712DD7BD679447BBDE689BE20C6A6C7D76B74C0FAEF2675C94C612D3D05AC7961849DFE0F706FFCC3F51CFCFF513A6882BF696412C80A3D10349A69B5E164A31799D16757D51B4D7DBAA6C1DC0C009D6B950EBF2FE89C033587C4F90D972D57BC774273E1CCCE9755BC12C87F8FC9662A296100C78BC519BBD3A750BB77D720193CD79BA8BFA2775FE006FC8A9FB97DF72A9C58E111BDD14A0930AC9C1BAE30972598C9DAC63741C7FE4630F17163D38817537FB144CF8588FF109A084E6009F9A666DD2DF15A2D2FB882ECCCB6C6A463F5D8CFDF8B9843E0B5317C9F33A2C24BB65B4454B1F,
		ram_block3a_32.mem_init1 = 2048'h1FF575F01242376093273CAFD42204C10012C306CFF034310D92251337B2B1905EDB08570C92C22AA7B757AD5BBF894742A0842AF784DAD12531D7A7E72E520BBD4D0CD315232D36D6C6885DA8BB42982B68A1CD57F9AF909103C0AC361502C96FB5E03A2F0C318386BA39F7BB166BBFFD15FDACD8053FB2ABB6178E84511D699A20F2D3176A4218B6D32A2261587CC8600E5AA90607C871498CA813CBF04C66BB45ECBE7912DA4CC1E01F142F2BA89C631755856257490D2787C37B1942AB923E1C6724159AA228C7AE93093EAA6B061C4DFD04F66026382B38835CE604FCDA061058AB0B0F765378DC30E8321905EBD20F741A396CFC9528D63689A0622727,
		ram_block3a_32.mem_init2 = 2048'hD1DFB1E5CBF891A374D5133281F87104FA6533C3A8229F20B05277A701A00C93BDF24C8816B628DB5F4F81B70E787D06F896AAAA4F1215DB3B447CB3DEF8F3FAD8C40341607F6F85B87FA5E062F356AA6FF7CEBA0AD1914722C6AC595F42F1236AF42AC75627ECBCFE53B5F527BB36FDFDF22C40F9C77FEC8008EB85C2DB418575FCC5D4BAF7CC53BF10D7A80A54C328FB7EF0932BAB82274193D78A07CCF7B0049E3E7CC17CB75C112832A5ED998585FCE14B3D19AF34506322086B709384C0E81A4AA1340199D5DE1960B89A551673E4C4A1C016EB34C5D378415294FAEECFC33FC72C766F6F0003770AA7C20431BE4705EF7985D45989C0E8BB036BC52599,
		ram_block3a_32.mem_init3 = 2048'hB4D44C08237B7E0726A917D893786665A86262CE8ECF838EB8F918953750EE9BD7A072C90846C3E28D561B5D2CAAF56AFC5844B170958EB95B60D395C61D1BAEF6E0EF837BBD8D83DFB5F1A6087A63E311CCEC8977F58390A81D7AF305C44FB2A07EECFCDA46C217CF880230683D294ECDA46E1B19B081251A8A64C544EC87DE4369F215B70CFB615D8C0DCE5DC311486AC86665D0AE2849FDCD08D1A98E0B66C44A21C9235A3AECA8F6C5A28D1605517DD49E6213526B4D24AA18D1A05860D0A0515F2880C6FD171DD03E3F14DF6D72222861333D568519402C69C6AB99ED46A49B6FF65F19A424F9D26BDC8284A4C70CB4BB323536C927C6BFC740B2989CD4,
		ram_block3a_32.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_32.operation_mode = "bidir_dual_port",
		ram_block3a_32.port_a_address_width = 13,
		ram_block3a_32.port_a_data_out_clear = "none",
		ram_block3a_32.port_a_data_out_clock = "clock0",
		ram_block3a_32.port_a_data_width = 1,
		ram_block3a_32.port_a_first_address = 8192,
		ram_block3a_32.port_a_first_bit_number = 8,
		ram_block3a_32.port_a_last_address = 16383,
		ram_block3a_32.port_a_logical_ram_depth = 19200,
		ram_block3a_32.port_a_logical_ram_width = 24,
		ram_block3a_32.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_32.port_b_address_clock = "clock1",
		ram_block3a_32.port_b_address_width = 13,
		ram_block3a_32.port_b_data_in_clock = "clock1",
		ram_block3a_32.port_b_data_out_clear = "none",
		ram_block3a_32.port_b_data_width = 1,
		ram_block3a_32.port_b_first_address = 8192,
		ram_block3a_32.port_b_first_bit_number = 8,
		ram_block3a_32.port_b_last_address = 16383,
		ram_block3a_32.port_b_logical_ram_depth = 19200,
		ram_block3a_32.port_b_logical_ram_width = 24,
		ram_block3a_32.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_32.port_b_read_enable_clock = "clock1",
		ram_block3a_32.port_b_write_enable_clock = "clock1",
		ram_block3a_32.ram_block_type = "AUTO",
		ram_block3a_32.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_33
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[9]}),
	.portadataout(wire_ram_block3a_33portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[9]}),
	.portbdataout(wire_ram_block3a_33portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_33.clk0_core_clock_enable = "ena0",
		ram_block3a_33.clk0_input_clock_enable = "none",
		ram_block3a_33.clk0_output_clock_enable = "none",
		ram_block3a_33.clk1_core_clock_enable = "ena1",
		ram_block3a_33.clk1_input_clock_enable = "none",
		ram_block3a_33.connectivity_checking = "OFF",
		ram_block3a_33.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_33.init_file_layout = "port_a",
		ram_block3a_33.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_33.mem_init0 = 2048'h9F5F791C32BF786DE2254A9037F710FAB538C48F3D1AE1F865C5336DF212B2147FE78698D86280B50F7D53481E0D78F86182034CF8E0A2E1470451C5A4A180F81DFE3069C8550CAF59ADE34EB1E03B5C11F10338111ADA27E678998BFE923B267CD7D925C00E07D81F12FAAE4513AE9B4FD14B614117E175652A1EDC130FD2002EB898DD64AA7AD70750E9FDD0BD4B62319AE9797ED82B050A721240C9EEC8D46CB4DD3B7FEE60BD238E39544DC879D065F0BFACDCCBBE857E3A304A4484BBE9B3697699BD0ACC4D9F3383F07683FF6034000EFF4F8FF48ECC855BBDEB97831FE090F91DD26223BF7FCFFE1473DD61B5B73A0018C3040373A08CBBA5257F7AFE,
		ram_block3a_33.mem_init1 = 2048'hD820C9D8120CFABA80EEC503C3C30CF68D796886CC65502101E8E1FF8CD3899859FD20DE20515B8A87FDA0CE71AAE66FC9E20D91D0F2365649F86F0687FFD5D4C1506DE10DA0290899F874D6C179AC110A9EC7C8603BE7E584312728391DF5CB6DE4B90A26EE91847FD02181CFD16609640B9BC402907886D1A46B937D6FE9446147133B30B1223DA4106F123B23E7D2FFF044354C400850F6FF75F61105081A73D64C57C1398E859971C824B8BF73AF1D52744FFAFB590424B99A2A1948A3E20DF8C3AF1F0D21833A6CF6941C168DA21DF693AAB3805E0F05237FD71A8908CA9221D09F6085654F8EE28E4E0F0D83182AFF865A3C4C46C853DE46E0536F26E1,
		ram_block3a_33.mem_init2 = 2048'hF1E6F1D5ACD8739B03534AD98D2871B5FE5D7D3028D3FFEA6691B46E36DFAE519D0A40C31C5BBFC69F9DFDF2741BED0F664946725B205ED2F7432F0729BCF87AA8621F4A6E002262F4E8B354965E27D64A2BCEB8DCE6575D489CA8BA6F6C64ACF75C3EA1EFA7E23C3DADCB87C03E3A12784FF6D0CB5D178B3DCEFB0DC1820B9748F9FF32754B08D0E7983FCFFF84C699880332B2D0A9B8099A4BCB87F7C81F63BB94007DA31C6E1F0BB580A36C419B0C0C049B8F12DD00912E94FC7A9FE7122BE682BD0CCCF56167DF591215ABF5AA52333795279A5309A9E845895685F038C77E702A01D93625970CE8038BF8259986474A30A73C7BA4000F81B50CE5CA408D,
		ram_block3a_33.mem_init3 = 2048'h9447D3ABE036572BB2898412817DD013F7FA70D31784C261DF587321B3114FA2A8AC1745C95DD2F65D261BC56FAFDC2743B9BE17ACBD9F910079D22AB9AD9B9394F9D0076B5F3D83B36DE246007C79CCBB29244DC4D26895EFEFC9E3F36CC07AA07EF8FCE1A609F1E4F7FC34B7DD88C2C33D2E2719D0F3DBE56B212DE78A7097DFEB5635FE1C4F742FF8F75563E230B1F2C0102657EF6ED9FE5C1BC00FFAFAE177E12DB9BAD78427AF462FC38E54D1107DF2DAE454E0DADDB397981E0748B087BE164E8C00ECFFFD63A0136F92FBDCD40768AD89A25189FE5C7CE1C42BE02D07139D0E1CDE49D77CEA117AE6FE3EE5955EC4470F4E51EDD5C6E9FF29B85EF458,
		ram_block3a_33.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_33.operation_mode = "bidir_dual_port",
		ram_block3a_33.port_a_address_width = 13,
		ram_block3a_33.port_a_data_out_clear = "none",
		ram_block3a_33.port_a_data_out_clock = "clock0",
		ram_block3a_33.port_a_data_width = 1,
		ram_block3a_33.port_a_first_address = 8192,
		ram_block3a_33.port_a_first_bit_number = 9,
		ram_block3a_33.port_a_last_address = 16383,
		ram_block3a_33.port_a_logical_ram_depth = 19200,
		ram_block3a_33.port_a_logical_ram_width = 24,
		ram_block3a_33.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_33.port_b_address_clock = "clock1",
		ram_block3a_33.port_b_address_width = 13,
		ram_block3a_33.port_b_data_in_clock = "clock1",
		ram_block3a_33.port_b_data_out_clear = "none",
		ram_block3a_33.port_b_data_width = 1,
		ram_block3a_33.port_b_first_address = 8192,
		ram_block3a_33.port_b_first_bit_number = 9,
		ram_block3a_33.port_b_last_address = 16383,
		ram_block3a_33.port_b_logical_ram_depth = 19200,
		ram_block3a_33.port_b_logical_ram_width = 24,
		ram_block3a_33.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_33.port_b_read_enable_clock = "clock1",
		ram_block3a_33.port_b_write_enable_clock = "clock1",
		ram_block3a_33.ram_block_type = "AUTO",
		ram_block3a_33.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_34
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[10]}),
	.portadataout(wire_ram_block3a_34portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[10]}),
	.portbdataout(wire_ram_block3a_34portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_34.clk0_core_clock_enable = "ena0",
		ram_block3a_34.clk0_input_clock_enable = "none",
		ram_block3a_34.clk0_output_clock_enable = "none",
		ram_block3a_34.clk1_core_clock_enable = "ena1",
		ram_block3a_34.clk1_input_clock_enable = "none",
		ram_block3a_34.connectivity_checking = "OFF",
		ram_block3a_34.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_34.init_file_layout = "port_a",
		ram_block3a_34.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_34.mem_init0 = 2048'hE3D92A43FFE8F86DE23F101007F95F8373A99FC1E159ED47FDFB416DF01FE60C03EF9C094B593FC9F07D2387FF53B2F8601FE72000F18241BC9FEFB9F8DD8007FE00CFF9C85AFC8000A9E344881F478875F10305F7E525B7E23E79A00113FB00542826F8240007C77F7D00FEC118AE88001243204FC81E4031201353F37806FF2831988007290DD407C38FA8540650D9F1C91AEAB018200A849A37C00997BB896008D910FF3CB07A4C35E003821AFC9041F61FE94035C7ACFF5801C3AF0B280648BC7DE001AEF75900CC43E174ABFFF87CB01000306FF5A0003D5BC974788319E250F99C4CF09C248257FE1001BD20F93CC1001AC100039C2F16A11ACA2F1A18,
		ram_block3a_34.mem_init1 = 2048'h0141D197F984128187DD233D5781440545FF98E631200036DE020992A3732F8CD7B96437C4E79EFAF93180FBFF010810E761070ECFF2723585CFF8F679825073FFA18D1633602FAE6FFC701D0DEFC2F8F521F067FFE027BC3A31269D7F79704109F782F9FDFBB42FFFE9C0DEB35226BEFD597D1784FF9CF5FD7A160FFD75FCEC3F43B6FB8FEF62AA24D391F5FC7CB84EFFFF58EDCE232D5147D1E04041D593FBFC50CB9FC13E918C1EA0051577BAE07C65C383CEFDFC470C24BE1C3B9B60DB5357FFC05C719FDF93FDCF0E9C1C3E0E640FA8F621F7FE35D861A0FF57FD95FC1A023EA09B0796DB426CFE39C863810337FDDB051A3C64C8D803DD97817A5EF9F9,
		ram_block3a_34.mem_init2 = 2048'h0E17F1CE8D580AE177F7360DF01B8E04811D7E799E11FFE4E5903AC227FF9A0DE43FAD0AE51FBF77E01DFDF0659863837FDFC226AE37AF8406471FE4F83CF8FA8901D1616F63E6141DFF41D4061E27E26A3FCFB96DC340315BDC6A18CE7F01EC061F6AA14025E5BC5D40DC894790700C815CE3E60A1FF7A8001CEBACC1C7488157BE750CE97D8DA6265883980214C2288945ADADC3B63415495C7CF206089B300014084C81DE2901034170A54D7EDCF40DC09F38F09D08E0010E2360D78370098F3F5CF405C19110241900C081CD296C4711F50DFF7C5CE4C141B1137A76088241C9211E7773614D6D7F9AF6014589D1B88400A0834B2B1A4783F5E5655F9EF4,
		ram_block3a_34.mem_init3 = 2048'hD445E72003C8F678C6AEFFF681BE12101D8077930704661033EFA238C72623CC80EC6D323F84DFE28406DDF0A3B51830FF8E529220FDBEDEFF80D424C08C149C0AE14C11BBA85D7C03BDB3E1FDC47F20C009241E5BE010829F98181C016CBFFD4F85F4090086000E4BA000230798183D11FD11B8C70BFB00008B200253E8008827BC561E075DC91BF007FB444002300246A800202FB8A1C6091DF83BF105F7E004817D8717BF8030FF9128A44196B32B9215D7141403B9C22FD01808779A7C106117CEB7F705FDA300C15AE03EC2BC7877BB280801179F55E385E0894041C7C027B9FE00A79E01040993712100D7E2CC0DC43E607F74A501A73E011C019EFEF5,
		ram_block3a_34.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_34.operation_mode = "bidir_dual_port",
		ram_block3a_34.port_a_address_width = 13,
		ram_block3a_34.port_a_data_out_clear = "none",
		ram_block3a_34.port_a_data_out_clock = "clock0",
		ram_block3a_34.port_a_data_width = 1,
		ram_block3a_34.port_a_first_address = 8192,
		ram_block3a_34.port_a_first_bit_number = 10,
		ram_block3a_34.port_a_last_address = 16383,
		ram_block3a_34.port_a_logical_ram_depth = 19200,
		ram_block3a_34.port_a_logical_ram_width = 24,
		ram_block3a_34.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_34.port_b_address_clock = "clock1",
		ram_block3a_34.port_b_address_width = 13,
		ram_block3a_34.port_b_data_in_clock = "clock1",
		ram_block3a_34.port_b_data_out_clear = "none",
		ram_block3a_34.port_b_data_width = 1,
		ram_block3a_34.port_b_first_address = 8192,
		ram_block3a_34.port_b_first_bit_number = 10,
		ram_block3a_34.port_b_last_address = 16383,
		ram_block3a_34.port_b_logical_ram_depth = 19200,
		ram_block3a_34.port_b_logical_ram_width = 24,
		ram_block3a_34.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_34.port_b_read_enable_clock = "clock1",
		ram_block3a_34.port_b_write_enable_clock = "clock1",
		ram_block3a_34.ram_block_type = "AUTO",
		ram_block3a_34.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_35
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[11]}),
	.portadataout(wire_ram_block3a_35portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[11]}),
	.portbdataout(wire_ram_block3a_35portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_35.clk0_core_clock_enable = "ena0",
		ram_block3a_35.clk0_input_clock_enable = "none",
		ram_block3a_35.clk0_output_clock_enable = "none",
		ram_block3a_35.clk1_core_clock_enable = "ena1",
		ram_block3a_35.clk1_input_clock_enable = "none",
		ram_block3a_35.connectivity_checking = "OFF",
		ram_block3a_35.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_35.init_file_layout = "port_a",
		ram_block3a_35.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_35.mem_init0 = 2048'h8FDAF300021170821DC08D9FF803D97E0A0940188D586600408308124FA00E07FC1FC3FE06FB80088C7D140000005C179FE0144FFB0B81BE04C500098CFD80000800000627A0037FFF561CFB0000002905F10300000000001DC0067FFFFC05FF94000009840007C0009000006FE0915BFFF440DFB100006105201B300C08060037E1B75D6FD3FCBBF84380A9A4047B781E1FF92B9FC81FFFFEECA73DF69900890400DE9C020975158FE2DBFFCFED8C2FFE270029B401B09A00F8013F8FCE1FEFFFCD789FFE0F4C99F400BD0309C20017BCCE3FFFFF8BF53FDEFD72199413FCF29EAB06519E8F3FFFFFCFFE3FFE2D7F39D4007FE3BDFFF67BBFEE3BFFFF6F7A17,
		ram_block3a_35.mem_init1 = 2048'h01C1C9C0100416E0814630E16704480505D0980201E10020000205F2814E38C07F3CEC1F04E09E0E81F080E841020460C15C3CC0FF36FA1505C0FE0201C2D060810001E0015C10C07F7BF81505E1BF1C01417060002227C0000D11E06FB8F84105F4E8082588B03000000960036C41C06DBCF1154CF07B8081C27A3200810FE2003DF9A10FBD64392CF018080081A07020032222346E2B2E4FCEE6310DC0181E1040E80039C16202603D430A27B3E03D09D0000400504013DB406025E02B036C3FFFC41D1D8C0024001001036BC1F81ED43F0E1E93FE1C190DA0005400680065FFC17F2D782FFE7C16FE50490F811D60003AF565C3805F137825EFFE03FEF028,
		ram_block3a_35.mem_init2 = 2048'h0017F1C78D98042167F73E0D89A00038815D7FD00811FFE2E55031A227FFA60D8DA2000A055FBF16001DFDF1E558600377DFC62E8FA0349607470FD7F83CFA7A094001E17777EE0C9D687256065F77B26A3FCE784DC118B143F6E810CFE05222075F2AE14027E45C5DC3D8614FF17C0481C0E34A0B5C13E8001EEF2C41C38C615FE5F90481C18E0E275893E80216C20889413041DB86B805A1C0DE0E07488B400016044C815930E11BC4F0A5CDE09E080D408B08109F0CC0010330E0DF86FC090FA29E0805418140041B04C081C038A047D67D0D1FE01C08C1C1815200740CC2C1C438C05F74E90D0DE0980A01C581C0000404E081C430E06F04790D65C09C08,
		ram_block3a_35.mem_init3 = 2048'h94459B4017E1F66406A084FC81FD52704001750387C4B850179B52240728813880EC1F900807D6ABC5071110078774244788909C207D8D000003D619818D1C8036A0800523A09D00037DA0100046771F018924086780008487A0980001EC80100007FC080106000067C000240FB0980001FD00000103FB00010A20007FC8008C0F80D614075DC9000007FF44410330007E8800240F80FFC0095CF8000107FFE005817D812F9F802CAFA05A600154EF001017D3F41580E7C02FFF980407A0763021D651840007FB7F010025E03EF17C74078030F8015783D44007E3DF010097C037A67E0487A0015C09D37AE40015E0D30D8403606F76BD058FA0016C01DEFE74,
		ram_block3a_35.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_35.operation_mode = "bidir_dual_port",
		ram_block3a_35.port_a_address_width = 13,
		ram_block3a_35.port_a_data_out_clear = "none",
		ram_block3a_35.port_a_data_out_clock = "clock0",
		ram_block3a_35.port_a_data_width = 1,
		ram_block3a_35.port_a_first_address = 8192,
		ram_block3a_35.port_a_first_bit_number = 11,
		ram_block3a_35.port_a_last_address = 16383,
		ram_block3a_35.port_a_logical_ram_depth = 19200,
		ram_block3a_35.port_a_logical_ram_width = 24,
		ram_block3a_35.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_35.port_b_address_clock = "clock1",
		ram_block3a_35.port_b_address_width = 13,
		ram_block3a_35.port_b_data_in_clock = "clock1",
		ram_block3a_35.port_b_data_out_clear = "none",
		ram_block3a_35.port_b_data_width = 1,
		ram_block3a_35.port_b_first_address = 8192,
		ram_block3a_35.port_b_first_bit_number = 11,
		ram_block3a_35.port_b_last_address = 16383,
		ram_block3a_35.port_b_logical_ram_depth = 19200,
		ram_block3a_35.port_b_logical_ram_width = 24,
		ram_block3a_35.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_35.port_b_read_enable_clock = "clock1",
		ram_block3a_35.port_b_write_enable_clock = "clock1",
		ram_block3a_35.ram_block_type = "AUTO",
		ram_block3a_35.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_36
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[12]}),
	.portadataout(wire_ram_block3a_36portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[12]}),
	.portbdataout(wire_ram_block3a_36portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_36.clk0_core_clock_enable = "ena0",
		ram_block3a_36.clk0_input_clock_enable = "none",
		ram_block3a_36.clk0_output_clock_enable = "none",
		ram_block3a_36.clk1_core_clock_enable = "ena1",
		ram_block3a_36.clk1_input_clock_enable = "none",
		ram_block3a_36.connectivity_checking = "OFF",
		ram_block3a_36.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_36.init_file_layout = "port_a",
		ram_block3a_36.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_36.mem_init0 = 2048'hEFD9C12002051A00000024F4001D8C02069D0011ED58B68040855A004000390C0006240800C68031EC7D08000000E01000000C600000700004460031ECFD80000800000000000000000000400000003165F1030000000000000000000010010014000031E40007C00010000041008008001040000100007165201EF0000806002021900004020490004380B1E404678810100F2C701F80000009910000A080916400BC940245ED18803EC000001D018040560031E4016F96000800080400080000297FC000788401E401BFF3009BFF07E01EC0000007F4A000ED9201E412FFFB807BFF05E01FC024021FFE7000BD2031E4037FFA87FFF707A01EE100007F7A50,
		ram_block3a_36.mem_init1 = 2048'h01BCCE001004F29B013E27C1578648054DFF58E601BC07A00002F19F013E2FC04FBEE81F6CE75EFE81BC87A84103F01F413C2FE0CFB4FE156DCF3EF601BED7A08101E197813C2FE04FFCFC1D6DEF3CF4013DF7A00023F79D803D27E06FBCFC496DC7FFF0253C3DE00001F99F833C57C04DF8FD1D4CCF97F881BC77C20003F5CF00FEF7C13FD664312CDBDFF400FEAFC020027C9E042FC7207FE9EC394DD5E7EE10F75FE00101FD6F803DBF600FA7EC356DD7F7C4005FBF800003FFFE000BFBC017FFC8157D8BFFC0006FFE600800FFFE045FFE8097FE1C196DABFFFC0015FC400201BFBE007FFC400EFE20496F859F50000DF00000007FFE0031FE00097E2031,
		ram_block3a_36.mem_init2 = 2048'h00160E358D26FF616FF74E0569ABFFDC812030700812001AE50FFFE227FFBE056DAFEDE205A04076001E000FE527BF837FDFDE266FA7C3CE07E07017F83F058489379FA17F7FEE047DEF81E606A180126A3E154F4DFFEFD15BF2E4106FEF95F607A1242140243B625DBE67C15FC3780461CF40F20BA11C08001C1893419F07E14FA2FD0461CF4CF627A5840802153613893E2FE1CB86BC0561CF5CF607B584800015B83181BC2FE10B84F0A56DCFDCF40DBD8E88109CF8BF01FC2FE0DFC6FC09678F5CF405BC8A800418F0BF813E27E047D6FD0D77CF5CE4C1FC8E920075F8AF413E27C05F76E90D65CF58F601BC8E000005F09F013E27C04F86F90D6DCF5CF4,
		ram_block3a_36.mem_init3 = 2048'h945A14D037D3F664E6AF470C8181B4C03E0001DC073B819037F4F024E70F00BC808006600806229A05BB114037849C24E78F109820908400000222100132148026A10405E3AF1D000380A0000046A3000136240867800084E7AF180001C1801000062008013F000067800024E7BD18000180000001020300013D20007788008CE7AF56140728C90000060344413D300076C80024E7AF7FC00920F800010603E005AE7D8137DF802C6FA799E001281F00101603F415BE1FC037BF980CEFAA98702129E3840006051F01BD43E026E0FC7CEFABC118012888D440061B0701BF11C027A63E0C6FAFF66C0928816400161F930D39FAE067779D0D6FAFFFB4010004B4,
		ram_block3a_36.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_36.operation_mode = "bidir_dual_port",
		ram_block3a_36.port_a_address_width = 13,
		ram_block3a_36.port_a_data_out_clear = "none",
		ram_block3a_36.port_a_data_out_clock = "clock0",
		ram_block3a_36.port_a_data_width = 1,
		ram_block3a_36.port_a_first_address = 8192,
		ram_block3a_36.port_a_first_bit_number = 12,
		ram_block3a_36.port_a_last_address = 16383,
		ram_block3a_36.port_a_logical_ram_depth = 19200,
		ram_block3a_36.port_a_logical_ram_width = 24,
		ram_block3a_36.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_36.port_b_address_clock = "clock1",
		ram_block3a_36.port_b_address_width = 13,
		ram_block3a_36.port_b_data_in_clock = "clock1",
		ram_block3a_36.port_b_data_out_clear = "none",
		ram_block3a_36.port_b_data_width = 1,
		ram_block3a_36.port_b_first_address = 8192,
		ram_block3a_36.port_b_first_bit_number = 12,
		ram_block3a_36.port_b_last_address = 16383,
		ram_block3a_36.port_b_logical_ram_depth = 19200,
		ram_block3a_36.port_b_logical_ram_width = 24,
		ram_block3a_36.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_36.port_b_read_enable_clock = "clock1",
		ram_block3a_36.port_b_write_enable_clock = "clock1",
		ram_block3a_36.ram_block_type = "AUTO",
		ram_block3a_36.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_37
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[13]}),
	.portadataout(wire_ram_block3a_37portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[13]}),
	.portbdataout(wire_ram_block3a_37portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_37.clk0_core_clock_enable = "ena0",
		ram_block3a_37.clk0_input_clock_enable = "none",
		ram_block3a_37.clk0_output_clock_enable = "none",
		ram_block3a_37.clk1_core_clock_enable = "ena1",
		ram_block3a_37.clk1_input_clock_enable = "none",
		ram_block3a_37.connectivity_checking = "OFF",
		ram_block3a_37.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_37.init_file_layout = "port_a",
		ram_block3a_37.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_37.mem_init0 = 2048'h0FD983C0020C1300000073A8000BA20203A940160D587F004083580040001C940003F80801C300360C7D0000000000100000038000000000043800370CFD80000800000000000000000000400000003685F1030000000000000000000010010014000036040007C00010000041008008001040000100007685201FF000080600202190000403FC90004380B604047FF8101FFF2FF01F8000000FB70000BF80960400F81C027E3D1F802EC000001D0D80407900360401808E00C0000024000800003C00C0006884160401810701C2000020208000002088A000C79216041280138200000000208024024421300083A03404020002870000002024A10000408190,
		ram_block3a_37.mem_init1 = 2048'h0180C0001004128001062821504414028DF0180601A000200002019201022080507C14128CE01E0E81B088A84102000041002420D07406128DC03E060182D8208100018001002020507C04128DE13E140101F0200022278000012020707C04478DC4BE002509B820000009C003027000543E05168CD0308081001202000107008000100110381436ACC010040040806020020680040080A040AC10368DD0000A104048200102000100C000C0006210368DC0000C001000000001002000400200000028169D8000280000000008010803044001408000E41E8DA000540030000002000004003042400D01C04E8F8301A0001804800000C010001A0F000083E036,
		ram_block3a_37.mem_init2 = 2048'h001600078D8000E17050BE0A8180001C810030F008100000E580306230805E0A8582000205800076001C0001E580200360002E2A8F80008E07C00017F83C0001898001216000160B95C83446068080126A3E04084D40E0114098101BCFC02C220780600140242380DD00A021401C040B89E042420B811008001C0840418310014022410B89E10C062780800802140A0089002801C084000A89C05C060780800000140800811A2801010600A3CDE09C040D808A08109C088001022860D08600028FA21C04058080000418008081022800401401029FE01C04C1C080120074088241022820503415020DE0180601848000000400800102282040442502EDC01C04,
		ram_block3a_37.mem_init3 = 2048'h9400E01030184E6386A02404810000200002028087011B90300008218720013480800C40080406E685031DA02024FC23C7A81070201083E00000023F810013E02020F803A3801D000300A0000044230001002408600000838780180001408010000420080106000060000023879018000100000001000300010820007008008B878056140788C90000040344410030007208002387807FC00980F800010403E005807D81321F802BAF8027E00180FF00101403F41581FFC0303F980B87800BF02180BF84000403FF01803FE0306FFC7B87800178010097D44004015F018003C03003FE0B8780007C098001E40014009F0D8003E07410FD0A87A0011C018005F4,
		ram_block3a_37.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_37.operation_mode = "bidir_dual_port",
		ram_block3a_37.port_a_address_width = 13,
		ram_block3a_37.port_a_data_out_clear = "none",
		ram_block3a_37.port_a_data_out_clock = "clock0",
		ram_block3a_37.port_a_data_width = 1,
		ram_block3a_37.port_a_first_address = 8192,
		ram_block3a_37.port_a_first_bit_number = 13,
		ram_block3a_37.port_a_last_address = 16383,
		ram_block3a_37.port_a_logical_ram_depth = 19200,
		ram_block3a_37.port_a_logical_ram_width = 24,
		ram_block3a_37.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_37.port_b_address_clock = "clock1",
		ram_block3a_37.port_b_address_width = 13,
		ram_block3a_37.port_b_data_in_clock = "clock1",
		ram_block3a_37.port_b_data_out_clear = "none",
		ram_block3a_37.port_b_data_width = 1,
		ram_block3a_37.port_b_first_address = 8192,
		ram_block3a_37.port_b_first_bit_number = 13,
		ram_block3a_37.port_b_last_address = 16383,
		ram_block3a_37.port_b_logical_ram_depth = 19200,
		ram_block3a_37.port_b_logical_ram_width = 24,
		ram_block3a_37.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_37.port_b_read_enable_clock = "clock1",
		ram_block3a_37.port_b_write_enable_clock = "clock1",
		ram_block3a_37.ram_block_type = "AUTO",
		ram_block3a_37.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_38
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[14]}),
	.portadataout(wire_ram_block3a_38portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[14]}),
	.portbdataout(wire_ram_block3a_38portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_38.clk0_core_clock_enable = "ena0",
		ram_block3a_38.clk0_input_clock_enable = "none",
		ram_block3a_38.clk0_output_clock_enable = "none",
		ram_block3a_38.clk1_core_clock_enable = "ena1",
		ram_block3a_38.clk1_input_clock_enable = "none",
		ram_block3a_38.connectivity_checking = "OFF",
		ram_block3a_38.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_38.init_file_layout = "port_a",
		ram_block3a_38.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_38.mem_init0 = 2048'h002741FFFFFC1BEFFFFFF06FFFFE67FFFE3E5FC00227FFFFFDFF3B7FFFBFF81FFFFFFFFFDFC1BFC00342FFFFFF5FFEFFFFFFFFEFFBFBF3FFFFFFFFC103007FFFFFFEFFFFEFFFFFFFFFFFFFFFBFFF7FC00A0EFCFDF7FFFFB7FFFFFFFFFFFFFFFFFAFFFFC00BFFE81F7FFFFBFEEFFBFFDBFFF7BBFFFFDFFF4003FBE21FFF7FD9FFFFFE7FDD6FFC03FFFFF86FC003BF8007FFE008F81FE83FFFFEF000FDFFC07BE00BFD1803FF8022E7BFCE3BFFCFE8067FFF80FFC00AFE0081FF1003F82FC0BFEFFFC8003FFF887FE00BFE81007E8201F83CC07FFFFFC080DFDE257BE00BFC8010FC0001D83EC07FFFFF84201FFF41FFD00FFC0001790001F83FC47BFFFF20003F,
		ram_block3a_38.mem_init1 = 2048'hDE01783FFBF81D405E05D03FA07807F002106204FE21F01FDFFE0E527E01D09CA04007F20300600DFF317897FFBE0F402E03D43FA04005E002204005FE03281FFFFC0E407E03D03EA04007E002214017FE80000FFFFA2CC03F02D03D204007E103A48203FE88101FFFF802007F01801FE44207E403203083FF81123FFDFD00407F00101BE000078027300803FF80207EFFFC0080FE80A01FF08803C002200007FFC0481FF9FE0000FF80003FE02207C402300007FFD0001FFFFF0020FB00023F70000FE41278000FFFC000FF7FFF0801DFE000FFF0000FE80278005FFFF000FFFFFF80037FE0417FF8001FE8007E013FFFF801FFFFECC00F7BF803FFFA023FE0,
		ram_block3a_38.mem_init2 = 2048'hFFEA00047200001B905001F006400003FE00300BBEEC00001A00301F908001F002420001FE000049FFE000001E00201EB0000BF208000081F84000280FD800017600411AB00001F012082C41F800200F97C20508BA40E00FB08C03F04A003E21F801603FFFC827803201E03EB03C07F006003C41F000F027BDE00F805682F037B03E46F006015205F8017837FFE80780F601D03E30F807F006006205F001783BBFF807C0EB19F03EB17803D14A00C207FA017A37FBE005406E01D07B30FA07F000426207FA01783FFF700F40BE01D03FB06804F010006007FE417837FFC807C23E01D03FB06806D002006205FE05783FFFF80F407E01D03BA07826F063406207,
		ram_block3a_38.mem_init3 = 2048'hEB80F00BC01C479801403E077600F01FFFFC07803C80F84FD03E03D802407F37FF80FFFFFFDC01C3FA83F91DC01B9D5840486EFFFF113FFFFFFC05FFFE80AFFFC01DFFF920406DFFFE01F3F7FDF824FFFE80DBDF803FFFF8804067FFF6417FFFEFF825FDFA86FBFF803FFFD0005067FFDE017FBFDFFC00FFFE88DFEF9026FF50004030BFFE093F7FFFF804BF7E80CFFBD237FE4000C0003FFE0107FBFFF8061FFA00A07F92207FD028400017CE0000FFFFE8060BCA01003FF00025F00040180FFE00807BF7F80501FE00003FD04003D000400007BE00883BFFF800C0EE000917D0010FF000400000FE00021BFEE80080D200021F1410C3F004600103BE000409,
		ram_block3a_38.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_38.operation_mode = "bidir_dual_port",
		ram_block3a_38.port_a_address_width = 13,
		ram_block3a_38.port_a_data_out_clear = "none",
		ram_block3a_38.port_a_data_out_clock = "clock0",
		ram_block3a_38.port_a_data_width = 1,
		ram_block3a_38.port_a_first_address = 8192,
		ram_block3a_38.port_a_first_bit_number = 14,
		ram_block3a_38.port_a_last_address = 16383,
		ram_block3a_38.port_a_logical_ram_depth = 19200,
		ram_block3a_38.port_a_logical_ram_width = 24,
		ram_block3a_38.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_38.port_b_address_clock = "clock1",
		ram_block3a_38.port_b_address_width = 13,
		ram_block3a_38.port_b_data_in_clock = "clock1",
		ram_block3a_38.port_b_data_out_clear = "none",
		ram_block3a_38.port_b_data_width = 1,
		ram_block3a_38.port_b_first_address = 8192,
		ram_block3a_38.port_b_first_bit_number = 14,
		ram_block3a_38.port_b_last_address = 16383,
		ram_block3a_38.port_b_logical_ram_depth = 19200,
		ram_block3a_38.port_b_logical_ram_width = 24,
		ram_block3a_38.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_38.port_b_read_enable_clock = "clock1",
		ram_block3a_38.port_b_write_enable_clock = "clock1",
		ram_block3a_38.ram_block_type = "AUTO",
		ram_block3a_38.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_39
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[15]}),
	.portadataout(wire_ram_block3a_39portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[15]}),
	.portbdataout(wire_ram_block3a_39portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_39.clk0_core_clock_enable = "ena0",
		ram_block3a_39.clk0_input_clock_enable = "none",
		ram_block3a_39.clk0_output_clock_enable = "none",
		ram_block3a_39.clk1_core_clock_enable = "ena1",
		ram_block3a_39.clk1_input_clock_enable = "none",
		ram_block3a_39.connectivity_checking = "OFF",
		ram_block3a_39.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_39.init_file_layout = "port_a",
		ram_block3a_39.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_39.mem_init0 = 2048'h0FFF80FFFFFE13EFFFFFE01FFFFC1FFFFF08DFD00F7FFFFFFDFF7B7FFFBFFF9FFFFFFFFFDFFFBFF00F7FFFFFFF5FFEFFFFFFFFEFFBFBF3FFFFFFFFF10FFDFFFFFFFEFFFFEFFFFFFFFFFFFFFFBFFF7FF00FFFFFFDF7FFFFB7FFFFFFFFFFFFFFFFFEFFFFF00FFFEFDF7FFFFBFEEFFBFFDBFFF7FBFFFFDFFF7007FBFFFFFF7FDFFFFFFFFFDD6FFFFFFFFFFBEFF007BFFFFFFFFFFFFFFFFFBFFFFEFFB7FDFFFFFBF00FFDF83FFFFFFFF87FF1FBFFCFFE03FFFFFFFFF00EFFC08FFFE001F00FC03FEFFFF801FFFFE87FF00FFF01077F8201F03CE07FFFFFE0807FDEC57BF00FFF8013FE0001D01EE07FFFFFC4207FFFC17FF00FFE0001FF0001F03FE47BFFFF40003F,
		ram_block3a_39.mem_init1 = 2048'hDF81F01FFBFE17C0DF85F01FE03E03F00FF03A02FFA1F01FDFFC07D2FF81F09CE03E03F20FE03E0BFFB1F09FFFBC0740EF81F41FE03603F00FE03E03FF83F01FFFFC07C0FF81F01EE07E03F00FE13E13FF81F00FFFF827C0BF81F01D603E03E10FE4BC03FF89B01FFFFA03C0FF81F03FE43C03F40FE01C87FF80621FFDFF0780FF81F03BE03C03B02FE00007FF80405EFFFE0200FE80403FE09007F00FF00007FFC0483FF9FE0000FF80003FF02207F40FF0000FFFD0001FFFFE0021FB40027F700007F41FF8001FFFE0007F7FFF0801DFC0007FF0000FF80FF8007FFFE000FFFFFF80037FE0407FF8001FE80FFE017FFFF803FFFFECC0077BF001FFF8023FF0,
		ram_block3a_39.mem_init2 = 2048'hFFFE0007FF8000FBE0501FF00FE0000FFF00307BBEFE0002FF80307FA0800FF00FE2000BFF80003FFFFE0001FF80201FE00007F20FA00087FFC0003FFFFE0000FF80013BE00007F01FE81847FE80C03FFFFE0608FFC0403FE08807F04FE03C27FF80701FFFEE2380FF80F01FE01C03F00FE03E47FB81F00FBDFE0FC0D783F017E03C43F00FE11E03FF81F01FFFFE07807F01F01FE0BE03F00FC07E03F781F01BBFFE07C06B99F01FA13E03F14FE09E03FF81FA1FFBFE05C0EF81F07BF0BE03F00FE23E03FF81F01FFF7A07C0BF81F01FE03E01F01FE03C03FFC1F017FFFE07C2FF81F01FF03E03D00FE03A03FF85F01FFFFE07C0FF81F01BE03E23F06FC03E03,
		ram_block3a_39.mem_init3 = 2048'hFF80601BF00C47F00FE03E03F781F01FFFFE03C03F80F01FF01E03F007603FCFFF80F83FFFDE07E27F82FFFDF03F71704FE83EFFFF91BFFFFFFE07FFFF81BFFFF03DFFF12BE03DFFFF81F3F7FDFE27FFFF81FFDFF03FFFF08FE03FFFF7C1FFFFEFFE25FDFB87FBFFF03FFFF00FF03FFFDF817FBFDFFE03FFFF89FFEFE02EFFD00FE036BFFF89FF7FFFFE07FF7F81FFFBE23FFE600FE03FFFFF81FFFBFFFE07FFFF81FDFFA23FFFF02FE03FF7CF80FFFFFFFE07FFDF80FFFFE03FBDF00FE007FFFF807FFFF7FE03FFFF807FFFE05FFFF00FE000FFBF0087FFFFFE001FEF8007D7E000FFF00FE0003CFF8001FFFEFE008FDF8003FF6410BFF00FE0011FBF8004FD,
		ram_block3a_39.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_39.operation_mode = "bidir_dual_port",
		ram_block3a_39.port_a_address_width = 13,
		ram_block3a_39.port_a_data_out_clear = "none",
		ram_block3a_39.port_a_data_out_clock = "clock0",
		ram_block3a_39.port_a_data_width = 1,
		ram_block3a_39.port_a_first_address = 8192,
		ram_block3a_39.port_a_first_bit_number = 15,
		ram_block3a_39.port_a_last_address = 16383,
		ram_block3a_39.port_a_logical_ram_depth = 19200,
		ram_block3a_39.port_a_logical_ram_width = 24,
		ram_block3a_39.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_39.port_b_address_clock = "clock1",
		ram_block3a_39.port_b_address_width = 13,
		ram_block3a_39.port_b_data_in_clock = "clock1",
		ram_block3a_39.port_b_data_out_clear = "none",
		ram_block3a_39.port_b_data_width = 1,
		ram_block3a_39.port_b_first_address = 8192,
		ram_block3a_39.port_b_first_bit_number = 15,
		ram_block3a_39.port_b_last_address = 16383,
		ram_block3a_39.port_b_logical_ram_depth = 19200,
		ram_block3a_39.port_b_logical_ram_width = 24,
		ram_block3a_39.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_39.port_b_read_enable_clock = "clock1",
		ram_block3a_39.port_b_write_enable_clock = "clock1",
		ram_block3a_39.ram_block_type = "AUTO",
		ram_block3a_39.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_40
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[16]}),
	.portadataout(wire_ram_block3a_40portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[16]}),
	.portbdataout(wire_ram_block3a_40portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_40.clk0_core_clock_enable = "ena0",
		ram_block3a_40.clk0_input_clock_enable = "none",
		ram_block3a_40.clk0_output_clock_enable = "none",
		ram_block3a_40.clk1_core_clock_enable = "ena1",
		ram_block3a_40.clk1_input_clock_enable = "none",
		ram_block3a_40.connectivity_checking = "OFF",
		ram_block3a_40.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_40.init_file_layout = "port_a",
		ram_block3a_40.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_40.mem_init0 = 2048'h08444326430F12621DA42C79303CAA7AB80A9F936843E653D58F68526802DE8FB84E4D9F446DB309D07CB593931D301D98A369E9E928E3A53C60E79BA5F116930832C0AE203028EC5977D44929BE53E1CACA7E495165A1A1B5CE8662E99A83AE5A28241D628ACD1C763942AE4509815A3FD4A383B14F267533E963BC5849C33A36A2B41C477D00F369FACDA1549516667E72DEEC5AED88828CFE96508690F0B067283DB072546A23C81F19560A6D2824627EDF4EDE9742AE1DE303FE070ABB8C8BAC403B9C6FECBDE84415664ED2F0EBAC86900EF6828D19DEC733C610FDCFFADCA38FD9506214B79707245273CBA7503C4D1178EF23F274B3BE619A4B65B2F0,
		ram_block3a_40.mem_init1 = 2048'h9EAB7C6399BC5192CD7EE4A1069419864B5E0880CF2A101E926E509249AE4D9CC0D5F4B24890A6A8A7B1F282E5020016ECED5C55993434A065AA5AF1E6DBADF4C3B46740292071D869747483E923BC3823EF4782A82367A4AE09C5716100E1437BE7A9ABBD3E34BC7940C88E47A24C20E42305674029F4819BBF2B0B79A94D6BE443BF29EB7A24033CC1E5479EF0B966BFF1286AFC8B398EEBCC473402912A72B645DC2181EECF8D3ECC27CBE9E753177D12F74F6A506E12D878953BE24A426D36E28BFF7E92BF66C6BC9CB649549D65C7C24B7BE7F846CF0FB97EDCEBA12865FBE9E38074E0486C971BCE6FCC1E1BB2C6CDA1E5C68060EE532EE1764A9FB8A0,
		ram_block3a_40.mem_init2 = 2048'h2E23B1C4359AAC193B76B8C57F20BD1EF2403AF81EDC9C944E9A755A968BEFF1DD9BE8582CA02E64A0B500F7F4187A1B7F49DF72F8A32B9436421C2C291E79FE6741C91B2F2FDC22F558D6C44E1D4757920B0FFF7CC3F5EB61B403397E6001FA6A2A7249E9C5E7AED1B155CE2842398174ED5DCBD81D17CB3DFEE9B4D4DBA3658777603A17B3DEC5BE9CAF37F7ABCAA9853E928848BF3F80E39354E907F16D4BBB7FB5ED6BDA7A18A945F3B3C89894F67D49AB22F2DF3538CC98FA79BFAA114B6C5BCFCE3586B9222572765FA4C9DE2CD2F0DC2BB3C031A3D6FCAD377B4453CEFF3323D3BB3D03DA2E50E881C35FB031C8FBDCCEBBA8A1D24E4BE1BC6BCEDD87,
		ram_block3a_40.mem_init3 = 2048'h8B16ECE3B4C2C6E5E525E5CD143880A547FD76193474A2817F0F2244022B65D1D58416A90F5EF2F332DFFD80F304D4117FAF1AB771F007A91969D64C3FAE24D1683DA87DF020BDFDDE71B326087EF694EE09175EA93A1CCFD3F6ECF586618732A376A08923EE39E86157FDC3D075075CCBC32EAB1B990ADAE4EA9B2A8A4A7801FF757415BF297B735A518D356343EEB3CE379807B4F63FC9FE0AB8C3CFF40E993A63FC37BE95C51EFC865D028ADE2146922812DDCD2B3CB2B38D252FAA885290BE654987773EF9CFE37102E09255D2DD59D1F5C33E4F8496FFD86104C78C7711C3143E3830614578E82BD9E37C7FA49AD2011ACC6E50E7FA06E3C5A3B1808C49,
		ram_block3a_40.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_40.operation_mode = "bidir_dual_port",
		ram_block3a_40.port_a_address_width = 13,
		ram_block3a_40.port_a_data_out_clear = "none",
		ram_block3a_40.port_a_data_out_clock = "clock0",
		ram_block3a_40.port_a_data_width = 1,
		ram_block3a_40.port_a_first_address = 8192,
		ram_block3a_40.port_a_first_bit_number = 16,
		ram_block3a_40.port_a_last_address = 16383,
		ram_block3a_40.port_a_logical_ram_depth = 19200,
		ram_block3a_40.port_a_logical_ram_width = 24,
		ram_block3a_40.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_40.port_b_address_clock = "clock1",
		ram_block3a_40.port_b_address_width = 13,
		ram_block3a_40.port_b_data_in_clock = "clock1",
		ram_block3a_40.port_b_data_out_clear = "none",
		ram_block3a_40.port_b_data_width = 1,
		ram_block3a_40.port_b_first_address = 8192,
		ram_block3a_40.port_b_first_bit_number = 16,
		ram_block3a_40.port_b_last_address = 16383,
		ram_block3a_40.port_b_logical_ram_depth = 19200,
		ram_block3a_40.port_b_logical_ram_width = 24,
		ram_block3a_40.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_40.port_b_read_enable_clock = "clock1",
		ram_block3a_40.port_b_write_enable_clock = "clock1",
		ram_block3a_40.ram_block_type = "AUTO",
		ram_block3a_40.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_41
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[17]}),
	.portadataout(wire_ram_block3a_41portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[17]}),
	.portbdataout(wire_ram_block3a_41portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_41.clk0_core_clock_enable = "ena0",
		ram_block3a_41.clk0_input_clock_enable = "none",
		ram_block3a_41.clk0_output_clock_enable = "none",
		ram_block3a_41.clk1_core_clock_enable = "ena1",
		ram_block3a_41.clk1_input_clock_enable = "none",
		ram_block3a_41.connectivity_checking = "OFF",
		ram_block3a_41.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_41.init_file_layout = "port_a",
		ram_block3a_41.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_41.mem_init0 = 2048'hBF45FD1632EC500FFF81C3A907C31A820D1D5B0CBE06E73BE0F9393FDA10169FC7A36B0F9C4F3382D57C257D8D1EE8F5F92156A511C881447F65B62D9EB861F91DCCF0C7E865244300DA3747985E687EA2F21E30407F7B8653B61FE91718B98836FFFD0F8E0D070C693BB800411AAFC97015E8E2F158C757E72B7E5C4B4E113B38323CC127D682F46EC824E3A42F41E81FEACFBAF4282387868811F04FECB8B20C5DB89D6FB220AAEB81400247A85EB4477860AC307D2EB163537293C7C1086538AD792221FE24FCDF7385F23C9B74A460B89EF1B94FF89712C77A0D03FEF010B8CB0740E21EB72CEA1FFD76009366BCD773480B2B1C021BB3CE7B3F6E1FCA9E,
		ram_block3a_41.mem_init1 = 2048'hD86CC7EF9BB6BF398C6F2D13E63617B6CC586284CC3D101F9386AD5FC47BD194FE0C36BB49765E8887BB58FCD5AA644F657A45C4E8A0F2A34040B78087DAABC083E06E9127726DC080E3F288CAE9917502EF03AAC83B7C912AB3767920F3E2416D94A21BA63D19F806931B918B4A6189DD2267678C845697817E276A04C5B1C705A453939C94662A2C18421A7543037460017A75B40574DE74ACE2BA9264DE2E79D24EB641D77604A711DAAF0462A8CC95577005F2396716FCC35E2AFB080B8F181B4B44940834253A4EF2A25D4169C3DE046051C1C08E582B221C77120C20EF6BCA138B14644C63061B4069EF0D8741364F33BFFACC46A200F2A79609F2FE39,
		ram_block3a_41.mem_init2 = 2048'hDFC2F0CC98F85C83B8518E17F52881DFFD5178483E0DFE982899BEB601F85D9A3FAA0C50CF3BBEA23F2DFCF2843BE69679C4F77EBEB2D692C3472ECB08BAFC7F4FA35FD0714BC61FBBA82364B6EE4713DA238EBE28643FB591DA8B127F78DB2CF7CB6E49466BE13EBC2C87CB58BF131E5A71A743EBFA7FC0003EF81DD582A7E327214017523359C9E7DC03280A2AC6180C21BEAFABFF05119E036AEFF745D37800FA8E7C49BE226E11D9C2F1CE40C8768CA44B3DF0880DA8A2300E6A31EF0F084AE3DB4ACCB4391DFE3B05738F454A3E10F3B11093606982EAC73173CEF527C340EC0A125036344000C0C182FB254077CFB52C3106BF0C3201DAF2A8EBC0B58A,
		ram_block3a_41.mem_init3 = 2048'h9F957B484126D64FABCFA763847D52A350757040A6E6CB40BDB782852303BB6EA98C9325EE5CFDC6EE4FF765910A78326829C471AD3997B10072DA4484CFBFC2F204287BBB093DFFB238E0460072F1D8558A371B63A874FA942F5DF7F06940FAA37DF0FDC0E63019BBC001F3179DBEC0C0996E871FFB73010169BA075AC8089A57ADD235F6B84F662D9FFE644162DE0262B788215FACD159F8C9ABC3C90BF6784D81F18F1E524138BF7018E3840E550EFFDDDB3998CA166F38FABD397CC86287A0BF6F8B77D6F335806118AF38C2CE50CEB9B909A93D9158E3A2E0C7EDA67B9630B77E2C6EA94614FBB9E3458240E6C48CE0C34204108B26CEA9C76EB890FDF1,
		ram_block3a_41.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_41.operation_mode = "bidir_dual_port",
		ram_block3a_41.port_a_address_width = 13,
		ram_block3a_41.port_a_data_out_clear = "none",
		ram_block3a_41.port_a_data_out_clock = "clock0",
		ram_block3a_41.port_a_data_width = 1,
		ram_block3a_41.port_a_first_address = 8192,
		ram_block3a_41.port_a_first_bit_number = 17,
		ram_block3a_41.port_a_last_address = 16383,
		ram_block3a_41.port_a_logical_ram_depth = 19200,
		ram_block3a_41.port_a_logical_ram_width = 24,
		ram_block3a_41.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_41.port_b_address_clock = "clock1",
		ram_block3a_41.port_b_address_width = 13,
		ram_block3a_41.port_b_data_in_clock = "clock1",
		ram_block3a_41.port_b_data_out_clear = "none",
		ram_block3a_41.port_b_data_width = 1,
		ram_block3a_41.port_b_first_address = 8192,
		ram_block3a_41.port_b_first_bit_number = 17,
		ram_block3a_41.port_b_last_address = 16383,
		ram_block3a_41.port_b_logical_ram_depth = 19200,
		ram_block3a_41.port_b_logical_ram_width = 24,
		ram_block3a_41.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_41.port_b_read_enable_clock = "clock1",
		ram_block3a_41.port_b_write_enable_clock = "clock1",
		ram_block3a_41.ram_block_type = "AUTO",
		ram_block3a_41.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_42
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[18]}),
	.portadataout(wire_ram_block3a_42portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[18]}),
	.portbdataout(wire_ram_block3a_42portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_42.clk0_core_clock_enable = "ena0",
		ram_block3a_42.clk0_input_clock_enable = "none",
		ram_block3a_42.clk0_output_clock_enable = "none",
		ram_block3a_42.clk1_core_clock_enable = "ena1",
		ram_block3a_42.clk1_input_clock_enable = "none",
		ram_block3a_42.connectivity_checking = "OFF",
		ram_block3a_42.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_42.init_file_layout = "port_a",
		ram_block3a_42.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_42.mem_init0 = 2048'hE83C5259FFF7106FFFBF113907F955837B8884C1E93E34BC7DFD097FF81FC68783EFF50E4F540CEDC3438E7E7E42B2FDF83EA78101F9834584FE49ED113CFFFEFE000F7FE87ADCC000FBF745800107BC8D02E1FDB7800437F3B87FC0001B7B88560002F00DF0E8D31F5400FEC110AFC83016E3A2FF801860F5F08EB3BB3807C43833BC80047D75F46F4B8BBC7784A429FFA93C6BB0382088001181F00FAA8BCD6F807E28FF3B6C67443B4001803CFE7443C1DFC17E8199A0FE70014BAC4F880240287A82013AD7C14F8DC3157DAA70606C304000800FF971123D7BE193138016FC4001C05C90C8240207FC1201F926D097822002E900069C2C342100806F9A38,
		ram_block3a_42.mem_init1 = 2048'hDED0E840703413E08B3D133D665254A40C3FE3E2CEF177984C0601F2E3BB77886E5A71B3AC07F9FF87F4B7FB7B008870C3F95F4AF83071A1A4138BF786071663FD008F7611F1776E507C71A92433B07B02B1442577E1A7DC103076CC607C616927B7E31BA6A93427FFE9E2BEB38618BE7CDCE1548F0FB59783626E97FDF7F26F3B3CF8FB246A6718AF23FA1DF7FCD4CAFFFD7E2D7E4DEBDF4492E3A84525F23BFFD4C9DFC1FB798C38FD89DE4C27E9DC6233740EFD3E611EFCFF983B79007B5E5803C8FC77623C17FDAF0EBE5D7C8E25CDD86670A1C0B5F86C7B1C57FDAC243F6BF7639B13F7F362641B79C9A87E833FF9FCC0BFFEE448FA03FD369772CE21F1,
		ram_block3a_42.mem_init2 = 2048'h0013F03D9D98056110706215699B7E26831178B1881FFE16ED58339231F83398693FEDA1F7FBBE77C03DFCF1E558609379DCCB36E835F3DBF9C71E0CF83EFCFE4EC09171616BC664711FFDF3F8CE6703FA3F8FBFCD436091F1D88970EF9F21FBF9C92A09406DE4BE5D80D4C16090116CA8BEDDF2F1C27788002CE83D5587F0F12F32CAECC0DD83B0F9E16F580238C3A9CD053DB133E68EEA40DCC194F140B7180078880D899C3510A92743B3689FC189FA01BF38109A098901CA317039B6829A209E42B1FA01E178043801C285397930402A74DAF99F60E9FC40E952307403E241B9313C582C70CA6ABF22F9FDC4A050303608C0817B3B186826B4A269DF74F1,
		ram_block3a_42.mem_init3 = 2048'hDF05C76033387643F7E0FEE785BE12C0DD8877102784761033B822013734737C81CCED527987FDE227AF31D00F35183F7F9E72922178B17EFF81D360C52E30DC5E056477F3B64D000278B061FDC4F03085EB370C4F2804F7DF940C0800E8BFFD4C87F808010630064F0001F7D7940E3F11D81138C1037B00010BBA007E48089FD7B6561E0778C919F007FF644102FE00767F882657B710C6090858383107FFF80DC1AD81065FC137FF9728A4418E3335101FDA0D9D4B6DE038783D3E771ACE10613F20B48015F36381C12A600865BE7E572A4808093D90D54001E1598484535010304E367F3EB12409B9FAA00091E3B18D003F200413C734473E390A0390FC54,
		ram_block3a_42.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_42.operation_mode = "bidir_dual_port",
		ram_block3a_42.port_a_address_width = 13,
		ram_block3a_42.port_a_data_out_clear = "none",
		ram_block3a_42.port_a_data_out_clock = "clock0",
		ram_block3a_42.port_a_data_width = 1,
		ram_block3a_42.port_a_first_address = 8192,
		ram_block3a_42.port_a_first_bit_number = 18,
		ram_block3a_42.port_a_last_address = 16383,
		ram_block3a_42.port_a_logical_ram_depth = 19200,
		ram_block3a_42.port_a_logical_ram_width = 24,
		ram_block3a_42.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_42.port_b_address_clock = "clock1",
		ram_block3a_42.port_b_address_width = 13,
		ram_block3a_42.port_b_data_in_clock = "clock1",
		ram_block3a_42.port_b_data_out_clear = "none",
		ram_block3a_42.port_b_data_width = 1,
		ram_block3a_42.port_b_first_address = 8192,
		ram_block3a_42.port_b_first_bit_number = 18,
		ram_block3a_42.port_b_last_address = 16383,
		ram_block3a_42.port_b_logical_ram_depth = 19200,
		ram_block3a_42.port_b_logical_ram_width = 24,
		ram_block3a_42.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_42.port_b_read_enable_clock = "clock1",
		ram_block3a_42.port_b_write_enable_clock = "clock1",
		ram_block3a_42.ram_block_type = "AUTO",
		ram_block3a_42.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_43
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[19]}),
	.portadataout(wire_ram_block3a_43portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[19]}),
	.portbdataout(wire_ram_block3a_43portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_43.clk0_core_clock_enable = "ena0",
		ram_block3a_43.clk0_input_clock_enable = "none",
		ram_block3a_43.clk0_output_clock_enable = "none",
		ram_block3a_43.clk1_core_clock_enable = "ena1",
		ram_block3a_43.clk1_input_clock_enable = "none",
		ram_block3a_43.connectivity_checking = "OFF",
		ram_block3a_43.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_43.init_file_layout = "port_a",
		ram_block3a_43.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_43.mem_init0 = 2048'h8C01DB000219988000408CB6F803D97E022940088C01AF404081400047A02E847C1FA2F802FF8028A440678000015C1207C014CEFA0380BA04A50029643C0000080000000780033FFF0408FA0000003974020000000000000C40003FFFF405779600003964000000009000006FE0901BCFF0E05D0100007105200A700408070027E3935D6F87F49B904B80B9840420A8103FFD2B9FE81F7FFEEE910DF08E009904001F8C0205E50D8FE67BFFCFCF8D8BFC1140198401779600F0013F8F8E3FEFFFDD7D5DFE1F4C09B400BFE301C38F0FACCE3FFF7FABF9AECCFD5209F813FFFB80BBFE0D9EEF3FFFFF8FFC3DFE297918FC007FFB95FFF77BBFEEBBFFFF6FFA17,
		ram_block3a_43.mem_init1 = 2048'h00C0D850103417E0898630E1769558540430800430E10008000605F2C10670C06E9DFC5B04009C0CF9F180E841030460C1447C80F8F4F8510C2C9E0478628070810103E0014C588050FBF8510C2DED9CFC41C020002227E0000C51A070B9E8C10D94E8E87C4A303000000B20033D67C04CBDE9854C0073E0FD426A3200010361007E5FA10C1860892C2019E008818870200102A2044C27A04C97E469041019DE1040E80039018202401D47C0142BE80D041083C40090600103006025804B83603803CC0D1411C3A0005001212A83F81F141F9E4E85C09C090C20E3540079D8409601FC2D684FFE5C1E1B10488C001D600029F1C00100DF317805CFE8037EF038,
		ram_block3a_43.mem_init2 = 2048'h0013F0059DD802A100702E0509A0003A81517890081DFE12EDD831F201F82F8809A20000057BBED6003DFCF165D8611371DCC72E88A0389201470E3FF83EFE7ECF4001F1797FCE1C91887242004F3753FA3F8E7E4D413831C9F28918CF805626014B2A49406FE45E5D83D02148F11D148080C14E014193C8003EECBCD58324010F69CC14A8A1820821400368023AC2080D0130411BC68810A880E00C01C09368007A840C091938E019C4C0A1C880800C08809B08109A0D88010730E019878C088082A20C00809148043A05C2850478E060C3FC081180000CC0C09152007607C2C18438C07827F8180080820C01C4984000340CC0818430E06885785861C0960C,
		ram_block3a_43.mem_init3 = 2048'h9F059B001721F65C07E884ED85FD52E060037580A7C4B85017DB521CC72891B881CC9F900807F4ABE70E391027277424C788909C21F883A00003D259850F3CC07644A0652BA89D0002F8A3900046F80F058B3708774804E4AFA89C0000E880100007F80801863000676001E427B89E0001D8000001037B00018ABA007668088C2788D6140778C9000007FF644183FE007E1F88242788CFC00949F8000107FFF80D01FD811E3FC12CAFA07A60014C6F04101FD7FD9D0863E02877BD2407A0443021FE8F840017F7FF818075E0086B7E74278010F8097D8CD44003E35F854503D0102FFE240780015C09F9FBE40013E09F8D40036014129F242FA0017E01D0FCF4,
		ram_block3a_43.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_43.operation_mode = "bidir_dual_port",
		ram_block3a_43.port_a_address_width = 13,
		ram_block3a_43.port_a_data_out_clear = "none",
		ram_block3a_43.port_a_data_out_clock = "clock0",
		ram_block3a_43.port_a_data_width = 1,
		ram_block3a_43.port_a_first_address = 8192,
		ram_block3a_43.port_a_first_bit_number = 19,
		ram_block3a_43.port_a_last_address = 16383,
		ram_block3a_43.port_a_logical_ram_depth = 19200,
		ram_block3a_43.port_a_logical_ram_width = 24,
		ram_block3a_43.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_43.port_b_address_clock = "clock1",
		ram_block3a_43.port_b_address_width = 13,
		ram_block3a_43.port_b_data_in_clock = "clock1",
		ram_block3a_43.port_b_data_out_clear = "none",
		ram_block3a_43.port_b_data_width = 1,
		ram_block3a_43.port_b_first_address = 8192,
		ram_block3a_43.port_b_first_bit_number = 19,
		ram_block3a_43.port_b_last_address = 16383,
		ram_block3a_43.port_b_logical_ram_depth = 19200,
		ram_block3a_43.port_b_logical_ram_width = 24,
		ram_block3a_43.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_43.port_b_read_enable_clock = "clock1",
		ram_block3a_43.port_b_write_enable_clock = "clock1",
		ram_block3a_43.ram_block_type = "AUTO",
		ram_block3a_43.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_44
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[20]}),
	.portadataout(wire_ram_block3a_44portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[20]}),
	.portbdataout(wire_ram_block3a_44portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_44.clk0_core_clock_enable = "ena0",
		ram_block3a_44.clk0_input_clock_enable = "none",
		ram_block3a_44.clk0_output_clock_enable = "none",
		ram_block3a_44.clk1_core_clock_enable = "ena1",
		ram_block3a_44.clk1_input_clock_enable = "none",
		ram_block3a_44.connectivity_checking = "OFF",
		ram_block3a_44.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_44.init_file_layout = "port_a",
		ram_block3a_44.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_44.mem_init0 = 2048'hEC03E12002057A00000024D4001D8C02069D0001EC00F68040875A004000398C0006040800C28021E44018000000E01000000CE00000700004660021643C00000800000000000000000000400000003164020000000000000000000000100100160000316400000000100000410080080010E0000100007165200FF0000807002023900004060C90004B80B1E4043CD810300B2C703F80000009B70000B1809164007C84024DFD08803E4000001D018040704011E401EF9E000000080400080000297F4000688411E401BFF3009BFF17F01EC0000007F8A000ED9211E012FFFB827BFF15E01FC024025FFC7000B92010E4037FFA87FFF707A01EE100007FFA50,
		ram_block3a_44.mem_init1 = 2048'h00BDCF801034F39B097E27C1569658044C3F40E400BC07880006F19F417E67C05E9EF81B6C075CFC81BC87A84103F01F413C6FE0C8B6FC016C0F5EF4003E87A08101E397813C6FE060FCFC096C2F3EF4003DC7E00023F79D803C67E060BCEC496DA7FFF024BCBDE00001FBDF837C57C06CF8ED0D4C3F9FF8813C67C20003F94E00FF57C13C7364012C0BDFF400FE8FC020007C9E040DCFA07CA1EC214415E7EE10F75FE00101FD6F801DBFA02C37E4056417F7C4001F9F800003FFFE002BFBC01003C0057407FFC0006FFE400800FFFF047FFEC085C09C096C2BFFFC0015FC400201BFBE003FFC400E1B2049EC049F50001FF48000007FDE0031FE00097E2031,
		ram_block3a_44.mem_init2 = 2048'h00120FF79D26FF6108705E0DE9ABFFDE812C3730081E01EAED07FFF201F83F80E9AFEDE805844176003E010FE527BF9379DCDF2668A7C7CA01E071DFF83D0180CF379FB17977CE04718F81F200B180B3FA3E55494D7FCFD1D9F685106F8F95F601B52489406C3B605DFE6FC158C31904608F62F201BD1C28003C1B8355DF2FE11F26CC04608F40F021BD1488023936130D7E2FE10BC68C00608F42F401BD8C880079387109FC2FE00984C0A168AFC2F408FD8E881099F9F701FC2FE019C68C0868AF40F400FD8A880439F1BD85FE67E040C2FC0879AF40E4C0FD8E920075F3AF417E27C05826F80868AF40F401BD8F800035F8BF017E27C04886F80869CF54F4,
		ram_block3a_44.mem_init3 = 2048'h9F1A14D03713F644E7EF471D8581B4503E0001DF273B819037F4F004E70F10BC81A086600806009A27B3314037049C24E78F1098219588200002265005B034C066052465E3AF1D000285A0000046240005343708670804E4E7AF1C0000C5801000062408013F3000670001E4EFBD1E0001A5000001028300013DBA007608088CEFAF5614070DC90000060364413DFE00765F8824EFAF5FC00934F800010603F80D2EFD81165FC12C6FA799E001309F04101E03FD9D369FE0303FBD2CEFAAA8702101B38400160D1F81BD43E01070FE7CEFABE11809028BD440021B8785BB95D000263E2CEFAFF66C0902016400121FD38DBDFAE00C13BF2CEFAFFFB6010E06B4,
		ram_block3a_44.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_44.operation_mode = "bidir_dual_port",
		ram_block3a_44.port_a_address_width = 13,
		ram_block3a_44.port_a_data_out_clear = "none",
		ram_block3a_44.port_a_data_out_clock = "clock0",
		ram_block3a_44.port_a_data_width = 1,
		ram_block3a_44.port_a_first_address = 8192,
		ram_block3a_44.port_a_first_bit_number = 20,
		ram_block3a_44.port_a_last_address = 16383,
		ram_block3a_44.port_a_logical_ram_depth = 19200,
		ram_block3a_44.port_a_logical_ram_width = 24,
		ram_block3a_44.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_44.port_b_address_clock = "clock1",
		ram_block3a_44.port_b_address_width = 13,
		ram_block3a_44.port_b_data_in_clock = "clock1",
		ram_block3a_44.port_b_data_out_clear = "none",
		ram_block3a_44.port_b_data_width = 1,
		ram_block3a_44.port_b_first_address = 8192,
		ram_block3a_44.port_b_first_bit_number = 20,
		ram_block3a_44.port_b_last_address = 16383,
		ram_block3a_44.port_b_logical_ram_depth = 19200,
		ram_block3a_44.port_b_logical_ram_width = 24,
		ram_block3a_44.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_44.port_b_read_enable_clock = "clock1",
		ram_block3a_44.port_b_write_enable_clock = "clock1",
		ram_block3a_44.ram_block_type = "AUTO",
		ram_block3a_44.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_45
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[21]}),
	.portadataout(wire_ram_block3a_45portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[21]}),
	.portbdataout(wire_ram_block3a_45portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_45.clk0_core_clock_enable = "ena0",
		ram_block3a_45.clk0_input_clock_enable = "none",
		ram_block3a_45.clk0_output_clock_enable = "none",
		ram_block3a_45.clk1_core_clock_enable = "ena1",
		ram_block3a_45.clk1_input_clock_enable = "none",
		ram_block3a_45.connectivity_checking = "OFF",
		ram_block3a_45.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_45.init_file_layout = "port_a",
		ram_block3a_45.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_45.mem_init0 = 2048'h0C0183C0020C1300000073A8000BA20203A940060C007F004083580040001C140003F80801C300260440000000000010000003000000000004180027843C00000800000000000000000000400000003684020000000000000000000000100100160000368400000000100000410080080010E0000100007685200FF000080700202390000407FC90004B80B604043CF8103FFF2FF03F8000000FB70000BF80960400780C027E3D0F802E4000001D0D80407F40160401808E00C8000024000800003C0040006884160401810701C2000020208000002084A000C79216001280138200000000208024024423300087A01504020002870000002024A10000400190,
		ram_block3a_45.mem_init1 = 2048'h0080C0001034138009062821515404038C30000400A000080006019241026880515C04168C001C0C81B088A84102000041006420D77404068C001E040002882081000380010060205F7C04068C213E140001C02000222780000060207F7C14478D84BE002409B82000000BC003027000553E15068C10308081800202000103808000B00113BC1406AC1010040040A060200006800422802043E410268410000A104048200102000100E0004003E210068400000C00500000000100200040020007FC280694080028000000000801080204400100923E640E8C2000540030000002000004003042400DE4C04E0C0201A0001804000000C010001A0F000083E036,
		ram_block3a_45.mem_init2 = 2048'h001200079D8000E117D7BE0A8180001E810030B0081C0000ED8030721687DF8F8182000005800076003C0001E580201366032F2A8880008A01C0001FF83C0001CF8001316600360B99A8344200808013FA3E04084DC0E011C298711BCFA02C2201806029406C2380DD00A021471C650B88A0424201811008003C08405583300100A2700B88A100002180000802380A000D00280100C4300F888040040180800800780800091A2800030630A7C8A0800408808A0810980980010228601686700388A200040080800804380180850268004700000799A00004C0C0801200740382410228205764040708A0000401848000003408800102282047442407E9C01404,
		ram_block3a_45.mem_init3 = 2048'h9F40E01030D84E4387E024058500002000020280A7011B90300008018720113481808C40080404E6A7033DA020A4FC23C7A81070211087C00000027F850033A06084D863A3801D000200A0000044200005003708608804E387801C00004080100004200801063000608001E387901E0001000000010003000108BA007188088B878056140788C900000403644100FE00729F882387805FC00980F800010403F80D00FD81139FC12BAF8027E00180FF04101C03FD9D01FFE037BFBD2B87801BF02180FF84001403FF81803FE016EFFE7B87800178090097D44000015F858003D01783FE2B8780007C098001E40010009F8D8003E01774FF2B87A0011E018005F4,
		ram_block3a_45.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_45.operation_mode = "bidir_dual_port",
		ram_block3a_45.port_a_address_width = 13,
		ram_block3a_45.port_a_data_out_clear = "none",
		ram_block3a_45.port_a_data_out_clock = "clock0",
		ram_block3a_45.port_a_data_width = 1,
		ram_block3a_45.port_a_first_address = 8192,
		ram_block3a_45.port_a_first_bit_number = 21,
		ram_block3a_45.port_a_last_address = 16383,
		ram_block3a_45.port_a_logical_ram_depth = 19200,
		ram_block3a_45.port_a_logical_ram_width = 24,
		ram_block3a_45.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_45.port_b_address_clock = "clock1",
		ram_block3a_45.port_b_address_width = 13,
		ram_block3a_45.port_b_data_in_clock = "clock1",
		ram_block3a_45.port_b_data_out_clear = "none",
		ram_block3a_45.port_b_data_width = 1,
		ram_block3a_45.port_b_first_address = 8192,
		ram_block3a_45.port_b_first_bit_number = 21,
		ram_block3a_45.port_b_last_address = 16383,
		ram_block3a_45.port_b_logical_ram_depth = 19200,
		ram_block3a_45.port_b_logical_ram_width = 24,
		ram_block3a_45.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_45.port_b_read_enable_clock = "clock1",
		ram_block3a_45.port_b_write_enable_clock = "clock1",
		ram_block3a_45.ram_block_type = "AUTO",
		ram_block3a_45.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_46
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[22]}),
	.portadataout(wire_ram_block3a_46portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[22]}),
	.portbdataout(wire_ram_block3a_46portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_46.clk0_core_clock_enable = "ena0",
		ram_block3a_46.clk0_input_clock_enable = "none",
		ram_block3a_46.clk0_output_clock_enable = "none",
		ram_block3a_46.clk1_core_clock_enable = "ena1",
		ram_block3a_46.clk1_input_clock_enable = "none",
		ram_block3a_46.connectivity_checking = "OFF",
		ram_block3a_46.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_46.init_file_layout = "port_a",
		ram_block3a_46.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_46.mem_init0 = 2048'h03FF41FFFFFC1BEFFFFFF06FFFFE67FFFE3E5FD0037FFFFFFDFF3B7FFFBFF81FFFFFFFFFDFC1BFD00B7FFFFFFF5FFEFFFFFFFFEFFBFBF3FFFFFFFFD10BC1FFFFFFFEFFFFEFFFFFFFFFFFFFFFBFFF7FC00BFDFFFDF7FFFFB7FFFFFFFFFFFFFFFFF8FFFFC00BFFEFDF7FFFFBFEEFFBFFDBFFF71BFFFFDFFF4003FBF21FFF7FD8FFFFFC7FDD6FF803FFFFF06FC003BFC307FFC008F81FC83FFFFEF000FDFFC07BE00BFD9813FF8022F7BFCEBBFFCFE8067FFF80BFE00AFE0081FF1003F82FC0BFEFFFC800BFFF887FE00BFE81007E8201F83CC07FFFFFC080DFDE257BE00FFC8010FC0001D83EC07FFFFF84201FFF41FFF00FFC0001790001F83FC47BFFFF20003F,
		ram_block3a_46.mem_init1 = 2048'hDF01783FFBC81C405605D03FA06807F003D07A06FF21F037DFFA0E523E01909CA06007F203E0620FFF317897FFBE0F402E03943FA04007F003E06007FF83781FFFFC0C407E03903EA04007F003E14017FF80300FFFFA2CC03F03903D204007E103E48203FF88101FFFF800007F01801FE44207F403E03083FF81023FFDFD04407F00101BE00007B027F00803FF80207EFFFE0080FE80A01FF08003D00BE00007FFC0481FF9FE0000FF80003FE02207F40BF00007FFD0001FFFFF0020FB00023F70000FF41BF8000FFFC000FF7FFF0801DFE000FFF0000FF803F8005FFFF000FFFFFF80037FE0417FF8001FE803FF013FFFF801FFFFECC00F7BF803FFFA023FE0,
		ram_block3a_46.mem_init2 = 2048'hFFEE00046200001BF05001F006400001FE00304BBEE000001200300FB080007006420003FE000049FFC000001E00200EB0000AF20F000085FE4000200FD800013000410AB00001F016482C45FE00200E07C20508BA40E00F308C02F04A403E21FE016037FF8027803201E03EB03C06F007403C41FA00F027BDC00F804282D037F03E47F007415E03FE01F837FFC407807201D03EF0B807F007407E07F6017833BF9407C06319F03FB17803D14F40DE07FF017A37FBE404406E01D07BF0FA07F007427E07FF017837FF500E40BA01903FB07C05F016407C07FF417837FFC80CC23E01D03FB07807D007407A07FE05783FFFC807407E01D03BA07827F067406A07,
		ram_block3a_46.mem_init3 = 2048'hE080F00BC01C47B800003E067200F01FFFFC07801C80F84FD03E03F802406F37FE807FFFFFDC03C3D883D91DC01B9D5840486EFFFE113FFFFFFC05BFFA808FFF8039FF9920406DFFFF01F3F7FDF827FFFA80C8DF8037FB98804063FFF7417FFFEFF825FDFA86CBFF803FFE10005061FFDE017FBFDFFC00FFFE8845EF9026F750004030BFFE093F7FFFF8049F7E8001FBD220764000C0203FFE0107FBFFF80607F280207FB2203ED028400017CE0000FBFFE006024281001FF00000D00040180FFE00807BF7E805017E00003FF04001D000400007B600883BFFFC00C06A000907F0010FD000400000FE00021BFEEC00805200021F7410C1D004600101BE000409,
		ram_block3a_46.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_46.operation_mode = "bidir_dual_port",
		ram_block3a_46.port_a_address_width = 13,
		ram_block3a_46.port_a_data_out_clear = "none",
		ram_block3a_46.port_a_data_out_clock = "clock0",
		ram_block3a_46.port_a_data_width = 1,
		ram_block3a_46.port_a_first_address = 8192,
		ram_block3a_46.port_a_first_bit_number = 22,
		ram_block3a_46.port_a_last_address = 16383,
		ram_block3a_46.port_a_logical_ram_depth = 19200,
		ram_block3a_46.port_a_logical_ram_width = 24,
		ram_block3a_46.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_46.port_b_address_clock = "clock1",
		ram_block3a_46.port_b_address_width = 13,
		ram_block3a_46.port_b_data_in_clock = "clock1",
		ram_block3a_46.port_b_data_out_clear = "none",
		ram_block3a_46.port_b_data_width = 1,
		ram_block3a_46.port_b_first_address = 8192,
		ram_block3a_46.port_b_first_bit_number = 22,
		ram_block3a_46.port_b_last_address = 16383,
		ram_block3a_46.port_b_logical_ram_depth = 19200,
		ram_block3a_46.port_b_logical_ram_width = 24,
		ram_block3a_46.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_46.port_b_read_enable_clock = "clock1",
		ram_block3a_46.port_b_write_enable_clock = "clock1",
		ram_block3a_46.ram_block_type = "AUTO",
		ram_block3a_46.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_47
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[23]}),
	.portadataout(wire_ram_block3a_47portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[23]}),
	.portbdataout(wire_ram_block3a_47portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_47.clk0_core_clock_enable = "ena0",
		ram_block3a_47.clk0_input_clock_enable = "none",
		ram_block3a_47.clk0_output_clock_enable = "none",
		ram_block3a_47.clk1_core_clock_enable = "ena1",
		ram_block3a_47.clk1_input_clock_enable = "none",
		ram_block3a_47.connectivity_checking = "OFF",
		ram_block3a_47.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_47.init_file_layout = "port_a",
		ram_block3a_47.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_47.mem_init0 = 2048'h0FFF80FFFFFE13EFFFFFE01FFFFC1FFFFF08DFD00F7FFFFFFDFF7B7FFFBFFF9FFFFFFFFFDFFFBFF00F7FFFFFFF5FFEFFFFFFFFEFFBFBF3FFFFFFFFF10FFDFFFFFFFEFFFFEFFFFFFFFFFFFFFFBFFF7FF00FFFFFFDF7FFFFB7FFFFFFFFFFFFFFFFFEFFFFF00FFFEFDF7FFFFBFEEFFBFFDBFFF7FBFFFFDFFF7007FBFFFFFF7FDFFFFFFFFFDD6FFFFFFFFFFBEFF007BFFFFFFFFFFFFFFFFFBFFFFEFFB7FDFFFFFBF00FFDF83FFFFFFFF87FF1FBFFCFFE03FFFFFFFFF00EFFC08FFFE001F00FC03FEFFFF801FFFFE87FF00FFF01077F8201F03CE07FFFFFE0807FDEC57BF00FFF8013FE0001D01EE07FFFFFC4207FFFC17FF00FFE0001FF0001F03FE47BFFFF40003F,
		ram_block3a_47.mem_init1 = 2048'hDF81F01FFBFE17C0DF85F01FE03E03F00FF03A02FFA1F01FDFFC07D2FF81F09CE03E03F20FE03E0BFFB1F09FFFBC0740EF81F41FE03603F00FE03E03FF83F01FFFFC07C0FF81F01EE07E03F00FE13E13FF81F00FFFF827C0BF81F01D603E03E10FE4BC03FF89B01FFFFA03C0FF81F03FE43C03F40FE01C87FF80721FFDFF0780FF81F03BE03C03B02FE00007FF80405EFFFE0200FE80403FE09807F00FF00007FFC0483FF9FE0000FF80003FF02207F40FF0000FFFD0001FFFFE0021FB40027F700007F41FF8001FFFE0007F7FFF0801DFC0007FF0000FF80FF8007FFFE000FFFFFF80037FE0407FF8001FE80FFE017FFFF803FFFFECC0077BF001FFF8023FF0,
		ram_block3a_47.mem_init2 = 2048'hFFFE0007FF8000FBE0501FF00FE0000FFF00307BBEFE0002FF80307FA0800FF00FE2000BFF80003FFFFE0001FF80201FE00007F20FA00087FFC0003FFFFE0000FF80013BE00007F01FE81847FE80C03FFFFE0608FFC0403FE08807F04FE03C27FF80701FFFEE2380FF80F01FE01C03F00FE03E47FB81F00FBDFE0FC0D783F017E03C43F00FE11E07FF81F01FFFFE0780FF01F01FE0BE03F00FC07E03F781F01BBFFE07C0EB99F01FA13E03F14FE09E03FF81FA1FFBFE05C0EF81F07BF0BE03F00FE23E03FF81F01FFF7A07C0BF81F01FE03E01F01FE03C03FFC1F017FFFE07C2FF81F01FF03E03D00FE03A03FF85F01FFFFE07C0FF81F01BE03E23F06FC03E03,
		ram_block3a_47.mem_init3 = 2048'hFF80601BF00C47F00FE03E03F781F01FFFFE03C03F80F01FF01E03F007603FCFFF80F83FFFDE07E27F82FFFDF03F71704FE83EFFFF91BFFFFFFE07FFFF81BFFFF03DFFF12BE03DFFFF81F3F7FDFE27FFFF81FFDFF03FFFF08FE03FFFF7C1FFFFEFFE25FDFB87FBFFF03FFFF00FF03FFFDF817FBFDFFE03FFFF89FFEFE02EFFD00FE036BFFF89FF7FFFFE07FF7F81FFFBE23FFE600FE03FFFFF81FFFBFFFE07FFFF81FDFFA23FFFF02FE03FF7CF80FFFFFFFE07FFDF80FFFFE03FBDF00FE007FFFF807FFFF7FE03FFFF807FFFE05FFFF00FE000FFBF0087FFFFFE001FEF8007D7E000FFF00FE0003CFF8001FFFEFE008FDF8003FF6410BFF00FE0011FBF8004FD,
		ram_block3a_47.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_47.operation_mode = "bidir_dual_port",
		ram_block3a_47.port_a_address_width = 13,
		ram_block3a_47.port_a_data_out_clear = "none",
		ram_block3a_47.port_a_data_out_clock = "clock0",
		ram_block3a_47.port_a_data_width = 1,
		ram_block3a_47.port_a_first_address = 8192,
		ram_block3a_47.port_a_first_bit_number = 23,
		ram_block3a_47.port_a_last_address = 16383,
		ram_block3a_47.port_a_logical_ram_depth = 19200,
		ram_block3a_47.port_a_logical_ram_width = 24,
		ram_block3a_47.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_47.port_b_address_clock = "clock1",
		ram_block3a_47.port_b_address_width = 13,
		ram_block3a_47.port_b_data_in_clock = "clock1",
		ram_block3a_47.port_b_data_out_clear = "none",
		ram_block3a_47.port_b_data_width = 1,
		ram_block3a_47.port_b_first_address = 8192,
		ram_block3a_47.port_b_first_bit_number = 23,
		ram_block3a_47.port_b_last_address = 16383,
		ram_block3a_47.port_b_logical_ram_depth = 19200,
		ram_block3a_47.port_b_logical_ram_width = 24,
		ram_block3a_47.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_47.port_b_read_enable_clock = "clock1",
		ram_block3a_47.port_b_write_enable_clock = "clock1",
		ram_block3a_47.ram_block_type = "AUTO",
		ram_block3a_47.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_48
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block3a_48portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[0]}),
	.portbdataout(wire_ram_block3a_48portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_48.clk0_core_clock_enable = "ena0",
		ram_block3a_48.clk0_input_clock_enable = "none",
		ram_block3a_48.clk0_output_clock_enable = "none",
		ram_block3a_48.clk1_core_clock_enable = "ena1",
		ram_block3a_48.clk1_input_clock_enable = "none",
		ram_block3a_48.connectivity_checking = "OFF",
		ram_block3a_48.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_48.init_file_layout = "port_a",
		ram_block3a_48.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_48.mem_init0 = 2048'h1DD58750BEF0EDD9F31D6ABAF9790841EE1320348F9E06A47F5A86A1CC39BA2BFD9A3AF77E11E9ABF2407FBB232475EB2422F2894A85E959590A17023CC5146CE3D10D954D2DD720B66CF9F9A40CD0E7594999B94FF7E810926909D48BA0FE0CFDB0362EDFCF2C4FC5A0010892FF0ACDD49EF60F52F2CB95F2C2B039AD965CCE85FCA050078C730DFFCE553E5FC138E03BF63E218F22A0AC983EC04B7FEAE48FDE589C6B8BE37D4155E838F638EE12D70AF173ABE926D41DAC38A88159932CB7F5DA3AD1DF32CED47385FF1F7CBEE28C9CC1F43E5D024BC038D91F6B604D74D8F693288731ACF8BC3E5318F8A259780E27DB69B155AF3D92BF01FCD386605F8E,
		ram_block3a_48.mem_init1 = 768'hC73155FC72056D60468AC6AAF7A88F1B61A50DD7BBFB025CD3B1EA350BE054EE88113B577BE75EBE57A1A047CD83BB76F688CEB08B72263A5F2AC0B6902740120400000000000000005000E1ADCA76F26AA1BADB9ACB0C7D357A5123E31286B2,
		ram_block3a_48.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_48.operation_mode = "bidir_dual_port",
		ram_block3a_48.port_a_address_width = 12,
		ram_block3a_48.port_a_data_out_clear = "none",
		ram_block3a_48.port_a_data_out_clock = "clock0",
		ram_block3a_48.port_a_data_width = 1,
		ram_block3a_48.port_a_first_address = 16384,
		ram_block3a_48.port_a_first_bit_number = 0,
		ram_block3a_48.port_a_last_address = 19199,
		ram_block3a_48.port_a_logical_ram_depth = 19200,
		ram_block3a_48.port_a_logical_ram_width = 24,
		ram_block3a_48.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_48.port_b_address_clock = "clock1",
		ram_block3a_48.port_b_address_width = 12,
		ram_block3a_48.port_b_data_in_clock = "clock1",
		ram_block3a_48.port_b_data_out_clear = "none",
		ram_block3a_48.port_b_data_width = 1,
		ram_block3a_48.port_b_first_address = 16384,
		ram_block3a_48.port_b_first_bit_number = 0,
		ram_block3a_48.port_b_last_address = 19199,
		ram_block3a_48.port_b_logical_ram_depth = 19200,
		ram_block3a_48.port_b_logical_ram_width = 24,
		ram_block3a_48.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_48.port_b_read_enable_clock = "clock1",
		ram_block3a_48.port_b_write_enable_clock = "clock1",
		ram_block3a_48.ram_block_type = "AUTO",
		ram_block3a_48.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_49
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block3a_49portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[1]}),
	.portbdataout(wire_ram_block3a_49portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_49.clk0_core_clock_enable = "ena0",
		ram_block3a_49.clk0_input_clock_enable = "none",
		ram_block3a_49.clk0_output_clock_enable = "none",
		ram_block3a_49.clk1_core_clock_enable = "ena1",
		ram_block3a_49.clk1_input_clock_enable = "none",
		ram_block3a_49.connectivity_checking = "OFF",
		ram_block3a_49.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_49.init_file_layout = "port_a",
		ram_block3a_49.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_49.mem_init0 = 2048'hC74F592C85D7531A705F2F770BBC7A5D20346377689E0783DD3386E1CC18B2A703FA31F24E31BDA00C1EBEE7B71AC99BED010AF93E85FD19272E7C8000E5C86037CC2888BD2109F3388ED2F9BB509A6021A60038E9C57D907A703AD46B02DB209D63EC692F4BA39CEFA422887EDA7F4DF0B29E4F7EE803B046F846C0ED9657A67DD4B04881D633DE57E6F7982FD15B18E1C28D247FD0F002E0F967EAC59EE0B82447939B41D97E543E68FFFEFDEA86D9B7823DFA1B8155A9C21401003A41ED79C1623C3184A3527D6AB43B2A4AB83AE27F312EA6E830113A7F94027F486C64F1469778007F040EAA5ED860D59F9F5E9F104B0352CC218399BF7124F8767CE641,
		ram_block3a_49.mem_init1 = 768'h9EFC6217CFEF034026AFEADA711C7FE39CF45C455E4180460C318F14B0D3EC178E1929D107A35E2E41BFC154C233F36DF6BFC229607C00383FD72FFECC04401284000000000000000050007677486BF4C28C9F7DB5DA2C19F56A5DA5C5330F60,
		ram_block3a_49.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_49.operation_mode = "bidir_dual_port",
		ram_block3a_49.port_a_address_width = 12,
		ram_block3a_49.port_a_data_out_clear = "none",
		ram_block3a_49.port_a_data_out_clock = "clock0",
		ram_block3a_49.port_a_data_width = 1,
		ram_block3a_49.port_a_first_address = 16384,
		ram_block3a_49.port_a_first_bit_number = 1,
		ram_block3a_49.port_a_last_address = 19199,
		ram_block3a_49.port_a_logical_ram_depth = 19200,
		ram_block3a_49.port_a_logical_ram_width = 24,
		ram_block3a_49.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_49.port_b_address_clock = "clock1",
		ram_block3a_49.port_b_address_width = 12,
		ram_block3a_49.port_b_data_in_clock = "clock1",
		ram_block3a_49.port_b_data_out_clear = "none",
		ram_block3a_49.port_b_data_width = 1,
		ram_block3a_49.port_b_first_address = 16384,
		ram_block3a_49.port_b_first_bit_number = 1,
		ram_block3a_49.port_b_last_address = 19199,
		ram_block3a_49.port_b_logical_ram_depth = 19200,
		ram_block3a_49.port_b_logical_ram_width = 24,
		ram_block3a_49.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_49.port_b_read_enable_clock = "clock1",
		ram_block3a_49.port_b_write_enable_clock = "clock1",
		ram_block3a_49.ram_block_type = "AUTO",
		ram_block3a_49.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_50
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block3a_50portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[2]}),
	.portbdataout(wire_ram_block3a_50portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_50.clk0_core_clock_enable = "ena0",
		ram_block3a_50.clk0_input_clock_enable = "none",
		ram_block3a_50.clk0_output_clock_enable = "none",
		ram_block3a_50.clk1_core_clock_enable = "ena1",
		ram_block3a_50.clk1_input_clock_enable = "none",
		ram_block3a_50.connectivity_checking = "OFF",
		ram_block3a_50.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_50.init_file_layout = "port_a",
		ram_block3a_50.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_50.mem_init0 = 2048'hF7D7E430B477C31BF060CFF000C54F7DFE167CF4089E07906300691E33D842DFFFFBCC3358F1BD9BFFE000F1F500400012C002F97E05FEEEE7127C7FBC05C06789C00B8002C1FFF03E08DC066020F63FFE3F8031EFC427500105BDD4490CEB5DC203D63FF1B7A01FE7A133B8011F8CCDE78CC274C0048387FBB9F01BE597786E0265B04083C0825CD0170587F5C17819EFC2FFB408532C40B479282EC236E2C7F18010124FCB7F14002F0FA6E8EA06CA802FFD27E380181ACE1401E0045E1D0150E23FF5801BDF6397B41CDB4EB03AF2006C7FA6FC317BF8A8870E28426C551BC690780401380F68FB58FEED025F5610F64F13514409A59CA5BDEFA86A82FC9E,
		ram_block3a_50.mem_init1 = 768'hA6038C0FFFEF01BB05D0FA0677101A8B7CDE95D4C5FBFFBFDFCE708FBFC003FC58E139D1009FBE2B3FBFFDB77FC87C9FF6883DDFFF800007FFFFEF863C3E0012040000000000000000500020E6C3E7421AE0F79DDFC1B1E5DDEAB69803448DA6,
		ram_block3a_50.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_50.operation_mode = "bidir_dual_port",
		ram_block3a_50.port_a_address_width = 12,
		ram_block3a_50.port_a_data_out_clear = "none",
		ram_block3a_50.port_a_data_out_clock = "clock0",
		ram_block3a_50.port_a_data_width = 1,
		ram_block3a_50.port_a_first_address = 16384,
		ram_block3a_50.port_a_first_bit_number = 2,
		ram_block3a_50.port_a_last_address = 19199,
		ram_block3a_50.port_a_logical_ram_depth = 19200,
		ram_block3a_50.port_a_logical_ram_width = 24,
		ram_block3a_50.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_50.port_b_address_clock = "clock1",
		ram_block3a_50.port_b_address_width = 12,
		ram_block3a_50.port_b_data_in_clock = "clock1",
		ram_block3a_50.port_b_data_out_clear = "none",
		ram_block3a_50.port_b_data_width = 1,
		ram_block3a_50.port_b_first_address = 16384,
		ram_block3a_50.port_b_first_bit_number = 2,
		ram_block3a_50.port_b_last_address = 19199,
		ram_block3a_50.port_b_logical_ram_depth = 19200,
		ram_block3a_50.port_b_logical_ram_width = 24,
		ram_block3a_50.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_50.port_b_read_enable_clock = "clock1",
		ram_block3a_50.port_b_write_enable_clock = "clock1",
		ram_block3a_50.ram_block_type = "AUTO",
		ram_block3a_50.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_51
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block3a_51portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[3]}),
	.portbdataout(wire_ram_block3a_51portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_51.clk0_core_clock_enable = "ena0",
		ram_block3a_51.clk0_input_clock_enable = "none",
		ram_block3a_51.clk0_output_clock_enable = "none",
		ram_block3a_51.clk1_core_clock_enable = "ena1",
		ram_block3a_51.clk1_input_clock_enable = "none",
		ram_block3a_51.connectivity_checking = "OFF",
		ram_block3a_51.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_51.init_file_layout = "port_a",
		ram_block3a_51.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_51.mem_init0 = 2048'hCC27FF1EB7403CE40F800FF000027FFD3E08202FF7E1F896B47FEFFFFFE5FD0001800033480A423BFFFEFF17E8FEFDFBFFFFF90781BE4008183F03FFBCFF3F8B003F887DFFEE010FC1FFA0003FFF11FFFFC05FD16836B88FFB7A040B88EF0EC0BFFE2CFFFF435FFF687C00A7FFE31C338E7F00143EF30177FDA3CEFBE81F3ED1FFC4407E059F41843FF703FFFCD113F96832FFB3FFA7FD3FB03EA80A7FEEE03FF83F9FFBC8337F43FFCFFE9EBA8C26C07FB3FC5FFB3FC5B349EC01E3FF5FFD5E111C7FF17FF3DEBFEA4BEFF3C9703AF5FF1DFFBF9DC97BF8DFC74E3F719FF9F3495040037FBD0FF7C0F4FFFD3F3F565FD5E8FBB34BD18793BE3F87F702FCFA9E,
		ram_block3a_51.mem_init1 = 768'hDFFFFFFFFFEF0100F0007A02771DE67B033CE425BBFBFFFFDFFFFFBFBFC00004080139D1008315C8CFBFFDF7FFFBFFFFF6880000000000000200007DBE780012040000000000000000500017FC5020D57A909719603BC001E4FAF82E3C1D5C92,
		ram_block3a_51.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_51.operation_mode = "bidir_dual_port",
		ram_block3a_51.port_a_address_width = 12,
		ram_block3a_51.port_a_data_out_clear = "none",
		ram_block3a_51.port_a_data_out_clock = "clock0",
		ram_block3a_51.port_a_data_width = 1,
		ram_block3a_51.port_a_first_address = 16384,
		ram_block3a_51.port_a_first_bit_number = 3,
		ram_block3a_51.port_a_last_address = 19199,
		ram_block3a_51.port_a_logical_ram_depth = 19200,
		ram_block3a_51.port_a_logical_ram_width = 24,
		ram_block3a_51.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_51.port_b_address_clock = "clock1",
		ram_block3a_51.port_b_address_width = 12,
		ram_block3a_51.port_b_data_in_clock = "clock1",
		ram_block3a_51.port_b_data_out_clear = "none",
		ram_block3a_51.port_b_data_width = 1,
		ram_block3a_51.port_b_first_address = 16384,
		ram_block3a_51.port_b_first_bit_number = 3,
		ram_block3a_51.port_b_last_address = 19199,
		ram_block3a_51.port_b_logical_ram_depth = 19200,
		ram_block3a_51.port_b_logical_ram_width = 24,
		ram_block3a_51.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_51.port_b_read_enable_clock = "clock1",
		ram_block3a_51.port_b_write_enable_clock = "clock1",
		ram_block3a_51.ram_block_type = "AUTO",
		ram_block3a_51.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_52
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block3a_52portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[4]}),
	.portbdataout(wire_ram_block3a_52portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_52.clk0_core_clock_enable = "ena0",
		ram_block3a_52.clk0_input_clock_enable = "none",
		ram_block3a_52.clk0_output_clock_enable = "none",
		ram_block3a_52.clk1_core_clock_enable = "ena1",
		ram_block3a_52.clk1_input_clock_enable = "none",
		ram_block3a_52.connectivity_checking = "OFF",
		ram_block3a_52.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_52.init_file_layout = "port_a",
		ram_block3a_52.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_52.mem_init0 = 2048'h3C07FF4F05F7FFFFFFFFF02FFBFF884120FF7FFFFFFFFFA7037FEFFFFFFDFFFFFFFBFFEE3EFBFFBBFFFEFFF787FEFDFBFFFFFBFFFFBFFFFFFF3F7FFFBCFFFFEFE7FFB7FDFFEFFFFFFFFFFFFFFFFFFFFFFFFFDFF98FF7205FFB7C03DFF7EFF23DFFFC26FFFF82FFFB87FE271FFFF269FF81FFE24FFEFB00F7FE9FBEF7859E004FFFE401FE83DF881BFFE6F97FFCCB1BF587F60C0FFFD021FF8CFF07F9FFD31E7FF87FDFF7A7F08017FFA008FE04EF591BFFEC137FF0BFC5B7A7F1EC0BFFC0003FA5FE000DFF8C219FF3FFFFF7AFE6E607FF80201F20FA0106FF98317F6BFFF5F3AFDF8BF77F80903F51FE0102BF8049DFE3FFFFF7AFCF3863BF01FC9F1FFE0021,
		ram_block3a_52.mem_init1 = 768'hEA0000000200FFFBF7FFFA02771DFE04FFFF05D4D80000000000000400BFFFFFDEFEC62EFFFFFFF8A040000440002004037FFFFFFFFFAFBFFFFFEFFE0000001284000000000000000050000027C03F35039098FDFFFBFDFD05E73311FF42DF84,
		ram_block3a_52.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_52.operation_mode = "bidir_dual_port",
		ram_block3a_52.port_a_address_width = 12,
		ram_block3a_52.port_a_data_out_clear = "none",
		ram_block3a_52.port_a_data_out_clock = "clock0",
		ram_block3a_52.port_a_data_width = 1,
		ram_block3a_52.port_a_first_address = 16384,
		ram_block3a_52.port_a_first_bit_number = 4,
		ram_block3a_52.port_a_last_address = 19199,
		ram_block3a_52.port_a_logical_ram_depth = 19200,
		ram_block3a_52.port_a_logical_ram_width = 24,
		ram_block3a_52.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_52.port_b_address_clock = "clock1",
		ram_block3a_52.port_b_address_width = 12,
		ram_block3a_52.port_b_data_in_clock = "clock1",
		ram_block3a_52.port_b_data_out_clear = "none",
		ram_block3a_52.port_b_data_width = 1,
		ram_block3a_52.port_b_first_address = 16384,
		ram_block3a_52.port_b_first_bit_number = 4,
		ram_block3a_52.port_b_last_address = 19199,
		ram_block3a_52.port_b_logical_ram_depth = 19200,
		ram_block3a_52.port_b_logical_ram_width = 24,
		ram_block3a_52.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_52.port_b_read_enable_clock = "clock1",
		ram_block3a_52.port_b_write_enable_clock = "clock1",
		ram_block3a_52.ram_block_type = "AUTO",
		ram_block3a_52.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_53
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block3a_53portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[5]}),
	.portbdataout(wire_ram_block3a_53portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_53.clk0_core_clock_enable = "ena0",
		ram_block3a_53.clk0_input_clock_enable = "none",
		ram_block3a_53.clk0_output_clock_enable = "none",
		ram_block3a_53.clk1_core_clock_enable = "ena1",
		ram_block3a_53.clk1_input_clock_enable = "none",
		ram_block3a_53.connectivity_checking = "OFF",
		ram_block3a_53.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_53.init_file_layout = "port_a",
		ram_block3a_53.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_53.mem_init0 = 2048'h03F800E103F7FFFFFFFFFFFFFBFFFFFDFEFF7FFFFFFFFF90837FEFFFFFFDFFFFFFFBFFFF7EFBFFBBFFFEFFF187FEFDFBFFFFFBFFFFBFFFFFFF3F7FFFBCFFFFE88FFFBFFDFFEFFFFFFFFFFFFFFFFFFFFFFFFFDFF08FF7FFDFFB7FBFDFFFEFFFFDFFFFDEFFFFFFFFF88FFF03FFFFFF6FFFFFFFFF7FFEFC8BF7FF4E7EF08D9E007FFFFC01FEC3DFE817FFFE01FFFFC13BF08FF60C1FFFF021FF80FFE00FFFE200FFFF001FF28FF00007FFE008FE81EF8001FFC0107FF8000DB08FF00003FF80007F80FE8001FFE0003FFE0007F28FF0220FFF80203F01FB0100FF80003F780C45F08FD018037F80001F08FF0000BF80401FF84807F08FC11807BF81E4BF5AFE0200,
		ram_block3a_53.mem_init1 = 768'h0800000002000100000006FE89E001FFFFFFF82F000000000000000400800004080000000083140B200000044000200402080000000000000200000700000012040000000000000000500000241FFF8003EF70120000000105FFDC00003FDF80,
		ram_block3a_53.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_53.operation_mode = "bidir_dual_port",
		ram_block3a_53.port_a_address_width = 12,
		ram_block3a_53.port_a_data_out_clear = "none",
		ram_block3a_53.port_a_data_out_clock = "clock0",
		ram_block3a_53.port_a_data_width = 1,
		ram_block3a_53.port_a_first_address = 16384,
		ram_block3a_53.port_a_first_bit_number = 5,
		ram_block3a_53.port_a_last_address = 19199,
		ram_block3a_53.port_a_logical_ram_depth = 19200,
		ram_block3a_53.port_a_logical_ram_width = 24,
		ram_block3a_53.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_53.port_b_address_clock = "clock1",
		ram_block3a_53.port_b_address_width = 12,
		ram_block3a_53.port_b_data_in_clock = "clock1",
		ram_block3a_53.port_b_data_out_clear = "none",
		ram_block3a_53.port_b_data_width = 1,
		ram_block3a_53.port_b_first_address = 16384,
		ram_block3a_53.port_b_first_bit_number = 5,
		ram_block3a_53.port_b_last_address = 19199,
		ram_block3a_53.port_b_logical_ram_depth = 19200,
		ram_block3a_53.port_b_logical_ram_width = 24,
		ram_block3a_53.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_53.port_b_read_enable_clock = "clock1",
		ram_block3a_53.port_b_write_enable_clock = "clock1",
		ram_block3a_53.ram_block_type = "AUTO",
		ram_block3a_53.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_54
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block3a_54portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[6]}),
	.portbdataout(wire_ram_block3a_54portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_54.clk0_core_clock_enable = "ena0",
		ram_block3a_54.clk0_input_clock_enable = "none",
		ram_block3a_54.clk0_output_clock_enable = "none",
		ram_block3a_54.clk1_core_clock_enable = "ena1",
		ram_block3a_54.clk1_input_clock_enable = "none",
		ram_block3a_54.connectivity_checking = "OFF",
		ram_block3a_54.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_54.init_file_layout = "port_a",
		ram_block3a_54.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_54.mem_init0 = 2048'hFFFFFF8006400000000000200000084120002024008000A0840000000000000001800022080000000000000108004000000000010004400800020000000500100800000000000100000880002000102000000018080420000000000000000200800004280102000808200100000398018000034400010000401100088816004000400040438000001002010004C1500808060C20081020000138000C400200800000100A0800001000200886008800020000104200000008080000000000004000000001000000000200000A08102200004020068001010008800028480C46080830000001000020C7500000824060000044011808211C04A401C480E7000180,
		ram_block3a_54.mem_init1 = 768'h0400000002000100000002020100000000040014100000000000000400800004080000000083140820000004400020040208000000000000020000060000001204000000000000000050000024002000C2FFFFFFFFFBFDFDF822100000000076,
		ram_block3a_54.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_54.operation_mode = "bidir_dual_port",
		ram_block3a_54.port_a_address_width = 12,
		ram_block3a_54.port_a_data_out_clear = "none",
		ram_block3a_54.port_a_data_out_clock = "clock0",
		ram_block3a_54.port_a_data_width = 1,
		ram_block3a_54.port_a_first_address = 16384,
		ram_block3a_54.port_a_first_bit_number = 6,
		ram_block3a_54.port_a_last_address = 19199,
		ram_block3a_54.port_a_logical_ram_depth = 19200,
		ram_block3a_54.port_a_logical_ram_width = 24,
		ram_block3a_54.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_54.port_b_address_clock = "clock1",
		ram_block3a_54.port_b_address_width = 12,
		ram_block3a_54.port_b_data_in_clock = "clock1",
		ram_block3a_54.port_b_data_out_clear = "none",
		ram_block3a_54.port_b_data_width = 1,
		ram_block3a_54.port_b_first_address = 16384,
		ram_block3a_54.port_b_first_bit_number = 6,
		ram_block3a_54.port_b_last_address = 19199,
		ram_block3a_54.port_b_logical_ram_depth = 19200,
		ram_block3a_54.port_b_logical_ram_width = 24,
		ram_block3a_54.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_54.port_b_read_enable_clock = "clock1",
		ram_block3a_54.port_b_write_enable_clock = "clock1",
		ram_block3a_54.ram_block_type = "AUTO",
		ram_block3a_54.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_55
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block3a_55portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[7]}),
	.portbdataout(wire_ram_block3a_55portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_55.clk0_core_clock_enable = "ena0",
		ram_block3a_55.clk0_input_clock_enable = "none",
		ram_block3a_55.clk0_output_clock_enable = "none",
		ram_block3a_55.clk1_core_clock_enable = "ena1",
		ram_block3a_55.clk1_input_clock_enable = "none",
		ram_block3a_55.connectivity_checking = "OFF",
		ram_block3a_55.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_55.init_file_layout = "port_a",
		ram_block3a_55.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_55.mem_init0 = 2048'hFFFFFFC083F7FFFFFFFFFFFFFBFFFFFDFEFF7FFFFFFFFFA0077FEFFFFFFDFFFFFFFBFFFF7EFBFFBBFFFEFFF107FEFDFBFFFFFBFFFFBFFFFFFF3F7FFFBCFFFFF007FFBFFDFFEFFFFFFFFFFFFFFFFFFFFFFFFFDFF00FF7FFDFFB7FBFDFFFEFFFFDFFFFFEFFFFFFFFF807FF00FFFFFE0FFFFFFFFC3FFEFE03F7FFE0FEF0859E003FFFF801FE81DFF00FFFFA00FFFFC13BF007F20C1FFFE020FF81FFC00BFFF2007FFE001FF207F80007FFC008FE81EF8001FFE0103FF8000DB007F0000BFFC0003F81FE0001FFC0003FFA0007F20FE02207FF80203F81FA0100FFC0003F700C43F007F000077F80001F81FE00003F80001FF04003F007E13C03BF81E49FFFFE0300,
		ram_block3a_55.mem_init1 = 768'h000000000200010000000202010000000004000F000000000000000400800004080000000083140F0000000440002004020800000000000002000005400000120400000000000000005000002400200103FFFFFFFFFBFDFDFDFFFFFFFF7FDFF6,
		ram_block3a_55.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_55.operation_mode = "bidir_dual_port",
		ram_block3a_55.port_a_address_width = 12,
		ram_block3a_55.port_a_data_out_clear = "none",
		ram_block3a_55.port_a_data_out_clock = "clock0",
		ram_block3a_55.port_a_data_width = 1,
		ram_block3a_55.port_a_first_address = 16384,
		ram_block3a_55.port_a_first_bit_number = 7,
		ram_block3a_55.port_a_last_address = 19199,
		ram_block3a_55.port_a_logical_ram_depth = 19200,
		ram_block3a_55.port_a_logical_ram_width = 24,
		ram_block3a_55.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_55.port_b_address_clock = "clock1",
		ram_block3a_55.port_b_address_width = 12,
		ram_block3a_55.port_b_data_in_clock = "clock1",
		ram_block3a_55.port_b_data_out_clear = "none",
		ram_block3a_55.port_b_data_width = 1,
		ram_block3a_55.port_b_first_address = 16384,
		ram_block3a_55.port_b_first_bit_number = 7,
		ram_block3a_55.port_b_last_address = 19199,
		ram_block3a_55.port_b_logical_ram_depth = 19200,
		ram_block3a_55.port_b_logical_ram_width = 24,
		ram_block3a_55.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_55.port_b_read_enable_clock = "clock1",
		ram_block3a_55.port_b_write_enable_clock = "clock1",
		ram_block3a_55.ram_block_type = "AUTO",
		ram_block3a_55.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_56
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[8]}),
	.portadataout(wire_ram_block3a_56portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[8]}),
	.portbdataout(wire_ram_block3a_56portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_56.clk0_core_clock_enable = "ena0",
		ram_block3a_56.clk0_input_clock_enable = "none",
		ram_block3a_56.clk0_output_clock_enable = "none",
		ram_block3a_56.clk1_core_clock_enable = "ena1",
		ram_block3a_56.clk1_input_clock_enable = "none",
		ram_block3a_56.connectivity_checking = "OFF",
		ram_block3a_56.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_56.init_file_layout = "port_a",
		ram_block3a_56.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_56.mem_init0 = 2048'hD4CC876F1CF0EA2718A6CABACB1BAC4D30A663248F9E07B2C74C07E1C87849895FC307E35AE3E98BF2407E49A720746B2F165B8DAF36C83FA23A02023CE5140571D32C954C0F5FA6E2DBBB467DCD90E7595999187BF4A890936D00CCA0609EA9F5B0C62EDF9B2C7E31A6308892F69CDDD64FB837D2FD4295F347B04AD596642E85E4D8C0018543013FF3B97E5FEB10DCEBC66F918F03B5E8BE394EF97FE686AFDC275CBF7F9A2251578839A6B9E951C40AE2D12BE0191CBEFC214D6959173D5660005835DF50B6B45E5A0BE298B022C09C9922A7CDF8196EB8AE7D2B779EECE18EB3A727318DE8A867D21A38221D785E1F6EABD2B58F3E44BF5BD4F326003EAE,
		ram_block3a_56.mem_init1 = 768'h0C2BBE2C524A074951A1AE7245FC566DD0D53425D7FBDBFA8D70668DADAD009518EDE6E886CB36582D87DD966D0A2296E6B9FFD760840795B6B7CFCF760F2812840000000401270A06D04174B6CE332076DA92FF9EB180D1B533551172378814,
		ram_block3a_56.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_56.operation_mode = "bidir_dual_port",
		ram_block3a_56.port_a_address_width = 12,
		ram_block3a_56.port_a_data_out_clear = "none",
		ram_block3a_56.port_a_data_out_clock = "clock0",
		ram_block3a_56.port_a_data_width = 1,
		ram_block3a_56.port_a_first_address = 16384,
		ram_block3a_56.port_a_first_bit_number = 8,
		ram_block3a_56.port_a_last_address = 19199,
		ram_block3a_56.port_a_logical_ram_depth = 19200,
		ram_block3a_56.port_a_logical_ram_width = 24,
		ram_block3a_56.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_56.port_b_address_clock = "clock1",
		ram_block3a_56.port_b_address_width = 12,
		ram_block3a_56.port_b_data_in_clock = "clock1",
		ram_block3a_56.port_b_data_out_clear = "none",
		ram_block3a_56.port_b_data_width = 1,
		ram_block3a_56.port_b_first_address = 16384,
		ram_block3a_56.port_b_first_bit_number = 8,
		ram_block3a_56.port_b_last_address = 19199,
		ram_block3a_56.port_b_logical_ram_depth = 19200,
		ram_block3a_56.port_b_logical_ram_width = 24,
		ram_block3a_56.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_56.port_b_read_enable_clock = "clock1",
		ram_block3a_56.port_b_write_enable_clock = "clock1",
		ram_block3a_56.ram_block_type = "AUTO",
		ram_block3a_56.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_57
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[9]}),
	.portadataout(wire_ram_block3a_57portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[9]}),
	.portbdataout(wire_ram_block3a_57portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_57.clk0_core_clock_enable = "ena0",
		ram_block3a_57.clk0_input_clock_enable = "none",
		ram_block3a_57.clk0_output_clock_enable = "none",
		ram_block3a_57.clk1_core_clock_enable = "ena1",
		ram_block3a_57.clk1_input_clock_enable = "none",
		ram_block3a_57.connectivity_checking = "OFF",
		ram_block3a_57.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_57.init_file_layout = "port_a",
		ram_block3a_57.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_57.mem_init0 = 2048'h30B8A6FCF8672DDB670691773B062DEDEEF160FC97E1F9A07243E81E3785F0079FD90BFF6AE1F5BBF3E043C524E0746011E8FA053F3DFDBFBA03037FBC3F3794D433947543E671063D5DF2FFE0AE35BFDE59DF59AA37A04F800F39CC37EFDFF4E29D2EBED1BA5C5D647D2EF781276D3DF2FF9A24401D8147F8CCB879C81F08798268D07253DF6650F82EB4E7D5E1D0F96A321E8B88363F3B7EFF89ABFA73F867D91F14EBFE7BA333C1870F8641ED3F83487FD1C7E22790A97DF1E18BC54E0D08C07A20197B6CBD628721C83F5954EE95805C3F9F5C00FBEA08DD2D28400D632BC973E45B0119FFE207F09CE5A2D56180EEDE793AF3FF9270A41FCF802BF23D4B,
		ram_block3a_57.mem_init1 = 768'h4D0801E2D26A1FD8E32006B67B101FB78D37549C15FBC2008C807F3DA3A307F6CE0DF0F442B7FF8832182016ED003895160F07F7CF1FA03276BFCF4C6D7C101284000000000098F001540197BE9BF00107AB15F4AFF2F4E5C4EA50D10B378744,
		ram_block3a_57.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_57.operation_mode = "bidir_dual_port",
		ram_block3a_57.port_a_address_width = 12,
		ram_block3a_57.port_a_data_out_clear = "none",
		ram_block3a_57.port_a_data_out_clock = "clock0",
		ram_block3a_57.port_a_data_width = 1,
		ram_block3a_57.port_a_first_address = 16384,
		ram_block3a_57.port_a_first_bit_number = 9,
		ram_block3a_57.port_a_last_address = 19199,
		ram_block3a_57.port_a_logical_ram_depth = 19200,
		ram_block3a_57.port_a_logical_ram_width = 24,
		ram_block3a_57.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_57.port_b_address_clock = "clock1",
		ram_block3a_57.port_b_address_width = 12,
		ram_block3a_57.port_b_data_in_clock = "clock1",
		ram_block3a_57.port_b_data_out_clear = "none",
		ram_block3a_57.port_b_data_width = 1,
		ram_block3a_57.port_b_first_address = 16384,
		ram_block3a_57.port_b_first_bit_number = 9,
		ram_block3a_57.port_b_last_address = 19199,
		ram_block3a_57.port_b_logical_ram_depth = 19200,
		ram_block3a_57.port_b_logical_ram_width = 24,
		ram_block3a_57.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_57.port_b_read_enable_clock = "clock1",
		ram_block3a_57.port_b_write_enable_clock = "clock1",
		ram_block3a_57.ram_block_type = "AUTO",
		ram_block3a_57.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_58
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[10]}),
	.portadataout(wire_ram_block3a_58portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[10]}),
	.portbdataout(wire_ram_block3a_58portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_58.clk0_core_clock_enable = "ena0",
		ram_block3a_58.clk0_input_clock_enable = "none",
		ram_block3a_58.clk0_output_clock_enable = "none",
		ram_block3a_58.clk1_core_clock_enable = "ena1",
		ram_block3a_58.clk1_input_clock_enable = "none",
		ram_block3a_58.connectivity_checking = "OFF",
		ram_block3a_58.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_58.init_file_layout = "port_a",
		ram_block3a_58.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_58.mem_init0 = 2048'hC76F42CF0C57EFFCFFF9602FFB00DD6D3EE97FFC9FFFFEA085400000000000001FC103FE6AE1FD800C0043BD15E074600000FA053F0441BFA2037F00003FF7FC99F39CF540078F063F2883FFE08FD3A020665F789DF6A49F800ABFCC7D00125DE09FD4A92107FC6817FE334F803A7EFDE5000647C0194BC042B24864B59F23B7804828F04580080FF82ABBE025CB38E495F60CBF8863FC3849B90F9AF84B05A0293F5CEE81F05C07C1A7FEE6AA89004CC84CD2E201BF80A483FC0C0BC14FFD202502C00BFB68BD8106FFD426AFE6261B803DBF079E001BE628D42C2875FFFE303FFC1B87011CFFB09CD19F22A22468D011F9EF7987C9678CA5DDB7A043003969,
		ram_block3a_58.mem_init1 = 768'h84F7FFE12385FFC23360FE327FE01D7083C59D6C9FFBC2008C007FBDA0DF000C080DFF0FFE831FFA98000016ED00389403FF0008001FAFB00B4020CF4239A0128400000000000000005000B77C5C7741EB9A7C942E0A81011D7298D6C67F8D82,
		ram_block3a_58.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_58.operation_mode = "bidir_dual_port",
		ram_block3a_58.port_a_address_width = 12,
		ram_block3a_58.port_a_data_out_clear = "none",
		ram_block3a_58.port_a_data_out_clock = "clock0",
		ram_block3a_58.port_a_data_width = 1,
		ram_block3a_58.port_a_first_address = 16384,
		ram_block3a_58.port_a_first_bit_number = 10,
		ram_block3a_58.port_a_last_address = 19199,
		ram_block3a_58.port_a_logical_ram_depth = 19200,
		ram_block3a_58.port_a_logical_ram_width = 24,
		ram_block3a_58.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_58.port_b_address_clock = "clock1",
		ram_block3a_58.port_b_address_width = 12,
		ram_block3a_58.port_b_data_in_clock = "clock1",
		ram_block3a_58.port_b_data_out_clear = "none",
		ram_block3a_58.port_b_data_width = 1,
		ram_block3a_58.port_b_first_address = 16384,
		ram_block3a_58.port_b_first_bit_number = 10,
		ram_block3a_58.port_b_last_address = 19199,
		ram_block3a_58.port_b_logical_ram_depth = 19200,
		ram_block3a_58.port_b_logical_ram_width = 24,
		ram_block3a_58.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_58.port_b_read_enable_clock = "clock1",
		ram_block3a_58.port_b_write_enable_clock = "clock1",
		ram_block3a_58.ram_block_type = "AUTO",
		ram_block3a_58.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_59
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[11]}),
	.portadataout(wire_ram_block3a_59portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[11]}),
	.portbdataout(wire_ram_block3a_59portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_59.clk0_core_clock_enable = "ena0",
		ram_block3a_59.clk0_input_clock_enable = "none",
		ram_block3a_59.clk0_output_clock_enable = "none",
		ram_block3a_59.clk1_core_clock_enable = "ena1",
		ram_block3a_59.clk1_input_clock_enable = "none",
		ram_block3a_59.connectivity_checking = "OFF",
		ram_block3a_59.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_59.init_file_layout = "port_a",
		ram_block3a_59.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_59.mem_init0 = 2048'h33F0022E00F7EFFFFFFFFFFFFB00FDEDFEE17FFC9FFFFF81CB400000000000001FC103FF6AE1FD80000043E517E074600000FA053F0441BFA2037F00003FF7E82FF3A3F54007FF063F0883FFE08FFFA0007FDF700FF7E7DF800FBBCC43001A3DE09DD6A801BEFC6887FD001F803E9BFDF1003F6FC01582C0425A3860859F62BF8071F1700780325BF822466007C178E087F20C878877FDF885B9486DF85A02E00EFF1CEA87F80017C1A7FFE64788A01BC810D16200BF98A887F80003C18FFDA0C0024005FB60BCC013FFD02A8FC8221380FDBF277C021BE028C46C687BFFEC288FD03807011D0F803BD29F2022E4004023E7E97407F13A0CA59FEF90FE023C08,
		ram_block3a_59.mem_init1 = 768'hE5FFFFE00200013BF35F82CE81001CF07FC619F6CBFBC2008C007FBDA080FFFFDEF2000001FFFFEF88000016ED0038940208FFFFFFE0000FFFFFEFCF627E40120400000000000000005000773F93EF23E2F5FBFF4E010001E4F2DF863D228344,
		ram_block3a_59.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_59.operation_mode = "bidir_dual_port",
		ram_block3a_59.port_a_address_width = 12,
		ram_block3a_59.port_a_data_out_clear = "none",
		ram_block3a_59.port_a_data_out_clock = "clock0",
		ram_block3a_59.port_a_data_width = 1,
		ram_block3a_59.port_a_first_address = 16384,
		ram_block3a_59.port_a_first_bit_number = 11,
		ram_block3a_59.port_a_last_address = 19199,
		ram_block3a_59.port_a_logical_ram_depth = 19200,
		ram_block3a_59.port_a_logical_ram_width = 24,
		ram_block3a_59.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_59.port_b_address_clock = "clock1",
		ram_block3a_59.port_b_address_width = 12,
		ram_block3a_59.port_b_data_in_clock = "clock1",
		ram_block3a_59.port_b_data_out_clear = "none",
		ram_block3a_59.port_b_data_width = 1,
		ram_block3a_59.port_b_first_address = 16384,
		ram_block3a_59.port_b_first_bit_number = 11,
		ram_block3a_59.port_b_last_address = 19199,
		ram_block3a_59.port_b_logical_ram_depth = 19200,
		ram_block3a_59.port_b_logical_ram_width = 24,
		ram_block3a_59.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_59.port_b_read_enable_clock = "clock1",
		ram_block3a_59.port_b_write_enable_clock = "clock1",
		ram_block3a_59.ram_block_type = "AUTO",
		ram_block3a_59.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_60
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[12]}),
	.portadataout(wire_ram_block3a_60portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[12]}),
	.portbdataout(wire_ram_block3a_60portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_60.clk0_core_clock_enable = "ena0",
		ram_block3a_60.clk0_input_clock_enable = "none",
		ram_block3a_60.clk0_output_clock_enable = "none",
		ram_block3a_60.clk1_core_clock_enable = "ena1",
		ram_block3a_60.clk1_input_clock_enable = "none",
		ram_block3a_60.connectivity_checking = "OFF",
		ram_block3a_60.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_60.init_file_layout = "port_a",
		ram_block3a_60.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_60.mem_init0 = 2048'hF000025FB2F7EFFFFFFFFFFFFB00FDEDFEE17FFC9FFFFFB137400000000000001FC103FF6AE1FD80000043E56FE074600000FA053F0441BFA2037F00003FF7ECE7F3BFF54007FF063F0883FFE08FFFA0007FDF78EFF7385F800C07CC7F001FFDE09E0EA801C3FC6CEFFE27BF80336DFD8F00225FC01901C0433E786CED9E1C0F806001F00380499FF833F8E004DB18ECEFF6FF3F885021F83CB9A7FBF877FE60087F5CE6EFF3FF57C1E808E6BC895FDBC84F3F620BBF80A4EFF5EDEBC1900060B4023FFDFB1F43A01BFFD026EFD6FEE3808060A7A103611E289B13686BFFE420EFDFCBF70120904091D261DFA29B1FC037F7ED74E7CFBDF0A521FCE01F02C2B7,
		ram_block3a_60.mem_init1 = 768'h0800001FFFEFFFFBF37F820201001C0FFFC7E1D518003DFF53FF80061FFFFFFFDEFFFFFFFFFFFFF827FFFDE552FBE76FF7FFFFFFFFFFAFBFFFFFEFCE5C000012840000000000000000500000E7803FE19B901FF40E000001F832FCC6001F8336,
		ram_block3a_60.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_60.operation_mode = "bidir_dual_port",
		ram_block3a_60.port_a_address_width = 12,
		ram_block3a_60.port_a_data_out_clear = "none",
		ram_block3a_60.port_a_data_out_clock = "clock0",
		ram_block3a_60.port_a_data_width = 1,
		ram_block3a_60.port_a_first_address = 16384,
		ram_block3a_60.port_a_first_bit_number = 12,
		ram_block3a_60.port_a_last_address = 19199,
		ram_block3a_60.port_a_logical_ram_depth = 19200,
		ram_block3a_60.port_a_logical_ram_width = 24,
		ram_block3a_60.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_60.port_b_address_clock = "clock1",
		ram_block3a_60.port_b_address_width = 12,
		ram_block3a_60.port_b_data_in_clock = "clock1",
		ram_block3a_60.port_b_data_out_clear = "none",
		ram_block3a_60.port_b_data_width = 1,
		ram_block3a_60.port_b_first_address = 16384,
		ram_block3a_60.port_b_first_bit_number = 12,
		ram_block3a_60.port_b_last_address = 19199,
		ram_block3a_60.port_b_logical_ram_depth = 19200,
		ram_block3a_60.port_b_logical_ram_width = 24,
		ram_block3a_60.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_60.port_b_read_enable_clock = "clock1",
		ram_block3a_60.port_b_write_enable_clock = "clock1",
		ram_block3a_60.ram_block_type = "AUTO",
		ram_block3a_60.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_61
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[13]}),
	.portadataout(wire_ram_block3a_61portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[13]}),
	.portbdataout(wire_ram_block3a_61portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_61.clk0_core_clock_enable = "ena0",
		ram_block3a_61.clk0_input_clock_enable = "none",
		ram_block3a_61.clk0_output_clock_enable = "none",
		ram_block3a_61.clk1_core_clock_enable = "ena1",
		ram_block3a_61.clk1_input_clock_enable = "none",
		ram_block3a_61.connectivity_checking = "OFF",
		ram_block3a_61.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_61.init_file_layout = "port_a",
		ram_block3a_61.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_61.mem_init0 = 2048'h0FFFFDE106F7EFFFFFFFFFFFFB00FDEDFEE17FFC9FFFFF9683400000000000001FC103FF6AE1FD80000043E307E074600000FA053F0441BFA2037F00003FF7EB8FF3BFF54007FF063F0883FFE08FFFA0007FDF718FF7FFDF800FBFCC7F001FFDE09FFEA801FFFC6B8FFF03FF803F6FFDFF003F7FC01E8BC043CFF8638D9E003F807801F043806817F83A00E007C138E18FF60C1F887021F800B9E00FF86200E00F009CE38FF00007C1E008E681898001C8601062080048A38FF00003C1C0006081028001FB6000201E0028238FD0220B808020270103010028800028780C54238FD018030100002048D30000A28000003840157387C11804A581E4A05A020200,
		ram_block3a_61.mem_init1 = 768'h0A0000000200010004807EFEFFFDE3FFFFC7FC2F000000000000000400800004080000000083140B200000044000200402080000000000000200003740000012040000000000000000500000245FFF9483EFF01BF1FBFDFD0032FF39FF7F8300,
		ram_block3a_61.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_61.operation_mode = "bidir_dual_port",
		ram_block3a_61.port_a_address_width = 12,
		ram_block3a_61.port_a_data_out_clear = "none",
		ram_block3a_61.port_a_data_out_clock = "clock0",
		ram_block3a_61.port_a_data_width = 1,
		ram_block3a_61.port_a_first_address = 16384,
		ram_block3a_61.port_a_first_bit_number = 13,
		ram_block3a_61.port_a_last_address = 19199,
		ram_block3a_61.port_a_logical_ram_depth = 19200,
		ram_block3a_61.port_a_logical_ram_width = 24,
		ram_block3a_61.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_61.port_b_address_clock = "clock1",
		ram_block3a_61.port_b_address_width = 12,
		ram_block3a_61.port_b_data_in_clock = "clock1",
		ram_block3a_61.port_b_data_out_clear = "none",
		ram_block3a_61.port_b_data_width = 1,
		ram_block3a_61.port_b_first_address = 16384,
		ram_block3a_61.port_b_first_bit_number = 13,
		ram_block3a_61.port_b_last_address = 19199,
		ram_block3a_61.port_b_logical_ram_depth = 19200,
		ram_block3a_61.port_b_logical_ram_width = 24,
		ram_block3a_61.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_61.port_b_read_enable_clock = "clock1",
		ram_block3a_61.port_b_write_enable_clock = "clock1",
		ram_block3a_61.ram_block_type = "AUTO",
		ram_block3a_61.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_62
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[14]}),
	.portadataout(wire_ram_block3a_62portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[14]}),
	.portbdataout(wire_ram_block3a_62portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_62.clk0_core_clock_enable = "ena0",
		ram_block3a_62.clk0_input_clock_enable = "none",
		ram_block3a_62.clk0_output_clock_enable = "none",
		ram_block3a_62.clk1_core_clock_enable = "ena1",
		ram_block3a_62.clk1_input_clock_enable = "none",
		ram_block3a_62.connectivity_checking = "OFF",
		ram_block3a_62.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_62.init_file_layout = "port_a",
		ram_block3a_62.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_62.mem_init0 = 2048'hFFFFFF80074010000000002000FF0A51201E2027608000A0843FEFFFFFFDFFFFE1BAFC221C1A023BFFFEBC11881EC99BFFFF01FBC0BFFE485D3E00FFBCC50810080C0008BFE801F9C0FFFC003F70107FFF800098080420007B70001380EFE2009F60047FFF020398082001007FC3980380FFC3443EE10037FC110698881600007FC4004EC3DF800017C6001FFCC1531808060C207F902007817E000C4782009FF000131A080000103E20089E00EE00023780105FF0000518080000003E00005F00FC00010480001FE20007DA083022047F40201E80F90100DF80003F480C47D8083000007F80003FC77C00009F40201FC04C039800211C07BE01C49FE7FC0180,
		ram_block3a_62.mem_init1 = 768'h04000000020001000000020201000000003C001410000000000000040080000408000000008314082000000440002004020800000000000002000006400000120400000000000000005000002400200042FFFFFFFFFBFDFDFDEF100000005CF6,
		ram_block3a_62.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_62.operation_mode = "bidir_dual_port",
		ram_block3a_62.port_a_address_width = 12,
		ram_block3a_62.port_a_data_out_clear = "none",
		ram_block3a_62.port_a_data_out_clock = "clock0",
		ram_block3a_62.port_a_data_width = 1,
		ram_block3a_62.port_a_first_address = 16384,
		ram_block3a_62.port_a_first_bit_number = 14,
		ram_block3a_62.port_a_last_address = 19199,
		ram_block3a_62.port_a_logical_ram_depth = 19200,
		ram_block3a_62.port_a_logical_ram_width = 24,
		ram_block3a_62.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_62.port_b_address_clock = "clock1",
		ram_block3a_62.port_b_address_width = 12,
		ram_block3a_62.port_b_data_in_clock = "clock1",
		ram_block3a_62.port_b_data_out_clear = "none",
		ram_block3a_62.port_b_data_width = 1,
		ram_block3a_62.port_b_first_address = 16384,
		ram_block3a_62.port_b_first_bit_number = 14,
		ram_block3a_62.port_b_last_address = 19199,
		ram_block3a_62.port_b_logical_ram_depth = 19200,
		ram_block3a_62.port_b_logical_ram_width = 24,
		ram_block3a_62.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_62.port_b_read_enable_clock = "clock1",
		ram_block3a_62.port_b_write_enable_clock = "clock1",
		ram_block3a_62.ram_block_type = "AUTO",
		ram_block3a_62.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_63
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[15]}),
	.portadataout(wire_ram_block3a_63portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[15]}),
	.portbdataout(wire_ram_block3a_63portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_63.clk0_core_clock_enable = "ena0",
		ram_block3a_63.clk0_input_clock_enable = "none",
		ram_block3a_63.clk0_output_clock_enable = "none",
		ram_block3a_63.clk1_core_clock_enable = "ena1",
		ram_block3a_63.clk1_input_clock_enable = "none",
		ram_block3a_63.connectivity_checking = "OFF",
		ram_block3a_63.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_63.init_file_layout = "port_a",
		ram_block3a_63.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_63.mem_init0 = 2048'hFFFFFFC083F7FFFFFFFFFFFFFBFFFFFDFEFF7FFFFFFFFFA0077FEFFFFFFDFFFFFFFBFFFF7EFBFFBBFFFEFFF107FEFDFBFFFFFBFFFFBFFFFFFF3F7FFFBCFFFFF007FFBFFDFFEFFFFFFFFFFFFFFFFFFFFFFFFFDFF00FF7FFDFFB7FBFDFFFEFFFFDFFFFFEFFFFFFFFF807FF00FFFFFE0FFFFFFFFC3FFEFE03F7FFE0FEF0859E007FFFF801FE81DFF00FFFFA01FFFFC13BF007F20C1FFFE020FF81FFC00BFFF2007FFE001FF207F80007FFC008FE81EF8001FFE0103FF8000DB007F0000BFFC0003F81FE0001FFC0003FFA0007F20FE02207FF80203F81FA0100FFC0003F700C43F007F000077F80001F81FE00003F80401FF04003F00FE13C03BF81E49FFFFE0300,
		ram_block3a_63.mem_init1 = 768'h000000000200010000000202010000000004000F000000000000000400800004080000000083140F0000000440002004020800000000000002000005000000120400000000000000005000002400200103FFFFFFFFFBFDFDFDFFFFFFFF7FDFF6,
		ram_block3a_63.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_63.operation_mode = "bidir_dual_port",
		ram_block3a_63.port_a_address_width = 12,
		ram_block3a_63.port_a_data_out_clear = "none",
		ram_block3a_63.port_a_data_out_clock = "clock0",
		ram_block3a_63.port_a_data_width = 1,
		ram_block3a_63.port_a_first_address = 16384,
		ram_block3a_63.port_a_first_bit_number = 15,
		ram_block3a_63.port_a_last_address = 19199,
		ram_block3a_63.port_a_logical_ram_depth = 19200,
		ram_block3a_63.port_a_logical_ram_width = 24,
		ram_block3a_63.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_63.port_b_address_clock = "clock1",
		ram_block3a_63.port_b_address_width = 12,
		ram_block3a_63.port_b_data_in_clock = "clock1",
		ram_block3a_63.port_b_data_out_clear = "none",
		ram_block3a_63.port_b_data_width = 1,
		ram_block3a_63.port_b_first_address = 16384,
		ram_block3a_63.port_b_first_bit_number = 15,
		ram_block3a_63.port_b_last_address = 19199,
		ram_block3a_63.port_b_logical_ram_depth = 19200,
		ram_block3a_63.port_b_logical_ram_width = 24,
		ram_block3a_63.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_63.port_b_read_enable_clock = "clock1",
		ram_block3a_63.port_b_write_enable_clock = "clock1",
		ram_block3a_63.ram_block_type = "AUTO",
		ram_block3a_63.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_64
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[16]}),
	.portadataout(wire_ram_block3a_64portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[16]}),
	.portbdataout(wire_ram_block3a_64portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_64.clk0_core_clock_enable = "ena0",
		ram_block3a_64.clk0_input_clock_enable = "none",
		ram_block3a_64.clk0_output_clock_enable = "none",
		ram_block3a_64.clk1_core_clock_enable = "ena1",
		ram_block3a_64.clk1_input_clock_enable = "none",
		ram_block3a_64.connectivity_checking = "OFF",
		ram_block3a_64.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_64.init_file_layout = "port_a",
		ram_block3a_64.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_64.mem_init0 = 2048'hA33159FD75418C90A6C5EB3913A04BD1725C3FFF70E1F884B437E95E335DB9B839C2303E2C12F6300DBE8143C0DEC990D8BDA3B3A696D83EAA267DFD802FE839AA2CB2E8B3E183A912CBAA0673B2FF38A69A86310C0634CF681B14005467C3D9C84926F921BAD3F9867D07976D23891DF0988267CC1FC9624D20AED3A41653F17A79E95C1382FE5D5012F341A4C913798C321EB678A2B196AFBB2DFEC0373C702FD5DBE6FC60DD02A8E839D61BEC79187521D9D6190F591957D54082A6073CA6C024F83F2060B6EB8FA7754F4B5C224B636922A6E4D8D9624E81746C495F5512AD5352A04F3DA82022561EB71FDE2A59F3F57535D6735189A55994B3B27BA97D,
		ram_block3a_64.mem_init1 = 768'h202B2FD92B8BB30134EF7282DFA10C751D07815557FBC0010C9BC11CAAFE6F6DCE1ED075FBB77DC80B90A16653536E0FE74EB98E997E8826770B6DB469061C128400000000000010705001D7AD1BE7F473FF1F116C8131E50966FD451E3D5006,
		ram_block3a_64.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_64.operation_mode = "bidir_dual_port",
		ram_block3a_64.port_a_address_width = 12,
		ram_block3a_64.port_a_data_out_clear = "none",
		ram_block3a_64.port_a_data_out_clock = "clock0",
		ram_block3a_64.port_a_data_width = 1,
		ram_block3a_64.port_a_first_address = 16384,
		ram_block3a_64.port_a_first_bit_number = 16,
		ram_block3a_64.port_a_last_address = 19199,
		ram_block3a_64.port_a_logical_ram_depth = 19200,
		ram_block3a_64.port_a_logical_ram_width = 24,
		ram_block3a_64.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_64.port_b_address_clock = "clock1",
		ram_block3a_64.port_b_address_width = 12,
		ram_block3a_64.port_b_data_in_clock = "clock1",
		ram_block3a_64.port_b_data_out_clear = "none",
		ram_block3a_64.port_b_data_width = 1,
		ram_block3a_64.port_b_first_address = 16384,
		ram_block3a_64.port_b_first_bit_number = 16,
		ram_block3a_64.port_b_last_address = 19199,
		ram_block3a_64.port_b_logical_ram_depth = 19200,
		ram_block3a_64.port_b_logical_ram_width = 24,
		ram_block3a_64.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_64.port_b_read_enable_clock = "clock1",
		ram_block3a_64.port_b_write_enable_clock = "clock1",
		ram_block3a_64.ram_block_type = "AUTO",
		ram_block3a_64.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_65
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[17]}),
	.portadataout(wire_ram_block3a_65portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[17]}),
	.portbdataout(wire_ram_block3a_65portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_65.clk0_core_clock_enable = "ena0",
		ram_block3a_65.clk0_input_clock_enable = "none",
		ram_block3a_65.clk0_output_clock_enable = "none",
		ram_block3a_65.clk1_core_clock_enable = "ena1",
		ram_block3a_65.clk1_input_clock_enable = "none",
		ram_block3a_65.connectivity_checking = "OFF",
		ram_block3a_65.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_65.init_file_layout = "port_a",
		ram_block3a_65.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_65.mem_init0 = 2048'h138BDF75AB6631C381C71075C8A56F75AC797F27E78000B5B070004000DD403B39DBB2262ED0E38BFE5EC1638C3EFDF0C9015A37F7BD63BFB4077E823C35DF630E1F269DF007118F2D5DFCFFFA9C9AA778E799F97E34B400E8112EC061EA52A4E8D11C6FF15A8FEB7A2120C0EC3A883DFA6511740C000A25F5D516C7E81629A8F84DF84C03DDB2D178278E6675E3B3DCCE06ECA5F8F72EAC7FF9AE9E7A7AFAB7F283DFC74613DE1569270FDE9D883E063D6ED133F00019385E2DE10963CE0DC9A05A00135B4CB5491784CCFA8A18EE9EE33C3F9FB8201BEACFB0222C735FD6B9C03398DB4FB9DFF2827798F53FF511C93754ED9FD983EBFDA55FDF9053032E5B,
		ram_block3a_65.mem_init1 = 768'h81080026F3E81739F21F963AE11069BD7DF4455ED5FBC0180C15FFBCA69D989E081F1A518783767AB00F006661133E04173E0E7F606F279CD60BAD05640520120400000000000000005000566C97B445978C713F121838F5BCAB56E21413DF42,
		ram_block3a_65.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_65.operation_mode = "bidir_dual_port",
		ram_block3a_65.port_a_address_width = 12,
		ram_block3a_65.port_a_data_out_clear = "none",
		ram_block3a_65.port_a_data_out_clock = "clock0",
		ram_block3a_65.port_a_data_width = 1,
		ram_block3a_65.port_a_first_address = 16384,
		ram_block3a_65.port_a_first_bit_number = 17,
		ram_block3a_65.port_a_last_address = 19199,
		ram_block3a_65.port_a_logical_ram_depth = 19200,
		ram_block3a_65.port_a_logical_ram_width = 24,
		ram_block3a_65.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_65.port_b_address_clock = "clock1",
		ram_block3a_65.port_b_address_width = 12,
		ram_block3a_65.port_b_data_in_clock = "clock1",
		ram_block3a_65.port_b_data_out_clear = "none",
		ram_block3a_65.port_b_data_width = 1,
		ram_block3a_65.port_b_first_address = 16384,
		ram_block3a_65.port_b_first_bit_number = 17,
		ram_block3a_65.port_b_last_address = 19199,
		ram_block3a_65.port_b_logical_ram_depth = 19200,
		ram_block3a_65.port_b_logical_ram_width = 24,
		ram_block3a_65.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_65.port_b_read_enable_clock = "clock1",
		ram_block3a_65.port_b_write_enable_clock = "clock1",
		ram_block3a_65.ram_block_type = "AUTO",
		ram_block3a_65.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_66
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[18]}),
	.portadataout(wire_ram_block3a_66portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[18]}),
	.portbdataout(wire_ram_block3a_66portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_66.clk0_core_clock_enable = "ena0",
		ram_block3a_66.clk0_input_clock_enable = "none",
		ram_block3a_66.clk0_output_clock_enable = "none",
		ram_block3a_66.clk1_core_clock_enable = "ena1",
		ram_block3a_66.clk1_input_clock_enable = "none",
		ram_block3a_66.connectivity_checking = "OFF",
		ram_block3a_66.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_66.init_file_layout = "port_a",
		ram_block3a_66.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_66.mem_init0 = 2048'hC46C1BC11D57FFFC7FC7E02DFBA2684D208160FFFFFFFF82C57000400020003839C04DE25810FF80001EC1A935FEFDF0C801FA37F784FC4858070380003F3FE84BFFBE7DF0060F8F3F28F000229F19A000C05FF019F6B09FE81AB9C03D01EFA088DF34E801477FFC15FE334FEC26FAFDE303F07C0C1E43E047E2CED4959F2237F84D00FC45836F017822896004CB7BDD31F60C9BF8A3FC3C49BEE0B9F84305F009805FCFB9F82003E987FEFEF7EF87CDFD4CD5321180011B99F00C0BE3CFFDA164FCC009FB28B2280684D01BCDEE2611E31DBF27DFFB9BE66F98212C655FCA5B47FC3F034F3CFFD0F97B9F333F2408D90953EB13D7C53205A49DA7C0333E297A,
		ram_block3a_66.mem_init1 = 768'hE8F7FFE1FFEBF1F9F5BF12C6011DF4F1FC2511DD9FFBC000D3E1FFBCA1FC07FFDEE01BD180FF747D9800006640933E0402FE07FFFF8FAF8337F7C2844241A0120400000000000000005000F72E5473006AE1FBB09E0BB8FD28F299B823680D80,
		ram_block3a_66.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_66.operation_mode = "bidir_dual_port",
		ram_block3a_66.port_a_address_width = 12,
		ram_block3a_66.port_a_data_out_clear = "none",
		ram_block3a_66.port_a_data_out_clock = "clock0",
		ram_block3a_66.port_a_data_width = 1,
		ram_block3a_66.port_a_first_address = 16384,
		ram_block3a_66.port_a_first_bit_number = 18,
		ram_block3a_66.port_a_last_address = 19199,
		ram_block3a_66.port_a_logical_ram_depth = 19200,
		ram_block3a_66.port_a_logical_ram_width = 24,
		ram_block3a_66.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_66.port_b_address_clock = "clock1",
		ram_block3a_66.port_b_address_width = 12,
		ram_block3a_66.port_b_data_in_clock = "clock1",
		ram_block3a_66.port_b_data_out_clear = "none",
		ram_block3a_66.port_b_data_width = 1,
		ram_block3a_66.port_b_first_address = 16384,
		ram_block3a_66.port_b_first_bit_number = 18,
		ram_block3a_66.port_b_last_address = 19199,
		ram_block3a_66.port_b_logical_ram_depth = 19200,
		ram_block3a_66.port_b_logical_ram_width = 24,
		ram_block3a_66.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_66.port_b_read_enable_clock = "clock1",
		ram_block3a_66.port_b_write_enable_clock = "clock1",
		ram_block3a_66.ram_block_type = "AUTO",
		ram_block3a_66.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_67
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[19]}),
	.portadataout(wire_ram_block3a_67portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[19]}),
	.portbdataout(wire_ram_block3a_67portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_67.clk0_core_clock_enable = "ena0",
		ram_block3a_67.clk0_input_clock_enable = "none",
		ram_block3a_67.clk0_output_clock_enable = "none",
		ram_block3a_67.clk1_core_clock_enable = "ena1",
		ram_block3a_67.clk1_input_clock_enable = "none",
		ram_block3a_67.connectivity_checking = "OFF",
		ram_block3a_67.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_67.init_file_layout = "port_a",
		ram_block3a_67.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_67.mem_init0 = 2048'h33F01B2001F7FFFFFFC7FFFDFBA0684120017FFFFFFFFFA1CB7000400000003839C000220810FF80001EC1F117FEFDF0C801FA37F784400800077F80003FFFFCBDFF81FDF007FF8F3F088000229FF7A000FFDFF88FF7F7DFE81FBBC043000A6088DD16E801FEFFE887FD001FEC3E1FFDF500316C0C1482E0475A3EC8859F62BFF874F17C07803255782A76E006C17BC087F20C87F8F7FDFC85B8676FF85A02F00E401FD287F80017E9A7FFFE5389A01BFD10D3B21080190CA7F80003E30FFD21C1004005FB20B1481B84D00EBFC02213E3FDBF277C021BE06F80606C6B5FCC08B7D038034F3D0FA03F529F30BFE46049334FE91C27F93E0DA59FEFB0AE022C19,
		ram_block3a_67.mem_init1 = 768'h01FFFFE002040FF9F03F6EFEFFE0038EFC1DE5DE0BFBC0000001FFBCA083FFFFDEFFE42E7FFF746D0800006640133E040209FFFFFFF0003FF7FFEF84624640128400000000000000005000372F9BEF22E3EFFF3B61FBC50131AF30AE02550344,
		ram_block3a_67.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_67.operation_mode = "bidir_dual_port",
		ram_block3a_67.port_a_address_width = 12,
		ram_block3a_67.port_a_data_out_clear = "none",
		ram_block3a_67.port_a_data_out_clock = "clock0",
		ram_block3a_67.port_a_data_width = 1,
		ram_block3a_67.port_a_first_address = 16384,
		ram_block3a_67.port_a_first_bit_number = 19,
		ram_block3a_67.port_a_last_address = 19199,
		ram_block3a_67.port_a_logical_ram_depth = 19200,
		ram_block3a_67.port_a_logical_ram_width = 24,
		ram_block3a_67.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_67.port_b_address_clock = "clock1",
		ram_block3a_67.port_b_address_width = 12,
		ram_block3a_67.port_b_data_in_clock = "clock1",
		ram_block3a_67.port_b_data_out_clear = "none",
		ram_block3a_67.port_b_data_width = 1,
		ram_block3a_67.port_b_first_address = 16384,
		ram_block3a_67.port_b_first_bit_number = 19,
		ram_block3a_67.port_b_last_address = 19199,
		ram_block3a_67.port_b_logical_ram_depth = 19200,
		ram_block3a_67.port_b_logical_ram_width = 24,
		ram_block3a_67.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_67.port_b_read_enable_clock = "clock1",
		ram_block3a_67.port_b_write_enable_clock = "clock1",
		ram_block3a_67.ram_block_type = "AUTO",
		ram_block3a_67.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_68
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[20]}),
	.portadataout(wire_ram_block3a_68portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[20]}),
	.portbdataout(wire_ram_block3a_68portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_68.clk0_core_clock_enable = "ena0",
		ram_block3a_68.clk0_input_clock_enable = "none",
		ram_block3a_68.clk0_output_clock_enable = "none",
		ram_block3a_68.clk1_core_clock_enable = "ena1",
		ram_block3a_68.clk1_input_clock_enable = "none",
		ram_block3a_68.connectivity_checking = "OFF",
		ram_block3a_68.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_68.init_file_layout = "port_a",
		ram_block3a_68.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_68.mem_init0 = 2048'hF0001B51B3F7FFFFFFC7FFFDFBA0684120017FFFFFFFFFB1377000400000003839C000220810FF80001EC1E16FFEFDF0C801FA37F784400800077F80003FFFECE7FFBFFDF007FF8F3F088000229FFFA000FFDFF8EFF7285FE81C07C07F000FE088DECEE80183FFECEFFE27BFEC336DFD8F002C5C0C1801E0463E7ECCED9E1C0FF86401FC038049957833F8E005DB1BCCEFF6FF3FF8D021FC3CB88FFBF877FE7008405FCEEFF3FF57E9E808FEAC895FDBFD4F3F321B800104EFF5EDEBE3900061B4003FFDFB5F4F281B84D006EFD6FEE3E38060A7A103611E6FDF1F6C7B5FC400E7DFCBF34F009040915261CFBF9B1FC93757ED14E7CFBDF1A521FCE05F02D2A7,
		ram_block3a_68.mem_init1 = 768'h0C00001FFFEFFFF9F03F02020100007FFC05F9F518003FFFDFFE00071FFFFFFFDEFFFFFFFFFF747A27FFFD95FFE8E1FFF7FFFFFFFFFFAFBFF7FFEF855C380012840000000000000000500000F7803FE09B801F30000000013C623311FD3D0336,
		ram_block3a_68.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_68.operation_mode = "bidir_dual_port",
		ram_block3a_68.port_a_address_width = 12,
		ram_block3a_68.port_a_data_out_clear = "none",
		ram_block3a_68.port_a_data_out_clock = "clock0",
		ram_block3a_68.port_a_data_width = 1,
		ram_block3a_68.port_a_first_address = 16384,
		ram_block3a_68.port_a_first_bit_number = 20,
		ram_block3a_68.port_a_last_address = 19199,
		ram_block3a_68.port_a_logical_ram_depth = 19200,
		ram_block3a_68.port_a_logical_ram_width = 24,
		ram_block3a_68.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_68.port_b_address_clock = "clock1",
		ram_block3a_68.port_b_address_width = 12,
		ram_block3a_68.port_b_data_in_clock = "clock1",
		ram_block3a_68.port_b_data_out_clear = "none",
		ram_block3a_68.port_b_data_width = 1,
		ram_block3a_68.port_b_first_address = 16384,
		ram_block3a_68.port_b_first_bit_number = 20,
		ram_block3a_68.port_b_last_address = 19199,
		ram_block3a_68.port_b_logical_ram_depth = 19200,
		ram_block3a_68.port_b_logical_ram_width = 24,
		ram_block3a_68.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_68.port_b_read_enable_clock = "clock1",
		ram_block3a_68.port_b_write_enable_clock = "clock1",
		ram_block3a_68.ram_block_type = "AUTO",
		ram_block3a_68.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_69
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[21]}),
	.portadataout(wire_ram_block3a_69portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[21]}),
	.portbdataout(wire_ram_block3a_69portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_69.clk0_core_clock_enable = "ena0",
		ram_block3a_69.clk0_input_clock_enable = "none",
		ram_block3a_69.clk0_output_clock_enable = "none",
		ram_block3a_69.clk1_core_clock_enable = "ena1",
		ram_block3a_69.clk1_input_clock_enable = "none",
		ram_block3a_69.connectivity_checking = "OFF",
		ram_block3a_69.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_69.init_file_layout = "port_a",
		ram_block3a_69.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_69.mem_init0 = 2048'h0FFFE4EF07F7FFFFFFC7FFFDFBA0684120017FFFFFFFFF96837000400000003839C000220810FF80001EC1E707FEFDF0C801FA37F784400800077F80003FFFEB8FFFBFFDF007FF8F3F088000229FFFA000FFDFF18FF7FFDFE81FBFC07F000FE088DFFEE801FFFFEB8FFF03FFEC3F6FFDFF003D7C0C1F8BE047CFFEC38D9E003FF87C01FC4380681D783A00E007C13BC18FF60C1FF8F021FC00B8E00FF86200F00F3F9FC38FF00007E9E008FE81898001FD601032183FC9038FF00003E3C0006181008001FB6000A81E7B28038FD0220BE3802027010301006F80002C78AC740387D018074F00002048530000BF80000938E0151387C11805A581E4A05A020200,
		ram_block3a_69.mem_init1 = 768'h0A0000000200010207C0FEFEFFFDFFFFFC05FC2F0000000000000004008000040800000000839F8B200000044000200402080000000000000A00007D40000012040000000000000000500000245FFF9583FFF0DFFFFBFDFDC02233FFFF7D0300,
		ram_block3a_69.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_69.operation_mode = "bidir_dual_port",
		ram_block3a_69.port_a_address_width = 12,
		ram_block3a_69.port_a_data_out_clear = "none",
		ram_block3a_69.port_a_data_out_clock = "clock0",
		ram_block3a_69.port_a_data_width = 1,
		ram_block3a_69.port_a_first_address = 16384,
		ram_block3a_69.port_a_first_bit_number = 21,
		ram_block3a_69.port_a_last_address = 19199,
		ram_block3a_69.port_a_logical_ram_depth = 19200,
		ram_block3a_69.port_a_logical_ram_width = 24,
		ram_block3a_69.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_69.port_b_address_clock = "clock1",
		ram_block3a_69.port_b_address_width = 12,
		ram_block3a_69.port_b_data_in_clock = "clock1",
		ram_block3a_69.port_b_data_out_clear = "none",
		ram_block3a_69.port_b_data_width = 1,
		ram_block3a_69.port_b_first_address = 16384,
		ram_block3a_69.port_b_first_bit_number = 21,
		ram_block3a_69.port_b_last_address = 19199,
		ram_block3a_69.port_b_logical_ram_depth = 19200,
		ram_block3a_69.port_b_logical_ram_width = 24,
		ram_block3a_69.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_69.port_b_read_enable_clock = "clock1",
		ram_block3a_69.port_b_write_enable_clock = "clock1",
		ram_block3a_69.ram_block_type = "AUTO",
		ram_block3a_69.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_70
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[22]}),
	.portadataout(wire_ram_block3a_70portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[22]}),
	.portbdataout(wire_ram_block3a_70portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_70.clk0_core_clock_enable = "ena0",
		ram_block3a_70.clk0_input_clock_enable = "none",
		ram_block3a_70.clk0_output_clock_enable = "none",
		ram_block3a_70.clk1_core_clock_enable = "ena1",
		ram_block3a_70.clk1_input_clock_enable = "none",
		ram_block3a_70.connectivity_checking = "OFF",
		ram_block3a_70.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_70.init_file_layout = "port_a",
		ram_block3a_70.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_70.mem_init0 = 2048'hFFFFFF800640000000380022005F9FFDFEFE2024008000A0840FEFBFFFFDFFC7C7BBFFFF7EEB003BFFE03E118800400B37FE01C9083FFFFFFF3A007FBCC50010080000000FE80170C0FFFFFFFD60107FFF000018080420001360001F80EFF21DF720043FFF0200180820010013C3980380FFC147F2E10017F81100388816000007C00042C3DF800297C6001FFCC1503808060C200F102003817F000C4782008FF000103A080000101620088600EE00020280100FE00004B8080000001C00005E00FE000104800017E20007FA083022041C40201E80F901009880003B480C47F8003000003180003FC7FC000082402016C04C03F800211C06BE01C49FE7FC0180,
		ram_block3a_70.mem_init1 = 768'h0400000002000100000002020100000003FE001410000000000000040080000408000000008314082000000440002004020800000000000002000004400000120400000000000000005000002400200042FFFFFFFFFBFDFDFDFFDC000002DCF6,
		ram_block3a_70.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_70.operation_mode = "bidir_dual_port",
		ram_block3a_70.port_a_address_width = 12,
		ram_block3a_70.port_a_data_out_clear = "none",
		ram_block3a_70.port_a_data_out_clock = "clock0",
		ram_block3a_70.port_a_data_width = 1,
		ram_block3a_70.port_a_first_address = 16384,
		ram_block3a_70.port_a_first_bit_number = 22,
		ram_block3a_70.port_a_last_address = 19199,
		ram_block3a_70.port_a_logical_ram_depth = 19200,
		ram_block3a_70.port_a_logical_ram_width = 24,
		ram_block3a_70.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_70.port_b_address_clock = "clock1",
		ram_block3a_70.port_b_address_width = 12,
		ram_block3a_70.port_b_data_in_clock = "clock1",
		ram_block3a_70.port_b_data_out_clear = "none",
		ram_block3a_70.port_b_data_width = 1,
		ram_block3a_70.port_b_first_address = 16384,
		ram_block3a_70.port_b_first_bit_number = 22,
		ram_block3a_70.port_b_last_address = 19199,
		ram_block3a_70.port_b_logical_ram_depth = 19200,
		ram_block3a_70.port_b_logical_ram_width = 24,
		ram_block3a_70.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_70.port_b_read_enable_clock = "clock1",
		ram_block3a_70.port_b_write_enable_clock = "clock1",
		ram_block3a_70.ram_block_type = "AUTO",
		ram_block3a_70.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_71
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[23]}),
	.portadataout(wire_ram_block3a_71portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[23]}),
	.portbdataout(wire_ram_block3a_71portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_71.clk0_core_clock_enable = "ena0",
		ram_block3a_71.clk0_input_clock_enable = "none",
		ram_block3a_71.clk0_output_clock_enable = "none",
		ram_block3a_71.clk1_core_clock_enable = "ena1",
		ram_block3a_71.clk1_input_clock_enable = "none",
		ram_block3a_71.connectivity_checking = "OFF",
		ram_block3a_71.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif",
		ram_block3a_71.init_file_layout = "port_a",
		ram_block3a_71.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_71.mem_init0 = 2048'hFFFFFFC083F7FFFFFFFFFFFFFBFFFFFDFEFF7FFFFFFFFFA0077FEFFFFFFDFFFFFFFBFFFF7EFBFFBBFFFEFFF107FEFDFBFFFFFBFFFFBFFFFFFF3F7FFFBCFFFFF007FFBFFDFFEFFFFFFFFFFFFFFFFFFFFFFFFFDFF00FF7FFDFFB7FBFDFFFEFFFFDFFFFFEFFFFFFFFF807FF00FFFFFE0FFFFFFFFE3FFEFE03F7FFE0FEF0859E007FFFF801FE81DFF00FFFFA01FFFFC13BF007F20C1FFFE020FF81FFC00BFFF2007FFE001FF207F80007FFC008FE81EF8001FFE0107FF8000DB007F0000BFFC0003F81FE0001FFC0003FFA0007F20FE02207FF80203F81FA0100FFC0003F700C43F00FF000077F80001F81FE00003F80401FF04003F00FE13C03BF81E49FFFFE0300,
		ram_block3a_71.mem_init1 = 768'h000000000200010000000202010000000004000F000000000000000400800004080000000083140F0000000440002004020800000000000002000007000000120400000000000000005000002400200103FFFFFFFFFBFDFDFDFFFFFFFF7FDFF6,
		ram_block3a_71.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_71.operation_mode = "bidir_dual_port",
		ram_block3a_71.port_a_address_width = 12,
		ram_block3a_71.port_a_data_out_clear = "none",
		ram_block3a_71.port_a_data_out_clock = "clock0",
		ram_block3a_71.port_a_data_width = 1,
		ram_block3a_71.port_a_first_address = 16384,
		ram_block3a_71.port_a_first_bit_number = 23,
		ram_block3a_71.port_a_last_address = 19199,
		ram_block3a_71.port_a_logical_ram_depth = 19200,
		ram_block3a_71.port_a_logical_ram_width = 24,
		ram_block3a_71.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_71.port_b_address_clock = "clock1",
		ram_block3a_71.port_b_address_width = 12,
		ram_block3a_71.port_b_data_in_clock = "clock1",
		ram_block3a_71.port_b_data_out_clear = "none",
		ram_block3a_71.port_b_data_width = 1,
		ram_block3a_71.port_b_first_address = 16384,
		ram_block3a_71.port_b_first_bit_number = 23,
		ram_block3a_71.port_b_last_address = 19199,
		ram_block3a_71.port_b_logical_ram_depth = 19200,
		ram_block3a_71.port_b_logical_ram_width = 24,
		ram_block3a_71.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_71.port_b_read_enable_clock = "clock1",
		ram_block3a_71.port_b_write_enable_clock = "clock1",
		ram_block3a_71.ram_block_type = "AUTO",
		ram_block3a_71.lpm_type = "cyclonev_ram_block";
	assign
		address_a_sel = address_a[14:13],
		address_a_wire = address_a,
		address_b_sel = address_b[14:13],
		address_b_wire = address_b,
		q_a = wire_mux6_result,
		q_b = wire_mux7_result,
		w_addr_val_b4w = address_b_wire[14:13],
		w_addr_val_b8w = wren_decode_addr_sel_b,
		wren_decode_addr_sel_a = address_a_wire[14:13],
		wren_decode_addr_sel_b = address_b_wire[14:13];
endmodule //image_03_altsyncram1

//synthesis_resources = lut 112 M10K 60 reg 6 sld_mod_ram_rom 1 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  image_03_altsyncram
	( 
	address_a,
	clock0,
	data_a,
	q_a,
	wren_a) /* synthesis synthesis_clearbox=1 */;
	input   [14:0]  address_a;
	input   clock0;
	input   [23:0]  data_a;
	output   [23:0]  q_a;
	input   wren_a;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri1   clock0;
	tri1   [23:0]  data_a;
	tri0   wren_a;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [23:0]   wire_altsyncram1_q_a;
	wire  [23:0]   wire_altsyncram1_q_b;
	wire  [14:0]   wire_mgl_prim2_address;
	wire  [23:0]   wire_mgl_prim2_data_write;
	wire  wire_mgl_prim2_enable_write;
	wire  wire_mgl_prim2_tck_usr;

	image_03_altsyncram1   altsyncram1
	( 
	.address_a(address_a),
	.address_b(wire_mgl_prim2_address),
	.clock0(clock0),
	.clock1(wire_mgl_prim2_tck_usr),
	.data_a(data_a),
	.data_b(wire_mgl_prim2_data_write),
	.q_a(wire_altsyncram1_q_a),
	.q_b(wire_altsyncram1_q_b),
	.wren_a(wren_a),
	.wren_b(wire_mgl_prim2_enable_write));
	sld_mod_ram_rom   mgl_prim2
	( 
	.address(wire_mgl_prim2_address),
	.data_read(wire_altsyncram1_q_b),
	.data_write(wire_mgl_prim2_data_write),
	.enable_write(wire_mgl_prim2_enable_write),
	.tck_usr(wire_mgl_prim2_tck_usr));
	defparam
		mgl_prim2.cvalue = 24'b000000000000000000000000,
		mgl_prim2.is_data_in_ram = 1,
		mgl_prim2.is_readable = 1,
		mgl_prim2.node_name = 1768777523,
		mgl_prim2.numwords = 19200,
		mgl_prim2.shift_count_bits = 5,
		mgl_prim2.width_word = 24,
		mgl_prim2.widthad = 15;
	assign
		q_a = wire_altsyncram1_q_a;
endmodule //image_03_altsyncram
//VALID FILE


// synopsys translate_off
`timescale 1 ps / 1 ps
// synopsys translate_on
module image_03 (
	address,
	clock,
	data,
	wren,
	q)/* synthesis synthesis_clearbox = 1 */;

	input	[14:0]  address;
	input	  clock;
	input	[23:0]  data;
	input	  wren;
	output	[23:0]  q;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri1	  clock;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire [23:0] sub_wire0;
	wire [23:0] q = sub_wire0[23:0];

	image_03_altsyncram	image_03_altsyncram_component (
				.address_a (address),
				.clock0 (clock),
				.data_a (data),
				.wren_a (wren),
				.q_a (sub_wire0));

endmodule

// ============================================================
// CNX file retrieval info
// ============================================================
// Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "0"
// Retrieval info: PRIVATE: AclrAddr NUMERIC "0"
// Retrieval info: PRIVATE: AclrByte NUMERIC "0"
// Retrieval info: PRIVATE: AclrData NUMERIC "0"
// Retrieval info: PRIVATE: AclrOutput NUMERIC "0"
// Retrieval info: PRIVATE: BYTE_ENABLE NUMERIC "0"
// Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "8"
// Retrieval info: PRIVATE: BlankMemory NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "0"
// Retrieval info: PRIVATE: Clken NUMERIC "0"
// Retrieval info: PRIVATE: DataBusSeparated NUMERIC "1"
// Retrieval info: PRIVATE: IMPLEMENT_IN_LES NUMERIC "0"
// Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_A"
// Retrieval info: PRIVATE: INIT_TO_SIM_X NUMERIC "0"
// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone V"
// Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "1"
// Retrieval info: PRIVATE: JTAG_ID STRING "img3"
// Retrieval info: PRIVATE: MAXIMUM_DEPTH NUMERIC "0"
// Retrieval info: PRIVATE: MIFfilename STRING "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif"
// Retrieval info: PRIVATE: NUMWORDS_A NUMERIC "19200"
// Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "0"
// Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_PORT_A NUMERIC "3"
// Retrieval info: PRIVATE: RegAddr NUMERIC "1"
// Retrieval info: PRIVATE: RegData NUMERIC "1"
// Retrieval info: PRIVATE: RegOutput NUMERIC "1"
// Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "1"
// Retrieval info: PRIVATE: SingleClock NUMERIC "1"
// Retrieval info: PRIVATE: UseDQRAM NUMERIC "1"
// Retrieval info: PRIVATE: WRCONTROL_ACLR_A NUMERIC "0"
// Retrieval info: PRIVATE: WidthAddr NUMERIC "15"
// Retrieval info: PRIVATE: WidthData NUMERIC "24"
// Retrieval info: PRIVATE: rden NUMERIC "0"
// Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
// Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_A STRING "BYPASS"
// Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_A STRING "BYPASS"
// Retrieval info: CONSTANT: INIT_FILE STRING "./mif_files/[random]_single_image_p_04_02_01_mif/image_03.mif"
// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone V"
// Retrieval info: CONSTANT: LPM_HINT STRING "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=img3"
// Retrieval info: CONSTANT: LPM_TYPE STRING "altsyncram"
// Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "19200"
// Retrieval info: CONSTANT: OPERATION_MODE STRING "SINGLE_PORT"
// Retrieval info: CONSTANT: OUTDATA_ACLR_A STRING "NONE"
// Retrieval info: CONSTANT: OUTDATA_REG_A STRING "CLOCK0"
// Retrieval info: CONSTANT: POWER_UP_UNINITIALIZED STRING "FALSE"
// Retrieval info: CONSTANT: READ_DURING_WRITE_MODE_PORT_A STRING "NEW_DATA_NO_NBE_READ"
// Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "15"
// Retrieval info: CONSTANT: WIDTH_A NUMERIC "24"
// Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1"
// Retrieval info: USED_PORT: address 0 0 15 0 INPUT NODEFVAL "address[14..0]"
// Retrieval info: USED_PORT: clock 0 0 0 0 INPUT VCC "clock"
// Retrieval info: USED_PORT: data 0 0 24 0 INPUT NODEFVAL "data[23..0]"
// Retrieval info: USED_PORT: q 0 0 24 0 OUTPUT NODEFVAL "q[23..0]"
// Retrieval info: USED_PORT: wren 0 0 0 0 INPUT NODEFVAL "wren"
// Retrieval info: CONNECT: @address_a 0 0 15 0 address 0 0 15 0
// Retrieval info: CONNECT: @clock0 0 0 0 0 clock 0 0 0 0
// Retrieval info: CONNECT: @data_a 0 0 24 0 data 0 0 24 0
// Retrieval info: CONNECT: @wren_a 0 0 0 0 wren 0 0 0 0
// Retrieval info: CONNECT: q 0 0 24 0 @q_a 0 0 24 0
// Retrieval info: GEN_FILE: TYPE_NORMAL image_03.v TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL image_03.inc FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL image_03.cmp FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL image_03.bsf FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL image_03_inst.v FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL image_03_bb.v TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL image_03_syn.v TRUE
// Retrieval info: LIB_FILE: altera_mf
