
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 7.62

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: wb_adr_o[10]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.08    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   112    1.81    0.67    0.46    0.66 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.67    0.00    0.66 ^ wb_adr_o[10]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.66   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ wb_adr_o[10]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.31    0.31   library removal time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.66   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)


Startpoint: wb_dat_o[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wb_dat_o[7]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ wb_dat_o[7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     2    0.01    0.06    0.36    0.36 v wb_dat_o[7]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net239 (net)
                  0.06    0.00    0.36 v _446_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.07    0.20    0.56 v _446_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _101_ (net)
                  0.07    0.00    0.56 v wb_dat_o[7]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.56   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ wb_dat_o[7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: wb_dat_o[28]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.08    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   112    1.81    0.67    0.46    0.66 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.67    0.00    0.66 ^ wb_dat_o[28]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.66   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ wb_dat_o[28]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                         -0.11    9.89   library recovery time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.66   data arrival time
-----------------------------------------------------------------------------
                                  9.23   slack (MET)


Startpoint: state[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wb_adr_o[19]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ state[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.06    0.25    0.53    0.53 ^ state[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         state[1] (net)
                  0.25    0.00    0.53 ^ _256_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.04    0.19    0.16    0.69 v _256_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _224_ (net)
                  0.19    0.00    0.69 v _471_/B (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     1    0.02    0.07    0.19    0.88 v _471_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _225_ (net)
                  0.07    0.00    0.88 v _245_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.15    0.15    0.19    1.07 v _245_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _113_ (net)
                  0.15    0.00    1.07 v _345_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     9    0.45    1.48    0.63    1.70 ^ _345_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _168_ (net)
                  1.48    0.00    1.70 ^ _368_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.17    0.20    0.34    2.04 ^ _368_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _181_ (net)
                  0.20    0.00    2.04 ^ _369_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.23    2.27 v _369_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _050_ (net)
                  0.08    0.00    2.27 v wb_adr_o[19]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.27   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ wb_adr_o[19]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -2.27   data arrival time
-----------------------------------------------------------------------------
                                  7.62   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: wb_dat_o[28]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.08    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   112    1.81    0.67    0.46    0.66 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.67    0.00    0.66 ^ wb_dat_o[28]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.66   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ wb_dat_o[28]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                         -0.11    9.89   library recovery time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.66   data arrival time
-----------------------------------------------------------------------------
                                  9.23   slack (MET)


Startpoint: state[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wb_adr_o[19]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ state[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.06    0.25    0.53    0.53 ^ state[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         state[1] (net)
                  0.25    0.00    0.53 ^ _256_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.04    0.19    0.16    0.69 v _256_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _224_ (net)
                  0.19    0.00    0.69 v _471_/B (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     1    0.02    0.07    0.19    0.88 v _471_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _225_ (net)
                  0.07    0.00    0.88 v _245_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.15    0.15    0.19    1.07 v _245_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _113_ (net)
                  0.15    0.00    1.07 v _345_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     9    0.45    1.48    0.63    1.70 ^ _345_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _168_ (net)
                  1.48    0.00    1.70 ^ _368_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.17    0.20    0.34    2.04 ^ _368_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _181_ (net)
                  0.20    0.00    2.04 ^ _369_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.23    2.27 v _369_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _050_ (net)
                  0.08    0.00    2.27 v wb_adr_o[19]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.27   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ wb_adr_o[19]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -2.27   data arrival time
-----------------------------------------------------------------------------
                                  7.62   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
1.3183456659317017

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4708

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
0.27614232897758484

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
0.2919999957084656

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9457

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: state[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wb_adr_o[19]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ state[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.53    0.53 ^ state[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.16    0.69 v _256_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.19    0.88 v _471_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_4)
   0.19    1.07 v _245_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.63    1.70 ^ _345_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
   0.34    2.04 ^ _368_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.23    2.27 v _369_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    2.27 v wb_adr_o[19]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           2.27   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ wb_adr_o[19]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
  -0.12    9.88   library setup time
           9.88   data required time
---------------------------------------------------------
           9.88   data required time
          -2.27   data arrival time
---------------------------------------------------------
           7.62   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: wb_dat_o[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wb_dat_o[7]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ wb_dat_o[7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.36    0.36 v wb_dat_o[7]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.20    0.56 v _446_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    0.56 v wb_dat_o[7]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.56   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ wb_dat_o[7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.04    0.04   library hold time
           0.04   data required time
---------------------------------------------------------
           0.04   data required time
          -0.56   data arrival time
---------------------------------------------------------
           0.53   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
2.2684

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
7.6152

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
335.707988

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.48e-02   3.92e-03   6.76e-08   2.87e-02  41.6%
Combinational          3.19e-02   8.37e-03   1.18e-07   4.02e-02  58.4%
Clock                  0.00e+00   0.00e+00   2.67e-07   2.67e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.66e-02   1.23e-02   4.52e-07   6.89e-02 100.0%
                          82.2%      17.8%       0.0%
