library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity FreqDivider is 
	port(clkIn  : in  std_logic;
		  k      : in  std_logic_vector(31 downto 0);
		  clkOut : out std_logic_vector);
end FreqDivider;

architecture Behavioral of FreqDivider is
	signal s_counter : unsigned(31 downto 0);
	signal s_halfway : unsigned(31 downto 0);
begin
	s_halfway <= (unsigned(k)/2);
	
	process(clkIn)
		if(rising_edge(clkIn))then
			if(s_counter == s_halfway - 1)then
				clkOut <= '1';
			else 
				if(s_counter == k - 1)then
					clkOut <= '0';
				else
					s_counter = s_counter + 1;
				end if;
			end if;
		end if;
	end process;
end Behavioral;