##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for BUT_CLOCK(fixed-function)
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for HC_Clock
		4.4::Critical Path Report for I2C_IntClock
		4.5::Critical Path Report for Motor_Clock
		4.6::Critical Path Report for \Button:PWM:PWMHW\/tc
		4.7::Critical Path Report for timer_clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. I2C_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. HC_Clock:R)
		5.3::Critical Path Report for (BUT_CLOCK(fixed-function):R vs. \Button:PWM:PWMHW\/tc:R)
		5.4::Critical Path Report for (I2C_IntClock:R vs. I2C_IntClock:R)
		5.5::Critical Path Report for (HC_Clock:R vs. HC_Clock:R)
		5.6::Critical Path Report for (Motor_Clock:R vs. Motor_Clock:R)
		5.7::Critical Path Report for (timer_clock:R vs. timer_clock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 18
Clock: BUT_CLOCK                    | N/A                   | Target: 12.00 MHz   | 
Clock: BUT_CLOCK(fixed-function)    | Frequency: 27.13 MHz  | Target: 12.00 MHz   | 
Clock: CAM_CLK                      | N/A                   | Target: 24.00 MHz   | 
Clock: CAM_CLK(routed)              | N/A                   | Target: 24.00 MHz   | 
Clock: CyBUS_CLK                    | Frequency: 61.21 MHz  | Target: 24.00 MHz   | 
Clock: CyBUS_CLK(fixed-function)    | N/A                   | Target: 24.00 MHz   | 
Clock: CyILO                        | N/A                   | Target: 0.10 MHz    | 
Clock: CyIMO                        | N/A                   | Target: 24.00 MHz   | 
Clock: CyMASTER_CLK                 | N/A                   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT                    | N/A                   | Target: 24.00 MHz   | 
Clock: HC_Clock                     | Frequency: 61.21 MHz  | Target: 1.00 MHz    | 
Clock: I2C_IntClock                 | Frequency: 26.98 MHz  | Target: 6.00 MHz    | 
Clock: Motor_Clock                  | Frequency: 63.35 MHz  | Target: 0.04 MHz    | 
Clock: Motor_Clock(fixed-function)  | N/A                   | Target: 0.04 MHz    | 
Clock: \Button:PWM:PWMHW\/tc        | Frequency: 27.13 MHz  | Target: 6.00 MHz    | 
Clock: \Camera:PCLK(0)_PAD\         | N/A                   | Target: 100.00 MHz  | 
Clock: timer_clock                  | Frequency: 45.10 MHz  | Target: 0.01 MHz    | 
Clock: timer_clock(routed)          | N/A                   | Target: 0.01 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock               Capture Clock          Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------------  ---------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
BUT_CLOCK(fixed-function)  \Button:PWM:PWMHW\/tc  83333.3          46477       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                  HC_Clock               41666.7          25329       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                  I2C_IntClock           41666.7          29294       N/A              N/A         N/A              N/A         N/A              N/A         
HC_Clock                   HC_Clock               1e+006           984239      N/A              N/A         N/A              N/A         N/A              N/A         
I2C_IntClock               I2C_IntClock           166667           129595      N/A              N/A         N/A              N/A         N/A              N/A         
Motor_Clock                Motor_Clock            2.5e+007         24984214    N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock                timer_clock            1e+008           99977826    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name                  Setup to Clk  Clock Name:Phase         
-------------------------  ------------  -----------------------  
\Button:Button(0)_PAD\:in  8036          \Button:PWM:PWMHW\/tc:R  
\Button:Button(1)_PAD\:in  9750          \Button:PWM:PWMHW\/tc:R  
\Camera:D(0)_PAD\          3903          \Camera:PCLK(0)_PAD\:R   
\Camera:D(1)_PAD\          3819          \Camera:PCLK(0)_PAD\:R   
\Camera:D(2)_PAD\          3431          \Camera:PCLK(0)_PAD\:R   
\Camera:D(3)_PAD\          4049          \Camera:PCLK(0)_PAD\:R   
\Camera:D(4)_PAD\          3004          \Camera:PCLK(0)_PAD\:R   
\Camera:D(5)_PAD\          2471          \Camera:PCLK(0)_PAD\:R   
\Camera:D(6)_PAD\          3704          \Camera:PCLK(0)_PAD\:R   
\Camera:D(7)_PAD\          3535          \Camera:PCLK(0)_PAD\:R   
\Camera:HREF(0)_PAD\       2214          \Camera:PCLK(0)_PAD\:R   


                       3.2::Clock to Out
                       -----------------

Port Name                   Clock to Out  Clock Name:Phase               
--------------------------  ------------  -----------------------------  
ARM_PIN(0)_PAD              22404         Motor_Clock:R                  
D4(0)_PAD                   23509         CyBUS_CLK:R                    
D5(0)_PAD                   23417         CyBUS_CLK:R                    
D6(0)_PAD                   24727         CyBUS_CLK:R                    
D7(0)_PAD                   24553         CyBUS_CLK:R                    
E(0)_PAD                    24203         CyBUS_CLK:R                    
GRIPPER_PIN(0)_PAD          20478         Motor_Clock(fixed-function):R  
HC_TRIG(0)_PAD              22694         HC_Clock:R                     
I2C_SCL(0)_PAD:out          25556         I2C_IntClock:R                 
I2C_SDA(0)_PAD:out          23103         I2C_IntClock:R                 
MLEN(0)_PAD                 25841         Motor_Clock(fixed-function):R  
MREN(0)_PAD                 24862         Motor_Clock(fixed-function):R  
RS(0)_PAD                   25472         CyBUS_CLK:R                    
V0(0)_PAD                   19516         timer_clock(routed):R          
V0(0)_PAD                   19516         timer_clock(routed):F          
\Button:Button(0)_PAD\:out  25559         BUT_CLOCK(fixed-function):R    
\Button:Button(1)_PAD\:out  27106         BUT_CLOCK(fixed-function):R    
\Camera:SIOC(0)_PAD\:out    21578         CyBUS_CLK(fixed-function):R    
\Camera:SIOD(0)_PAD\:out    21876         CyBUS_CLK(fixed-function):R    
\Camera:XCLK(0)_PAD\        23652         CAM_CLK(routed):R              
\Camera:XCLK(0)_PAD\        23652         CAM_CLK(routed):F              


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for BUT_CLOCK(fixed-function)
*******************************************************
Clock: BUT_CLOCK(fixed-function)
Frequency: 27.13 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Button:PWM:PWMHW\/cmp
Path End       : Net_55/main_0
Capture Clock  : Net_55/clock_0
Path slack     : 46477p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                              8161
+ Cycle adjust (BUT_CLOCK(fixed-function):R#2 vs. \Button:PWM:PWMHW\/tc:R#2)   83333
- Setup time                                                                   -3510
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 87985

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41508
-------------------------------------   ----- 
End-of-path arrival time (ps)           41508
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\Button:PWM:PWMHW\/cmp        timercell     1000   1000  46477  RISE       1
\Button:Button(1)\/pin_input  iocell31     10450  11450  46477  RISE       1
\Button:Button(1)\/pad_out    iocell31     15656  27106  46477  RISE       1
\Button:Button(1)\/pad_in     iocell31         0  27106  46477  RISE       1
\Button:Button(1)\/fb         iocell31      7673  34779  46477  RISE       1
Net_55/main_0                 macrocell6    6729  41508  46477  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1
\Button:PWM:PWMHW\/tc                                         timercell        1000   1000  
\Button:PWM:PWMHW\/tc (TOTAL_ADJUSTMENTS)                     timercell           0   1000  RISE       1
--\Button:PWM:PWMHW\/tc (Clock Phase Adjustment Delay)        timercell           0    N/A  
Net_55/clock_0                                                macrocell6       7161   8161  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 61.21 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HC_ECHO(0)/fb
Path End       : \HC_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \HC_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 25329p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#24 vs. HC_Clock:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12108
-------------------------------------   ----- 
End-of-path arrival time (ps)           12108
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
HC_ECHO(0)/in_clock                                         iocell10            0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
HC_ECHO(0)/fb                                  iocell10        1852   1852  25329  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell6   5126   6978  25329  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell6   5130  12108  25329  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell7      0  12108  25329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell7       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for HC_Clock
**************************************
Clock: HC_Clock
Frequency: 61.21 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HC_ECHO(0)/fb
Path End       : \HC_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \HC_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 25329p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#24 vs. HC_Clock:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12108
-------------------------------------   ----- 
End-of-path arrival time (ps)           12108
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
HC_ECHO(0)/in_clock                                         iocell10            0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
HC_ECHO(0)/fb                                  iocell10        1852   1852  25329  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell6   5126   6978  25329  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell6   5130  12108  25329  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell7      0  12108  25329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell7       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for I2C_IntClock
******************************************
Clock: I2C_IntClock
Frequency: 26.98 MHz | Target: 6.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 129595p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -6010
------------------------------------------------------   ------ 
End-of-path required time (ps)                           160657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31061
-------------------------------------   ----- 
End-of-path arrival time (ps)           31061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q               macrocell36     1250   1250  129595  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_0          macrocell23    14001  15251  129595  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q               macrocell23     3350  18601  129595  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell26     2884  21485  129595  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/q       macrocell26     3350  24835  129595  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell9   6226  31061  129595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell9       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for Motor_Clock
*****************************************
Clock: Motor_Clock
Frequency: 63.35 MHz | Target: 0.04 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Arm_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Arm_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 24984214p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -4230
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11556
-------------------------------------   ----- 
End-of-path arrival time (ps)           11556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  24984214  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  24984214  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  24984214  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2926   6426  24984214  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11556  24984214  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11556  24984214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell2       0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for \Button:PWM:PWMHW\/tc
***************************************************
Clock: \Button:PWM:PWMHW\/tc
Frequency: 27.13 MHz | Target: 6.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Button:PWM:PWMHW\/cmp
Path End       : Net_55/main_0
Capture Clock  : Net_55/clock_0
Path slack     : 46477p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                              8161
+ Cycle adjust (BUT_CLOCK(fixed-function):R#2 vs. \Button:PWM:PWMHW\/tc:R#2)   83333
- Setup time                                                                   -3510
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 87985

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41508
-------------------------------------   ----- 
End-of-path arrival time (ps)           41508
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\Button:PWM:PWMHW\/cmp        timercell     1000   1000  46477  RISE       1
\Button:Button(1)\/pin_input  iocell31     10450  11450  46477  RISE       1
\Button:Button(1)\/pad_out    iocell31     15656  27106  46477  RISE       1
\Button:Button(1)\/pad_in     iocell31         0  27106  46477  RISE       1
\Button:Button(1)\/fb         iocell31      7673  34779  46477  RISE       1
Net_55/main_0                 macrocell6    6729  41508  46477  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1
\Button:PWM:PWMHW\/tc                                         timercell        1000   1000  
\Button:PWM:PWMHW\/tc (TOTAL_ADJUSTMENTS)                     timercell           0   1000  RISE       1
--\Button:PWM:PWMHW\/tc (Clock Phase Adjustment Delay)        timercell           0    N/A  
Net_55/clock_0                                                macrocell6       7161   8161  RISE       1


===================================================================== 
4.7::Critical Path Report for timer_clock
*****************************************
Clock: timer_clock
Frequency: 45.10 MHz | Target: 0.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 99977826p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -4230
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17944
-------------------------------------   ----- 
End-of-path arrival time (ps)           17944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    760    760  99977826  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    760  99977826  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11   1210   1970  99977826  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1970  99977826  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   2740   4710  99977826  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell10   4804   9514  99977826  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell10   5130  14644  99977826  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell11      0  14644  99977826  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell11   3300  17944  99977826  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/ci         datapathcell12      0  17944  99977826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/clock                     datapathcell12      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. I2C_IntClock:R)
**************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2C_SDA(0)/fb
Path End       : \I2C:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 29294p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#4 vs. I2C_IntClock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8863
-------------------------------------   ---- 
End-of-path arrival time (ps)           8863
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
I2C_SDA(0)/in_clock                                         iocell13            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
I2C_SDA(0)/fb                     iocell13      2485   2485  29294  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/main_0  macrocell43   6378   8863  29294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/clock_0                          macrocell43         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. HC_Clock:R)
**********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HC_ECHO(0)/fb
Path End       : \HC_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \HC_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 25329p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#24 vs. HC_Clock:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12108
-------------------------------------   ----- 
End-of-path arrival time (ps)           12108
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
HC_ECHO(0)/in_clock                                         iocell10            0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
HC_ECHO(0)/fb                                  iocell10        1852   1852  25329  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell6   5126   6978  25329  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell6   5130  12108  25329  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell7      0  12108  25329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell7       0      0  RISE       1


5.3::Critical Path Report for (BUT_CLOCK(fixed-function):R vs. \Button:PWM:PWMHW\/tc:R)
***************************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Button:PWM:PWMHW\/cmp
Path End       : Net_55/main_0
Capture Clock  : Net_55/clock_0
Path slack     : 46477p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                              8161
+ Cycle adjust (BUT_CLOCK(fixed-function):R#2 vs. \Button:PWM:PWMHW\/tc:R#2)   83333
- Setup time                                                                   -3510
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 87985

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41508
-------------------------------------   ----- 
End-of-path arrival time (ps)           41508
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\Button:PWM:PWMHW\/cmp        timercell     1000   1000  46477  RISE       1
\Button:Button(1)\/pin_input  iocell31     10450  11450  46477  RISE       1
\Button:Button(1)\/pad_out    iocell31     15656  27106  46477  RISE       1
\Button:Button(1)\/pad_in     iocell31         0  27106  46477  RISE       1
\Button:Button(1)\/fb         iocell31      7673  34779  46477  RISE       1
Net_55/main_0                 macrocell6    6729  41508  46477  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1
\Button:PWM:PWMHW\/tc                                         timercell        1000   1000  
\Button:PWM:PWMHW\/tc (TOTAL_ADJUSTMENTS)                     timercell           0   1000  RISE       1
--\Button:PWM:PWMHW\/tc (Clock Phase Adjustment Delay)        timercell           0    N/A  
Net_55/clock_0                                                macrocell6       7161   8161  RISE       1


5.4::Critical Path Report for (I2C_IntClock:R vs. I2C_IntClock:R)
*****************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 129595p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -6010
------------------------------------------------------   ------ 
End-of-path required time (ps)                           160657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31061
-------------------------------------   ----- 
End-of-path arrival time (ps)           31061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q               macrocell36     1250   1250  129595  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_0          macrocell23    14001  15251  129595  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q               macrocell23     3350  18601  129595  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell26     2884  21485  129595  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/q       macrocell26     3350  24835  129595  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell9   6226  31061  129595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell9       0      0  RISE       1


5.5::Critical Path Report for (HC_Clock:R vs. HC_Clock:R)
*********************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \HC_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \HC_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984239p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -4230
----------------------------------------------   ------- 
End-of-path required time (ps)                    995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11531
-------------------------------------   ----- 
End-of-path arrival time (ps)           11531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  984239  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  984239  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  984239  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell4   2901   6401  984239  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell4   5130  11531  984239  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell5      0  11531  984239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell5       0      0  RISE       1


5.6::Critical Path Report for (Motor_Clock:R vs. Motor_Clock:R)
***************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Arm_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Arm_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 24984214p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -4230
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11556
-------------------------------------   ----- 
End-of-path arrival time (ps)           11556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  24984214  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  24984214  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  24984214  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2926   6426  24984214  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11556  24984214  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11556  24984214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell2       0      0  RISE       1


5.7::Critical Path Report for (timer_clock:R vs. timer_clock:R)
***************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 99977826p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -4230
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17944
-------------------------------------   ----- 
End-of-path arrival time (ps)           17944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    760    760  99977826  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    760  99977826  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11   1210   1970  99977826  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1970  99977826  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   2740   4710  99977826  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell10   4804   9514  99977826  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell10   5130  14644  99977826  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell11      0  14644  99977826  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell11   3300  17944  99977826  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/ci         datapathcell12      0  17944  99977826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/clock                     datapathcell12      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HC_ECHO(0)/fb
Path End       : \HC_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \HC_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 25329p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#24 vs. HC_Clock:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12108
-------------------------------------   ----- 
End-of-path arrival time (ps)           12108
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
HC_ECHO(0)/in_clock                                         iocell10            0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
HC_ECHO(0)/fb                                  iocell10        1852   1852  25329  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell6   5126   6978  25329  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell6   5130  12108  25329  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell7      0  12108  25329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell7       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HC_ECHO(0)/fb
Path End       : \HC_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \HC_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 27662p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#24 vs. HC_Clock:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13505
-------------------------------------   ----- 
End-of-path arrival time (ps)           13505
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
HC_ECHO(0)/in_clock                                         iocell10            0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
HC_ECHO(0)/fb                               iocell10       1852   1852  25329  RISE       1
\HC_Timer:TimerUDB:status_tc\/main_0        macrocell17    5991   7843  27662  RISE       1
\HC_Timer:TimerUDB:status_tc\/q             macrocell17    3350  11193  27662  RISE       1
\HC_Timer:TimerUDB:rstSts:stsreg\/status_0  statusicell3   2311  13505  27662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:rstSts:stsreg\/clock                    statusicell3        0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HC_ECHO(0)/fb
Path End       : \HC_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \HC_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 28629p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#24 vs. HC_Clock:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6978
-------------------------------------   ---- 
End-of-path arrival time (ps)           6978
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
HC_ECHO(0)/in_clock                                         iocell10            0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
HC_ECHO(0)/fb                                  iocell10        1852   1852  25329  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell6   5126   6978  28629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HC_ECHO(0)/fb
Path End       : \HC_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \HC_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 28641p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#24 vs. HC_Clock:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6966
-------------------------------------   ---- 
End-of-path arrival time (ps)           6966
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
HC_ECHO(0)/in_clock                                         iocell10            0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
HC_ECHO(0)/fb                                  iocell10        1852   1852  25329  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell7   5114   6966  28641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell7       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2C_SDA(0)/fb
Path End       : \I2C:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 29294p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#4 vs. I2C_IntClock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8863
-------------------------------------   ---- 
End-of-path arrival time (ps)           8863
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
I2C_SDA(0)/in_clock                                         iocell13            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
I2C_SDA(0)/fb                     iocell13      2485   2485  29294  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/main_0  macrocell43   6378   8863  29294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/clock_0                          macrocell43         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2C_SDA(0)/fb
Path End       : \I2C:bI2C_UDB:status_1\/main_6
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 29312p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#4 vs. I2C_IntClock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8844
-------------------------------------   ---- 
End-of-path arrival time (ps)           8844
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
I2C_SDA(0)/in_clock                                         iocell13            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
I2C_SDA(0)/fb                   iocell13      2485   2485  29294  RISE       1
\I2C:bI2C_UDB:status_1\/main_6  macrocell45   6359   8844  29312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2C_SCL(0)/fb
Path End       : \I2C:bI2C_UDB:clk_eq_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 30574p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#4 vs. I2C_IntClock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7583
-------------------------------------   ---- 
End-of-path arrival time (ps)           7583
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
I2C_SCL(0)/in_clock                                         iocell12            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
I2C_SCL(0)/fb                     iocell12      2153   2153  30574  RISE       1
\I2C:bI2C_UDB:clk_eq_reg\/main_0  macrocell20   5430   7583  30574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clk_eq_reg\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2C_SCL(0)/fb
Path End       : \I2C:bI2C_UDB:scl_in_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:scl_in_reg\/clock_0
Path slack     : 30589p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#4 vs. I2C_IntClock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7568
-------------------------------------   ---- 
End-of-path arrival time (ps)           7568
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
I2C_SCL(0)/in_clock                                         iocell12            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
I2C_SCL(0)/fb                     iocell12      2153   2153  30574  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/main_0  macrocell40   5415   7568  30589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Button:PWM:PWMHW\/cmp
Path End       : Net_55/main_0
Capture Clock  : Net_55/clock_0
Path slack     : 46477p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                              8161
+ Cycle adjust (BUT_CLOCK(fixed-function):R#2 vs. \Button:PWM:PWMHW\/tc:R#2)   83333
- Setup time                                                                   -3510
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 87985

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41508
-------------------------------------   ----- 
End-of-path arrival time (ps)           41508
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\Button:PWM:PWMHW\/cmp        timercell     1000   1000  46477  RISE       1
\Button:Button(1)\/pin_input  iocell31     10450  11450  46477  RISE       1
\Button:Button(1)\/pad_out    iocell31     15656  27106  46477  RISE       1
\Button:Button(1)\/pad_in     iocell31         0  27106  46477  RISE       1
\Button:Button(1)\/fb         iocell31      7673  34779  46477  RISE       1
Net_55/main_0                 macrocell6    6729  41508  46477  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1
\Button:PWM:PWMHW\/tc                                         timercell        1000   1000  
\Button:PWM:PWMHW\/tc (TOTAL_ADJUSTMENTS)                     timercell           0   1000  RISE       1
--\Button:PWM:PWMHW\/tc (Clock Phase Adjustment Delay)        timercell           0    N/A  
Net_55/clock_0                                                macrocell6       7161   8161  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Button:PWM:PWMHW\/cmp
Path End       : Net_54/main_0
Capture Clock  : Net_54/clock_0
Path slack     : 49737p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                              8161
+ Cycle adjust (BUT_CLOCK(fixed-function):R#2 vs. \Button:PWM:PWMHW\/tc:R#2)   83333
- Setup time                                                                   -3510
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 87985

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38247
-------------------------------------   ----- 
End-of-path arrival time (ps)           38247
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\Button:PWM:PWMHW\/cmp        timercell     1000   1000  46477  RISE       1
\Button:Button(0)\/pin_input  iocell30      9775  10775  49737  RISE       1
\Button:Button(0)\/pad_out    iocell30     14784  25559  49737  RISE       1
\Button:Button(0)\/pad_in     iocell30         0  25559  49737  RISE       1
\Button:Button(0)\/fb         iocell30      6792  32351  49737  RISE       1
Net_54/main_0                 macrocell5    5896  38247  49737  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1
\Button:PWM:PWMHW\/tc                                         timercell        1000   1000  
\Button:PWM:PWMHW\/tc (TOTAL_ADJUSTMENTS)                     timercell           0   1000  RISE       1
--\Button:PWM:PWMHW\/tc (Clock Phase Adjustment Delay)        timercell           0    N/A  
Net_54/clock_0                                                macrocell5       7161   8161  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 129595p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -6010
------------------------------------------------------   ------ 
End-of-path required time (ps)                           160657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31061
-------------------------------------   ----- 
End-of-path arrival time (ps)           31061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q               macrocell36     1250   1250  129595  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_0          macrocell23    14001  15251  129595  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q               macrocell23     3350  18601  129595  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell26     2884  21485  129595  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/q       macrocell26     3350  24835  129595  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell9   6226  31061  129595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell9       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1
Capture Clock  : \I2C:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 135689p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -4130
------------------------------------------------------   ------ 
End-of-path required time (ps)                           162537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26848
-------------------------------------   ----- 
End-of-path arrival time (ps)           26848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q                 macrocell36     1250   1250  129595  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_0            macrocell23    14001  15251  129595  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q                 macrocell23     3350  18601  129595  RISE       1
\I2C:bI2C_UDB:cs_addr_clkgen_1\/main_1     macrocell25     2602  21204  135689  RISE       1
\I2C:bI2C_UDB:cs_addr_clkgen_1\/q          macrocell25     3350  24554  135689  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1  datapathcell8   2294  26848  135689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/clock                      datapathcell8       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:Shifter:u0\/cs_addr_1
Capture Clock  : \I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 139809p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -6010
------------------------------------------------------   ------ 
End-of-path required time (ps)                           160657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20847
-------------------------------------   ----- 
End-of-path arrival time (ps)           20847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q               macrocell33     1250   1250  136519  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/main_3  macrocell27    10997  12247  139809  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/q       macrocell27     3350  15597  139809  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/cs_addr_1      datapathcell9   5250  20847  139809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell9       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0
Capture Clock  : \I2C:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 140704p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -4130
------------------------------------------------------   ------ 
End-of-path required time (ps)                           162537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21833
-------------------------------------   ----- 
End-of-path arrival time (ps)           21833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q                 macrocell33     1250   1250  136519  RISE       1
\I2C:bI2C_UDB:cs_addr_clkgen_0\/main_3     macrocell24    10991  12241  140704  RISE       1
\I2C:bI2C_UDB:cs_addr_clkgen_0\/q          macrocell24     3350  15591  140704  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0  datapathcell8   6242  21833  140704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/clock                      datapathcell8       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_1
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 141762p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21395
-------------------------------------   ----- 
End-of-path arrival time (ps)           21395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q               macrocell33   1250   1250  136519  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/main_3  macrocell27  10997  12247  139809  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/q       macrocell27   3350  15597  139809  RISE       1
\I2C:bI2C_UDB:status_0\/main_1           macrocell44   5797  21395  141762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 141898p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21259
-------------------------------------   ----- 
End-of-path arrival time (ps)           21259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q         macrocell21   1250   1250  139318  RISE       1
\I2C:bI2C_UDB:m_state_2_split\/main_10  macrocell34  10618  11868  141898  RISE       1
\I2C:bI2C_UDB:m_state_2_split\/q        macrocell34   3350  15218  141898  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_5         macrocell33   6041  21259  141898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell33         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:clkgen_tc1_reg\/main_2
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 141951p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21205
-------------------------------------   ----- 
End-of-path arrival time (ps)           21205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q            macrocell36   1250   1250  129595  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_0       macrocell23  14001  15251  129595  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q            macrocell23   3350  18601  129595  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/main_2  macrocell21   2604  21205  141951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:Net_643_3\/main_8
Capture Clock  : \I2C:Net_643_3\/clock_0
Path slack     : 141953p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21204
-------------------------------------   ----- 
End-of-path arrival time (ps)           21204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell36   1250   1250  129595  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_0  macrocell23  14001  15251  129595  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q       macrocell23   3350  18601  129595  RISE       1
\I2C:Net_643_3\/main_8           macrocell18   2602  21204  141953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell18         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_1
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 142770p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20386
-------------------------------------   ----- 
End-of-path arrival time (ps)           20386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q               macrocell33   1250   1250  136519  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/main_3  macrocell27  10997  12247  139809  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/q       macrocell27   3350  15597  139809  RISE       1
\I2C:bI2C_UDB:status_3\/main_1           macrocell47   4789  20386  142770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:lost_arb_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 143350p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19806
-------------------------------------   ----- 
End-of-path arrival time (ps)           19806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q               macrocell33   1250   1250  136519  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/main_3  macrocell27  10997  12247  139809  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/q       macrocell27   3350  15597  139809  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/main_0       macrocell28   4209  19806  143350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_6
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 144181p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18976
-------------------------------------   ----- 
End-of-path arrival time (ps)           18976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q         macrocell21   1250   1250  139318  RISE       1
\I2C:bI2C_UDB:m_state_4_split\/main_10  macrocell37  11454  12704  144181  RISE       1
\I2C:bI2C_UDB:m_state_4_split\/q        macrocell37   3350  16054  144181  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_6         macrocell36   2921  18976  144181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_8
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 145584p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17573
-------------------------------------   ----- 
End-of-path arrival time (ps)           17573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q             macrocell33   1250   1250  136519  RISE       1
\I2C:bI2C_UDB:m_state_0_split\/main_6  macrocell31  10683  11933  145584  RISE       1
\I2C:bI2C_UDB:m_state_0_split\/q       macrocell31   3350  15283  145584  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_8        macrocell30   2290  17573  145584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:Net_643_3\/main_1
Capture Clock  : \I2C:Net_643_3\/clock_0
Path slack     : 146935p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16221
-------------------------------------   ----- 
End-of-path arrival time (ps)           16221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q  macrocell36   1250   1250  129595  RISE       1
\I2C:Net_643_3\/main_1      macrocell18  14971  16221  146935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell18         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C:bI2C_UDB:StsReg\/status_5
Capture Clock  : \I2C:bI2C_UDB:StsReg\/clock
Path slack     : 147393p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                               -500
------------------------------------------------------   ------ 
End-of-path required time (ps)                           166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18773
-------------------------------------   ----- 
End-of-path arrival time (ps)           18773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_reg\/q     macrocell40    1250   1250  137528  RISE       1
\I2C:bI2C_UDB:status_5\/main_0  macrocell49    7909   9159  147393  RISE       1
\I2C:bI2C_UDB:status_5\/q       macrocell49    3350  12509  147393  RISE       1
\I2C:bI2C_UDB:StsReg\/status_5  statusicell4   6265  18773  147393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:StsReg\/clock                                statusicell4        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_1
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 148851p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14305
-------------------------------------   ----- 
End-of-path arrival time (ps)           14305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q      macrocell36   1250   1250  129595  RISE       1
\I2C:bI2C_UDB:status_2\/main_1  macrocell46  13055  14305  148851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:Net_643_3\/main_4
Capture Clock  : \I2C:Net_643_3\/clock_0
Path slack     : 149791p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13366
-------------------------------------   ----- 
End-of-path arrival time (ps)           13366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q  macrocell32   1250   1250  131498  RISE       1
\I2C:Net_643_3\/main_4      macrocell18  12116  13366  149791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell18         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_4
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 150079p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13078
-------------------------------------   ----- 
End-of-path arrival time (ps)           13078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q      macrocell33   1250   1250  136519  RISE       1
\I2C:bI2C_UDB:status_3\/main_4  macrocell47  11828  13078  150079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_3
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 150083p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13074
-------------------------------------   ----- 
End-of-path arrival time (ps)           13074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q      macrocell33   1250   1250  136519  RISE       1
\I2C:bI2C_UDB:status_1\/main_3  macrocell45  11824  13074  150083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_4
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 150087p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13070
-------------------------------------   ----- 
End-of-path arrival time (ps)           13070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q      macrocell33   1250   1250  136519  RISE       1
\I2C:bI2C_UDB:status_0\/main_4  macrocell44  11820  13070  150087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:sda_x_wire\/main_6
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 150093p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13063
-------------------------------------   ----- 
End-of-path arrival time (ps)           13063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q  macrocell32   1250   1250  131498  RISE       1
\I2C:sda_x_wire\/main_6     macrocell50  11813  13063  150093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell50         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:Net_643_3\/main_2
Capture Clock  : \I2C:Net_643_3\/clock_0
Path slack     : 150236p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12920
-------------------------------------   ----- 
End-of-path arrival time (ps)           12920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q  macrocell35   1250   1250  132510  RISE       1
\I2C:Net_643_3\/main_2      macrocell18  11670  12920  150236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell18         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 150310p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12846
-------------------------------------   ----- 
End-of-path arrival time (ps)           12846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell36   1250   1250  129595  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_0  macrocell33  11596  12846  150310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell33         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_7
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 150454p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12703
-------------------------------------   ----- 
End-of-path arrival time (ps)           12703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell21   1250   1250  139318  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_7  macrocell32  11453  12703  150454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_10
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 150479p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12678
-------------------------------------   ----- 
End-of-path arrival time (ps)           12678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q   macrocell21   1250   1250  139318  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_10  macrocell35  11428  12678  150479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_7
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 150730p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12427
-------------------------------------   ----- 
End-of-path arrival time (ps)           12427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell21   1250   1250  139318  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_7  macrocell30  11177  12427  150730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_4
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 150732p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12425
-------------------------------------   ----- 
End-of-path arrival time (ps)           12425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q      macrocell32   1250   1250  131498  RISE       1
\I2C:bI2C_UDB:status_2\/main_4  macrocell46  11175  12425  150732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_5
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 151017p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12140
-------------------------------------   ----- 
End-of-path arrival time (ps)           12140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q      macrocell32   1250   1250  131498  RISE       1
\I2C:bI2C_UDB:status_3\/main_5  macrocell47  10890  12140  151017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:sda_x_wire\/main_5
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 151044p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12113
-------------------------------------   ----- 
End-of-path arrival time (ps)           12113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q  macrocell33   1250   1250  136519  RISE       1
\I2C:sda_x_wire\/main_5     macrocell50  10863  12113  151044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell50         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 151231p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11926
-------------------------------------   ----- 
End-of-path arrival time (ps)           11926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell33   1250   1250  136519  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_2  macrocell36  10676  11926  151231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 151360p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11797
-------------------------------------   ----- 
End-of-path arrival time (ps)           11797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell33   1250   1250  136519  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_3  macrocell30  10547  11797  151360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 151371p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11786
-------------------------------------   ----- 
End-of-path arrival time (ps)           11786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell36   1250   1250  129595  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_1  macrocell32  10536  11786  151371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:sda_x_wire\/main_4
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 151550p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11606
-------------------------------------   ----- 
End-of-path arrival time (ps)           11606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q  macrocell35   1250   1250  132510  RISE       1
\I2C:sda_x_wire\/main_4     macrocell50  10356  11606  151550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell50         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_2
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 151560p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11596
-------------------------------------   ----- 
End-of-path arrival time (ps)           11596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q      macrocell36   1250   1250  129595  RISE       1
\I2C:bI2C_UDB:status_0\/main_2  macrocell44  10346  11596  151560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_1
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 151687p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11470
-------------------------------------   ----- 
End-of-path arrival time (ps)           11470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q      macrocell36   1250   1250  129595  RISE       1
\I2C:bI2C_UDB:status_1\/main_1  macrocell45  10220  11470  151687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 151703p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11454
-------------------------------------   ----- 
End-of-path arrival time (ps)           11454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell36   1250   1250  129595  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_4  macrocell35  10204  11454  151703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 151788p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11368
-------------------------------------   ----- 
End-of-path arrival time (ps)           11368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell33   1250   1250  136519  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_3  macrocell32  10118  11368  151788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_6
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 151804p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11353
-------------------------------------   ----- 
End-of-path arrival time (ps)           11353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell33   1250   1250  136519  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_6  macrocell35  10103  11353  151804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C:bI2C_UDB:m_state_3\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 151880p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11277
-------------------------------------   ----- 
End-of-path arrival time (ps)           11277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell9       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell9   3580   3580  145374  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_3             macrocell35     7697  11277  151880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C:bI2C_UDB:m_state_1\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 151895p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11262
-------------------------------------   ----- 
End-of-path arrival time (ps)           11262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell9       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell9   3580   3580  145374  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_0             macrocell32     7682  11262  151895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:sda_x_wire\/main_3
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 152207p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10950
-------------------------------------   ----- 
End-of-path arrival time (ps)           10950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q  macrocell36   1250   1250  129595  RISE       1
\I2C:sda_x_wire\/main_3     macrocell50   9700  10950  152207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell50         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:Net_643_3\/main_5
Capture Clock  : \I2C:Net_643_3\/clock_0
Path slack     : 152411p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10746
-------------------------------------   ----- 
End-of-path arrival time (ps)           10746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q  macrocell30   1250   1250  133921  RISE       1
\I2C:Net_643_3\/main_5      macrocell18   9496  10746  152411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell18         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 152473p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10684
-------------------------------------   ----- 
End-of-path arrival time (ps)           10684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell36   1250   1250  129595  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_1  macrocell30   9434  10684  152473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_2
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 152703p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10454
-------------------------------------   ----- 
End-of-path arrival time (ps)           10454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q      macrocell35   1250   1250  132510  RISE       1
\I2C:bI2C_UDB:status_2\/main_2  macrocell46   9204  10454  152703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_9
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 152736p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10421
-------------------------------------   ----- 
End-of-path arrival time (ps)           10421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell29   1250   1250  146045  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_9  macrocell35   9171  10421  152736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:Net_643_3\/main_6
Capture Clock  : \I2C:Net_643_3\/clock_0
Path slack     : 153105p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10051
-------------------------------------   ----- 
End-of-path arrival time (ps)           10051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q  macrocell29   1250   1250  146045  RISE       1
\I2C:Net_643_3\/main_6    macrocell18   8801  10051  153105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell18         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:clkgen_tc1_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 153112p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10045
-------------------------------------   ----- 
End-of-path arrival time (ps)           10045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q              macrocell29   1250   1250  146045  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/main_1  macrocell21   8795  10045  153112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_5
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 153151p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10005
-------------------------------------   ----- 
End-of-path arrival time (ps)           10005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q      macrocell30   1250   1250  133921  RISE       1
\I2C:bI2C_UDB:status_2\/main_5  macrocell46   8755  10005  153151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_4
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 153246p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9911
-------------------------------------   ---- 
End-of-path arrival time (ps)           9911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q      macrocell32   1250   1250  131498  RISE       1
\I2C:bI2C_UDB:status_1\/main_4  macrocell45   8661   9911  153246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_5
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 153259p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9898
-------------------------------------   ---- 
End-of-path arrival time (ps)           9898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q      macrocell32   1250   1250  131498  RISE       1
\I2C:bI2C_UDB:status_0\/main_5  macrocell44   8648   9898  153259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_8
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 153269p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9888
-------------------------------------   ---- 
End-of-path arrival time (ps)           9888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell21   1250   1250  139318  RISE       1
\I2C:bI2C_UDB:status_1\/main_8   macrocell45   8638   9888  153269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 153279p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9878
-------------------------------------   ---- 
End-of-path arrival time (ps)           9878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell29   1250   1250  146045  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_3  macrocell33   8628   9878  153279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell33         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:Net_643_3\/main_3
Capture Clock  : \I2C:Net_643_3\/clock_0
Path slack     : 153315p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9841
-------------------------------------   ---- 
End-of-path arrival time (ps)           9841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q  macrocell33   1250   1250  136519  RISE       1
\I2C:Net_643_3\/main_3      macrocell18   8591   9841  153315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell18         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 153421p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9736
-------------------------------------   ---- 
End-of-path arrival time (ps)           9736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q       macrocell32   1250   1250  131498  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_4  macrocell30   8486   9736  153421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 153434p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9723
-------------------------------------   ---- 
End-of-path arrival time (ps)           9723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_reg\/q         macrocell40   1250   1250  137528  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_0  macrocell19   8473   9723  153434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_3
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 153591p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9566
-------------------------------------   ---- 
End-of-path arrival time (ps)           9566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q      macrocell35   1250   1250  132510  RISE       1
\I2C:bI2C_UDB:status_3\/main_3  macrocell47   8316   9566  153591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_6
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 153717p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9440
-------------------------------------   ---- 
End-of-path arrival time (ps)           9440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell29   1250   1250  146045  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_6  macrocell32   8190   9440  153717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_11
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 153808p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9348
-------------------------------------   ---- 
End-of-path arrival time (ps)           9348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:lost_arb_reg\/q     macrocell28   1250   1250  146415  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_11  macrocell35   8098   9348  153808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:sda_x_wire\/main_7
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 153979p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9178
-------------------------------------   ---- 
End-of-path arrival time (ps)           9178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q  macrocell30   1250   1250  133921  RISE       1
\I2C:sda_x_wire\/main_7     macrocell50   7928   9178  153979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell50         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:clkgen_tc2_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 154031p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9126
-------------------------------------   ---- 
End-of-path arrival time (ps)           9126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q       macrocell21   1250   1250  139318  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/main_1  macrocell22   7876   9126  154031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 154128p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9029
-------------------------------------   ---- 
End-of-path arrival time (ps)           9029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q       macrocell35   1250   1250  132510  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_1  macrocell33   7779   9029  154128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell33         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_6
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 154183p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8974
-------------------------------------   ---- 
End-of-path arrival time (ps)           8974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q        macrocell29   1250   1250  146045  RISE       1
\I2C:bI2C_UDB:status_2\/main_6  macrocell46   7724   8974  154183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_5
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 154193p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8964
-------------------------------------   ---- 
End-of-path arrival time (ps)           8964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q            macrocell29   1250   1250  146045  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_5  macrocell19   7714   8964  154193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 154219p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8938
-------------------------------------   ---- 
End-of-path arrival time (ps)           8938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell36   1250   1250  129595  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_1  macrocell36   7688   8938  154219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_8
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 154383p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8774
-------------------------------------   ---- 
End-of-path arrival time (ps)           8774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q       macrocell30   1250   1250  133921  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_8  macrocell35   7524   8774  154383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_2
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 154945p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8212
-------------------------------------   ---- 
End-of-path arrival time (ps)           8212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q      macrocell35   1250   1250  132510  RISE       1
\I2C:bI2C_UDB:status_1\/main_2  macrocell45   6962   8212  154945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_3
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 154959p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8197
-------------------------------------   ---- 
End-of-path arrival time (ps)           8197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q      macrocell35   1250   1250  132510  RISE       1
\I2C:bI2C_UDB:status_0\/main_3  macrocell44   6947   8197  154959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_5
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 155073p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8083
-------------------------------------   ---- 
End-of-path arrival time (ps)           8083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q      macrocell30   1250   1250  133921  RISE       1
\I2C:bI2C_UDB:status_1\/main_5  macrocell45   6833   8083  155073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C:bI2C_UDB:sda_in_last_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:sda_in_last_reg\/clock_0
Path slack     : 155159p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7998
-------------------------------------   ---- 
End-of-path arrival time (ps)           7998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/clock_0                          macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_reg\/q            macrocell43   1250   1250  155159  RISE       1
\I2C:bI2C_UDB:sda_in_last_reg\/main_0  macrocell42   6748   7998  155159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last_reg\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C:bI2C_UDB:m_state_0\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 155172p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7985
-------------------------------------   ---- 
End-of-path arrival time (ps)           7985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell9       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell9   3580   3580  145374  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_0             macrocell30     4405   7985  155172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:Net_643_3\/q
Path End       : \I2C:bI2C_UDB:clk_eq_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 155287p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7870
-------------------------------------   ---- 
End-of-path arrival time (ps)           7870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:Net_643_3\/q                 macrocell18   1250   1250  139805  RISE       1
\I2C:bI2C_UDB:clk_eq_reg\/main_1  macrocell20   6620   7870  155287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clk_eq_reg\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 155417p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7740
-------------------------------------   ---- 
End-of-path arrival time (ps)           7740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell29   1250   1250  146045  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_5  macrocell36   6490   7740  155417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_7
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 155442p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7714
-------------------------------------   ---- 
End-of-path arrival time (ps)           7714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q       macrocell32   1250   1250  131498  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_7  macrocell35   6464   7714  155442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_6
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 155508p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7648
-------------------------------------   ---- 
End-of-path arrival time (ps)           7648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell29   1250   1250  146045  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_6  macrocell30   6398   7648  155508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:clkgen_tc2_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 155551p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7605
-------------------------------------   ---- 
End-of-path arrival time (ps)           7605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q              macrocell29   1250   1250  146045  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/main_0  macrocell22   6355   7605  155551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:sda_x_wire\/main_8
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 155551p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7605
-------------------------------------   ---- 
End-of-path arrival time (ps)           7605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q  macrocell29   1250   1250  146045  RISE       1
\I2C:sda_x_wire\/main_8   macrocell50   6355   7605  155551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell50         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:status_1\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_0
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 155660p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7497
-------------------------------------   ---- 
End-of-path arrival time (ps)           7497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:status_1\/q       macrocell45   1250   1250  155660  RISE       1
\I2C:bI2C_UDB:status_1\/main_0  macrocell45   6247   7497  155660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_2
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 155743p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7414
-------------------------------------   ---- 
End-of-path arrival time (ps)           7414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q      macrocell36   1250   1250  129595  RISE       1
\I2C:bI2C_UDB:status_3\/main_2  macrocell47   6164   7414  155743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C:bI2C_UDB:scl_in_last_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:scl_in_last_reg\/clock_0
Path slack     : 155838p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7319
-------------------------------------   ---- 
End-of-path arrival time (ps)           7319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_reg\/q            macrocell40   1250   1250  137528  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/main_0  macrocell39   6069   7319  155838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:lost_arb_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 156108p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7049
-------------------------------------   ---- 
End-of-path arrival time (ps)           7049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q            macrocell29   1250   1250  146045  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/main_1  macrocell28   5799   7049  156108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 156363p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6793
-------------------------------------   ---- 
End-of-path arrival time (ps)           6793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q       macrocell30   1250   1250  133921  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_5  macrocell32   5543   6793  156363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_6
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 156587p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6570
-------------------------------------   ---- 
End-of-path arrival time (ps)           6570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q      macrocell30   1250   1250  133921  RISE       1
\I2C:bI2C_UDB:status_3\/main_6  macrocell47   5320   6570  156587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 156631p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6526
-------------------------------------   ---- 
End-of-path arrival time (ps)           6526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q       macrocell32   1250   1250  131498  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_3  macrocell36   5276   6526  156631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 156711p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6446
-------------------------------------   ---- 
End-of-path arrival time (ps)           6446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell21   1250   1250  139318  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_4  macrocell33   5196   6446  156711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell33         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_3
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 157024p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6133
-------------------------------------   ---- 
End-of-path arrival time (ps)           6133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q      macrocell33   1250   1250  136519  RISE       1
\I2C:bI2C_UDB:status_2\/main_3  macrocell46   4883   6133  157024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \I2C:sda_x_wire\/main_1
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 157119p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6037
-------------------------------------   ---- 
End-of-path arrival time (ps)           6037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/clock                       controlcell3        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell3   1210   1210  149259  RISE       1
\I2C:sda_x_wire\/main_1                   macrocell50    4827   6037  157119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell50         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_7
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 157404p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5753
-------------------------------------   ---- 
End-of-path arrival time (ps)           5753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q        macrocell29   1250   1250  146045  RISE       1
\I2C:bI2C_UDB:status_1\/main_7  macrocell45   4503   5753  157404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C:bI2C_UDB:lost_arb_reg\/main_2
Capture Clock  : \I2C:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 157413p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5743
-------------------------------------   ---- 
End-of-path arrival time (ps)           5743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:lost_arb_reg\/q       macrocell28   1250   1250  146415  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/main_2  macrocell28   4493   5743  157413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/so_comb
Path End       : \I2C:sda_x_wire\/main_2
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 157699p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5458
-------------------------------------   ---- 
End-of-path arrival time (ps)           5458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell9       0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/so_comb  datapathcell9   2520   2520  157699  RISE       1
\I2C:sda_x_wire\/main_2            macrocell50     2938   5458  157699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell50         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 157707p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5449
-------------------------------------   ---- 
End-of-path arrival time (ps)           5449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q       macrocell32   1250   1250  131498  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_4  macrocell32   4199   5449  157707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 157917p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5240
-------------------------------------   ---- 
End-of-path arrival time (ps)           5240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/clock_0                     macrocell39         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_last_reg\/q    macrocell39   1250   1250  140487  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_1  macrocell19   3990   5240  157917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Master:ClkGen:u0\/z0_comb
Path End       : \I2C:bI2C_UDB:clkgen_tc1_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 157929p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5228
-------------------------------------   ---- 
End-of-path arrival time (ps)           5228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/clock                      datapathcell8       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Master:ClkGen:u0\/z0_comb  datapathcell8   2290   2290  145266  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/main_0     macrocell21     2938   5228  157929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_7
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 157969p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5188
-------------------------------------   ---- 
End-of-path arrival time (ps)           5188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q        macrocell29   1250   1250  146045  RISE       1
\I2C:bI2C_UDB:status_3\/main_7  macrocell47   3938   5188  157969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_6
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 158022p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5135
-------------------------------------   ---- 
End-of-path arrival time (ps)           5135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q        macrocell29   1250   1250  146045  RISE       1
\I2C:bI2C_UDB:status_0\/main_6  macrocell44   3885   5135  158022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_5
Path End       : \I2C:bI2C_UDB:m_state_3\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 158300p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4857
-------------------------------------   ---- 
End-of-path arrival time (ps)           4857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/clock                       controlcell3        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_5  controlcell3   1210   1210  149938  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_1           macrocell35    3647   4857  158300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_6
Path End       : \I2C:bI2C_UDB:m_state_3\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 158304p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4853
-------------------------------------   ---- 
End-of-path arrival time (ps)           4853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/clock                       controlcell3        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_6  controlcell3   1210   1210  149938  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_0           macrocell35    3643   4853  158304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 158331p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4826
-------------------------------------   ---- 
End-of-path arrival time (ps)           4826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q       macrocell35   1250   1250  132510  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_5  macrocell35   3576   4826  158331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 158331p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4826
-------------------------------------   ---- 
End-of-path arrival time (ps)           4826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q       macrocell35   1250   1250  132510  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_2  macrocell32   3576   4826  158331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:Net_643_3\/main_7
Capture Clock  : \I2C:Net_643_3\/clock_0
Path slack     : 158348p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4809
-------------------------------------   ---- 
End-of-path arrival time (ps)           4809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell21   1250   1250  139318  RISE       1
\I2C:Net_643_3\/main_7           macrocell18   3559   4809  158348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell18         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:sda_x_wire\/q
Path End       : \I2C:sda_x_wire\/main_0
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 158395p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4762
-------------------------------------   ---- 
End-of-path arrival time (ps)           4762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell50         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\I2C:sda_x_wire\/q       macrocell50   1250   1250  158395  RISE       1
\I2C:sda_x_wire\/main_0  macrocell50   3512   4762  158395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell50         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:status_2\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_0
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 158402p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4755
-------------------------------------   ---- 
End-of-path arrival time (ps)           4755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:status_2\/q       macrocell46   1250   1250  158402  RISE       1
\I2C:bI2C_UDB:status_2\/main_0  macrocell46   3505   4755  158402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C:sda_x_wire\/main_9
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 158422p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:lost_arb_reg\/q  macrocell28   1250   1250  146415  RISE       1
\I2C:sda_x_wire\/main_9        macrocell50   3484   4734  158422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell50         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 158473p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4683
-------------------------------------   ---- 
End-of-path arrival time (ps)           4683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell33   1250   1250  136519  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_2  macrocell33   3433   4683  158473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell33         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C:bI2C_UDB:Shifter:u0\/route_si
Capture Clock  : \I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 158491p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3500
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4675
-------------------------------------   ---- 
End-of-path arrival time (ps)           4675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/clock_0                          macrocell43         0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_reg\/q         macrocell43     1250   1250  155159  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/route_si  datapathcell9   3425   4675  158491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell9       0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \I2C:bI2C_UDB:m_state_4\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 158492p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4665
-------------------------------------   ---- 
End-of-path arrival time (ps)           4665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/clock                       controlcell3        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell3   1210   1210  149259  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_0           macrocell36    3455   4665  158492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 158502p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4655
-------------------------------------   ---- 
End-of-path arrival time (ps)           4655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q       macrocell35   1250   1250  132510  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_2  macrocell30   3405   4655  158502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 158528p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4629
-------------------------------------   ---- 
End-of-path arrival time (ps)           4629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q       macrocell30   1250   1250  133921  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_4  macrocell36   3379   4629  158528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 158533p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4624
-------------------------------------   ---- 
End-of-path arrival time (ps)           4624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q       macrocell30   1250   1250  133921  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_5  macrocell30   3374   4624  158533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:scl_in_last2_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:scl_in_last2_reg\/clock_0
Path slack     : 158808p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4349
-------------------------------------   ---- 
End-of-path arrival time (ps)           4349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/clock_0                     macrocell39         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_last_reg\/q        macrocell39   1250   1250  140487  RISE       1
\I2C:bI2C_UDB:scl_in_last2_reg\/main_0  macrocell38   3099   4349  158808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last2_reg\/clock_0                    macrocell38         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_last2_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_2
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 158851p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4306
-------------------------------------   ---- 
End-of-path arrival time (ps)           4306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last2_reg\/clock_0                    macrocell38         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_last2_reg\/q   macrocell38   1250   1250  152228  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_2  macrocell19   3056   4306  158851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_2
Path End       : \I2C:bI2C_UDB:m_state_3\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 158895p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4262
-------------------------------------   ---- 
End-of-path arrival time (ps)           4262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/clock                       controlcell3        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_2  controlcell3   1210   1210  152611  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_2           macrocell35    3052   4262  158895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_1
Path End       : \I2C:bI2C_UDB:m_reset\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_reset\/clock_0
Path slack     : 159017p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4140
-------------------------------------   ---- 
End-of-path arrival time (ps)           4140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/clock                       controlcell3        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_1  controlcell3   1210   1210  159017  RISE       1
\I2C:bI2C_UDB:m_reset\/main_0             macrocell29    2930   4140  159017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell29         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:status_3\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_0
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 159111p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell47         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:status_3\/q       macrocell47   1250   1250  159111  RISE       1
\I2C:bI2C_UDB:status_3\/main_0  macrocell47   2795   4045  159111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_3
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 159113p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last_reg\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_last_reg\/q    macrocell42   1250   1250  152490  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_3  macrocell19   2794   4044  159113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:sda_in_last2_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:sda_in_last2_reg\/clock_0
Path slack     : 159113p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last_reg\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_last_reg\/q        macrocell42   1250   1250  152490  RISE       1
\I2C:bI2C_UDB:sda_in_last2_reg\/main_0  macrocell41   2794   4044  159113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last2_reg\/clock_0                    macrocell41         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_last2_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_4
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 159116p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last2_reg\/clock_0                    macrocell41         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_last2_reg\/q   macrocell41   1250   1250  152493  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_4  macrocell19   2790   4040  159116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:status_0\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_0
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 159290p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell44         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:status_0\/q       macrocell44   1250   1250  159290  RISE       1
\I2C:bI2C_UDB:status_0\/main_0  macrocell44   2617   3867  159290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:bus_busy_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_6
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 159592p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:bus_busy_reg\/q       macrocell19   1250   1250  159592  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_6  macrocell19   2314   3564  159592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc2_reg\/q
Path End       : \I2C:sda_x_wire\/main_10
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 159608p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc2_reg\/q  macrocell22   1250   1250  159608  RISE       1
\I2C:sda_x_wire\/main_10         macrocell50   2299   3549  159608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell50         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \HC_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \HC_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984239p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -4230
----------------------------------------------   ------- 
End-of-path required time (ps)                    995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11531
-------------------------------------   ----- 
End-of-path arrival time (ps)           11531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  984239  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  984239  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  984239  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell4   2901   6401  984239  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell4   5130  11531  984239  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell5      0  11531  984239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell5       0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \HC_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \HC_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 987421p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                        -500
----------------------------------------------   ------- 
End-of-path required time (ps)                    999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12079
-------------------------------------   ----- 
End-of-path arrival time (ps)           12079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  984239  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  984239  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  984239  RISE       1
\HC_PWM:PWMUDB:status_2\/main_1          macrocell16     2910   6410  987421  RISE       1
\HC_PWM:PWMUDB:status_2\/q               macrocell16     3350   9760  987421  RISE       1
\HC_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell2    2318  12079  987421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:genblk8:stsreg\/clock                       statusicell2        0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \HC_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \HC_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 987537p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -6060
----------------------------------------------   ------- 
End-of-path required time (ps)                    993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6403
-------------------------------------   ---- 
End-of-path arrival time (ps)           6403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  984239  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  984239  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  984239  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell5   2903   6403  987537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell5       0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 987539p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -6060
----------------------------------------------   ------- 
End-of-path required time (ps)                    993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6401
-------------------------------------   ---- 
End-of-path arrival time (ps)           6401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  984239  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  984239  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  984239  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell4   2901   6401  987539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:runmode_enable\/q
Path End       : \HC_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \HC_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 987700p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -6060
----------------------------------------------   ------- 
End-of-path required time (ps)                    993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6240
-------------------------------------   ---- 
End-of-path arrival time (ps)           6240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:runmode_enable\/clock_0                     macrocell13         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:runmode_enable\/q         macrocell13     1250   1250  984948  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell5   4990   6240  987700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell5       0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \HC_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \HC_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 987910p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -6060
----------------------------------------------   ------- 
End-of-path required time (ps)                    993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6030
-------------------------------------   ---- 
End-of-path arrival time (ps)           6030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell6    760    760  984610  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell7      0    760  984610  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell7   2740   3500  984610  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell6   2530   6030  987910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \HC_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \HC_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 987912p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -6060
----------------------------------------------   ------- 
End-of-path required time (ps)                    993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6028
-------------------------------------   ---- 
End-of-path arrival time (ps)           6028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell6    760    760  984610  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell7      0    760  984610  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell7   2740   3500  984610  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell7   2528   6028  987912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell7       0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:runmode_enable\/q
Path End       : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 988248p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -6060
----------------------------------------------   ------- 
End-of-path required time (ps)                    993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5692
-------------------------------------   ---- 
End-of-path arrival time (ps)           5692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:runmode_enable\/clock_0                     macrocell13         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:runmode_enable\/q         macrocell13     1250   1250  984948  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell4   4442   5692  988248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1697/q
Path End       : \HC_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \HC_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 988760p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -6060
----------------------------------------------   ------- 
End-of-path required time (ps)                    993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5180
-------------------------------------   ---- 
End-of-path arrival time (ps)           5180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1697/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_1697/q                                     macrocell1      1250   1250  986073  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell7   3930   5180  988760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell7       0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1697/main_1
Capture Clock  : Net_1697/clock_0
Path slack     : 989083p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7407
-------------------------------------   ---- 
End-of-path arrival time (ps)           7407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1520   1520  989083  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1520  989083  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   2230   3750  989083  RISE       1
Net_1697/main_1                         macrocell1      3657   7407  989083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1697/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \HC_PWM:PWMUDB:prevCompare2\/main_0
Capture Clock  : \HC_PWM:PWMUDB:prevCompare2\/clock_0
Path slack     : 989251p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7239
-------------------------------------   ---- 
End-of-path arrival time (ps)           7239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell4   1600   1600  989251  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell5      0   1600  989251  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell5   2270   3870  989251  RISE       1
\HC_PWM:PWMUDB:prevCompare2\/main_0     macrocell12     3369   7239  989251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:prevCompare2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \HC_PWM:PWMUDB:status_1\/main_1
Capture Clock  : \HC_PWM:PWMUDB:status_1\/clock_0
Path slack     : 989258p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7232
-------------------------------------   ---- 
End-of-path arrival time (ps)           7232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell4   1600   1600  989251  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell5      0   1600  989251  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell5   2270   3870  989251  RISE       1
\HC_PWM:PWMUDB:status_1\/main_1         macrocell15     3362   7232  989258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:status_1\/clock_0                           macrocell15         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1697/q
Path End       : \HC_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \HC_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 989373p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -6060
----------------------------------------------   ------- 
End-of-path required time (ps)                    993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4567
-------------------------------------   ---- 
End-of-path arrival time (ps)           4567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1697/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_1697/q                                     macrocell1      1250   1250  986073  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell6   3317   4567  989373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \HC_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \HC_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 989955p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6535
-------------------------------------   ---- 
End-of-path arrival time (ps)           6535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1520   1520  989083  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1520  989083  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   2230   3750  989083  RISE       1
\HC_PWM:PWMUDB:prevCompare1\/main_0     macrocell11     2785   6535  989955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:prevCompare1\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \HC_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \HC_PWM:PWMUDB:status_0\/clock_0
Path slack     : 989967p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6523
-------------------------------------   ---- 
End-of-path arrival time (ps)           6523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1520   1520  989083  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1520  989083  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   2230   3750  989083  RISE       1
\HC_PWM:PWMUDB:status_0\/main_1         macrocell14     2773   6523  989967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:status_0\/clock_0                           macrocell14         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_2330/main_1
Capture Clock  : Net_2330/clock_0
Path slack     : 990314p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6176
-------------------------------------   ---- 
End-of-path arrival time (ps)           6176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell4   1600   1600  989251  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell5      0   1600  989251  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell5   2270   3870  989251  RISE       1
Net_2330/main_1                         macrocell2      2306   6176  990314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2330/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_2330/main_0
Capture Clock  : Net_2330/clock_0
Path slack     : 991277p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5213
-------------------------------------   ---- 
End-of-path arrival time (ps)           5213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:runmode_enable\/clock_0                     macrocell13         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:runmode_enable\/q  macrocell13   1250   1250  984948  RISE       1
Net_2330/main_0                   macrocell2    3963   5213  991277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2330/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:prevCompare1\/q
Path End       : \HC_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \HC_PWM:PWMUDB:status_0\/clock_0
Path slack     : 992943p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:prevCompare1\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:prevCompare1\/q   macrocell11   1250   1250  992943  RISE       1
\HC_PWM:PWMUDB:status_0\/main_0  macrocell14   2297   3547  992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:status_0\/clock_0                           macrocell14         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_1697/main_0
Capture Clock  : Net_1697/clock_0
Path slack     : 992994p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3496
-------------------------------------   ---- 
End-of-path arrival time (ps)           3496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:runmode_enable\/clock_0                     macrocell13         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:runmode_enable\/q  macrocell13   1250   1250  984948  RISE       1
Net_1697/main_0                   macrocell1    2246   3496  992994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1697/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:prevCompare2\/q
Path End       : \HC_PWM:PWMUDB:status_1\/main_0
Capture Clock  : \HC_PWM:PWMUDB:status_1\/clock_0
Path slack     : 993002p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3488
-------------------------------------   ---- 
End-of-path arrival time (ps)           3488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:prevCompare2\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:prevCompare2\/q   macrocell12   1250   1250  993002  RISE       1
\HC_PWM:PWMUDB:status_1\/main_0  macrocell15   2238   3488  993002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:status_1\/clock_0                           macrocell15         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \HC_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \HC_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 993018p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3472
-------------------------------------   ---- 
End-of-path arrival time (ps)           3472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:genblk1:ctrlreg\/clock                      controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  993018  RISE       1
\HC_PWM:PWMUDB:runmode_enable\/main_0      macrocell13    2262   3472  993018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:runmode_enable\/clock_0                     macrocell13         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1697/q
Path End       : \HC_Timer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \HC_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 994496p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Recovery time                                        0
----------------------------------------------   ------- 
End-of-path required time (ps)                   1000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5504
-------------------------------------   ---- 
End-of-path arrival time (ps)           5504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1697/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
Net_1697/q                               macrocell1     1250   1250  986073  RISE       1
\HC_Timer:TimerUDB:rstSts:stsreg\/reset  statusicell3   4254   5504  994496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:rstSts:stsreg\/clock                    statusicell3        0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:status_1\/q
Path End       : \HC_PWM:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \HC_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 995376p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                        -500
----------------------------------------------   ------- 
End-of-path required time (ps)                    999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4124
-------------------------------------   ---- 
End-of-path arrival time (ps)           4124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:status_1\/clock_0                           macrocell15         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:status_1\/q               macrocell15    1250   1250  995376  RISE       1
\HC_PWM:PWMUDB:genblk8:stsreg\/status_1  statusicell2   2874   4124  995376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:genblk8:stsreg\/clock                       statusicell2        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:status_0\/q
Path End       : \HC_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \HC_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 995920p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                        -500
----------------------------------------------   ------- 
End-of-path required time (ps)                    999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3580
-------------------------------------   ---- 
End-of-path arrival time (ps)           3580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:status_0\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:status_0\/q               macrocell14    1250   1250  995920  RISE       1
\HC_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell2   2330   3580  995920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:genblk8:stsreg\/clock                       statusicell2        0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Arm_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Arm_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 24984214p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -4230
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11556
-------------------------------------   ----- 
End-of-path arrival time (ps)           11556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  24984214  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  24984214  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  24984214  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2926   6426  24984214  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11556  24984214  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11556  24984214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell2       0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Arm_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Arm_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 24987238p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12262
-------------------------------------   ----- 
End-of-path arrival time (ps)           12262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  24984214  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  24984214  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  24984214  RISE       1
\Arm_PWM:PWMUDB:status_2\/main_1          macrocell10     3099   6599  24987238  RISE       1
\Arm_PWM:PWMUDB:status_2\/q               macrocell10     3350   9949  24987238  RISE       1
\Arm_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2313  12262  24987238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:genblk8:stsreg\/clock                      statusicell1        0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \Arm_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 24987357p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -6060
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6583
-------------------------------------   ---- 
End-of-path arrival time (ps)           6583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  24984214  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  24984214  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  24984214  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell2   3083   6583  24987357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell2       0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 24987514p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -6060
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6426
-------------------------------------   ---- 
End-of-path arrival time (ps)           6426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  24984214  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  24984214  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  24984214  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2926   6426  24987514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:runmode_enable\/q
Path End       : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 24989436p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -6060
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4504
-------------------------------------   ---- 
End-of-path arrival time (ps)           4504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:runmode_enable\/clock_0                    macrocell8          0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:runmode_enable\/q         macrocell8      1250   1250  24986136  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   3254   4504  24989436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:runmode_enable\/q
Path End       : \Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \Arm_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 24989437p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -6060
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4503
-------------------------------------   ---- 
End-of-path arrival time (ps)           4503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:runmode_enable\/clock_0                    macrocell8          0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:runmode_enable\/q         macrocell8      1250   1250  24986136  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell2   3253   4503  24989437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell2       0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Arm_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Arm_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 24989652p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6838
-------------------------------------   ---- 
End-of-path arrival time (ps)           6838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  24989652  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  24989652  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  24989652  RISE       1
\Arm_PWM:PWMUDB:prevCompare1\/main_0     macrocell7      3088   6838  24989652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:prevCompare1\/clock_0                      macrocell7          0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Arm_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \Arm_PWM:PWMUDB:status_0\/clock_0
Path slack     : 24989669p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6821
-------------------------------------   ---- 
End-of-path arrival time (ps)           6821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  24989652  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  24989652  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  24989652  RISE       1
\Arm_PWM:PWMUDB:status_0\/main_1         macrocell9      3071   6821  24989669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:status_0\/clock_0                          macrocell9          0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_4370/main_1
Capture Clock  : Net_4370/clock_0
Path slack     : 24989789p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6701
-------------------------------------   ---- 
End-of-path arrival time (ps)           6701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  24989652  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  24989652  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  24989652  RISE       1
Net_4370/main_1                          macrocell3      2951   6701  24989789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_4370/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_4370/main_0
Capture Clock  : Net_4370/clock_0
Path slack     : 24992022p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4468
-------------------------------------   ---- 
End-of-path arrival time (ps)           4468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:runmode_enable\/clock_0                    macrocell8          0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:runmode_enable\/q  macrocell8    1250   1250  24986136  RISE       1
Net_4370/main_0                    macrocell3    3218   4468  24992022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_4370/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Arm_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Arm_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 24992402p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4088
-------------------------------------   ---- 
End-of-path arrival time (ps)           4088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:genblk1:ctrlreg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  24992402  RISE       1
\Arm_PWM:PWMUDB:runmode_enable\/main_0      macrocell8     2878   4088  24992402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:runmode_enable\/clock_0                    macrocell8          0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:prevCompare1\/q
Path End       : \Arm_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \Arm_PWM:PWMUDB:status_0\/clock_0
Path slack     : 24992944p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:prevCompare1\/clock_0                      macrocell7          0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:prevCompare1\/q   macrocell7    1250   1250  24992944  RISE       1
\Arm_PWM:PWMUDB:status_0\/main_0  macrocell9    2296   3546  24992944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:status_0\/clock_0                          macrocell9          0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:status_0\/q
Path End       : \Arm_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Arm_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 24995920p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3580
-------------------------------------   ---- 
End-of-path arrival time (ps)           3580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:status_0\/clock_0                          macrocell9          0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:status_0\/q               macrocell9     1250   1250  24995920  RISE       1
\Arm_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2330   3580  24995920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:genblk8:stsreg\/clock                      statusicell1        0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 99977826p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -4230
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17944
-------------------------------------   ----- 
End-of-path arrival time (ps)           17944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    760    760  99977826  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    760  99977826  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11   1210   1970  99977826  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1970  99977826  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   2740   4710  99977826  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell10   4804   9514  99977826  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell10   5130  14644  99977826  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell11      0  14644  99977826  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell11   3300  17944  99977826  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/ci         datapathcell12      0  17944  99977826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/clock                     datapathcell12      0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 99981126p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -4230
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14644
-------------------------------------   ----- 
End-of-path arrival time (ps)           14644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    760    760  99977826  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    760  99977826  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11   1210   1970  99977826  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1970  99977826  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   2740   4710  99977826  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell10   4804   9514  99977826  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell10   5130  14644  99977826  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell11      0  14644  99981126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/clock                     datapathcell11      0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 99983884p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -6060
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10056
-------------------------------------   ----- 
End-of-path arrival time (ps)           10056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    760    760  99977826  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    760  99977826  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11   1210   1970  99977826  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1970  99977826  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   2740   4710  99977826  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell11   5346  10056  99983884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/clock                     datapathcell11      0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 99984426p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -6060
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9514
-------------------------------------   ---- 
End-of-path arrival time (ps)           9514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    760    760  99977826  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    760  99977826  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11   1210   1970  99977826  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1970  99977826  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   2740   4710  99977826  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell10   4804   9514  99984426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell10      0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 99986015p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                                -500
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13485
-------------------------------------   ----- 
End-of-path arrival time (ps)           13485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell10      0      0  RISE       1

Data path
pin name                                  model name      delay     AT     slack  edge  Fanout
----------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell10    760    760  99977826  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell11      0    760  99977826  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell11   1210   1970  99977826  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell12      0   1970  99977826  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell12   2740   4710  99977826  RISE       1
\Timer:TimerUDB:status_tc\/main_1         macrocell51      3114   7824  99986015  RISE       1
\Timer:TimerUDB:status_tc\/q              macrocell51      3350  11174  99986015  RISE       1
\Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell5     2311  13485  99986015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:rstSts:stsreg\/clock                       statusicell5        0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 99986122p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -6060
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7818
-------------------------------------   ---- 
End-of-path arrival time (ps)           7818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    760    760  99977826  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    760  99977826  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11   1210   1970  99977826  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1970  99977826  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   2740   4710  99977826  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell12   3108   7818  99986122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/clock                     datapathcell12      0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 99988991p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -6060
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4949
-------------------------------------   ---- 
End-of-path arrival time (ps)           4949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell5        0      0  RISE       1

Data path
pin name                                             model name      delay     AT     slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5     1210   1210  99983211  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell12   3739   4949  99988991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/clock                     datapathcell12      0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 99989807p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -6060
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4133
-------------------------------------   ---- 
End-of-path arrival time (ps)           4133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell5        0      0  RISE       1

Data path
pin name                                             model name      delay     AT     slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5     1210   1210  99983211  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell11   2923   4133  99989807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/clock                     datapathcell11      0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 99989811p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -6060
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4129
-------------------------------------   ---- 
End-of-path arrival time (ps)           4129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell5        0      0  RISE       1

Data path
pin name                                             model name      delay     AT     slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5     1210   1210  99983211  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell10   2919   4129  99989811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell10      0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

