-- ==============================================================
-- Generated by Vitis HLS v2025.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity snn_top_hls_process_post_spike_Pipeline_STDP_LTP_LOOP is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    weight_update_fifo_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    weight_update_fifo_full_n : IN STD_LOGIC;
    weight_update_fifo_write : OUT STD_LOGIC;
    params_stdp_window_val : IN STD_LOGIC_VECTOR (15 downto 0);
    current_time : IN STD_LOGIC_VECTOR (31 downto 0);
    sext_ln55 : IN STD_LOGIC_VECTOR (15 downto 0);
    zext_ln46 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln151 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln58 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln134 : IN STD_LOGIC_VECTOR (15 downto 0);
    post_id : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZL15pre_spike_times_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL15pre_spike_times_7_ce0 : OUT STD_LOGIC;
    p_ZL15pre_spike_times_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL15pre_spike_times_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL15pre_spike_times_6_ce0 : OUT STD_LOGIC;
    p_ZL15pre_spike_times_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL15pre_spike_times_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL15pre_spike_times_5_ce0 : OUT STD_LOGIC;
    p_ZL15pre_spike_times_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL15pre_spike_times_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL15pre_spike_times_4_ce0 : OUT STD_LOGIC;
    p_ZL15pre_spike_times_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL15pre_spike_times_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL15pre_spike_times_3_ce0 : OUT STD_LOGIC;
    p_ZL15pre_spike_times_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL15pre_spike_times_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL15pre_spike_times_2_ce0 : OUT STD_LOGIC;
    p_ZL15pre_spike_times_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL15pre_spike_times_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL15pre_spike_times_1_ce0 : OUT STD_LOGIC;
    p_ZL15pre_spike_times_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL15pre_spike_times_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL15pre_spike_times_0_ce0 : OUT STD_LOGIC;
    p_ZL15pre_spike_times_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of snn_top_hls_process_post_spike_Pipeline_STDP_LTP_LOOP is 
    attribute DowngradeIPIdentifiedWarnings : STRING;
    attribute DowngradeIPIdentifiedWarnings of behav : architecture is "yes";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv7_8 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv33_0 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000000";
    constant ap_const_lv16_100 : STD_LOGIC_VECTOR (15 downto 0) := "0000000100000000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal icmp_ln139_4_reg_2990 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_4_reg_2990_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln143_4_reg_3716 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_nbwritereq_fu_200_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op1017_write_state40 : BOOLEAN;
    signal ap_block_state40_pp0_stage7_iter4_grp5 : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal tmp_reg_2882 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage7 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal weight_update_fifo_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3_grp1 : BOOLEAN;
    signal icmp_ln139_reg_2934 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_reg_2934_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln143_reg_3580 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4_grp2 : BOOLEAN;
    signal icmp_ln139_1_reg_2948 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_1_reg_2948_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln143_1_reg_3614 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_pp0_stage5_grp3 : BOOLEAN;
    signal icmp_ln139_2_reg_2962 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_2_reg_2962_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln143_2_reg_3648 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_pp0_stage6_grp4 : BOOLEAN;
    signal icmp_ln139_3_reg_2976 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_3_reg_2976_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln143_3_reg_3682 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage7_grp5 : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal icmp_ln139_5_reg_3004 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_5_reg_3004_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln143_5_reg_3728 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1_grp7 : BOOLEAN;
    signal icmp_ln139_6_reg_3018 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_6_reg_3018_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln143_6_reg_3735 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2_grp8 : BOOLEAN;
    signal icmp_ln139_7_reg_3032 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_7_reg_3032_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln143_7_reg_3742 : STD_LOGIC_VECTOR (0 downto 0);
    signal delta_55_reg_319 : STD_LOGIC_VECTOR (15 downto 0);
    signal delta_56_reg_345 : STD_LOGIC_VECTOR (15 downto 0);
    signal delta_57_reg_371 : STD_LOGIC_VECTOR (15 downto 0);
    signal delta_58_reg_397 : STD_LOGIC_VECTOR (15 downto 0);
    signal delta_59_reg_423 : STD_LOGIC_VECTOR (15 downto 0);
    signal delta_60_reg_449 : STD_LOGIC_VECTOR (15 downto 0);
    signal delta_61_reg_475 : STD_LOGIC_VECTOR (15 downto 0);
    signal delta_62_reg_501 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_op1040_write_state41 : BOOLEAN;
    signal ap_block_state41_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal sext_ln134_cast_fu_536_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal sext_ln134_cast_reg_2798 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_block_pp0_stage0_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal sext_ln58_cast_fu_540_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln58_cast_reg_2810 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln151_cast_fu_544_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal sext_ln151_cast_reg_2822 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln46_cast_fu_548_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln46_cast_reg_2834 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln55_cast_fu_552_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln55_cast_reg_2846 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln53_fu_556_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln53_reg_2858 : STD_LOGIC_VECTOR (32 downto 0);
    signal icmp_ln41_fu_560_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_reg_2870 : STD_LOGIC_VECTOR (0 downto 0);
    signal pre_id_2_reg_2874 : STD_LOGIC_VECTOR (6 downto 0);
    signal pre_id_2_reg_2874_pp0_iter1_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal pre_id_2_reg_2874_pp0_iter2_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal pre_id_2_reg_2874_pp0_iter3_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal pre_id_2_reg_2874_pp0_iter4_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_fu_574_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2882_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2882_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2882_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2882_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln6_fu_582_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal lshr_ln6_reg_2886 : STD_LOGIC_VECTOR (2 downto 0);
    signal lshr_ln6_reg_2886_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal lshr_ln6_reg_2886_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal lshr_ln6_reg_2886_pp0_iter3_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal lshr_ln6_reg_2886_pp0_iter4_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal lshr_ln6_reg_2886_pp0_iter5_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln139_fu_615_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage1_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage1_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal icmp_ln139_reg_2934_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_reg_2934_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_reg_2934_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal dt_fu_621_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal dt_reg_2938 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln139_1_fu_626_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_1_reg_2948_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_1_reg_2948_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_1_reg_2948_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal dt_8_fu_632_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal dt_8_reg_2952 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln139_2_fu_637_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_2_reg_2962_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_2_reg_2962_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_2_reg_2962_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal dt_9_fu_643_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal dt_9_reg_2966 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln139_3_fu_648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_3_reg_2976_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_3_reg_2976_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_3_reg_2976_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal dt_10_fu_654_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal dt_10_reg_2980 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln139_4_fu_659_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_4_reg_2990_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_4_reg_2990_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_4_reg_2990_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal dt_11_fu_665_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal dt_11_reg_2994 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln139_5_fu_670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_5_reg_3004_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_5_reg_3004_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_5_reg_3004_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal dt_12_fu_676_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal dt_12_reg_3008 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln139_6_fu_681_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op1060_write_state42 : BOOLEAN;
    signal ap_block_state42_pp0_stage1_iter5_grp7 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_grp7 : BOOLEAN;
    signal icmp_ln139_6_reg_3018_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_6_reg_3018_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_6_reg_3018_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal dt_13_fu_687_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal dt_13_reg_3022 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln139_7_fu_692_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_7_reg_3032_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_7_reg_3032_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_7_reg_3032_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_7_reg_3032_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal dt_14_fu_698_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal dt_14_reg_3036 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln46_fu_712_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_reg_3046 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage2_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage2_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal and_ln46_reg_3046_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_reg_3046_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_reg_3046_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_fu_718_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_reg_3050 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_reg_3050_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_reg_3050_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_reg_3050_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_fu_734_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_reg_3054 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_reg_3054_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_reg_3054_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_reg_3054_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_8_fu_780_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_8_reg_3068 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_8_reg_3068_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_8_reg_3068_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_8_reg_3068_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_fu_786_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_reg_3072 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_reg_3072_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_reg_3072_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_reg_3072_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_8_fu_802_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_8_reg_3076 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_8_reg_3076_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_8_reg_3076_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_8_reg_3076_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_9_fu_848_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_9_reg_3090 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_9_reg_3090_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_9_reg_3090_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_9_reg_3090_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_71_fu_854_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_71_reg_3094 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_71_reg_3094_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_71_reg_3094_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_71_reg_3094_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_9_fu_870_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_9_reg_3098 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_9_reg_3098_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_9_reg_3098_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_9_reg_3098_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln55_19_fu_875_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln55_19_reg_3102 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln48_19_fu_878_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln48_19_reg_3107 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln46_10_fu_890_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_10_reg_3112 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_10_reg_3112_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_10_reg_3112_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_10_reg_3112_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_10_reg_3112_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_78_fu_896_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_78_reg_3116 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_78_reg_3116_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_78_reg_3116_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_78_reg_3116_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_78_reg_3116_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_10_fu_912_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_10_reg_3120 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_10_reg_3120_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_10_reg_3120_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_10_reg_3120_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_10_reg_3120_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln55_21_fu_917_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln55_21_reg_3124 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln48_21_fu_920_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln48_21_reg_3129 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln46_11_fu_932_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_11_reg_3134 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_11_reg_3134_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_11_reg_3134_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_11_reg_3134_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_11_reg_3134_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_85_fu_938_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_85_reg_3138 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_85_reg_3138_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_85_reg_3138_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_85_reg_3138_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_85_reg_3138_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_11_fu_954_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_11_reg_3142 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_11_reg_3142_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_11_reg_3142_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_11_reg_3142_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_11_reg_3142_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln55_23_fu_959_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln55_23_reg_3146 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln48_23_fu_962_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln48_23_reg_3151 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln46_12_fu_974_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_12_reg_3156 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_12_reg_3156_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_12_reg_3156_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_12_reg_3156_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_12_reg_3156_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_91_fu_980_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_91_reg_3160 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_91_reg_3160_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_91_reg_3160_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_91_reg_3160_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_91_reg_3160_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_12_fu_996_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_12_reg_3164 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_12_reg_3164_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_12_reg_3164_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_12_reg_3164_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_12_reg_3164_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln55_25_fu_1001_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln55_25_reg_3168 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln48_25_fu_1004_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln48_25_reg_3173 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln46_13_fu_1016_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_13_reg_3178 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_13_reg_3178_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_13_reg_3178_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_13_reg_3178_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_13_reg_3178_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_98_fu_1022_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_98_reg_3182 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_98_reg_3182_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_98_reg_3182_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_98_reg_3182_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_98_reg_3182_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_13_fu_1038_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_13_reg_3186 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_13_reg_3186_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_13_reg_3186_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_13_reg_3186_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_13_reg_3186_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln55_27_fu_1043_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln55_27_reg_3190 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln48_27_fu_1046_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln48_27_reg_3195 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln46_14_fu_1058_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_14_reg_3200 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_14_reg_3200_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_14_reg_3200_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_14_reg_3200_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_14_reg_3200_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_104_fu_1064_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_104_reg_3204 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_104_reg_3204_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_104_reg_3204_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_104_reg_3204_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_104_reg_3204_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_14_fu_1080_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_14_reg_3208 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_14_reg_3208_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_14_reg_3208_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_14_reg_3208_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_14_reg_3208_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln55_29_fu_1085_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln55_29_reg_3212 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln48_29_fu_1088_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln48_29_reg_3217 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage3_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage3_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage3_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage4_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage4_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage5_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage5_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal grp_fu_750_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sdiv_ln55_reg_3282 : STD_LOGIC_VECTOR (15 downto 0);
    signal exp_decay_fu_1239_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal exp_decay_reg_3287 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_818_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sdiv_ln55_8_reg_3293 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_834_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sdiv_ln48_8_reg_3298 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln57_fu_1254_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln57_reg_3303 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage6_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage6_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage6_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal icmp_ln50_fu_1264_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln50_reg_3312 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln51_fu_1272_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln51_reg_3316 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_115_cast_reg_3321 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln51_fu_1287_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln51_reg_3328 : STD_LOGIC_VECTOR (8 downto 0);
    signal exp_decay_18_fu_1294_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal exp_decay_18_reg_3333 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln57_8_fu_1300_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln57_8_reg_3338 : STD_LOGIC_VECTOR (0 downto 0);
    signal exp_decay_17_fu_1309_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal exp_decay_17_reg_3342 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln50_8_fu_1315_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln50_8_reg_3347 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1098_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sdiv_ln55_9_reg_3351 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1110_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sdiv_ln48_9_reg_3356 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1122_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sdiv_ln55_10_reg_3361 : STD_LOGIC_VECTOR (15 downto 0);
    signal exp_decay_21_fu_1325_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal exp_decay_21_reg_3366 : STD_LOGIC_VECTOR (15 downto 0);
    signal delta_fu_1363_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage7_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage7_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage7_subdone_grp0 : BOOLEAN;
    signal mul_ln51_8_fu_1376_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln51_8_reg_3382 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_119_cast_reg_3387 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln51_8_fu_1391_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln51_8_reg_3394 : STD_LOGIC_VECTOR (8 downto 0);
    signal exp_decay_20_fu_1398_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal exp_decay_20_reg_3399 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln57_9_fu_1404_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln57_9_reg_3404 : STD_LOGIC_VECTOR (0 downto 0);
    signal exp_decay_19_fu_1413_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal exp_decay_19_reg_3408 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln50_9_fu_1419_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln50_9_reg_3413 : STD_LOGIC_VECTOR (0 downto 0);
    signal exp_decay_22_fu_1428_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal exp_decay_22_reg_3417 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln57_10_fu_1434_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln57_10_reg_3422 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln50_10_fu_1440_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln50_10_reg_3426 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1146_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sdiv_ln55_11_reg_3430 : STD_LOGIC_VECTOR (15 downto 0);
    signal exp_decay_23_fu_1449_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal exp_decay_23_reg_3435 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1170_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sdiv_ln55_12_reg_3441 : STD_LOGIC_VECTOR (15 downto 0);
    signal exp_decay_25_fu_1459_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal exp_decay_25_reg_3446 : STD_LOGIC_VECTOR (15 downto 0);
    signal delta_34_fu_1497_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln51_9_fu_1510_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln51_9_reg_3462 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_124_cast_reg_3467 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln51_9_fu_1525_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln51_9_reg_3474 : STD_LOGIC_VECTOR (8 downto 0);
    signal exp_decay_24_fu_1532_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal exp_decay_24_reg_3479 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln57_11_fu_1538_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln57_11_reg_3484 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln50_11_fu_1544_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln50_11_reg_3488 : STD_LOGIC_VECTOR (0 downto 0);
    signal exp_decay_26_fu_1552_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal exp_decay_26_reg_3492 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln57_12_fu_1558_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln57_12_reg_3497 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln50_12_fu_1564_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln50_12_reg_3501 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1194_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sdiv_ln55_13_reg_3505 : STD_LOGIC_VECTOR (15 downto 0);
    signal exp_decay_27_fu_1573_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal exp_decay_27_reg_3510 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1218_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sdiv_ln55_14_reg_3516 : STD_LOGIC_VECTOR (15 downto 0);
    signal exp_decay_29_fu_1583_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal exp_decay_29_reg_3521 : STD_LOGIC_VECTOR (15 downto 0);
    signal delta_37_fu_1677_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln51_10_fu_1690_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln51_10_reg_3537 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_129_cast_reg_3542 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln51_10_fu_1705_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln51_10_reg_3549 : STD_LOGIC_VECTOR (8 downto 0);
    signal exp_decay_28_fu_1712_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal exp_decay_28_reg_3554 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln57_13_fu_1718_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln57_13_reg_3559 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln50_13_fu_1724_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln50_13_reg_3563 : STD_LOGIC_VECTOR (0 downto 0);
    signal exp_decay_30_fu_1732_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal exp_decay_30_reg_3567 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln57_14_fu_1738_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln57_14_reg_3572 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln50_14_fu_1744_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln50_14_reg_3576 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln143_fu_1749_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal delta_40_fu_1843_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln51_11_fu_1856_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln51_11_reg_3594 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_134_cast_reg_3599 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln51_11_fu_1871_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln51_11_reg_3606 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln143_1_fu_1893_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal delta_43_fu_1987_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln51_12_fu_2000_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln51_12_reg_3628 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_139_cast_reg_3633 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln51_12_fu_2015_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln51_12_reg_3640 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln143_2_fu_2051_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal delta_46_fu_2145_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln51_13_fu_2158_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln51_13_reg_3662 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_144_cast_reg_3667 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln51_13_fu_2173_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln51_13_reg_3674 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln143_3_fu_2200_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal delta_49_fu_2294_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln51_14_fu_2307_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln51_14_reg_3696 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_149_cast_reg_3701 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln51_14_fu_2322_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln51_14_reg_3708 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln143_4_fu_2349_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal delta_52_fu_2443_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln143_5_fu_2472_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln143_6_fu_2567_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln143_7_fu_2651_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op1070_write_state43 : BOOLEAN;
    signal ap_block_state43_pp0_stage2_iter5_grp8 : BOOLEAN;
    signal delta_32_fu_1636_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_delta_55_reg_319 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred1092_state34 : BOOLEAN;
    signal ap_phi_reg_pp0_iter2_delta_55_reg_319 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_delta_55_reg_319 : STD_LOGIC_VECTOR (15 downto 0);
    signal delta_35_fu_1802_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_delta_56_reg_345 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred1184_state35 : BOOLEAN;
    signal ap_phi_reg_pp0_iter2_delta_56_reg_345 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_delta_56_reg_345 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal ap_predicate_pred1205_state33 : BOOLEAN;
    signal delta_38_fu_1946_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_delta_57_reg_371 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred1262_state36 : BOOLEAN;
    signal ap_phi_reg_pp0_iter3_delta_57_reg_371 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred1283_state34 : BOOLEAN;
    signal delta_41_fu_2104_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_delta_58_reg_397 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_op874_write_state36 : BOOLEAN;
    signal ap_block_state36_pp0_stage3_iter4_grp1 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal ap_predicate_pred1335_state37 : BOOLEAN;
    signal ap_phi_reg_pp0_iter3_delta_58_reg_397 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred1360_state35 : BOOLEAN;
    signal delta_44_fu_2253_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_delta_59_reg_423 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_op912_write_state37 : BOOLEAN;
    signal ap_block_state37_pp0_stage4_iter4_grp2 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal ap_predicate_pred1417_state38 : BOOLEAN;
    signal ap_phi_reg_pp0_iter3_delta_59_reg_423 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred1440_state36 : BOOLEAN;
    signal delta_47_fu_2402_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_delta_60_reg_449 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_op950_write_state38 : BOOLEAN;
    signal ap_block_state38_pp0_stage5_iter4_grp3 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal ap_predicate_pred1499_state39 : BOOLEAN;
    signal ap_phi_reg_pp0_iter3_delta_60_reg_449 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred1522_state37 : BOOLEAN;
    signal delta_50_fu_2525_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_delta_61_reg_475 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_op988_write_state39 : BOOLEAN;
    signal ap_block_state39_pp0_stage6_iter4_grp4 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal ap_predicate_pred1581_state40 : BOOLEAN;
    signal ap_phi_reg_pp0_iter3_delta_61_reg_475 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred1604_state38 : BOOLEAN;
    signal delta_53_fu_2620_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_delta_62_reg_501 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred1668_state41 : BOOLEAN;
    signal ap_phi_reg_pp0_iter3_delta_62_reg_501 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_delta_62_reg_501 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred1680_state39 : BOOLEAN;
    signal zext_ln134_fu_592_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal pre_id_fu_148 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal pre_id_3_fu_604_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_pre_id_2 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_s_fu_1882_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage3_01001_grp1 : BOOLEAN;
    signal p_7_fu_2040_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage4_01001_grp2 : BOOLEAN;
    signal p_8_fu_2189_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage5_01001_grp3 : BOOLEAN;
    signal p_9_fu_2338_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage6_01001_grp4 : BOOLEAN;
    signal p_10_fu_2461_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage7_01001_grp5 : BOOLEAN;
    signal p_11_fu_2556_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal p_12_fu_2640_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1_01001_grp7 : BOOLEAN;
    signal p_0_fu_2668_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2_01001_grp8 : BOOLEAN;
    signal ap_block_pp0_stage3_11001_grp1 : BOOLEAN;
    signal ap_block_pp0_stage4_11001_grp2 : BOOLEAN;
    signal ap_block_pp0_stage5_11001_grp3 : BOOLEAN;
    signal ap_block_pp0_stage6_11001_grp4 : BOOLEAN;
    signal ap_block_pp0_stage7_11001_grp5 : BOOLEAN;
    signal ap_block_pp0_stage2_11001_grp8 : BOOLEAN;
    signal p_ZL15pre_spike_times_0_ce0_local : STD_LOGIC;
    signal p_ZL15pre_spike_times_1_ce0_local : STD_LOGIC;
    signal p_ZL15pre_spike_times_2_ce0_local : STD_LOGIC;
    signal p_ZL15pre_spike_times_3_ce0_local : STD_LOGIC;
    signal p_ZL15pre_spike_times_4_ce0_local : STD_LOGIC;
    signal p_ZL15pre_spike_times_5_ce0_local : STD_LOGIC;
    signal p_ZL15pre_spike_times_6_ce0_local : STD_LOGIC;
    signal p_ZL15pre_spike_times_7_ce0_local : STD_LOGIC;
    signal ap_block_pp0_stage0_grp0 : BOOLEAN;
    signal ap_block_pp0_stage1_grp0 : BOOLEAN;
    signal ap_block_pp0_stage2_grp0 : BOOLEAN;
    signal icmp_ln46_fu_703_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_16_fu_708_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln53_fu_725_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sub_ln53_fu_728_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal trunc_ln55_fu_739_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_750_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_750_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln48_fu_755_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_766_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_766_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln46_17_fu_771_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_18_fu_776_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln53_8_fu_793_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sub_ln53_8_fu_796_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal trunc_ln55_17_fu_807_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_818_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_818_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln48_17_fu_823_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_834_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_834_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln46_19_fu_839_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_20_fu_844_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln53_9_fu_861_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sub_ln53_9_fu_864_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal icmp_ln46_21_fu_881_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_22_fu_886_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln53_10_fu_903_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sub_ln53_10_fu_906_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal icmp_ln46_23_fu_923_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_24_fu_928_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln53_11_fu_945_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sub_ln53_11_fu_948_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal icmp_ln46_25_fu_965_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_26_fu_970_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln53_12_fu_987_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sub_ln53_12_fu_990_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal icmp_ln46_27_fu_1007_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_28_fu_1012_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln53_13_fu_1029_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sub_ln53_13_fu_1032_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal icmp_ln46_29_fu_1049_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_30_fu_1054_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln53_14_fu_1071_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sub_ln53_14_fu_1074_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal ap_block_pp0_stage3_grp0 : BOOLEAN;
    signal grp_fu_1098_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1098_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1110_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1110_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1122_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1122_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1134_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1134_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage4_grp0 : BOOLEAN;
    signal grp_fu_1146_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1146_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1158_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1158_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1170_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1170_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1182_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1182_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage5_grp0 : BOOLEAN;
    signal grp_fu_1194_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1194_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1206_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1206_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1218_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1218_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1230_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1230_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_766_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dt_ratio_fu_1235_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage6_grp0 : BOOLEAN;
    signal dt_ratio_16_fu_1245_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal exp_decay_16_fu_1248_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln51_fu_1272_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln51_fu_1272_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dt_ratio_18_fu_1291_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dt_ratio_17_fu_1306_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1134_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dt_ratio_21_fu_1321_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage7_grp0 : BOOLEAN;
    signal tmp_s_fu_1338_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln51_fu_1345_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln51_fu_1351_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_60_fu_1331_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln51_fu_1356_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln51_8_fu_1376_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln51_8_fu_1376_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dt_ratio_20_fu_1395_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dt_ratio_19_fu_1410_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dt_ratio_22_fu_1425_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1158_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dt_ratio_23_fu_1445_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1182_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dt_ratio_25_fu_1455_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_66_fu_1472_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln51_8_fu_1479_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln51_8_fu_1485_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_65_fu_1465_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln51_8_fu_1490_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln51_9_fu_1510_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln51_9_fu_1510_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dt_ratio_24_fu_1529_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dt_ratio_26_fu_1549_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1206_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dt_ratio_27_fu_1569_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1230_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dt_ratio_29_fu_1579_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_116_cast_fu_1589_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_2679_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_61_fu_1598_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln58_fu_1605_p0 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln58_fu_1605_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_62_fu_1608_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_116_cast_fu_1589_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln58_fu_1616_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln58_fu_1622_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_61_fu_1598_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln58_fu_1628_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_73_fu_1652_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln51_9_fu_1659_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln51_9_fu_1665_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_72_fu_1645_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln51_9_fu_1670_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln51_10_fu_1690_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln51_10_fu_1690_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dt_ratio_28_fu_1709_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dt_ratio_30_fu_1729_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_121_cast_fu_1755_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_2689_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_67_fu_1764_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln58_8_fu_1771_p0 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln58_8_fu_1771_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_68_fu_1774_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_121_cast_fu_1755_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln58_8_fu_1782_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln58_8_fu_1788_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_67_fu_1764_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln58_8_fu_1794_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_80_fu_1818_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln51_10_fu_1825_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln51_10_fu_1831_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_79_fu_1811_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln51_10_fu_1836_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln51_11_fu_1856_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln51_11_fu_1856_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal update_pre_id_fu_1875_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln145_fu_1878_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_126_cast_fu_1899_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_2699_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_74_fu_1908_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln58_9_fu_1915_p0 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln58_9_fu_1915_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_75_fu_1918_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_126_cast_fu_1899_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln58_9_fu_1926_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln58_9_fu_1932_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_74_fu_1908_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln58_9_fu_1938_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_87_fu_1962_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln51_11_fu_1969_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln51_11_fu_1975_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_86_fu_1955_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln51_11_fu_1980_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln51_12_fu_2000_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln51_12_fu_2000_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_70_fu_2019_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln_fu_2028_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln151_fu_2036_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_131_cast_fu_2057_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_2709_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_81_fu_2066_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln58_10_fu_2073_p0 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln58_10_fu_2073_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_82_fu_2076_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_131_cast_fu_2057_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln58_10_fu_2084_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln58_10_fu_2090_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_81_fu_2066_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln58_10_fu_2096_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_93_fu_2120_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln51_12_fu_2127_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln51_12_fu_2133_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_92_fu_2113_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln51_12_fu_2138_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln51_13_fu_2158_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln51_13_fu_2158_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_527_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln151_1_fu_2177_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln151_1_fu_2185_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_136_cast_fu_2206_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_2719_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_88_fu_2215_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln58_11_fu_2222_p0 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln58_11_fu_2222_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_89_fu_2225_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_136_cast_fu_2206_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln58_11_fu_2233_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln58_11_fu_2239_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_88_fu_2215_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln58_11_fu_2245_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_100_fu_2269_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln51_13_fu_2276_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln51_13_fu_2282_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_99_fu_2262_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln51_13_fu_2287_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln51_14_fu_2307_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln51_14_fu_2307_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln151_3_fu_2326_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln151_2_fu_2334_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_141_cast_fu_2355_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_2729_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_94_fu_2364_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln58_12_fu_2371_p0 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln58_12_fu_2371_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_95_fu_2374_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_141_cast_fu_2355_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln58_12_fu_2382_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln58_12_fu_2388_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_94_fu_2364_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln58_12_fu_2394_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_106_fu_2418_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln51_14_fu_2425_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln51_14_fu_2431_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_105_fu_2411_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln51_14_fu_2436_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln151_4_fu_2450_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln151_3_fu_2457_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_146_cast_fu_2478_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_2739_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_101_fu_2487_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln58_13_fu_2494_p0 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln58_13_fu_2494_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_102_fu_2497_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_146_cast_fu_2478_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln58_13_fu_2505_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln58_13_fu_2511_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_101_fu_2487_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln58_13_fu_2517_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_97_fu_2534_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln151_7_fu_2541_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln151_4_fu_2552_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_151_cast_fu_2573_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_2749_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_107_fu_2582_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln58_14_fu_2589_p0 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln58_14_fu_2589_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_108_fu_2592_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_151_cast_fu_2573_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln58_14_fu_2600_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln58_14_fu_2606_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_107_fu_2582_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln58_14_fu_2612_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln151_s_fu_2629_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln151_5_fu_2636_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln151_2_fu_2657_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln151_6_fu_2664_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2679_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2679_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2679_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2689_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2689_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2689_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2699_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2699_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2699_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2709_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2709_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2709_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2719_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2719_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2719_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2729_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2729_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2729_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2739_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2739_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2739_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2749_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2749_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2749_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_750_ce : STD_LOGIC;
    signal grp_fu_766_ce : STD_LOGIC;
    signal grp_fu_818_ce : STD_LOGIC;
    signal grp_fu_834_ce : STD_LOGIC;
    signal grp_fu_1098_ce : STD_LOGIC;
    signal grp_fu_1110_ce : STD_LOGIC;
    signal grp_fu_1122_ce : STD_LOGIC;
    signal grp_fu_1134_ce : STD_LOGIC;
    signal grp_fu_1146_ce : STD_LOGIC;
    signal grp_fu_1158_ce : STD_LOGIC;
    signal grp_fu_1170_ce : STD_LOGIC;
    signal grp_fu_1182_ce : STD_LOGIC;
    signal grp_fu_1194_ce : STD_LOGIC;
    signal grp_fu_1206_ce : STD_LOGIC;
    signal grp_fu_1218_ce : STD_LOGIC;
    signal grp_fu_1230_ce : STD_LOGIC;
    signal ap_predicate_pred1090_state31 : BOOLEAN;
    signal ap_predicate_pred1238_state31 : BOOLEAN;
    signal ap_predicate_pred1311_state32 : BOOLEAN;
    signal ap_predicate_pred1392_state32 : BOOLEAN;
    signal ap_predicate_pred1474_state33 : BOOLEAN;
    signal ap_predicate_pred1555_state33 : BOOLEAN;
    signal ap_predicate_pred1637_state34 : BOOLEAN;
    signal ap_predicate_pred1711_state34 : BOOLEAN;
    signal grp_fu_2679_ce : STD_LOGIC;
    signal grp_fu_2689_ce : STD_LOGIC;
    signal grp_fu_2699_ce : STD_LOGIC;
    signal grp_fu_2709_ce : STD_LOGIC;
    signal grp_fu_2719_ce : STD_LOGIC;
    signal grp_fu_2729_ce : STD_LOGIC;
    signal grp_fu_2739_ce : STD_LOGIC;
    signal grp_fu_2749_ce : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_condition_exit_pp0_iter4_stage2 : STD_LOGIC;
    signal ap_idle_pp0_0to3 : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal grp_fu_2679_p10 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_2689_p10 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_2699_p10 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_2709_p10 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_2719_p10 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_2729_p10 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_2739_p10 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_2749_p10 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln51_10_fu_1690_p00 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln51_11_fu_1856_p00 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln51_12_fu_2000_p00 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln51_13_fu_2158_p00 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln51_14_fu_2307_p00 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln51_8_fu_1376_p00 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln51_9_fu_1510_p00 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln51_fu_1272_p00 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_condition_1126 : BOOLEAN;
    signal ap_condition_1122 : BOOLEAN;
    signal ap_condition_1657 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component snn_top_hls_sdiv_24ns_16s_16_28_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component snn_top_hls_mul_16ns_16s_31_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component snn_top_hls_mac_mulsub_16s_16ns_1ns_31_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component snn_top_hls_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    sdiv_24ns_16s_16_28_1_U105 : component snn_top_hls_sdiv_24ns_16s_16_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 28,
        din0_WIDTH => 24,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_750_p0,
        din1 => grp_fu_750_p1,
        ce => grp_fu_750_ce,
        dout => grp_fu_750_p2);

    sdiv_24ns_16s_16_28_1_U106 : component snn_top_hls_sdiv_24ns_16s_16_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 28,
        din0_WIDTH => 24,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_766_p0,
        din1 => grp_fu_766_p1,
        ce => grp_fu_766_ce,
        dout => grp_fu_766_p2);

    sdiv_24ns_16s_16_28_1_U107 : component snn_top_hls_sdiv_24ns_16s_16_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 28,
        din0_WIDTH => 24,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_818_p0,
        din1 => grp_fu_818_p1,
        ce => grp_fu_818_ce,
        dout => grp_fu_818_p2);

    sdiv_24ns_16s_16_28_1_U108 : component snn_top_hls_sdiv_24ns_16s_16_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 28,
        din0_WIDTH => 24,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_834_p0,
        din1 => grp_fu_834_p1,
        ce => grp_fu_834_ce,
        dout => grp_fu_834_p2);

    sdiv_24ns_16s_16_28_1_U109 : component snn_top_hls_sdiv_24ns_16s_16_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 28,
        din0_WIDTH => 24,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1098_p0,
        din1 => grp_fu_1098_p1,
        ce => grp_fu_1098_ce,
        dout => grp_fu_1098_p2);

    sdiv_24ns_16s_16_28_1_U110 : component snn_top_hls_sdiv_24ns_16s_16_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 28,
        din0_WIDTH => 24,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1110_p0,
        din1 => grp_fu_1110_p1,
        ce => grp_fu_1110_ce,
        dout => grp_fu_1110_p2);

    sdiv_24ns_16s_16_28_1_U111 : component snn_top_hls_sdiv_24ns_16s_16_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 28,
        din0_WIDTH => 24,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1122_p0,
        din1 => grp_fu_1122_p1,
        ce => grp_fu_1122_ce,
        dout => grp_fu_1122_p2);

    sdiv_24ns_16s_16_28_1_U112 : component snn_top_hls_sdiv_24ns_16s_16_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 28,
        din0_WIDTH => 24,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1134_p0,
        din1 => grp_fu_1134_p1,
        ce => grp_fu_1134_ce,
        dout => grp_fu_1134_p2);

    sdiv_24ns_16s_16_28_1_U113 : component snn_top_hls_sdiv_24ns_16s_16_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 28,
        din0_WIDTH => 24,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1146_p0,
        din1 => grp_fu_1146_p1,
        ce => grp_fu_1146_ce,
        dout => grp_fu_1146_p2);

    sdiv_24ns_16s_16_28_1_U114 : component snn_top_hls_sdiv_24ns_16s_16_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 28,
        din0_WIDTH => 24,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1158_p0,
        din1 => grp_fu_1158_p1,
        ce => grp_fu_1158_ce,
        dout => grp_fu_1158_p2);

    sdiv_24ns_16s_16_28_1_U115 : component snn_top_hls_sdiv_24ns_16s_16_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 28,
        din0_WIDTH => 24,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1170_p0,
        din1 => grp_fu_1170_p1,
        ce => grp_fu_1170_ce,
        dout => grp_fu_1170_p2);

    sdiv_24ns_16s_16_28_1_U116 : component snn_top_hls_sdiv_24ns_16s_16_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 28,
        din0_WIDTH => 24,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1182_p0,
        din1 => grp_fu_1182_p1,
        ce => grp_fu_1182_ce,
        dout => grp_fu_1182_p2);

    sdiv_24ns_16s_16_28_1_U117 : component snn_top_hls_sdiv_24ns_16s_16_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 28,
        din0_WIDTH => 24,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1194_p0,
        din1 => grp_fu_1194_p1,
        ce => grp_fu_1194_ce,
        dout => grp_fu_1194_p2);

    sdiv_24ns_16s_16_28_1_U118 : component snn_top_hls_sdiv_24ns_16s_16_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 28,
        din0_WIDTH => 24,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1206_p0,
        din1 => grp_fu_1206_p1,
        ce => grp_fu_1206_ce,
        dout => grp_fu_1206_p2);

    sdiv_24ns_16s_16_28_1_U119 : component snn_top_hls_sdiv_24ns_16s_16_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 28,
        din0_WIDTH => 24,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1218_p0,
        din1 => grp_fu_1218_p1,
        ce => grp_fu_1218_ce,
        dout => grp_fu_1218_p2);

    sdiv_24ns_16s_16_28_1_U120 : component snn_top_hls_sdiv_24ns_16s_16_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 28,
        din0_WIDTH => 24,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1230_p0,
        din1 => grp_fu_1230_p1,
        ce => grp_fu_1230_ce,
        dout => grp_fu_1230_p2);

    mul_16ns_16s_31_1_1_U121 : component snn_top_hls_mul_16ns_16s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln51_fu_1272_p0,
        din1 => mul_ln51_fu_1272_p1,
        dout => mul_ln51_fu_1272_p2);

    mul_16ns_16s_31_1_1_U122 : component snn_top_hls_mul_16ns_16s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln51_8_fu_1376_p0,
        din1 => mul_ln51_8_fu_1376_p1,
        dout => mul_ln51_8_fu_1376_p2);

    mul_16ns_16s_31_1_1_U123 : component snn_top_hls_mul_16ns_16s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln51_9_fu_1510_p0,
        din1 => mul_ln51_9_fu_1510_p1,
        dout => mul_ln51_9_fu_1510_p2);

    mul_16ns_16s_31_1_1_U124 : component snn_top_hls_mul_16ns_16s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln51_10_fu_1690_p0,
        din1 => mul_ln51_10_fu_1690_p1,
        dout => mul_ln51_10_fu_1690_p2);

    mul_16ns_16s_31_1_1_U125 : component snn_top_hls_mul_16ns_16s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln51_11_fu_1856_p0,
        din1 => mul_ln51_11_fu_1856_p1,
        dout => mul_ln51_11_fu_1856_p2);

    mul_16ns_16s_31_1_1_U126 : component snn_top_hls_mul_16ns_16s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln51_12_fu_2000_p0,
        din1 => mul_ln51_12_fu_2000_p1,
        dout => mul_ln51_12_fu_2000_p2);

    mul_16ns_16s_31_1_1_U127 : component snn_top_hls_mul_16ns_16s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln51_13_fu_2158_p0,
        din1 => mul_ln51_13_fu_2158_p1,
        dout => mul_ln51_13_fu_2158_p2);

    mul_16ns_16s_31_1_1_U128 : component snn_top_hls_mul_16ns_16s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln51_14_fu_2307_p0,
        din1 => mul_ln51_14_fu_2307_p1,
        dout => mul_ln51_14_fu_2307_p2);

    mac_mulsub_16s_16ns_1ns_31_4_1_U129 : component snn_top_hls_mac_mulsub_16s_16ns_1ns_31_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 31)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2679_p0,
        din1 => grp_fu_2679_p1,
        din2 => grp_fu_2679_p2,
        ce => grp_fu_2679_ce,
        dout => grp_fu_2679_p3);

    mac_mulsub_16s_16ns_1ns_31_4_1_U130 : component snn_top_hls_mac_mulsub_16s_16ns_1ns_31_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 31)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2689_p0,
        din1 => grp_fu_2689_p1,
        din2 => grp_fu_2689_p2,
        ce => grp_fu_2689_ce,
        dout => grp_fu_2689_p3);

    mac_mulsub_16s_16ns_1ns_31_4_1_U131 : component snn_top_hls_mac_mulsub_16s_16ns_1ns_31_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 31)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2699_p0,
        din1 => grp_fu_2699_p1,
        din2 => grp_fu_2699_p2,
        ce => grp_fu_2699_ce,
        dout => grp_fu_2699_p3);

    mac_mulsub_16s_16ns_1ns_31_4_1_U132 : component snn_top_hls_mac_mulsub_16s_16ns_1ns_31_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 31)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2709_p0,
        din1 => grp_fu_2709_p1,
        din2 => grp_fu_2709_p2,
        ce => grp_fu_2709_ce,
        dout => grp_fu_2709_p3);

    mac_mulsub_16s_16ns_1ns_31_4_1_U133 : component snn_top_hls_mac_mulsub_16s_16ns_1ns_31_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 31)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2719_p0,
        din1 => grp_fu_2719_p1,
        din2 => grp_fu_2719_p2,
        ce => grp_fu_2719_ce,
        dout => grp_fu_2719_p3);

    mac_mulsub_16s_16ns_1ns_31_4_1_U134 : component snn_top_hls_mac_mulsub_16s_16ns_1ns_31_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 31)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2729_p0,
        din1 => grp_fu_2729_p1,
        din2 => grp_fu_2729_p2,
        ce => grp_fu_2729_ce,
        dout => grp_fu_2729_p3);

    mac_mulsub_16s_16ns_1ns_31_4_1_U135 : component snn_top_hls_mac_mulsub_16s_16ns_1ns_31_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 31)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2739_p0,
        din1 => grp_fu_2739_p1,
        din2 => grp_fu_2739_p2,
        ce => grp_fu_2739_ce,
        dout => grp_fu_2739_p3);

    mac_mulsub_16s_16ns_1ns_31_4_1_U136 : component snn_top_hls_mac_mulsub_16s_16ns_1ns_31_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 31)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2749_p0,
        din1 => grp_fu_2749_p1,
        din2 => grp_fu_2749_p2,
        ce => grp_fu_2749_ce,
        dout => grp_fu_2749_p3);

    flow_control_loop_pipe_sequential_init_U : component snn_top_hls_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage7,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0)) then 
                        ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage1_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then 
                        ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0)) then 
                        ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage2_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage2_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then 
                        ap_block_pp0_stage2_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0)) then 
                        ap_block_pp0_stage2_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage3_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage3_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then 
                        ap_block_pp0_stage3_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0)) then 
                        ap_block_pp0_stage3_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage4_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage4_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then 
                        ap_block_pp0_stage4_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0)) then 
                        ap_block_pp0_stage4_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage5_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage5_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then 
                        ap_block_pp0_stage5_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0)) then 
                        ap_block_pp0_stage5_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage6_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage6_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then 
                        ap_block_pp0_stage6_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0)) then 
                        ap_block_pp0_stage6_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage7_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage7_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then 
                        ap_block_pp0_stage7_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0)) then 
                        ap_block_pp0_stage7_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage7)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter1_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to3 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter4_stage2))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter2_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to3 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter4_stage2))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter3_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to3 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter4_stage2))) then 
                ap_loop_exit_ready_pp0_iter3_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter4_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to3 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter4_stage2))) then 
                ap_loop_exit_ready_pp0_iter4_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_delta_55_reg_319_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    ap_phi_reg_pp0_iter3_delta_56_reg_345_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    ap_phi_reg_pp0_iter4_delta_55_reg_319_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1122)) then
                if ((ap_const_boolean_1 = ap_condition_1126)) then 
                    ap_phi_reg_pp0_iter4_delta_55_reg_319 <= delta_fu_1363_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_delta_55_reg_319 <= ap_phi_reg_pp0_iter3_delta_55_reg_319;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_delta_56_reg_345_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_pred1205_state33 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter4_delta_56_reg_345 <= delta_34_fu_1497_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_phi_reg_pp0_iter4_delta_56_reg_345 <= ap_phi_reg_pp0_iter3_delta_56_reg_345;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_delta_57_reg_371_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln50_9_fu_1419_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_const_lv1_1 = and_ln46_9_reg_3090_pp0_iter3_reg) and (icmp_ln139_2_reg_2962_pp0_iter3_reg = ap_const_lv1_0) and (tmp_reg_2882_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln41_reg_2870 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((icmp_ln57_9_fu_1404_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_const_lv1_0 = and_ln46_9_reg_3090_pp0_iter3_reg) and (icmp_ln53_9_reg_3098_pp0_iter3_reg = ap_const_lv1_1) and (tmp_71_reg_3094_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln139_2_reg_2962_pp0_iter3_reg = ap_const_lv1_0) and (tmp_reg_2882_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln41_reg_2870 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7)))) then 
                ap_phi_reg_pp0_iter4_delta_57_reg_371 <= ap_const_lv16_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_pred1283_state34 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter4_delta_57_reg_371 <= delta_37_fu_1677_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_phi_reg_pp0_iter4_delta_57_reg_371 <= ap_phi_reg_pp0_iter3_delta_57_reg_371;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_delta_58_reg_397_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln50_10_fu_1440_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_const_lv1_1 = and_ln46_10_reg_3112_pp0_iter3_reg) and (icmp_ln139_3_reg_2976_pp0_iter3_reg = ap_const_lv1_0) and (tmp_reg_2882_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln41_reg_2870 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((icmp_ln57_10_fu_1434_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (icmp_ln53_10_reg_3120_pp0_iter3_reg = ap_const_lv1_1) and (tmp_78_reg_3116_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln46_10_reg_3112_pp0_iter3_reg) and (icmp_ln139_3_reg_2976_pp0_iter3_reg = ap_const_lv1_0) and (tmp_reg_2882_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln41_reg_2870 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and 
    (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)))) then 
                ap_phi_reg_pp0_iter4_delta_58_reg_397 <= ap_const_lv16_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_predicate_pred1360_state35 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter4_delta_58_reg_397 <= delta_40_fu_1843_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_phi_reg_pp0_iter4_delta_58_reg_397 <= ap_phi_reg_pp0_iter3_delta_58_reg_397;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_delta_59_reg_423_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln50_11_fu_1544_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_lv1_1 = and_ln46_11_reg_3134_pp0_iter3_reg) and (icmp_ln139_4_reg_2990_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (tmp_reg_2882_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln41_reg_2870 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln57_11_fu_1538_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (icmp_ln53_11_reg_3142_pp0_iter3_reg = ap_const_lv1_1) and (tmp_85_reg_3138_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln46_11_reg_3134_pp0_iter3_reg) and (icmp_ln139_4_reg_2990_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (tmp_reg_2882_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln41_reg_2870 = ap_const_lv1_0) and 
    (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter4_delta_59_reg_423 <= ap_const_lv16_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_predicate_pred1440_state36 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter4_delta_59_reg_423 <= delta_43_fu_1987_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_phi_reg_pp0_iter4_delta_59_reg_423 <= ap_phi_reg_pp0_iter3_delta_59_reg_423;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_delta_60_reg_449_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln50_12_fu_1564_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_lv1_1 = and_ln46_12_reg_3156_pp0_iter3_reg) and (icmp_ln139_5_reg_3004_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (tmp_reg_2882_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln41_reg_2870 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln57_12_fu_1558_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (icmp_ln53_12_reg_3164_pp0_iter3_reg = ap_const_lv1_1) and (tmp_91_reg_3160_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln46_12_reg_3156_pp0_iter3_reg) and (icmp_ln139_5_reg_3004_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (tmp_reg_2882_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln41_reg_2870 = ap_const_lv1_0) and 
    (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter4_delta_60_reg_449 <= ap_const_lv16_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_predicate_pred1522_state37 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter4_delta_60_reg_449 <= delta_46_fu_2145_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_phi_reg_pp0_iter4_delta_60_reg_449 <= ap_phi_reg_pp0_iter3_delta_60_reg_449;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_delta_61_reg_475_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln50_13_fu_1724_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_const_lv1_1 = and_ln46_13_reg_3178_pp0_iter3_reg) and (icmp_ln139_6_reg_3018_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (tmp_reg_2882_pp0_iter4_reg = ap_const_lv1_0) and (icmp_ln41_reg_2870 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((icmp_ln57_13_fu_1718_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (icmp_ln53_13_reg_3186_pp0_iter3_reg = ap_const_lv1_1) and (tmp_98_reg_3182_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln46_13_reg_3178_pp0_iter3_reg) and (icmp_ln139_6_reg_3018_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (tmp_reg_2882_pp0_iter4_reg = ap_const_lv1_0) and (icmp_ln41_reg_2870 = ap_const_lv1_0) and 
    (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
                ap_phi_reg_pp0_iter4_delta_61_reg_475 <= ap_const_lv16_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_predicate_pred1604_state38 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter4_delta_61_reg_475 <= delta_49_fu_2294_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_phi_reg_pp0_iter4_delta_61_reg_475 <= ap_phi_reg_pp0_iter3_delta_61_reg_475;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_delta_62_reg_501_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_const_lv1_1 = and_ln46_14_reg_3200_pp0_iter3_reg) and (icmp_ln139_7_reg_3032_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (tmp_reg_2882_pp0_iter4_reg = ap_const_lv1_0) and (icmp_ln41_reg_2870 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln50_14_fu_1744_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (icmp_ln53_14_reg_3208_pp0_iter3_reg = ap_const_lv1_1) and (tmp_104_reg_3204_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln46_14_reg_3200_pp0_iter3_reg) and (icmp_ln139_7_reg_3032_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (tmp_reg_2882_pp0_iter4_reg = ap_const_lv1_0) and (icmp_ln41_reg_2870 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and 
    (icmp_ln57_14_fu_1738_p2 = ap_const_lv1_0)))) then 
                ap_phi_reg_pp0_iter4_delta_62_reg_501 <= ap_const_lv16_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_predicate_pred1680_state39 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter4_delta_62_reg_501 <= delta_52_fu_2443_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_phi_reg_pp0_iter4_delta_62_reg_501 <= ap_phi_reg_pp0_iter3_delta_62_reg_501;
            end if; 
        end if;
    end process;

    delta_55_reg_319_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_pred1092_state34 = ap_const_boolean_1))) then 
                delta_55_reg_319 <= delta_32_fu_1636_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or (not((tmp_reg_2882_pp0_iter4_reg = ap_const_lv1_1)) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
                delta_55_reg_319 <= ap_phi_reg_pp0_iter4_delta_55_reg_319;
            end if; 
        end if;
    end process;

    delta_56_reg_345_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_predicate_pred1184_state35 = ap_const_boolean_1))) then 
                delta_56_reg_345 <= delta_35_fu_1802_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or (not((tmp_reg_2882_pp0_iter4_reg = ap_const_lv1_1)) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
                delta_56_reg_345 <= ap_phi_reg_pp0_iter4_delta_56_reg_345;
            end if; 
        end if;
    end process;

    delta_57_reg_371_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_predicate_pred1262_state36 = ap_const_boolean_1))) then 
                delta_57_reg_371 <= delta_38_fu_1946_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or (not((tmp_reg_2882_pp0_iter4_reg = ap_const_lv1_1)) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
                delta_57_reg_371 <= ap_phi_reg_pp0_iter4_delta_57_reg_371;
            end if; 
        end if;
    end process;

    delta_58_reg_397_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_predicate_pred1335_state37 = ap_const_boolean_1))) then 
                delta_58_reg_397 <= delta_41_fu_2104_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or (not((tmp_reg_2882_pp0_iter4_reg = ap_const_lv1_1)) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then 
                delta_58_reg_397 <= ap_phi_reg_pp0_iter4_delta_58_reg_397;
            end if; 
        end if;
    end process;

    delta_59_reg_423_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_predicate_pred1417_state38 = ap_const_boolean_1))) then 
                delta_59_reg_423 <= delta_44_fu_2253_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or (not((tmp_reg_2882_pp0_iter4_reg = ap_const_lv1_1)) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)))) then 
                delta_59_reg_423 <= ap_phi_reg_pp0_iter4_delta_59_reg_423;
            end if; 
        end if;
    end process;

    delta_60_reg_449_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_predicate_pred1499_state39 = ap_const_boolean_1))) then 
                delta_60_reg_449 <= delta_47_fu_2402_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or (not((tmp_reg_2882_pp0_iter4_reg = ap_const_lv1_1)) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)))) then 
                delta_60_reg_449 <= ap_phi_reg_pp0_iter4_delta_60_reg_449;
            end if; 
        end if;
    end process;

    delta_61_reg_475_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_predicate_pred1581_state40 = ap_const_boolean_1))) then 
                delta_61_reg_475 <= delta_50_fu_2525_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or (not((tmp_reg_2882_pp0_iter4_reg = ap_const_lv1_1)) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)))) then 
                delta_61_reg_475 <= ap_phi_reg_pp0_iter4_delta_61_reg_475;
            end if; 
        end if;
    end process;

    delta_62_reg_501_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1657)) then
                if ((ap_predicate_pred1668_state41 = ap_const_boolean_1)) then 
                    delta_62_reg_501 <= delta_53_fu_2620_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    delta_62_reg_501 <= ap_phi_reg_pp0_iter5_delta_62_reg_501;
                end if;
            end if; 
        end if;
    end process;

    pre_id_fu_148_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((tmp_fu_574_p3 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    pre_id_fu_148 <= pre_id_3_fu_604_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    pre_id_fu_148 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                and_ln46_10_reg_3112 <= and_ln46_10_fu_890_p2;
                and_ln46_10_reg_3112_pp0_iter1_reg <= and_ln46_10_reg_3112;
                and_ln46_10_reg_3112_pp0_iter2_reg <= and_ln46_10_reg_3112_pp0_iter1_reg;
                and_ln46_10_reg_3112_pp0_iter3_reg <= and_ln46_10_reg_3112_pp0_iter2_reg;
                and_ln46_10_reg_3112_pp0_iter4_reg <= and_ln46_10_reg_3112_pp0_iter3_reg;
                and_ln46_11_reg_3134 <= and_ln46_11_fu_932_p2;
                and_ln46_11_reg_3134_pp0_iter1_reg <= and_ln46_11_reg_3134;
                and_ln46_11_reg_3134_pp0_iter2_reg <= and_ln46_11_reg_3134_pp0_iter1_reg;
                and_ln46_11_reg_3134_pp0_iter3_reg <= and_ln46_11_reg_3134_pp0_iter2_reg;
                and_ln46_11_reg_3134_pp0_iter4_reg <= and_ln46_11_reg_3134_pp0_iter3_reg;
                and_ln46_12_reg_3156 <= and_ln46_12_fu_974_p2;
                and_ln46_12_reg_3156_pp0_iter1_reg <= and_ln46_12_reg_3156;
                and_ln46_12_reg_3156_pp0_iter2_reg <= and_ln46_12_reg_3156_pp0_iter1_reg;
                and_ln46_12_reg_3156_pp0_iter3_reg <= and_ln46_12_reg_3156_pp0_iter2_reg;
                and_ln46_12_reg_3156_pp0_iter4_reg <= and_ln46_12_reg_3156_pp0_iter3_reg;
                and_ln46_13_reg_3178 <= and_ln46_13_fu_1016_p2;
                and_ln46_13_reg_3178_pp0_iter1_reg <= and_ln46_13_reg_3178;
                and_ln46_13_reg_3178_pp0_iter2_reg <= and_ln46_13_reg_3178_pp0_iter1_reg;
                and_ln46_13_reg_3178_pp0_iter3_reg <= and_ln46_13_reg_3178_pp0_iter2_reg;
                and_ln46_13_reg_3178_pp0_iter4_reg <= and_ln46_13_reg_3178_pp0_iter3_reg;
                and_ln46_14_reg_3200 <= and_ln46_14_fu_1058_p2;
                and_ln46_14_reg_3200_pp0_iter1_reg <= and_ln46_14_reg_3200;
                and_ln46_14_reg_3200_pp0_iter2_reg <= and_ln46_14_reg_3200_pp0_iter1_reg;
                and_ln46_14_reg_3200_pp0_iter3_reg <= and_ln46_14_reg_3200_pp0_iter2_reg;
                and_ln46_14_reg_3200_pp0_iter4_reg <= and_ln46_14_reg_3200_pp0_iter3_reg;
                and_ln46_8_reg_3068 <= and_ln46_8_fu_780_p2;
                and_ln46_8_reg_3068_pp0_iter1_reg <= and_ln46_8_reg_3068;
                and_ln46_8_reg_3068_pp0_iter2_reg <= and_ln46_8_reg_3068_pp0_iter1_reg;
                and_ln46_8_reg_3068_pp0_iter3_reg <= and_ln46_8_reg_3068_pp0_iter2_reg;
                and_ln46_9_reg_3090 <= and_ln46_9_fu_848_p2;
                and_ln46_9_reg_3090_pp0_iter1_reg <= and_ln46_9_reg_3090;
                and_ln46_9_reg_3090_pp0_iter2_reg <= and_ln46_9_reg_3090_pp0_iter1_reg;
                and_ln46_9_reg_3090_pp0_iter3_reg <= and_ln46_9_reg_3090_pp0_iter2_reg;
                and_ln46_reg_3046 <= and_ln46_fu_712_p2;
                and_ln46_reg_3046_pp0_iter1_reg <= and_ln46_reg_3046;
                and_ln46_reg_3046_pp0_iter2_reg <= and_ln46_reg_3046_pp0_iter1_reg;
                and_ln46_reg_3046_pp0_iter3_reg <= and_ln46_reg_3046_pp0_iter2_reg;
                    ap_predicate_pred1262_state36 <= ((icmp_ln57_9_reg_3404 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln46_9_reg_3090_pp0_iter3_reg) and (icmp_ln53_9_reg_3098_pp0_iter3_reg = ap_const_lv1_1) and (tmp_71_reg_3094_pp0_iter3_reg = ap_const_lv1_1) and (tmp_reg_2882_pp0_iter4_reg = ap_const_lv1_0) and (icmp_ln41_reg_2870 = ap_const_lv1_0) and (icmp_ln139_2_reg_2962_pp0_iter4_reg = ap_const_lv1_0));
                    ap_predicate_pred1440_state36 <= ((icmp_ln50_11_reg_3488 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln46_11_reg_3134_pp0_iter3_reg) and (icmp_ln139_4_reg_2990_pp0_iter4_reg = ap_const_lv1_0) and (tmp_reg_2882_pp0_iter4_reg = ap_const_lv1_0) and (icmp_ln41_reg_2870 = ap_const_lv1_0));
                icmp_ln143_reg_3580 <= icmp_ln143_fu_1749_p2;
                icmp_ln53_10_reg_3120 <= icmp_ln53_10_fu_912_p2;
                icmp_ln53_10_reg_3120_pp0_iter1_reg <= icmp_ln53_10_reg_3120;
                icmp_ln53_10_reg_3120_pp0_iter2_reg <= icmp_ln53_10_reg_3120_pp0_iter1_reg;
                icmp_ln53_10_reg_3120_pp0_iter3_reg <= icmp_ln53_10_reg_3120_pp0_iter2_reg;
                icmp_ln53_10_reg_3120_pp0_iter4_reg <= icmp_ln53_10_reg_3120_pp0_iter3_reg;
                icmp_ln53_11_reg_3142 <= icmp_ln53_11_fu_954_p2;
                icmp_ln53_11_reg_3142_pp0_iter1_reg <= icmp_ln53_11_reg_3142;
                icmp_ln53_11_reg_3142_pp0_iter2_reg <= icmp_ln53_11_reg_3142_pp0_iter1_reg;
                icmp_ln53_11_reg_3142_pp0_iter3_reg <= icmp_ln53_11_reg_3142_pp0_iter2_reg;
                icmp_ln53_11_reg_3142_pp0_iter4_reg <= icmp_ln53_11_reg_3142_pp0_iter3_reg;
                icmp_ln53_12_reg_3164 <= icmp_ln53_12_fu_996_p2;
                icmp_ln53_12_reg_3164_pp0_iter1_reg <= icmp_ln53_12_reg_3164;
                icmp_ln53_12_reg_3164_pp0_iter2_reg <= icmp_ln53_12_reg_3164_pp0_iter1_reg;
                icmp_ln53_12_reg_3164_pp0_iter3_reg <= icmp_ln53_12_reg_3164_pp0_iter2_reg;
                icmp_ln53_12_reg_3164_pp0_iter4_reg <= icmp_ln53_12_reg_3164_pp0_iter3_reg;
                icmp_ln53_13_reg_3186 <= icmp_ln53_13_fu_1038_p2;
                icmp_ln53_13_reg_3186_pp0_iter1_reg <= icmp_ln53_13_reg_3186;
                icmp_ln53_13_reg_3186_pp0_iter2_reg <= icmp_ln53_13_reg_3186_pp0_iter1_reg;
                icmp_ln53_13_reg_3186_pp0_iter3_reg <= icmp_ln53_13_reg_3186_pp0_iter2_reg;
                icmp_ln53_13_reg_3186_pp0_iter4_reg <= icmp_ln53_13_reg_3186_pp0_iter3_reg;
                icmp_ln53_14_reg_3208 <= icmp_ln53_14_fu_1080_p2;
                icmp_ln53_14_reg_3208_pp0_iter1_reg <= icmp_ln53_14_reg_3208;
                icmp_ln53_14_reg_3208_pp0_iter2_reg <= icmp_ln53_14_reg_3208_pp0_iter1_reg;
                icmp_ln53_14_reg_3208_pp0_iter3_reg <= icmp_ln53_14_reg_3208_pp0_iter2_reg;
                icmp_ln53_14_reg_3208_pp0_iter4_reg <= icmp_ln53_14_reg_3208_pp0_iter3_reg;
                icmp_ln53_8_reg_3076 <= icmp_ln53_8_fu_802_p2;
                icmp_ln53_8_reg_3076_pp0_iter1_reg <= icmp_ln53_8_reg_3076;
                icmp_ln53_8_reg_3076_pp0_iter2_reg <= icmp_ln53_8_reg_3076_pp0_iter1_reg;
                icmp_ln53_8_reg_3076_pp0_iter3_reg <= icmp_ln53_8_reg_3076_pp0_iter2_reg;
                icmp_ln53_9_reg_3098 <= icmp_ln53_9_fu_870_p2;
                icmp_ln53_9_reg_3098_pp0_iter1_reg <= icmp_ln53_9_reg_3098;
                icmp_ln53_9_reg_3098_pp0_iter2_reg <= icmp_ln53_9_reg_3098_pp0_iter1_reg;
                icmp_ln53_9_reg_3098_pp0_iter3_reg <= icmp_ln53_9_reg_3098_pp0_iter2_reg;
                icmp_ln53_reg_3054 <= icmp_ln53_fu_734_p2;
                icmp_ln53_reg_3054_pp0_iter1_reg <= icmp_ln53_reg_3054;
                icmp_ln53_reg_3054_pp0_iter2_reg <= icmp_ln53_reg_3054_pp0_iter1_reg;
                icmp_ln53_reg_3054_pp0_iter3_reg <= icmp_ln53_reg_3054_pp0_iter2_reg;
                mul_ln51_11_reg_3594 <= mul_ln51_11_fu_1856_p2;
                tmp_104_reg_3204 <= dt_14_reg_3036(31 downto 31);
                tmp_104_reg_3204_pp0_iter1_reg <= tmp_104_reg_3204;
                tmp_104_reg_3204_pp0_iter2_reg <= tmp_104_reg_3204_pp0_iter1_reg;
                tmp_104_reg_3204_pp0_iter3_reg <= tmp_104_reg_3204_pp0_iter2_reg;
                tmp_104_reg_3204_pp0_iter4_reg <= tmp_104_reg_3204_pp0_iter3_reg;
                tmp_134_cast_reg_3599 <= mul_ln51_11_fu_1856_p2(24 downto 9);
                tmp_59_reg_3050 <= dt_reg_2938(31 downto 31);
                tmp_59_reg_3050_pp0_iter1_reg <= tmp_59_reg_3050;
                tmp_59_reg_3050_pp0_iter2_reg <= tmp_59_reg_3050_pp0_iter1_reg;
                tmp_59_reg_3050_pp0_iter3_reg <= tmp_59_reg_3050_pp0_iter2_reg;
                tmp_64_reg_3072 <= dt_8_reg_2952(31 downto 31);
                tmp_64_reg_3072_pp0_iter1_reg <= tmp_64_reg_3072;
                tmp_64_reg_3072_pp0_iter2_reg <= tmp_64_reg_3072_pp0_iter1_reg;
                tmp_64_reg_3072_pp0_iter3_reg <= tmp_64_reg_3072_pp0_iter2_reg;
                tmp_71_reg_3094 <= dt_9_reg_2966(31 downto 31);
                tmp_71_reg_3094_pp0_iter1_reg <= tmp_71_reg_3094;
                tmp_71_reg_3094_pp0_iter2_reg <= tmp_71_reg_3094_pp0_iter1_reg;
                tmp_71_reg_3094_pp0_iter3_reg <= tmp_71_reg_3094_pp0_iter2_reg;
                tmp_78_reg_3116 <= dt_10_reg_2980(31 downto 31);
                tmp_78_reg_3116_pp0_iter1_reg <= tmp_78_reg_3116;
                tmp_78_reg_3116_pp0_iter2_reg <= tmp_78_reg_3116_pp0_iter1_reg;
                tmp_78_reg_3116_pp0_iter3_reg <= tmp_78_reg_3116_pp0_iter2_reg;
                tmp_78_reg_3116_pp0_iter4_reg <= tmp_78_reg_3116_pp0_iter3_reg;
                tmp_85_reg_3138 <= dt_11_reg_2994(31 downto 31);
                tmp_85_reg_3138_pp0_iter1_reg <= tmp_85_reg_3138;
                tmp_85_reg_3138_pp0_iter2_reg <= tmp_85_reg_3138_pp0_iter1_reg;
                tmp_85_reg_3138_pp0_iter3_reg <= tmp_85_reg_3138_pp0_iter2_reg;
                tmp_85_reg_3138_pp0_iter4_reg <= tmp_85_reg_3138_pp0_iter3_reg;
                tmp_91_reg_3160 <= dt_12_reg_3008(31 downto 31);
                tmp_91_reg_3160_pp0_iter1_reg <= tmp_91_reg_3160;
                tmp_91_reg_3160_pp0_iter2_reg <= tmp_91_reg_3160_pp0_iter1_reg;
                tmp_91_reg_3160_pp0_iter3_reg <= tmp_91_reg_3160_pp0_iter2_reg;
                tmp_91_reg_3160_pp0_iter4_reg <= tmp_91_reg_3160_pp0_iter3_reg;
                tmp_98_reg_3182 <= dt_13_reg_3022(31 downto 31);
                tmp_98_reg_3182_pp0_iter1_reg <= tmp_98_reg_3182;
                tmp_98_reg_3182_pp0_iter2_reg <= tmp_98_reg_3182_pp0_iter1_reg;
                tmp_98_reg_3182_pp0_iter3_reg <= tmp_98_reg_3182_pp0_iter2_reg;
                tmp_98_reg_3182_pp0_iter4_reg <= tmp_98_reg_3182_pp0_iter3_reg;
                trunc_ln48_19_reg_3107 <= trunc_ln48_19_fu_878_p1;
                trunc_ln48_21_reg_3129 <= trunc_ln48_21_fu_920_p1;
                trunc_ln48_23_reg_3151 <= trunc_ln48_23_fu_962_p1;
                trunc_ln48_25_reg_3173 <= trunc_ln48_25_fu_1004_p1;
                trunc_ln48_27_reg_3195 <= trunc_ln48_27_fu_1046_p1;
                trunc_ln48_29_reg_3217 <= trunc_ln48_29_fu_1088_p1;
                trunc_ln51_11_reg_3606 <= trunc_ln51_11_fu_1871_p1;
                trunc_ln55_19_reg_3102 <= trunc_ln55_19_fu_875_p1;
                trunc_ln55_21_reg_3124 <= trunc_ln55_21_fu_917_p1;
                trunc_ln55_23_reg_3146 <= trunc_ln55_23_fu_959_p1;
                trunc_ln55_25_reg_3168 <= trunc_ln55_25_fu_1001_p1;
                trunc_ln55_27_reg_3190 <= trunc_ln55_27_fu_1043_p1;
                trunc_ln55_29_reg_3212 <= trunc_ln55_29_fu_1085_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                ap_phi_reg_pp0_iter5_delta_62_reg_501 <= ap_phi_reg_pp0_iter4_delta_62_reg_501;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                    ap_predicate_pred1090_state31 <= ((ap_const_lv1_0 = and_ln46_reg_3046_pp0_iter3_reg) and (icmp_ln53_reg_3054_pp0_iter3_reg = ap_const_lv1_1) and (tmp_59_reg_3050_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln139_reg_2934_pp0_iter3_reg = ap_const_lv1_0) and (tmp_reg_2882_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln41_reg_2870 = ap_const_lv1_0));
                    ap_predicate_pred1238_state31 <= ((ap_const_lv1_0 = and_ln46_8_reg_3068_pp0_iter3_reg) and (icmp_ln53_8_reg_3076_pp0_iter3_reg = ap_const_lv1_1) and (tmp_64_reg_3072_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln139_1_reg_2948_pp0_iter3_reg = ap_const_lv1_0) and (tmp_reg_2882_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln41_reg_2870 = ap_const_lv1_0));
                    ap_predicate_pred1499_state39 <= ((icmp_ln57_12_reg_3497 = ap_const_lv1_1) and (icmp_ln53_12_reg_3164_pp0_iter4_reg = ap_const_lv1_1) and (tmp_91_reg_3160_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln46_12_reg_3156_pp0_iter4_reg) and (tmp_reg_2882_pp0_iter4_reg = ap_const_lv1_0) and (icmp_ln41_reg_2870 = ap_const_lv1_0) and (icmp_ln139_5_reg_3004_pp0_iter4_reg = ap_const_lv1_0));
                    ap_predicate_pred1680_state39 <= ((ap_const_lv1_1 = and_ln46_14_reg_3200_pp0_iter4_reg) and (icmp_ln139_7_reg_3032_pp0_iter4_reg = ap_const_lv1_0) and (tmp_reg_2882_pp0_iter4_reg = ap_const_lv1_0) and (icmp_ln41_reg_2870 = ap_const_lv1_0) and (icmp_ln50_14_reg_3576 = ap_const_lv1_1));
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    ap_predicate_pred1092_state34 <= ((icmp_ln57_reg_3303 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln46_reg_3046_pp0_iter3_reg) and (icmp_ln53_reg_3054_pp0_iter3_reg = ap_const_lv1_1) and (tmp_59_reg_3050_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln139_reg_2934_pp0_iter3_reg = ap_const_lv1_0) and (tmp_reg_2882_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln41_reg_2870 = ap_const_lv1_0));
                    ap_predicate_pred1283_state34 <= ((icmp_ln50_9_reg_3413 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln46_9_reg_3090_pp0_iter3_reg) and (icmp_ln139_2_reg_2962_pp0_iter3_reg = ap_const_lv1_0) and (tmp_reg_2882_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln41_reg_2870 = ap_const_lv1_0));
                    ap_predicate_pred1637_state34 <= ((icmp_ln53_13_reg_3186_pp0_iter3_reg = ap_const_lv1_1) and (tmp_98_reg_3182_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln46_13_reg_3178_pp0_iter3_reg) and (icmp_ln139_6_reg_3018_pp0_iter3_reg = ap_const_lv1_0) and (tmp_reg_2882_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln41_reg_2870 = ap_const_lv1_0));
                    ap_predicate_pred1711_state34 <= ((icmp_ln53_14_reg_3208_pp0_iter3_reg = ap_const_lv1_1) and (tmp_104_reg_3204_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln46_14_reg_3200_pp0_iter3_reg) and (icmp_ln139_7_reg_3032_pp0_iter3_reg = ap_const_lv1_0) and (tmp_reg_2882_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln41_reg_2870 = ap_const_lv1_0));
                icmp_ln41_reg_2870 <= icmp_ln41_fu_560_p2;
                lshr_ln6_reg_2886 <= ap_sig_allocacmp_pre_id_2(5 downto 3);
                lshr_ln6_reg_2886_pp0_iter1_reg <= lshr_ln6_reg_2886;
                lshr_ln6_reg_2886_pp0_iter2_reg <= lshr_ln6_reg_2886_pp0_iter1_reg;
                lshr_ln6_reg_2886_pp0_iter3_reg <= lshr_ln6_reg_2886_pp0_iter2_reg;
                lshr_ln6_reg_2886_pp0_iter4_reg <= lshr_ln6_reg_2886_pp0_iter3_reg;
                lshr_ln6_reg_2886_pp0_iter5_reg <= lshr_ln6_reg_2886_pp0_iter4_reg;
                pre_id_2_reg_2874 <= ap_sig_allocacmp_pre_id_2;
                pre_id_2_reg_2874_pp0_iter1_reg <= pre_id_2_reg_2874;
                pre_id_2_reg_2874_pp0_iter2_reg <= pre_id_2_reg_2874_pp0_iter1_reg;
                pre_id_2_reg_2874_pp0_iter3_reg <= pre_id_2_reg_2874_pp0_iter2_reg;
                pre_id_2_reg_2874_pp0_iter4_reg <= pre_id_2_reg_2874_pp0_iter3_reg;
                tmp_reg_2882 <= ap_sig_allocacmp_pre_id_2(6 downto 6);
                tmp_reg_2882_pp0_iter1_reg <= tmp_reg_2882;
                tmp_reg_2882_pp0_iter2_reg <= tmp_reg_2882_pp0_iter1_reg;
                tmp_reg_2882_pp0_iter3_reg <= tmp_reg_2882_pp0_iter2_reg;
                tmp_reg_2882_pp0_iter4_reg <= tmp_reg_2882_pp0_iter3_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                    ap_predicate_pred1184_state35 <= ((icmp_ln57_8_reg_3338 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln46_8_reg_3068_pp0_iter3_reg) and (icmp_ln53_8_reg_3076_pp0_iter3_reg = ap_const_lv1_1) and (tmp_64_reg_3072_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln139_1_reg_2948_pp0_iter3_reg = ap_const_lv1_0) and (tmp_reg_2882_pp0_iter4_reg = ap_const_lv1_0) and (icmp_ln41_reg_2870 = ap_const_lv1_0));
                    ap_predicate_pred1360_state35 <= ((icmp_ln50_10_reg_3426 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln46_10_reg_3112_pp0_iter3_reg) and (icmp_ln139_3_reg_2976_pp0_iter3_reg = ap_const_lv1_0) and (tmp_reg_2882_pp0_iter4_reg = ap_const_lv1_0) and (icmp_ln41_reg_2870 = ap_const_lv1_0));
                dt_10_reg_2980 <= dt_10_fu_654_p2;
                dt_11_reg_2994 <= dt_11_fu_665_p2;
                dt_12_reg_3008 <= dt_12_fu_676_p2;
                dt_14_reg_3036 <= dt_14_fu_698_p2;
                dt_8_reg_2952 <= dt_8_fu_632_p2;
                dt_9_reg_2966 <= dt_9_fu_643_p2;
                dt_reg_2938 <= dt_fu_621_p2;
                exp_decay_28_reg_3554 <= exp_decay_28_fu_1712_p2;
                exp_decay_30_reg_3567 <= exp_decay_30_fu_1732_p2;
                icmp_ln139_1_reg_2948 <= icmp_ln139_1_fu_626_p2;
                icmp_ln139_1_reg_2948_pp0_iter1_reg <= icmp_ln139_1_reg_2948;
                icmp_ln139_1_reg_2948_pp0_iter2_reg <= icmp_ln139_1_reg_2948_pp0_iter1_reg;
                icmp_ln139_1_reg_2948_pp0_iter3_reg <= icmp_ln139_1_reg_2948_pp0_iter2_reg;
                icmp_ln139_1_reg_2948_pp0_iter4_reg <= icmp_ln139_1_reg_2948_pp0_iter3_reg;
                icmp_ln139_2_reg_2962 <= icmp_ln139_2_fu_637_p2;
                icmp_ln139_2_reg_2962_pp0_iter1_reg <= icmp_ln139_2_reg_2962;
                icmp_ln139_2_reg_2962_pp0_iter2_reg <= icmp_ln139_2_reg_2962_pp0_iter1_reg;
                icmp_ln139_2_reg_2962_pp0_iter3_reg <= icmp_ln139_2_reg_2962_pp0_iter2_reg;
                icmp_ln139_2_reg_2962_pp0_iter4_reg <= icmp_ln139_2_reg_2962_pp0_iter3_reg;
                icmp_ln139_3_reg_2976 <= icmp_ln139_3_fu_648_p2;
                icmp_ln139_3_reg_2976_pp0_iter1_reg <= icmp_ln139_3_reg_2976;
                icmp_ln139_3_reg_2976_pp0_iter2_reg <= icmp_ln139_3_reg_2976_pp0_iter1_reg;
                icmp_ln139_3_reg_2976_pp0_iter3_reg <= icmp_ln139_3_reg_2976_pp0_iter2_reg;
                icmp_ln139_3_reg_2976_pp0_iter4_reg <= icmp_ln139_3_reg_2976_pp0_iter3_reg;
                icmp_ln139_4_reg_2990 <= icmp_ln139_4_fu_659_p2;
                icmp_ln139_4_reg_2990_pp0_iter1_reg <= icmp_ln139_4_reg_2990;
                icmp_ln139_4_reg_2990_pp0_iter2_reg <= icmp_ln139_4_reg_2990_pp0_iter1_reg;
                icmp_ln139_4_reg_2990_pp0_iter3_reg <= icmp_ln139_4_reg_2990_pp0_iter2_reg;
                icmp_ln139_4_reg_2990_pp0_iter4_reg <= icmp_ln139_4_reg_2990_pp0_iter3_reg;
                icmp_ln139_5_reg_3004 <= icmp_ln139_5_fu_670_p2;
                icmp_ln139_5_reg_3004_pp0_iter1_reg <= icmp_ln139_5_reg_3004;
                icmp_ln139_5_reg_3004_pp0_iter2_reg <= icmp_ln139_5_reg_3004_pp0_iter1_reg;
                icmp_ln139_5_reg_3004_pp0_iter3_reg <= icmp_ln139_5_reg_3004_pp0_iter2_reg;
                icmp_ln139_5_reg_3004_pp0_iter4_reg <= icmp_ln139_5_reg_3004_pp0_iter3_reg;
                icmp_ln139_7_reg_3032 <= icmp_ln139_7_fu_692_p2;
                icmp_ln139_7_reg_3032_pp0_iter1_reg <= icmp_ln139_7_reg_3032;
                icmp_ln139_7_reg_3032_pp0_iter2_reg <= icmp_ln139_7_reg_3032_pp0_iter1_reg;
                icmp_ln139_7_reg_3032_pp0_iter3_reg <= icmp_ln139_7_reg_3032_pp0_iter2_reg;
                icmp_ln139_7_reg_3032_pp0_iter4_reg <= icmp_ln139_7_reg_3032_pp0_iter3_reg;
                icmp_ln139_7_reg_3032_pp0_iter5_reg <= icmp_ln139_7_reg_3032_pp0_iter4_reg;
                icmp_ln139_reg_2934 <= icmp_ln139_fu_615_p2;
                icmp_ln139_reg_2934_pp0_iter1_reg <= icmp_ln139_reg_2934;
                icmp_ln139_reg_2934_pp0_iter2_reg <= icmp_ln139_reg_2934_pp0_iter1_reg;
                icmp_ln139_reg_2934_pp0_iter3_reg <= icmp_ln139_reg_2934_pp0_iter2_reg;
                icmp_ln139_reg_2934_pp0_iter4_reg <= icmp_ln139_reg_2934_pp0_iter3_reg;
                icmp_ln143_7_reg_3742 <= icmp_ln143_7_fu_2651_p2;
                icmp_ln50_13_reg_3563 <= icmp_ln50_13_fu_1724_p2;
                icmp_ln50_14_reg_3576 <= icmp_ln50_14_fu_1744_p2;
                icmp_ln57_13_reg_3559 <= icmp_ln57_13_fu_1718_p2;
                icmp_ln57_14_reg_3572 <= icmp_ln57_14_fu_1738_p2;
                mul_ln51_10_reg_3537 <= mul_ln51_10_fu_1690_p2;
                tmp_129_cast_reg_3542 <= mul_ln51_10_fu_1690_p2(24 downto 9);
                trunc_ln51_10_reg_3549 <= trunc_ln51_10_fu_1705_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                    ap_predicate_pred1205_state33 <= ((icmp_ln50_8_reg_3347 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln46_8_reg_3068_pp0_iter3_reg) and (icmp_ln139_1_reg_2948_pp0_iter3_reg = ap_const_lv1_0) and (tmp_reg_2882_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln41_reg_2870 = ap_const_lv1_0));
                    ap_predicate_pred1474_state33 <= ((icmp_ln53_11_reg_3142_pp0_iter3_reg = ap_const_lv1_1) and (tmp_85_reg_3138_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln46_11_reg_3134_pp0_iter3_reg) and (icmp_ln139_4_reg_2990_pp0_iter3_reg = ap_const_lv1_0) and (tmp_reg_2882_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln41_reg_2870 = ap_const_lv1_0));
                    ap_predicate_pred1555_state33 <= ((icmp_ln53_12_reg_3164_pp0_iter3_reg = ap_const_lv1_1) and (tmp_91_reg_3160_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln46_12_reg_3156_pp0_iter3_reg) and (icmp_ln139_5_reg_3004_pp0_iter3_reg = ap_const_lv1_0) and (tmp_reg_2882_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln41_reg_2870 = ap_const_lv1_0));
                    ap_predicate_pred1668_state41 <= ((icmp_ln53_14_reg_3208_pp0_iter4_reg = ap_const_lv1_1) and (tmp_104_reg_3204_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln46_14_reg_3200_pp0_iter4_reg) and (icmp_ln139_7_reg_3032_pp0_iter4_reg = ap_const_lv1_0) and (tmp_reg_2882_pp0_iter4_reg = ap_const_lv1_0) and (icmp_ln41_reg_2870 = ap_const_lv1_0) and (icmp_ln57_14_reg_3572 = ap_const_lv1_1));
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                    ap_predicate_pred1311_state32 <= ((ap_const_lv1_0 = and_ln46_9_reg_3090_pp0_iter3_reg) and (icmp_ln53_9_reg_3098_pp0_iter3_reg = ap_const_lv1_1) and (tmp_71_reg_3094_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln139_2_reg_2962_pp0_iter3_reg = ap_const_lv1_0) and (tmp_reg_2882_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln41_reg_2870 = ap_const_lv1_0));
                    ap_predicate_pred1392_state32 <= ((icmp_ln53_10_reg_3120_pp0_iter3_reg = ap_const_lv1_1) and (tmp_78_reg_3116_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln46_10_reg_3112_pp0_iter3_reg) and (icmp_ln139_3_reg_2976_pp0_iter3_reg = ap_const_lv1_0) and (tmp_reg_2882_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln41_reg_2870 = ap_const_lv1_0));
                    ap_predicate_pred1581_state40 <= ((icmp_ln57_13_reg_3559 = ap_const_lv1_1) and (icmp_ln53_13_reg_3186_pp0_iter4_reg = ap_const_lv1_1) and (tmp_98_reg_3182_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln46_13_reg_3178_pp0_iter4_reg) and (tmp_reg_2882_pp0_iter4_reg = ap_const_lv1_0) and (icmp_ln41_reg_2870 = ap_const_lv1_0) and (icmp_ln139_6_reg_3018_pp0_iter4_reg = ap_const_lv1_0));
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                    ap_predicate_pred1335_state37 <= ((icmp_ln57_10_reg_3422 = ap_const_lv1_1) and (icmp_ln53_10_reg_3120_pp0_iter4_reg = ap_const_lv1_1) and (tmp_78_reg_3116_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln46_10_reg_3112_pp0_iter4_reg) and (tmp_reg_2882_pp0_iter4_reg = ap_const_lv1_0) and (icmp_ln41_reg_2870 = ap_const_lv1_0) and (icmp_ln139_3_reg_2976_pp0_iter4_reg = ap_const_lv1_0));
                    ap_predicate_pred1522_state37 <= ((icmp_ln50_12_reg_3501 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln46_12_reg_3156_pp0_iter4_reg) and (tmp_reg_2882_pp0_iter4_reg = ap_const_lv1_0) and (icmp_ln41_reg_2870 = ap_const_lv1_0) and (icmp_ln139_5_reg_3004_pp0_iter4_reg = ap_const_lv1_0));
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                    ap_predicate_pred1417_state38 <= ((icmp_ln57_11_reg_3484 = ap_const_lv1_1) and (icmp_ln53_11_reg_3142_pp0_iter4_reg = ap_const_lv1_1) and (tmp_85_reg_3138_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln46_11_reg_3134_pp0_iter4_reg) and (icmp_ln139_4_reg_2990_pp0_iter4_reg = ap_const_lv1_0) and (tmp_reg_2882_pp0_iter4_reg = ap_const_lv1_0) and (icmp_ln41_reg_2870 = ap_const_lv1_0));
                    ap_predicate_pred1604_state38 <= ((icmp_ln50_13_reg_3563 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln46_13_reg_3178_pp0_iter4_reg) and (tmp_reg_2882_pp0_iter4_reg = ap_const_lv1_0) and (icmp_ln41_reg_2870 = ap_const_lv1_0) and (icmp_ln139_6_reg_3018_pp0_iter4_reg = ap_const_lv1_0));
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                dt_13_reg_3022 <= dt_13_fu_687_p2;
                icmp_ln139_6_reg_3018 <= icmp_ln139_6_fu_681_p2;
                icmp_ln139_6_reg_3018_pp0_iter1_reg <= icmp_ln139_6_reg_3018;
                icmp_ln139_6_reg_3018_pp0_iter2_reg <= icmp_ln139_6_reg_3018_pp0_iter1_reg;
                icmp_ln139_6_reg_3018_pp0_iter3_reg <= icmp_ln139_6_reg_3018_pp0_iter2_reg;
                icmp_ln139_6_reg_3018_pp0_iter4_reg <= icmp_ln139_6_reg_3018_pp0_iter3_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                exp_decay_17_reg_3342 <= exp_decay_17_fu_1309_p2;
                exp_decay_18_reg_3333 <= exp_decay_18_fu_1294_p2;
                exp_decay_21_reg_3366 <= exp_decay_21_fu_1325_p2;
                icmp_ln143_4_reg_3716 <= icmp_ln143_4_fu_2349_p2;
                icmp_ln50_8_reg_3347 <= icmp_ln50_8_fu_1315_p2;
                icmp_ln50_reg_3312 <= icmp_ln50_fu_1264_p2;
                icmp_ln57_8_reg_3338 <= icmp_ln57_8_fu_1300_p2;
                icmp_ln57_reg_3303 <= icmp_ln57_fu_1254_p2;
                mul_ln51_reg_3316 <= mul_ln51_fu_1272_p2;
                sdiv_ln48_9_reg_3356 <= grp_fu_1110_p2;
                sdiv_ln55_10_reg_3361 <= grp_fu_1122_p2;
                sdiv_ln55_9_reg_3351 <= grp_fu_1098_p2;
                tmp_115_cast_reg_3321 <= mul_ln51_fu_1272_p2(24 downto 9);
                trunc_ln51_reg_3328 <= trunc_ln51_fu_1287_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                exp_decay_19_reg_3408 <= exp_decay_19_fu_1413_p2;
                exp_decay_20_reg_3399 <= exp_decay_20_fu_1398_p2;
                exp_decay_22_reg_3417 <= exp_decay_22_fu_1428_p2;
                exp_decay_23_reg_3435 <= exp_decay_23_fu_1449_p2;
                exp_decay_25_reg_3446 <= exp_decay_25_fu_1459_p2;
                icmp_ln143_5_reg_3728 <= icmp_ln143_5_fu_2472_p2;
                icmp_ln50_10_reg_3426 <= icmp_ln50_10_fu_1440_p2;
                icmp_ln50_9_reg_3413 <= icmp_ln50_9_fu_1419_p2;
                icmp_ln57_10_reg_3422 <= icmp_ln57_10_fu_1434_p2;
                icmp_ln57_9_reg_3404 <= icmp_ln57_9_fu_1404_p2;
                mul_ln51_8_reg_3382 <= mul_ln51_8_fu_1376_p2;
                sdiv_ln55_11_reg_3430 <= grp_fu_1146_p2;
                sdiv_ln55_12_reg_3441 <= grp_fu_1170_p2;
                tmp_119_cast_reg_3387 <= mul_ln51_8_fu_1376_p2(24 downto 9);
                trunc_ln51_8_reg_3394 <= trunc_ln51_8_fu_1391_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                exp_decay_24_reg_3479 <= exp_decay_24_fu_1532_p2;
                exp_decay_26_reg_3492 <= exp_decay_26_fu_1552_p2;
                exp_decay_27_reg_3510 <= exp_decay_27_fu_1573_p2;
                exp_decay_29_reg_3521 <= exp_decay_29_fu_1583_p2;
                icmp_ln143_6_reg_3735 <= icmp_ln143_6_fu_2567_p2;
                icmp_ln50_11_reg_3488 <= icmp_ln50_11_fu_1544_p2;
                icmp_ln50_12_reg_3501 <= icmp_ln50_12_fu_1564_p2;
                icmp_ln57_11_reg_3484 <= icmp_ln57_11_fu_1538_p2;
                icmp_ln57_12_reg_3497 <= icmp_ln57_12_fu_1558_p2;
                mul_ln51_9_reg_3462 <= mul_ln51_9_fu_1510_p2;
                sdiv_ln55_13_reg_3505 <= grp_fu_1194_p2;
                sdiv_ln55_14_reg_3516 <= grp_fu_1218_p2;
                sext_ln134_cast_reg_2798 <= sext_ln134_cast_fu_536_p1;
                sext_ln151_cast_reg_2822 <= sext_ln151_cast_fu_544_p1;
                sext_ln55_cast_reg_2846 <= sext_ln55_cast_fu_552_p1;
                sext_ln58_cast_reg_2810 <= sext_ln58_cast_fu_540_p1;
                tmp_124_cast_reg_3467 <= mul_ln51_9_fu_1510_p2(24 downto 9);
                trunc_ln51_9_reg_3474 <= trunc_ln51_9_fu_1525_p1;
                    zext_ln46_cast_reg_2834(15 downto 0) <= zext_ln46_cast_fu_548_p1(15 downto 0);
                    zext_ln53_reg_2858(15 downto 0) <= zext_ln53_fu_556_p1(15 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                exp_decay_reg_3287 <= exp_decay_fu_1239_p2;
                icmp_ln143_3_reg_3682 <= icmp_ln143_3_fu_2200_p2;
                mul_ln51_14_reg_3696 <= mul_ln51_14_fu_2307_p2;
                sdiv_ln48_8_reg_3298 <= grp_fu_834_p2;
                sdiv_ln55_8_reg_3293 <= grp_fu_818_p2;
                sdiv_ln55_reg_3282 <= grp_fu_750_p2;
                tmp_149_cast_reg_3701 <= mul_ln51_14_fu_2307_p2(24 downto 9);
                trunc_ln51_14_reg_3708 <= trunc_ln51_14_fu_2322_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                icmp_ln143_1_reg_3614 <= icmp_ln143_1_fu_1893_p2;
                mul_ln51_12_reg_3628 <= mul_ln51_12_fu_2000_p2;
                tmp_139_cast_reg_3633 <= mul_ln51_12_fu_2000_p2(24 downto 9);
                trunc_ln51_12_reg_3640 <= trunc_ln51_12_fu_2015_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                icmp_ln143_2_reg_3648 <= icmp_ln143_2_fu_2051_p2;
                mul_ln51_13_reg_3662 <= mul_ln51_13_fu_2158_p2;
                tmp_144_cast_reg_3667 <= mul_ln51_13_fu_2158_p2(24 downto 9);
                trunc_ln51_13_reg_3674 <= trunc_ln51_13_fu_2173_p1;
            end if;
        end if;
    end process;
    zext_ln46_cast_reg_2834(31 downto 16) <= "0000000000000000";
    zext_ln53_reg_2858(32 downto 16) <= "00000000000000000";
    ap_phi_reg_pp0_iter3_delta_55_reg_319(15 downto 0) <= "0000000000000000";
    ap_phi_reg_pp0_iter3_delta_56_reg_345(15 downto 0) <= "0000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_idle_pp0, ap_block_pp0_stage7_subdone, ap_block_pp0_stage0_subdone, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone, ap_condition_exit_pp0_iter4_stage2, ap_idle_pp0_0to3)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_idle_pp0 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if (((ap_idle_pp0_0to3 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter4_stage2))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    add_ln51_10_fu_1831_p2 <= std_logic_vector(unsigned(tmp_129_cast_reg_3542) + unsigned(ap_const_lv16_1));
    add_ln51_11_fu_1975_p2 <= std_logic_vector(unsigned(tmp_134_cast_reg_3599) + unsigned(ap_const_lv16_1));
    add_ln51_12_fu_2133_p2 <= std_logic_vector(unsigned(tmp_139_cast_reg_3633) + unsigned(ap_const_lv16_1));
    add_ln51_13_fu_2282_p2 <= std_logic_vector(unsigned(tmp_144_cast_reg_3667) + unsigned(ap_const_lv16_1));
    add_ln51_14_fu_2431_p2 <= std_logic_vector(unsigned(tmp_149_cast_reg_3701) + unsigned(ap_const_lv16_1));
    add_ln51_8_fu_1485_p2 <= std_logic_vector(unsigned(tmp_119_cast_reg_3387) + unsigned(ap_const_lv16_1));
    add_ln51_9_fu_1665_p2 <= std_logic_vector(unsigned(tmp_124_cast_reg_3467) + unsigned(ap_const_lv16_1));
    add_ln51_fu_1351_p2 <= std_logic_vector(unsigned(tmp_115_cast_reg_3321) + unsigned(ap_const_lv16_1));
    add_ln58_10_fu_2090_p2 <= std_logic_vector(unsigned(tmp_131_cast_fu_2057_p4) + unsigned(ap_const_lv16_1));
    add_ln58_11_fu_2239_p2 <= std_logic_vector(unsigned(tmp_136_cast_fu_2206_p4) + unsigned(ap_const_lv16_1));
    add_ln58_12_fu_2388_p2 <= std_logic_vector(unsigned(tmp_141_cast_fu_2355_p4) + unsigned(ap_const_lv16_1));
    add_ln58_13_fu_2511_p2 <= std_logic_vector(unsigned(tmp_146_cast_fu_2478_p4) + unsigned(ap_const_lv16_1));
    add_ln58_14_fu_2606_p2 <= std_logic_vector(unsigned(tmp_151_cast_fu_2573_p4) + unsigned(ap_const_lv16_1));
    add_ln58_8_fu_1788_p2 <= std_logic_vector(unsigned(tmp_121_cast_fu_1755_p4) + unsigned(ap_const_lv16_1));
    add_ln58_9_fu_1932_p2 <= std_logic_vector(unsigned(tmp_126_cast_fu_1899_p4) + unsigned(ap_const_lv16_1));
    add_ln58_fu_1622_p2 <= std_logic_vector(unsigned(tmp_116_cast_fu_1589_p4) + unsigned(ap_const_lv16_1));
    and_ln46_10_fu_890_p2 <= (icmp_ln46_22_fu_886_p2 and icmp_ln46_21_fu_881_p2);
    and_ln46_11_fu_932_p2 <= (icmp_ln46_24_fu_928_p2 and icmp_ln46_23_fu_923_p2);
    and_ln46_12_fu_974_p2 <= (icmp_ln46_26_fu_970_p2 and icmp_ln46_25_fu_965_p2);
    and_ln46_13_fu_1016_p2 <= (icmp_ln46_28_fu_1012_p2 and icmp_ln46_27_fu_1007_p2);
    and_ln46_14_fu_1058_p2 <= (icmp_ln46_30_fu_1054_p2 and icmp_ln46_29_fu_1049_p2);
    and_ln46_8_fu_780_p2 <= (icmp_ln46_18_fu_776_p2 and icmp_ln46_17_fu_771_p2);
    and_ln46_9_fu_848_p2 <= (icmp_ln46_20_fu_844_p2 and icmp_ln46_19_fu_839_p2);
    and_ln46_fu_712_p2 <= (icmp_ln46_fu_703_p2 and icmp_ln46_16_fu_708_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_state41_pp0_stage0_iter5)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state41_pp0_stage0_iter5));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_state41_pp0_stage0_iter5)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state41_pp0_stage0_iter5));
    end process;

        ap_block_pp0_stage0_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_state41_pp0_stage0_iter5)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state41_pp0_stage0_iter5));
    end process;

        ap_block_pp0_stage0_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_01001_grp7_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_state42_pp0_stage1_iter5_grp7)
    begin
                ap_block_pp0_stage1_01001_grp7 <= ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state42_pp0_stage1_iter5_grp7));
    end process;

        ap_block_pp0_stage1_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_11001_grp7_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_state42_pp0_stage1_iter5_grp7)
    begin
                ap_block_pp0_stage1_11001_grp7 <= ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state42_pp0_stage1_iter5_grp7));
    end process;

        ap_block_pp0_stage1_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_grp7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_state42_pp0_stage1_iter5_grp7)
    begin
                ap_block_pp0_stage1_subdone <= ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state42_pp0_stage1_iter5_grp7));
    end process;

        ap_block_pp0_stage1_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_01001_grp8_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_state43_pp0_stage2_iter5_grp8)
    begin
                ap_block_pp0_stage2_01001_grp8 <= ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state43_pp0_stage2_iter5_grp8));
    end process;

        ap_block_pp0_stage2_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_11001_grp8_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_state43_pp0_stage2_iter5_grp8)
    begin
                ap_block_pp0_stage2_11001_grp8 <= ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state43_pp0_stage2_iter5_grp8));
    end process;

        ap_block_pp0_stage2_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_grp8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_state43_pp0_stage2_iter5_grp8)
    begin
                ap_block_pp0_stage2_subdone <= ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state43_pp0_stage2_iter5_grp8));
    end process;

        ap_block_pp0_stage2_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_01001_grp1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state36_pp0_stage3_iter4_grp1)
    begin
                ap_block_pp0_stage3_01001_grp1 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state36_pp0_stage3_iter4_grp1));
    end process;


    ap_block_pp0_stage3_11001_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state36_pp0_stage3_iter4_grp1)
    begin
                ap_block_pp0_stage3_11001 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state36_pp0_stage3_iter4_grp1));
    end process;

        ap_block_pp0_stage3_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_11001_grp1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state36_pp0_stage3_iter4_grp1)
    begin
                ap_block_pp0_stage3_11001_grp1 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state36_pp0_stage3_iter4_grp1));
    end process;

        ap_block_pp0_stage3_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_subdone_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state36_pp0_stage3_iter4_grp1)
    begin
                ap_block_pp0_stage3_subdone <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state36_pp0_stage3_iter4_grp1));
    end process;

        ap_block_pp0_stage3_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_01001_grp2_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state37_pp0_stage4_iter4_grp2)
    begin
                ap_block_pp0_stage4_01001_grp2 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state37_pp0_stage4_iter4_grp2));
    end process;


    ap_block_pp0_stage4_11001_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state37_pp0_stage4_iter4_grp2)
    begin
                ap_block_pp0_stage4_11001 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state37_pp0_stage4_iter4_grp2));
    end process;

        ap_block_pp0_stage4_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_11001_grp2_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state37_pp0_stage4_iter4_grp2)
    begin
                ap_block_pp0_stage4_11001_grp2 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state37_pp0_stage4_iter4_grp2));
    end process;

        ap_block_pp0_stage4_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_grp2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_subdone_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state37_pp0_stage4_iter4_grp2)
    begin
                ap_block_pp0_stage4_subdone <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state37_pp0_stage4_iter4_grp2));
    end process;

        ap_block_pp0_stage4_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_01001_grp3_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state38_pp0_stage5_iter4_grp3)
    begin
                ap_block_pp0_stage5_01001_grp3 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state38_pp0_stage5_iter4_grp3));
    end process;


    ap_block_pp0_stage5_11001_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state38_pp0_stage5_iter4_grp3)
    begin
                ap_block_pp0_stage5_11001 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state38_pp0_stage5_iter4_grp3));
    end process;

        ap_block_pp0_stage5_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_11001_grp3_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state38_pp0_stage5_iter4_grp3)
    begin
                ap_block_pp0_stage5_11001_grp3 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state38_pp0_stage5_iter4_grp3));
    end process;

        ap_block_pp0_stage5_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_grp3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_subdone_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state38_pp0_stage5_iter4_grp3)
    begin
                ap_block_pp0_stage5_subdone <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state38_pp0_stage5_iter4_grp3));
    end process;

        ap_block_pp0_stage5_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_01001_grp4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state39_pp0_stage6_iter4_grp4)
    begin
                ap_block_pp0_stage6_01001_grp4 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state39_pp0_stage6_iter4_grp4));
    end process;


    ap_block_pp0_stage6_11001_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state39_pp0_stage6_iter4_grp4)
    begin
                ap_block_pp0_stage6_11001 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state39_pp0_stage6_iter4_grp4));
    end process;

        ap_block_pp0_stage6_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_11001_grp4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state39_pp0_stage6_iter4_grp4)
    begin
                ap_block_pp0_stage6_11001_grp4 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state39_pp0_stage6_iter4_grp4));
    end process;

        ap_block_pp0_stage6_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_grp4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_subdone_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state39_pp0_stage6_iter4_grp4)
    begin
                ap_block_pp0_stage6_subdone <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state39_pp0_stage6_iter4_grp4));
    end process;

        ap_block_pp0_stage6_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_01001_grp5_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state40_pp0_stage7_iter4_grp5)
    begin
                ap_block_pp0_stage7_01001_grp5 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state40_pp0_stage7_iter4_grp5));
    end process;


    ap_block_pp0_stage7_11001_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state40_pp0_stage7_iter4_grp5)
    begin
                ap_block_pp0_stage7_11001 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state40_pp0_stage7_iter4_grp5));
    end process;

        ap_block_pp0_stage7_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_11001_grp5_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state40_pp0_stage7_iter4_grp5)
    begin
                ap_block_pp0_stage7_11001_grp5 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state40_pp0_stage7_iter4_grp5));
    end process;

        ap_block_pp0_stage7_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_grp5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_subdone_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state40_pp0_stage7_iter4_grp5)
    begin
                ap_block_pp0_stage7_subdone <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state40_pp0_stage7_iter4_grp5));
    end process;

        ap_block_pp0_stage7_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state36_pp0_stage3_iter4_grp1_assign_proc : process(weight_update_fifo_full_n, ap_predicate_op874_write_state36)
    begin
                ap_block_state36_pp0_stage3_iter4_grp1 <= ((weight_update_fifo_full_n = ap_const_logic_0) and (ap_predicate_op874_write_state36 = ap_const_boolean_1));
    end process;


    ap_block_state37_pp0_stage4_iter4_grp2_assign_proc : process(weight_update_fifo_full_n, ap_predicate_op912_write_state37)
    begin
                ap_block_state37_pp0_stage4_iter4_grp2 <= ((weight_update_fifo_full_n = ap_const_logic_0) and (ap_predicate_op912_write_state37 = ap_const_boolean_1));
    end process;


    ap_block_state38_pp0_stage5_iter4_grp3_assign_proc : process(weight_update_fifo_full_n, ap_predicate_op950_write_state38)
    begin
                ap_block_state38_pp0_stage5_iter4_grp3 <= ((weight_update_fifo_full_n = ap_const_logic_0) and (ap_predicate_op950_write_state38 = ap_const_boolean_1));
    end process;


    ap_block_state39_pp0_stage6_iter4_grp4_assign_proc : process(weight_update_fifo_full_n, ap_predicate_op988_write_state39)
    begin
                ap_block_state39_pp0_stage6_iter4_grp4 <= ((weight_update_fifo_full_n = ap_const_logic_0) and (ap_predicate_op988_write_state39 = ap_const_boolean_1));
    end process;


    ap_block_state40_pp0_stage7_iter4_grp5_assign_proc : process(weight_update_fifo_full_n, ap_predicate_op1017_write_state40)
    begin
                ap_block_state40_pp0_stage7_iter4_grp5 <= ((ap_predicate_op1017_write_state40 = ap_const_boolean_1) and (weight_update_fifo_full_n = ap_const_logic_0));
    end process;


    ap_block_state41_pp0_stage0_iter5_assign_proc : process(weight_update_fifo_full_n, ap_predicate_op1040_write_state41)
    begin
                ap_block_state41_pp0_stage0_iter5 <= ((weight_update_fifo_full_n = ap_const_logic_0) and (ap_predicate_op1040_write_state41 = ap_const_boolean_1));
    end process;


    ap_block_state42_pp0_stage1_iter5_grp7_assign_proc : process(weight_update_fifo_full_n, ap_predicate_op1060_write_state42)
    begin
                ap_block_state42_pp0_stage1_iter5_grp7 <= ((weight_update_fifo_full_n = ap_const_logic_0) and (ap_predicate_op1060_write_state42 = ap_const_boolean_1));
    end process;


    ap_block_state43_pp0_stage2_iter5_grp8_assign_proc : process(weight_update_fifo_full_n, ap_predicate_op1070_write_state43)
    begin
                ap_block_state43_pp0_stage2_iter5_grp8 <= ((weight_update_fifo_full_n = ap_const_logic_0) and (ap_predicate_op1070_write_state43 = ap_const_boolean_1));
    end process;


    ap_condition_1122_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001_grp0, ap_block_pp0_stage7_subdone_grp0_done_reg)
    begin
                ap_condition_1122 <= ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7));
    end process;


    ap_condition_1126_assign_proc : process(icmp_ln41_reg_2870, tmp_reg_2882_pp0_iter3_reg, icmp_ln139_reg_2934_pp0_iter3_reg, and_ln46_reg_3046_pp0_iter3_reg, icmp_ln50_reg_3312)
    begin
                ap_condition_1126 <= ((icmp_ln50_reg_3312 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln46_reg_3046_pp0_iter3_reg) and (icmp_ln139_reg_2934_pp0_iter3_reg = ap_const_lv1_0) and (tmp_reg_2882_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln41_reg_2870 = ap_const_lv1_0));
    end process;


    ap_condition_1657_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
                ap_condition_1657 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage7_assign_proc : process(ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_subdone, ap_enable_reg_pp0_iter0_reg, tmp_reg_2882)
    begin
        if (((tmp_reg_2882 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            ap_condition_exit_pp0_iter0_stage7 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter4_stage2_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage2, tmp_reg_2882_pp0_iter4_reg, ap_block_pp0_stage2_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (tmp_reg_2882_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_condition_exit_pp0_iter4_stage2 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter4_stage2 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to3_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to3 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to3 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage7;
    ap_phi_reg_pp0_iter2_delta_55_reg_319 <= ap_const_lv16_0;
    ap_phi_reg_pp0_iter2_delta_56_reg_345 <= ap_const_lv16_0;
    ap_phi_reg_pp0_iter3_delta_57_reg_371 <= ap_const_lv16_0;
    ap_phi_reg_pp0_iter3_delta_58_reg_397 <= ap_const_lv16_0;
    ap_phi_reg_pp0_iter3_delta_59_reg_423 <= ap_const_lv16_0;
    ap_phi_reg_pp0_iter3_delta_60_reg_449 <= ap_const_lv16_0;
    ap_phi_reg_pp0_iter3_delta_61_reg_475 <= ap_const_lv16_0;
    ap_phi_reg_pp0_iter3_delta_62_reg_501 <= ap_const_lv16_0;

    ap_predicate_op1017_write_state40_assign_proc : process(icmp_ln139_4_reg_2990_pp0_iter4_reg, icmp_ln143_4_reg_3716, grp_nbwritereq_fu_200_p3)
    begin
                ap_predicate_op1017_write_state40 <= ((grp_nbwritereq_fu_200_p3 = ap_const_lv1_1) and (icmp_ln143_4_reg_3716 = ap_const_lv1_0) and (icmp_ln139_4_reg_2990_pp0_iter4_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op1040_write_state41_assign_proc : process(grp_nbwritereq_fu_200_p3, icmp_ln139_5_reg_3004_pp0_iter4_reg, icmp_ln143_5_reg_3728)
    begin
                ap_predicate_op1040_write_state41 <= ((grp_nbwritereq_fu_200_p3 = ap_const_lv1_1) and (icmp_ln143_5_reg_3728 = ap_const_lv1_0) and (icmp_ln139_5_reg_3004_pp0_iter4_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op1060_write_state42_assign_proc : process(grp_nbwritereq_fu_200_p3, icmp_ln139_6_reg_3018_pp0_iter4_reg, icmp_ln143_6_reg_3735)
    begin
                ap_predicate_op1060_write_state42 <= ((grp_nbwritereq_fu_200_p3 = ap_const_lv1_1) and (icmp_ln143_6_reg_3735 = ap_const_lv1_0) and (icmp_ln139_6_reg_3018_pp0_iter4_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op1070_write_state43_assign_proc : process(grp_nbwritereq_fu_200_p3, icmp_ln139_7_reg_3032_pp0_iter5_reg, icmp_ln143_7_reg_3742)
    begin
                ap_predicate_op1070_write_state43 <= ((grp_nbwritereq_fu_200_p3 = ap_const_lv1_1) and (icmp_ln143_7_reg_3742 = ap_const_lv1_0) and (icmp_ln139_7_reg_3032_pp0_iter5_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op874_write_state36_assign_proc : process(grp_nbwritereq_fu_200_p3, icmp_ln139_reg_2934_pp0_iter4_reg, icmp_ln143_reg_3580)
    begin
                ap_predicate_op874_write_state36 <= ((grp_nbwritereq_fu_200_p3 = ap_const_lv1_1) and (icmp_ln143_reg_3580 = ap_const_lv1_0) and (icmp_ln139_reg_2934_pp0_iter4_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op912_write_state37_assign_proc : process(grp_nbwritereq_fu_200_p3, icmp_ln139_1_reg_2948_pp0_iter4_reg, icmp_ln143_1_reg_3614)
    begin
                ap_predicate_op912_write_state37 <= ((grp_nbwritereq_fu_200_p3 = ap_const_lv1_1) and (icmp_ln143_1_reg_3614 = ap_const_lv1_0) and (icmp_ln139_1_reg_2948_pp0_iter4_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op950_write_state38_assign_proc : process(grp_nbwritereq_fu_200_p3, icmp_ln139_2_reg_2962_pp0_iter4_reg, icmp_ln143_2_reg_3648)
    begin
                ap_predicate_op950_write_state38 <= ((grp_nbwritereq_fu_200_p3 = ap_const_lv1_1) and (icmp_ln143_2_reg_3648 = ap_const_lv1_0) and (icmp_ln139_2_reg_2962_pp0_iter4_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op988_write_state39_assign_proc : process(grp_nbwritereq_fu_200_p3, icmp_ln139_3_reg_2976_pp0_iter4_reg, icmp_ln143_3_reg_3682)
    begin
                ap_predicate_op988_write_state39 <= ((grp_nbwritereq_fu_200_p3 = ap_const_lv1_1) and (icmp_ln143_3_reg_3682 = ap_const_lv1_0) and (icmp_ln139_3_reg_2976_pp0_iter4_reg = ap_const_lv1_0));
    end process;

    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_subdone, ap_enable_reg_pp0_iter0_reg)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_pre_id_2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, pre_id_fu_148, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_pre_id_2 <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_pre_id_2 <= pre_id_fu_148;
        end if; 
    end process;

    delta_32_fu_1636_p3 <= 
        select_ln58_fu_1628_p3 when (tmp_61_fu_1598_p3(0) = '1') else 
        tmp_116_cast_fu_1589_p4;
    delta_34_fu_1497_p3 <= 
        select_ln51_8_fu_1490_p3 when (tmp_65_fu_1465_p3(0) = '1') else 
        tmp_119_cast_reg_3387;
    delta_35_fu_1802_p3 <= 
        select_ln58_8_fu_1794_p3 when (tmp_67_fu_1764_p3(0) = '1') else 
        tmp_121_cast_fu_1755_p4;
    delta_37_fu_1677_p3 <= 
        select_ln51_9_fu_1670_p3 when (tmp_72_fu_1645_p3(0) = '1') else 
        tmp_124_cast_reg_3467;
    delta_38_fu_1946_p3 <= 
        select_ln58_9_fu_1938_p3 when (tmp_74_fu_1908_p3(0) = '1') else 
        tmp_126_cast_fu_1899_p4;
    delta_40_fu_1843_p3 <= 
        select_ln51_10_fu_1836_p3 when (tmp_79_fu_1811_p3(0) = '1') else 
        tmp_129_cast_reg_3542;
    delta_41_fu_2104_p3 <= 
        select_ln58_10_fu_2096_p3 when (tmp_81_fu_2066_p3(0) = '1') else 
        tmp_131_cast_fu_2057_p4;
    delta_43_fu_1987_p3 <= 
        select_ln51_11_fu_1980_p3 when (tmp_86_fu_1955_p3(0) = '1') else 
        tmp_134_cast_reg_3599;
    delta_44_fu_2253_p3 <= 
        select_ln58_11_fu_2245_p3 when (tmp_88_fu_2215_p3(0) = '1') else 
        tmp_136_cast_fu_2206_p4;
    delta_46_fu_2145_p3 <= 
        select_ln51_12_fu_2138_p3 when (tmp_92_fu_2113_p3(0) = '1') else 
        tmp_139_cast_reg_3633;
    delta_47_fu_2402_p3 <= 
        select_ln58_12_fu_2394_p3 when (tmp_94_fu_2364_p3(0) = '1') else 
        tmp_141_cast_fu_2355_p4;
    delta_49_fu_2294_p3 <= 
        select_ln51_13_fu_2287_p3 when (tmp_99_fu_2262_p3(0) = '1') else 
        tmp_144_cast_reg_3667;
    delta_50_fu_2525_p3 <= 
        select_ln58_13_fu_2517_p3 when (tmp_101_fu_2487_p3(0) = '1') else 
        tmp_146_cast_fu_2478_p4;
    delta_52_fu_2443_p3 <= 
        select_ln51_14_fu_2436_p3 when (tmp_105_fu_2411_p3(0) = '1') else 
        tmp_149_cast_reg_3701;
    delta_53_fu_2620_p3 <= 
        select_ln58_14_fu_2612_p3 when (tmp_107_fu_2582_p3(0) = '1') else 
        tmp_151_cast_fu_2573_p4;
    delta_fu_1363_p3 <= 
        select_ln51_fu_1356_p3 when (tmp_60_fu_1331_p3(0) = '1') else 
        tmp_115_cast_reg_3321;
    dt_10_fu_654_p2 <= std_logic_vector(unsigned(current_time) - unsigned(p_ZL15pre_spike_times_3_q0));
    dt_11_fu_665_p2 <= std_logic_vector(unsigned(current_time) - unsigned(p_ZL15pre_spike_times_4_q0));
    dt_12_fu_676_p2 <= std_logic_vector(unsigned(current_time) - unsigned(p_ZL15pre_spike_times_5_q0));
    dt_13_fu_687_p2 <= std_logic_vector(unsigned(current_time) - unsigned(p_ZL15pre_spike_times_6_q0));
    dt_14_fu_698_p2 <= std_logic_vector(unsigned(current_time) - unsigned(p_ZL15pre_spike_times_7_q0));
    dt_8_fu_632_p2 <= std_logic_vector(unsigned(current_time) - unsigned(p_ZL15pre_spike_times_1_q0));
    dt_9_fu_643_p2 <= std_logic_vector(unsigned(current_time) - unsigned(p_ZL15pre_spike_times_2_q0));
    dt_fu_621_p2 <= std_logic_vector(unsigned(current_time) - unsigned(p_ZL15pre_spike_times_0_q0));
    dt_ratio_16_fu_1245_p1 <= sdiv_ln55_reg_3282(16 - 1 downto 0);
    dt_ratio_17_fu_1306_p1 <= sdiv_ln48_8_reg_3298(16 - 1 downto 0);
    dt_ratio_18_fu_1291_p1 <= sdiv_ln55_8_reg_3293(16 - 1 downto 0);
    dt_ratio_19_fu_1410_p1 <= sdiv_ln48_9_reg_3356(16 - 1 downto 0);
    dt_ratio_20_fu_1395_p1 <= sdiv_ln55_9_reg_3351(16 - 1 downto 0);
    dt_ratio_21_fu_1321_p1 <= grp_fu_1134_p2(16 - 1 downto 0);
    dt_ratio_22_fu_1425_p1 <= sdiv_ln55_10_reg_3361(16 - 1 downto 0);
    dt_ratio_23_fu_1445_p1 <= grp_fu_1158_p2(16 - 1 downto 0);
    dt_ratio_24_fu_1529_p1 <= sdiv_ln55_11_reg_3430(16 - 1 downto 0);
    dt_ratio_25_fu_1455_p1 <= grp_fu_1182_p2(16 - 1 downto 0);
    dt_ratio_26_fu_1549_p1 <= sdiv_ln55_12_reg_3441(16 - 1 downto 0);
    dt_ratio_27_fu_1569_p1 <= grp_fu_1206_p2(16 - 1 downto 0);
    dt_ratio_28_fu_1709_p1 <= sdiv_ln55_13_reg_3505(16 - 1 downto 0);
    dt_ratio_29_fu_1579_p1 <= grp_fu_1230_p2(16 - 1 downto 0);
    dt_ratio_30_fu_1729_p1 <= sdiv_ln55_14_reg_3516(16 - 1 downto 0);
    dt_ratio_fu_1235_p1 <= grp_fu_766_p2(16 - 1 downto 0);
    exp_decay_16_fu_1248_p2 <= std_logic_vector(unsigned(dt_ratio_16_fu_1245_p1) + unsigned(ap_const_lv16_100));
    exp_decay_17_fu_1309_p2 <= std_logic_vector(unsigned(ap_const_lv16_100) - unsigned(dt_ratio_17_fu_1306_p1));
    exp_decay_18_fu_1294_p2 <= std_logic_vector(unsigned(dt_ratio_18_fu_1291_p1) + unsigned(ap_const_lv16_100));
    exp_decay_19_fu_1413_p2 <= std_logic_vector(unsigned(ap_const_lv16_100) - unsigned(dt_ratio_19_fu_1410_p1));
    exp_decay_20_fu_1398_p2 <= std_logic_vector(unsigned(dt_ratio_20_fu_1395_p1) + unsigned(ap_const_lv16_100));
    exp_decay_21_fu_1325_p2 <= std_logic_vector(unsigned(ap_const_lv16_100) - unsigned(dt_ratio_21_fu_1321_p1));
    exp_decay_22_fu_1428_p2 <= std_logic_vector(unsigned(dt_ratio_22_fu_1425_p1) + unsigned(ap_const_lv16_100));
    exp_decay_23_fu_1449_p2 <= std_logic_vector(unsigned(ap_const_lv16_100) - unsigned(dt_ratio_23_fu_1445_p1));
    exp_decay_24_fu_1532_p2 <= std_logic_vector(unsigned(dt_ratio_24_fu_1529_p1) + unsigned(ap_const_lv16_100));
    exp_decay_25_fu_1459_p2 <= std_logic_vector(unsigned(ap_const_lv16_100) - unsigned(dt_ratio_25_fu_1455_p1));
    exp_decay_26_fu_1552_p2 <= std_logic_vector(unsigned(dt_ratio_26_fu_1549_p1) + unsigned(ap_const_lv16_100));
    exp_decay_27_fu_1573_p2 <= std_logic_vector(unsigned(ap_const_lv16_100) - unsigned(dt_ratio_27_fu_1569_p1));
    exp_decay_28_fu_1712_p2 <= std_logic_vector(unsigned(dt_ratio_28_fu_1709_p1) + unsigned(ap_const_lv16_100));
    exp_decay_29_fu_1583_p2 <= std_logic_vector(unsigned(ap_const_lv16_100) - unsigned(dt_ratio_29_fu_1579_p1));
    exp_decay_30_fu_1732_p2 <= std_logic_vector(unsigned(dt_ratio_30_fu_1729_p1) + unsigned(ap_const_lv16_100));
    exp_decay_fu_1239_p2 <= std_logic_vector(unsigned(ap_const_lv16_100) - unsigned(dt_ratio_fu_1235_p1));

    grp_fu_1098_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg, ap_block_pp0_stage7_11001_grp0, ap_block_pp0_stage7_subdone_grp0_done_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_1098_ce <= ap_const_logic_1;
        else 
            grp_fu_1098_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1098_p0 <= (trunc_ln55_19_reg_3102 & ap_const_lv16_0);
    grp_fu_1098_p1 <= sext_ln58_cast_reg_2810(16 - 1 downto 0);

    grp_fu_1110_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg, ap_block_pp0_stage7_11001_grp0, ap_block_pp0_stage7_subdone_grp0_done_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_1110_ce <= ap_const_logic_1;
        else 
            grp_fu_1110_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1110_p0 <= (trunc_ln48_19_reg_3107 & ap_const_lv16_0);
    grp_fu_1110_p1 <= sext_ln55_cast_reg_2846(16 - 1 downto 0);

    grp_fu_1122_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg, ap_block_pp0_stage7_11001_grp0, ap_block_pp0_stage7_subdone_grp0_done_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_1122_ce <= ap_const_logic_1;
        else 
            grp_fu_1122_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1122_p0 <= (trunc_ln55_21_reg_3124 & ap_const_lv16_0);
    grp_fu_1122_p1 <= sext_ln58_cast_reg_2810(16 - 1 downto 0);

    grp_fu_1134_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg, ap_block_pp0_stage7_11001_grp0, ap_block_pp0_stage7_subdone_grp0_done_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_1134_ce <= ap_const_logic_1;
        else 
            grp_fu_1134_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1134_p0 <= (trunc_ln48_21_reg_3129 & ap_const_lv16_0);
    grp_fu_1134_p1 <= sext_ln55_cast_reg_2846(16 - 1 downto 0);

    grp_fu_1146_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg, ap_block_pp0_stage7_11001_grp0, ap_block_pp0_stage7_subdone_grp0_done_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_1146_ce <= ap_const_logic_1;
        else 
            grp_fu_1146_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1146_p0 <= (trunc_ln55_23_reg_3146 & ap_const_lv16_0);
    grp_fu_1146_p1 <= sext_ln58_cast_reg_2810(16 - 1 downto 0);

    grp_fu_1158_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg, ap_block_pp0_stage7_11001_grp0, ap_block_pp0_stage7_subdone_grp0_done_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_1158_ce <= ap_const_logic_1;
        else 
            grp_fu_1158_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1158_p0 <= (trunc_ln48_23_reg_3151 & ap_const_lv16_0);
    grp_fu_1158_p1 <= sext_ln55_cast_reg_2846(16 - 1 downto 0);

    grp_fu_1170_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg, ap_block_pp0_stage7_11001_grp0, ap_block_pp0_stage7_subdone_grp0_done_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_1170_ce <= ap_const_logic_1;
        else 
            grp_fu_1170_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1170_p0 <= (trunc_ln55_25_reg_3168 & ap_const_lv16_0);
    grp_fu_1170_p1 <= sext_ln58_cast_reg_2810(16 - 1 downto 0);

    grp_fu_1182_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg, ap_block_pp0_stage7_11001_grp0, ap_block_pp0_stage7_subdone_grp0_done_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_1182_ce <= ap_const_logic_1;
        else 
            grp_fu_1182_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1182_p0 <= (trunc_ln48_25_reg_3173 & ap_const_lv16_0);
    grp_fu_1182_p1 <= sext_ln55_cast_reg_2846(16 - 1 downto 0);

    grp_fu_1194_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg, ap_block_pp0_stage7_11001_grp0, ap_block_pp0_stage7_subdone_grp0_done_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_1194_ce <= ap_const_logic_1;
        else 
            grp_fu_1194_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1194_p0 <= (trunc_ln55_27_reg_3190 & ap_const_lv16_0);
    grp_fu_1194_p1 <= sext_ln58_cast_reg_2810(16 - 1 downto 0);

    grp_fu_1206_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg, ap_block_pp0_stage7_11001_grp0, ap_block_pp0_stage7_subdone_grp0_done_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_1206_ce <= ap_const_logic_1;
        else 
            grp_fu_1206_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1206_p0 <= (trunc_ln48_27_reg_3195 & ap_const_lv16_0);
    grp_fu_1206_p1 <= sext_ln55_cast_reg_2846(16 - 1 downto 0);

    grp_fu_1218_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg, ap_block_pp0_stage7_11001_grp0, ap_block_pp0_stage7_subdone_grp0_done_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_1218_ce <= ap_const_logic_1;
        else 
            grp_fu_1218_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1218_p0 <= (trunc_ln55_29_reg_3212 & ap_const_lv16_0);
    grp_fu_1218_p1 <= sext_ln58_cast_reg_2810(16 - 1 downto 0);

    grp_fu_1230_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg, ap_block_pp0_stage7_11001_grp0, ap_block_pp0_stage7_subdone_grp0_done_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_1230_ce <= ap_const_logic_1;
        else 
            grp_fu_1230_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1230_p0 <= (trunc_ln48_29_reg_3217 & ap_const_lv16_0);
    grp_fu_1230_p1 <= sext_ln55_cast_reg_2846(16 - 1 downto 0);

    grp_fu_2679_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg, ap_block_pp0_stage7_11001_grp0, ap_block_pp0_stage7_subdone_grp0_done_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_2679_ce <= ap_const_logic_1;
        else 
            grp_fu_2679_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2679_p0 <= sext_ln134_cast_reg_2798(16 - 1 downto 0);
    grp_fu_2679_p1 <= grp_fu_2679_p10(16 - 1 downto 0);
    grp_fu_2679_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_decay_16_fu_1248_p2),31));
    grp_fu_2679_p2 <= ap_const_lv31_0(1 - 1 downto 0);

    grp_fu_2689_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_block_pp0_stage7_11001_grp0, ap_block_pp0_stage7_subdone_grp0_done_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_2689_ce <= ap_const_logic_1;
        else 
            grp_fu_2689_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2689_p0 <= sext_ln134_cast_reg_2798(16 - 1 downto 0);
    grp_fu_2689_p1 <= grp_fu_2689_p10(16 - 1 downto 0);
    grp_fu_2689_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_decay_18_reg_3333),31));
    grp_fu_2689_p2 <= ap_const_lv31_0(1 - 1 downto 0);

    grp_fu_2699_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_2699_ce <= ap_const_logic_1;
        else 
            grp_fu_2699_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2699_p0 <= sext_ln134_cast_reg_2798(16 - 1 downto 0);
    grp_fu_2699_p1 <= grp_fu_2699_p10(16 - 1 downto 0);
    grp_fu_2699_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_decay_20_reg_3399),31));
    grp_fu_2699_p2 <= ap_const_lv31_0(1 - 1 downto 0);

    grp_fu_2709_ce_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_2709_ce <= ap_const_logic_1;
        else 
            grp_fu_2709_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2709_p0 <= sext_ln134_cast_reg_2798(16 - 1 downto 0);
    grp_fu_2709_p1 <= grp_fu_2709_p10(16 - 1 downto 0);
    grp_fu_2709_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_decay_22_reg_3417),31));
    grp_fu_2709_p2 <= ap_const_lv31_0(1 - 1 downto 0);

    grp_fu_2719_ce_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_fu_2719_ce <= ap_const_logic_1;
        else 
            grp_fu_2719_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2719_p0 <= sext_ln134_cast_reg_2798(16 - 1 downto 0);
    grp_fu_2719_p1 <= grp_fu_2719_p10(16 - 1 downto 0);
    grp_fu_2719_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_decay_24_reg_3479),31));
    grp_fu_2719_p2 <= ap_const_lv31_0(1 - 1 downto 0);

    grp_fu_2729_ce_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            grp_fu_2729_ce <= ap_const_logic_1;
        else 
            grp_fu_2729_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2729_p0 <= sext_ln134_cast_reg_2798(16 - 1 downto 0);
    grp_fu_2729_p1 <= grp_fu_2729_p10(16 - 1 downto 0);
    grp_fu_2729_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_decay_26_reg_3492),31));
    grp_fu_2729_p2 <= ap_const_lv31_0(1 - 1 downto 0);

    grp_fu_2739_ce_assign_proc : process(ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg, ap_block_pp0_stage7_11001_grp0, ap_block_pp0_stage7_subdone_grp0_done_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then 
            grp_fu_2739_ce <= ap_const_logic_1;
        else 
            grp_fu_2739_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2739_p0 <= sext_ln134_cast_reg_2798(16 - 1 downto 0);
    grp_fu_2739_p1 <= grp_fu_2739_p10(16 - 1 downto 0);
    grp_fu_2739_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_decay_28_reg_3554),31));
    grp_fu_2739_p2 <= ap_const_lv31_0(1 - 1 downto 0);

    grp_fu_2749_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage0_11001, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg, ap_block_pp0_stage7_11001_grp0, ap_block_pp0_stage7_subdone_grp0_done_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_2749_ce <= ap_const_logic_1;
        else 
            grp_fu_2749_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2749_p0 <= sext_ln134_cast_reg_2798(16 - 1 downto 0);
    grp_fu_2749_p1 <= grp_fu_2749_p10(16 - 1 downto 0);
    grp_fu_2749_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_decay_30_reg_3567),31));
    grp_fu_2749_p2 <= ap_const_lv31_0(1 - 1 downto 0);
    grp_fu_527_p4 <= pre_id_2_reg_2874_pp0_iter4_reg(5 downto 2);

    grp_fu_750_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg, ap_block_pp0_stage7_11001_grp0, ap_block_pp0_stage7_subdone_grp0_done_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_750_ce <= ap_const_logic_1;
        else 
            grp_fu_750_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_750_p0 <= (trunc_ln55_fu_739_p1 & ap_const_lv16_0);
    grp_fu_750_p1 <= sext_ln58_cast_reg_2810(16 - 1 downto 0);

    grp_fu_766_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg, ap_block_pp0_stage7_11001_grp0, ap_block_pp0_stage7_subdone_grp0_done_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_766_ce <= ap_const_logic_1;
        else 
            grp_fu_766_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_766_p0 <= (trunc_ln48_fu_755_p1 & ap_const_lv16_0);
    grp_fu_766_p1 <= sext_ln55_cast_reg_2846(16 - 1 downto 0);

    grp_fu_818_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg, ap_block_pp0_stage7_11001_grp0, ap_block_pp0_stage7_subdone_grp0_done_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_818_ce <= ap_const_logic_1;
        else 
            grp_fu_818_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_818_p0 <= (trunc_ln55_17_fu_807_p1 & ap_const_lv16_0);
    grp_fu_818_p1 <= sext_ln58_cast_reg_2810(16 - 1 downto 0);

    grp_fu_834_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg, ap_block_pp0_stage7_11001_grp0, ap_block_pp0_stage7_subdone_grp0_done_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_834_ce <= ap_const_logic_1;
        else 
            grp_fu_834_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_834_p0 <= (trunc_ln48_17_fu_823_p1 & ap_const_lv16_0);
    grp_fu_834_p1 <= sext_ln55_cast_reg_2846(16 - 1 downto 0);
    grp_nbwritereq_fu_200_p3 <= (0=>weight_update_fifo_full_n, others=>'-');
    icmp_ln139_1_fu_626_p2 <= "1" when (p_ZL15pre_spike_times_1_q0 = ap_const_lv32_0) else "0";
    icmp_ln139_2_fu_637_p2 <= "1" when (p_ZL15pre_spike_times_2_q0 = ap_const_lv32_0) else "0";
    icmp_ln139_3_fu_648_p2 <= "1" when (p_ZL15pre_spike_times_3_q0 = ap_const_lv32_0) else "0";
    icmp_ln139_4_fu_659_p2 <= "1" when (p_ZL15pre_spike_times_4_q0 = ap_const_lv32_0) else "0";
    icmp_ln139_5_fu_670_p2 <= "1" when (p_ZL15pre_spike_times_5_q0 = ap_const_lv32_0) else "0";
    icmp_ln139_6_fu_681_p2 <= "1" when (p_ZL15pre_spike_times_6_q0 = ap_const_lv32_0) else "0";
    icmp_ln139_7_fu_692_p2 <= "1" when (p_ZL15pre_spike_times_7_q0 = ap_const_lv32_0) else "0";
    icmp_ln139_fu_615_p2 <= "1" when (p_ZL15pre_spike_times_0_q0 = ap_const_lv32_0) else "0";
    icmp_ln143_1_fu_1893_p2 <= "1" when (delta_56_reg_345 = ap_const_lv16_0) else "0";
    icmp_ln143_2_fu_2051_p2 <= "1" when (delta_57_reg_371 = ap_const_lv16_0) else "0";
    icmp_ln143_3_fu_2200_p2 <= "1" when (delta_58_reg_397 = ap_const_lv16_0) else "0";
    icmp_ln143_4_fu_2349_p2 <= "1" when (delta_59_reg_423 = ap_const_lv16_0) else "0";
    icmp_ln143_5_fu_2472_p2 <= "1" when (delta_60_reg_449 = ap_const_lv16_0) else "0";
    icmp_ln143_6_fu_2567_p2 <= "1" when (delta_61_reg_475 = ap_const_lv16_0) else "0";
    icmp_ln143_7_fu_2651_p2 <= "1" when (delta_62_reg_501 = ap_const_lv16_0) else "0";
    icmp_ln143_fu_1749_p2 <= "1" when (delta_55_reg_319 = ap_const_lv16_0) else "0";
    icmp_ln41_fu_560_p2 <= "1" when (current_time = ap_const_lv32_0) else "0";
    icmp_ln46_16_fu_708_p2 <= "1" when (signed(dt_reg_2938) < signed(zext_ln46_cast_reg_2834)) else "0";
    icmp_ln46_17_fu_771_p2 <= "1" when (signed(dt_8_reg_2952) > signed(ap_const_lv32_0)) else "0";
    icmp_ln46_18_fu_776_p2 <= "1" when (signed(dt_8_reg_2952) < signed(zext_ln46_cast_reg_2834)) else "0";
    icmp_ln46_19_fu_839_p2 <= "1" when (signed(dt_9_reg_2966) > signed(ap_const_lv32_0)) else "0";
    icmp_ln46_20_fu_844_p2 <= "1" when (signed(dt_9_reg_2966) < signed(zext_ln46_cast_reg_2834)) else "0";
    icmp_ln46_21_fu_881_p2 <= "1" when (signed(dt_10_reg_2980) > signed(ap_const_lv32_0)) else "0";
    icmp_ln46_22_fu_886_p2 <= "1" when (signed(dt_10_reg_2980) < signed(zext_ln46_cast_reg_2834)) else "0";
    icmp_ln46_23_fu_923_p2 <= "1" when (signed(dt_11_reg_2994) > signed(ap_const_lv32_0)) else "0";
    icmp_ln46_24_fu_928_p2 <= "1" when (signed(dt_11_reg_2994) < signed(zext_ln46_cast_reg_2834)) else "0";
    icmp_ln46_25_fu_965_p2 <= "1" when (signed(dt_12_reg_3008) > signed(ap_const_lv32_0)) else "0";
    icmp_ln46_26_fu_970_p2 <= "1" when (signed(dt_12_reg_3008) < signed(zext_ln46_cast_reg_2834)) else "0";
    icmp_ln46_27_fu_1007_p2 <= "1" when (signed(dt_13_reg_3022) > signed(ap_const_lv32_0)) else "0";
    icmp_ln46_28_fu_1012_p2 <= "1" when (signed(dt_13_reg_3022) < signed(zext_ln46_cast_reg_2834)) else "0";
    icmp_ln46_29_fu_1049_p2 <= "1" when (signed(dt_14_reg_3036) > signed(ap_const_lv32_0)) else "0";
    icmp_ln46_30_fu_1054_p2 <= "1" when (signed(dt_14_reg_3036) < signed(zext_ln46_cast_reg_2834)) else "0";
    icmp_ln46_fu_703_p2 <= "1" when (signed(dt_reg_2938) > signed(ap_const_lv32_0)) else "0";
    icmp_ln50_10_fu_1440_p2 <= "1" when (signed(exp_decay_21_reg_3366) > signed(ap_const_lv16_0)) else "0";
    icmp_ln50_11_fu_1544_p2 <= "1" when (signed(exp_decay_23_reg_3435) > signed(ap_const_lv16_0)) else "0";
    icmp_ln50_12_fu_1564_p2 <= "1" when (signed(exp_decay_25_reg_3446) > signed(ap_const_lv16_0)) else "0";
    icmp_ln50_13_fu_1724_p2 <= "1" when (signed(exp_decay_27_reg_3510) > signed(ap_const_lv16_0)) else "0";
    icmp_ln50_14_fu_1744_p2 <= "1" when (signed(exp_decay_29_reg_3521) > signed(ap_const_lv16_0)) else "0";
    icmp_ln50_8_fu_1315_p2 <= "1" when (signed(exp_decay_17_fu_1309_p2) > signed(ap_const_lv16_0)) else "0";
    icmp_ln50_9_fu_1419_p2 <= "1" when (signed(exp_decay_19_fu_1413_p2) > signed(ap_const_lv16_0)) else "0";
    icmp_ln50_fu_1264_p2 <= "1" when (signed(exp_decay_reg_3287) > signed(ap_const_lv16_0)) else "0";
    icmp_ln51_10_fu_1825_p2 <= "0" when (tmp_80_fu_1818_p3 = ap_const_lv16_0) else "1";
    icmp_ln51_11_fu_1969_p2 <= "0" when (tmp_87_fu_1962_p3 = ap_const_lv16_0) else "1";
    icmp_ln51_12_fu_2127_p2 <= "0" when (tmp_93_fu_2120_p3 = ap_const_lv16_0) else "1";
    icmp_ln51_13_fu_2276_p2 <= "0" when (tmp_100_fu_2269_p3 = ap_const_lv16_0) else "1";
    icmp_ln51_14_fu_2425_p2 <= "0" when (tmp_106_fu_2418_p3 = ap_const_lv16_0) else "1";
    icmp_ln51_8_fu_1479_p2 <= "0" when (tmp_66_fu_1472_p3 = ap_const_lv16_0) else "1";
    icmp_ln51_9_fu_1659_p2 <= "0" when (tmp_73_fu_1652_p3 = ap_const_lv16_0) else "1";
    icmp_ln51_fu_1345_p2 <= "0" when (tmp_s_fu_1338_p3 = ap_const_lv16_0) else "1";
    icmp_ln53_10_fu_912_p2 <= "1" when (signed(zext_ln53_reg_2858) > signed(sub_ln53_10_fu_906_p2)) else "0";
    icmp_ln53_11_fu_954_p2 <= "1" when (signed(zext_ln53_reg_2858) > signed(sub_ln53_11_fu_948_p2)) else "0";
    icmp_ln53_12_fu_996_p2 <= "1" when (signed(zext_ln53_reg_2858) > signed(sub_ln53_12_fu_990_p2)) else "0";
    icmp_ln53_13_fu_1038_p2 <= "1" when (signed(zext_ln53_reg_2858) > signed(sub_ln53_13_fu_1032_p2)) else "0";
    icmp_ln53_14_fu_1080_p2 <= "1" when (signed(zext_ln53_reg_2858) > signed(sub_ln53_14_fu_1074_p2)) else "0";
    icmp_ln53_8_fu_802_p2 <= "1" when (signed(zext_ln53_reg_2858) > signed(sub_ln53_8_fu_796_p2)) else "0";
    icmp_ln53_9_fu_870_p2 <= "1" when (signed(zext_ln53_reg_2858) > signed(sub_ln53_9_fu_864_p2)) else "0";
    icmp_ln53_fu_734_p2 <= "1" when (signed(zext_ln53_reg_2858) > signed(sub_ln53_fu_728_p2)) else "0";
    icmp_ln57_10_fu_1434_p2 <= "1" when (signed(exp_decay_22_fu_1428_p2) > signed(ap_const_lv16_0)) else "0";
    icmp_ln57_11_fu_1538_p2 <= "1" when (signed(exp_decay_24_fu_1532_p2) > signed(ap_const_lv16_0)) else "0";
    icmp_ln57_12_fu_1558_p2 <= "1" when (signed(exp_decay_26_fu_1552_p2) > signed(ap_const_lv16_0)) else "0";
    icmp_ln57_13_fu_1718_p2 <= "1" when (signed(exp_decay_28_fu_1712_p2) > signed(ap_const_lv16_0)) else "0";
    icmp_ln57_14_fu_1738_p2 <= "1" when (signed(exp_decay_30_fu_1732_p2) > signed(ap_const_lv16_0)) else "0";
    icmp_ln57_8_fu_1300_p2 <= "1" when (signed(exp_decay_18_fu_1294_p2) > signed(ap_const_lv16_0)) else "0";
    icmp_ln57_9_fu_1404_p2 <= "1" when (signed(exp_decay_20_fu_1398_p2) > signed(ap_const_lv16_0)) else "0";
    icmp_ln57_fu_1254_p2 <= "1" when (signed(exp_decay_16_fu_1248_p2) > signed(ap_const_lv16_0)) else "0";
    icmp_ln58_10_fu_2084_p2 <= "0" when (tmp_82_fu_2076_p3 = ap_const_lv16_0) else "1";
    icmp_ln58_11_fu_2233_p2 <= "0" when (tmp_89_fu_2225_p3 = ap_const_lv16_0) else "1";
    icmp_ln58_12_fu_2382_p2 <= "0" when (tmp_95_fu_2374_p3 = ap_const_lv16_0) else "1";
    icmp_ln58_13_fu_2505_p2 <= "0" when (tmp_102_fu_2497_p3 = ap_const_lv16_0) else "1";
    icmp_ln58_14_fu_2600_p2 <= "0" when (tmp_108_fu_2592_p3 = ap_const_lv16_0) else "1";
    icmp_ln58_8_fu_1782_p2 <= "0" when (tmp_68_fu_1774_p3 = ap_const_lv16_0) else "1";
    icmp_ln58_9_fu_1926_p2 <= "0" when (tmp_75_fu_1918_p3 = ap_const_lv16_0) else "1";
    icmp_ln58_fu_1616_p2 <= "0" when (tmp_62_fu_1608_p3 = ap_const_lv16_0) else "1";
    lshr_ln6_fu_582_p4 <= ap_sig_allocacmp_pre_id_2(5 downto 3);
    mul_ln51_10_fu_1690_p0 <= mul_ln51_10_fu_1690_p00(16 - 1 downto 0);
    mul_ln51_10_fu_1690_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_decay_21_reg_3366),31));
    mul_ln51_10_fu_1690_p1 <= sext_ln151_cast_reg_2822(16 - 1 downto 0);
    mul_ln51_11_fu_1856_p0 <= mul_ln51_11_fu_1856_p00(16 - 1 downto 0);
    mul_ln51_11_fu_1856_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_decay_23_reg_3435),31));
    mul_ln51_11_fu_1856_p1 <= sext_ln151_cast_reg_2822(16 - 1 downto 0);
    mul_ln51_12_fu_2000_p0 <= mul_ln51_12_fu_2000_p00(16 - 1 downto 0);
    mul_ln51_12_fu_2000_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_decay_25_reg_3446),31));
    mul_ln51_12_fu_2000_p1 <= sext_ln151_cast_reg_2822(16 - 1 downto 0);
    mul_ln51_13_fu_2158_p0 <= mul_ln51_13_fu_2158_p00(16 - 1 downto 0);
    mul_ln51_13_fu_2158_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_decay_27_reg_3510),31));
    mul_ln51_13_fu_2158_p1 <= sext_ln151_cast_reg_2822(16 - 1 downto 0);
    mul_ln51_14_fu_2307_p0 <= mul_ln51_14_fu_2307_p00(16 - 1 downto 0);
    mul_ln51_14_fu_2307_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_decay_29_reg_3521),31));
    mul_ln51_14_fu_2307_p1 <= sext_ln151_cast_reg_2822(16 - 1 downto 0);
    mul_ln51_8_fu_1376_p0 <= mul_ln51_8_fu_1376_p00(16 - 1 downto 0);
    mul_ln51_8_fu_1376_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_decay_17_reg_3342),31));
    mul_ln51_8_fu_1376_p1 <= sext_ln151_cast_reg_2822(16 - 1 downto 0);
    mul_ln51_9_fu_1510_p0 <= mul_ln51_9_fu_1510_p00(16 - 1 downto 0);
    mul_ln51_9_fu_1510_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_decay_19_reg_3408),31));
    mul_ln51_9_fu_1510_p1 <= sext_ln151_cast_reg_2822(16 - 1 downto 0);
    mul_ln51_fu_1272_p0 <= mul_ln51_fu_1272_p00(16 - 1 downto 0);
    mul_ln51_fu_1272_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_decay_reg_3287),31));
    mul_ln51_fu_1272_p1 <= sext_ln151_cast_reg_2822(16 - 1 downto 0);
    or_ln151_1_fu_2177_p3 <= (grp_fu_527_p4 & ap_const_lv2_2);
    or_ln151_2_fu_2657_p3 <= (lshr_ln6_reg_2886_pp0_iter5_reg & ap_const_lv3_7);
    or_ln151_3_fu_2326_p3 <= (grp_fu_527_p4 & ap_const_lv2_3);
    or_ln151_4_fu_2450_p3 <= (lshr_ln6_reg_2886_pp0_iter4_reg & ap_const_lv3_4);
    or_ln151_7_fu_2541_p5 <= (((lshr_ln6_reg_2886_pp0_iter4_reg & ap_const_lv1_1) & tmp_97_fu_2534_p3) & ap_const_lv1_1);
    or_ln151_s_fu_2629_p3 <= (lshr_ln6_reg_2886_pp0_iter5_reg & ap_const_lv3_6);
    or_ln_fu_2028_p3 <= (tmp_70_fu_2019_p4 & ap_const_lv1_1);
    p_0_fu_2668_p5 <= (((current_time & delta_62_reg_501) & post_id) & zext_ln151_6_fu_2664_p1);
    p_10_fu_2461_p5 <= (((current_time & delta_59_reg_423) & post_id) & zext_ln151_3_fu_2457_p1);
    p_11_fu_2556_p5 <= (((current_time & delta_60_reg_449) & post_id) & zext_ln151_4_fu_2552_p1);
    p_12_fu_2640_p5 <= (((current_time & delta_61_reg_475) & post_id) & zext_ln151_5_fu_2636_p1);
    p_7_fu_2040_p5 <= (((current_time & delta_56_reg_345) & post_id) & zext_ln151_fu_2036_p1);
    p_8_fu_2189_p5 <= (((current_time & delta_57_reg_371) & post_id) & zext_ln151_1_fu_2185_p1);
    p_9_fu_2338_p5 <= (((current_time & delta_58_reg_397) & post_id) & zext_ln151_2_fu_2334_p1);
    p_ZL15pre_spike_times_0_address0 <= zext_ln134_fu_592_p1(3 - 1 downto 0);
    p_ZL15pre_spike_times_0_ce0 <= p_ZL15pre_spike_times_0_ce0_local;

    p_ZL15pre_spike_times_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL15pre_spike_times_0_ce0_local <= ap_const_logic_1;
        else 
            p_ZL15pre_spike_times_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL15pre_spike_times_1_address0 <= zext_ln134_fu_592_p1(3 - 1 downto 0);
    p_ZL15pre_spike_times_1_ce0 <= p_ZL15pre_spike_times_1_ce0_local;

    p_ZL15pre_spike_times_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL15pre_spike_times_1_ce0_local <= ap_const_logic_1;
        else 
            p_ZL15pre_spike_times_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL15pre_spike_times_2_address0 <= zext_ln134_fu_592_p1(3 - 1 downto 0);
    p_ZL15pre_spike_times_2_ce0 <= p_ZL15pre_spike_times_2_ce0_local;

    p_ZL15pre_spike_times_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL15pre_spike_times_2_ce0_local <= ap_const_logic_1;
        else 
            p_ZL15pre_spike_times_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL15pre_spike_times_3_address0 <= zext_ln134_fu_592_p1(3 - 1 downto 0);
    p_ZL15pre_spike_times_3_ce0 <= p_ZL15pre_spike_times_3_ce0_local;

    p_ZL15pre_spike_times_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL15pre_spike_times_3_ce0_local <= ap_const_logic_1;
        else 
            p_ZL15pre_spike_times_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL15pre_spike_times_4_address0 <= zext_ln134_fu_592_p1(3 - 1 downto 0);
    p_ZL15pre_spike_times_4_ce0 <= p_ZL15pre_spike_times_4_ce0_local;

    p_ZL15pre_spike_times_4_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL15pre_spike_times_4_ce0_local <= ap_const_logic_1;
        else 
            p_ZL15pre_spike_times_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL15pre_spike_times_5_address0 <= zext_ln134_fu_592_p1(3 - 1 downto 0);
    p_ZL15pre_spike_times_5_ce0 <= p_ZL15pre_spike_times_5_ce0_local;

    p_ZL15pre_spike_times_5_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL15pre_spike_times_5_ce0_local <= ap_const_logic_1;
        else 
            p_ZL15pre_spike_times_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL15pre_spike_times_6_address0 <= zext_ln134_fu_592_p1(3 - 1 downto 0);
    p_ZL15pre_spike_times_6_ce0 <= p_ZL15pre_spike_times_6_ce0_local;

    p_ZL15pre_spike_times_6_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL15pre_spike_times_6_ce0_local <= ap_const_logic_1;
        else 
            p_ZL15pre_spike_times_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL15pre_spike_times_7_address0 <= zext_ln134_fu_592_p1(3 - 1 downto 0);
    p_ZL15pre_spike_times_7_ce0 <= p_ZL15pre_spike_times_7_ce0_local;

    p_ZL15pre_spike_times_7_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL15pre_spike_times_7_ce0_local <= ap_const_logic_1;
        else 
            p_ZL15pre_spike_times_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_s_fu_1882_p5 <= (((current_time & delta_55_reg_319) & post_id) & zext_ln145_fu_1878_p1);
    pre_id_3_fu_604_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_pre_id_2) + unsigned(ap_const_lv7_8));
    select_ln51_10_fu_1836_p3 <= 
        add_ln51_10_fu_1831_p2 when (icmp_ln51_10_fu_1825_p2(0) = '1') else 
        tmp_129_cast_reg_3542;
    select_ln51_11_fu_1980_p3 <= 
        add_ln51_11_fu_1975_p2 when (icmp_ln51_11_fu_1969_p2(0) = '1') else 
        tmp_134_cast_reg_3599;
    select_ln51_12_fu_2138_p3 <= 
        add_ln51_12_fu_2133_p2 when (icmp_ln51_12_fu_2127_p2(0) = '1') else 
        tmp_139_cast_reg_3633;
    select_ln51_13_fu_2287_p3 <= 
        add_ln51_13_fu_2282_p2 when (icmp_ln51_13_fu_2276_p2(0) = '1') else 
        tmp_144_cast_reg_3667;
    select_ln51_14_fu_2436_p3 <= 
        add_ln51_14_fu_2431_p2 when (icmp_ln51_14_fu_2425_p2(0) = '1') else 
        tmp_149_cast_reg_3701;
    select_ln51_8_fu_1490_p3 <= 
        add_ln51_8_fu_1485_p2 when (icmp_ln51_8_fu_1479_p2(0) = '1') else 
        tmp_119_cast_reg_3387;
    select_ln51_9_fu_1670_p3 <= 
        add_ln51_9_fu_1665_p2 when (icmp_ln51_9_fu_1659_p2(0) = '1') else 
        tmp_124_cast_reg_3467;
    select_ln51_fu_1356_p3 <= 
        add_ln51_fu_1351_p2 when (icmp_ln51_fu_1345_p2(0) = '1') else 
        tmp_115_cast_reg_3321;
    select_ln58_10_fu_2096_p3 <= 
        add_ln58_10_fu_2090_p2 when (icmp_ln58_10_fu_2084_p2(0) = '1') else 
        tmp_131_cast_fu_2057_p4;
    select_ln58_11_fu_2245_p3 <= 
        add_ln58_11_fu_2239_p2 when (icmp_ln58_11_fu_2233_p2(0) = '1') else 
        tmp_136_cast_fu_2206_p4;
    select_ln58_12_fu_2394_p3 <= 
        add_ln58_12_fu_2388_p2 when (icmp_ln58_12_fu_2382_p2(0) = '1') else 
        tmp_141_cast_fu_2355_p4;
    select_ln58_13_fu_2517_p3 <= 
        add_ln58_13_fu_2511_p2 when (icmp_ln58_13_fu_2505_p2(0) = '1') else 
        tmp_146_cast_fu_2478_p4;
    select_ln58_14_fu_2612_p3 <= 
        add_ln58_14_fu_2606_p2 when (icmp_ln58_14_fu_2600_p2(0) = '1') else 
        tmp_151_cast_fu_2573_p4;
    select_ln58_8_fu_1794_p3 <= 
        add_ln58_8_fu_1788_p2 when (icmp_ln58_8_fu_1782_p2(0) = '1') else 
        tmp_121_cast_fu_1755_p4;
    select_ln58_9_fu_1938_p3 <= 
        add_ln58_9_fu_1932_p2 when (icmp_ln58_9_fu_1926_p2(0) = '1') else 
        tmp_126_cast_fu_1899_p4;
    select_ln58_fu_1628_p3 <= 
        add_ln58_fu_1622_p2 when (icmp_ln58_fu_1616_p2(0) = '1') else 
        tmp_116_cast_fu_1589_p4;
        sext_ln134_cast_fu_536_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln134),31));

        sext_ln151_cast_fu_544_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln151),31));

        sext_ln53_10_fu_903_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(dt_10_reg_2980),33));

        sext_ln53_11_fu_945_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(dt_11_reg_2994),33));

        sext_ln53_12_fu_987_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(dt_12_reg_3008),33));

        sext_ln53_13_fu_1029_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(dt_13_reg_3022),33));

        sext_ln53_14_fu_1071_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(dt_14_reg_3036),33));

        sext_ln53_8_fu_793_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(dt_8_reg_2952),33));

        sext_ln53_9_fu_861_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(dt_9_reg_2966),33));

        sext_ln53_fu_725_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(dt_reg_2938),33));

        sext_ln55_cast_fu_552_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln55),24));

        sext_ln58_cast_fu_540_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln58),24));

    sub_ln53_10_fu_906_p2 <= std_logic_vector(unsigned(ap_const_lv33_0) - unsigned(sext_ln53_10_fu_903_p1));
    sub_ln53_11_fu_948_p2 <= std_logic_vector(unsigned(ap_const_lv33_0) - unsigned(sext_ln53_11_fu_945_p1));
    sub_ln53_12_fu_990_p2 <= std_logic_vector(unsigned(ap_const_lv33_0) - unsigned(sext_ln53_12_fu_987_p1));
    sub_ln53_13_fu_1032_p2 <= std_logic_vector(unsigned(ap_const_lv33_0) - unsigned(sext_ln53_13_fu_1029_p1));
    sub_ln53_14_fu_1074_p2 <= std_logic_vector(unsigned(ap_const_lv33_0) - unsigned(sext_ln53_14_fu_1071_p1));
    sub_ln53_8_fu_796_p2 <= std_logic_vector(unsigned(ap_const_lv33_0) - unsigned(sext_ln53_8_fu_793_p1));
    sub_ln53_9_fu_864_p2 <= std_logic_vector(unsigned(ap_const_lv33_0) - unsigned(sext_ln53_9_fu_861_p1));
    sub_ln53_fu_728_p2 <= std_logic_vector(unsigned(ap_const_lv33_0) - unsigned(sext_ln53_fu_725_p1));
    tmp_100_fu_2269_p3 <= (trunc_ln51_13_reg_3674 & ap_const_lv7_0);
    tmp_101_fu_2487_p1 <= grp_fu_2739_p3;
    tmp_101_fu_2487_p3 <= tmp_101_fu_2487_p1(30 downto 30);
    tmp_102_fu_2497_p3 <= (trunc_ln58_13_fu_2494_p1 & ap_const_lv7_0);
    tmp_104_fu_1064_p3 <= dt_14_reg_3036(31 downto 31);
    tmp_105_fu_2411_p3 <= mul_ln51_14_reg_3696(30 downto 30);
    tmp_106_fu_2418_p3 <= (trunc_ln51_14_reg_3708 & ap_const_lv7_0);
    tmp_107_fu_2582_p1 <= grp_fu_2749_p3;
    tmp_107_fu_2582_p3 <= tmp_107_fu_2582_p1(30 downto 30);
    tmp_108_fu_2592_p3 <= (trunc_ln58_14_fu_2589_p1 & ap_const_lv7_0);
    tmp_116_cast_fu_1589_p1 <= grp_fu_2679_p3;
    tmp_116_cast_fu_1589_p4 <= tmp_116_cast_fu_1589_p1(24 downto 9);
    tmp_121_cast_fu_1755_p1 <= grp_fu_2689_p3;
    tmp_121_cast_fu_1755_p4 <= tmp_121_cast_fu_1755_p1(24 downto 9);
    tmp_126_cast_fu_1899_p1 <= grp_fu_2699_p3;
    tmp_126_cast_fu_1899_p4 <= tmp_126_cast_fu_1899_p1(24 downto 9);
    tmp_131_cast_fu_2057_p1 <= grp_fu_2709_p3;
    tmp_131_cast_fu_2057_p4 <= tmp_131_cast_fu_2057_p1(24 downto 9);
    tmp_136_cast_fu_2206_p1 <= grp_fu_2719_p3;
    tmp_136_cast_fu_2206_p4 <= tmp_136_cast_fu_2206_p1(24 downto 9);
    tmp_141_cast_fu_2355_p1 <= grp_fu_2729_p3;
    tmp_141_cast_fu_2355_p4 <= tmp_141_cast_fu_2355_p1(24 downto 9);
    tmp_146_cast_fu_2478_p1 <= grp_fu_2739_p3;
    tmp_146_cast_fu_2478_p4 <= tmp_146_cast_fu_2478_p1(24 downto 9);
    tmp_151_cast_fu_2573_p1 <= grp_fu_2749_p3;
    tmp_151_cast_fu_2573_p4 <= tmp_151_cast_fu_2573_p1(24 downto 9);
    tmp_59_fu_718_p3 <= dt_reg_2938(31 downto 31);
    tmp_60_fu_1331_p3 <= mul_ln51_reg_3316(30 downto 30);
    tmp_61_fu_1598_p1 <= grp_fu_2679_p3;
    tmp_61_fu_1598_p3 <= tmp_61_fu_1598_p1(30 downto 30);
    tmp_62_fu_1608_p3 <= (trunc_ln58_fu_1605_p1 & ap_const_lv7_0);
    tmp_64_fu_786_p3 <= dt_8_reg_2952(31 downto 31);
    tmp_65_fu_1465_p3 <= mul_ln51_8_reg_3382(30 downto 30);
    tmp_66_fu_1472_p3 <= (trunc_ln51_8_reg_3394 & ap_const_lv7_0);
    tmp_67_fu_1764_p1 <= grp_fu_2689_p3;
    tmp_67_fu_1764_p3 <= tmp_67_fu_1764_p1(30 downto 30);
    tmp_68_fu_1774_p3 <= (trunc_ln58_8_fu_1771_p1 & ap_const_lv7_0);
    tmp_70_fu_2019_p4 <= pre_id_2_reg_2874_pp0_iter4_reg(5 downto 1);
    tmp_71_fu_854_p3 <= dt_9_reg_2966(31 downto 31);
    tmp_72_fu_1645_p3 <= mul_ln51_9_reg_3462(30 downto 30);
    tmp_73_fu_1652_p3 <= (trunc_ln51_9_reg_3474 & ap_const_lv7_0);
    tmp_74_fu_1908_p1 <= grp_fu_2699_p3;
    tmp_74_fu_1908_p3 <= tmp_74_fu_1908_p1(30 downto 30);
    tmp_75_fu_1918_p3 <= (trunc_ln58_9_fu_1915_p1 & ap_const_lv7_0);
    tmp_78_fu_896_p3 <= dt_10_reg_2980(31 downto 31);
    tmp_79_fu_1811_p3 <= mul_ln51_10_reg_3537(30 downto 30);
    tmp_80_fu_1818_p3 <= (trunc_ln51_10_reg_3549 & ap_const_lv7_0);
    tmp_81_fu_2066_p1 <= grp_fu_2709_p3;
    tmp_81_fu_2066_p3 <= tmp_81_fu_2066_p1(30 downto 30);
    tmp_82_fu_2076_p3 <= (trunc_ln58_10_fu_2073_p1 & ap_const_lv7_0);
    tmp_85_fu_938_p3 <= dt_11_reg_2994(31 downto 31);
    tmp_86_fu_1955_p3 <= mul_ln51_11_reg_3594(30 downto 30);
    tmp_87_fu_1962_p3 <= (trunc_ln51_11_reg_3606 & ap_const_lv7_0);
    tmp_88_fu_2215_p1 <= grp_fu_2719_p3;
    tmp_88_fu_2215_p3 <= tmp_88_fu_2215_p1(30 downto 30);
    tmp_89_fu_2225_p3 <= (trunc_ln58_11_fu_2222_p1 & ap_const_lv7_0);
    tmp_91_fu_980_p3 <= dt_12_reg_3008(31 downto 31);
    tmp_92_fu_2113_p3 <= mul_ln51_12_reg_3628(30 downto 30);
    tmp_93_fu_2120_p3 <= (trunc_ln51_12_reg_3640 & ap_const_lv7_0);
    tmp_94_fu_2364_p1 <= grp_fu_2729_p3;
    tmp_94_fu_2364_p3 <= tmp_94_fu_2364_p1(30 downto 30);
    tmp_95_fu_2374_p3 <= (trunc_ln58_12_fu_2371_p1 & ap_const_lv7_0);
    tmp_97_fu_2534_p3 <= pre_id_2_reg_2874_pp0_iter4_reg(1 downto 1);
    tmp_98_fu_1022_p3 <= dt_13_reg_3022(31 downto 31);
    tmp_99_fu_2262_p3 <= mul_ln51_13_reg_3662(30 downto 30);
    tmp_fu_574_p3 <= ap_sig_allocacmp_pre_id_2(6 downto 6);
    tmp_s_fu_1338_p3 <= (trunc_ln51_reg_3328 & ap_const_lv7_0);
    trunc_ln48_17_fu_823_p1 <= dt_8_reg_2952(8 - 1 downto 0);
    trunc_ln48_19_fu_878_p1 <= dt_9_reg_2966(8 - 1 downto 0);
    trunc_ln48_21_fu_920_p1 <= dt_10_reg_2980(8 - 1 downto 0);
    trunc_ln48_23_fu_962_p1 <= dt_11_reg_2994(8 - 1 downto 0);
    trunc_ln48_25_fu_1004_p1 <= dt_12_reg_3008(8 - 1 downto 0);
    trunc_ln48_27_fu_1046_p1 <= dt_13_reg_3022(8 - 1 downto 0);
    trunc_ln48_29_fu_1088_p1 <= dt_14_reg_3036(8 - 1 downto 0);
    trunc_ln48_fu_755_p1 <= dt_reg_2938(8 - 1 downto 0);
    trunc_ln51_10_fu_1705_p1 <= mul_ln51_10_fu_1690_p2(9 - 1 downto 0);
    trunc_ln51_11_fu_1871_p1 <= mul_ln51_11_fu_1856_p2(9 - 1 downto 0);
    trunc_ln51_12_fu_2015_p1 <= mul_ln51_12_fu_2000_p2(9 - 1 downto 0);
    trunc_ln51_13_fu_2173_p1 <= mul_ln51_13_fu_2158_p2(9 - 1 downto 0);
    trunc_ln51_14_fu_2322_p1 <= mul_ln51_14_fu_2307_p2(9 - 1 downto 0);
    trunc_ln51_8_fu_1391_p1 <= mul_ln51_8_fu_1376_p2(9 - 1 downto 0);
    trunc_ln51_9_fu_1525_p1 <= mul_ln51_9_fu_1510_p2(9 - 1 downto 0);
    trunc_ln51_fu_1287_p1 <= mul_ln51_fu_1272_p2(9 - 1 downto 0);
    trunc_ln55_17_fu_807_p1 <= dt_8_reg_2952(8 - 1 downto 0);
    trunc_ln55_19_fu_875_p1 <= dt_9_reg_2966(8 - 1 downto 0);
    trunc_ln55_21_fu_917_p1 <= dt_10_reg_2980(8 - 1 downto 0);
    trunc_ln55_23_fu_959_p1 <= dt_11_reg_2994(8 - 1 downto 0);
    trunc_ln55_25_fu_1001_p1 <= dt_12_reg_3008(8 - 1 downto 0);
    trunc_ln55_27_fu_1043_p1 <= dt_13_reg_3022(8 - 1 downto 0);
    trunc_ln55_29_fu_1085_p1 <= dt_14_reg_3036(8 - 1 downto 0);
    trunc_ln55_fu_739_p1 <= dt_reg_2938(8 - 1 downto 0);
    trunc_ln58_10_fu_2073_p0 <= grp_fu_2709_p3;
    trunc_ln58_10_fu_2073_p1 <= trunc_ln58_10_fu_2073_p0(9 - 1 downto 0);
    trunc_ln58_11_fu_2222_p0 <= grp_fu_2719_p3;
    trunc_ln58_11_fu_2222_p1 <= trunc_ln58_11_fu_2222_p0(9 - 1 downto 0);
    trunc_ln58_12_fu_2371_p0 <= grp_fu_2729_p3;
    trunc_ln58_12_fu_2371_p1 <= trunc_ln58_12_fu_2371_p0(9 - 1 downto 0);
    trunc_ln58_13_fu_2494_p0 <= grp_fu_2739_p3;
    trunc_ln58_13_fu_2494_p1 <= trunc_ln58_13_fu_2494_p0(9 - 1 downto 0);
    trunc_ln58_14_fu_2589_p0 <= grp_fu_2749_p3;
    trunc_ln58_14_fu_2589_p1 <= trunc_ln58_14_fu_2589_p0(9 - 1 downto 0);
    trunc_ln58_8_fu_1771_p0 <= grp_fu_2689_p3;
    trunc_ln58_8_fu_1771_p1 <= trunc_ln58_8_fu_1771_p0(9 - 1 downto 0);
    trunc_ln58_9_fu_1915_p0 <= grp_fu_2699_p3;
    trunc_ln58_9_fu_1915_p1 <= trunc_ln58_9_fu_1915_p0(9 - 1 downto 0);
    trunc_ln58_fu_1605_p0 <= grp_fu_2679_p3;
    trunc_ln58_fu_1605_p1 <= trunc_ln58_fu_1605_p0(9 - 1 downto 0);
    update_pre_id_fu_1875_p1 <= pre_id_2_reg_2874_pp0_iter4_reg(6 - 1 downto 0);

    weight_update_fifo_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage7, weight_update_fifo_full_n, grp_nbwritereq_fu_200_p3, ap_predicate_op1017_write_state40, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_grp1, icmp_ln139_reg_2934_pp0_iter4_reg, icmp_ln143_reg_3580, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_grp2, icmp_ln139_1_reg_2948_pp0_iter4_reg, icmp_ln143_1_reg_3614, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_grp3, icmp_ln139_2_reg_2962_pp0_iter4_reg, icmp_ln143_2_reg_3648, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_grp4, icmp_ln139_3_reg_2976_pp0_iter4_reg, icmp_ln143_3_reg_3682, ap_block_pp0_stage7_grp5, ap_block_pp0_stage0, icmp_ln139_5_reg_3004_pp0_iter4_reg, icmp_ln143_5_reg_3728, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_grp7, icmp_ln139_6_reg_3018_pp0_iter4_reg, icmp_ln143_6_reg_3735, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_grp8, icmp_ln139_7_reg_3032_pp0_iter5_reg, icmp_ln143_7_reg_3742)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_grp8) and (grp_nbwritereq_fu_200_p3 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (icmp_ln143_7_reg_3742 = ap_const_lv1_0) and (icmp_ln139_7_reg_3032_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_grp7) and (grp_nbwritereq_fu_200_p3 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (icmp_ln143_6_reg_3735 = ap_const_lv1_0) and (icmp_ln139_6_reg_3018_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (grp_nbwritereq_fu_200_p3 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (icmp_ln143_5_reg_3728 = ap_const_lv1_0) and (icmp_ln139_5_reg_3004_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_grp5) and (ap_predicate_op1017_write_state40 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter4 
    = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_grp4) and (grp_nbwritereq_fu_200_p3 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln143_3_reg_3682 = ap_const_lv1_0) and (icmp_ln139_3_reg_2976_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_grp3) and (grp_nbwritereq_fu_200_p3 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (icmp_ln143_2_reg_3648 = ap_const_lv1_0) and (icmp_ln139_2_reg_2962_pp0_iter4_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_grp2) and (grp_nbwritereq_fu_200_p3 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (icmp_ln143_1_reg_3614 = ap_const_lv1_0) and (icmp_ln139_1_reg_2948_pp0_iter4_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_grp1) and (grp_nbwritereq_fu_200_p3 
    = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln143_reg_3580 = ap_const_lv1_0) and (icmp_ln139_reg_2934_pp0_iter4_reg = ap_const_lv1_0)))) then 
            weight_update_fifo_blk_n <= weight_update_fifo_full_n;
        else 
            weight_update_fifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    weight_update_fifo_din_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage7, ap_predicate_op1017_write_state40, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_predicate_op1040_write_state41, ap_predicate_op1060_write_state42, ap_predicate_op1070_write_state43, ap_predicate_op874_write_state36, ap_predicate_op912_write_state37, ap_predicate_op950_write_state38, ap_predicate_op988_write_state39, p_s_fu_1882_p5, ap_block_pp0_stage3_01001_grp1, p_7_fu_2040_p5, ap_block_pp0_stage4_01001_grp2, p_8_fu_2189_p5, ap_block_pp0_stage5_01001_grp3, p_9_fu_2338_p5, ap_block_pp0_stage6_01001_grp4, p_10_fu_2461_p5, ap_block_pp0_stage7_01001_grp5, p_11_fu_2556_p5, ap_block_pp0_stage0_01001, p_12_fu_2640_p5, ap_block_pp0_stage1_01001_grp7, p_0_fu_2668_p5, ap_block_pp0_stage2_01001_grp8)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_01001_grp8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_predicate_op1070_write_state43 = ap_const_boolean_1))) then 
            weight_update_fifo_din <= p_0_fu_2668_p5;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_01001_grp7) and (ap_predicate_op1060_write_state42 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            weight_update_fifo_din <= p_12_fu_2640_p5;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_predicate_op1040_write_state41 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            weight_update_fifo_din <= p_11_fu_2556_p5;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_01001_grp5) and (ap_predicate_op1017_write_state40 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            weight_update_fifo_din <= p_10_fu_2461_p5;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6_01001_grp4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_predicate_op988_write_state39 = ap_const_boolean_1))) then 
            weight_update_fifo_din <= p_9_fu_2338_p5;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_01001_grp3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_predicate_op950_write_state38 = ap_const_boolean_1))) then 
            weight_update_fifo_din <= p_8_fu_2189_p5;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4_01001_grp2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_predicate_op912_write_state37 = ap_const_boolean_1))) then 
            weight_update_fifo_din <= p_7_fu_2040_p5;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_01001_grp1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_predicate_op874_write_state36 = ap_const_boolean_1))) then 
            weight_update_fifo_din <= p_s_fu_1882_p5;
        else 
            weight_update_fifo_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    weight_update_fifo_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage7, ap_predicate_op1017_write_state40, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_predicate_op1040_write_state41, ap_block_pp0_stage0_11001, ap_predicate_op1060_write_state42, ap_block_pp0_stage1_11001_grp7, ap_predicate_op1070_write_state43, ap_predicate_op874_write_state36, ap_predicate_op912_write_state37, ap_predicate_op950_write_state38, ap_predicate_op988_write_state39, ap_block_pp0_stage3_11001_grp1, ap_block_pp0_stage4_11001_grp2, ap_block_pp0_stage5_11001_grp3, ap_block_pp0_stage6_11001_grp4, ap_block_pp0_stage7_11001_grp5, ap_block_pp0_stage2_11001_grp8)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp7) and (ap_predicate_op1060_write_state42 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_predicate_op1040_write_state41 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_predicate_op1070_write_state43 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp5) and (ap_predicate_op1017_write_state40 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_predicate_op988_write_state39 
    = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_predicate_op950_write_state38 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_predicate_op912_write_state37 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_predicate_op874_write_state36 = ap_const_boolean_1)))) then 
            weight_update_fifo_write <= ap_const_logic_1;
        else 
            weight_update_fifo_write <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln134_fu_592_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln6_fu_582_p4),64));
    zext_ln145_fu_1878_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(update_pre_id_fu_1875_p1),8));
    zext_ln151_1_fu_2185_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln151_1_fu_2177_p3),8));
    zext_ln151_2_fu_2334_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln151_3_fu_2326_p3),8));
    zext_ln151_3_fu_2457_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln151_4_fu_2450_p3),8));
    zext_ln151_4_fu_2552_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln151_7_fu_2541_p5),8));
    zext_ln151_5_fu_2636_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln151_s_fu_2629_p3),8));
    zext_ln151_6_fu_2664_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln151_2_fu_2657_p3),8));
    zext_ln151_fu_2036_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln_fu_2028_p3),8));
    zext_ln46_cast_fu_548_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln46),32));
    zext_ln53_fu_556_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(params_stdp_window_val),33));
end behav;
