// Seed: 925467683
module module_0 (
    input reg id_1,
    input logic id_2,
    input reg id_3,
    output id_4
);
  assign id_1 = 1;
  always @(1 or posedge (id_3)) begin
    id_1 <= id_3;
  end
endmodule
