<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">, 26919, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,  2423, user unroll pragmas are applied</column>
            <column name="">(2) simplification,    985, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,    995, user inline pragmas are applied</column>
            <column name="">(4) simplification,    766, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition,    767, user array partition pragmas are applied</column>
            <column name="">(2) simplification,    767, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,    767, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,    767, apply array reshape pragmas</column>
            <column name="">(5) access patterns,    797, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,    754, loop and instruction simplification</column>
            <column name="">(2) parallelization, 32231, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition, 32231, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification, 32229, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering, 32699, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations, 32465, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="SABR" col1="test.c:10" col2="26919" col3="766" col4="797" col5="32229" col6="32465">
                    <row id="24" col0="pow" col1="powdouble.cpp:6" col2="26829" col3="" col4="" col5="" col6="">
                        <row id="15" col0="pow_generic&lt;double&gt;" col1="hls_pow.h:291" col2="26827" col3="" col4="" col5="" col6="">
                            <row id="5" col0="fp_struct" col1="x_hls_utils.h:456" col2="638" col2_disp="  638 (2 calls)" col3="" col4="" col5="" col6=""/>
                            <row id="16" col0="fp_struct" col1="x_hls_utils.h:454" col2="4" col3="" col4="" col5="" col6=""/>
                            <row id="7" col0="expv" col1="x_hls_utils.h:485" col2="218" col2_disp="  218 (2 calls)" col3="" col4="" col5="" col6=""/>
                            <row id="17" col0="generic_isinf&lt;double&gt;" col1="hls_isinf.h:16" col2="778" col2_disp="  778 (2 calls)" col3="" col4="" col5="" col6="">
                                <row id="5" col0="fp_struct" col1="x_hls_utils.h:456" col2="638" col2_disp="  638 (2 calls)" col3="" col4="" col5="" col6=""/>
                            </row>
                            <row id="13" col0="generic_isnan&lt;double&gt;" col1="hls_isnan.h:16" col2="780" col2_disp="  780 (2 calls)" col3="" col4="" col5="" col6="">
                                <row id="5" col0="fp_struct" col1="x_hls_utils.h:456" col2="638" col2_disp="  638 (2 calls)" col3="" col4="" col5="" col6=""/>
                            </row>
                            <row id="20" col0="to_ieee" col1="x_hls_utils.h:509" col2="2727" col2_disp="2,727 (9 calls)" col3="" col4="" col5="" col6="">
                                <row id="10" col0="to_double" col1="x_hls_utils.h:494" col2="2709" col2_disp="2,709 (9 calls)" col3="" col4="" col5="" col6="">
                                    <row id="32" col0="data" col1="x_hls_utils.h:475" col2="2511" col2_disp="2,511 (9 calls)" col3="" col4="" col5="" col6=""/>
                                </row>
                            </row>
                            <row id="2" col0="log_range_reduction&lt;71&gt;" col1="hls_pow.h:186" col2="10185" col3="" col4="" col5="" col6="">
                                <row id="28" col0="log_range_reduce&lt;ap_fixed&lt;121, 12, AP_TRN, AP_WRAP, 0&gt;, 4, 4, 71, 73&gt;" col1="hls_pow.h:30" col2="1256" col3="" col4="" col5="" col6=""/>
                                <row id="30" col0="log_range_reduce&lt;ap_fixed&lt;121, 12, AP_TRN, AP_WRAP, 0&gt;, 7, 6, 73, 83&gt;" col1="hls_pow.h:30" col2="1228" col3="" col4="" col5="" col6=""/>
                                <row id="25" col0="log_range_reduce&lt;ap_fixed&lt;121, 12, AP_TRN, AP_WRAP, 0&gt;, 12, 6, 83, 92&gt;" col1="hls_pow.h:30" col2="1233" col3="" col4="" col5="" col6=""/>
                                <row id="29" col0="log_range_reduce&lt;ap_fixed&lt;121, 12, AP_TRN, AP_WRAP, 0&gt;, 17, 6, 92, 87&gt;" col1="hls_pow.h:30" col2="1237" col3="" col4="" col5="" col6=""/>
                                <row id="26" col0="log_range_reduce&lt;ap_fixed&lt;121, 12, AP_TRN, AP_WRAP, 0&gt;, 22, 6, 87, 82&gt;" col1="hls_pow.h:30" col2="1237" col3="" col4="" col5="" col6=""/>
                                <row id="27" col0="log_range_reduce&lt;ap_fixed&lt;121, 12, AP_TRN, AP_WRAP, 0&gt;, 27, 6, 82, 77&gt;" col1="hls_pow.h:30" col2="1237" col3="" col4="" col5="" col6=""/>
                                <row id="31" col0="log_range_reduce&lt;ap_fixed&lt;121, 12, AP_TRN, AP_WRAP, 0&gt;, 32, 6, 77, 72&gt;" col1="hls_pow.h:30" col2="1237" col3="" col4="" col5="" col6=""/>
                            </row>
                            <row id="1" col0="exp_Z1P_m_1" col1="hls_pow.h:224" col2="2725" col3="" col4="" col5="" col6=""/>
                        </row>
                    </row>
                    <row id="15" col0="pow_generic&lt;double&gt;" col1="hls_pow.h:291" col2="" col3="680" col4="678" col5="31066" col5_disp="31,066 (49 calls)" col6="30821" col6_disp="30,821 (49 calls)">
                        <row id="20" col0="to_ieee" col1="x_hls_utils.h:509" col2="" col3="81" col3_disp=" 81 (9 calls)" col4="81" col4_disp=" 81 (9 calls)" col5="2646" col5_disp="2,646 (441 calls)" col6="2646" col6_disp="2,646 (441 calls)"/>
                        <row id="2" col0="log_range_reduction&lt;71&gt;" col1="hls_pow.h:186" col2="" col3="224" col4="224" col5="10976" col5_disp="10,976 (49 calls)" col6="10976" col6_disp="10,976 (49 calls)"/>
                    </row>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

