GOTO: [Base-Projects](https://github.com/DamianKJKujawski/Base-Projects) [Ideas-Projects](https://github.com/DamianKJKujawski/Ideas-Projects) [MicroOS](https://github.com/DamianKJKujawski/MicroOS) [Electronics](https://github.com/DamianKJKujawski/Electronics) [Design Patterns](https://github.com/DamianKJKujawski/DesignPatterns) [MulticorePLCUnit](https://github.com/DamianKJKujawski/MulticorePLCUnit) [PCB Design](https://github.com/DamianKJKujawski/PCB)

# My PCB Projects:

## Parallella:

### 3D Layout:

![Model](https://github.com/DamianKJKujawski/PCB/assets/160174331/518f5a54-8ba5-4e70-8c17-e57654997c92)

### Stackup:

![Stackup](https://github.com/DamianKJKujawski/PCB/assets/160174331/d38a44d2-bc5f-4f35-891a-89b3db1f45f3)

### Layer 3:

![image](https://github.com/DamianKJKujawski/PCB/assets/160174331/9d5275d1-c053-4d04-8d02-5e8047c420bf)

### Layer 5:

![image](https://github.com/DamianKJKujawski/PCB/assets/160174331/156eea33-c1c6-450b-a4aa-916314ca650c)

### Layer 6:

![image](https://github.com/DamianKJKujawski/PCB/assets/160174331/2a11d59d-3e43-4349-9725-ff766042671c)

