{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645132690333 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645132690341 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 17 18:18:10 2022 " "Processing started: Thu Feb 17 18:18:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645132690341 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132690341 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projetoSD -c projetoSD " "Command: quartus_map --read_settings_files=on --write_settings_files=off projetoSD -c projetoSD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132690341 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "components/INT10BtoFloat.qip " "Tcl Script File components/INT10BtoFloat.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE components/INT10BtoFloat.qip " "set_global_assignment -name QIP_FILE components/INT10BtoFloat.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1645132690615 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1645132690615 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "SUB_Float.qip " "Tcl Script File SUB_Float.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE SUB_Float.qip " "set_global_assignment -name QIP_FILE SUB_Float.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1645132690615 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1645132690615 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1645132691325 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1645132691325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetosd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file projetosd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 projetoSD " "Found entity 1: projetoSD" {  } { { "projetoSD.bdf" "" { Schematic "E:/Programacao/VHDL/SD/Projeto-SD/projetoSD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132705695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132705695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_float.vhd 4 2 " "Found 4 design units, including 2 entities, in source file mult_float.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MULT_Float_altfp_mult_fkn-RTL " "Found design unit 1: MULT_Float_altfp_mult_fkn-RTL" {  } { { "MULT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/MULT_Float.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706310 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mult_float-RTL " "Found design unit 2: mult_float-RTL" {  } { { "MULT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/MULT_Float.vhd" 1434 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706310 ""} { "Info" "ISGN_ENTITY_NAME" "1 MULT_Float_altfp_mult_fkn " "Found entity 1: MULT_Float_altfp_mult_fkn" {  } { { "MULT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/MULT_Float.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706310 ""} { "Info" "ISGN_ENTITY_NAME" "2 MULT_Float " "Found entity 2: MULT_Float" {  } { { "MULT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/MULT_Float.vhd" 1423 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132706310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtrator.vhd 44 22 " "Found 44 design units, including 22 entities, in source file subtrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subtrator_altbarrel_shift_ltd-RTL " "Found design unit 1: Subtrator_altbarrel_shift_ltd-RTL" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706365 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Subtrator_altbarrel_shift_aeb-RTL " "Found design unit 2: Subtrator_altbarrel_shift_aeb-RTL" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 315 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706365 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 Subtrator_altpriority_encoder_3e8-RTL " "Found design unit 3: Subtrator_altpriority_encoder_3e8-RTL" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 558 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706365 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 Subtrator_altpriority_encoder_6e8-RTL " "Found design unit 4: Subtrator_altpriority_encoder_6e8-RTL" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 580 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706365 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 Subtrator_altpriority_encoder_be8-RTL " "Found design unit 5: Subtrator_altpriority_encoder_be8-RTL" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 634 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706365 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 Subtrator_altpriority_encoder_3v7-RTL " "Found design unit 6: Subtrator_altpriority_encoder_3v7-RTL" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 705 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706365 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 Subtrator_altpriority_encoder_6v7-RTL " "Found design unit 7: Subtrator_altpriority_encoder_6v7-RTL" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 725 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706365 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 Subtrator_altpriority_encoder_bv7-RTL " "Found design unit 8: Subtrator_altpriority_encoder_bv7-RTL" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 782 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706365 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 Subtrator_altpriority_encoder_r08-RTL " "Found design unit 9: Subtrator_altpriority_encoder_r08-RTL" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 845 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706365 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 Subtrator_altpriority_encoder_rf8-RTL " "Found design unit 10: Subtrator_altpriority_encoder_rf8-RTL" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 913 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706365 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 Subtrator_altpriority_encoder_qb6-RTL " "Found design unit 11: Subtrator_altpriority_encoder_qb6-RTL" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 972 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706365 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 Subtrator_altpriority_encoder_nh8-RTL " "Found design unit 12: Subtrator_altpriority_encoder_nh8-RTL" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 1056 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706365 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 Subtrator_altpriority_encoder_qh8-RTL " "Found design unit 13: Subtrator_altpriority_encoder_qh8-RTL" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 1082 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706365 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 Subtrator_altpriority_encoder_vh8-RTL " "Found design unit 14: Subtrator_altpriority_encoder_vh8-RTL" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 1136 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706365 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 Subtrator_altpriority_encoder_fj8-RTL " "Found design unit 15: Subtrator_altpriority_encoder_fj8-RTL" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 1196 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706365 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 Subtrator_altpriority_encoder_n28-RTL " "Found design unit 16: Subtrator_altpriority_encoder_n28-RTL" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 1271 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706365 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 Subtrator_altpriority_encoder_q28-RTL " "Found design unit 17: Subtrator_altpriority_encoder_q28-RTL" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 1295 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706365 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 Subtrator_altpriority_encoder_v28-RTL " "Found design unit 18: Subtrator_altpriority_encoder_v28-RTL" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 1352 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706365 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 Subtrator_altpriority_encoder_f48-RTL " "Found design unit 19: Subtrator_altpriority_encoder_f48-RTL" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 1415 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706365 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 Subtrator_altpriority_encoder_e48-RTL " "Found design unit 20: Subtrator_altpriority_encoder_e48-RTL" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 1478 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706365 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 Subtrator_altfp_add_sub_oui-RTL " "Found design unit 21: Subtrator_altfp_add_sub_oui-RTL" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 1546 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706365 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 subtrator-RTL " "Found design unit 22: subtrator-RTL" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 4770 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706365 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subtrator_altbarrel_shift_ltd " "Found entity 1: Subtrator_altbarrel_shift_ltd" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706365 ""} { "Info" "ISGN_ENTITY_NAME" "2 Subtrator_altbarrel_shift_aeb " "Found entity 2: Subtrator_altbarrel_shift_aeb" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 306 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706365 ""} { "Info" "ISGN_ENTITY_NAME" "3 Subtrator_altpriority_encoder_3e8 " "Found entity 3: Subtrator_altpriority_encoder_3e8" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 549 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706365 ""} { "Info" "ISGN_ENTITY_NAME" "4 Subtrator_altpriority_encoder_6e8 " "Found entity 4: Subtrator_altpriority_encoder_6e8" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 571 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706365 ""} { "Info" "ISGN_ENTITY_NAME" "5 Subtrator_altpriority_encoder_be8 " "Found entity 5: Subtrator_altpriority_encoder_be8" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 625 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706365 ""} { "Info" "ISGN_ENTITY_NAME" "6 Subtrator_altpriority_encoder_3v7 " "Found entity 6: Subtrator_altpriority_encoder_3v7" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706365 ""} { "Info" "ISGN_ENTITY_NAME" "7 Subtrator_altpriority_encoder_6v7 " "Found entity 7: Subtrator_altpriority_encoder_6v7" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 717 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706365 ""} { "Info" "ISGN_ENTITY_NAME" "8 Subtrator_altpriority_encoder_bv7 " "Found entity 8: Subtrator_altpriority_encoder_bv7" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 774 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706365 ""} { "Info" "ISGN_ENTITY_NAME" "9 Subtrator_altpriority_encoder_r08 " "Found entity 9: Subtrator_altpriority_encoder_r08" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 837 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706365 ""} { "Info" "ISGN_ENTITY_NAME" "10 Subtrator_altpriority_encoder_rf8 " "Found entity 10: Subtrator_altpriority_encoder_rf8" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 904 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706365 ""} { "Info" "ISGN_ENTITY_NAME" "11 Subtrator_altpriority_encoder_qb6 " "Found entity 11: Subtrator_altpriority_encoder_qb6" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 964 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706365 ""} { "Info" "ISGN_ENTITY_NAME" "12 Subtrator_altpriority_encoder_nh8 " "Found entity 12: Subtrator_altpriority_encoder_nh8" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 1047 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706365 ""} { "Info" "ISGN_ENTITY_NAME" "13 Subtrator_altpriority_encoder_qh8 " "Found entity 13: Subtrator_altpriority_encoder_qh8" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 1073 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706365 ""} { "Info" "ISGN_ENTITY_NAME" "14 Subtrator_altpriority_encoder_vh8 " "Found entity 14: Subtrator_altpriority_encoder_vh8" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 1127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706365 ""} { "Info" "ISGN_ENTITY_NAME" "15 Subtrator_altpriority_encoder_fj8 " "Found entity 15: Subtrator_altpriority_encoder_fj8" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 1187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706365 ""} { "Info" "ISGN_ENTITY_NAME" "16 Subtrator_altpriority_encoder_n28 " "Found entity 16: Subtrator_altpriority_encoder_n28" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 1263 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706365 ""} { "Info" "ISGN_ENTITY_NAME" "17 Subtrator_altpriority_encoder_q28 " "Found entity 17: Subtrator_altpriority_encoder_q28" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 1287 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706365 ""} { "Info" "ISGN_ENTITY_NAME" "18 Subtrator_altpriority_encoder_v28 " "Found entity 18: Subtrator_altpriority_encoder_v28" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 1344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706365 ""} { "Info" "ISGN_ENTITY_NAME" "19 Subtrator_altpriority_encoder_f48 " "Found entity 19: Subtrator_altpriority_encoder_f48" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 1407 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706365 ""} { "Info" "ISGN_ENTITY_NAME" "20 Subtrator_altpriority_encoder_e48 " "Found entity 20: Subtrator_altpriority_encoder_e48" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 1470 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706365 ""} { "Info" "ISGN_ENTITY_NAME" "21 Subtrator_altfp_add_sub_oui " "Found entity 21: Subtrator_altfp_add_sub_oui" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 1536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706365 ""} { "Info" "ISGN_ENTITY_NAME" "22 Subtrator " "Found entity 22: Subtrator" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 4759 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132706365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/convert_int_float.vhd 20 10 " "Found 20 design units, including 10 entities, in source file components/convert_int_float.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Convert_INT_Float_altbarrel_shift_aof-RTL " "Found design unit 1: Convert_INT_Float_altbarrel_shift_aof-RTL" {  } { { "components/Convert_INT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706413 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Convert_INT_Float_altpriority_encoder_3v7-RTL " "Found design unit 2: Convert_INT_Float_altpriority_encoder_3v7-RTL" {  } { { "components/Convert_INT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 329 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706413 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 Convert_INT_Float_altpriority_encoder_3e8-RTL " "Found design unit 3: Convert_INT_Float_altpriority_encoder_3e8-RTL" {  } { { "components/Convert_INT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 354 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706413 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 Convert_INT_Float_altpriority_encoder_6v7-RTL " "Found design unit 4: Convert_INT_Float_altpriority_encoder_6v7-RTL" {  } { { "components/Convert_INT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 375 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706413 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 Convert_INT_Float_altpriority_encoder_6e8-RTL " "Found design unit 5: Convert_INT_Float_altpriority_encoder_6e8-RTL" {  } { { "components/Convert_INT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 437 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706413 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 Convert_INT_Float_altpriority_encoder_bv7-RTL " "Found design unit 6: Convert_INT_Float_altpriority_encoder_bv7-RTL" {  } { { "components/Convert_INT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 490 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706413 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 Convert_INT_Float_altpriority_encoder_be8-RTL " "Found design unit 7: Convert_INT_Float_altpriority_encoder_be8-RTL" {  } { { "components/Convert_INT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 558 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706413 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 Convert_INT_Float_altpriority_encoder_rb6-RTL " "Found design unit 8: Convert_INT_Float_altpriority_encoder_rb6-RTL" {  } { { "components/Convert_INT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 617 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706413 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 Convert_INT_Float_altfp_convert_vpm-RTL " "Found design unit 9: Convert_INT_Float_altfp_convert_vpm-RTL" {  } { { "components/Convert_INT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 684 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706413 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 convert_int_float-RTL " "Found design unit 10: convert_int_float-RTL" {  } { { "components/Convert_INT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 1085 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706413 ""} { "Info" "ISGN_ENTITY_NAME" "1 Convert_INT_Float_altbarrel_shift_aof " "Found entity 1: Convert_INT_Float_altbarrel_shift_aof" {  } { { "components/Convert_INT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706413 ""} { "Info" "ISGN_ENTITY_NAME" "2 Convert_INT_Float_altpriority_encoder_3v7 " "Found entity 2: Convert_INT_Float_altpriority_encoder_3v7" {  } { { "components/Convert_INT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 321 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706413 ""} { "Info" "ISGN_ENTITY_NAME" "3 Convert_INT_Float_altpriority_encoder_3e8 " "Found entity 3: Convert_INT_Float_altpriority_encoder_3e8" {  } { { "components/Convert_INT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706413 ""} { "Info" "ISGN_ENTITY_NAME" "4 Convert_INT_Float_altpriority_encoder_6v7 " "Found entity 4: Convert_INT_Float_altpriority_encoder_6v7" {  } { { "components/Convert_INT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 367 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706413 ""} { "Info" "ISGN_ENTITY_NAME" "5 Convert_INT_Float_altpriority_encoder_6e8 " "Found entity 5: Convert_INT_Float_altpriority_encoder_6e8" {  } { { "components/Convert_INT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 428 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706413 ""} { "Info" "ISGN_ENTITY_NAME" "6 Convert_INT_Float_altpriority_encoder_bv7 " "Found entity 6: Convert_INT_Float_altpriority_encoder_bv7" {  } { { "components/Convert_INT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 482 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706413 ""} { "Info" "ISGN_ENTITY_NAME" "7 Convert_INT_Float_altpriority_encoder_be8 " "Found entity 7: Convert_INT_Float_altpriority_encoder_be8" {  } { { "components/Convert_INT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 549 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706413 ""} { "Info" "ISGN_ENTITY_NAME" "8 Convert_INT_Float_altpriority_encoder_rb6 " "Found entity 8: Convert_INT_Float_altpriority_encoder_rb6" {  } { { "components/Convert_INT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 609 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706413 ""} { "Info" "ISGN_ENTITY_NAME" "9 Convert_INT_Float_altfp_convert_vpm " "Found entity 9: Convert_INT_Float_altfp_convert_vpm" {  } { { "components/Convert_INT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 675 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706413 ""} { "Info" "ISGN_ENTITY_NAME" "10 Convert_INT_Float " "Found entity 10: Convert_INT_Float" {  } { { "components/Convert_INT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 1075 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132706413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/const_value_1.vhd 4 2 " "Found 4 design units, including 2 entities, in source file components/const_value_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONST_Value_1_lpm_constant_s29-RTL " "Found design unit 1: CONST_Value_1_lpm_constant_s29-RTL" {  } { { "components/CONST_Value_1.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/CONST_Value_1.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706415 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 const_value_1-RTL " "Found design unit 2: const_value_1-RTL" {  } { { "components/CONST_Value_1.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/CONST_Value_1.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706415 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONST_Value_1_lpm_constant_s29 " "Found entity 1: CONST_Value_1_lpm_constant_s29" {  } { { "components/CONST_Value_1.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/CONST_Value_1.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706415 ""} { "Info" "ISGN_ENTITY_NAME" "2 CONST_Value_1 " "Found entity 2: CONST_Value_1" {  } { { "components/CONST_Value_1.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/CONST_Value_1.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132706415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/int31btofloat.vhd 24 12 " "Found 24 design units, including 12 entities, in source file components/int31btofloat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INT31BtoFloat_altbarrel_shift_fof-RTL " "Found design unit 1: INT31BtoFloat_altbarrel_shift_fof-RTL" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706462 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INT31BtoFloat_altpriority_encoder_3e8-RTL " "Found design unit 2: INT31BtoFloat_altpriority_encoder_3e8-RTL" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 372 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706462 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 INT31BtoFloat_altpriority_encoder_6e8-RTL " "Found design unit 3: INT31BtoFloat_altpriority_encoder_6e8-RTL" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 394 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706462 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 INT31BtoFloat_altpriority_encoder_be8-RTL " "Found design unit 4: INT31BtoFloat_altpriority_encoder_be8-RTL" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 448 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706462 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 INT31BtoFloat_altpriority_encoder_rf8-RTL " "Found design unit 5: INT31BtoFloat_altpriority_encoder_rf8-RTL" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 508 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706462 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 INT31BtoFloat_altpriority_encoder_3v7-RTL " "Found design unit 6: INT31BtoFloat_altpriority_encoder_3v7-RTL" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 583 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706462 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 INT31BtoFloat_altpriority_encoder_6v7-RTL " "Found design unit 7: INT31BtoFloat_altpriority_encoder_6v7-RTL" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 603 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706462 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 INT31BtoFloat_altpriority_encoder_bv7-RTL " "Found design unit 8: INT31BtoFloat_altpriority_encoder_bv7-RTL" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 660 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706462 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 INT31BtoFloat_altpriority_encoder_r08-RTL " "Found design unit 9: INT31BtoFloat_altpriority_encoder_r08-RTL" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 723 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706462 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 INT31BtoFloat_altpriority_encoder_qb6-RTL " "Found design unit 10: INT31BtoFloat_altpriority_encoder_qb6-RTL" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 786 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706462 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 INT31BtoFloat_altfp_convert_7qm-RTL " "Found design unit 11: INT31BtoFloat_altfp_convert_7qm-RTL" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 853 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706462 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 int31btofloat-RTL " "Found design unit 12: int31btofloat-RTL" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 1451 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706462 ""} { "Info" "ISGN_ENTITY_NAME" "1 INT31BtoFloat_altbarrel_shift_fof " "Found entity 1: INT31BtoFloat_altbarrel_shift_fof" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706462 ""} { "Info" "ISGN_ENTITY_NAME" "2 INT31BtoFloat_altpriority_encoder_3e8 " "Found entity 2: INT31BtoFloat_altpriority_encoder_3e8" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 363 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706462 ""} { "Info" "ISGN_ENTITY_NAME" "3 INT31BtoFloat_altpriority_encoder_6e8 " "Found entity 3: INT31BtoFloat_altpriority_encoder_6e8" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 385 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706462 ""} { "Info" "ISGN_ENTITY_NAME" "4 INT31BtoFloat_altpriority_encoder_be8 " "Found entity 4: INT31BtoFloat_altpriority_encoder_be8" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706462 ""} { "Info" "ISGN_ENTITY_NAME" "5 INT31BtoFloat_altpriority_encoder_rf8 " "Found entity 5: INT31BtoFloat_altpriority_encoder_rf8" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706462 ""} { "Info" "ISGN_ENTITY_NAME" "6 INT31BtoFloat_altpriority_encoder_3v7 " "Found entity 6: INT31BtoFloat_altpriority_encoder_3v7" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 575 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706462 ""} { "Info" "ISGN_ENTITY_NAME" "7 INT31BtoFloat_altpriority_encoder_6v7 " "Found entity 7: INT31BtoFloat_altpriority_encoder_6v7" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 595 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706462 ""} { "Info" "ISGN_ENTITY_NAME" "8 INT31BtoFloat_altpriority_encoder_bv7 " "Found entity 8: INT31BtoFloat_altpriority_encoder_bv7" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 652 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706462 ""} { "Info" "ISGN_ENTITY_NAME" "9 INT31BtoFloat_altpriority_encoder_r08 " "Found entity 9: INT31BtoFloat_altpriority_encoder_r08" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 715 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706462 ""} { "Info" "ISGN_ENTITY_NAME" "10 INT31BtoFloat_altpriority_encoder_qb6 " "Found entity 10: INT31BtoFloat_altpriority_encoder_qb6" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 778 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706462 ""} { "Info" "ISGN_ENTITY_NAME" "11 INT31BtoFloat_altfp_convert_7qm " "Found entity 11: INT31BtoFloat_altfp_convert_7qm" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 844 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706462 ""} { "Info" "ISGN_ENTITY_NAME" "12 INT31BtoFloat " "Found entity 12: INT31BtoFloat" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 1441 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132706462 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "components/DIF_comp.bdf " "Can't analyze file -- file components/DIF_comp.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1645132706467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dif_comp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dif_comp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DIF_comp " "Found entity 1: DIF_comp" {  } { { "DIF_comp.bdf" "" { Schematic "E:/Programacao/VHDL/SD/Projeto-SD/DIF_comp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132706468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma.vhd 44 22 " "Found 44 design units, including 22 entities, in source file soma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soma_altbarrel_shift_ltd-RTL " "Found design unit 1: soma_altbarrel_shift_ltd-RTL" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706524 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 soma_altbarrel_shift_aeb-RTL " "Found design unit 2: soma_altbarrel_shift_aeb-RTL" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 315 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706524 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 soma_altpriority_encoder_3e8-RTL " "Found design unit 3: soma_altpriority_encoder_3e8-RTL" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 558 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706524 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 soma_altpriority_encoder_6e8-RTL " "Found design unit 4: soma_altpriority_encoder_6e8-RTL" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 580 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706524 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 soma_altpriority_encoder_be8-RTL " "Found design unit 5: soma_altpriority_encoder_be8-RTL" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 634 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706524 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 soma_altpriority_encoder_3v7-RTL " "Found design unit 6: soma_altpriority_encoder_3v7-RTL" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 705 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706524 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 soma_altpriority_encoder_6v7-RTL " "Found design unit 7: soma_altpriority_encoder_6v7-RTL" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 725 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706524 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 soma_altpriority_encoder_bv7-RTL " "Found design unit 8: soma_altpriority_encoder_bv7-RTL" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 782 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706524 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 soma_altpriority_encoder_r08-RTL " "Found design unit 9: soma_altpriority_encoder_r08-RTL" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 845 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706524 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 soma_altpriority_encoder_rf8-RTL " "Found design unit 10: soma_altpriority_encoder_rf8-RTL" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 913 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706524 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 soma_altpriority_encoder_qb6-RTL " "Found design unit 11: soma_altpriority_encoder_qb6-RTL" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 972 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706524 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 soma_altpriority_encoder_nh8-RTL " "Found design unit 12: soma_altpriority_encoder_nh8-RTL" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 1056 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706524 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 soma_altpriority_encoder_qh8-RTL " "Found design unit 13: soma_altpriority_encoder_qh8-RTL" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 1082 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706524 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 soma_altpriority_encoder_vh8-RTL " "Found design unit 14: soma_altpriority_encoder_vh8-RTL" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 1136 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706524 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 soma_altpriority_encoder_fj8-RTL " "Found design unit 15: soma_altpriority_encoder_fj8-RTL" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 1196 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706524 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 soma_altpriority_encoder_n28-RTL " "Found design unit 16: soma_altpriority_encoder_n28-RTL" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 1271 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706524 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 soma_altpriority_encoder_q28-RTL " "Found design unit 17: soma_altpriority_encoder_q28-RTL" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 1295 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706524 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 soma_altpriority_encoder_v28-RTL " "Found design unit 18: soma_altpriority_encoder_v28-RTL" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 1352 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706524 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 soma_altpriority_encoder_f48-RTL " "Found design unit 19: soma_altpriority_encoder_f48-RTL" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 1415 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706524 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 soma_altpriority_encoder_e48-RTL " "Found design unit 20: soma_altpriority_encoder_e48-RTL" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 1478 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706524 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 soma_altfp_add_sub_nti-RTL " "Found design unit 21: soma_altfp_add_sub_nti-RTL" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 1546 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706524 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 soma-RTL " "Found design unit 22: soma-RTL" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4766 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706524 ""} { "Info" "ISGN_ENTITY_NAME" "1 soma_altbarrel_shift_ltd " "Found entity 1: soma_altbarrel_shift_ltd" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706524 ""} { "Info" "ISGN_ENTITY_NAME" "2 soma_altbarrel_shift_aeb " "Found entity 2: soma_altbarrel_shift_aeb" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 306 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706524 ""} { "Info" "ISGN_ENTITY_NAME" "3 soma_altpriority_encoder_3e8 " "Found entity 3: soma_altpriority_encoder_3e8" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 549 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706524 ""} { "Info" "ISGN_ENTITY_NAME" "4 soma_altpriority_encoder_6e8 " "Found entity 4: soma_altpriority_encoder_6e8" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 571 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706524 ""} { "Info" "ISGN_ENTITY_NAME" "5 soma_altpriority_encoder_be8 " "Found entity 5: soma_altpriority_encoder_be8" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 625 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706524 ""} { "Info" "ISGN_ENTITY_NAME" "6 soma_altpriority_encoder_3v7 " "Found entity 6: soma_altpriority_encoder_3v7" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706524 ""} { "Info" "ISGN_ENTITY_NAME" "7 soma_altpriority_encoder_6v7 " "Found entity 7: soma_altpriority_encoder_6v7" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 717 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706524 ""} { "Info" "ISGN_ENTITY_NAME" "8 soma_altpriority_encoder_bv7 " "Found entity 8: soma_altpriority_encoder_bv7" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 774 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706524 ""} { "Info" "ISGN_ENTITY_NAME" "9 soma_altpriority_encoder_r08 " "Found entity 9: soma_altpriority_encoder_r08" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 837 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706524 ""} { "Info" "ISGN_ENTITY_NAME" "10 soma_altpriority_encoder_rf8 " "Found entity 10: soma_altpriority_encoder_rf8" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 904 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706524 ""} { "Info" "ISGN_ENTITY_NAME" "11 soma_altpriority_encoder_qb6 " "Found entity 11: soma_altpriority_encoder_qb6" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 964 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706524 ""} { "Info" "ISGN_ENTITY_NAME" "12 soma_altpriority_encoder_nh8 " "Found entity 12: soma_altpriority_encoder_nh8" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 1047 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706524 ""} { "Info" "ISGN_ENTITY_NAME" "13 soma_altpriority_encoder_qh8 " "Found entity 13: soma_altpriority_encoder_qh8" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 1073 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706524 ""} { "Info" "ISGN_ENTITY_NAME" "14 soma_altpriority_encoder_vh8 " "Found entity 14: soma_altpriority_encoder_vh8" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 1127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706524 ""} { "Info" "ISGN_ENTITY_NAME" "15 soma_altpriority_encoder_fj8 " "Found entity 15: soma_altpriority_encoder_fj8" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 1187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706524 ""} { "Info" "ISGN_ENTITY_NAME" "16 soma_altpriority_encoder_n28 " "Found entity 16: soma_altpriority_encoder_n28" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 1263 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706524 ""} { "Info" "ISGN_ENTITY_NAME" "17 soma_altpriority_encoder_q28 " "Found entity 17: soma_altpriority_encoder_q28" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 1287 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706524 ""} { "Info" "ISGN_ENTITY_NAME" "18 soma_altpriority_encoder_v28 " "Found entity 18: soma_altpriority_encoder_v28" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 1344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706524 ""} { "Info" "ISGN_ENTITY_NAME" "19 soma_altpriority_encoder_f48 " "Found entity 19: soma_altpriority_encoder_f48" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 1407 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706524 ""} { "Info" "ISGN_ENTITY_NAME" "20 soma_altpriority_encoder_e48 " "Found entity 20: soma_altpriority_encoder_e48" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 1470 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706524 ""} { "Info" "ISGN_ENTITY_NAME" "21 soma_altfp_add_sub_nti " "Found entity 21: soma_altfp_add_sub_nti" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 1536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706524 ""} { "Info" "ISGN_ENTITY_NAME" "22 soma " "Found entity 22: soma" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4755 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132706524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "const_sigma.vhd 4 2 " "Found 4 design units, including 2 entities, in source file const_sigma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 const_sigma_lpm_constant_v09-RTL " "Found design unit 1: const_sigma_lpm_constant_v09-RTL" {  } { { "const_sigma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/const_sigma.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706528 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 const_sigma-RTL " "Found design unit 2: const_sigma-RTL" {  } { { "const_sigma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/const_sigma.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706528 ""} { "Info" "ISGN_ENTITY_NAME" "1 const_sigma_lpm_constant_v09 " "Found entity 1: const_sigma_lpm_constant_v09" {  } { { "const_sigma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/const_sigma.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706528 ""} { "Info" "ISGN_ENTITY_NAME" "2 const_sigma " "Found entity 2: const_sigma" {  } { { "const_sigma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/const_sigma.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132706528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divfloat.vhd 6 3 " "Found 6 design units, including 3 entities, in source file divfloat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divfloat_altfp_div_pst_kse-RTL " "Found design unit 1: divfloat_altfp_div_pst_kse-RTL" {  } { { "divfloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706576 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 divfloat_altfp_div_s4h-RTL " "Found design unit 2: divfloat_altfp_div_s4h-RTL" {  } { { "divfloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1783 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706576 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 divfloat-RTL " "Found design unit 3: divfloat-RTL" {  } { { "divfloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1832 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706576 ""} { "Info" "ISGN_ENTITY_NAME" "1 divfloat_altfp_div_pst_kse " "Found entity 1: divfloat_altfp_div_pst_kse" {  } { { "divfloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706576 ""} { "Info" "ISGN_ENTITY_NAME" "2 divfloat_altfp_div_s4h " "Found entity 2: divfloat_altfp_div_s4h" {  } { { "divfloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706576 ""} { "Info" "ISGN_ENTITY_NAME" "3 divfloat " "Found entity 3: divfloat" {  } { { "divfloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1821 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132706576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trocarsinal.vhd 18 9 " "Found 18 design units, including 9 entities, in source file trocarsinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trocarsinal_altfp_inv_and_or_ckd-RTL " "Found design unit 1: trocarsinal_altfp_inv_and_or_ckd-RTL" {  } { { "trocarsinal.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/trocarsinal.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706624 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 trocarsinal_altfp_inv_and_or_umd-RTL " "Found design unit 2: trocarsinal_altfp_inv_and_or_umd-RTL" {  } { { "trocarsinal.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/trocarsinal.vhd" 267 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706624 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 trocarsinal_altfp_inv_and_or_vid-RTL " "Found design unit 3: trocarsinal_altfp_inv_and_or_vid-RTL" {  } { { "trocarsinal.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/trocarsinal.vhd" 475 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706624 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 trocarsinal_altfp_inv_and_or_hld-RTL " "Found design unit 4: trocarsinal_altfp_inv_and_or_hld-RTL" {  } { { "trocarsinal.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/trocarsinal.vhd" 593 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706624 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 trocarsinal_altfp_inv_csa_tbi-RTL " "Found design unit 5: trocarsinal_altfp_inv_csa_tbi-RTL" {  } { { "trocarsinal.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/trocarsinal.vhd" 715 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706624 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 trocarsinal_altfp_inv_csa_47i-RTL " "Found design unit 6: trocarsinal_altfp_inv_csa_47i-RTL" {  } { { "trocarsinal.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/trocarsinal.vhd" 846 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706624 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 trocarsinal_altfp_inv_csa_58i-RTL " "Found design unit 7: trocarsinal_altfp_inv_csa_58i-RTL" {  } { { "trocarsinal.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/trocarsinal.vhd" 923 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706624 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 trocarsinal_altfp_inv_vec-RTL " "Found design unit 8: trocarsinal_altfp_inv_vec-RTL" {  } { { "trocarsinal.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/trocarsinal.vhd" 993 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706624 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 trocarsinal-RTL " "Found design unit 9: trocarsinal-RTL" {  } { { "trocarsinal.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/trocarsinal.vhd" 2400 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706624 ""} { "Info" "ISGN_ENTITY_NAME" "1 trocarsinal_altfp_inv_and_or_ckd " "Found entity 1: trocarsinal_altfp_inv_and_or_ckd" {  } { { "trocarsinal.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/trocarsinal.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706624 ""} { "Info" "ISGN_ENTITY_NAME" "2 trocarsinal_altfp_inv_and_or_umd " "Found entity 2: trocarsinal_altfp_inv_and_or_umd" {  } { { "trocarsinal.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/trocarsinal.vhd" 256 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706624 ""} { "Info" "ISGN_ENTITY_NAME" "3 trocarsinal_altfp_inv_and_or_vid " "Found entity 3: trocarsinal_altfp_inv_and_or_vid" {  } { { "trocarsinal.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/trocarsinal.vhd" 464 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706624 ""} { "Info" "ISGN_ENTITY_NAME" "4 trocarsinal_altfp_inv_and_or_hld " "Found entity 4: trocarsinal_altfp_inv_and_or_hld" {  } { { "trocarsinal.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/trocarsinal.vhd" 582 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706624 ""} { "Info" "ISGN_ENTITY_NAME" "5 trocarsinal_altfp_inv_csa_tbi " "Found entity 5: trocarsinal_altfp_inv_csa_tbi" {  } { { "trocarsinal.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/trocarsinal.vhd" 703 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706624 ""} { "Info" "ISGN_ENTITY_NAME" "6 trocarsinal_altfp_inv_csa_47i " "Found entity 6: trocarsinal_altfp_inv_csa_47i" {  } { { "trocarsinal.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/trocarsinal.vhd" 834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706624 ""} { "Info" "ISGN_ENTITY_NAME" "7 trocarsinal_altfp_inv_csa_58i " "Found entity 7: trocarsinal_altfp_inv_csa_58i" {  } { { "trocarsinal.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/trocarsinal.vhd" 911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706624 ""} { "Info" "ISGN_ENTITY_NAME" "8 trocarsinal_altfp_inv_vec " "Found entity 8: trocarsinal_altfp_inv_vec" {  } { { "trocarsinal.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/trocarsinal.vhd" 984 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706624 ""} { "Info" "ISGN_ENTITY_NAME" "9 trocarsinal " "Found entity 9: trocarsinal" {  } { { "trocarsinal.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/trocarsinal.vhd" 2390 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132706624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "menosum.vhd 4 2 " "Found 4 design units, including 2 entities, in source file menosum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 menosum_lpm_constant_b49-RTL " "Found design unit 1: menosum_lpm_constant_b49-RTL" {  } { { "menosum.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/menosum.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706627 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 menosum-RTL " "Found design unit 2: menosum-RTL" {  } { { "menosum.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/menosum.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706627 ""} { "Info" "ISGN_ENTITY_NAME" "1 menosum_lpm_constant_b49 " "Found entity 1: menosum_lpm_constant_b49" {  } { { "menosum.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/menosum.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706627 ""} { "Info" "ISGN_ENTITY_NAME" "2 menosum " "Found entity 2: menosum" {  } { { "menosum.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/menosum.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132706627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exponencial.vhd 4 2 " "Found 4 design units, including 2 entities, in source file exponencial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exponencial_altfp_exp_5fc-RTL " "Found design unit 1: exponencial_altfp_exp_5fc-RTL" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706675 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 exponencial-RTL " "Found design unit 2: exponencial-RTL" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2992 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706675 ""} { "Info" "ISGN_ENTITY_NAME" "1 exponencial_altfp_exp_5fc " "Found entity 1: exponencial_altfp_exp_5fc" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706675 ""} { "Info" "ISGN_ENTITY_NAME" "2 exponencial " "Found entity 2: exponencial" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132706675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernelrbf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file kernelrbf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 kernelRBF " "Found entity 1: kernelRBF" {  } { { "kernelRBF.bdf" "" { Schematic "E:/Programacao/VHDL/SD/Projeto-SD/kernelRBF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132706676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132706676 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projetoSD " "Elaborating entity \"projetoSD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1645132710561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma soma:inst " "Elaborating entity \"soma\" for hierarchy \"soma:inst\"" {  } { { "projetoSD.bdf" "inst" { Schematic "E:/Programacao/VHDL/SD/Projeto-SD/projetoSD.bdf" { { 80 968 1152 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132710581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altfp_add_sub_nti soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component " "Elaborating entity \"soma_altfp_add_sub_nti\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\"" {  } { { "soma.vhd" "soma_altfp_add_sub_nti_component" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132710598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altbarrel_shift_ltd soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altbarrel_shift_ltd:lbarrel_shift " "Elaborating entity \"soma_altbarrel_shift_ltd\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altbarrel_shift_ltd:lbarrel_shift\"" {  } { { "soma.vhd" "lbarrel_shift" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 3975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132710729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altbarrel_shift_aeb soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altbarrel_shift_aeb:rbarrel_shift " "Elaborating entity \"soma_altbarrel_shift_aeb\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altbarrel_shift_aeb:rbarrel_shift\"" {  } { { "soma.vhd" "rbarrel_shift" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 3985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132710767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altpriority_encoder_qb6 soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_qb6:leading_zeroes_cnt " "Elaborating entity \"soma_altpriority_encoder_qb6\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_qb6:leading_zeroes_cnt\"" {  } { { "soma.vhd" "leading_zeroes_cnt" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 3992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132710804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altpriority_encoder_r08 soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_qb6:leading_zeroes_cnt\|soma_altpriority_encoder_r08:altpriority_encoder7 " "Elaborating entity \"soma_altpriority_encoder_r08\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_qb6:leading_zeroes_cnt\|soma_altpriority_encoder_r08:altpriority_encoder7\"" {  } { { "soma.vhd" "altpriority_encoder7" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132710818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altpriority_encoder_be8 soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_qb6:leading_zeroes_cnt\|soma_altpriority_encoder_r08:altpriority_encoder7\|soma_altpriority_encoder_be8:altpriority_encoder10 " "Elaborating entity \"soma_altpriority_encoder_be8\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_qb6:leading_zeroes_cnt\|soma_altpriority_encoder_r08:altpriority_encoder7\|soma_altpriority_encoder_be8:altpriority_encoder10\"" {  } { { "soma.vhd" "altpriority_encoder10" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132710832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altpriority_encoder_6e8 soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_qb6:leading_zeroes_cnt\|soma_altpriority_encoder_r08:altpriority_encoder7\|soma_altpriority_encoder_be8:altpriority_encoder10\|soma_altpriority_encoder_6e8:altpriority_encoder11 " "Elaborating entity \"soma_altpriority_encoder_6e8\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_qb6:leading_zeroes_cnt\|soma_altpriority_encoder_r08:altpriority_encoder7\|soma_altpriority_encoder_be8:altpriority_encoder10\|soma_altpriority_encoder_6e8:altpriority_encoder11\"" {  } { { "soma.vhd" "altpriority_encoder11" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132710846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altpriority_encoder_3e8 soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_qb6:leading_zeroes_cnt\|soma_altpriority_encoder_r08:altpriority_encoder7\|soma_altpriority_encoder_be8:altpriority_encoder10\|soma_altpriority_encoder_6e8:altpriority_encoder11\|soma_altpriority_encoder_3e8:altpriority_encoder13 " "Elaborating entity \"soma_altpriority_encoder_3e8\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_qb6:leading_zeroes_cnt\|soma_altpriority_encoder_r08:altpriority_encoder7\|soma_altpriority_encoder_be8:altpriority_encoder10\|soma_altpriority_encoder_6e8:altpriority_encoder11\|soma_altpriority_encoder_3e8:altpriority_encoder13\"" {  } { { "soma.vhd" "altpriority_encoder13" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132710859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altpriority_encoder_bv7 soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_qb6:leading_zeroes_cnt\|soma_altpriority_encoder_r08:altpriority_encoder7\|soma_altpriority_encoder_bv7:altpriority_encoder9 " "Elaborating entity \"soma_altpriority_encoder_bv7\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_qb6:leading_zeroes_cnt\|soma_altpriority_encoder_r08:altpriority_encoder7\|soma_altpriority_encoder_bv7:altpriority_encoder9\"" {  } { { "soma.vhd" "altpriority_encoder9" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 888 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132710910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altpriority_encoder_6v7 soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_qb6:leading_zeroes_cnt\|soma_altpriority_encoder_r08:altpriority_encoder7\|soma_altpriority_encoder_bv7:altpriority_encoder9\|soma_altpriority_encoder_6v7:altpriority_encoder15 " "Elaborating entity \"soma_altpriority_encoder_6v7\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_qb6:leading_zeroes_cnt\|soma_altpriority_encoder_r08:altpriority_encoder7\|soma_altpriority_encoder_bv7:altpriority_encoder9\|soma_altpriority_encoder_6v7:altpriority_encoder15\"" {  } { { "soma.vhd" "altpriority_encoder15" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132710924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altpriority_encoder_3v7 soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_qb6:leading_zeroes_cnt\|soma_altpriority_encoder_r08:altpriority_encoder7\|soma_altpriority_encoder_bv7:altpriority_encoder9\|soma_altpriority_encoder_6v7:altpriority_encoder15\|soma_altpriority_encoder_3v7:altpriority_encoder17 " "Elaborating entity \"soma_altpriority_encoder_3v7\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_qb6:leading_zeroes_cnt\|soma_altpriority_encoder_r08:altpriority_encoder7\|soma_altpriority_encoder_bv7:altpriority_encoder9\|soma_altpriority_encoder_6v7:altpriority_encoder15\|soma_altpriority_encoder_3v7:altpriority_encoder17\"" {  } { { "soma.vhd" "altpriority_encoder17" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132710937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altpriority_encoder_rf8 soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_qb6:leading_zeroes_cnt\|soma_altpriority_encoder_rf8:altpriority_encoder8 " "Elaborating entity \"soma_altpriority_encoder_rf8\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_qb6:leading_zeroes_cnt\|soma_altpriority_encoder_rf8:altpriority_encoder8\"" {  } { { "soma.vhd" "altpriority_encoder8" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 1014 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132710988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altpriority_encoder_e48 soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_e48:trailing_zeros_cnt " "Elaborating entity \"soma_altpriority_encoder_e48\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_e48:trailing_zeros_cnt\"" {  } { { "soma.vhd" "trailing_zeros_cnt" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 3998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132711132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altpriority_encoder_fj8 soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_e48:trailing_zeros_cnt\|soma_altpriority_encoder_fj8:altpriority_encoder21 " "Elaborating entity \"soma_altpriority_encoder_fj8\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_e48:trailing_zeros_cnt\|soma_altpriority_encoder_fj8:altpriority_encoder21\"" {  } { { "soma.vhd" "altpriority_encoder21" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 1515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132711147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altpriority_encoder_vh8 soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_e48:trailing_zeros_cnt\|soma_altpriority_encoder_fj8:altpriority_encoder21\|soma_altpriority_encoder_vh8:altpriority_encoder23 " "Elaborating entity \"soma_altpriority_encoder_vh8\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_e48:trailing_zeros_cnt\|soma_altpriority_encoder_fj8:altpriority_encoder21\|soma_altpriority_encoder_vh8:altpriority_encoder23\"" {  } { { "soma.vhd" "altpriority_encoder23" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 1228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132711161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altpriority_encoder_qh8 soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_e48:trailing_zeros_cnt\|soma_altpriority_encoder_fj8:altpriority_encoder21\|soma_altpriority_encoder_vh8:altpriority_encoder23\|soma_altpriority_encoder_qh8:altpriority_encoder25 " "Elaborating entity \"soma_altpriority_encoder_qh8\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_e48:trailing_zeros_cnt\|soma_altpriority_encoder_fj8:altpriority_encoder21\|soma_altpriority_encoder_vh8:altpriority_encoder23\|soma_altpriority_encoder_qh8:altpriority_encoder25\"" {  } { { "soma.vhd" "altpriority_encoder25" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 1168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132711175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altpriority_encoder_nh8 soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_e48:trailing_zeros_cnt\|soma_altpriority_encoder_fj8:altpriority_encoder21\|soma_altpriority_encoder_vh8:altpriority_encoder23\|soma_altpriority_encoder_qh8:altpriority_encoder25\|soma_altpriority_encoder_nh8:altpriority_encoder27 " "Elaborating entity \"soma_altpriority_encoder_nh8\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_e48:trailing_zeros_cnt\|soma_altpriority_encoder_fj8:altpriority_encoder21\|soma_altpriority_encoder_vh8:altpriority_encoder23\|soma_altpriority_encoder_qh8:altpriority_encoder25\|soma_altpriority_encoder_nh8:altpriority_encoder27\"" {  } { { "soma.vhd" "altpriority_encoder27" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 1108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132711189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altpriority_encoder_f48 soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_e48:trailing_zeros_cnt\|soma_altpriority_encoder_f48:altpriority_encoder22 " "Elaborating entity \"soma_altpriority_encoder_f48\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_e48:trailing_zeros_cnt\|soma_altpriority_encoder_f48:altpriority_encoder22\"" {  } { { "soma.vhd" "altpriority_encoder22" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 1521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132711304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altpriority_encoder_v28 soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_e48:trailing_zeros_cnt\|soma_altpriority_encoder_f48:altpriority_encoder22\|soma_altpriority_encoder_v28:altpriority_encoder30 " "Elaborating entity \"soma_altpriority_encoder_v28\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_e48:trailing_zeros_cnt\|soma_altpriority_encoder_f48:altpriority_encoder22\|soma_altpriority_encoder_v28:altpriority_encoder30\"" {  } { { "soma.vhd" "altpriority_encoder30" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 1458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132711386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altpriority_encoder_q28 soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_e48:trailing_zeros_cnt\|soma_altpriority_encoder_f48:altpriority_encoder22\|soma_altpriority_encoder_v28:altpriority_encoder30\|soma_altpriority_encoder_q28:altpriority_encoder32 " "Elaborating entity \"soma_altpriority_encoder_q28\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_e48:trailing_zeros_cnt\|soma_altpriority_encoder_f48:altpriority_encoder22\|soma_altpriority_encoder_v28:altpriority_encoder30\|soma_altpriority_encoder_q28:altpriority_encoder32\"" {  } { { "soma.vhd" "altpriority_encoder32" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 1395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132711434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altpriority_encoder_n28 soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_e48:trailing_zeros_cnt\|soma_altpriority_encoder_f48:altpriority_encoder22\|soma_altpriority_encoder_v28:altpriority_encoder30\|soma_altpriority_encoder_q28:altpriority_encoder32\|soma_altpriority_encoder_n28:altpriority_encoder34 " "Elaborating entity \"soma_altpriority_encoder_n28\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_e48:trailing_zeros_cnt\|soma_altpriority_encoder_f48:altpriority_encoder22\|soma_altpriority_encoder_v28:altpriority_encoder30\|soma_altpriority_encoder_q28:altpriority_encoder32\|soma_altpriority_encoder_n28:altpriority_encoder34\"" {  } { { "soma.vhd" "altpriority_encoder34" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 1332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132711474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub1\"" {  } { { "soma.vhd" "add_sub1" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132711612 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub1\"" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4515 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132711629 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132711630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132711630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132711630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132711630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132711630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132711630 ""}  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4515 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132711630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_75g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_75g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_75g " "Found entity 1: add_sub_75g" {  } { { "db/add_sub_75g.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/add_sub_75g.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132711742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132711742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_75g soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub1\|add_sub_75g:auto_generated " "Elaborating entity \"add_sub_75g\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub1\|add_sub_75g:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132711743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub2 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub2\"" {  } { { "soma.vhd" "add_sub2" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132711753 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub2 " "Elaborated megafunction instantiation \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub2\"" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4526 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132711762 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub2 " "Instantiated megafunction \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132711762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132711762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132711762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132711762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132711762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132711762 ""}  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4526 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132711762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub3\"" {  } { { "soma.vhd" "add_sub3" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132711769 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub3\"" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4537 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132711778 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132711778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132711778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132711778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132711778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132711778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132711778 ""}  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4537 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132711778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_45g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_45g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_45g " "Found entity 1: add_sub_45g" {  } { { "db/add_sub_45g.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/add_sub_45g.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132711839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132711839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_45g soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub3\|add_sub_45g:auto_generated " "Elaborating entity \"add_sub_45g\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub3\|add_sub_45g:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132711840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub4\"" {  } { { "soma.vhd" "add_sub4" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132711848 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub4\"" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4548 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132711858 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132711859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132711859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132711859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132711859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132711859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132711859 ""}  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4548 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132711859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_64g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_64g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_64g " "Found entity 1: add_sub_64g" {  } { { "db/add_sub_64g.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/add_sub_64g.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132711921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132711921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_64g soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub4\|add_sub_64g:auto_generated " "Elaborating entity \"add_sub_64g\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub4\|add_sub_64g:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132711922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub5\"" {  } { { "soma.vhd" "add_sub5" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132711931 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub5\"" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4559 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132711939 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132711939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132711939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132711939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132711939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132711939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132711939 ""}  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4559 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132711939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pdi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pdi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pdi " "Found entity 1: add_sub_pdi" {  } { { "db/add_sub_pdi.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/add_sub_pdi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132712010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132712010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_pdi soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub5\|add_sub_pdi:auto_generated " "Elaborating entity \"add_sub_pdi\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub5\|add_sub_pdi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132712011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub6\"" {  } { { "soma.vhd" "add_sub6" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132712019 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub6\"" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4574 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132712028 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712029 ""}  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4574 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132712029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "soma.vhd" "man_2comp_res_lower" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132712034 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_lower " "Elaborated megafunction instantiation \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4595 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132712043 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_lower " "Instantiated megafunction \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712043 ""}  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4595 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132712043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8ek.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8ek.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8ek " "Found entity 1: add_sub_8ek" {  } { { "db/add_sub_8ek.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/add_sub_8ek.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132712110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132712110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8ek soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_8ek:auto_generated " "Elaborating entity \"add_sub_8ek\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_8ek:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132712110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "soma.vhd" "man_2comp_res_upper0" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132712120 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborated megafunction instantiation \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4612 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132712130 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_upper0 " "Instantiated megafunction \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712130 ""}  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4612 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132712130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dvj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dvj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dvj " "Found entity 1: add_sub_dvj" {  } { { "db/add_sub_dvj.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/add_sub_dvj.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132712188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132712188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dvj soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_dvj:auto_generated " "Elaborating entity \"add_sub_dvj\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_dvj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132712189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "soma.vhd" "man_2comp_res_upper1" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132712201 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborated megafunction instantiation \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4628 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132712213 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_upper1 " "Instantiated megafunction \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712214 ""}  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4628 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132712214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_add_sub_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_add_sub_upper0\"" {  } { { "soma.vhd" "man_add_sub_upper0" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132712223 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_add_sub_upper0 " "Elaborated megafunction instantiation \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_add_sub_upper0\"" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4671 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132712233 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_add_sub_upper0 " "Instantiated megafunction \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_add_sub_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712233 ""}  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4671 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132712233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_add_sub_upper1\"" {  } { { "soma.vhd" "man_add_sub_upper1" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132712238 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_add_sub_upper1 " "Elaborated megafunction instantiation \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_add_sub_upper1\"" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4687 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132712248 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_add_sub_upper1 " "Instantiated megafunction \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712248 ""}  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4687 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132712248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "soma.vhd" "man_res_rounding_add_sub_lower" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132712253 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborated megafunction instantiation \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4713 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132712263 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Instantiated megafunction \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712263 ""}  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4713 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132712263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ckg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ckg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ckg " "Found entity 1: add_sub_ckg" {  } { { "db/add_sub_ckg.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/add_sub_ckg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132712321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132712321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ckg soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_ckg:auto_generated " "Elaborating entity \"add_sub_ckg\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_ckg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132712322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "soma.vhd" "man_res_rounding_add_sub_upper1" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132712330 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborated megafunction instantiation \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4725 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132712339 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Instantiated megafunction \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712339 ""}  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4725 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132712339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lsg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lsg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lsg " "Found entity 1: add_sub_lsg" {  } { { "db/add_sub_lsg.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/add_sub_lsg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132712398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132712398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lsg soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_lsg:auto_generated " "Elaborating entity \"add_sub_lsg\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_lsg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132712398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "soma.vhd" "trailing_zeros_limit_comparator" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132712470 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4737 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132712528 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712528 ""}  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4737 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132712528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pjh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pjh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pjh " "Found entity 1: cmpr_pjh" {  } { { "db/cmpr_pjh.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/cmpr_pjh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132712586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132712586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_pjh soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_pjh:auto_generated " "Elaborating entity \"cmpr_pjh\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_pjh:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132712587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernelRBF kernelRBF:inst16 " "Elaborating entity \"kernelRBF\" for hierarchy \"kernelRBF:inst16\"" {  } { { "projetoSD.bdf" "inst16" { Schematic "E:/Programacao/VHDL/SD/Projeto-SD/projetoSD.bdf" { { 88 496 648 280 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132712592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exponencial kernelRBF:inst16\|exponencial:inst15 " "Elaborating entity \"exponencial\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\"" {  } { { "kernelRBF.bdf" "inst15" { Schematic "E:/Programacao/VHDL/SD/Projeto-SD/kernelRBF.bdf" { { 280 2488 2696 424 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132712612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exponencial_altfp_exp_5fc kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component " "Elaborating entity \"exponencial_altfp_exp_5fc\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\"" {  } { { "exponencial.vhd" "exponencial_altfp_exp_5fc_component" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 3009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132712626 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wire_invert_exp_value_w_result_range130w exponencial.vhd(747) " "Verilog HDL or VHDL warning at exponencial.vhd(747): object \"wire_invert_exp_value_w_result_range130w\" assigned a value but never read" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 747 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645132712631 "|projetoSD|kernelRBF:inst16|exponencial:inst15|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wire_w_exp_value_wo_range129w exponencial.vhd(1045) " "Verilog HDL or VHDL warning at exponencial.vhd(1045): object \"wire_w_exp_value_wo_range129w\" assigned a value but never read" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 1045 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645132712640 "|projetoSD|kernelRBF:inst16|exponencial:inst15|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wire_w_exp_value_wo_range132w exponencial.vhd(1046) " "Verilog HDL or VHDL warning at exponencial.vhd(1046): object \"wire_w_exp_value_wo_range132w\" assigned a value but never read" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 1046 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645132712640 "|projetoSD|kernelRBF:inst16|exponencial:inst15|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wire_w_exp_value_wo_range131w exponencial.vhd(1047) " "Verilog HDL or VHDL warning at exponencial.vhd(1047): object \"wire_w_exp_value_wo_range131w\" assigned a value but never read" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 1047 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645132712641 "|projetoSD|kernelRBF:inst16|exponencial:inst15|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wire_w_xf_pre_2_wo_range183w exponencial.vhd(1124) " "Verilog HDL or VHDL warning at exponencial.vhd(1124): object \"wire_w_xf_pre_2_wo_range183w\" assigned a value but never read" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 1124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645132712641 "|projetoSD|kernelRBF:inst16|exponencial:inst15|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wire_w_xf_pre_wo_range177w exponencial.vhd(1125) " "Verilog HDL or VHDL warning at exponencial.vhd(1125): object \"wire_w_xf_pre_wo_range177w\" assigned a value but never read" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 1125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645132712641 "|projetoSD|kernelRBF:inst16|exponencial:inst15|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:exp_minus_bias " "Elaborating entity \"lpm_add_sub\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:exp_minus_bias\"" {  } { { "exponencial.vhd" "exp_minus_bias" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132712875 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:exp_minus_bias " "Elaborated megafunction instantiation \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:exp_minus_bias\"" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2646 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132712884 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:exp_minus_bias " "Instantiated megafunction \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:exp_minus_bias\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712884 ""}  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2646 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132712884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:exp_value_add_bias " "Elaborating entity \"lpm_add_sub\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:exp_value_add_bias\"" {  } { { "exponencial.vhd" "exp_value_add_bias" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132712889 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:exp_value_add_bias " "Elaborated megafunction instantiation \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:exp_value_add_bias\"" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2661 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132712898 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:exp_value_add_bias " "Instantiated megafunction \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:exp_value_add_bias\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712898 ""}  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2661 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132712898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_joi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_joi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_joi " "Found entity 1: add_sub_joi" {  } { { "db/add_sub_joi.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/add_sub_joi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132712953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132712953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_joi kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:exp_value_add_bias\|add_sub_joi:auto_generated " "Elaborating entity \"add_sub_joi\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:exp_value_add_bias\|add_sub_joi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132712954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:exp_value_man_over " "Elaborating entity \"lpm_add_sub\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:exp_value_man_over\"" {  } { { "exponencial.vhd" "exp_value_man_over" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132712962 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:exp_value_man_over " "Elaborated megafunction instantiation \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:exp_value_man_over\"" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2682 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132712970 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:exp_value_man_over " "Instantiated megafunction \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:exp_value_man_over\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712970 ""}  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2682 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132712970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:invert_exp_value " "Elaborating entity \"lpm_add_sub\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:invert_exp_value\"" {  } { { "exponencial.vhd" "invert_exp_value" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132712976 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:invert_exp_value " "Elaborated megafunction instantiation \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:invert_exp_value\"" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2695 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132712985 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:invert_exp_value " "Instantiated megafunction \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:invert_exp_value\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132712985 ""}  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2695 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132712985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3ri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3ri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3ri " "Found entity 1: add_sub_3ri" {  } { { "db/add_sub_3ri.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/add_sub_3ri.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132713042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132713042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_3ri kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:invert_exp_value\|add_sub_3ri:auto_generated " "Elaborating entity \"add_sub_3ri\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:invert_exp_value\|add_sub_3ri:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132713043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:man_round " "Elaborating entity \"lpm_add_sub\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:man_round\"" {  } { { "exponencial.vhd" "man_round" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132713050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:man_round " "Elaborated megafunction instantiation \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:man_round\"" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2711 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132713060 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:man_round " "Instantiated megafunction \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:man_round\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 23 " "Parameter \"LPM_WIDTH\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713060 ""}  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2711 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132713060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i5g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i5g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i5g " "Found entity 1: add_sub_i5g" {  } { { "db/add_sub_i5g.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/add_sub_i5g.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132713117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132713117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_i5g kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:man_round\|add_sub_i5g:auto_generated " "Elaborating entity \"add_sub_i5g\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:man_round\|add_sub_i5g:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132713117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:one_minus_xf " "Elaborating entity \"lpm_add_sub\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:one_minus_xf\"" {  } { { "exponencial.vhd" "one_minus_xf" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132713125 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:one_minus_xf " "Elaborated megafunction instantiation \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:one_minus_xf\"" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2723 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132713134 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:one_minus_xf " "Instantiated megafunction \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:one_minus_xf\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 31 " "Parameter \"LPM_WIDTH\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713134 ""}  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2723 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132713134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5gi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_5gi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5gi " "Found entity 1: add_sub_5gi" {  } { { "db/add_sub_5gi.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/add_sub_5gi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132713191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132713191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_5gi kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:one_minus_xf\|add_sub_5gi:auto_generated " "Elaborating entity \"add_sub_5gi\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:one_minus_xf\|add_sub_5gi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132713192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:x_fixed_minus_xiln2 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:x_fixed_minus_xiln2\"" {  } { { "exponencial.vhd" "x_fixed_minus_xiln2" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132713205 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:x_fixed_minus_xiln2 " "Elaborated megafunction instantiation \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:x_fixed_minus_xiln2\"" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2739 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132713217 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:x_fixed_minus_xiln2 " "Instantiated megafunction \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:x_fixed_minus_xiln2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 38 " "Parameter \"LPM_WIDTH\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713217 ""}  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2739 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132713217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cgi " "Found entity 1: add_sub_cgi" {  } { { "db/add_sub_cgi.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/add_sub_cgi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132713276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132713276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_cgi kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:x_fixed_minus_xiln2\|add_sub_cgi:auto_generated " "Elaborating entity \"add_sub_cgi\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:x_fixed_minus_xiln2\|add_sub_cgi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132713276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:xf_minus_ln2 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:xf_minus_ln2\"" {  } { { "exponencial.vhd" "xf_minus_ln2" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132713285 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:xf_minus_ln2 " "Elaborated megafunction instantiation \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:xf_minus_ln2\"" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2755 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132713294 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:xf_minus_ln2 " "Instantiated megafunction \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:xf_minus_ln2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 31 " "Parameter \"LPM_WIDTH\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713294 ""}  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2755 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132713294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:xi_add_one " "Elaborating entity \"lpm_add_sub\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:xi_add_one\"" {  } { { "exponencial.vhd" "xi_add_one" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132713300 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:xi_add_one " "Elaborated megafunction instantiation \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:xi_add_one\"" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2771 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132713308 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:xi_add_one " "Instantiated megafunction \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:xi_add_one\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713309 ""}  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2771 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132713309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_odi " "Found entity 1: add_sub_odi" {  } { { "db/add_sub_odi.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/add_sub_odi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132713364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132713364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_odi kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:xi_add_one\|add_sub_odi:auto_generated " "Elaborating entity \"add_sub_odi\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:xi_add_one\|add_sub_odi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132713364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_clshift:rbarrel_shift " "Elaborating entity \"lpm_clshift\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_clshift:rbarrel_shift\"" {  } { { "exponencial.vhd" "rbarrel_shift" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132713390 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_clshift:rbarrel_shift " "Elaborated megafunction instantiation \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_clshift:rbarrel_shift\"" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2786 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132713395 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_clshift:rbarrel_shift " "Instantiated megafunction \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_clshift:rbarrel_shift\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SHIFTTYPE LOGICAL " "Parameter \"LPM_SHIFTTYPE\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 38 " "Parameter \"LPM_WIDTH\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHDIST 6 " "Parameter \"LPM_WIDTHDIST\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_clshift " "Parameter \"lpm_type\" = \"lpm_clshift\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713395 ""}  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2786 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132713395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_vhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_vhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_vhe " "Found entity 1: lpm_clshift_vhe" {  } { { "db/lpm_clshift_vhe.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/lpm_clshift_vhe.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132713413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132713413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_vhe kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_clshift:rbarrel_shift\|lpm_clshift_vhe:auto_generated " "Elaborating entity \"lpm_clshift_vhe\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_clshift:rbarrel_shift\|lpm_clshift_vhe:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_clshift.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132713413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_compare:distance_overflow_comp " "Elaborating entity \"lpm_compare\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_compare:distance_overflow_comp\"" {  } { { "exponencial.vhd" "distance_overflow_comp" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132713432 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_compare:distance_overflow_comp " "Elaborated megafunction instantiation \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_compare:distance_overflow_comp\"" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2802 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132713441 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_compare:distance_overflow_comp " "Instantiated megafunction \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_compare:distance_overflow_comp\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713441 ""}  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2802 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132713441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_uqh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_uqh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_uqh " "Found entity 1: cmpr_uqh" {  } { { "db/cmpr_uqh.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/cmpr_uqh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132713497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132713497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_uqh kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_compare:distance_overflow_comp\|cmpr_uqh:auto_generated " "Elaborating entity \"cmpr_uqh\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_compare:distance_overflow_comp\|cmpr_uqh:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132713498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_compare:tbl1_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_compare:tbl1_compare\"" {  } { { "exponencial.vhd" "tbl1_compare" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132713505 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_compare:tbl1_compare " "Elaborated megafunction instantiation \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_compare:tbl1_compare\"" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2812 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132713514 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_compare:tbl1_compare " "Instantiated megafunction \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_compare:tbl1_compare\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713514 ""}  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2812 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132713514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_0uh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_0uh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_0uh " "Found entity 1: cmpr_0uh" {  } { { "db/cmpr_0uh.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/cmpr_0uh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132713571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132713571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0uh kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_compare:tbl1_compare\|cmpr_0uh:auto_generated " "Elaborating entity \"cmpr_0uh\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_compare:tbl1_compare\|cmpr_0uh:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132713572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_compare:underflow_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_compare:underflow_compare\"" {  } { { "exponencial.vhd" "underflow_compare" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132713579 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_compare:underflow_compare " "Elaborated megafunction instantiation \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_compare:underflow_compare\"" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2822 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132713588 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_compare:underflow_compare " "Instantiated megafunction \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_compare:underflow_compare\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713588 ""}  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2822 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132713588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:man_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:man_prod\"" {  } { { "exponencial.vhd" "man_prod" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132713626 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:man_prod " "Elaborated megafunction instantiation \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:man_prod\"" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2832 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132713635 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:man_prod " "Instantiated megafunction \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:man_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 31 " "Parameter \"LPM_WIDTHA\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 31 " "Parameter \"LPM_WIDTHB\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 62 " "Parameter \"LPM_WIDTHP\" = \"62\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713635 ""}  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2832 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132713635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ecs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ecs.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ecs " "Found entity 1: mult_ecs" {  } { { "db/mult_ecs.v" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/mult_ecs.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132713691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132713691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_ecs kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:man_prod\|mult_ecs:auto_generated " "Elaborating entity \"mult_ecs\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:man_prod\|mult_ecs:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132713692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:tbl1_tbl2_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:tbl1_tbl2_prod\"" {  } { { "exponencial.vhd" "tbl1_tbl2_prod" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132713710 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:tbl1_tbl2_prod " "Elaborated megafunction instantiation \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:tbl1_tbl2_prod\"" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2849 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132713719 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:tbl1_tbl2_prod " "Instantiated megafunction \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:tbl1_tbl2_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713719 ""}  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2849 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132713719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ics.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ics.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ics " "Found entity 1: mult_ics" {  } { { "db/mult_ics.v" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/mult_ics.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132713777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132713777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_ics kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:tbl1_tbl2_prod\|mult_ics:auto_generated " "Elaborating entity \"mult_ics\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:tbl1_tbl2_prod\|mult_ics:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132713777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:tbl3_taylor_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:tbl3_taylor_prod\"" {  } { { "exponencial.vhd" "tbl3_taylor_prod" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132713792 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:tbl3_taylor_prod " "Elaborated megafunction instantiation \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:tbl3_taylor_prod\"" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2867 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132713801 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:tbl3_taylor_prod " "Instantiated megafunction \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:tbl3_taylor_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 30 " "Parameter \"LPM_WIDTHB\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 62 " "Parameter \"LPM_WIDTHP\" = \"62\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713801 ""}  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2867 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132713801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fcs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_fcs.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fcs " "Found entity 1: mult_fcs" {  } { { "db/mult_fcs.v" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/mult_fcs.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132713858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132713858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_fcs kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:tbl3_taylor_prod\|mult_fcs:auto_generated " "Elaborating entity \"mult_fcs\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:tbl3_taylor_prod\|mult_fcs:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132713858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\"" {  } { { "exponencial.vhd" "xi_ln2_prod" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132713960 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod " "Elaborated megafunction instantiation \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\"" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2884 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132713970 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod " "Instantiated megafunction \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 38 " "Parameter \"LPM_WIDTHB\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 46 " "Parameter \"LPM_WIDTHP\" = \"46\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132713970 ""}  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2884 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132713970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_cbs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_cbs.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_cbs " "Found entity 1: mult_cbs" {  } { { "db/mult_cbs.v" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/mult_cbs.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132714027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132714027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_cbs kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\|mult_cbs:auto_generated " "Elaborating entity \"mult_cbs\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\|mult_cbs:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132714027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_prod\"" {  } { { "exponencial.vhd" "xi_prod" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132714043 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_prod " "Elaborated megafunction instantiation \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_prod\"" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2901 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132714053 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_prod " "Instantiated megafunction \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132714053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132714053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132714053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132714053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132714053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132714053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132714053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132714053 ""}  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2901 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132714053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_gpr.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_gpr.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_gpr " "Found entity 1: mult_gpr" {  } { { "db/mult_gpr.v" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/mult_gpr.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132714144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132714144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_gpr kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_prod\|mult_gpr:auto_generated " "Elaborating entity \"mult_gpr\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_prod\|mult_gpr:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132714145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|LPM_MUX:table_one " "Elaborating entity \"LPM_MUX\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|LPM_MUX:table_one\"" {  } { { "exponencial.vhd" "table_one" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132714186 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|LPM_MUX:table_one " "Elaborated megafunction instantiation \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|LPM_MUX:table_one\"" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2919 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132714204 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|LPM_MUX:table_one " "Instantiated megafunction \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|LPM_MUX:table_one\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132714204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132714204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132714204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132714204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132714204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132714204 ""}  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2919 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132714204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_f3e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_f3e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_f3e " "Found entity 1: mux_f3e" {  } { { "db/mux_f3e.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/mux_f3e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132714289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132714289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_f3e kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|LPM_MUX:table_one\|mux_f3e:auto_generated " "Elaborating entity \"mux_f3e\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|LPM_MUX:table_one\|mux_f3e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132714290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|LPM_MUX:table_three " "Elaborating entity \"LPM_MUX\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|LPM_MUX:table_three\"" {  } { { "exponencial.vhd" "table_three" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132714347 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|LPM_MUX:table_three " "Elaborated megafunction instantiation \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|LPM_MUX:table_three\"" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2935 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132714359 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|LPM_MUX:table_three " "Instantiated megafunction \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|LPM_MUX:table_three\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 21 " "Parameter \"LPM_WIDTH\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132714359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132714359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132714359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132714359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132714359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132714359 ""}  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2935 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132714359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_d3e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_d3e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_d3e " "Found entity 1: mux_d3e" {  } { { "db/mux_d3e.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/mux_d3e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132714432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132714432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_d3e kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|LPM_MUX:table_three\|mux_d3e:auto_generated " "Elaborating entity \"mux_d3e\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|LPM_MUX:table_three\|mux_d3e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132714433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|LPM_MUX:table_two " "Elaborating entity \"LPM_MUX\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|LPM_MUX:table_two\"" {  } { { "exponencial.vhd" "table_two" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132714468 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|LPM_MUX:table_two " "Elaborated megafunction instantiation \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|LPM_MUX:table_two\"" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2951 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132714482 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|LPM_MUX:table_two " "Instantiated megafunction \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|LPM_MUX:table_two\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 26 " "Parameter \"LPM_WIDTH\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132714482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132714482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132714482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132714482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132714482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132714482 ""}  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2951 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132714482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_i3e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_i3e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_i3e " "Found entity 1: mux_i3e" {  } { { "db/mux_i3e.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/mux_i3e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132714561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132714561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_i3e kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|LPM_MUX:table_two\|mux_i3e:auto_generated " "Elaborating entity \"mux_i3e\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|LPM_MUX:table_two\|mux_i3e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132714562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULT_Float kernelRBF:inst16\|MULT_Float:inst11 " "Elaborating entity \"MULT_Float\" for hierarchy \"kernelRBF:inst16\|MULT_Float:inst11\"" {  } { { "kernelRBF.bdf" "inst11" { Schematic "E:/Programacao/VHDL/SD/Projeto-SD/kernelRBF.bdf" { { 280 2216 2440 440 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132714612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULT_Float_altfp_mult_fkn kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component " "Elaborating entity \"MULT_Float_altfp_mult_fkn\" for hierarchy \"kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\"" {  } { { "MULT_Float.vhd" "MULT_Float_altfp_mult_fkn_component" { Text "E:/Programacao/VHDL/SD/Projeto-SD/MULT_Float.vhd" 1452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132714628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:exp_add_adder\"" {  } { { "MULT_Float.vhd" "exp_add_adder" { Text "E:/Programacao/VHDL/SD/Projeto-SD/MULT_Float.vhd" 1295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132714676 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:exp_add_adder\"" {  } { { "MULT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/MULT_Float.vhd" 1295 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132714685 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132714685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132714685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132714685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132714685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132714685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132714685 ""}  } { { "MULT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/MULT_Float.vhd" 1295 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132714685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_f6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f6j " "Found entity 1: add_sub_f6j" {  } { { "db/add_sub_f6j.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/add_sub_f6j.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132714741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132714741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_f6j kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:exp_add_adder\|add_sub_f6j:auto_generated " "Elaborating entity \"add_sub_f6j\" for hierarchy \"kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:exp_add_adder\|add_sub_f6j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132714742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "MULT_Float.vhd" "exp_adj_adder" { Text "E:/Programacao/VHDL/SD/Projeto-SD/MULT_Float.vhd" 1326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132714750 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "MULT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/MULT_Float.vhd" 1326 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132714759 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132714759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132714759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132714759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132714759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132714759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132714759 ""}  } { { "MULT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/MULT_Float.vhd" 1326 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132714759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4ug.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_4ug.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4ug " "Found entity 1: add_sub_4ug" {  } { { "db/add_sub_4ug.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/add_sub_4ug.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132714815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132714815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_4ug kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:exp_adj_adder\|add_sub_4ug:auto_generated " "Elaborating entity \"add_sub_4ug\" for hierarchy \"kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:exp_adj_adder\|add_sub_4ug:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132714816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "MULT_Float.vhd" "exp_bias_subtr" { Text "E:/Programacao/VHDL/SD/Projeto-SD/MULT_Float.vhd" 1338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132714824 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "MULT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/MULT_Float.vhd" 1338 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132714833 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132714833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132714833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132714833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132714833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132714833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132714833 ""}  } { { "MULT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/MULT_Float.vhd" 1338 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132714833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_idg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_idg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_idg " "Found entity 1: add_sub_idg" {  } { { "db/add_sub_idg.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/add_sub_idg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132714890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132714890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_idg kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:exp_bias_subtr\|add_sub_idg:auto_generated " "Elaborating entity \"add_sub_idg\" for hierarchy \"kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:exp_bias_subtr\|add_sub_idg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132714890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:man_round_adder\"" {  } { { "MULT_Float.vhd" "man_round_adder" { Text "E:/Programacao/VHDL/SD/Projeto-SD/MULT_Float.vhd" 1352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132714897 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:man_round_adder\"" {  } { { "MULT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/MULT_Float.vhd" 1352 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132714906 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132714907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132714907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132714907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 25 " "Parameter \"LPM_WIDTH\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132714907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132714907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132714907 ""}  } { { "MULT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/MULT_Float.vhd" 1352 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132714907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gjg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gjg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gjg " "Found entity 1: add_sub_gjg" {  } { { "db/add_sub_gjg.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/add_sub_gjg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132714963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132714963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_gjg kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:man_round_adder\|add_sub_gjg:auto_generated " "Elaborating entity \"add_sub_gjg\" for hierarchy \"kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:man_round_adder\|add_sub_gjg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132714963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_mult:man_product2_mult\"" {  } { { "MULT_Float.vhd" "man_product2_mult" { Text "E:/Programacao/VHDL/SD/Projeto-SD/MULT_Float.vhd" 1397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132714972 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_mult:man_product2_mult\"" {  } { { "MULT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/MULT_Float.vhd" 1397 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132714981 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_mult:man_product2_mult " "Instantiated megafunction \"kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132714982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132714982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132714982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132714982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132714982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132714982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132714982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132714982 ""}  } { { "MULT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/MULT_Float.vhd" 1397 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132714982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ncs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ncs.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ncs " "Found entity 1: mult_ncs" {  } { { "db/mult_ncs.v" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/mult_ncs.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132715037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132715037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_ncs kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_mult:man_product2_mult\|mult_ncs:auto_generated " "Elaborating entity \"mult_ncs\" for hierarchy \"kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_mult:man_product2_mult\|mult_ncs:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132715037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfloat kernelRBF:inst16\|divfloat:inst12 " "Elaborating entity \"divfloat\" for hierarchy \"kernelRBF:inst16\|divfloat:inst12\"" {  } { { "kernelRBF.bdf" "inst12" { Schematic "E:/Programacao/VHDL/SD/Projeto-SD/kernelRBF.bdf" { { 288 1992 2176 488 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132715059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfloat_altfp_div_s4h kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component " "Elaborating entity \"divfloat_altfp_div_s4h\" for hierarchy \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\"" {  } { { "divfloat.vhd" "divfloat_altfp_div_s4h_component" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132715075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfloat_altfp_div_pst_kse kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1 " "Elaborating entity \"divfloat_altfp_div_pst_kse\" for hierarchy \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\"" {  } { { "divfloat.vhd" "altfp_div_pst1" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132715090 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wire_quotient_process_w_result_range425w divfloat.vhd(330) " "Verilog HDL or VHDL warning at divfloat.vhd(330): object \"wire_quotient_process_w_result_range425w\" assigned a value but never read" {  } { { "divfloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 330 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645132715093 "|projetoSD|kernelRBF:inst16|divfloat:inst12|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component|divfloat_altfp_div_pst_kse:altfp_div_pst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|altsyncram:altsyncram3 " "Elaborating entity \"altsyncram\" for hierarchy \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|altsyncram:altsyncram3\"" {  } { { "divfloat.vhd" "altsyncram3" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132715218 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|altsyncram:altsyncram3 " "Elaborated megafunction instantiation \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|altsyncram:altsyncram3\"" {  } { { "divfloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1174 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132715297 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|altsyncram:altsyncram3 " "Instantiated megafunction \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|altsyncram:altsyncram3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A UNUSED " "Parameter \"ADDRESS_ACLR_A\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A UNUSED " "Parameter \"BYTEENA_ACLR_A\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B CLOCK1 " "Parameter \"BYTEENA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A USE_INPUT_CLKEN " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B USE_INPUT_CLKEN " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A NORMAL " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B NORMAL " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECC_PIPELINE_STAGE_ENABLED FALSE " "Parameter \"ECC_PIPELINE_STAGE_ENABLED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IMPLEMENT_IN_LES OFF " "Parameter \"IMPLEMENT_IN_LES\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A UNUSED " "Parameter \"INDATA_ACLR_A\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE divfloat.hex " "Parameter \"INIT_FILE\" = \"divfloat.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_A " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 0 " "Parameter \"MAXIMUM_DEPTH\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 0 " "Parameter \"NUMWORDS_A\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 0 " "Parameter \"NUMWORDS_B\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK1 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_ECCSTATUS 3 " "Parameter \"WIDTH_ECCSTATUS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A UNUSED " "Parameter \"WRCONTROL_ACLR_A\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone V " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715297 ""}  } { { "divfloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1174 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132715297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g4r3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g4r3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g4r3 " "Found entity 1: altsyncram_g4r3" {  } { { "db/altsyncram_g4r3.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/altsyncram_g4r3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132715357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132715357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g4r3 kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_g4r3:auto_generated " "Elaborating entity \"altsyncram_g4r3\" for hierarchy \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_g4r3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132715358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:bias_addition " "Elaborating entity \"lpm_add_sub\" for hierarchy \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:bias_addition\"" {  } { { "divfloat.vhd" "bias_addition" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132715376 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:bias_addition " "Elaborated megafunction instantiation \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:bias_addition\"" {  } { { "divfloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1593 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132715385 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:bias_addition " "Instantiated megafunction \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:bias_addition\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715385 ""}  } { { "divfloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1593 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132715385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mhi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mhi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mhi " "Found entity 1: add_sub_mhi" {  } { { "db/add_sub_mhi.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/add_sub_mhi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132715443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132715443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mhi kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:bias_addition\|add_sub_mhi:auto_generated " "Elaborating entity \"add_sub_mhi\" for hierarchy \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:bias_addition\|add_sub_mhi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132715444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:exp_sub " "Elaborating entity \"lpm_add_sub\" for hierarchy \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:exp_sub\"" {  } { { "divfloat.vhd" "exp_sub" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132715453 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:exp_sub " "Elaborated megafunction instantiation \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:exp_sub\"" {  } { { "divfloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1609 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132715463 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:exp_sub " "Instantiated megafunction \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:exp_sub\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715463 ""}  } { { "divfloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1609 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132715463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3mh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3mh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3mh " "Found entity 1: add_sub_3mh" {  } { { "db/add_sub_3mh.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/add_sub_3mh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132715523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132715523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_3mh kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:exp_sub\|add_sub_3mh:auto_generated " "Elaborating entity \"add_sub_3mh\" for hierarchy \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:exp_sub\|add_sub_3mh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132715524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:quotient_process " "Elaborating entity \"lpm_add_sub\" for hierarchy \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:quotient_process\"" {  } { { "divfloat.vhd" "quotient_process" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132715532 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:quotient_process " "Elaborated megafunction instantiation \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:quotient_process\"" {  } { { "divfloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1627 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132715541 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:quotient_process " "Instantiated megafunction \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:quotient_process\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 31 " "Parameter \"LPM_WIDTH\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715542 ""}  } { { "divfloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1627 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132715542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_eng.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_eng.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_eng " "Found entity 1: add_sub_eng" {  } { { "db/add_sub_eng.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/add_sub_eng.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132715598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132715598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_eng kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:quotient_process\|add_sub_eng:auto_generated " "Elaborating entity \"add_sub_eng\" for hierarchy \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:quotient_process\|add_sub_eng:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132715598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\"" {  } { { "divfloat.vhd" "remainder_sub_0" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132715607 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Elaborated megafunction instantiation \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\"" {  } { { "divfloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1640 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132715617 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Instantiated megafunction \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 50 " "Parameter \"LPM_WIDTH\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715618 ""}  } { { "divfloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1640 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132715618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mdg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mdg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mdg " "Found entity 1: add_sub_mdg" {  } { { "db/add_sub_mdg.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/add_sub_mdg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132715674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132715674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mdg kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_mdg:auto_generated " "Elaborating entity \"add_sub_mdg\" for hierarchy \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_mdg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132715674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_compare:cmpr2 " "Elaborating entity \"lpm_compare\" for hierarchy \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_compare:cmpr2\"" {  } { { "divfloat.vhd" "cmpr2" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132715682 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_compare:cmpr2 " "Elaborated megafunction instantiation \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_compare:cmpr2\"" {  } { { "divfloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1651 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132715691 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_compare:cmpr2 " "Instantiated megafunction \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_compare:cmpr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 23 " "Parameter \"LPM_WIDTH\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715692 ""}  } { { "divfloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1651 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132715692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_gsh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_gsh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_gsh " "Found entity 1: cmpr_gsh" {  } { { "db/cmpr_gsh.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/cmpr_gsh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132715748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132715748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gsh kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_compare:cmpr2\|cmpr_gsh:auto_generated " "Elaborating entity \"cmpr_gsh\" for hierarchy \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_compare:cmpr2\|cmpr_gsh:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132715748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:a1_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:a1_prod\"" {  } { { "divfloat.vhd" "a1_prod" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132715758 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:a1_prod " "Elaborated megafunction instantiation \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:a1_prod\"" {  } { { "divfloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1662 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132715767 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:a1_prod " "Instantiated megafunction \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:a1_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 25 " "Parameter \"LPM_WIDTHA\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 35 " "Parameter \"LPM_WIDTHP\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715767 ""}  } { { "divfloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1662 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132715767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ubt.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ubt.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ubt " "Found entity 1: mult_ubt" {  } { { "db/mult_ubt.v" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/mult_ubt.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132715823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132715823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_ubt kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:a1_prod\|mult_ubt:auto_generated " "Elaborating entity \"mult_ubt\" for hierarchy \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:a1_prod\|mult_ubt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132715824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:b1_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:b1_prod\"" {  } { { "divfloat.vhd" "b1_prod" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132715838 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:b1_prod " "Elaborated megafunction instantiation \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:b1_prod\"" {  } { { "divfloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1684 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132715848 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:b1_prod " "Instantiated megafunction \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:b1_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715848 ""}  } { { "divfloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1684 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132715848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_rbt.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_rbt.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_rbt " "Found entity 1: mult_rbt" {  } { { "db/mult_rbt.v" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/mult_rbt.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132715905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132715905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_rbt kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:b1_prod\|mult_rbt:auto_generated " "Elaborating entity \"mult_rbt\" for hierarchy \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:b1_prod\|mult_rbt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132715905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:q_partial_0 " "Elaborating entity \"lpm_mult\" for hierarchy \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:q_partial_0\"" {  } { { "divfloat.vhd" "q_partial_0" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132715921 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:q_partial_0 " "Elaborated megafunction instantiation \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:q_partial_0\"" {  } { { "divfloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1702 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132715932 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:q_partial_0 " "Instantiated megafunction \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:q_partial_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132715932 ""}  } { { "divfloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1702 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132715932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_4ct.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_4ct.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_4ct " "Found entity 1: mult_4ct" {  } { { "db/mult_4ct.v" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/mult_4ct.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132715993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132715993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_4ct kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:q_partial_0\|mult_4ct:auto_generated " "Elaborating entity \"mult_4ct\" for hierarchy \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:q_partial_0\|mult_4ct:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132715994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Elaborating entity \"lpm_mult\" for hierarchy \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:remainder_mult_0\"" {  } { { "divfloat.vhd" "remainder_mult_0" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132716019 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Elaborated megafunction instantiation \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:remainder_mult_0\"" {  } { { "divfloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1744 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132716032 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Instantiated megafunction \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:remainder_mult_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132716032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132716032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 34 " "Parameter \"LPM_WIDTHA\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132716032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132716032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 51 " "Parameter \"LPM_WIDTHP\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132716032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132716032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132716032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132716032 ""}  } { { "divfloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1744 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132716032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_2ct.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_2ct.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_2ct " "Found entity 1: mult_2ct" {  } { { "db/mult_2ct.v" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/mult_2ct.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132716092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132716092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_2ct kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_2ct:auto_generated " "Elaborating entity \"mult_2ct\" for hierarchy \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_2ct:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132716093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIF_comp kernelRBF:inst16\|DIF_comp:inst1 " "Elaborating entity \"DIF_comp\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\"" {  } { { "kernelRBF.bdf" "inst1" { Schematic "E:/Programacao/VHDL/SD/Projeto-SD/kernelRBF.bdf" { { 192 584 792 288 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132717447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtrator kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst " "Elaborating entity \"Subtrator\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\"" {  } { { "DIF_comp.bdf" "inst" { Schematic "E:/Programacao/VHDL/SD/Projeto-SD/DIF_comp.bdf" { { 336 1064 1248 568 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132717506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtrator_altfp_add_sub_oui kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component " "Elaborating entity \"Subtrator_altfp_add_sub_oui\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\"" {  } { { "Subtrator.vhd" "Subtrator_altfp_add_sub_oui_component" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 4788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132717523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtrator_altbarrel_shift_ltd kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altbarrel_shift_ltd:lbarrel_shift " "Elaborating entity \"Subtrator_altbarrel_shift_ltd\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altbarrel_shift_ltd:lbarrel_shift\"" {  } { { "Subtrator.vhd" "lbarrel_shift" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 3979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132717651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtrator_altbarrel_shift_aeb kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altbarrel_shift_aeb:rbarrel_shift " "Elaborating entity \"Subtrator_altbarrel_shift_aeb\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altbarrel_shift_aeb:rbarrel_shift\"" {  } { { "Subtrator.vhd" "rbarrel_shift" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 3989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132717691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtrator_altpriority_encoder_qb6 kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_qb6:leading_zeroes_cnt " "Elaborating entity \"Subtrator_altpriority_encoder_qb6\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_qb6:leading_zeroes_cnt\"" {  } { { "Subtrator.vhd" "leading_zeroes_cnt" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 3996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132717727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtrator_altpriority_encoder_r08 kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_qb6:leading_zeroes_cnt\|Subtrator_altpriority_encoder_r08:altpriority_encoder7 " "Elaborating entity \"Subtrator_altpriority_encoder_r08\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_qb6:leading_zeroes_cnt\|Subtrator_altpriority_encoder_r08:altpriority_encoder7\"" {  } { { "Subtrator.vhd" "altpriority_encoder7" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132717742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtrator_altpriority_encoder_be8 kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_qb6:leading_zeroes_cnt\|Subtrator_altpriority_encoder_r08:altpriority_encoder7\|Subtrator_altpriority_encoder_be8:altpriority_encoder10 " "Elaborating entity \"Subtrator_altpriority_encoder_be8\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_qb6:leading_zeroes_cnt\|Subtrator_altpriority_encoder_r08:altpriority_encoder7\|Subtrator_altpriority_encoder_be8:altpriority_encoder10\"" {  } { { "Subtrator.vhd" "altpriority_encoder10" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132717755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtrator_altpriority_encoder_6e8 kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_qb6:leading_zeroes_cnt\|Subtrator_altpriority_encoder_r08:altpriority_encoder7\|Subtrator_altpriority_encoder_be8:altpriority_encoder10\|Subtrator_altpriority_encoder_6e8:altpriority_encoder11 " "Elaborating entity \"Subtrator_altpriority_encoder_6e8\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_qb6:leading_zeroes_cnt\|Subtrator_altpriority_encoder_r08:altpriority_encoder7\|Subtrator_altpriority_encoder_be8:altpriority_encoder10\|Subtrator_altpriority_encoder_6e8:altpriority_encoder11\"" {  } { { "Subtrator.vhd" "altpriority_encoder11" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132717769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtrator_altpriority_encoder_3e8 kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_qb6:leading_zeroes_cnt\|Subtrator_altpriority_encoder_r08:altpriority_encoder7\|Subtrator_altpriority_encoder_be8:altpriority_encoder10\|Subtrator_altpriority_encoder_6e8:altpriority_encoder11\|Subtrator_altpriority_encoder_3e8:altpriority_encoder13 " "Elaborating entity \"Subtrator_altpriority_encoder_3e8\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_qb6:leading_zeroes_cnt\|Subtrator_altpriority_encoder_r08:altpriority_encoder7\|Subtrator_altpriority_encoder_be8:altpriority_encoder10\|Subtrator_altpriority_encoder_6e8:altpriority_encoder11\|Subtrator_altpriority_encoder_3e8:altpriority_encoder13\"" {  } { { "Subtrator.vhd" "altpriority_encoder13" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132717783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtrator_altpriority_encoder_bv7 kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_qb6:leading_zeroes_cnt\|Subtrator_altpriority_encoder_r08:altpriority_encoder7\|Subtrator_altpriority_encoder_bv7:altpriority_encoder9 " "Elaborating entity \"Subtrator_altpriority_encoder_bv7\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_qb6:leading_zeroes_cnt\|Subtrator_altpriority_encoder_r08:altpriority_encoder7\|Subtrator_altpriority_encoder_bv7:altpriority_encoder9\"" {  } { { "Subtrator.vhd" "altpriority_encoder9" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 888 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132717837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtrator_altpriority_encoder_6v7 kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_qb6:leading_zeroes_cnt\|Subtrator_altpriority_encoder_r08:altpriority_encoder7\|Subtrator_altpriority_encoder_bv7:altpriority_encoder9\|Subtrator_altpriority_encoder_6v7:altpriority_encoder15 " "Elaborating entity \"Subtrator_altpriority_encoder_6v7\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_qb6:leading_zeroes_cnt\|Subtrator_altpriority_encoder_r08:altpriority_encoder7\|Subtrator_altpriority_encoder_bv7:altpriority_encoder9\|Subtrator_altpriority_encoder_6v7:altpriority_encoder15\"" {  } { { "Subtrator.vhd" "altpriority_encoder15" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132717851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtrator_altpriority_encoder_3v7 kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_qb6:leading_zeroes_cnt\|Subtrator_altpriority_encoder_r08:altpriority_encoder7\|Subtrator_altpriority_encoder_bv7:altpriority_encoder9\|Subtrator_altpriority_encoder_6v7:altpriority_encoder15\|Subtrator_altpriority_encoder_3v7:altpriority_encoder17 " "Elaborating entity \"Subtrator_altpriority_encoder_3v7\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_qb6:leading_zeroes_cnt\|Subtrator_altpriority_encoder_r08:altpriority_encoder7\|Subtrator_altpriority_encoder_bv7:altpriority_encoder9\|Subtrator_altpriority_encoder_6v7:altpriority_encoder15\|Subtrator_altpriority_encoder_3v7:altpriority_encoder17\"" {  } { { "Subtrator.vhd" "altpriority_encoder17" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132717865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtrator_altpriority_encoder_rf8 kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_qb6:leading_zeroes_cnt\|Subtrator_altpriority_encoder_rf8:altpriority_encoder8 " "Elaborating entity \"Subtrator_altpriority_encoder_rf8\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_qb6:leading_zeroes_cnt\|Subtrator_altpriority_encoder_rf8:altpriority_encoder8\"" {  } { { "Subtrator.vhd" "altpriority_encoder8" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 1014 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132717917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtrator_altpriority_encoder_e48 kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_e48:trailing_zeros_cnt " "Elaborating entity \"Subtrator_altpriority_encoder_e48\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_e48:trailing_zeros_cnt\"" {  } { { "Subtrator.vhd" "trailing_zeros_cnt" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 4002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132718065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtrator_altpriority_encoder_fj8 kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_e48:trailing_zeros_cnt\|Subtrator_altpriority_encoder_fj8:altpriority_encoder21 " "Elaborating entity \"Subtrator_altpriority_encoder_fj8\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_e48:trailing_zeros_cnt\|Subtrator_altpriority_encoder_fj8:altpriority_encoder21\"" {  } { { "Subtrator.vhd" "altpriority_encoder21" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 1515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132718079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtrator_altpriority_encoder_vh8 kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_e48:trailing_zeros_cnt\|Subtrator_altpriority_encoder_fj8:altpriority_encoder21\|Subtrator_altpriority_encoder_vh8:altpriority_encoder23 " "Elaborating entity \"Subtrator_altpriority_encoder_vh8\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_e48:trailing_zeros_cnt\|Subtrator_altpriority_encoder_fj8:altpriority_encoder21\|Subtrator_altpriority_encoder_vh8:altpriority_encoder23\"" {  } { { "Subtrator.vhd" "altpriority_encoder23" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 1228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132718094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtrator_altpriority_encoder_qh8 kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_e48:trailing_zeros_cnt\|Subtrator_altpriority_encoder_fj8:altpriority_encoder21\|Subtrator_altpriority_encoder_vh8:altpriority_encoder23\|Subtrator_altpriority_encoder_qh8:altpriority_encoder25 " "Elaborating entity \"Subtrator_altpriority_encoder_qh8\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_e48:trailing_zeros_cnt\|Subtrator_altpriority_encoder_fj8:altpriority_encoder21\|Subtrator_altpriority_encoder_vh8:altpriority_encoder23\|Subtrator_altpriority_encoder_qh8:altpriority_encoder25\"" {  } { { "Subtrator.vhd" "altpriority_encoder25" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 1168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132718108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtrator_altpriority_encoder_nh8 kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_e48:trailing_zeros_cnt\|Subtrator_altpriority_encoder_fj8:altpriority_encoder21\|Subtrator_altpriority_encoder_vh8:altpriority_encoder23\|Subtrator_altpriority_encoder_qh8:altpriority_encoder25\|Subtrator_altpriority_encoder_nh8:altpriority_encoder27 " "Elaborating entity \"Subtrator_altpriority_encoder_nh8\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_e48:trailing_zeros_cnt\|Subtrator_altpriority_encoder_fj8:altpriority_encoder21\|Subtrator_altpriority_encoder_vh8:altpriority_encoder23\|Subtrator_altpriority_encoder_qh8:altpriority_encoder25\|Subtrator_altpriority_encoder_nh8:altpriority_encoder27\"" {  } { { "Subtrator.vhd" "altpriority_encoder27" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 1108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132718122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtrator_altpriority_encoder_f48 kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_e48:trailing_zeros_cnt\|Subtrator_altpriority_encoder_f48:altpriority_encoder22 " "Elaborating entity \"Subtrator_altpriority_encoder_f48\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_e48:trailing_zeros_cnt\|Subtrator_altpriority_encoder_f48:altpriority_encoder22\"" {  } { { "Subtrator.vhd" "altpriority_encoder22" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 1521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132718241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtrator_altpriority_encoder_v28 kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_e48:trailing_zeros_cnt\|Subtrator_altpriority_encoder_f48:altpriority_encoder22\|Subtrator_altpriority_encoder_v28:altpriority_encoder30 " "Elaborating entity \"Subtrator_altpriority_encoder_v28\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_e48:trailing_zeros_cnt\|Subtrator_altpriority_encoder_f48:altpriority_encoder22\|Subtrator_altpriority_encoder_v28:altpriority_encoder30\"" {  } { { "Subtrator.vhd" "altpriority_encoder30" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 1458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132718403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtrator_altpriority_encoder_q28 kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_e48:trailing_zeros_cnt\|Subtrator_altpriority_encoder_f48:altpriority_encoder22\|Subtrator_altpriority_encoder_v28:altpriority_encoder30\|Subtrator_altpriority_encoder_q28:altpriority_encoder32 " "Elaborating entity \"Subtrator_altpriority_encoder_q28\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_e48:trailing_zeros_cnt\|Subtrator_altpriority_encoder_f48:altpriority_encoder22\|Subtrator_altpriority_encoder_v28:altpriority_encoder30\|Subtrator_altpriority_encoder_q28:altpriority_encoder32\"" {  } { { "Subtrator.vhd" "altpriority_encoder32" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 1395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132718446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtrator_altpriority_encoder_n28 kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_e48:trailing_zeros_cnt\|Subtrator_altpriority_encoder_f48:altpriority_encoder22\|Subtrator_altpriority_encoder_v28:altpriority_encoder30\|Subtrator_altpriority_encoder_q28:altpriority_encoder32\|Subtrator_altpriority_encoder_n28:altpriority_encoder34 " "Elaborating entity \"Subtrator_altpriority_encoder_n28\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_e48:trailing_zeros_cnt\|Subtrator_altpriority_encoder_f48:altpriority_encoder22\|Subtrator_altpriority_encoder_v28:altpriority_encoder30\|Subtrator_altpriority_encoder_q28:altpriority_encoder32\|Subtrator_altpriority_encoder_n28:altpriority_encoder34\"" {  } { { "Subtrator.vhd" "altpriority_encoder34" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 1332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132718484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INT31BtoFloat kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10 " "Elaborating entity \"INT31BtoFloat\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\"" {  } { { "DIF_comp.bdf" "inst10" { Schematic "E:/Programacao/VHDL/SD/Projeto-SD/DIF_comp.bdf" { { 240 752 976 336 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132718610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INT31BtoFloat_altfp_convert_7qm kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component " "Elaborating entity \"INT31BtoFloat_altfp_convert_7qm\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\"" {  } { { "components/INT31BtoFloat.vhd" "INT31BtoFloat_altfp_convert_7qm_component" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 1468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132718625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INT31BtoFloat_altbarrel_shift_fof kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|INT31BtoFloat_altbarrel_shift_fof:altbarrel_shift5 " "Elaborating entity \"INT31BtoFloat_altbarrel_shift_fof\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|INT31BtoFloat_altbarrel_shift_fof:altbarrel_shift5\"" {  } { { "components/INT31BtoFloat.vhd" "altbarrel_shift5" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 1182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132718673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INT31BtoFloat_altpriority_encoder_qb6 kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|INT31BtoFloat_altpriority_encoder_qb6:altpriority_encoder2 " "Elaborating entity \"INT31BtoFloat_altpriority_encoder_qb6\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|INT31BtoFloat_altpriority_encoder_qb6:altpriority_encoder2\"" {  } { { "components/INT31BtoFloat.vhd" "altpriority_encoder2" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 1191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132718728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INT31BtoFloat_altpriority_encoder_rf8 kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|INT31BtoFloat_altpriority_encoder_qb6:altpriority_encoder2\|INT31BtoFloat_altpriority_encoder_rf8:altpriority_encoder10 " "Elaborating entity \"INT31BtoFloat_altpriority_encoder_rf8\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|INT31BtoFloat_altpriority_encoder_qb6:altpriority_encoder2\|INT31BtoFloat_altpriority_encoder_rf8:altpriority_encoder10\"" {  } { { "components/INT31BtoFloat.vhd" "altpriority_encoder10" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132718742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INT31BtoFloat_altpriority_encoder_be8 kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|INT31BtoFloat_altpriority_encoder_qb6:altpriority_encoder2\|INT31BtoFloat_altpriority_encoder_rf8:altpriority_encoder10\|INT31BtoFloat_altpriority_encoder_be8:altpriority_encoder11 " "Elaborating entity \"INT31BtoFloat_altpriority_encoder_be8\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|INT31BtoFloat_altpriority_encoder_qb6:altpriority_encoder2\|INT31BtoFloat_altpriority_encoder_rf8:altpriority_encoder10\|INT31BtoFloat_altpriority_encoder_be8:altpriority_encoder11\"" {  } { { "components/INT31BtoFloat.vhd" "altpriority_encoder11" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132718756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INT31BtoFloat_altpriority_encoder_6e8 kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|INT31BtoFloat_altpriority_encoder_qb6:altpriority_encoder2\|INT31BtoFloat_altpriority_encoder_rf8:altpriority_encoder10\|INT31BtoFloat_altpriority_encoder_be8:altpriority_encoder11\|INT31BtoFloat_altpriority_encoder_6e8:altpriority_encoder13 " "Elaborating entity \"INT31BtoFloat_altpriority_encoder_6e8\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|INT31BtoFloat_altpriority_encoder_qb6:altpriority_encoder2\|INT31BtoFloat_altpriority_encoder_rf8:altpriority_encoder10\|INT31BtoFloat_altpriority_encoder_be8:altpriority_encoder11\|INT31BtoFloat_altpriority_encoder_6e8:altpriority_encoder13\"" {  } { { "components/INT31BtoFloat.vhd" "altpriority_encoder13" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132718769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INT31BtoFloat_altpriority_encoder_3e8 kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|INT31BtoFloat_altpriority_encoder_qb6:altpriority_encoder2\|INT31BtoFloat_altpriority_encoder_rf8:altpriority_encoder10\|INT31BtoFloat_altpriority_encoder_be8:altpriority_encoder11\|INT31BtoFloat_altpriority_encoder_6e8:altpriority_encoder13\|INT31BtoFloat_altpriority_encoder_3e8:altpriority_encoder15 " "Elaborating entity \"INT31BtoFloat_altpriority_encoder_3e8\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|INT31BtoFloat_altpriority_encoder_qb6:altpriority_encoder2\|INT31BtoFloat_altpriority_encoder_rf8:altpriority_encoder10\|INT31BtoFloat_altpriority_encoder_be8:altpriority_encoder11\|INT31BtoFloat_altpriority_encoder_6e8:altpriority_encoder13\|INT31BtoFloat_altpriority_encoder_3e8:altpriority_encoder15\"" {  } { { "components/INT31BtoFloat.vhd" "altpriority_encoder15" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132718783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INT31BtoFloat_altpriority_encoder_r08 kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|INT31BtoFloat_altpriority_encoder_qb6:altpriority_encoder2\|INT31BtoFloat_altpriority_encoder_r08:altpriority_encoder9 " "Elaborating entity \"INT31BtoFloat_altpriority_encoder_r08\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|INT31BtoFloat_altpriority_encoder_qb6:altpriority_encoder2\|INT31BtoFloat_altpriority_encoder_r08:altpriority_encoder9\"" {  } { { "components/INT31BtoFloat.vhd" "altpriority_encoder9" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132718906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INT31BtoFloat_altpriority_encoder_bv7 kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|INT31BtoFloat_altpriority_encoder_qb6:altpriority_encoder2\|INT31BtoFloat_altpriority_encoder_r08:altpriority_encoder9\|INT31BtoFloat_altpriority_encoder_bv7:altpriority_encoder17 " "Elaborating entity \"INT31BtoFloat_altpriority_encoder_bv7\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|INT31BtoFloat_altpriority_encoder_qb6:altpriority_encoder2\|INT31BtoFloat_altpriority_encoder_r08:altpriority_encoder9\|INT31BtoFloat_altpriority_encoder_bv7:altpriority_encoder17\"" {  } { { "components/INT31BtoFloat.vhd" "altpriority_encoder17" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132718923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INT31BtoFloat_altpriority_encoder_6v7 kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|INT31BtoFloat_altpriority_encoder_qb6:altpriority_encoder2\|INT31BtoFloat_altpriority_encoder_r08:altpriority_encoder9\|INT31BtoFloat_altpriority_encoder_bv7:altpriority_encoder17\|INT31BtoFloat_altpriority_encoder_6v7:altpriority_encoder19 " "Elaborating entity \"INT31BtoFloat_altpriority_encoder_6v7\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|INT31BtoFloat_altpriority_encoder_qb6:altpriority_encoder2\|INT31BtoFloat_altpriority_encoder_r08:altpriority_encoder9\|INT31BtoFloat_altpriority_encoder_bv7:altpriority_encoder17\|INT31BtoFloat_altpriority_encoder_6v7:altpriority_encoder19\"" {  } { { "components/INT31BtoFloat.vhd" "altpriority_encoder19" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132719021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INT31BtoFloat_altpriority_encoder_3v7 kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|INT31BtoFloat_altpriority_encoder_qb6:altpriority_encoder2\|INT31BtoFloat_altpriority_encoder_r08:altpriority_encoder9\|INT31BtoFloat_altpriority_encoder_bv7:altpriority_encoder17\|INT31BtoFloat_altpriority_encoder_6v7:altpriority_encoder19\|INT31BtoFloat_altpriority_encoder_3v7:altpriority_encoder21 " "Elaborating entity \"INT31BtoFloat_altpriority_encoder_3v7\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|INT31BtoFloat_altpriority_encoder_qb6:altpriority_encoder2\|INT31BtoFloat_altpriority_encoder_r08:altpriority_encoder9\|INT31BtoFloat_altpriority_encoder_bv7:altpriority_encoder17\|INT31BtoFloat_altpriority_encoder_6v7:altpriority_encoder19\|INT31BtoFloat_altpriority_encoder_3v7:altpriority_encoder21\"" {  } { { "components/INT31BtoFloat.vhd" "altpriority_encoder21" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132719035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub1\"" {  } { { "components/INT31BtoFloat.vhd" "add_sub1" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 1356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132719155 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub1\"" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 1356 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132719165 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132719165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132719165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132719165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 31 " "Parameter \"LPM_WIDTH\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132719165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132719165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132719165 ""}  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 1356 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132719165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ori.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ori.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ori " "Found entity 1: add_sub_ori" {  } { { "db/add_sub_ori.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/add_sub_ori.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132719226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132719226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ori kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub1\|add_sub_ori:auto_generated " "Elaborating entity \"add_sub_ori\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub1\|add_sub_ori:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132719226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub3\"" {  } { { "components/INT31BtoFloat.vhd" "add_sub3" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 1367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132719234 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub3\"" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 1367 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132719244 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132719244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132719244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132719244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132719244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132719244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132719244 ""}  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 1367 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132719244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dri " "Found entity 1: add_sub_dri" {  } { { "db/add_sub_dri.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/add_sub_dri.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132719303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132719303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dri kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub3\|add_sub_dri:auto_generated " "Elaborating entity \"add_sub_dri\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub3\|add_sub_dri:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132719304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub6\"" {  } { { "components/INT31BtoFloat.vhd" "add_sub6" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 1379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132719314 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub6\"" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 1379 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132719323 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132719323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132719323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132719323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132719323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132719323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132719323 ""}  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 1379 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132719323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_iaj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_iaj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_iaj " "Found entity 1: add_sub_iaj" {  } { { "db/add_sub_iaj.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/add_sub_iaj.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132719383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132719383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_iaj kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub6\|add_sub_iaj:auto_generated " "Elaborating entity \"add_sub_iaj\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub6\|add_sub_iaj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132719384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub7 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub7\"" {  } { { "components/INT31BtoFloat.vhd" "add_sub7" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 1392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132719392 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub7 " "Elaborated megafunction instantiation \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub7\"" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 1392 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132719400 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub7 " "Instantiated megafunction \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132719400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132719400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132719400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132719400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132719400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132719400 ""}  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 1392 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132719400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub8 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub8\"" {  } { { "components/INT31BtoFloat.vhd" "add_sub8" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 1405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132719406 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub8 " "Elaborated megafunction instantiation \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub8\"" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 1405 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132719414 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub8 " "Instantiated megafunction \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132719414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132719414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132719414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132719414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132719414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132719414 ""}  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 1405 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132719414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cqi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cqi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cqi " "Found entity 1: add_sub_cqi" {  } { { "db/add_sub_cqi.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/add_sub_cqi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132719474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132719474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_cqi kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub8\|add_sub_cqi:auto_generated " "Elaborating entity \"add_sub_cqi\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub8\|add_sub_cqi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132719474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_compare:cmpr4 " "Elaborating entity \"lpm_compare\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_compare:cmpr4\"" {  } { { "components/INT31BtoFloat.vhd" "cmpr4" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 1423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132719483 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_compare:cmpr4 " "Elaborated megafunction instantiation \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_compare:cmpr4\"" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 1423 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132719493 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_compare:cmpr4 " "Instantiated megafunction \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_compare:cmpr4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132719493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132719493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132719493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132719493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132719493 ""}  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 1423 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132719493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_3rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_3rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_3rh " "Found entity 1: cmpr_3rh" {  } { { "db/cmpr_3rh.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/cmpr_3rh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132719552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132719552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3rh kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_compare:cmpr4\|cmpr_3rh:auto_generated " "Elaborating entity \"cmpr_3rh\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_compare:cmpr4\|cmpr_3rh:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132719553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Convert_INT_Float kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6 " "Elaborating entity \"Convert_INT_Float\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\"" {  } { { "DIF_comp.bdf" "inst6" { Schematic "E:/Programacao/VHDL/SD/Projeto-SD/DIF_comp.bdf" { { 344 752 960 440 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132719567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Convert_INT_Float_altfp_convert_vpm kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component " "Elaborating entity \"Convert_INT_Float_altfp_convert_vpm\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\"" {  } { { "components/Convert_INT_Float.vhd" "Convert_INT_Float_altfp_convert_vpm_component" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 1102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132719584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Convert_INT_Float_altbarrel_shift_aof kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|Convert_INT_Float_altbarrel_shift_aof:altbarrel_shift5 " "Elaborating entity \"Convert_INT_Float_altbarrel_shift_aof\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|Convert_INT_Float_altbarrel_shift_aof:altbarrel_shift5\"" {  } { { "components/Convert_INT_Float.vhd" "altbarrel_shift5" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132719615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Convert_INT_Float_altpriority_encoder_rb6 kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|Convert_INT_Float_altpriority_encoder_rb6:altpriority_encoder2 " "Elaborating entity \"Convert_INT_Float_altpriority_encoder_rb6\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|Convert_INT_Float_altpriority_encoder_rb6:altpriority_encoder2\"" {  } { { "components/Convert_INT_Float.vhd" "altpriority_encoder2" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132719640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Convert_INT_Float_altpriority_encoder_bv7 kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|Convert_INT_Float_altpriority_encoder_rb6:altpriority_encoder2\|Convert_INT_Float_altpriority_encoder_bv7:altpriority_encoder6 " "Elaborating entity \"Convert_INT_Float_altpriority_encoder_bv7\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|Convert_INT_Float_altpriority_encoder_rb6:altpriority_encoder2\|Convert_INT_Float_altpriority_encoder_bv7:altpriority_encoder6\"" {  } { { "components/Convert_INT_Float.vhd" "altpriority_encoder6" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132719654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Convert_INT_Float_altpriority_encoder_6v7 kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|Convert_INT_Float_altpriority_encoder_rb6:altpriority_encoder2\|Convert_INT_Float_altpriority_encoder_bv7:altpriority_encoder6\|Convert_INT_Float_altpriority_encoder_6v7:altpriority_encoder8 " "Elaborating entity \"Convert_INT_Float_altpriority_encoder_6v7\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|Convert_INT_Float_altpriority_encoder_rb6:altpriority_encoder2\|Convert_INT_Float_altpriority_encoder_bv7:altpriority_encoder6\|Convert_INT_Float_altpriority_encoder_6v7:altpriority_encoder8\"" {  } { { "components/Convert_INT_Float.vhd" "altpriority_encoder8" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132719668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Convert_INT_Float_altpriority_encoder_3v7 kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|Convert_INT_Float_altpriority_encoder_rb6:altpriority_encoder2\|Convert_INT_Float_altpriority_encoder_bv7:altpriority_encoder6\|Convert_INT_Float_altpriority_encoder_6v7:altpriority_encoder8\|Convert_INT_Float_altpriority_encoder_3v7:altpriority_encoder10 " "Elaborating entity \"Convert_INT_Float_altpriority_encoder_3v7\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|Convert_INT_Float_altpriority_encoder_rb6:altpriority_encoder2\|Convert_INT_Float_altpriority_encoder_bv7:altpriority_encoder6\|Convert_INT_Float_altpriority_encoder_6v7:altpriority_encoder8\|Convert_INT_Float_altpriority_encoder_3v7:altpriority_encoder10\"" {  } { { "components/Convert_INT_Float.vhd" "altpriority_encoder10" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132719682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Convert_INT_Float_altpriority_encoder_3e8 kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|Convert_INT_Float_altpriority_encoder_rb6:altpriority_encoder2\|Convert_INT_Float_altpriority_encoder_bv7:altpriority_encoder6\|Convert_INT_Float_altpriority_encoder_6v7:altpriority_encoder8\|Convert_INT_Float_altpriority_encoder_3e8:altpriority_encoder11 " "Elaborating entity \"Convert_INT_Float_altpriority_encoder_3e8\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|Convert_INT_Float_altpriority_encoder_rb6:altpriority_encoder2\|Convert_INT_Float_altpriority_encoder_bv7:altpriority_encoder6\|Convert_INT_Float_altpriority_encoder_6v7:altpriority_encoder8\|Convert_INT_Float_altpriority_encoder_3e8:altpriority_encoder11\"" {  } { { "components/Convert_INT_Float.vhd" "altpriority_encoder11" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132719695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Convert_INT_Float_altpriority_encoder_6e8 kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|Convert_INT_Float_altpriority_encoder_rb6:altpriority_encoder2\|Convert_INT_Float_altpriority_encoder_bv7:altpriority_encoder6\|Convert_INT_Float_altpriority_encoder_6e8:altpriority_encoder9 " "Elaborating entity \"Convert_INT_Float_altpriority_encoder_6e8\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|Convert_INT_Float_altpriority_encoder_rb6:altpriority_encoder2\|Convert_INT_Float_altpriority_encoder_bv7:altpriority_encoder6\|Convert_INT_Float_altpriority_encoder_6e8:altpriority_encoder9\"" {  } { { "components/Convert_INT_Float.vhd" "altpriority_encoder9" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132719709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Convert_INT_Float_altpriority_encoder_be8 kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|Convert_INT_Float_altpriority_encoder_rb6:altpriority_encoder2\|Convert_INT_Float_altpriority_encoder_be8:altpriority_encoder7 " "Elaborating entity \"Convert_INT_Float_altpriority_encoder_be8\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|Convert_INT_Float_altpriority_encoder_rb6:altpriority_encoder2\|Convert_INT_Float_altpriority_encoder_be8:altpriority_encoder7\"" {  } { { "components/Convert_INT_Float.vhd" "altpriority_encoder7" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132719742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|lpm_add_sub:add_sub1\"" {  } { { "components/Convert_INT_Float.vhd" "add_sub1" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 1028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132719811 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|lpm_add_sub:add_sub1\"" {  } { { "components/Convert_INT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 1028 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132719820 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132719820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132719820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132719820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132719820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132719820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132719820 ""}  } { { "components/Convert_INT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 1028 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132719820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dqi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dqi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dqi " "Found entity 1: add_sub_dqi" {  } { { "db/add_sub_dqi.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/add_sub_dqi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132719880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132719880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dqi kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|lpm_add_sub:add_sub1\|add_sub_dqi:auto_generated " "Elaborating entity \"add_sub_dqi\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|lpm_add_sub:add_sub1\|add_sub_dqi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132719881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|lpm_add_sub:add_sub3\"" {  } { { "components/Convert_INT_Float.vhd" "add_sub3" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 1039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132719889 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|lpm_add_sub:add_sub3\"" {  } { { "components/Convert_INT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 1039 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132719899 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132719899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132719899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132719899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132719899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132719899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132719899 ""}  } { { "components/Convert_INT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 1039 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132719899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const_sigma kernelRBF:inst16\|const_sigma:inst7 " "Elaborating entity \"const_sigma\" for hierarchy \"kernelRBF:inst16\|const_sigma:inst7\"" {  } { { "kernelRBF.bdf" "inst7" { Schematic "E:/Programacao/VHDL/SD/Projeto-SD/kernelRBF.bdf" { { 544 1264 1376 592 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132724496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const_sigma_lpm_constant_v09 kernelRBF:inst16\|const_sigma:inst7\|const_sigma_lpm_constant_v09:const_sigma_lpm_constant_v09_component " "Elaborating entity \"const_sigma_lpm_constant_v09\" for hierarchy \"kernelRBF:inst16\|const_sigma:inst7\|const_sigma_lpm_constant_v09:const_sigma_lpm_constant_v09_component\"" {  } { { "const_sigma.vhd" "const_sigma_lpm_constant_v09_component" { Text "E:/Programacao/VHDL/SD/Projeto-SD/const_sigma.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132724510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "menosum kernelRBF:inst16\|menosum:inst14 " "Elaborating entity \"menosum\" for hierarchy \"kernelRBF:inst16\|menosum:inst14\"" {  } { { "kernelRBF.bdf" "inst14" { Schematic "E:/Programacao/VHDL/SD/Projeto-SD/kernelRBF.bdf" { { 560 2048 2160 608 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132724566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "menosum_lpm_constant_b49 kernelRBF:inst16\|menosum:inst14\|menosum_lpm_constant_b49:menosum_lpm_constant_b49_component " "Elaborating entity \"menosum_lpm_constant_b49\" for hierarchy \"kernelRBF:inst16\|menosum:inst14\|menosum_lpm_constant_b49:menosum_lpm_constant_b49_component\"" {  } { { "menosum.vhd" "menosum_lpm_constant_b49_component" { Text "E:/Programacao/VHDL/SD/Projeto-SD/menosum.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132724581 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1645132792098 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "components/INT10BtoFloat.qip " "Tcl Script File components/INT10BtoFloat.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE components/INT10BtoFloat.qip " "set_global_assignment -name QIP_FILE components/INT10BtoFloat.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 1 1645132794442 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 1 1645132794442 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "SUB_Float.qip " "Tcl Script File SUB_Float.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE SUB_Float.qip " "set_global_assignment -name QIP_FILE SUB_Float.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 1 1645132794442 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 1 1645132794442 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "components/INT10BtoFloat.qip " "Tcl Script File components/INT10BtoFloat.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE components/INT10BtoFloat.qip " "set_global_assignment -name QIP_FILE components/INT10BtoFloat.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 0 1645132794487 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 0 1645132794487 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "SUB_Float.qip " "Tcl Script File SUB_Float.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE SUB_Float.qip " "set_global_assignment -name QIP_FILE SUB_Float.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 0 1645132794487 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 0 1645132794487 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "components/INT10BtoFloat.qip " "Tcl Script File components/INT10BtoFloat.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE components/INT10BtoFloat.qip " "set_global_assignment -name QIP_FILE components/INT10BtoFloat.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 2 1645132794512 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 2 1645132794512 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "SUB_Float.qip " "Tcl Script File SUB_Float.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE SUB_Float.qip " "set_global_assignment -name QIP_FILE SUB_Float.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 2 1645132794512 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 2 1645132794512 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "components/INT10BtoFloat.qip " "Tcl Script File components/INT10BtoFloat.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE components/INT10BtoFloat.qip " "set_global_assignment -name QIP_FILE components/INT10BtoFloat.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 3 1645132794553 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 3 1645132794553 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "SUB_Float.qip " "Tcl Script File SUB_Float.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE SUB_Float.qip " "set_global_assignment -name QIP_FILE SUB_Float.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 3 1645132794553 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 3 1645132794553 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|input_is_infinity_16_pipes0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|input_is_infinity_16_pipes0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645132797981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 16 " "Parameter TAP_DISTANCE set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645132797981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645132797981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645132797981 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645132797981 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|barrel_shifter_underflow_dffe2_15_pipes0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|barrel_shifter_underflow_dffe2_15_pipes0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645132797981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 15 " "Parameter TAP_DISTANCE set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645132797981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 4 " "Parameter WIDTH set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645132797981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645132797981 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645132797981 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|exp_value_b4_bias_dffe_0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|exp_value_b4_bias_dffe_0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645132797981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 11 " "Parameter TAP_DISTANCE set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645132797981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 16 " "Parameter WIDTH set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645132797981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645132797981 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645132797981 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "kernelRBF:inst17\|soma:inst5\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|input_is_infinite_dffe1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"kernelRBF:inst17\|soma:inst5\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|input_is_infinite_dffe1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645132797981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645132797981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 78 " "Parameter WIDTH set to 78" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645132797981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645132797981 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645132797981 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "kernelRBF:inst17\|soma:inst6\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|infinity_magnitude_sub_dffe2_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"kernelRBF:inst17\|soma:inst6\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|infinity_magnitude_sub_dffe2_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645132797981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645132797981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 42 " "Parameter WIDTH set to 42" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645132797981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645132797981 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645132797981 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "kernelRBF:inst17\|MULT_Float:inst9\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|datab_exp_not_zero_ff_p1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"kernelRBF:inst17\|MULT_Float:inst9\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|datab_exp_not_zero_ff_p1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645132797981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645132797981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 64 " "Parameter WIDTH set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645132797981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645132797981 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645132797981 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "kernelRBF:inst17\|MULT_Float:inst9\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|input_is_infinity_dffe_0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"kernelRBF:inst17\|MULT_Float:inst9\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|input_is_infinity_dffe_0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645132797981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645132797981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 240 " "Parameter WIDTH set to 240" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645132797981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645132797981 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645132797981 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1645132797981 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst17\|MULT_Float:inst9\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|altshift_taps:input_is_infinity_dffe_0_rtl_0 " "Elaborated megafunction instantiation \"kernelRBF:inst17\|MULT_Float:inst9\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|altshift_taps:input_is_infinity_dffe_0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132798140 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst17\|MULT_Float:inst9\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|altshift_taps:input_is_infinity_dffe_0_rtl_0 " "Instantiated megafunction \"kernelRBF:inst17\|MULT_Float:inst9\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|altshift_taps:input_is_infinity_dffe_0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132798140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132798140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 240 " "Parameter \"WIDTH\" = \"240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132798140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132798140 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132798140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_d0v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_d0v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_d0v " "Found entity 1: shift_taps_d0v" {  } { { "db/shift_taps_d0v.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/shift_taps_d0v.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132798196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132798196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iu91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iu91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iu91 " "Found entity 1: altsyncram_iu91" {  } { { "db/altsyncram_iu91.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/altsyncram_iu91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132798317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132798317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ohf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ohf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ohf " "Found entity 1: cntr_ohf" {  } { { "db/cntr_ohf.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/cntr_ohf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132798479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132798479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a9c " "Found entity 1: cmpr_a9c" {  } { { "db/cmpr_a9c.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/cmpr_a9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132798540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132798540 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0 " "Elaborated megafunction instantiation \"kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132798648 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0 " "Instantiated megafunction \"kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132798648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 11 " "Parameter \"TAP_DISTANCE\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132798648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132798648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132798648 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132798648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_e0v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_e0v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_e0v " "Found entity 1: shift_taps_e0v" {  } { { "db/shift_taps_e0v.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/shift_taps_e0v.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132798705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132798705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mu91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mu91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mu91 " "Found entity 1: altsyncram_mu91" {  } { { "db/altsyncram_mu91.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/altsyncram_mu91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132798777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132798777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9jf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9jf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9jf " "Found entity 1: cntr_9jf" {  } { { "db/cntr_9jf.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/cntr_9jf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132798845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132798845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132798907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132798907 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst17\|soma:inst5\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|altshift_taps:input_is_infinite_dffe1_rtl_0 " "Elaborated megafunction instantiation \"kernelRBF:inst17\|soma:inst5\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|altshift_taps:input_is_infinite_dffe1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132799014 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst17\|soma:inst5\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|altshift_taps:input_is_infinite_dffe1_rtl_0 " "Instantiated megafunction \"kernelRBF:inst17\|soma:inst5\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|altshift_taps:input_is_infinite_dffe1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132799014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 6 " "Parameter \"TAP_DISTANCE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132799014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 78 " "Parameter \"WIDTH\" = \"78\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132799014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132799014 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132799014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_dvu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_dvu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_dvu " "Found entity 1: shift_taps_dvu" {  } { { "db/shift_taps_dvu.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/shift_taps_dvu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132799070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132799070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bs91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bs91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bs91 " "Found entity 1: altsyncram_bs91" {  } { { "db/altsyncram_bs91.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/altsyncram_bs91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132799157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132799157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_shf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_shf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_shf " "Found entity 1: cntr_shf" {  } { { "db/cntr_shf.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/cntr_shf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132799252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132799252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b9c " "Found entity 1: cmpr_b9c" {  } { { "db/cmpr_b9c.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/cmpr_b9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132799312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132799312 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst17\|soma:inst6\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0 " "Elaborated megafunction instantiation \"kernelRBF:inst17\|soma:inst6\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132799421 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst17\|soma:inst6\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0 " "Instantiated megafunction \"kernelRBF:inst17\|soma:inst6\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132799421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132799421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 42 " "Parameter \"WIDTH\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132799421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132799421 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132799421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_evu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_evu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_evu " "Found entity 1: shift_taps_evu" {  } { { "db/shift_taps_evu.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/shift_taps_evu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132799486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132799486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3s91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3s91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3s91 " "Found entity 1: altsyncram_3s91" {  } { { "db/altsyncram_3s91.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/altsyncram_3s91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132799559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132799559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rhf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rhf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rhf " "Found entity 1: cntr_rhf" {  } { { "db/cntr_rhf.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/cntr_rhf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132799637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132799637 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst17\|MULT_Float:inst9\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|altshift_taps:datab_exp_not_zero_ff_p1_rtl_0 " "Elaborated megafunction instantiation \"kernelRBF:inst17\|MULT_Float:inst9\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|altshift_taps:datab_exp_not_zero_ff_p1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132799809 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst17\|MULT_Float:inst9\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|altshift_taps:datab_exp_not_zero_ff_p1_rtl_0 " "Instantiated megafunction \"kernelRBF:inst17\|MULT_Float:inst9\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|altshift_taps:datab_exp_not_zero_ff_p1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132799809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132799809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 64 " "Parameter \"WIDTH\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132799809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132799809 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132799809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_fvu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_fvu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_fvu " "Found entity 1: shift_taps_fvu" {  } { { "db/shift_taps_fvu.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/shift_taps_fvu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132799867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132799867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4s91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4s91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4s91 " "Found entity 1: altsyncram_4s91" {  } { { "db/altsyncram_4s91.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/altsyncram_4s91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132799946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132799946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_phf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_phf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_phf " "Found entity 1: cntr_phf" {  } { { "db/cntr_phf.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/cntr_phf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132800034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132800034 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|altshift_taps:input_is_infinity_16_pipes0_rtl_0 " "Elaborated megafunction instantiation \"kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|altshift_taps:input_is_infinity_16_pipes0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132800142 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|altshift_taps:input_is_infinity_16_pipes0_rtl_0 " "Instantiated megafunction \"kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|altshift_taps:input_is_infinity_16_pipes0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132800142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 16 " "Parameter \"TAP_DISTANCE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132800142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132800142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132800142 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132800142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_avu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_avu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_avu " "Found entity 1: shift_taps_avu" {  } { { "db/shift_taps_avu.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/shift_taps_avu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132800199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132800199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2s91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2s91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2s91 " "Found entity 1: altsyncram_2s91" {  } { { "db/altsyncram_2s91.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/altsyncram_2s91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132800264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132800264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ejf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ejf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ejf " "Found entity 1: cntr_ejf" {  } { { "db/cntr_ejf.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/cntr_ejf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132800328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132800328 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|altshift_taps:barrel_shifter_underflow_dffe2_15_pipes0_rtl_0 " "Elaborated megafunction instantiation \"kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|altshift_taps:barrel_shifter_underflow_dffe2_15_pipes0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132800438 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|altshift_taps:barrel_shifter_underflow_dffe2_15_pipes0_rtl_0 " "Instantiated megafunction \"kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|altshift_taps:barrel_shifter_underflow_dffe2_15_pipes0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132800438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 15 " "Parameter \"TAP_DISTANCE\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132800438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132800438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645132800438 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645132800438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_gvu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_gvu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_gvu " "Found entity 1: shift_taps_gvu" {  } { { "db/shift_taps_gvu.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/shift_taps_gvu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132800499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132800499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_as91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_as91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_as91 " "Found entity 1: altsyncram_as91" {  } { { "db/altsyncram_as91.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/altsyncram_as91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132800563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132800563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjf " "Found entity 1: cntr_fjf" {  } { { "db/cntr_fjf.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/cntr_fjf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645132800625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132800625 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "components/INT10BtoFloat.qip " "Tcl Script File components/INT10BtoFloat.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE components/INT10BtoFloat.qip " "set_global_assignment -name QIP_FILE components/INT10BtoFloat.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 2 1645132803144 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 2 1645132803144 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "SUB_Float.qip " "Tcl Script File SUB_Float.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE SUB_Float.qip " "set_global_assignment -name QIP_FILE SUB_Float.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 2 1645132803144 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 2 1645132803144 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "components/INT10BtoFloat.qip " "Tcl Script File components/INT10BtoFloat.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE components/INT10BtoFloat.qip " "set_global_assignment -name QIP_FILE components/INT10BtoFloat.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 1 1645132803165 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 1 1645132803165 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "SUB_Float.qip " "Tcl Script File SUB_Float.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE SUB_Float.qip " "set_global_assignment -name QIP_FILE SUB_Float.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 1 1645132803165 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 1 1645132803165 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "components/INT10BtoFloat.qip " "Tcl Script File components/INT10BtoFloat.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE components/INT10BtoFloat.qip " "set_global_assignment -name QIP_FILE components/INT10BtoFloat.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 3 1645132803255 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 3 1645132803255 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "SUB_Float.qip " "Tcl Script File SUB_Float.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE SUB_Float.qip " "set_global_assignment -name QIP_FILE SUB_Float.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 3 1645132803255 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 3 1645132803255 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "components/INT10BtoFloat.qip " "Tcl Script File components/INT10BtoFloat.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE components/INT10BtoFloat.qip " "set_global_assignment -name QIP_FILE components/INT10BtoFloat.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 0 1645132803333 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 0 1645132803333 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "SUB_Float.qip " "Tcl Script File SUB_Float.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE SUB_Float.qip " "set_global_assignment -name QIP_FILE SUB_Float.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 0 1645132803333 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 0 1645132803333 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1667 " "1667 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1645132822943 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1645132838779 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645132838779 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17523 " "Implemented 17523 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "169 " "Implemented 169 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1645132840967 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1645132840967 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16804 " "Implemented 16804 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1645132840967 ""} { "Info" "ICUT_CUT_TM_RAMS" "468 " "Implemented 468 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1645132840967 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "50 " "Implemented 50 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1645132840967 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1645132840967 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5230 " "Peak virtual memory: 5230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645132841197 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 17 18:20:41 2022 " "Processing ended: Thu Feb 17 18:20:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645132841197 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:31 " "Elapsed time: 00:02:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645132841197 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:00 " "Total CPU time (on all processors): 00:03:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645132841197 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645132841197 ""}
