5 12 101 3 *
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd port1.vcd -o port1.cdd -v port1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" port1.v 1 28 1
1 i1 1 3 7000b 1 0 0 0 1 17 0 1 0 0 0 0
1 i2 2 4 7000b 1 0 1 0 2 17 0 3 0 0 0 0
1 o1 3 5 6000b 1 0 0 0 1 17 1 1 0 0 0 0
1 io1 4 5 6000f 1 0 0 0 1 17 1 1 0 0 0 0
1 o2 5 6 6000b 1 0 1 0 2 17 3 3 0 0 0 0
1 io2 6 6 6000f 1 0 1 0 2 17 3 3 0 0 0 0
3 0 foo "main.bar" port1.v 31 44 1
2 1 40 c000d 1 1 1004 0 0 1 1 i1
2 2 40 70008 0 1 1410 0 0 1 1 o1
2 3 40 7000d 2 35 6 1 2
2 4 0 0 1 1 1008 0 0 2 1 i2
2 5 0 0 1 29 1008 4 0 1 18 0 1 0 0 0 0
2 6 42 70008 3 45 100a 5 0 1 18 0 1 0 0 0 0
2 7 42 f0010 1 1 1008 0 0 2 1 i2
2 8 42 a000b 0 1 1410 0 0 2 1 o2
2 9 42 a0010 1 37 1a 7 8
1 i1 7 32 14 1 0 0 0 1 17 1 1 0 0 0 0
1 i2 8 33 14 1 0 1 0 2 17 3 3 0 0 0 0
1 o1 9 34 20014 1 0 0 0 1 17 1 1 0 0 0 0
1 o2 10 35 1030014 1 0 1 0 2 17 0 3 0 0 0 0
1 io1 11 36 40014 1 0 0 0 1 17 1 1 0 0 0 0
1 io2 12 37 40014 1 0 1 0 2 17 3 3 0 0 0 0
4 3 f 3 3
4 9 6 6 6
4 6 1 9 0
3 1 main.$u0 "main.$u0" port1.v 0 26 1
