

================================================================
== Vitis HLS Report for 'nn_inference_Pipeline_col'
================================================================
* Date:           Tue Nov 25 19:16:01 2025

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        FPGAI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  24.900 ns|     0.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       83|       83|  2.490 us|  2.490 us|   83|   83|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- col     |       81|       81|        67|          1|          1|    16|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 67


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 67
* Pipeline : 1
  Pipeline-0 : II = 1, D = 67, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.36>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 70 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%temp_output_0_load_32_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_32"   --->   Operation 71 'read' 'temp_output_0_load_32_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%temp_output_0_load_31_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_31"   --->   Operation 72 'read' 'temp_output_0_load_31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%temp_output_0_load_30_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_30"   --->   Operation 73 'read' 'temp_output_0_load_30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%temp_output_0_load_29_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_29"   --->   Operation 74 'read' 'temp_output_0_load_29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%temp_output_0_load_28_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_28"   --->   Operation 75 'read' 'temp_output_0_load_28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%temp_output_0_load_27_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_27"   --->   Operation 76 'read' 'temp_output_0_load_27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%temp_output_0_load_26_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_26"   --->   Operation 77 'read' 'temp_output_0_load_26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%temp_output_0_load_25_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_25"   --->   Operation 78 'read' 'temp_output_0_load_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%temp_output_0_load_24_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_24"   --->   Operation 79 'read' 'temp_output_0_load_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%temp_output_0_load_23_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_23"   --->   Operation 80 'read' 'temp_output_0_load_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%temp_output_0_load_22_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_22"   --->   Operation 81 'read' 'temp_output_0_load_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%temp_output_0_load_21_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_21"   --->   Operation 82 'read' 'temp_output_0_load_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%temp_output_0_load_20_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_20"   --->   Operation 83 'read' 'temp_output_0_load_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%temp_output_0_load_19_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_19"   --->   Operation 84 'read' 'temp_output_0_load_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%temp_output_0_load_18_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_18"   --->   Operation 85 'read' 'temp_output_0_load_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%temp_output_0_load_17_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_17"   --->   Operation 86 'read' 'temp_output_0_load_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%temp_output_0_load_16_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_16"   --->   Operation 87 'read' 'temp_output_0_load_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%temp_output_0_load_15_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_15"   --->   Operation 88 'read' 'temp_output_0_load_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%temp_output_0_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_14"   --->   Operation 89 'read' 'temp_output_0_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%temp_output_0_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_13"   --->   Operation 90 'read' 'temp_output_0_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%temp_output_0_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_12"   --->   Operation 91 'read' 'temp_output_0_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%temp_output_0_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_11"   --->   Operation 92 'read' 'temp_output_0_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%temp_output_0_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_10"   --->   Operation 93 'read' 'temp_output_0_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%temp_output_0_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_9"   --->   Operation 94 'read' 'temp_output_0_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%temp_output_0_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_8"   --->   Operation 95 'read' 'temp_output_0_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%temp_output_0_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_7"   --->   Operation 96 'read' 'temp_output_0_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%temp_output_0_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_6"   --->   Operation 97 'read' 'temp_output_0_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%temp_output_0_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_5"   --->   Operation 98 'read' 'temp_output_0_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%temp_output_0_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_4"   --->   Operation 99 'read' 'temp_output_0_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%temp_output_0_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_3"   --->   Operation 100 'read' 'temp_output_0_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%temp_output_0_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_2"   --->   Operation 101 'read' 'temp_output_0_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%temp_output_0_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output_0_load_1"   --->   Operation 102 'read' 'temp_output_0_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %j"   --->   Operation 103 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z13hw_act_layer1PA32_fS0_.exit"   --->   Operation 104 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%j_2 = load i5 %j" [FPGA_AI/src/hls/matmul.cpp:25]   --->   Operation 105 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 106 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (1.36ns)   --->   "%icmp_ln25 = icmp_eq  i5 %j_2, i5 16" [FPGA_AI/src/hls/matmul.cpp:25]   --->   Operation 107 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 108 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (1.78ns)   --->   "%add_ln25 = add i5 %j_2, i5 1" [FPGA_AI/src/hls/matmul.cpp:25]   --->   Operation 109 'add' 'add_ln25' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %.split10, void %_Z11hwmm_layer2PA32_fPA16_KfPA16_f.exit.preheader.exitStub" [FPGA_AI/src/hls/matmul.cpp:25]   --->   Operation 110 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%j_cast = zext i5 %j_2" [FPGA_AI/src/hls/matmul.cpp:25]   --->   Operation 111 'zext' 'j_cast' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%layer2_weights_0_addr = getelementptr i32 %layer2_weights_0, i64 0, i64 %j_cast" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 112 'getelementptr' 'layer2_weights_0_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 113 [2/2] (2.32ns)   --->   "%layer2_weights_0_load = load i4 %layer2_weights_0_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 113 'load' 'layer2_weights_0_load' <Predicate = (!icmp_ln25)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_1 : Operation 114 [1/1] (1.58ns)   --->   "%store_ln25 = store i5 %add_ln25, i5 %j" [FPGA_AI/src/hls/matmul.cpp:25]   --->   Operation 114 'store' 'store_ln25' <Predicate = (!icmp_ln25)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 14.7>
ST_2 : Operation 115 [1/2] (2.32ns)   --->   "%layer2_weights_0_load = load i4 %layer2_weights_0_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 115 'load' 'layer2_weights_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 116 [2/2] (12.3ns)   --->   "%mul_i = fmul i32 %temp_output_0_load_1_read, i32 %layer2_weights_0_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 116 'fmul' 'mul_i' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 12.3>
ST_3 : Operation 117 [1/2] (12.3ns)   --->   "%mul_i = fmul i32 %temp_output_0_load_1_read, i32 %layer2_weights_0_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 117 'fmul' 'mul_i' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%layer2_weights_1_addr = getelementptr i32 %layer2_weights_1, i64 0, i64 %j_cast" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 118 'getelementptr' 'layer2_weights_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [2/2] (2.32ns)   --->   "%layer2_weights_1_load = load i4 %layer2_weights_1_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 119 'load' 'layer2_weights_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 4 <SV = 3> <Delay = 22.5>
ST_4 : Operation 120 [2/2] (22.5ns)   --->   "%sum_1 = fadd i32 %mul_i, i32 0" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 120 'fadd' 'sum_1' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/2] (2.32ns)   --->   "%layer2_weights_1_load = load i4 %layer2_weights_1_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 121 'load' 'layer2_weights_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_4 : Operation 122 [2/2] (12.3ns)   --->   "%mul_i_1 = fmul i32 %temp_output_0_load_2_read, i32 %layer2_weights_1_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 122 'fmul' 'mul_i_1' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 22.5>
ST_5 : Operation 123 [1/2] (22.5ns)   --->   "%sum_1 = fadd i32 %mul_i, i32 0" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 123 'fadd' 'sum_1' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/2] (12.3ns)   --->   "%mul_i_1 = fmul i32 %temp_output_0_load_2_read, i32 %layer2_weights_1_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 124 'fmul' 'mul_i_1' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%layer2_weights_2_addr = getelementptr i32 %layer2_weights_2, i64 0, i64 %j_cast" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 125 'getelementptr' 'layer2_weights_2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [2/2] (2.32ns)   --->   "%layer2_weights_2_load = load i4 %layer2_weights_2_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 126 'load' 'layer2_weights_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 6 <SV = 5> <Delay = 22.5>
ST_6 : Operation 127 [2/2] (22.5ns)   --->   "%sum_1_1 = fadd i32 %sum_1, i32 %mul_i_1" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 127 'fadd' 'sum_1_1' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/2] (2.32ns)   --->   "%layer2_weights_2_load = load i4 %layer2_weights_2_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 128 'load' 'layer2_weights_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 129 [2/2] (12.3ns)   --->   "%mul_i_2 = fmul i32 %temp_output_0_load_3_read, i32 %layer2_weights_2_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 129 'fmul' 'mul_i_2' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 22.5>
ST_7 : Operation 130 [1/2] (22.5ns)   --->   "%sum_1_1 = fadd i32 %sum_1, i32 %mul_i_1" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 130 'fadd' 'sum_1_1' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/2] (12.3ns)   --->   "%mul_i_2 = fmul i32 %temp_output_0_load_3_read, i32 %layer2_weights_2_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 131 'fmul' 'mul_i_2' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%layer2_weights_3_addr = getelementptr i32 %layer2_weights_3, i64 0, i64 %j_cast" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 132 'getelementptr' 'layer2_weights_3_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 133 [2/2] (2.32ns)   --->   "%layer2_weights_3_load = load i4 %layer2_weights_3_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 133 'load' 'layer2_weights_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 8 <SV = 7> <Delay = 22.5>
ST_8 : Operation 134 [2/2] (22.5ns)   --->   "%sum_1_2 = fadd i32 %sum_1_1, i32 %mul_i_2" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 134 'fadd' 'sum_1_2' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 135 [1/2] (2.32ns)   --->   "%layer2_weights_3_load = load i4 %layer2_weights_3_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 135 'load' 'layer2_weights_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_8 : Operation 136 [2/2] (12.3ns)   --->   "%mul_i_3 = fmul i32 %temp_output_0_load_4_read, i32 %layer2_weights_3_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 136 'fmul' 'mul_i_3' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 22.5>
ST_9 : Operation 137 [1/2] (22.5ns)   --->   "%sum_1_2 = fadd i32 %sum_1_1, i32 %mul_i_2" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 137 'fadd' 'sum_1_2' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 138 [1/2] (12.3ns)   --->   "%mul_i_3 = fmul i32 %temp_output_0_load_4_read, i32 %layer2_weights_3_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 138 'fmul' 'mul_i_3' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%layer2_weights_4_addr = getelementptr i32 %layer2_weights_4, i64 0, i64 %j_cast" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 139 'getelementptr' 'layer2_weights_4_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 140 [2/2] (2.32ns)   --->   "%layer2_weights_4_load = load i4 %layer2_weights_4_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 140 'load' 'layer2_weights_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 10 <SV = 9> <Delay = 22.5>
ST_10 : Operation 141 [2/2] (22.5ns)   --->   "%sum_1_3 = fadd i32 %sum_1_2, i32 %mul_i_3" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 141 'fadd' 'sum_1_3' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 142 [1/2] (2.32ns)   --->   "%layer2_weights_4_load = load i4 %layer2_weights_4_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 142 'load' 'layer2_weights_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_10 : Operation 143 [2/2] (12.3ns)   --->   "%mul_i_4 = fmul i32 %temp_output_0_load_5_read, i32 %layer2_weights_4_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 143 'fmul' 'mul_i_4' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 22.5>
ST_11 : Operation 144 [1/2] (22.5ns)   --->   "%sum_1_3 = fadd i32 %sum_1_2, i32 %mul_i_3" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 144 'fadd' 'sum_1_3' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 145 [1/2] (12.3ns)   --->   "%mul_i_4 = fmul i32 %temp_output_0_load_5_read, i32 %layer2_weights_4_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 145 'fmul' 'mul_i_4' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "%layer2_weights_5_addr = getelementptr i32 %layer2_weights_5, i64 0, i64 %j_cast" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 146 'getelementptr' 'layer2_weights_5_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 147 [2/2] (2.32ns)   --->   "%layer2_weights_5_load = load i4 %layer2_weights_5_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 147 'load' 'layer2_weights_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 12 <SV = 11> <Delay = 22.5>
ST_12 : Operation 148 [2/2] (22.5ns)   --->   "%sum_1_4 = fadd i32 %sum_1_3, i32 %mul_i_4" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 148 'fadd' 'sum_1_4' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 149 [1/2] (2.32ns)   --->   "%layer2_weights_5_load = load i4 %layer2_weights_5_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 149 'load' 'layer2_weights_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 150 [2/2] (12.3ns)   --->   "%mul_i_5 = fmul i32 %temp_output_0_load_6_read, i32 %layer2_weights_5_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 150 'fmul' 'mul_i_5' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 22.5>
ST_13 : Operation 151 [1/2] (22.5ns)   --->   "%sum_1_4 = fadd i32 %sum_1_3, i32 %mul_i_4" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 151 'fadd' 'sum_1_4' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 152 [1/2] (12.3ns)   --->   "%mul_i_5 = fmul i32 %temp_output_0_load_6_read, i32 %layer2_weights_5_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 152 'fmul' 'mul_i_5' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "%layer2_weights_6_addr = getelementptr i32 %layer2_weights_6, i64 0, i64 %j_cast" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 153 'getelementptr' 'layer2_weights_6_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 154 [2/2] (2.32ns)   --->   "%layer2_weights_6_load = load i4 %layer2_weights_6_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 154 'load' 'layer2_weights_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 14 <SV = 13> <Delay = 22.5>
ST_14 : Operation 155 [2/2] (22.5ns)   --->   "%sum_1_5 = fadd i32 %sum_1_4, i32 %mul_i_5" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 155 'fadd' 'sum_1_5' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 156 [1/2] (2.32ns)   --->   "%layer2_weights_6_load = load i4 %layer2_weights_6_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 156 'load' 'layer2_weights_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 157 [2/2] (12.3ns)   --->   "%mul_i_6 = fmul i32 %temp_output_0_load_7_read, i32 %layer2_weights_6_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 157 'fmul' 'mul_i_6' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 22.5>
ST_15 : Operation 158 [1/2] (22.5ns)   --->   "%sum_1_5 = fadd i32 %sum_1_4, i32 %mul_i_5" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 158 'fadd' 'sum_1_5' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 159 [1/2] (12.3ns)   --->   "%mul_i_6 = fmul i32 %temp_output_0_load_7_read, i32 %layer2_weights_6_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 159 'fmul' 'mul_i_6' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 160 [1/1] (0.00ns)   --->   "%layer2_weights_7_addr = getelementptr i32 %layer2_weights_7, i64 0, i64 %j_cast" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 160 'getelementptr' 'layer2_weights_7_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 161 [2/2] (2.32ns)   --->   "%layer2_weights_7_load = load i4 %layer2_weights_7_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 161 'load' 'layer2_weights_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 16 <SV = 15> <Delay = 22.5>
ST_16 : Operation 162 [2/2] (22.5ns)   --->   "%sum_1_6 = fadd i32 %sum_1_5, i32 %mul_i_6" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 162 'fadd' 'sum_1_6' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 163 [1/2] (2.32ns)   --->   "%layer2_weights_7_load = load i4 %layer2_weights_7_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 163 'load' 'layer2_weights_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_16 : Operation 164 [2/2] (12.3ns)   --->   "%mul_i_7 = fmul i32 %temp_output_0_load_8_read, i32 %layer2_weights_7_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 164 'fmul' 'mul_i_7' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 22.5>
ST_17 : Operation 165 [1/2] (22.5ns)   --->   "%sum_1_6 = fadd i32 %sum_1_5, i32 %mul_i_6" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 165 'fadd' 'sum_1_6' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 166 [1/2] (12.3ns)   --->   "%mul_i_7 = fmul i32 %temp_output_0_load_8_read, i32 %layer2_weights_7_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 166 'fmul' 'mul_i_7' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 167 [1/1] (0.00ns)   --->   "%layer2_weights_8_addr = getelementptr i32 %layer2_weights_8, i64 0, i64 %j_cast" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 167 'getelementptr' 'layer2_weights_8_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 168 [2/2] (2.32ns)   --->   "%layer2_weights_8_load = load i4 %layer2_weights_8_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 168 'load' 'layer2_weights_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 18 <SV = 17> <Delay = 22.5>
ST_18 : Operation 169 [2/2] (22.5ns)   --->   "%sum_1_7 = fadd i32 %sum_1_6, i32 %mul_i_7" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 169 'fadd' 'sum_1_7' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 170 [1/2] (2.32ns)   --->   "%layer2_weights_8_load = load i4 %layer2_weights_8_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 170 'load' 'layer2_weights_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_18 : Operation 171 [2/2] (12.3ns)   --->   "%mul_i_8 = fmul i32 %temp_output_0_load_9_read, i32 %layer2_weights_8_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 171 'fmul' 'mul_i_8' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 22.5>
ST_19 : Operation 172 [1/2] (22.5ns)   --->   "%sum_1_7 = fadd i32 %sum_1_6, i32 %mul_i_7" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 172 'fadd' 'sum_1_7' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 173 [1/2] (12.3ns)   --->   "%mul_i_8 = fmul i32 %temp_output_0_load_9_read, i32 %layer2_weights_8_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 173 'fmul' 'mul_i_8' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 174 [1/1] (0.00ns)   --->   "%layer2_weights_9_addr = getelementptr i32 %layer2_weights_9, i64 0, i64 %j_cast" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 174 'getelementptr' 'layer2_weights_9_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 175 [2/2] (2.32ns)   --->   "%layer2_weights_9_load = load i4 %layer2_weights_9_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 175 'load' 'layer2_weights_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 20 <SV = 19> <Delay = 22.5>
ST_20 : Operation 176 [2/2] (22.5ns)   --->   "%sum_1_8 = fadd i32 %sum_1_7, i32 %mul_i_8" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 176 'fadd' 'sum_1_8' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 177 [1/2] (2.32ns)   --->   "%layer2_weights_9_load = load i4 %layer2_weights_9_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 177 'load' 'layer2_weights_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_20 : Operation 178 [2/2] (12.3ns)   --->   "%mul_i_9 = fmul i32 %temp_output_0_load_10_read, i32 %layer2_weights_9_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 178 'fmul' 'mul_i_9' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 22.5>
ST_21 : Operation 179 [1/2] (22.5ns)   --->   "%sum_1_8 = fadd i32 %sum_1_7, i32 %mul_i_8" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 179 'fadd' 'sum_1_8' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 180 [1/2] (12.3ns)   --->   "%mul_i_9 = fmul i32 %temp_output_0_load_10_read, i32 %layer2_weights_9_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 180 'fmul' 'mul_i_9' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 181 [1/1] (0.00ns)   --->   "%layer2_weights_10_addr = getelementptr i32 %layer2_weights_10, i64 0, i64 %j_cast" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 181 'getelementptr' 'layer2_weights_10_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 182 [2/2] (2.32ns)   --->   "%layer2_weights_10_load = load i4 %layer2_weights_10_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 182 'load' 'layer2_weights_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 22 <SV = 21> <Delay = 22.5>
ST_22 : Operation 183 [2/2] (22.5ns)   --->   "%sum_1_9 = fadd i32 %sum_1_8, i32 %mul_i_9" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 183 'fadd' 'sum_1_9' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 184 [1/2] (2.32ns)   --->   "%layer2_weights_10_load = load i4 %layer2_weights_10_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 184 'load' 'layer2_weights_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_22 : Operation 185 [2/2] (12.3ns)   --->   "%mul_i_s = fmul i32 %temp_output_0_load_11_read, i32 %layer2_weights_10_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 185 'fmul' 'mul_i_s' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 22.5>
ST_23 : Operation 186 [1/2] (22.5ns)   --->   "%sum_1_9 = fadd i32 %sum_1_8, i32 %mul_i_9" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 186 'fadd' 'sum_1_9' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 187 [1/2] (12.3ns)   --->   "%mul_i_s = fmul i32 %temp_output_0_load_11_read, i32 %layer2_weights_10_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 187 'fmul' 'mul_i_s' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 188 [1/1] (0.00ns)   --->   "%layer2_weights_11_addr = getelementptr i32 %layer2_weights_11, i64 0, i64 %j_cast" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 188 'getelementptr' 'layer2_weights_11_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 189 [2/2] (2.32ns)   --->   "%layer2_weights_11_load = load i4 %layer2_weights_11_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 189 'load' 'layer2_weights_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 24 <SV = 23> <Delay = 22.5>
ST_24 : Operation 190 [2/2] (22.5ns)   --->   "%sum_1_s = fadd i32 %sum_1_9, i32 %mul_i_s" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 190 'fadd' 'sum_1_s' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 191 [1/2] (2.32ns)   --->   "%layer2_weights_11_load = load i4 %layer2_weights_11_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 191 'load' 'layer2_weights_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_24 : Operation 192 [2/2] (12.3ns)   --->   "%mul_i_10 = fmul i32 %temp_output_0_load_12_read, i32 %layer2_weights_11_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 192 'fmul' 'mul_i_10' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 22.5>
ST_25 : Operation 193 [1/2] (22.5ns)   --->   "%sum_1_s = fadd i32 %sum_1_9, i32 %mul_i_s" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 193 'fadd' 'sum_1_s' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 194 [1/2] (12.3ns)   --->   "%mul_i_10 = fmul i32 %temp_output_0_load_12_read, i32 %layer2_weights_11_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 194 'fmul' 'mul_i_10' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 195 [1/1] (0.00ns)   --->   "%layer2_weights_12_addr = getelementptr i32 %layer2_weights_12, i64 0, i64 %j_cast" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 195 'getelementptr' 'layer2_weights_12_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 196 [2/2] (2.32ns)   --->   "%layer2_weights_12_load = load i4 %layer2_weights_12_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 196 'load' 'layer2_weights_12_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 26 <SV = 25> <Delay = 22.5>
ST_26 : Operation 197 [2/2] (22.5ns)   --->   "%sum_1_10 = fadd i32 %sum_1_s, i32 %mul_i_10" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 197 'fadd' 'sum_1_10' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 198 [1/2] (2.32ns)   --->   "%layer2_weights_12_load = load i4 %layer2_weights_12_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 198 'load' 'layer2_weights_12_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_26 : Operation 199 [2/2] (12.3ns)   --->   "%mul_i_11 = fmul i32 %temp_output_0_load_13_read, i32 %layer2_weights_12_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 199 'fmul' 'mul_i_11' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 22.5>
ST_27 : Operation 200 [1/2] (22.5ns)   --->   "%sum_1_10 = fadd i32 %sum_1_s, i32 %mul_i_10" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 200 'fadd' 'sum_1_10' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 201 [1/2] (12.3ns)   --->   "%mul_i_11 = fmul i32 %temp_output_0_load_13_read, i32 %layer2_weights_12_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 201 'fmul' 'mul_i_11' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 202 [1/1] (0.00ns)   --->   "%layer2_weights_13_addr = getelementptr i32 %layer2_weights_13, i64 0, i64 %j_cast" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 202 'getelementptr' 'layer2_weights_13_addr' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 203 [2/2] (2.32ns)   --->   "%layer2_weights_13_load = load i4 %layer2_weights_13_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 203 'load' 'layer2_weights_13_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 28 <SV = 27> <Delay = 22.5>
ST_28 : Operation 204 [2/2] (22.5ns)   --->   "%sum_1_11 = fadd i32 %sum_1_10, i32 %mul_i_11" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 204 'fadd' 'sum_1_11' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 205 [1/2] (2.32ns)   --->   "%layer2_weights_13_load = load i4 %layer2_weights_13_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 205 'load' 'layer2_weights_13_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_28 : Operation 206 [2/2] (12.3ns)   --->   "%mul_i_12 = fmul i32 %temp_output_0_load_14_read, i32 %layer2_weights_13_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 206 'fmul' 'mul_i_12' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 22.5>
ST_29 : Operation 207 [1/2] (22.5ns)   --->   "%sum_1_11 = fadd i32 %sum_1_10, i32 %mul_i_11" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 207 'fadd' 'sum_1_11' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 208 [1/2] (12.3ns)   --->   "%mul_i_12 = fmul i32 %temp_output_0_load_14_read, i32 %layer2_weights_13_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 208 'fmul' 'mul_i_12' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 209 [1/1] (0.00ns)   --->   "%layer2_weights_14_addr = getelementptr i32 %layer2_weights_14, i64 0, i64 %j_cast" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 209 'getelementptr' 'layer2_weights_14_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 210 [2/2] (2.32ns)   --->   "%layer2_weights_14_load = load i4 %layer2_weights_14_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 210 'load' 'layer2_weights_14_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 30 <SV = 29> <Delay = 22.5>
ST_30 : Operation 211 [2/2] (22.5ns)   --->   "%sum_1_12 = fadd i32 %sum_1_11, i32 %mul_i_12" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 211 'fadd' 'sum_1_12' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 212 [1/2] (2.32ns)   --->   "%layer2_weights_14_load = load i4 %layer2_weights_14_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 212 'load' 'layer2_weights_14_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_30 : Operation 213 [2/2] (12.3ns)   --->   "%mul_i_13 = fmul i32 %temp_output_0_load_15_read, i32 %layer2_weights_14_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 213 'fmul' 'mul_i_13' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 22.5>
ST_31 : Operation 214 [1/2] (22.5ns)   --->   "%sum_1_12 = fadd i32 %sum_1_11, i32 %mul_i_12" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 214 'fadd' 'sum_1_12' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 215 [1/2] (12.3ns)   --->   "%mul_i_13 = fmul i32 %temp_output_0_load_15_read, i32 %layer2_weights_14_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 215 'fmul' 'mul_i_13' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 216 [1/1] (0.00ns)   --->   "%layer2_weights_15_addr = getelementptr i32 %layer2_weights_15, i64 0, i64 %j_cast" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 216 'getelementptr' 'layer2_weights_15_addr' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 217 [2/2] (2.32ns)   --->   "%layer2_weights_15_load = load i4 %layer2_weights_15_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 217 'load' 'layer2_weights_15_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 32 <SV = 31> <Delay = 22.5>
ST_32 : Operation 218 [2/2] (22.5ns)   --->   "%sum_1_13 = fadd i32 %sum_1_12, i32 %mul_i_13" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 218 'fadd' 'sum_1_13' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 219 [1/2] (2.32ns)   --->   "%layer2_weights_15_load = load i4 %layer2_weights_15_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 219 'load' 'layer2_weights_15_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_32 : Operation 220 [2/2] (12.3ns)   --->   "%mul_i_14 = fmul i32 %temp_output_0_load_16_read, i32 %layer2_weights_15_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 220 'fmul' 'mul_i_14' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 22.5>
ST_33 : Operation 221 [1/2] (22.5ns)   --->   "%sum_1_13 = fadd i32 %sum_1_12, i32 %mul_i_13" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 221 'fadd' 'sum_1_13' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 222 [1/2] (12.3ns)   --->   "%mul_i_14 = fmul i32 %temp_output_0_load_16_read, i32 %layer2_weights_15_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 222 'fmul' 'mul_i_14' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 223 [1/1] (0.00ns)   --->   "%layer2_weights_16_addr = getelementptr i32 %layer2_weights_16, i64 0, i64 %j_cast" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 223 'getelementptr' 'layer2_weights_16_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 224 [2/2] (2.32ns)   --->   "%layer2_weights_16_load = load i4 %layer2_weights_16_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 224 'load' 'layer2_weights_16_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 34 <SV = 33> <Delay = 22.5>
ST_34 : Operation 225 [2/2] (22.5ns)   --->   "%sum_1_14 = fadd i32 %sum_1_13, i32 %mul_i_14" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 225 'fadd' 'sum_1_14' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 226 [1/2] (2.32ns)   --->   "%layer2_weights_16_load = load i4 %layer2_weights_16_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 226 'load' 'layer2_weights_16_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_34 : Operation 227 [2/2] (12.3ns)   --->   "%mul_i_15 = fmul i32 %temp_output_0_load_17_read, i32 %layer2_weights_16_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 227 'fmul' 'mul_i_15' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 22.5>
ST_35 : Operation 228 [1/2] (22.5ns)   --->   "%sum_1_14 = fadd i32 %sum_1_13, i32 %mul_i_14" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 228 'fadd' 'sum_1_14' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 229 [1/2] (12.3ns)   --->   "%mul_i_15 = fmul i32 %temp_output_0_load_17_read, i32 %layer2_weights_16_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 229 'fmul' 'mul_i_15' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 230 [1/1] (0.00ns)   --->   "%layer2_weights_17_addr = getelementptr i32 %layer2_weights_17, i64 0, i64 %j_cast" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 230 'getelementptr' 'layer2_weights_17_addr' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 231 [2/2] (2.32ns)   --->   "%layer2_weights_17_load = load i4 %layer2_weights_17_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 231 'load' 'layer2_weights_17_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 36 <SV = 35> <Delay = 22.5>
ST_36 : Operation 232 [2/2] (22.5ns)   --->   "%sum_1_15 = fadd i32 %sum_1_14, i32 %mul_i_15" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 232 'fadd' 'sum_1_15' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 233 [1/2] (2.32ns)   --->   "%layer2_weights_17_load = load i4 %layer2_weights_17_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 233 'load' 'layer2_weights_17_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_36 : Operation 234 [2/2] (12.3ns)   --->   "%mul_i_16 = fmul i32 %temp_output_0_load_18_read, i32 %layer2_weights_17_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 234 'fmul' 'mul_i_16' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 22.5>
ST_37 : Operation 235 [1/2] (22.5ns)   --->   "%sum_1_15 = fadd i32 %sum_1_14, i32 %mul_i_15" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 235 'fadd' 'sum_1_15' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 236 [1/2] (12.3ns)   --->   "%mul_i_16 = fmul i32 %temp_output_0_load_18_read, i32 %layer2_weights_17_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 236 'fmul' 'mul_i_16' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 237 [1/1] (0.00ns)   --->   "%layer2_weights_18_addr = getelementptr i32 %layer2_weights_18, i64 0, i64 %j_cast" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 237 'getelementptr' 'layer2_weights_18_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 238 [2/2] (2.32ns)   --->   "%layer2_weights_18_load = load i4 %layer2_weights_18_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 238 'load' 'layer2_weights_18_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 38 <SV = 37> <Delay = 22.5>
ST_38 : Operation 239 [2/2] (22.5ns)   --->   "%sum_1_16 = fadd i32 %sum_1_15, i32 %mul_i_16" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 239 'fadd' 'sum_1_16' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 240 [1/2] (2.32ns)   --->   "%layer2_weights_18_load = load i4 %layer2_weights_18_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 240 'load' 'layer2_weights_18_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_38 : Operation 241 [2/2] (12.3ns)   --->   "%mul_i_17 = fmul i32 %temp_output_0_load_19_read, i32 %layer2_weights_18_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 241 'fmul' 'mul_i_17' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 22.5>
ST_39 : Operation 242 [1/2] (22.5ns)   --->   "%sum_1_16 = fadd i32 %sum_1_15, i32 %mul_i_16" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 242 'fadd' 'sum_1_16' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 243 [1/2] (12.3ns)   --->   "%mul_i_17 = fmul i32 %temp_output_0_load_19_read, i32 %layer2_weights_18_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 243 'fmul' 'mul_i_17' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 244 [1/1] (0.00ns)   --->   "%layer2_weights_19_addr = getelementptr i32 %layer2_weights_19, i64 0, i64 %j_cast" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 244 'getelementptr' 'layer2_weights_19_addr' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 245 [2/2] (2.32ns)   --->   "%layer2_weights_19_load = load i4 %layer2_weights_19_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 245 'load' 'layer2_weights_19_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 40 <SV = 39> <Delay = 22.5>
ST_40 : Operation 246 [2/2] (22.5ns)   --->   "%sum_1_17 = fadd i32 %sum_1_16, i32 %mul_i_17" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 246 'fadd' 'sum_1_17' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 247 [1/2] (2.32ns)   --->   "%layer2_weights_19_load = load i4 %layer2_weights_19_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 247 'load' 'layer2_weights_19_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_40 : Operation 248 [2/2] (12.3ns)   --->   "%mul_i_18 = fmul i32 %temp_output_0_load_20_read, i32 %layer2_weights_19_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 248 'fmul' 'mul_i_18' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 22.5>
ST_41 : Operation 249 [1/2] (22.5ns)   --->   "%sum_1_17 = fadd i32 %sum_1_16, i32 %mul_i_17" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 249 'fadd' 'sum_1_17' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 250 [1/2] (12.3ns)   --->   "%mul_i_18 = fmul i32 %temp_output_0_load_20_read, i32 %layer2_weights_19_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 250 'fmul' 'mul_i_18' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 251 [1/1] (0.00ns)   --->   "%layer2_weights_20_addr = getelementptr i32 %layer2_weights_20, i64 0, i64 %j_cast" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 251 'getelementptr' 'layer2_weights_20_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 252 [2/2] (2.32ns)   --->   "%layer2_weights_20_load = load i4 %layer2_weights_20_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 252 'load' 'layer2_weights_20_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 42 <SV = 41> <Delay = 22.5>
ST_42 : Operation 253 [2/2] (22.5ns)   --->   "%sum_1_18 = fadd i32 %sum_1_17, i32 %mul_i_18" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 253 'fadd' 'sum_1_18' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 254 [1/2] (2.32ns)   --->   "%layer2_weights_20_load = load i4 %layer2_weights_20_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 254 'load' 'layer2_weights_20_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_42 : Operation 255 [2/2] (12.3ns)   --->   "%mul_i_19 = fmul i32 %temp_output_0_load_21_read, i32 %layer2_weights_20_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 255 'fmul' 'mul_i_19' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 22.5>
ST_43 : Operation 256 [1/2] (22.5ns)   --->   "%sum_1_18 = fadd i32 %sum_1_17, i32 %mul_i_18" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 256 'fadd' 'sum_1_18' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 257 [1/2] (12.3ns)   --->   "%mul_i_19 = fmul i32 %temp_output_0_load_21_read, i32 %layer2_weights_20_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 257 'fmul' 'mul_i_19' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 258 [1/1] (0.00ns)   --->   "%layer2_weights_21_addr = getelementptr i32 %layer2_weights_21, i64 0, i64 %j_cast" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 258 'getelementptr' 'layer2_weights_21_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 259 [2/2] (2.32ns)   --->   "%layer2_weights_21_load = load i4 %layer2_weights_21_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 259 'load' 'layer2_weights_21_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 44 <SV = 43> <Delay = 22.5>
ST_44 : Operation 260 [2/2] (22.5ns)   --->   "%sum_1_19 = fadd i32 %sum_1_18, i32 %mul_i_19" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 260 'fadd' 'sum_1_19' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 261 [1/2] (2.32ns)   --->   "%layer2_weights_21_load = load i4 %layer2_weights_21_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 261 'load' 'layer2_weights_21_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_44 : Operation 262 [2/2] (12.3ns)   --->   "%mul_i_20 = fmul i32 %temp_output_0_load_22_read, i32 %layer2_weights_21_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 262 'fmul' 'mul_i_20' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 22.5>
ST_45 : Operation 263 [1/2] (22.5ns)   --->   "%sum_1_19 = fadd i32 %sum_1_18, i32 %mul_i_19" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 263 'fadd' 'sum_1_19' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 264 [1/2] (12.3ns)   --->   "%mul_i_20 = fmul i32 %temp_output_0_load_22_read, i32 %layer2_weights_21_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 264 'fmul' 'mul_i_20' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 265 [1/1] (0.00ns)   --->   "%layer2_weights_22_addr = getelementptr i32 %layer2_weights_22, i64 0, i64 %j_cast" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 265 'getelementptr' 'layer2_weights_22_addr' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 266 [2/2] (2.32ns)   --->   "%layer2_weights_22_load = load i4 %layer2_weights_22_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 266 'load' 'layer2_weights_22_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 46 <SV = 45> <Delay = 22.5>
ST_46 : Operation 267 [2/2] (22.5ns)   --->   "%sum_1_20 = fadd i32 %sum_1_19, i32 %mul_i_20" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 267 'fadd' 'sum_1_20' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 268 [1/2] (2.32ns)   --->   "%layer2_weights_22_load = load i4 %layer2_weights_22_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 268 'load' 'layer2_weights_22_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_46 : Operation 269 [2/2] (12.3ns)   --->   "%mul_i_21 = fmul i32 %temp_output_0_load_23_read, i32 %layer2_weights_22_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 269 'fmul' 'mul_i_21' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 22.5>
ST_47 : Operation 270 [1/2] (22.5ns)   --->   "%sum_1_20 = fadd i32 %sum_1_19, i32 %mul_i_20" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 270 'fadd' 'sum_1_20' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 271 [1/2] (12.3ns)   --->   "%mul_i_21 = fmul i32 %temp_output_0_load_23_read, i32 %layer2_weights_22_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 271 'fmul' 'mul_i_21' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 272 [1/1] (0.00ns)   --->   "%layer2_weights_23_addr = getelementptr i32 %layer2_weights_23, i64 0, i64 %j_cast" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 272 'getelementptr' 'layer2_weights_23_addr' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 273 [2/2] (2.32ns)   --->   "%layer2_weights_23_load = load i4 %layer2_weights_23_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 273 'load' 'layer2_weights_23_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 48 <SV = 47> <Delay = 22.5>
ST_48 : Operation 274 [2/2] (22.5ns)   --->   "%sum_1_21 = fadd i32 %sum_1_20, i32 %mul_i_21" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 274 'fadd' 'sum_1_21' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 275 [1/2] (2.32ns)   --->   "%layer2_weights_23_load = load i4 %layer2_weights_23_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 275 'load' 'layer2_weights_23_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_48 : Operation 276 [2/2] (12.3ns)   --->   "%mul_i_22 = fmul i32 %temp_output_0_load_24_read, i32 %layer2_weights_23_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 276 'fmul' 'mul_i_22' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 22.5>
ST_49 : Operation 277 [1/2] (22.5ns)   --->   "%sum_1_21 = fadd i32 %sum_1_20, i32 %mul_i_21" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 277 'fadd' 'sum_1_21' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 278 [1/2] (12.3ns)   --->   "%mul_i_22 = fmul i32 %temp_output_0_load_24_read, i32 %layer2_weights_23_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 278 'fmul' 'mul_i_22' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 279 [1/1] (0.00ns)   --->   "%layer2_weights_24_addr = getelementptr i32 %layer2_weights_24, i64 0, i64 %j_cast" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 279 'getelementptr' 'layer2_weights_24_addr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 280 [2/2] (2.32ns)   --->   "%layer2_weights_24_load = load i4 %layer2_weights_24_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 280 'load' 'layer2_weights_24_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 50 <SV = 49> <Delay = 22.5>
ST_50 : Operation 281 [2/2] (22.5ns)   --->   "%sum_1_22 = fadd i32 %sum_1_21, i32 %mul_i_22" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 281 'fadd' 'sum_1_22' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 282 [1/2] (2.32ns)   --->   "%layer2_weights_24_load = load i4 %layer2_weights_24_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 282 'load' 'layer2_weights_24_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_50 : Operation 283 [2/2] (12.3ns)   --->   "%mul_i_23 = fmul i32 %temp_output_0_load_25_read, i32 %layer2_weights_24_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 283 'fmul' 'mul_i_23' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 22.5>
ST_51 : Operation 284 [1/2] (22.5ns)   --->   "%sum_1_22 = fadd i32 %sum_1_21, i32 %mul_i_22" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 284 'fadd' 'sum_1_22' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 285 [1/2] (12.3ns)   --->   "%mul_i_23 = fmul i32 %temp_output_0_load_25_read, i32 %layer2_weights_24_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 285 'fmul' 'mul_i_23' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 286 [1/1] (0.00ns)   --->   "%layer2_weights_25_addr = getelementptr i32 %layer2_weights_25, i64 0, i64 %j_cast" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 286 'getelementptr' 'layer2_weights_25_addr' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 287 [2/2] (2.32ns)   --->   "%layer2_weights_25_load = load i4 %layer2_weights_25_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 287 'load' 'layer2_weights_25_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 52 <SV = 51> <Delay = 22.5>
ST_52 : Operation 288 [2/2] (22.5ns)   --->   "%sum_1_23 = fadd i32 %sum_1_22, i32 %mul_i_23" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 288 'fadd' 'sum_1_23' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 289 [1/2] (2.32ns)   --->   "%layer2_weights_25_load = load i4 %layer2_weights_25_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 289 'load' 'layer2_weights_25_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_52 : Operation 290 [2/2] (12.3ns)   --->   "%mul_i_24 = fmul i32 %temp_output_0_load_26_read, i32 %layer2_weights_25_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 290 'fmul' 'mul_i_24' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 22.5>
ST_53 : Operation 291 [1/2] (22.5ns)   --->   "%sum_1_23 = fadd i32 %sum_1_22, i32 %mul_i_23" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 291 'fadd' 'sum_1_23' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 292 [1/2] (12.3ns)   --->   "%mul_i_24 = fmul i32 %temp_output_0_load_26_read, i32 %layer2_weights_25_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 292 'fmul' 'mul_i_24' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 293 [1/1] (0.00ns)   --->   "%layer2_weights_26_addr = getelementptr i32 %layer2_weights_26, i64 0, i64 %j_cast" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 293 'getelementptr' 'layer2_weights_26_addr' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 294 [2/2] (2.32ns)   --->   "%layer2_weights_26_load = load i4 %layer2_weights_26_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 294 'load' 'layer2_weights_26_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 54 <SV = 53> <Delay = 22.5>
ST_54 : Operation 295 [2/2] (22.5ns)   --->   "%sum_1_24 = fadd i32 %sum_1_23, i32 %mul_i_24" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 295 'fadd' 'sum_1_24' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 296 [1/2] (2.32ns)   --->   "%layer2_weights_26_load = load i4 %layer2_weights_26_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 296 'load' 'layer2_weights_26_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_54 : Operation 297 [2/2] (12.3ns)   --->   "%mul_i_25 = fmul i32 %temp_output_0_load_27_read, i32 %layer2_weights_26_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 297 'fmul' 'mul_i_25' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 22.5>
ST_55 : Operation 298 [1/2] (22.5ns)   --->   "%sum_1_24 = fadd i32 %sum_1_23, i32 %mul_i_24" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 298 'fadd' 'sum_1_24' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 299 [1/2] (12.3ns)   --->   "%mul_i_25 = fmul i32 %temp_output_0_load_27_read, i32 %layer2_weights_26_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 299 'fmul' 'mul_i_25' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 300 [1/1] (0.00ns)   --->   "%layer2_weights_27_addr = getelementptr i32 %layer2_weights_27, i64 0, i64 %j_cast" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 300 'getelementptr' 'layer2_weights_27_addr' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 301 [2/2] (2.32ns)   --->   "%layer2_weights_27_load = load i4 %layer2_weights_27_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 301 'load' 'layer2_weights_27_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 56 <SV = 55> <Delay = 22.5>
ST_56 : Operation 302 [2/2] (22.5ns)   --->   "%sum_1_25 = fadd i32 %sum_1_24, i32 %mul_i_25" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 302 'fadd' 'sum_1_25' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 303 [1/2] (2.32ns)   --->   "%layer2_weights_27_load = load i4 %layer2_weights_27_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 303 'load' 'layer2_weights_27_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_56 : Operation 304 [2/2] (12.3ns)   --->   "%mul_i_26 = fmul i32 %temp_output_0_load_28_read, i32 %layer2_weights_27_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 304 'fmul' 'mul_i_26' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 22.5>
ST_57 : Operation 305 [1/2] (22.5ns)   --->   "%sum_1_25 = fadd i32 %sum_1_24, i32 %mul_i_25" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 305 'fadd' 'sum_1_25' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 306 [1/2] (12.3ns)   --->   "%mul_i_26 = fmul i32 %temp_output_0_load_28_read, i32 %layer2_weights_27_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 306 'fmul' 'mul_i_26' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 307 [1/1] (0.00ns)   --->   "%layer2_weights_28_addr = getelementptr i32 %layer2_weights_28, i64 0, i64 %j_cast" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 307 'getelementptr' 'layer2_weights_28_addr' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 308 [2/2] (2.32ns)   --->   "%layer2_weights_28_load = load i4 %layer2_weights_28_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 308 'load' 'layer2_weights_28_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 58 <SV = 57> <Delay = 22.5>
ST_58 : Operation 309 [2/2] (22.5ns)   --->   "%sum_1_26 = fadd i32 %sum_1_25, i32 %mul_i_26" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 309 'fadd' 'sum_1_26' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 310 [1/2] (2.32ns)   --->   "%layer2_weights_28_load = load i4 %layer2_weights_28_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 310 'load' 'layer2_weights_28_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_58 : Operation 311 [2/2] (12.3ns)   --->   "%mul_i_27 = fmul i32 %temp_output_0_load_29_read, i32 %layer2_weights_28_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 311 'fmul' 'mul_i_27' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 22.5>
ST_59 : Operation 312 [1/2] (22.5ns)   --->   "%sum_1_26 = fadd i32 %sum_1_25, i32 %mul_i_26" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 312 'fadd' 'sum_1_26' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 313 [1/2] (12.3ns)   --->   "%mul_i_27 = fmul i32 %temp_output_0_load_29_read, i32 %layer2_weights_28_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 313 'fmul' 'mul_i_27' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 314 [1/1] (0.00ns)   --->   "%layer2_weights_29_addr = getelementptr i32 %layer2_weights_29, i64 0, i64 %j_cast" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 314 'getelementptr' 'layer2_weights_29_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 315 [2/2] (2.32ns)   --->   "%layer2_weights_29_load = load i4 %layer2_weights_29_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 315 'load' 'layer2_weights_29_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 60 <SV = 59> <Delay = 22.5>
ST_60 : Operation 316 [2/2] (22.5ns)   --->   "%sum_1_27 = fadd i32 %sum_1_26, i32 %mul_i_27" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 316 'fadd' 'sum_1_27' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 317 [1/2] (2.32ns)   --->   "%layer2_weights_29_load = load i4 %layer2_weights_29_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 317 'load' 'layer2_weights_29_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_60 : Operation 318 [2/2] (12.3ns)   --->   "%mul_i_28 = fmul i32 %temp_output_0_load_30_read, i32 %layer2_weights_29_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 318 'fmul' 'mul_i_28' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 22.5>
ST_61 : Operation 319 [1/2] (22.5ns)   --->   "%sum_1_27 = fadd i32 %sum_1_26, i32 %mul_i_27" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 319 'fadd' 'sum_1_27' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 320 [1/2] (12.3ns)   --->   "%mul_i_28 = fmul i32 %temp_output_0_load_30_read, i32 %layer2_weights_29_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 320 'fmul' 'mul_i_28' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 321 [1/1] (0.00ns)   --->   "%layer2_weights_30_addr = getelementptr i32 %layer2_weights_30, i64 0, i64 %j_cast" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 321 'getelementptr' 'layer2_weights_30_addr' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 322 [2/2] (2.32ns)   --->   "%layer2_weights_30_load = load i4 %layer2_weights_30_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 322 'load' 'layer2_weights_30_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 62 <SV = 61> <Delay = 22.5>
ST_62 : Operation 323 [2/2] (22.5ns)   --->   "%sum_1_28 = fadd i32 %sum_1_27, i32 %mul_i_28" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 323 'fadd' 'sum_1_28' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 324 [1/2] (2.32ns)   --->   "%layer2_weights_30_load = load i4 %layer2_weights_30_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 324 'load' 'layer2_weights_30_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_62 : Operation 325 [2/2] (12.3ns)   --->   "%mul_i_29 = fmul i32 %temp_output_0_load_31_read, i32 %layer2_weights_30_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 325 'fmul' 'mul_i_29' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 22.5>
ST_63 : Operation 326 [1/2] (22.5ns)   --->   "%sum_1_28 = fadd i32 %sum_1_27, i32 %mul_i_28" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 326 'fadd' 'sum_1_28' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 327 [1/2] (12.3ns)   --->   "%mul_i_29 = fmul i32 %temp_output_0_load_31_read, i32 %layer2_weights_30_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 327 'fmul' 'mul_i_29' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 328 [1/1] (0.00ns)   --->   "%layer2_weights_31_addr = getelementptr i32 %layer2_weights_31, i64 0, i64 %j_cast" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 328 'getelementptr' 'layer2_weights_31_addr' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 329 [2/2] (2.32ns)   --->   "%layer2_weights_31_load = load i4 %layer2_weights_31_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 329 'load' 'layer2_weights_31_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 64 <SV = 63> <Delay = 22.5>
ST_64 : Operation 330 [2/2] (22.5ns)   --->   "%sum_1_29 = fadd i32 %sum_1_28, i32 %mul_i_29" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 330 'fadd' 'sum_1_29' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 331 [1/2] (2.32ns)   --->   "%layer2_weights_31_load = load i4 %layer2_weights_31_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 331 'load' 'layer2_weights_31_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_64 : Operation 332 [2/2] (12.3ns)   --->   "%mul_i_30 = fmul i32 %temp_output_0_load_32_read, i32 %layer2_weights_31_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 332 'fmul' 'mul_i_30' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 22.5>
ST_65 : Operation 333 [1/2] (22.5ns)   --->   "%sum_1_29 = fadd i32 %sum_1_28, i32 %mul_i_29" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 333 'fadd' 'sum_1_29' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 334 [1/2] (12.3ns)   --->   "%mul_i_30 = fmul i32 %temp_output_0_load_32_read, i32 %layer2_weights_31_load" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 334 'fmul' 'mul_i_30' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 22.5>
ST_66 : Operation 335 [2/2] (22.5ns)   --->   "%sum_1_30 = fadd i32 %sum_1_29, i32 %mul_i_30" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 335 'fadd' 'sum_1_30' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 341 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 341 'ret' 'ret_ln0' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 67 <SV = 66> <Delay = 24.9>
ST_67 : Operation 336 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [FPGA_AI/src/hls/matmul.cpp:27]   --->   Operation 336 'specloopname' 'specloopname_ln27' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 337 [1/2] (22.5ns)   --->   "%sum_1_30 = fadd i32 %sum_1_29, i32 %mul_i_30" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 337 'fadd' 'sum_1_30' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 338 [1/1] (0.00ns)   --->   "%temp_output2_0_addr = getelementptr i32 %temp_output2_0, i64 0, i64 %j_cast" [FPGA_AI/src/hls/matmul.cpp:33]   --->   Operation 338 'getelementptr' 'temp_output2_0_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 339 [1/1] (2.32ns)   --->   "%store_ln33 = store i32 %sum_1_30, i4 %temp_output2_0_addr" [FPGA_AI/src/hls/matmul.cpp:33]   --->   Operation 339 'store' 'store_ln33' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_67 : Operation 340 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z13hw_act_layer1PA32_fS0_.exit"   --->   Operation 340 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 30ns, clock uncertainty: 0.2ns.

 <State 1>: 3.37ns
The critical path consists of the following:
	'alloca' operation ('j') [66]  (0 ns)
	'load' operation ('j', FPGA_AI/src/hls/matmul.cpp:25) on local variable 'j' [102]  (0 ns)
	'add' operation ('add_ln25', FPGA_AI/src/hls/matmul.cpp:25) [106]  (1.78 ns)
	'store' operation ('store_ln25', FPGA_AI/src/hls/matmul.cpp:25) of variable 'add_ln25', FPGA_AI/src/hls/matmul.cpp:25 on local variable 'j' [241]  (1.59 ns)

 <State 2>: 14.7ns
The critical path consists of the following:
	'load' operation ('layer2_weights_0_load', FPGA_AI/src/hls/matmul.cpp:31) on array 'layer2_weights_0' [112]  (2.32 ns)
	'fmul' operation ('mul_i', FPGA_AI/src/hls/matmul.cpp:31) [113]  (12.4 ns)

 <State 3>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('mul_i', FPGA_AI/src/hls/matmul.cpp:31) [113]  (12.4 ns)

 <State 4>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1', FPGA_AI/src/hls/matmul.cpp:31) [114]  (22.6 ns)

 <State 5>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1', FPGA_AI/src/hls/matmul.cpp:31) [114]  (22.6 ns)

 <State 6>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1', FPGA_AI/src/hls/matmul.cpp:31) [118]  (22.6 ns)

 <State 7>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1', FPGA_AI/src/hls/matmul.cpp:31) [118]  (22.6 ns)

 <State 8>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2', FPGA_AI/src/hls/matmul.cpp:31) [122]  (22.6 ns)

 <State 9>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2', FPGA_AI/src/hls/matmul.cpp:31) [122]  (22.6 ns)

 <State 10>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3', FPGA_AI/src/hls/matmul.cpp:31) [126]  (22.6 ns)

 <State 11>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3', FPGA_AI/src/hls/matmul.cpp:31) [126]  (22.6 ns)

 <State 12>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_4', FPGA_AI/src/hls/matmul.cpp:31) [130]  (22.6 ns)

 <State 13>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_4', FPGA_AI/src/hls/matmul.cpp:31) [130]  (22.6 ns)

 <State 14>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_5', FPGA_AI/src/hls/matmul.cpp:31) [134]  (22.6 ns)

 <State 15>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_5', FPGA_AI/src/hls/matmul.cpp:31) [134]  (22.6 ns)

 <State 16>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_6', FPGA_AI/src/hls/matmul.cpp:31) [138]  (22.6 ns)

 <State 17>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_6', FPGA_AI/src/hls/matmul.cpp:31) [138]  (22.6 ns)

 <State 18>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_7', FPGA_AI/src/hls/matmul.cpp:31) [142]  (22.6 ns)

 <State 19>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_7', FPGA_AI/src/hls/matmul.cpp:31) [142]  (22.6 ns)

 <State 20>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_8', FPGA_AI/src/hls/matmul.cpp:31) [146]  (22.6 ns)

 <State 21>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_8', FPGA_AI/src/hls/matmul.cpp:31) [146]  (22.6 ns)

 <State 22>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_9', FPGA_AI/src/hls/matmul.cpp:31) [150]  (22.6 ns)

 <State 23>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_9', FPGA_AI/src/hls/matmul.cpp:31) [150]  (22.6 ns)

 <State 24>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_s', FPGA_AI/src/hls/matmul.cpp:31) [154]  (22.6 ns)

 <State 25>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_s', FPGA_AI/src/hls/matmul.cpp:31) [154]  (22.6 ns)

 <State 26>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_10', FPGA_AI/src/hls/matmul.cpp:31) [158]  (22.6 ns)

 <State 27>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_10', FPGA_AI/src/hls/matmul.cpp:31) [158]  (22.6 ns)

 <State 28>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_11', FPGA_AI/src/hls/matmul.cpp:31) [162]  (22.6 ns)

 <State 29>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_11', FPGA_AI/src/hls/matmul.cpp:31) [162]  (22.6 ns)

 <State 30>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_12', FPGA_AI/src/hls/matmul.cpp:31) [166]  (22.6 ns)

 <State 31>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_12', FPGA_AI/src/hls/matmul.cpp:31) [166]  (22.6 ns)

 <State 32>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_13', FPGA_AI/src/hls/matmul.cpp:31) [170]  (22.6 ns)

 <State 33>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_13', FPGA_AI/src/hls/matmul.cpp:31) [170]  (22.6 ns)

 <State 34>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_14', FPGA_AI/src/hls/matmul.cpp:31) [174]  (22.6 ns)

 <State 35>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_14', FPGA_AI/src/hls/matmul.cpp:31) [174]  (22.6 ns)

 <State 36>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_15', FPGA_AI/src/hls/matmul.cpp:31) [178]  (22.6 ns)

 <State 37>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_15', FPGA_AI/src/hls/matmul.cpp:31) [178]  (22.6 ns)

 <State 38>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_16', FPGA_AI/src/hls/matmul.cpp:31) [182]  (22.6 ns)

 <State 39>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_16', FPGA_AI/src/hls/matmul.cpp:31) [182]  (22.6 ns)

 <State 40>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_17', FPGA_AI/src/hls/matmul.cpp:31) [186]  (22.6 ns)

 <State 41>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_17', FPGA_AI/src/hls/matmul.cpp:31) [186]  (22.6 ns)

 <State 42>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_18', FPGA_AI/src/hls/matmul.cpp:31) [190]  (22.6 ns)

 <State 43>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_18', FPGA_AI/src/hls/matmul.cpp:31) [190]  (22.6 ns)

 <State 44>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_19', FPGA_AI/src/hls/matmul.cpp:31) [194]  (22.6 ns)

 <State 45>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_19', FPGA_AI/src/hls/matmul.cpp:31) [194]  (22.6 ns)

 <State 46>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_20', FPGA_AI/src/hls/matmul.cpp:31) [198]  (22.6 ns)

 <State 47>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_20', FPGA_AI/src/hls/matmul.cpp:31) [198]  (22.6 ns)

 <State 48>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_21', FPGA_AI/src/hls/matmul.cpp:31) [202]  (22.6 ns)

 <State 49>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_21', FPGA_AI/src/hls/matmul.cpp:31) [202]  (22.6 ns)

 <State 50>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_22', FPGA_AI/src/hls/matmul.cpp:31) [206]  (22.6 ns)

 <State 51>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_22', FPGA_AI/src/hls/matmul.cpp:31) [206]  (22.6 ns)

 <State 52>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_23', FPGA_AI/src/hls/matmul.cpp:31) [210]  (22.6 ns)

 <State 53>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_23', FPGA_AI/src/hls/matmul.cpp:31) [210]  (22.6 ns)

 <State 54>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_24', FPGA_AI/src/hls/matmul.cpp:31) [214]  (22.6 ns)

 <State 55>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_24', FPGA_AI/src/hls/matmul.cpp:31) [214]  (22.6 ns)

 <State 56>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_25', FPGA_AI/src/hls/matmul.cpp:31) [218]  (22.6 ns)

 <State 57>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_25', FPGA_AI/src/hls/matmul.cpp:31) [218]  (22.6 ns)

 <State 58>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_26', FPGA_AI/src/hls/matmul.cpp:31) [222]  (22.6 ns)

 <State 59>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_26', FPGA_AI/src/hls/matmul.cpp:31) [222]  (22.6 ns)

 <State 60>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_27', FPGA_AI/src/hls/matmul.cpp:31) [226]  (22.6 ns)

 <State 61>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_27', FPGA_AI/src/hls/matmul.cpp:31) [226]  (22.6 ns)

 <State 62>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_28', FPGA_AI/src/hls/matmul.cpp:31) [230]  (22.6 ns)

 <State 63>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_28', FPGA_AI/src/hls/matmul.cpp:31) [230]  (22.6 ns)

 <State 64>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_29', FPGA_AI/src/hls/matmul.cpp:31) [234]  (22.6 ns)

 <State 65>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_29', FPGA_AI/src/hls/matmul.cpp:31) [234]  (22.6 ns)

 <State 66>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_1_30', FPGA_AI/src/hls/matmul.cpp:31) [238]  (22.6 ns)

 <State 67>: 24.9ns
The critical path consists of the following:
	'fadd' operation ('sum_1_30', FPGA_AI/src/hls/matmul.cpp:31) [238]  (22.6 ns)
	'store' operation ('store_ln33', FPGA_AI/src/hls/matmul.cpp:33) of variable 'sum_1_30', FPGA_AI/src/hls/matmul.cpp:31 on array 'temp_output2_0' [240]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
