# 牛客网刷题53-57

## 53

[单端口RAM_牛客题霸_牛客网 (nowcoder.com)](https://www.nowcoder.com/practice/a1b0c13edba14a2984e7369d232d9793?tpId=302&tqId=5000609&ru=/exam/company&qru=/ta/verilog-advanced/question-ranking&sourceUrl=%2Fexam%2Fcompany)

![image-20230626231928612](https://image-1302263000.cos.ap-nanjing.myqcloud.com/typora/image-20230626231928612.png)

```
`timescale 1ns/1ns

module RAM_1port(
    input clk,
    input rst,
    input enb,
    input [6:0]addr,
    input [3:0]w_data,
    output wire [3:0]r_data
);
//*************code***********//

reg [3:0] memory1 [127:0];  

integer i;
always  @(posedge clk or negedge rst)begin
    if(rst==1'b0)begin
        for (i = 0 ; i < 128; i = i+1 ) begin
            memory1[i] <= 0;
        end
    end
    else begin
        if (enb) begin
            memory1[addr] =w_data;
        end
        else begin
            memory1[addr] = memory1[addr];
        end
    end
end

assign r_data = enb == 0 ? memory1[addr] : 0;
//*************code***********//
endmodule
```



## 54

![image-20230712020034350](https://image-1302263000.cos.ap-nanjing.myqcloud.com/typora/image-20230712020034350.png)

```
`timescale 1ns/1ns
module ram_mod(
	input clk,
	input rst_n,
	
	input write_en,
	input [7:0]write_addr,
	input [3:0]write_data,
	
	input read_en,
	input [7:0]read_addr,
	output reg [3:0]read_data
);
	reg [3:0] ram [7:0];

    //wri
    integer ii;
    always  @(posedge clk or negedge rst_n)begin
        if(rst_n==1'b0)begin
            for (ii = 0; ii < 8; ii = ii + 1) begin
                ram[ii] <= 0;
            end
        end
        else begin
            if (write_en) begin
                ram[write_addr] <= write_data;
            end
        end
    end

    always  @(posedge clk or negedge rst_n)begin
        if(rst_n==1'b0)begin
            read_data <= 0;
        end
        else if(read_en) begin
            read_data <= ram[read_addr];
        end
    end

    
endmodule
```

