Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Sep 05 20:49:36 2019
| Host         : Ahrfry running 64-bit major release  (build 9200)
| Command      : report_utilization -file example_utilization_placed.rpt -pb example_utilization_placed.pb
| Design       : example
| Device       : xcku060ffva1156-1L
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 2795 |     0 |    331680 |  0.84 |
|   LUT as Logic             | 1579 |     0 |    331680 |  0.48 |
|   LUT as Memory            | 1216 |     0 |    146880 |  0.83 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  | 1216 |     0 |           |       |
| CLB Registers              |  759 |     0 |    663360 |  0.11 |
|   Register as Flip Flop    |  759 |     0 |    663360 |  0.11 |
|   Register as Latch        |    0 |     0 |    663360 |  0.00 |
| CARRY8                     |    8 |     0 |     41460 |  0.02 |
| F7 Muxes                   |    0 |     0 |    165840 |  0.00 |
| F8 Muxes                   |    0 |     0 |     82920 |  0.00 |
| F9 Muxes                   |    0 |     0 |     41460 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 176   |          Yes |         Set |            - |
| 583   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+------------------------------------------+------+-------+-----------+-------+
|                 Site Type                | Used | Fixed | Available | Util% |
+------------------------------------------+------+-------+-----------+-------+
| CLB                                      |  551 |     0 |     41460 |  1.33 |
|   CLBL                                   |  150 |     0 |           |       |
|   CLBM                                   |  401 |     0 |           |       |
| LUT as Logic                             | 1579 |     0 |    331680 |  0.48 |
|   using O5 output only                   |   42 |       |           |       |
|   using O6 output only                   | 1211 |       |           |       |
|   using O5 and O6                        |  326 |       |           |       |
| LUT as Memory                            | 1216 |     0 |    146880 |  0.83 |
|   LUT as Distributed RAM                 |    0 |     0 |           |       |
|   LUT as Shift Register                  | 1216 |     0 |           |       |
|     using O5 output only                 |    0 |       |           |       |
|     using O6 output only                 | 1216 |       |           |       |
|     using O5 and O6                      |    0 |       |           |       |
| LUT Flip Flop Pairs                      |  203 |     0 |    331680 |  0.06 |
|   fully used LUT-FF pairs                |   22 |       |           |       |
|   LUT-FF pairs with one unused LUT       |  164 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop |  178 |       |           |       |
| Unique Control Sets                      |   53 |       |           |       |
+------------------------------------------+------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |      1080 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |      1080 |  0.00 |
|   RAMB18       |    0 |     0 |      2160 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      2760 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       520 |  0.00 |
| HPIOB            |    0 |     0 |       416 |  0.00 |
| HRIO             |    0 |     0 |       104 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       240 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       240 |  0.00 |
| HRIODIFFINBUF    |    0 |     0 |        48 |  0.00 |
| HRIODIFFOUTBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        96 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       624 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        96 |  0.00 |
| RIU_OR           |    0 |     0 |        48 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |       624 |  0.00 |
|   BUFGCE             |    0 |     0 |       288 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        48 |  0.00 |
|   BUFG_GT            |    0 |     0 |       192 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        96 |  0.00 |
| PLLE3_ADV            |    0 |     0 |        24 |  0.00 |
| MMCME3_ADV           |    0 |     0 |        12 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE3_CHANNEL   |    0 |     0 |        28 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |         7 |  0.00 |
| IBUFDS_GTE3     |    0 |     0 |        14 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |        14 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |        14 |  0.00 |
| PCIE_3_1        |    0 |     0 |         3 |  0.00 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| SRLC32E  | 1216 |                 CLB |
| LUT5     |  724 |                 CLB |
| FDRE     |  583 |            Register |
| LUT3     |  427 |                 CLB |
| LUT6     |  385 |                 CLB |
| LUT2     |  216 |                 CLB |
| FDSE     |  176 |            Register |
| LUT4     |  128 |                 CLB |
| LUT1     |   25 |                 CLB |
| CARRY8   |    8 |                 CLB |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


