
*** Running vivado
    with args -log factorial_algorithm_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source factorial_algorithm_top.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source factorial_algorithm_top.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1284.980 ; gain = 0.000
Command: synth_design -top factorial_algorithm_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16652
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1284.980 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [C:/Digital_Sys_Design/factorial_algorithm/factorial_algorithm.srcs/sources_1/imports/fact_algo/clock_pulse.vhd:61]
INFO: [Synth 8-638] synthesizing module 'factorial_algorithm_top' [C:/Digital_Sys_Design/factorial_algorithm/factorial_algorithm.srcs/sources_1/imports/fact_algo/factorial_algorithm_top.vhd:14]
INFO: [Synth 8-638] synthesizing module 'clock_div' [C:/Digital_Sys_Design/factorial_algorithm/factorial_algorithm.srcs/sources_1/imports/fact_algo/clock_div.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'clock_div' (0#1) [C:/Digital_Sys_Design/factorial_algorithm/factorial_algorithm.srcs/sources_1/imports/fact_algo/clock_div.vhd:13]
INFO: [Synth 8-638] synthesizing module 'mux1' [C:/Digital_Sys_Design/factorial_algorithm/factorial_algorithm.srcs/sources_1/imports/fact_algo/mux1.vhd:10]
INFO: [Synth 8-226] default block is never used [C:/Digital_Sys_Design/factorial_algorithm/factorial_algorithm.srcs/sources_1/imports/fact_algo/mux1.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'mux1' (0#1) [C:/Digital_Sys_Design/factorial_algorithm/factorial_algorithm.srcs/sources_1/imports/fact_algo/mux1.vhd:10]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Digital_Sys_Design/factorial_algorithm/factorial_algorithm.srcs/sources_1/imports/fact_algo/mux2.vhd:10]
INFO: [Synth 8-226] default block is never used [C:/Digital_Sys_Design/factorial_algorithm/factorial_algorithm.srcs/sources_1/imports/fact_algo/mux2.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'mux2' (0#1) [C:/Digital_Sys_Design/factorial_algorithm/factorial_algorithm.srcs/sources_1/imports/fact_algo/mux2.vhd:10]
INFO: [Synth 8-638] synthesizing module 'x_reg' [C:/Digital_Sys_Design/factorial_algorithm/factorial_algorithm.srcs/sources_1/imports/fact_algo/x_reg.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'x_reg' (0#1) [C:/Digital_Sys_Design/factorial_algorithm/factorial_algorithm.srcs/sources_1/imports/fact_algo/x_reg.vhd:10]
INFO: [Synth 8-638] synthesizing module 'res_reg' [C:/Digital_Sys_Design/factorial_algorithm/factorial_algorithm.srcs/sources_1/imports/fact_algo/res_reg.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'res_reg' (0#1) [C:/Digital_Sys_Design/factorial_algorithm/factorial_algorithm.srcs/sources_1/imports/fact_algo/res_reg.vhd:10]
INFO: [Synth 8-638] synthesizing module 'clock_pulse' [C:/Digital_Sys_Design/factorial_algorithm/factorial_algorithm.srcs/sources_1/imports/fact_algo/clock_pulse.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'clock_pulse' (0#1) [C:/Digital_Sys_Design/factorial_algorithm/factorial_algorithm.srcs/sources_1/imports/fact_algo/clock_pulse.vhd:17]
INFO: [Synth 8-638] synthesizing module 'comparator' [C:/Digital_Sys_Design/factorial_algorithm/factorial_algorithm.srcs/sources_1/imports/fact_algo/comparator.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'comparator' (0#1) [C:/Digital_Sys_Design/factorial_algorithm/factorial_algorithm.srcs/sources_1/imports/fact_algo/comparator.vhd:9]
INFO: [Synth 8-638] synthesizing module 'substractor' [C:/Digital_Sys_Design/factorial_algorithm/factorial_algorithm.srcs/sources_1/imports/fact_algo/substractor.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'substractor' (0#1) [C:/Digital_Sys_Design/factorial_algorithm/factorial_algorithm.srcs/sources_1/imports/fact_algo/substractor.vhd:10]
INFO: [Synth 8-638] synthesizing module 'multiplier' [C:/Digital_Sys_Design/factorial_algorithm/factorial_algorithm.srcs/sources_1/imports/fact_algo/multiplier.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'multiplier' (0#1) [C:/Digital_Sys_Design/factorial_algorithm/factorial_algorithm.srcs/sources_1/imports/fact_algo/multiplier.vhd:16]
INFO: [Synth 8-638] synthesizing module 'out_reg' [C:/Digital_Sys_Design/factorial_algorithm/factorial_algorithm.srcs/sources_1/imports/fact_algo/out_reg.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'out_reg' (0#1) [C:/Digital_Sys_Design/factorial_algorithm/factorial_algorithm.srcs/sources_1/imports/fact_algo/out_reg.vhd:10]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Digital_Sys_Design/factorial_algorithm/factorial_algorithm.srcs/sources_1/imports/fact_algo/control_unit.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (0#1) [C:/Digital_Sys_Design/factorial_algorithm/factorial_algorithm.srcs/sources_1/imports/fact_algo/control_unit.vhd:21]
INFO: [Synth 8-638] synthesizing module 'X7segb' [C:/Digital_Sys_Design/factorial_algorithm/factorial_algorithm.srcs/sources_1/imports/fact_algo/X7segb.vhd:12]
WARNING: [Synth 8-614] signal 'aen' is read in the process but is not in the sensitivity list [C:/Digital_Sys_Design/factorial_algorithm/factorial_algorithm.srcs/sources_1/imports/fact_algo/X7segb.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'X7segb' (0#1) [C:/Digital_Sys_Design/factorial_algorithm/factorial_algorithm.srcs/sources_1/imports/fact_algo/X7segb.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'factorial_algorithm_top' (0#1) [C:/Digital_Sys_Design/factorial_algorithm/factorial_algorithm.srcs/sources_1/imports/fact_algo/factorial_algorithm_top.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1284.980 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1284.980 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1284.980 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1284.980 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Digital_Sys_Design/factorial_algorithm/factorial_algorithm.srcs/constrs_1/imports/Digital_Sys_Design/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Digital_Sys_Design/factorial_algorithm/factorial_algorithm.srcs/constrs_1/imports/Digital_Sys_Design/Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1348.238 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1348.238 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1348.238 ; gain = 63.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1348.238 ; gain = 63.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1348.238 ; gain = 63.258
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'present_state_reg' in module 'control_unit'
WARNING: [Synth 8-327] inferring latch for variable 'x_sel_reg' [C:/Digital_Sys_Design/factorial_algorithm/factorial_algorithm.srcs/sources_1/imports/fact_algo/control_unit.vhd:72]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Digital_Sys_Design/factorial_algorithm/factorial_algorithm.srcs/sources_1/imports/fact_algo/control_unit.vhd:33]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Digital_Sys_Design/factorial_algorithm/factorial_algorithm.srcs/sources_1/imports/fact_algo/control_unit.vhd:33]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      q0 |                              000 |                              000
                      q1 |                              001 |                              001
                      q2 |                              010 |                              010
                      q3 |                              011 |                              011
                      q4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'present_state_reg' using encoding 'sequential' in module 'control_unit'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Digital_Sys_Design/factorial_algorithm/factorial_algorithm.srcs/sources_1/imports/fact_algo/control_unit.vhd:33]
WARNING: [Synth 8-327] inferring latch for variable 'ld_x_reg' [C:/Digital_Sys_Design/factorial_algorithm/factorial_algorithm.srcs/sources_1/imports/fact_algo/control_unit.vhd:74]
WARNING: [Synth 8-327] inferring latch for variable 'ld_out_reg' [C:/Digital_Sys_Design/factorial_algorithm/factorial_algorithm.srcs/sources_1/imports/fact_algo/control_unit.vhd:76]
WARNING: [Synth 8-327] inferring latch for variable 'go_mult_reg' [C:/Digital_Sys_Design/factorial_algorithm/factorial_algorithm.srcs/sources_1/imports/fact_algo/control_unit.vhd:77]
WARNING: [Synth 8-327] inferring latch for variable 'clr_mult_reg' [C:/Digital_Sys_Design/factorial_algorithm/factorial_algorithm.srcs/sources_1/imports/fact_algo/control_unit.vhd:78]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1348.238 ; gain = 63.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   5 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 17    
	   4 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 6     
	   5 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1348.238 ; gain = 63.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1348.238 ; gain = 63.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1348.238 ; gain = 63.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1348.238 ; gain = 63.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1348.238 ; gain = 63.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1348.238 ; gain = 63.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1348.238 ; gain = 63.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1348.238 ; gain = 63.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1348.238 ; gain = 63.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1348.238 ; gain = 63.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    14|
|3     |LUT1   |     3|
|4     |LUT2   |    57|
|5     |LUT3   |    15|
|6     |LUT4   |    16|
|7     |LUT5   |     6|
|8     |LUT6   |    10|
|9     |FDCE   |   106|
|10    |FDRE   |    38|
|11    |LD     |     3|
|12    |LDC    |     3|
|13    |LDCP   |     2|
|14    |IBUF   |     6|
|15    |OBUF   |    11|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1348.238 ; gain = 63.258
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1348.238 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1348.238 ; gain = 63.258
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1348.238 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1348.238 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LD => LDCE: 3 instances
  LDC => LDCE: 3 instances
  LDCP => LDCP (GND, LDCE, LUT3(x2), VCC): 2 instances

Synth Design complete, checksum: e93f020b
INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1348.238 ; gain = 63.258
INFO: [Common 17-1381] The checkpoint 'C:/Digital_Sys_Design/factorial_algorithm/factorial_algorithm.runs/synth_1/factorial_algorithm_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file factorial_algorithm_top_utilization_synth.rpt -pb factorial_algorithm_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Oct  7 18:17:23 2023...
