{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1559662313037 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559662313060 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun  4 15:31:52 2019 " "Processing started: Tue Jun  4 15:31:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559662313060 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1559662313060 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off TimerArq2 -c timer " "Command: quartus_eda --read_settings_files=off --write_settings_files=off TimerArq2 -c timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1559662313061 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "timer_7_1200mv_85c_slow.vho /home/vinicius.ls/DLP2/atividades/a3/arquitetura2/simulation/modelsim/ simulation " "Generated file timer_7_1200mv_85c_slow.vho in folder \"/home/vinicius.ls/DLP2/atividades/a3/arquitetura2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1559662314004 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "timer_7_1200mv_0c_slow.vho /home/vinicius.ls/DLP2/atividades/a3/arquitetura2/simulation/modelsim/ simulation " "Generated file timer_7_1200mv_0c_slow.vho in folder \"/home/vinicius.ls/DLP2/atividades/a3/arquitetura2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1559662314155 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "timer_min_1200mv_0c_fast.vho /home/vinicius.ls/DLP2/atividades/a3/arquitetura2/simulation/modelsim/ simulation " "Generated file timer_min_1200mv_0c_fast.vho in folder \"/home/vinicius.ls/DLP2/atividades/a3/arquitetura2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1559662314314 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "timer.vho /home/vinicius.ls/DLP2/atividades/a3/arquitetura2/simulation/modelsim/ simulation " "Generated file timer.vho in folder \"/home/vinicius.ls/DLP2/atividades/a3/arquitetura2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1559662314474 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "timer_7_1200mv_85c_vhd_slow.sdo /home/vinicius.ls/DLP2/atividades/a3/arquitetura2/simulation/modelsim/ simulation " "Generated file timer_7_1200mv_85c_vhd_slow.sdo in folder \"/home/vinicius.ls/DLP2/atividades/a3/arquitetura2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1559662314574 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "timer_7_1200mv_0c_vhd_slow.sdo /home/vinicius.ls/DLP2/atividades/a3/arquitetura2/simulation/modelsim/ simulation " "Generated file timer_7_1200mv_0c_vhd_slow.sdo in folder \"/home/vinicius.ls/DLP2/atividades/a3/arquitetura2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1559662314664 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "timer_min_1200mv_0c_vhd_fast.sdo /home/vinicius.ls/DLP2/atividades/a3/arquitetura2/simulation/modelsim/ simulation " "Generated file timer_min_1200mv_0c_vhd_fast.sdo in folder \"/home/vinicius.ls/DLP2/atividades/a3/arquitetura2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1559662314760 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "timer_vhd.sdo /home/vinicius.ls/DLP2/atividades/a3/arquitetura2/simulation/modelsim/ simulation " "Generated file timer_vhd.sdo in folder \"/home/vinicius.ls/DLP2/atividades/a3/arquitetura2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1559662314850 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "327 " "Peak virtual memory: 327 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559662315194 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun  4 15:31:55 2019 " "Processing ended: Tue Jun  4 15:31:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559662315194 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559662315194 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559662315194 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559662315194 ""}
