Analysis & Synthesis report for processorDebug
Mon Nov 12 11:33:25 2018
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Logic Cells Representing Combinational Loops
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: clockDivider:inst7|lpm_counter:LPM_COUNTER_component
 14. Parameter Settings for User Entity Instance: ram:inst23|rdisplayDriver:inst1|LPM_CONSTANT:inst6
 15. Parameter Settings for User Entity Instance: ram:inst23|rdisplayDriver:inst1|LPM_CONSTANT:inst12
 16. Parameter Settings for User Entity Instance: ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst1|LPM_CONSTANT:inst8
 17. Parameter Settings for User Entity Instance: ram:inst23|rdisplayDriver:inst1|LPM_CONSTANT:inst5
 18. Parameter Settings for User Entity Instance: ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst8|LPM_CONSTANT:inst8
 19. Parameter Settings for User Entity Instance: ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst9|LPM_CONSTANT:inst8
 20. Parameter Settings for User Entity Instance: ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst10|LPM_CONSTANT:inst8
 21. Parameter Settings for User Entity Instance: ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst11|LPM_CONSTANT:inst8
 22. Parameter Settings for User Entity Instance: ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst13|LPM_CONSTANT:inst8
 23. Parameter Settings for User Entity Instance: controlUnit:inst5|aluDecoder:inst|LPM_CONSTANT:inst4
 24. Parameter Settings for User Entity Instance: controlUnit:inst5|aluDecoder:inst|LPM_CONSTANT:inst5
 25. Parameter Settings for User Entity Instance: aluextended:inst|zeroextend:inst1|LPM_CONSTANT:inst
 26. Parameter Settings for User Entity Instance: extend:inst9|signExtend:inst|LPM_CONSTANT:inst
 27. Parameter Settings for User Entity Instance: claadder32:inst2|LPM_CONSTANT:inst8
 28. Parameter Settings for User Entity Instance: LPM_CONSTANT:inst3
 29. Parameter Settings for User Entity Instance: claadder32:inst13|LPM_CONSTANT:inst8
 30. Parameter Settings for User Entity Instance: leftShiftcontainer:inst12|leftShift:inst|LPM_CONSTANT:inst
 31. Parameter Settings for User Entity Instance: leftShift26:inst1|LPM_CONSTANT:inst
 32. Post-Synthesis Netlist Statistics for Top Partition
 33. Elapsed Time Per Partition
 34. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Nov 12 11:33:25 2018       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; processorDebug                              ;
; Top-level Entity Name              ; processor                                   ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 4,508                                       ;
;     Total combinational functions  ; 2,332                                       ;
;     Dedicated logic registers      ; 2,266                                       ;
; Total registers                    ; 2266                                        ;
; Total pins                         ; 51                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; processor          ; processorDebug     ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.4%      ;
;     Processor 3            ;   0.3%      ;
;     Processor 4            ;   0.3%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                               ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                     ; Library ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------+---------+
; sevensegmentdecodernopindp.bdf   ; yes             ; User Block Diagram/Schematic File  ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/sevensegmentdecodernopindp.bdf ;         ;
; sevensegment6.bdf                ; yes             ; User Block Diagram/Schematic File  ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/sevensegment6.bdf              ;         ;
; sevensegment5.bdf                ; yes             ; User Block Diagram/Schematic File  ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/sevensegment5.bdf              ;         ;
; sevensegment4.bdf                ; yes             ; User Block Diagram/Schematic File  ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/sevensegment4.bdf              ;         ;
; sevensegment3.bdf                ; yes             ; User Block Diagram/Schematic File  ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/sevensegment3.bdf              ;         ;
; sevensegment2.bdf                ; yes             ; User Block Diagram/Schematic File  ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/sevensegment2.bdf              ;         ;
; sevensegment1.bdf                ; yes             ; User Block Diagram/Schematic File  ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/sevensegment1.bdf              ;         ;
; sevensegment0.bdf                ; yes             ; User Block Diagram/Schematic File  ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/sevensegment0.bdf              ;         ;
; rdisplayDriver.bdf               ; yes             ; User Block Diagram/Schematic File  ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/rdisplayDriver.bdf             ;         ;
; multiplex8.bdf                   ; yes             ; User Block Diagram/Schematic File  ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/multiplex8.bdf                 ;         ;
; erdregister32.bdf                ; yes             ; User Block Diagram/Schematic File  ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/erdregister32.bdf              ;         ;
; erdregister4.bdf                 ; yes             ; User Block Diagram/Schematic File  ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/erdregister4.bdf               ;         ;
; erdflipflop.bdf                  ; yes             ; User Block Diagram/Schematic File  ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/erdflipflop.bdf                ;         ;
; enableddflipflop.bdf             ; yes             ; User Block Diagram/Schematic File  ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/enableddflipflop.bdf           ;         ;
; comparison32bit.bdf              ; yes             ; User Block Diagram/Schematic File  ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/comparison32bit.bdf            ;         ;
; comparison4bit.bdf               ; yes             ; User Block Diagram/Schematic File  ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/comparison4bit.bdf             ;         ;
; zeroextend.bdf                   ; yes             ; User Block Diagram/Schematic File  ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/zeroextend.bdf                 ;         ;
; aluextended.bdf                  ; yes             ; User Block Diagram/Schematic File  ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/aluextended.bdf                ;         ;
; outputsignal.bdf                 ; yes             ; User Block Diagram/Schematic File  ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/outputsignal.bdf               ;         ;
; dstylelatch.bdf                  ; yes             ; User Block Diagram/Schematic File  ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/dstylelatch.bdf                ;         ;
; resettabledflipflop.bdf          ; yes             ; User Block Diagram/Schematic File  ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/resettabledflipflop.bdf        ;         ;
; register4.bdf                    ; yes             ; User Block Diagram/Schematic File  ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/register4.bdf                  ;         ;
; dflipflop.bdf                    ; yes             ; User Block Diagram/Schematic File  ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/dflipflop.bdf                  ;         ;
; register32.bdf                   ; yes             ; User Block Diagram/Schematic File  ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/register32.bdf                 ;         ;
; multiplex5.bdf                   ; yes             ; User Block Diagram/Schematic File  ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/multiplex5.bdf                 ;         ;
; clockDivider.v                   ; yes             ; User Wizard-Generated File         ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/clockDivider.v                 ;         ;
; processor.bdf                    ; yes             ; User Block Diagram/Schematic File  ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/processor.bdf                  ;         ;
; RegDstDecoder.bdf                ; yes             ; User Block Diagram/Schematic File  ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/RegDstDecoder.bdf              ;         ;
; RegWriteDecoder.bdf              ; yes             ; User Block Diagram/Schematic File  ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/RegWriteDecoder.bdf            ;         ;
; signExtend.bdf                   ; yes             ; User Block Diagram/Schematic File  ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/signExtend.bdf                 ;         ;
; split.bdf                        ; yes             ; User Block Diagram/Schematic File  ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/split.bdf                      ;         ;
; leftShift.bdf                    ; yes             ; User Block Diagram/Schematic File  ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/leftShift.bdf                  ;         ;
; leftShift26.bdf                  ; yes             ; User Block Diagram/Schematic File  ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/leftShift26.bdf                ;         ;
; leftShiftcontainer.bdf           ; yes             ; User Block Diagram/Schematic File  ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/leftShiftcontainer.bdf         ;         ;
; mainDecoder.bdf                  ; yes             ; User Block Diagram/Schematic File  ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/mainDecoder.bdf                ;         ;
; MemWriteDecoder.bdf              ; yes             ; User Block Diagram/Schematic File  ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/MemWriteDecoder.bdf            ;         ;
; MemtoRegDecoder.bdf              ; yes             ; User Block Diagram/Schematic File  ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/MemtoRegDecoder.bdf            ;         ;
; multiplex.bdf                    ; yes             ; User Block Diagram/Schematic File  ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/multiplex.bdf                  ;         ;
; multiplex3.bdf                   ; yes             ; User Block Diagram/Schematic File  ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/multiplex3.bdf                 ;         ;
; multiplex4.bdf                   ; yes             ; User Block Diagram/Schematic File  ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/multiplex4.bdf                 ;         ;
; multiplex32.bdf                  ; yes             ; User Block Diagram/Schematic File  ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/multiplex32.bdf                ;         ;
; halfadder.bdf                    ; yes             ; User Block Diagram/Schematic File  ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/halfadder.bdf                  ;         ;
; extend.bdf                       ; yes             ; User Block Diagram/Schematic File  ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/extend.bdf                     ;         ;
; controlUnit.bdf                  ; yes             ; User Block Diagram/Schematic File  ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/controlUnit.bdf                ;         ;
; claadder32.bdf                   ; yes             ; User Block Diagram/Schematic File  ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/claadder32.bdf                 ;         ;
; claadder4.bdf                    ; yes             ; User Block Diagram/Schematic File  ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/claadder4.bdf                  ;         ;
; BranchDecoder.bdf                ; yes             ; User Block Diagram/Schematic File  ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/BranchDecoder.bdf              ;         ;
; join.bdf                         ; yes             ; User Block Diagram/Schematic File  ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/join.bdf                       ;         ;
; jumpDecoder.bdf                  ; yes             ; User Block Diagram/Schematic File  ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/jumpDecoder.bdf                ;         ;
; AluSrcDecoder.bdf                ; yes             ; User Block Diagram/Schematic File  ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/AluSrcDecoder.bdf              ;         ;
; ALUOpDecoder.bdf                 ; yes             ; User Block Diagram/Schematic File  ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/ALUOpDecoder.bdf               ;         ;
; ALUOp1Decoder.bdf                ; yes             ; User Block Diagram/Schematic File  ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/ALUOp1Decoder.bdf              ;         ;
; ALUOp0Decoder.bdf                ; yes             ; User Block Diagram/Schematic File  ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/ALUOp0Decoder.bdf              ;         ;
; aludcllayer.bdf                  ; yes             ; User Block Diagram/Schematic File  ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/aludcllayer.bdf                ;         ;
; aluDecoder.bdf                   ; yes             ; User Block Diagram/Schematic File  ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/aluDecoder.bdf                 ;         ;
; regfile.v                        ; yes             ; User Verilog HDL File              ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/regfile.v                      ;         ;
; ROM.vhd                          ; yes             ; User VHDL File                     ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/ROM.vhd                        ;         ;
; dmem.v                           ; yes             ; User Verilog HDL File              ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/dmem.v                         ;         ;
; ram.bdf                          ; yes             ; User Block Diagram/Schematic File  ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/ram.bdf                        ;         ;
; claadder32cin.bdf                ; yes             ; User Block Diagram/Schematic File  ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/claadder32cin.bdf              ;         ;
; displaySwitch.bdf                ; yes             ; User Block Diagram/Schematic File  ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/displaySwitch.bdf              ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                       ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                         ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                       ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc                        ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                         ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                       ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/cmpconst.inc                            ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                       ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                         ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                       ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                         ;         ;
; dffeea.inc                       ; yes             ; Megafunction                       ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dffeea.inc                              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                       ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                 ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                       ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                          ;         ;
; db/cntr_7qi.tdf                  ; yes             ; Auto-Generated Megafunction        ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/db/cntr_7qi.tdf                ;         ;
; db/cmpr_4tb.tdf                  ; yes             ; Auto-Generated Megafunction        ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/db/cmpr_4tb.tdf                ;         ;
; lpm_constant.tdf                 ; yes             ; Megafunction                       ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_constant.tdf                        ;         ;
; db/lpm_constant_ru4.tdf          ; yes             ; Auto-Generated Megafunction        ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/db/lpm_constant_ru4.tdf        ;         ;
; db/lpm_constant_qu4.tdf          ; yes             ; Auto-Generated Megafunction        ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/db/lpm_constant_qu4.tdf        ;         ;
; db/lpm_constant_4j4.tdf          ; yes             ; Auto-Generated Megafunction        ; /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/db/lpm_constant_4j4.tdf        ;         ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                    ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                            ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 4,508                                                                                            ;
;                                             ;                                                                                                  ;
; Total combinational functions               ; 2332                                                                                             ;
; Logic element usage by number of LUT inputs ;                                                                                                  ;
;     -- 4 input functions                    ; 1940                                                                                             ;
;     -- 3 input functions                    ; 197                                                                                              ;
;     -- <=2 input functions                  ; 195                                                                                              ;
;                                             ;                                                                                                  ;
; Logic elements by mode                      ;                                                                                                  ;
;     -- normal mode                          ; 2306                                                                                             ;
;     -- arithmetic mode                      ; 26                                                                                               ;
;                                             ;                                                                                                  ;
; Total registers                             ; 2266                                                                                             ;
;     -- Dedicated logic registers            ; 2266                                                                                             ;
;     -- I/O registers                        ; 0                                                                                                ;
;                                             ;                                                                                                  ;
; I/O pins                                    ; 51                                                                                               ;
;                                             ;                                                                                                  ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                ;
;                                             ;                                                                                                  ;
; Maximum fan-out node                        ; clockDivider:inst7|lpm_counter:LPM_COUNTER_component|cntr_7qi:auto_generated|counter_reg_bit[20] ;
; Maximum fan-out                             ; 2308                                                                                             ;
; Total fan-out                               ; 15655                                                                                            ;
; Average fan-out                             ; 3.33                                                                                             ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                  ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                         ; Entity Name         ; Library Name ;
+---------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |processor                                  ; 2332 (12)           ; 2266 (0)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 51   ; 0            ; 0          ; |processor                                                                                                                                                  ; processor           ; work         ;
;    |aluextended:inst|                       ; 129 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst                                                                                                                                 ; aluextended         ; work         ;
;       |claadder32cin:inst4|                 ; 62 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|claadder32cin:inst4                                                                                                             ; claadder32cin       ; work         ;
;          |claadder4:inst1|                  ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|claadder32cin:inst4|claadder4:inst1                                                                                             ; claadder4           ; work         ;
;          |claadder4:inst2|                  ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|claadder32cin:inst4|claadder4:inst2                                                                                             ; claadder4           ; work         ;
;          |claadder4:inst3|                  ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|claadder32cin:inst4|claadder4:inst3                                                                                             ; claadder4           ; work         ;
;          |claadder4:inst4|                  ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|claadder32cin:inst4|claadder4:inst4                                                                                             ; claadder4           ; work         ;
;          |claadder4:inst5|                  ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|claadder32cin:inst4|claadder4:inst5                                                                                             ; claadder4           ; work         ;
;          |claadder4:inst6|                  ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|claadder32cin:inst4|claadder4:inst6                                                                                             ; claadder4           ; work         ;
;          |claadder4:inst7|                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|claadder32cin:inst4|claadder4:inst7                                                                                             ; claadder4           ; work         ;
;          |claadder4:inst|                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|claadder32cin:inst4|claadder4:inst                                                                                              ; claadder4           ; work         ;
;       |multiplex32:inst3|                   ; 35 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst3                                                                                                               ; multiplex32         ; work         ;
;          |multiplex4:inst1|                 ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst3|multiplex4:inst1                                                                                              ; multiplex4          ; work         ;
;             |multiplex:inst1|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst3|multiplex4:inst1|multiplex:inst1                                                                              ; multiplex           ; work         ;
;             |multiplex:inst2|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst3|multiplex4:inst1|multiplex:inst2                                                                              ; multiplex           ; work         ;
;             |multiplex:inst3|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst3|multiplex4:inst1|multiplex:inst3                                                                              ; multiplex           ; work         ;
;             |multiplex:inst|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst3|multiplex4:inst1|multiplex:inst                                                                               ; multiplex           ; work         ;
;          |multiplex4:inst2|                 ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst3|multiplex4:inst2                                                                                              ; multiplex4          ; work         ;
;             |multiplex:inst1|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst3|multiplex4:inst2|multiplex:inst1                                                                              ; multiplex           ; work         ;
;             |multiplex:inst2|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst3|multiplex4:inst2|multiplex:inst2                                                                              ; multiplex           ; work         ;
;             |multiplex:inst3|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst3|multiplex4:inst2|multiplex:inst3                                                                              ; multiplex           ; work         ;
;             |multiplex:inst|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst3|multiplex4:inst2|multiplex:inst                                                                               ; multiplex           ; work         ;
;          |multiplex4:inst3|                 ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst3|multiplex4:inst3                                                                                              ; multiplex4          ; work         ;
;             |multiplex:inst1|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst3|multiplex4:inst3|multiplex:inst1                                                                              ; multiplex           ; work         ;
;             |multiplex:inst2|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst3|multiplex4:inst3|multiplex:inst2                                                                              ; multiplex           ; work         ;
;             |multiplex:inst3|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst3|multiplex4:inst3|multiplex:inst3                                                                              ; multiplex           ; work         ;
;             |multiplex:inst|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst3|multiplex4:inst3|multiplex:inst                                                                               ; multiplex           ; work         ;
;          |multiplex4:inst4|                 ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst3|multiplex4:inst4                                                                                              ; multiplex4          ; work         ;
;             |multiplex:inst1|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst3|multiplex4:inst4|multiplex:inst1                                                                              ; multiplex           ; work         ;
;             |multiplex:inst2|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst3|multiplex4:inst4|multiplex:inst2                                                                              ; multiplex           ; work         ;
;             |multiplex:inst3|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst3|multiplex4:inst4|multiplex:inst3                                                                              ; multiplex           ; work         ;
;             |multiplex:inst|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst3|multiplex4:inst4|multiplex:inst                                                                               ; multiplex           ; work         ;
;          |multiplex4:inst5|                 ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst3|multiplex4:inst5                                                                                              ; multiplex4          ; work         ;
;             |multiplex:inst1|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst3|multiplex4:inst5|multiplex:inst1                                                                              ; multiplex           ; work         ;
;             |multiplex:inst2|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst3|multiplex4:inst5|multiplex:inst2                                                                              ; multiplex           ; work         ;
;             |multiplex:inst3|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst3|multiplex4:inst5|multiplex:inst3                                                                              ; multiplex           ; work         ;
;             |multiplex:inst|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst3|multiplex4:inst5|multiplex:inst                                                                               ; multiplex           ; work         ;
;          |multiplex4:inst6|                 ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst3|multiplex4:inst6                                                                                              ; multiplex4          ; work         ;
;             |multiplex:inst1|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst3|multiplex4:inst6|multiplex:inst1                                                                              ; multiplex           ; work         ;
;             |multiplex:inst2|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst3|multiplex4:inst6|multiplex:inst2                                                                              ; multiplex           ; work         ;
;             |multiplex:inst3|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst3|multiplex4:inst6|multiplex:inst3                                                                              ; multiplex           ; work         ;
;             |multiplex:inst|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst3|multiplex4:inst6|multiplex:inst                                                                               ; multiplex           ; work         ;
;          |multiplex4:inst7|                 ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst3|multiplex4:inst7                                                                                              ; multiplex4          ; work         ;
;             |multiplex:inst1|               ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst3|multiplex4:inst7|multiplex:inst1                                                                              ; multiplex           ; work         ;
;             |multiplex:inst2|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst3|multiplex4:inst7|multiplex:inst2                                                                              ; multiplex           ; work         ;
;             |multiplex:inst3|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst3|multiplex4:inst7|multiplex:inst3                                                                              ; multiplex           ; work         ;
;             |multiplex:inst|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst3|multiplex4:inst7|multiplex:inst                                                                               ; multiplex           ; work         ;
;          |multiplex4:inst|                  ; 6 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst3|multiplex4:inst                                                                                               ; multiplex4          ; work         ;
;             |multiplex:inst1|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst3|multiplex4:inst|multiplex:inst1                                                                               ; multiplex           ; work         ;
;             |multiplex:inst2|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst3|multiplex4:inst|multiplex:inst2                                                                               ; multiplex           ; work         ;
;             |multiplex:inst3|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst3|multiplex4:inst|multiplex:inst3                                                                               ; multiplex           ; work         ;
;             |multiplex:inst|                ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst3|multiplex4:inst|multiplex:inst                                                                                ; multiplex           ; work         ;
;       |multiplex32:inst9|                   ; 32 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst9                                                                                                               ; multiplex32         ; work         ;
;          |multiplex4:inst1|                 ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst9|multiplex4:inst1                                                                                              ; multiplex4          ; work         ;
;             |multiplex:inst1|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst9|multiplex4:inst1|multiplex:inst1                                                                              ; multiplex           ; work         ;
;             |multiplex:inst2|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst9|multiplex4:inst1|multiplex:inst2                                                                              ; multiplex           ; work         ;
;             |multiplex:inst3|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst9|multiplex4:inst1|multiplex:inst3                                                                              ; multiplex           ; work         ;
;             |multiplex:inst|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst9|multiplex4:inst1|multiplex:inst                                                                               ; multiplex           ; work         ;
;          |multiplex4:inst2|                 ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst9|multiplex4:inst2                                                                                              ; multiplex4          ; work         ;
;             |multiplex:inst1|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst9|multiplex4:inst2|multiplex:inst1                                                                              ; multiplex           ; work         ;
;             |multiplex:inst2|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst9|multiplex4:inst2|multiplex:inst2                                                                              ; multiplex           ; work         ;
;             |multiplex:inst3|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst9|multiplex4:inst2|multiplex:inst3                                                                              ; multiplex           ; work         ;
;             |multiplex:inst|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst9|multiplex4:inst2|multiplex:inst                                                                               ; multiplex           ; work         ;
;          |multiplex4:inst3|                 ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst9|multiplex4:inst3                                                                                              ; multiplex4          ; work         ;
;             |multiplex:inst1|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst9|multiplex4:inst3|multiplex:inst1                                                                              ; multiplex           ; work         ;
;             |multiplex:inst2|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst9|multiplex4:inst3|multiplex:inst2                                                                              ; multiplex           ; work         ;
;             |multiplex:inst3|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst9|multiplex4:inst3|multiplex:inst3                                                                              ; multiplex           ; work         ;
;             |multiplex:inst|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst9|multiplex4:inst3|multiplex:inst                                                                               ; multiplex           ; work         ;
;          |multiplex4:inst4|                 ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst9|multiplex4:inst4                                                                                              ; multiplex4          ; work         ;
;             |multiplex:inst1|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst9|multiplex4:inst4|multiplex:inst1                                                                              ; multiplex           ; work         ;
;             |multiplex:inst2|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst9|multiplex4:inst4|multiplex:inst2                                                                              ; multiplex           ; work         ;
;             |multiplex:inst3|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst9|multiplex4:inst4|multiplex:inst3                                                                              ; multiplex           ; work         ;
;             |multiplex:inst|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst9|multiplex4:inst4|multiplex:inst                                                                               ; multiplex           ; work         ;
;          |multiplex4:inst5|                 ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst9|multiplex4:inst5                                                                                              ; multiplex4          ; work         ;
;             |multiplex:inst1|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst9|multiplex4:inst5|multiplex:inst1                                                                              ; multiplex           ; work         ;
;             |multiplex:inst2|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst9|multiplex4:inst5|multiplex:inst2                                                                              ; multiplex           ; work         ;
;             |multiplex:inst3|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst9|multiplex4:inst5|multiplex:inst3                                                                              ; multiplex           ; work         ;
;             |multiplex:inst|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst9|multiplex4:inst5|multiplex:inst                                                                               ; multiplex           ; work         ;
;          |multiplex4:inst6|                 ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst9|multiplex4:inst6                                                                                              ; multiplex4          ; work         ;
;             |multiplex:inst1|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst9|multiplex4:inst6|multiplex:inst1                                                                              ; multiplex           ; work         ;
;             |multiplex:inst2|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst9|multiplex4:inst6|multiplex:inst2                                                                              ; multiplex           ; work         ;
;             |multiplex:inst3|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst9|multiplex4:inst6|multiplex:inst3                                                                              ; multiplex           ; work         ;
;             |multiplex:inst|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst9|multiplex4:inst6|multiplex:inst                                                                               ; multiplex           ; work         ;
;          |multiplex4:inst7|                 ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst9|multiplex4:inst7                                                                                              ; multiplex4          ; work         ;
;             |multiplex:inst1|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst9|multiplex4:inst7|multiplex:inst1                                                                              ; multiplex           ; work         ;
;             |multiplex:inst2|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst9|multiplex4:inst7|multiplex:inst2                                                                              ; multiplex           ; work         ;
;             |multiplex:inst3|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst9|multiplex4:inst7|multiplex:inst3                                                                              ; multiplex           ; work         ;
;             |multiplex:inst|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst9|multiplex4:inst7|multiplex:inst                                                                               ; multiplex           ; work         ;
;          |multiplex4:inst|                  ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst9|multiplex4:inst                                                                                               ; multiplex4          ; work         ;
;             |multiplex:inst1|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst9|multiplex4:inst|multiplex:inst1                                                                               ; multiplex           ; work         ;
;             |multiplex:inst2|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst9|multiplex4:inst|multiplex:inst2                                                                               ; multiplex           ; work         ;
;             |multiplex:inst3|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst9|multiplex4:inst|multiplex:inst3                                                                               ; multiplex           ; work         ;
;             |multiplex:inst|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|aluextended:inst|multiplex32:inst9|multiplex4:inst|multiplex:inst                                                                                ; multiplex           ; work         ;
;    |claadder32:inst13|                      ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|claadder32:inst13                                                                                                                                ; claadder32          ; work         ;
;       |claadder4:inst1|                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|claadder32:inst13|claadder4:inst1                                                                                                                ; claadder4           ; work         ;
;       |claadder4:inst|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|claadder32:inst13|claadder4:inst                                                                                                                 ; claadder4           ; work         ;
;    |claadder32:inst2|                       ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|claadder32:inst2                                                                                                                                 ; claadder32          ; work         ;
;       |claadder4:inst1|                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|claadder32:inst2|claadder4:inst1                                                                                                                 ; claadder4           ; work         ;
;       |claadder4:inst|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|claadder32:inst2|claadder4:inst                                                                                                                  ; claadder4           ; work         ;
;    |clockDivider:inst7|                     ; 36 (0)              ; 26 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|clockDivider:inst7                                                                                                                               ; clockDivider        ; work         ;
;       |lpm_counter:LPM_COUNTER_component|   ; 36 (0)              ; 26 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|clockDivider:inst7|lpm_counter:LPM_COUNTER_component                                                                                             ; lpm_counter         ; work         ;
;          |cntr_7qi:auto_generated|          ; 36 (28)             ; 26 (26)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|clockDivider:inst7|lpm_counter:LPM_COUNTER_component|cntr_7qi:auto_generated                                                                     ; cntr_7qi            ; work         ;
;             |cmpr_4tb:cmpr1|                ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|clockDivider:inst7|lpm_counter:LPM_COUNTER_component|cntr_7qi:auto_generated|cmpr_4tb:cmpr1                                                      ; cmpr_4tb            ; work         ;
;    |controlUnit:inst5|                      ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|controlUnit:inst5                                                                                                                                ; controlUnit         ; work         ;
;       |aluDecoder:inst|                     ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|controlUnit:inst5|aluDecoder:inst                                                                                                                ; aluDecoder          ; work         ;
;          |multiplex3:inst2|                 ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|controlUnit:inst5|aluDecoder:inst|multiplex3:inst2                                                                                               ; multiplex3          ; work         ;
;             |multiplex:inst1|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|controlUnit:inst5|aluDecoder:inst|multiplex3:inst2|multiplex:inst1                                                                               ; multiplex           ; work         ;
;             |multiplex:inst2|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|controlUnit:inst5|aluDecoder:inst|multiplex3:inst2|multiplex:inst2                                                                               ; multiplex           ; work         ;
;             |multiplex:inst|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|controlUnit:inst5|aluDecoder:inst|multiplex3:inst2|multiplex:inst                                                                                ; multiplex           ; work         ;
;       |mainDecoder:inst2|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|controlUnit:inst5|mainDecoder:inst2                                                                                                              ; mainDecoder         ; work         ;
;          |RegDstDecoder:inst6|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|controlUnit:inst5|mainDecoder:inst2|RegDstDecoder:inst6                                                                                          ; RegDstDecoder       ; work         ;
;          |RegWriteDecoder:inst7|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|controlUnit:inst5|mainDecoder:inst2|RegWriteDecoder:inst7                                                                                        ; RegWriteDecoder     ; work         ;
;    |multiplex32:inst11|                     ; 33 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst11                                                                                                                               ; multiplex32         ; work         ;
;       |multiplex4:inst1|                    ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst11|multiplex4:inst1                                                                                                              ; multiplex4          ; work         ;
;          |multiplex:inst1|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst11|multiplex4:inst1|multiplex:inst1                                                                                              ; multiplex           ; work         ;
;          |multiplex:inst2|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst11|multiplex4:inst1|multiplex:inst2                                                                                              ; multiplex           ; work         ;
;          |multiplex:inst3|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst11|multiplex4:inst1|multiplex:inst3                                                                                              ; multiplex           ; work         ;
;          |multiplex:inst|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst11|multiplex4:inst1|multiplex:inst                                                                                               ; multiplex           ; work         ;
;       |multiplex4:inst2|                    ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst11|multiplex4:inst2                                                                                                              ; multiplex4          ; work         ;
;          |multiplex:inst1|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst11|multiplex4:inst2|multiplex:inst1                                                                                              ; multiplex           ; work         ;
;          |multiplex:inst2|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst11|multiplex4:inst2|multiplex:inst2                                                                                              ; multiplex           ; work         ;
;          |multiplex:inst3|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst11|multiplex4:inst2|multiplex:inst3                                                                                              ; multiplex           ; work         ;
;          |multiplex:inst|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst11|multiplex4:inst2|multiplex:inst                                                                                               ; multiplex           ; work         ;
;       |multiplex4:inst3|                    ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst11|multiplex4:inst3                                                                                                              ; multiplex4          ; work         ;
;          |multiplex:inst1|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst11|multiplex4:inst3|multiplex:inst1                                                                                              ; multiplex           ; work         ;
;          |multiplex:inst2|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst11|multiplex4:inst3|multiplex:inst2                                                                                              ; multiplex           ; work         ;
;          |multiplex:inst3|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst11|multiplex4:inst3|multiplex:inst3                                                                                              ; multiplex           ; work         ;
;          |multiplex:inst|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst11|multiplex4:inst3|multiplex:inst                                                                                               ; multiplex           ; work         ;
;       |multiplex4:inst4|                    ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst11|multiplex4:inst4                                                                                                              ; multiplex4          ; work         ;
;          |multiplex:inst1|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst11|multiplex4:inst4|multiplex:inst1                                                                                              ; multiplex           ; work         ;
;          |multiplex:inst2|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst11|multiplex4:inst4|multiplex:inst2                                                                                              ; multiplex           ; work         ;
;          |multiplex:inst3|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst11|multiplex4:inst4|multiplex:inst3                                                                                              ; multiplex           ; work         ;
;          |multiplex:inst|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst11|multiplex4:inst4|multiplex:inst                                                                                               ; multiplex           ; work         ;
;       |multiplex4:inst5|                    ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst11|multiplex4:inst5                                                                                                              ; multiplex4          ; work         ;
;          |multiplex:inst1|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst11|multiplex4:inst5|multiplex:inst1                                                                                              ; multiplex           ; work         ;
;          |multiplex:inst2|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst11|multiplex4:inst5|multiplex:inst2                                                                                              ; multiplex           ; work         ;
;          |multiplex:inst3|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst11|multiplex4:inst5|multiplex:inst3                                                                                              ; multiplex           ; work         ;
;          |multiplex:inst|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst11|multiplex4:inst5|multiplex:inst                                                                                               ; multiplex           ; work         ;
;       |multiplex4:inst6|                    ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst11|multiplex4:inst6                                                                                                              ; multiplex4          ; work         ;
;          |multiplex:inst1|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst11|multiplex4:inst6|multiplex:inst1                                                                                              ; multiplex           ; work         ;
;          |multiplex:inst2|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst11|multiplex4:inst6|multiplex:inst2                                                                                              ; multiplex           ; work         ;
;          |multiplex:inst3|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst11|multiplex4:inst6|multiplex:inst3                                                                                              ; multiplex           ; work         ;
;          |multiplex:inst|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst11|multiplex4:inst6|multiplex:inst                                                                                               ; multiplex           ; work         ;
;       |multiplex4:inst7|                    ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst11|multiplex4:inst7                                                                                                              ; multiplex4          ; work         ;
;          |multiplex:inst1|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst11|multiplex4:inst7|multiplex:inst1                                                                                              ; multiplex           ; work         ;
;          |multiplex:inst2|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst11|multiplex4:inst7|multiplex:inst2                                                                                              ; multiplex           ; work         ;
;          |multiplex:inst3|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst11|multiplex4:inst7|multiplex:inst3                                                                                              ; multiplex           ; work         ;
;          |multiplex:inst|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst11|multiplex4:inst7|multiplex:inst                                                                                               ; multiplex           ; work         ;
;       |multiplex4:inst|                     ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst11|multiplex4:inst                                                                                                               ; multiplex4          ; work         ;
;          |multiplex:inst1|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst11|multiplex4:inst|multiplex:inst1                                                                                               ; multiplex           ; work         ;
;          |multiplex:inst2|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst11|multiplex4:inst|multiplex:inst2                                                                                               ; multiplex           ; work         ;
;          |multiplex:inst3|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst11|multiplex4:inst|multiplex:inst3                                                                                               ; multiplex           ; work         ;
;          |multiplex:inst|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst11|multiplex4:inst|multiplex:inst                                                                                                ; multiplex           ; work         ;
;    |multiplex32:inst17|                     ; 32 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst17                                                                                                                               ; multiplex32         ; work         ;
;       |multiplex4:inst1|                    ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst17|multiplex4:inst1                                                                                                              ; multiplex4          ; work         ;
;          |multiplex:inst1|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst17|multiplex4:inst1|multiplex:inst1                                                                                              ; multiplex           ; work         ;
;          |multiplex:inst2|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst17|multiplex4:inst1|multiplex:inst2                                                                                              ; multiplex           ; work         ;
;          |multiplex:inst3|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst17|multiplex4:inst1|multiplex:inst3                                                                                              ; multiplex           ; work         ;
;          |multiplex:inst|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst17|multiplex4:inst1|multiplex:inst                                                                                               ; multiplex           ; work         ;
;       |multiplex4:inst2|                    ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst17|multiplex4:inst2                                                                                                              ; multiplex4          ; work         ;
;          |multiplex:inst1|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst17|multiplex4:inst2|multiplex:inst1                                                                                              ; multiplex           ; work         ;
;          |multiplex:inst2|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst17|multiplex4:inst2|multiplex:inst2                                                                                              ; multiplex           ; work         ;
;          |multiplex:inst3|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst17|multiplex4:inst2|multiplex:inst3                                                                                              ; multiplex           ; work         ;
;          |multiplex:inst|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst17|multiplex4:inst2|multiplex:inst                                                                                               ; multiplex           ; work         ;
;       |multiplex4:inst3|                    ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst17|multiplex4:inst3                                                                                                              ; multiplex4          ; work         ;
;          |multiplex:inst1|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst17|multiplex4:inst3|multiplex:inst1                                                                                              ; multiplex           ; work         ;
;          |multiplex:inst2|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst17|multiplex4:inst3|multiplex:inst2                                                                                              ; multiplex           ; work         ;
;          |multiplex:inst3|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst17|multiplex4:inst3|multiplex:inst3                                                                                              ; multiplex           ; work         ;
;          |multiplex:inst|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst17|multiplex4:inst3|multiplex:inst                                                                                               ; multiplex           ; work         ;
;       |multiplex4:inst4|                    ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst17|multiplex4:inst4                                                                                                              ; multiplex4          ; work         ;
;          |multiplex:inst1|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst17|multiplex4:inst4|multiplex:inst1                                                                                              ; multiplex           ; work         ;
;          |multiplex:inst2|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst17|multiplex4:inst4|multiplex:inst2                                                                                              ; multiplex           ; work         ;
;          |multiplex:inst3|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst17|multiplex4:inst4|multiplex:inst3                                                                                              ; multiplex           ; work         ;
;          |multiplex:inst|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst17|multiplex4:inst4|multiplex:inst                                                                                               ; multiplex           ; work         ;
;       |multiplex4:inst5|                    ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst17|multiplex4:inst5                                                                                                              ; multiplex4          ; work         ;
;          |multiplex:inst1|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst17|multiplex4:inst5|multiplex:inst1                                                                                              ; multiplex           ; work         ;
;          |multiplex:inst2|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst17|multiplex4:inst5|multiplex:inst2                                                                                              ; multiplex           ; work         ;
;          |multiplex:inst3|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst17|multiplex4:inst5|multiplex:inst3                                                                                              ; multiplex           ; work         ;
;          |multiplex:inst|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst17|multiplex4:inst5|multiplex:inst                                                                                               ; multiplex           ; work         ;
;       |multiplex4:inst6|                    ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst17|multiplex4:inst6                                                                                                              ; multiplex4          ; work         ;
;          |multiplex:inst1|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst17|multiplex4:inst6|multiplex:inst1                                                                                              ; multiplex           ; work         ;
;          |multiplex:inst2|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst17|multiplex4:inst6|multiplex:inst2                                                                                              ; multiplex           ; work         ;
;          |multiplex:inst3|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst17|multiplex4:inst6|multiplex:inst3                                                                                              ; multiplex           ; work         ;
;          |multiplex:inst|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst17|multiplex4:inst6|multiplex:inst                                                                                               ; multiplex           ; work         ;
;       |multiplex4:inst7|                    ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst17|multiplex4:inst7                                                                                                              ; multiplex4          ; work         ;
;          |multiplex:inst1|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst17|multiplex4:inst7|multiplex:inst1                                                                                              ; multiplex           ; work         ;
;          |multiplex:inst2|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst17|multiplex4:inst7|multiplex:inst2                                                                                              ; multiplex           ; work         ;
;          |multiplex:inst3|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst17|multiplex4:inst7|multiplex:inst3                                                                                              ; multiplex           ; work         ;
;          |multiplex:inst|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst17|multiplex4:inst7|multiplex:inst                                                                                               ; multiplex           ; work         ;
;       |multiplex4:inst|                     ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst17|multiplex4:inst                                                                                                               ; multiplex4          ; work         ;
;          |multiplex:inst1|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst17|multiplex4:inst|multiplex:inst1                                                                                               ; multiplex           ; work         ;
;          |multiplex:inst2|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst17|multiplex4:inst|multiplex:inst2                                                                                               ; multiplex           ; work         ;
;          |multiplex:inst3|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst17|multiplex4:inst|multiplex:inst3                                                                                               ; multiplex           ; work         ;
;          |multiplex:inst|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex32:inst17|multiplex4:inst|multiplex:inst                                                                                                ; multiplex           ; work         ;
;    |multiplex5:inst18|                      ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex5:inst18                                                                                                                                ; multiplex5          ; work         ;
;       |multiplex:inst1|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex5:inst18|multiplex:inst1                                                                                                                ; multiplex           ; work         ;
;       |multiplex:inst3|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|multiplex5:inst18|multiplex:inst3                                                                                                                ; multiplex           ; work         ;
;    |ram:inst23|                             ; 1633 (0)            ; 2048 (0)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23                                                                                                                                       ; ram                 ; work         ;
;       |dmem:inst|                           ; 1461 (1461)         ; 2048 (2048)               ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|dmem:inst                                                                                                                             ; dmem                ; work         ;
;       |rdisplayDriver:inst1|                ; 172 (10)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1                                                                                                                  ; rdisplayDriver      ; work         ;
;          |displaySwitch:inst|               ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|displaySwitch:inst                                                                                               ; displaySwitch       ; work         ;
;             |enableddflipflop:inst|         ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|displaySwitch:inst|enableddflipflop:inst                                                                         ; enableddflipflop    ; work         ;
;                |dflipflop:inst|             ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|displaySwitch:inst|enableddflipflop:inst|dflipflop:inst                                                          ; dflipflop           ; work         ;
;                   |dstylelatch:inst1|       ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|displaySwitch:inst|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1                                        ; dstylelatch         ; work         ;
;                   |dstylelatch:inst|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|displaySwitch:inst|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst                                         ; dstylelatch         ; work         ;
;          |erdregister32:inst23|             ; 74 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23                                                                                             ; erdregister32       ; work         ;
;             |erdregister4:inst2|            ; 12 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst2                                                                          ; erdregister4        ; work         ;
;                |erdflipflop:inst1|          ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst2|erdflipflop:inst1                                                        ; erdflipflop         ; work         ;
;                   |enableddflipflop:inst|   ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst2|erdflipflop:inst1|enableddflipflop:inst                                  ; enableddflipflop    ; work         ;
;                      |dflipflop:inst|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst2|erdflipflop:inst1|enableddflipflop:inst|dflipflop:inst                   ; dflipflop           ; work         ;
;                         |dstylelatch:inst1| ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst2|erdflipflop:inst1|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1 ; dstylelatch         ; work         ;
;                         |dstylelatch:inst|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst2|erdflipflop:inst1|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst  ; dstylelatch         ; work         ;
;                |erdflipflop:inst2|          ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst2|erdflipflop:inst2                                                        ; erdflipflop         ; work         ;
;                   |enableddflipflop:inst|   ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst2|erdflipflop:inst2|enableddflipflop:inst                                  ; enableddflipflop    ; work         ;
;                      |dflipflop:inst|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst2|erdflipflop:inst2|enableddflipflop:inst|dflipflop:inst                   ; dflipflop           ; work         ;
;                         |dstylelatch:inst1| ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst2|erdflipflop:inst2|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1 ; dstylelatch         ; work         ;
;                         |dstylelatch:inst|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst2|erdflipflop:inst2|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst  ; dstylelatch         ; work         ;
;                |erdflipflop:inst3|          ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst2|erdflipflop:inst3                                                        ; erdflipflop         ; work         ;
;                   |enableddflipflop:inst|   ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst2|erdflipflop:inst3|enableddflipflop:inst                                  ; enableddflipflop    ; work         ;
;                      |dflipflop:inst|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst2|erdflipflop:inst3|enableddflipflop:inst|dflipflop:inst                   ; dflipflop           ; work         ;
;                         |dstylelatch:inst1| ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst2|erdflipflop:inst3|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1 ; dstylelatch         ; work         ;
;                         |dstylelatch:inst|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst2|erdflipflop:inst3|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst  ; dstylelatch         ; work         ;
;                |erdflipflop:inst|           ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst2|erdflipflop:inst                                                         ; erdflipflop         ; work         ;
;                   |enableddflipflop:inst|   ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst2|erdflipflop:inst|enableddflipflop:inst                                   ; enableddflipflop    ; work         ;
;                      |dflipflop:inst|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst2|erdflipflop:inst|enableddflipflop:inst|dflipflop:inst                    ; dflipflop           ; work         ;
;                         |dstylelatch:inst1| ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst2|erdflipflop:inst|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1  ; dstylelatch         ; work         ;
;                         |dstylelatch:inst|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst2|erdflipflop:inst|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst   ; dstylelatch         ; work         ;
;             |erdregister4:inst3|            ; 12 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst3                                                                          ; erdregister4        ; work         ;
;                |erdflipflop:inst1|          ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst3|erdflipflop:inst1                                                        ; erdflipflop         ; work         ;
;                   |enableddflipflop:inst|   ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst3|erdflipflop:inst1|enableddflipflop:inst                                  ; enableddflipflop    ; work         ;
;                      |dflipflop:inst|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst3|erdflipflop:inst1|enableddflipflop:inst|dflipflop:inst                   ; dflipflop           ; work         ;
;                         |dstylelatch:inst1| ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst3|erdflipflop:inst1|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1 ; dstylelatch         ; work         ;
;                         |dstylelatch:inst|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst3|erdflipflop:inst1|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst  ; dstylelatch         ; work         ;
;                |erdflipflop:inst2|          ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst3|erdflipflop:inst2                                                        ; erdflipflop         ; work         ;
;                   |enableddflipflop:inst|   ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst3|erdflipflop:inst2|enableddflipflop:inst                                  ; enableddflipflop    ; work         ;
;                      |dflipflop:inst|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst3|erdflipflop:inst2|enableddflipflop:inst|dflipflop:inst                   ; dflipflop           ; work         ;
;                         |dstylelatch:inst1| ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst3|erdflipflop:inst2|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1 ; dstylelatch         ; work         ;
;                         |dstylelatch:inst|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst3|erdflipflop:inst2|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst  ; dstylelatch         ; work         ;
;                |erdflipflop:inst3|          ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst3|erdflipflop:inst3                                                        ; erdflipflop         ; work         ;
;                   |enableddflipflop:inst|   ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst3|erdflipflop:inst3|enableddflipflop:inst                                  ; enableddflipflop    ; work         ;
;                      |dflipflop:inst|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst3|erdflipflop:inst3|enableddflipflop:inst|dflipflop:inst                   ; dflipflop           ; work         ;
;                         |dstylelatch:inst1| ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst3|erdflipflop:inst3|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1 ; dstylelatch         ; work         ;
;                         |dstylelatch:inst|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst3|erdflipflop:inst3|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst  ; dstylelatch         ; work         ;
;                |erdflipflop:inst|           ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst3|erdflipflop:inst                                                         ; erdflipflop         ; work         ;
;                   |enableddflipflop:inst|   ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst3|erdflipflop:inst|enableddflipflop:inst                                   ; enableddflipflop    ; work         ;
;                      |dflipflop:inst|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst3|erdflipflop:inst|enableddflipflop:inst|dflipflop:inst                    ; dflipflop           ; work         ;
;                         |dstylelatch:inst1| ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst3|erdflipflop:inst|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1  ; dstylelatch         ; work         ;
;                         |dstylelatch:inst|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst3|erdflipflop:inst|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst   ; dstylelatch         ; work         ;
;             |erdregister4:inst4|            ; 14 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst4                                                                          ; erdregister4        ; work         ;
;                |erdflipflop:inst1|          ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst4|erdflipflop:inst1                                                        ; erdflipflop         ; work         ;
;                   |enableddflipflop:inst|   ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst4|erdflipflop:inst1|enableddflipflop:inst                                  ; enableddflipflop    ; work         ;
;                      |dflipflop:inst|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst4|erdflipflop:inst1|enableddflipflop:inst|dflipflop:inst                   ; dflipflop           ; work         ;
;                         |dstylelatch:inst1| ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst4|erdflipflop:inst1|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1 ; dstylelatch         ; work         ;
;                         |dstylelatch:inst|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst4|erdflipflop:inst1|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst  ; dstylelatch         ; work         ;
;                |erdflipflop:inst2|          ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst4|erdflipflop:inst2                                                        ; erdflipflop         ; work         ;
;                   |enableddflipflop:inst|   ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst4|erdflipflop:inst2|enableddflipflop:inst                                  ; enableddflipflop    ; work         ;
;                      |dflipflop:inst|       ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst4|erdflipflop:inst2|enableddflipflop:inst|dflipflop:inst                   ; dflipflop           ; work         ;
;                         |dstylelatch:inst1| ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst4|erdflipflop:inst2|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1 ; dstylelatch         ; work         ;
;                         |dstylelatch:inst|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst4|erdflipflop:inst2|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst  ; dstylelatch         ; work         ;
;                |erdflipflop:inst3|          ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst4|erdflipflop:inst3                                                        ; erdflipflop         ; work         ;
;                   |enableddflipflop:inst|   ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst4|erdflipflop:inst3|enableddflipflop:inst                                  ; enableddflipflop    ; work         ;
;                      |dflipflop:inst|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst4|erdflipflop:inst3|enableddflipflop:inst|dflipflop:inst                   ; dflipflop           ; work         ;
;                         |dstylelatch:inst1| ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst4|erdflipflop:inst3|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1 ; dstylelatch         ; work         ;
;                         |dstylelatch:inst|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst4|erdflipflop:inst3|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst  ; dstylelatch         ; work         ;
;                |erdflipflop:inst|           ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst4|erdflipflop:inst                                                         ; erdflipflop         ; work         ;
;                   |enableddflipflop:inst|   ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst4|erdflipflop:inst|enableddflipflop:inst                                   ; enableddflipflop    ; work         ;
;                      |dflipflop:inst|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst4|erdflipflop:inst|enableddflipflop:inst|dflipflop:inst                    ; dflipflop           ; work         ;
;                         |dstylelatch:inst1| ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst4|erdflipflop:inst|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1  ; dstylelatch         ; work         ;
;                         |dstylelatch:inst|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst4|erdflipflop:inst|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst   ; dstylelatch         ; work         ;
;             |erdregister4:inst5|            ; 12 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst5                                                                          ; erdregister4        ; work         ;
;                |erdflipflop:inst1|          ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst5|erdflipflop:inst1                                                        ; erdflipflop         ; work         ;
;                   |enableddflipflop:inst|   ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst5|erdflipflop:inst1|enableddflipflop:inst                                  ; enableddflipflop    ; work         ;
;                      |dflipflop:inst|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst5|erdflipflop:inst1|enableddflipflop:inst|dflipflop:inst                   ; dflipflop           ; work         ;
;                         |dstylelatch:inst1| ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst5|erdflipflop:inst1|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1 ; dstylelatch         ; work         ;
;                         |dstylelatch:inst|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst5|erdflipflop:inst1|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst  ; dstylelatch         ; work         ;
;                |erdflipflop:inst2|          ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst5|erdflipflop:inst2                                                        ; erdflipflop         ; work         ;
;                   |enableddflipflop:inst|   ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst5|erdflipflop:inst2|enableddflipflop:inst                                  ; enableddflipflop    ; work         ;
;                      |dflipflop:inst|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst5|erdflipflop:inst2|enableddflipflop:inst|dflipflop:inst                   ; dflipflop           ; work         ;
;                         |dstylelatch:inst1| ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst5|erdflipflop:inst2|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1 ; dstylelatch         ; work         ;
;                         |dstylelatch:inst|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst5|erdflipflop:inst2|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst  ; dstylelatch         ; work         ;
;                |erdflipflop:inst3|          ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst5|erdflipflop:inst3                                                        ; erdflipflop         ; work         ;
;                   |enableddflipflop:inst|   ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst5|erdflipflop:inst3|enableddflipflop:inst                                  ; enableddflipflop    ; work         ;
;                      |dflipflop:inst|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst5|erdflipflop:inst3|enableddflipflop:inst|dflipflop:inst                   ; dflipflop           ; work         ;
;                         |dstylelatch:inst1| ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst5|erdflipflop:inst3|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1 ; dstylelatch         ; work         ;
;                         |dstylelatch:inst|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst5|erdflipflop:inst3|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst  ; dstylelatch         ; work         ;
;                |erdflipflop:inst|           ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst5|erdflipflop:inst                                                         ; erdflipflop         ; work         ;
;                   |enableddflipflop:inst|   ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst5|erdflipflop:inst|enableddflipflop:inst                                   ; enableddflipflop    ; work         ;
;                      |dflipflop:inst|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst5|erdflipflop:inst|enableddflipflop:inst|dflipflop:inst                    ; dflipflop           ; work         ;
;                         |dstylelatch:inst1| ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst5|erdflipflop:inst|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1  ; dstylelatch         ; work         ;
;                         |dstylelatch:inst|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst5|erdflipflop:inst|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst   ; dstylelatch         ; work         ;
;             |erdregister4:inst6|            ; 12 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst6                                                                          ; erdregister4        ; work         ;
;                |erdflipflop:inst1|          ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst6|erdflipflop:inst1                                                        ; erdflipflop         ; work         ;
;                   |enableddflipflop:inst|   ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst6|erdflipflop:inst1|enableddflipflop:inst                                  ; enableddflipflop    ; work         ;
;                      |dflipflop:inst|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst6|erdflipflop:inst1|enableddflipflop:inst|dflipflop:inst                   ; dflipflop           ; work         ;
;                         |dstylelatch:inst1| ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst6|erdflipflop:inst1|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1 ; dstylelatch         ; work         ;
;                         |dstylelatch:inst|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst6|erdflipflop:inst1|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst  ; dstylelatch         ; work         ;
;                |erdflipflop:inst2|          ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst6|erdflipflop:inst2                                                        ; erdflipflop         ; work         ;
;                   |enableddflipflop:inst|   ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst6|erdflipflop:inst2|enableddflipflop:inst                                  ; enableddflipflop    ; work         ;
;                      |dflipflop:inst|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst6|erdflipflop:inst2|enableddflipflop:inst|dflipflop:inst                   ; dflipflop           ; work         ;
;                         |dstylelatch:inst1| ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst6|erdflipflop:inst2|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1 ; dstylelatch         ; work         ;
;                         |dstylelatch:inst|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst6|erdflipflop:inst2|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst  ; dstylelatch         ; work         ;
;                |erdflipflop:inst3|          ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst6|erdflipflop:inst3                                                        ; erdflipflop         ; work         ;
;                   |enableddflipflop:inst|   ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst6|erdflipflop:inst3|enableddflipflop:inst                                  ; enableddflipflop    ; work         ;
;                      |dflipflop:inst|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst6|erdflipflop:inst3|enableddflipflop:inst|dflipflop:inst                   ; dflipflop           ; work         ;
;                         |dstylelatch:inst1| ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst6|erdflipflop:inst3|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1 ; dstylelatch         ; work         ;
;                         |dstylelatch:inst|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst6|erdflipflop:inst3|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst  ; dstylelatch         ; work         ;
;                |erdflipflop:inst|           ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst6|erdflipflop:inst                                                         ; erdflipflop         ; work         ;
;                   |enableddflipflop:inst|   ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst6|erdflipflop:inst|enableddflipflop:inst                                   ; enableddflipflop    ; work         ;
;                      |dflipflop:inst|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst6|erdflipflop:inst|enableddflipflop:inst|dflipflop:inst                    ; dflipflop           ; work         ;
;                         |dstylelatch:inst1| ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst6|erdflipflop:inst|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1  ; dstylelatch         ; work         ;
;                         |dstylelatch:inst|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst6|erdflipflop:inst|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst   ; dstylelatch         ; work         ;
;             |erdregister4:inst7|            ; 12 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst7                                                                          ; erdregister4        ; work         ;
;                |erdflipflop:inst1|          ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst7|erdflipflop:inst1                                                        ; erdflipflop         ; work         ;
;                   |enableddflipflop:inst|   ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst7|erdflipflop:inst1|enableddflipflop:inst                                  ; enableddflipflop    ; work         ;
;                      |dflipflop:inst|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst7|erdflipflop:inst1|enableddflipflop:inst|dflipflop:inst                   ; dflipflop           ; work         ;
;                         |dstylelatch:inst1| ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst7|erdflipflop:inst1|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1 ; dstylelatch         ; work         ;
;                         |dstylelatch:inst|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst7|erdflipflop:inst1|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst  ; dstylelatch         ; work         ;
;                |erdflipflop:inst2|          ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst7|erdflipflop:inst2                                                        ; erdflipflop         ; work         ;
;                   |enableddflipflop:inst|   ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst7|erdflipflop:inst2|enableddflipflop:inst                                  ; enableddflipflop    ; work         ;
;                      |dflipflop:inst|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst7|erdflipflop:inst2|enableddflipflop:inst|dflipflop:inst                   ; dflipflop           ; work         ;
;                         |dstylelatch:inst1| ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst7|erdflipflop:inst2|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1 ; dstylelatch         ; work         ;
;                         |dstylelatch:inst|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst7|erdflipflop:inst2|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst  ; dstylelatch         ; work         ;
;                |erdflipflop:inst3|          ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst7|erdflipflop:inst3                                                        ; erdflipflop         ; work         ;
;                   |enableddflipflop:inst|   ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst7|erdflipflop:inst3|enableddflipflop:inst                                  ; enableddflipflop    ; work         ;
;                      |dflipflop:inst|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst7|erdflipflop:inst3|enableddflipflop:inst|dflipflop:inst                   ; dflipflop           ; work         ;
;                         |dstylelatch:inst1| ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst7|erdflipflop:inst3|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1 ; dstylelatch         ; work         ;
;                         |dstylelatch:inst|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst7|erdflipflop:inst3|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst  ; dstylelatch         ; work         ;
;                |erdflipflop:inst|           ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst7|erdflipflop:inst                                                         ; erdflipflop         ; work         ;
;                   |enableddflipflop:inst|   ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst7|erdflipflop:inst|enableddflipflop:inst                                   ; enableddflipflop    ; work         ;
;                      |dflipflop:inst|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst7|erdflipflop:inst|enableddflipflop:inst|dflipflop:inst                    ; dflipflop           ; work         ;
;                         |dstylelatch:inst1| ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst7|erdflipflop:inst|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1  ; dstylelatch         ; work         ;
;                         |dstylelatch:inst|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst7|erdflipflop:inst|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst   ; dstylelatch         ; work         ;
;          |multiplex8:inst14|                ; 14 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst14                                                                                                ; multiplex8          ; work         ;
;             |multiplex4:inst1|              ; 6 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst14|multiplex4:inst1                                                                               ; multiplex4          ; work         ;
;                |multiplex:inst1|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst14|multiplex4:inst1|multiplex:inst1                                                               ; multiplex           ; work         ;
;                |multiplex:inst2|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst14|multiplex4:inst1|multiplex:inst2                                                               ; multiplex           ; work         ;
;                |multiplex:inst|             ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst14|multiplex4:inst1|multiplex:inst                                                                ; multiplex           ; work         ;
;             |multiplex4:inst|               ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst14|multiplex4:inst                                                                                ; multiplex4          ; work         ;
;                |multiplex:inst1|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst14|multiplex4:inst|multiplex:inst1                                                                ; multiplex           ; work         ;
;                |multiplex:inst2|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst14|multiplex4:inst|multiplex:inst2                                                                ; multiplex           ; work         ;
;                |multiplex:inst3|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst14|multiplex4:inst|multiplex:inst3                                                                ; multiplex           ; work         ;
;                |multiplex:inst|             ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst14|multiplex4:inst|multiplex:inst                                                                 ; multiplex           ; work         ;
;          |multiplex8:inst15|                ; 14 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst15                                                                                                ; multiplex8          ; work         ;
;             |multiplex4:inst1|              ; 6 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst15|multiplex4:inst1                                                                               ; multiplex4          ; work         ;
;                |multiplex:inst1|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst15|multiplex4:inst1|multiplex:inst1                                                               ; multiplex           ; work         ;
;                |multiplex:inst2|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst15|multiplex4:inst1|multiplex:inst2                                                               ; multiplex           ; work         ;
;                |multiplex:inst|             ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst15|multiplex4:inst1|multiplex:inst                                                                ; multiplex           ; work         ;
;             |multiplex4:inst|               ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst15|multiplex4:inst                                                                                ; multiplex4          ; work         ;
;                |multiplex:inst1|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst15|multiplex4:inst|multiplex:inst1                                                                ; multiplex           ; work         ;
;                |multiplex:inst2|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst15|multiplex4:inst|multiplex:inst2                                                                ; multiplex           ; work         ;
;                |multiplex:inst3|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst15|multiplex4:inst|multiplex:inst3                                                                ; multiplex           ; work         ;
;                |multiplex:inst|             ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst15|multiplex4:inst|multiplex:inst                                                                 ; multiplex           ; work         ;
;          |multiplex8:inst16|                ; 14 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst16                                                                                                ; multiplex8          ; work         ;
;             |multiplex4:inst1|              ; 6 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst16|multiplex4:inst1                                                                               ; multiplex4          ; work         ;
;                |multiplex:inst1|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst16|multiplex4:inst1|multiplex:inst1                                                               ; multiplex           ; work         ;
;                |multiplex:inst2|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst16|multiplex4:inst1|multiplex:inst2                                                               ; multiplex           ; work         ;
;                |multiplex:inst|             ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst16|multiplex4:inst1|multiplex:inst                                                                ; multiplex           ; work         ;
;             |multiplex4:inst|               ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst16|multiplex4:inst                                                                                ; multiplex4          ; work         ;
;                |multiplex:inst1|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst16|multiplex4:inst|multiplex:inst1                                                                ; multiplex           ; work         ;
;                |multiplex:inst2|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst16|multiplex4:inst|multiplex:inst2                                                                ; multiplex           ; work         ;
;                |multiplex:inst3|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst16|multiplex4:inst|multiplex:inst3                                                                ; multiplex           ; work         ;
;                |multiplex:inst|             ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst16|multiplex4:inst|multiplex:inst                                                                 ; multiplex           ; work         ;
;          |multiplex8:inst17|                ; 14 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst17                                                                                                ; multiplex8          ; work         ;
;             |multiplex4:inst1|              ; 6 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst17|multiplex4:inst1                                                                               ; multiplex4          ; work         ;
;                |multiplex:inst1|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst17|multiplex4:inst1|multiplex:inst1                                                               ; multiplex           ; work         ;
;                |multiplex:inst2|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst17|multiplex4:inst1|multiplex:inst2                                                               ; multiplex           ; work         ;
;                |multiplex:inst|             ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst17|multiplex4:inst1|multiplex:inst                                                                ; multiplex           ; work         ;
;             |multiplex4:inst|               ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst17|multiplex4:inst                                                                                ; multiplex4          ; work         ;
;                |multiplex:inst1|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst17|multiplex4:inst|multiplex:inst1                                                                ; multiplex           ; work         ;
;                |multiplex:inst2|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst17|multiplex4:inst|multiplex:inst2                                                                ; multiplex           ; work         ;
;                |multiplex:inst3|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst17|multiplex4:inst|multiplex:inst3                                                                ; multiplex           ; work         ;
;                |multiplex:inst|             ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst17|multiplex4:inst|multiplex:inst                                                                 ; multiplex           ; work         ;
;          |multiplex8:inst18|                ; 14 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst18                                                                                                ; multiplex8          ; work         ;
;             |multiplex4:inst1|              ; 6 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst18|multiplex4:inst1                                                                               ; multiplex4          ; work         ;
;                |multiplex:inst1|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst18|multiplex4:inst1|multiplex:inst1                                                               ; multiplex           ; work         ;
;                |multiplex:inst2|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst18|multiplex4:inst1|multiplex:inst2                                                               ; multiplex           ; work         ;
;                |multiplex:inst|             ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst18|multiplex4:inst1|multiplex:inst                                                                ; multiplex           ; work         ;
;             |multiplex4:inst|               ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst18|multiplex4:inst                                                                                ; multiplex4          ; work         ;
;                |multiplex:inst1|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst18|multiplex4:inst|multiplex:inst1                                                                ; multiplex           ; work         ;
;                |multiplex:inst2|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst18|multiplex4:inst|multiplex:inst2                                                                ; multiplex           ; work         ;
;                |multiplex:inst3|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst18|multiplex4:inst|multiplex:inst3                                                                ; multiplex           ; work         ;
;                |multiplex:inst|             ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst18|multiplex4:inst|multiplex:inst                                                                 ; multiplex           ; work         ;
;          |multiplex8:inst7|                 ; 14 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst7                                                                                                 ; multiplex8          ; work         ;
;             |multiplex4:inst1|              ; 6 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst7|multiplex4:inst1                                                                                ; multiplex4          ; work         ;
;                |multiplex:inst1|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst7|multiplex4:inst1|multiplex:inst1                                                                ; multiplex           ; work         ;
;                |multiplex:inst2|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst7|multiplex4:inst1|multiplex:inst2                                                                ; multiplex           ; work         ;
;                |multiplex:inst|             ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst7|multiplex4:inst1|multiplex:inst                                                                 ; multiplex           ; work         ;
;             |multiplex4:inst|               ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst7|multiplex4:inst                                                                                 ; multiplex4          ; work         ;
;                |multiplex:inst1|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst7|multiplex4:inst|multiplex:inst1                                                                 ; multiplex           ; work         ;
;                |multiplex:inst2|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst7|multiplex4:inst|multiplex:inst2                                                                 ; multiplex           ; work         ;
;                |multiplex:inst3|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst7|multiplex4:inst|multiplex:inst3                                                                 ; multiplex           ; work         ;
;                |multiplex:inst|             ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|ram:inst23|rdisplayDriver:inst1|multiplex8:inst7|multiplex4:inst|multiplex:inst                                                                  ; multiplex           ; work         ;
;    |regfile:inst10|                         ; 393 (393)           ; 192 (192)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|regfile:inst10                                                                                                                                   ; regfile             ; work         ;
;    |register32:inst26|                      ; 26 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|register32:inst26                                                                                                                                ; register32          ; work         ;
;       |register4:inst3|                     ; 13 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|register32:inst26|register4:inst3                                                                                                                ; register4           ; work         ;
;          |resettabledflipflop:inst1|        ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|register32:inst26|register4:inst3|resettabledflipflop:inst1                                                                                      ; resettabledflipflop ; work         ;
;             |dflipflop:inst|                ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|register32:inst26|register4:inst3|resettabledflipflop:inst1|dflipflop:inst                                                                       ; dflipflop           ; work         ;
;                |dstylelatch:inst1|          ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|register32:inst26|register4:inst3|resettabledflipflop:inst1|dflipflop:inst|dstylelatch:inst1                                                     ; dstylelatch         ; work         ;
;                |dstylelatch:inst|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|register32:inst26|register4:inst3|resettabledflipflop:inst1|dflipflop:inst|dstylelatch:inst                                                      ; dstylelatch         ; work         ;
;          |resettabledflipflop:inst|         ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|register32:inst26|register4:inst3|resettabledflipflop:inst                                                                                       ; resettabledflipflop ; work         ;
;             |dflipflop:inst|                ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|register32:inst26|register4:inst3|resettabledflipflop:inst|dflipflop:inst                                                                        ; dflipflop           ; work         ;
;                |dstylelatch:inst1|          ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|register32:inst26|register4:inst3|resettabledflipflop:inst|dflipflop:inst|dstylelatch:inst1                                                      ; dstylelatch         ; work         ;
;                |dstylelatch:inst|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|register32:inst26|register4:inst3|resettabledflipflop:inst|dflipflop:inst|dstylelatch:inst                                                       ; dstylelatch         ; work         ;
;       |register4:inst4|                     ; 13 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|register32:inst26|register4:inst4                                                                                                                ; register4           ; work         ;
;          |resettabledflipflop:inst1|        ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|register32:inst26|register4:inst4|resettabledflipflop:inst1                                                                                      ; resettabledflipflop ; work         ;
;             |dflipflop:inst|                ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|register32:inst26|register4:inst4|resettabledflipflop:inst1|dflipflop:inst                                                                       ; dflipflop           ; work         ;
;                |dstylelatch:inst1|          ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|register32:inst26|register4:inst4|resettabledflipflop:inst1|dflipflop:inst|dstylelatch:inst1                                                     ; dstylelatch         ; work         ;
;                |dstylelatch:inst|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|register32:inst26|register4:inst4|resettabledflipflop:inst1|dflipflop:inst|dstylelatch:inst                                                      ; dstylelatch         ; work         ;
;          |resettabledflipflop:inst2|        ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|register32:inst26|register4:inst4|resettabledflipflop:inst2                                                                                      ; resettabledflipflop ; work         ;
;             |dflipflop:inst|                ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|register32:inst26|register4:inst4|resettabledflipflop:inst2|dflipflop:inst                                                                       ; dflipflop           ; work         ;
;                |dstylelatch:inst1|          ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|register32:inst26|register4:inst4|resettabledflipflop:inst2|dflipflop:inst|dstylelatch:inst1                                                     ; dstylelatch         ; work         ;
;                |dstylelatch:inst|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|register32:inst26|register4:inst4|resettabledflipflop:inst2|dflipflop:inst|dstylelatch:inst                                                      ; dstylelatch         ; work         ;
;          |resettabledflipflop:inst3|        ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|register32:inst26|register4:inst4|resettabledflipflop:inst3                                                                                      ; resettabledflipflop ; work         ;
;             |dflipflop:inst|                ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|register32:inst26|register4:inst4|resettabledflipflop:inst3|dflipflop:inst                                                                       ; dflipflop           ; work         ;
;                |dstylelatch:inst1|          ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|register32:inst26|register4:inst4|resettabledflipflop:inst3|dflipflop:inst|dstylelatch:inst1                                                     ; dstylelatch         ; work         ;
;                |dstylelatch:inst|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|register32:inst26|register4:inst4|resettabledflipflop:inst3|dflipflop:inst|dstylelatch:inst                                                      ; dstylelatch         ; work         ;
;    |rom:inst8|                              ; 23 (23)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|rom:inst8                                                                                                                                        ; rom                 ; work         ;
+---------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----+
; Logic Cell Name                                                                                                                                          ;    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----+
; ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst4|erdflipflop:inst2|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst|inst2~0  ;    ;
; ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst4|erdflipflop:inst3|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst|inst2~0  ;    ;
; ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst4|erdflipflop:inst1|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst|inst2~0  ;    ;
; ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst4|erdflipflop:inst|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst|inst2~0   ;    ;
; ram:inst23|rdisplayDriver:inst1|displaySwitch:inst|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst|inst2~0                                         ;    ;
; ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst5|erdflipflop:inst2|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst|inst2~0  ;    ;
; ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst5|erdflipflop:inst3|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst|inst2~0  ;    ;
; ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst5|erdflipflop:inst1|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst|inst2~0  ;    ;
; ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst5|erdflipflop:inst|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst|inst2~0   ;    ;
; ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst6|erdflipflop:inst2|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst|inst2~0  ;    ;
; ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst6|erdflipflop:inst3|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst|inst2~0  ;    ;
; ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst6|erdflipflop:inst1|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst|inst2~0  ;    ;
; ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst6|erdflipflop:inst|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst|inst2~0   ;    ;
; ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst7|erdflipflop:inst2|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst|inst2~0  ;    ;
; ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst7|erdflipflop:inst3|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst|inst2~0  ;    ;
; ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst7|erdflipflop:inst1|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst|inst2~0  ;    ;
; ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst7|erdflipflop:inst|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst|inst2~0   ;    ;
; ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst3|erdflipflop:inst2|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst|inst2~0  ;    ;
; ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst3|erdflipflop:inst3|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst|inst2~0  ;    ;
; ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst3|erdflipflop:inst1|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst|inst2~0  ;    ;
; ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst3|erdflipflop:inst|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst|inst2~0   ;    ;
; ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst2|erdflipflop:inst2|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst|inst2~0  ;    ;
; ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst2|erdflipflop:inst3|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst|inst2~0  ;    ;
; ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst2|erdflipflop:inst1|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst|inst2~0  ;    ;
; ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst2|erdflipflop:inst|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst|inst2~0   ;    ;
; ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst4|erdflipflop:inst2|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1|inst2~0 ;    ;
; ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst4|erdflipflop:inst3|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1|inst2~0 ;    ;
; ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst4|erdflipflop:inst1|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1|inst2~0 ;    ;
; ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst4|erdflipflop:inst|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1|inst2~0  ;    ;
; ram:inst23|rdisplayDriver:inst1|displaySwitch:inst|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1|inst2~0                                        ;    ;
; ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst5|erdflipflop:inst2|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1|inst2~0 ;    ;
; ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst5|erdflipflop:inst3|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1|inst2~0 ;    ;
; ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst5|erdflipflop:inst1|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1|inst2~0 ;    ;
; ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst5|erdflipflop:inst|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1|inst2~0  ;    ;
; ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst6|erdflipflop:inst2|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1|inst2~0 ;    ;
; ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst6|erdflipflop:inst3|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1|inst2~0 ;    ;
; ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst6|erdflipflop:inst1|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1|inst2~0 ;    ;
; ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst6|erdflipflop:inst|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1|inst2~0  ;    ;
; ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst7|erdflipflop:inst2|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1|inst2~0 ;    ;
; ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst7|erdflipflop:inst3|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1|inst2~0 ;    ;
; ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst7|erdflipflop:inst1|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1|inst2~0 ;    ;
; ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst7|erdflipflop:inst|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1|inst2~0  ;    ;
; ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst3|erdflipflop:inst2|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1|inst2~0 ;    ;
; ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst3|erdflipflop:inst3|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1|inst2~0 ;    ;
; ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst3|erdflipflop:inst1|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1|inst2~0 ;    ;
; ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst3|erdflipflop:inst|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1|inst2~0  ;    ;
; ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst2|erdflipflop:inst2|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1|inst2~0 ;    ;
; ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst2|erdflipflop:inst3|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1|inst2~0 ;    ;
; ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst2|erdflipflop:inst1|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1|inst2~0 ;    ;
; ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst2|erdflipflop:inst|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst1|inst2~0  ;    ;
; register32:inst26|register4:inst3|resettabledflipflop:inst1|dflipflop:inst|dstylelatch:inst|inst2~0                                                      ;    ;
; register32:inst26|register4:inst3|resettabledflipflop:inst|dflipflop:inst|dstylelatch:inst|inst2~0                                                       ;    ;
; register32:inst26|register4:inst4|resettabledflipflop:inst3|dflipflop:inst|dstylelatch:inst|inst2~0                                                      ;    ;
; register32:inst26|register4:inst4|resettabledflipflop:inst2|dflipflop:inst|dstylelatch:inst|inst2~0                                                      ;    ;
; register32:inst26|register4:inst4|resettabledflipflop:inst1|dflipflop:inst|dstylelatch:inst|inst2~0                                                      ;    ;
; register32:inst26|register4:inst3|resettabledflipflop:inst1|dflipflop:inst|dstylelatch:inst1|inst2~0                                                     ;    ;
; register32:inst26|register4:inst3|resettabledflipflop:inst|dflipflop:inst|dstylelatch:inst1|inst2~0                                                      ;    ;
; register32:inst26|register4:inst4|resettabledflipflop:inst3|dflipflop:inst|dstylelatch:inst1|inst2~0                                                     ;    ;
; register32:inst26|register4:inst4|resettabledflipflop:inst2|dflipflop:inst|dstylelatch:inst1|inst2~0                                                     ;    ;
; register32:inst26|register4:inst4|resettabledflipflop:inst1|dflipflop:inst|dstylelatch:inst1|inst2~0                                                     ;    ;
; Number of logic cells representing combinational loops                                                                                                   ; 60 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                    ;
+-----------------------------------------+---------------------------------------------+
; Register name                           ; Reason for Removal                          ;
+-----------------------------------------+---------------------------------------------+
; regfile:inst10|rf~512                   ; Lost fanout                                 ;
; regfile:inst10|rf~513                   ; Lost fanout                                 ;
; regfile:inst10|rf~514                   ; Lost fanout                                 ;
; regfile:inst10|rf~515                   ; Lost fanout                                 ;
; regfile:inst10|rf~516                   ; Lost fanout                                 ;
; regfile:inst10|rf~517                   ; Lost fanout                                 ;
; regfile:inst10|rf~518                   ; Lost fanout                                 ;
; regfile:inst10|rf~519                   ; Lost fanout                                 ;
; regfile:inst10|rf~520                   ; Lost fanout                                 ;
; regfile:inst10|rf~521                   ; Lost fanout                                 ;
; regfile:inst10|rf~522                   ; Lost fanout                                 ;
; regfile:inst10|rf~523                   ; Lost fanout                                 ;
; regfile:inst10|rf~524                   ; Lost fanout                                 ;
; regfile:inst10|rf~525                   ; Lost fanout                                 ;
; regfile:inst10|rf~526                   ; Lost fanout                                 ;
; regfile:inst10|rf~527                   ; Lost fanout                                 ;
; regfile:inst10|rf~528                   ; Lost fanout                                 ;
; regfile:inst10|rf~529                   ; Lost fanout                                 ;
; regfile:inst10|rf~530                   ; Lost fanout                                 ;
; regfile:inst10|rf~531                   ; Lost fanout                                 ;
; regfile:inst10|rf~532                   ; Lost fanout                                 ;
; regfile:inst10|rf~533                   ; Lost fanout                                 ;
; regfile:inst10|rf~534                   ; Lost fanout                                 ;
; regfile:inst10|rf~535                   ; Lost fanout                                 ;
; regfile:inst10|rf~536                   ; Lost fanout                                 ;
; regfile:inst10|rf~537                   ; Lost fanout                                 ;
; regfile:inst10|rf~538                   ; Lost fanout                                 ;
; regfile:inst10|rf~539                   ; Lost fanout                                 ;
; regfile:inst10|rf~540                   ; Lost fanout                                 ;
; regfile:inst10|rf~541                   ; Lost fanout                                 ;
; regfile:inst10|rf~542                   ; Lost fanout                                 ;
; regfile:inst10|rf~543                   ; Lost fanout                                 ;
; regfile:inst10|rf~544                   ; Lost fanout                                 ;
; regfile:inst10|rf~545                   ; Lost fanout                                 ;
; regfile:inst10|rf~546                   ; Lost fanout                                 ;
; regfile:inst10|rf~547                   ; Lost fanout                                 ;
; regfile:inst10|rf~548                   ; Lost fanout                                 ;
; regfile:inst10|rf~549                   ; Lost fanout                                 ;
; regfile:inst10|rf~550                   ; Lost fanout                                 ;
; regfile:inst10|rf~551                   ; Lost fanout                                 ;
; regfile:inst10|rf~552                   ; Lost fanout                                 ;
; regfile:inst10|rf~553                   ; Lost fanout                                 ;
; regfile:inst10|rf~554                   ; Lost fanout                                 ;
; regfile:inst10|rf~555                   ; Lost fanout                                 ;
; regfile:inst10|rf~556                   ; Lost fanout                                 ;
; regfile:inst10|rf~557                   ; Lost fanout                                 ;
; regfile:inst10|rf~558                   ; Lost fanout                                 ;
; regfile:inst10|rf~559                   ; Lost fanout                                 ;
; regfile:inst10|rf~560                   ; Lost fanout                                 ;
; regfile:inst10|rf~561                   ; Lost fanout                                 ;
; regfile:inst10|rf~562                   ; Lost fanout                                 ;
; regfile:inst10|rf~563                   ; Lost fanout                                 ;
; regfile:inst10|rf~564                   ; Lost fanout                                 ;
; regfile:inst10|rf~565                   ; Lost fanout                                 ;
; regfile:inst10|rf~566                   ; Lost fanout                                 ;
; regfile:inst10|rf~567                   ; Lost fanout                                 ;
; regfile:inst10|rf~568                   ; Lost fanout                                 ;
; regfile:inst10|rf~569                   ; Lost fanout                                 ;
; regfile:inst10|rf~570                   ; Lost fanout                                 ;
; regfile:inst10|rf~571                   ; Lost fanout                                 ;
; regfile:inst10|rf~572                   ; Lost fanout                                 ;
; regfile:inst10|rf~573                   ; Lost fanout                                 ;
; regfile:inst10|rf~574                   ; Lost fanout                                 ;
; regfile:inst10|rf~575                   ; Lost fanout                                 ;
; regfile:inst10|rf~576                   ; Lost fanout                                 ;
; regfile:inst10|rf~577                   ; Lost fanout                                 ;
; regfile:inst10|rf~578                   ; Lost fanout                                 ;
; regfile:inst10|rf~579                   ; Lost fanout                                 ;
; regfile:inst10|rf~580                   ; Lost fanout                                 ;
; regfile:inst10|rf~581                   ; Lost fanout                                 ;
; regfile:inst10|rf~582                   ; Lost fanout                                 ;
; regfile:inst10|rf~583                   ; Lost fanout                                 ;
; regfile:inst10|rf~584                   ; Lost fanout                                 ;
; regfile:inst10|rf~585                   ; Lost fanout                                 ;
; regfile:inst10|rf~586                   ; Lost fanout                                 ;
; regfile:inst10|rf~587                   ; Lost fanout                                 ;
; regfile:inst10|rf~588                   ; Lost fanout                                 ;
; regfile:inst10|rf~589                   ; Lost fanout                                 ;
; regfile:inst10|rf~590                   ; Lost fanout                                 ;
; regfile:inst10|rf~591                   ; Lost fanout                                 ;
; regfile:inst10|rf~592                   ; Lost fanout                                 ;
; regfile:inst10|rf~593                   ; Lost fanout                                 ;
; regfile:inst10|rf~594                   ; Lost fanout                                 ;
; regfile:inst10|rf~595                   ; Lost fanout                                 ;
; regfile:inst10|rf~596                   ; Lost fanout                                 ;
; regfile:inst10|rf~597                   ; Lost fanout                                 ;
; regfile:inst10|rf~598                   ; Lost fanout                                 ;
; regfile:inst10|rf~599                   ; Lost fanout                                 ;
; regfile:inst10|rf~600                   ; Lost fanout                                 ;
; regfile:inst10|rf~601                   ; Lost fanout                                 ;
; regfile:inst10|rf~602                   ; Lost fanout                                 ;
; regfile:inst10|rf~603                   ; Lost fanout                                 ;
; regfile:inst10|rf~604                   ; Lost fanout                                 ;
; regfile:inst10|rf~605                   ; Lost fanout                                 ;
; regfile:inst10|rf~606                   ; Lost fanout                                 ;
; regfile:inst10|rf~607                   ; Lost fanout                                 ;
; regfile:inst10|rf~608                   ; Lost fanout                                 ;
; regfile:inst10|rf~609                   ; Lost fanout                                 ;
; regfile:inst10|rf~610                   ; Lost fanout                                 ;
; regfile:inst10|rf~611                   ; Lost fanout                                 ;
; regfile:inst10|rf~612                   ; Lost fanout                                 ;
; regfile:inst10|rf~613                   ; Lost fanout                                 ;
; regfile:inst10|rf~614                   ; Lost fanout                                 ;
; regfile:inst10|rf~615                   ; Lost fanout                                 ;
; regfile:inst10|rf~616                   ; Lost fanout                                 ;
; regfile:inst10|rf~617                   ; Lost fanout                                 ;
; regfile:inst10|rf~618                   ; Lost fanout                                 ;
; regfile:inst10|rf~619                   ; Lost fanout                                 ;
; regfile:inst10|rf~620                   ; Lost fanout                                 ;
; regfile:inst10|rf~621                   ; Lost fanout                                 ;
; regfile:inst10|rf~622                   ; Lost fanout                                 ;
; regfile:inst10|rf~623                   ; Lost fanout                                 ;
; regfile:inst10|rf~624                   ; Lost fanout                                 ;
; regfile:inst10|rf~625                   ; Lost fanout                                 ;
; regfile:inst10|rf~626                   ; Lost fanout                                 ;
; regfile:inst10|rf~627                   ; Lost fanout                                 ;
; regfile:inst10|rf~628                   ; Lost fanout                                 ;
; regfile:inst10|rf~629                   ; Lost fanout                                 ;
; regfile:inst10|rf~630                   ; Lost fanout                                 ;
; regfile:inst10|rf~631                   ; Lost fanout                                 ;
; regfile:inst10|rf~632                   ; Lost fanout                                 ;
; regfile:inst10|rf~633                   ; Lost fanout                                 ;
; regfile:inst10|rf~634                   ; Lost fanout                                 ;
; regfile:inst10|rf~635                   ; Lost fanout                                 ;
; regfile:inst10|rf~636                   ; Lost fanout                                 ;
; regfile:inst10|rf~637                   ; Lost fanout                                 ;
; regfile:inst10|rf~638                   ; Lost fanout                                 ;
; regfile:inst10|rf~639                   ; Lost fanout                                 ;
; regfile:inst10|rf~640                   ; Lost fanout                                 ;
; regfile:inst10|rf~641                   ; Lost fanout                                 ;
; regfile:inst10|rf~642                   ; Lost fanout                                 ;
; regfile:inst10|rf~643                   ; Lost fanout                                 ;
; regfile:inst10|rf~644                   ; Lost fanout                                 ;
; regfile:inst10|rf~645                   ; Lost fanout                                 ;
; regfile:inst10|rf~646                   ; Lost fanout                                 ;
; regfile:inst10|rf~647                   ; Lost fanout                                 ;
; regfile:inst10|rf~648                   ; Lost fanout                                 ;
; regfile:inst10|rf~649                   ; Lost fanout                                 ;
; regfile:inst10|rf~650                   ; Lost fanout                                 ;
; regfile:inst10|rf~651                   ; Lost fanout                                 ;
; regfile:inst10|rf~652                   ; Lost fanout                                 ;
; regfile:inst10|rf~653                   ; Lost fanout                                 ;
; regfile:inst10|rf~654                   ; Lost fanout                                 ;
; regfile:inst10|rf~655                   ; Lost fanout                                 ;
; regfile:inst10|rf~656                   ; Lost fanout                                 ;
; regfile:inst10|rf~657                   ; Lost fanout                                 ;
; regfile:inst10|rf~658                   ; Lost fanout                                 ;
; regfile:inst10|rf~659                   ; Lost fanout                                 ;
; regfile:inst10|rf~660                   ; Lost fanout                                 ;
; regfile:inst10|rf~661                   ; Lost fanout                                 ;
; regfile:inst10|rf~662                   ; Lost fanout                                 ;
; regfile:inst10|rf~663                   ; Lost fanout                                 ;
; regfile:inst10|rf~664                   ; Lost fanout                                 ;
; regfile:inst10|rf~665                   ; Lost fanout                                 ;
; regfile:inst10|rf~666                   ; Lost fanout                                 ;
; regfile:inst10|rf~667                   ; Lost fanout                                 ;
; regfile:inst10|rf~668                   ; Lost fanout                                 ;
; regfile:inst10|rf~669                   ; Lost fanout                                 ;
; regfile:inst10|rf~670                   ; Lost fanout                                 ;
; regfile:inst10|rf~671                   ; Lost fanout                                 ;
; regfile:inst10|rf~672                   ; Lost fanout                                 ;
; regfile:inst10|rf~673                   ; Lost fanout                                 ;
; regfile:inst10|rf~674                   ; Lost fanout                                 ;
; regfile:inst10|rf~675                   ; Lost fanout                                 ;
; regfile:inst10|rf~676                   ; Lost fanout                                 ;
; regfile:inst10|rf~677                   ; Lost fanout                                 ;
; regfile:inst10|rf~678                   ; Lost fanout                                 ;
; regfile:inst10|rf~679                   ; Lost fanout                                 ;
; regfile:inst10|rf~680                   ; Lost fanout                                 ;
; regfile:inst10|rf~681                   ; Lost fanout                                 ;
; regfile:inst10|rf~682                   ; Lost fanout                                 ;
; regfile:inst10|rf~683                   ; Lost fanout                                 ;
; regfile:inst10|rf~684                   ; Lost fanout                                 ;
; regfile:inst10|rf~685                   ; Lost fanout                                 ;
; regfile:inst10|rf~686                   ; Lost fanout                                 ;
; regfile:inst10|rf~687                   ; Lost fanout                                 ;
; regfile:inst10|rf~688                   ; Lost fanout                                 ;
; regfile:inst10|rf~689                   ; Lost fanout                                 ;
; regfile:inst10|rf~690                   ; Lost fanout                                 ;
; regfile:inst10|rf~691                   ; Lost fanout                                 ;
; regfile:inst10|rf~692                   ; Lost fanout                                 ;
; regfile:inst10|rf~693                   ; Lost fanout                                 ;
; regfile:inst10|rf~694                   ; Lost fanout                                 ;
; regfile:inst10|rf~695                   ; Lost fanout                                 ;
; regfile:inst10|rf~696                   ; Lost fanout                                 ;
; regfile:inst10|rf~697                   ; Lost fanout                                 ;
; regfile:inst10|rf~698                   ; Lost fanout                                 ;
; regfile:inst10|rf~699                   ; Lost fanout                                 ;
; regfile:inst10|rf~700                   ; Lost fanout                                 ;
; regfile:inst10|rf~701                   ; Lost fanout                                 ;
; regfile:inst10|rf~702                   ; Lost fanout                                 ;
; regfile:inst10|rf~703                   ; Lost fanout                                 ;
; regfile:inst10|rf~704                   ; Lost fanout                                 ;
; regfile:inst10|rf~705                   ; Lost fanout                                 ;
; regfile:inst10|rf~706                   ; Lost fanout                                 ;
; regfile:inst10|rf~707                   ; Lost fanout                                 ;
; regfile:inst10|rf~708                   ; Lost fanout                                 ;
; regfile:inst10|rf~709                   ; Lost fanout                                 ;
; regfile:inst10|rf~710                   ; Lost fanout                                 ;
; regfile:inst10|rf~711                   ; Lost fanout                                 ;
; regfile:inst10|rf~712                   ; Lost fanout                                 ;
; regfile:inst10|rf~713                   ; Lost fanout                                 ;
; regfile:inst10|rf~714                   ; Lost fanout                                 ;
; regfile:inst10|rf~715                   ; Lost fanout                                 ;
; regfile:inst10|rf~716                   ; Lost fanout                                 ;
; regfile:inst10|rf~717                   ; Lost fanout                                 ;
; regfile:inst10|rf~718                   ; Lost fanout                                 ;
; regfile:inst10|rf~719                   ; Lost fanout                                 ;
; regfile:inst10|rf~720                   ; Lost fanout                                 ;
; regfile:inst10|rf~721                   ; Lost fanout                                 ;
; regfile:inst10|rf~722                   ; Lost fanout                                 ;
; regfile:inst10|rf~723                   ; Lost fanout                                 ;
; regfile:inst10|rf~724                   ; Lost fanout                                 ;
; regfile:inst10|rf~725                   ; Lost fanout                                 ;
; regfile:inst10|rf~726                   ; Lost fanout                                 ;
; regfile:inst10|rf~727                   ; Lost fanout                                 ;
; regfile:inst10|rf~728                   ; Lost fanout                                 ;
; regfile:inst10|rf~729                   ; Lost fanout                                 ;
; regfile:inst10|rf~730                   ; Lost fanout                                 ;
; regfile:inst10|rf~731                   ; Lost fanout                                 ;
; regfile:inst10|rf~732                   ; Lost fanout                                 ;
; regfile:inst10|rf~733                   ; Lost fanout                                 ;
; regfile:inst10|rf~734                   ; Lost fanout                                 ;
; regfile:inst10|rf~735                   ; Lost fanout                                 ;
; regfile:inst10|rf~736                   ; Lost fanout                                 ;
; regfile:inst10|rf~737                   ; Lost fanout                                 ;
; regfile:inst10|rf~738                   ; Lost fanout                                 ;
; regfile:inst10|rf~739                   ; Lost fanout                                 ;
; regfile:inst10|rf~740                   ; Lost fanout                                 ;
; regfile:inst10|rf~741                   ; Lost fanout                                 ;
; regfile:inst10|rf~742                   ; Lost fanout                                 ;
; regfile:inst10|rf~743                   ; Lost fanout                                 ;
; regfile:inst10|rf~744                   ; Lost fanout                                 ;
; regfile:inst10|rf~745                   ; Lost fanout                                 ;
; regfile:inst10|rf~746                   ; Lost fanout                                 ;
; regfile:inst10|rf~747                   ; Lost fanout                                 ;
; regfile:inst10|rf~748                   ; Lost fanout                                 ;
; regfile:inst10|rf~749                   ; Lost fanout                                 ;
; regfile:inst10|rf~750                   ; Lost fanout                                 ;
; regfile:inst10|rf~751                   ; Lost fanout                                 ;
; regfile:inst10|rf~752                   ; Lost fanout                                 ;
; regfile:inst10|rf~753                   ; Lost fanout                                 ;
; regfile:inst10|rf~754                   ; Lost fanout                                 ;
; regfile:inst10|rf~755                   ; Lost fanout                                 ;
; regfile:inst10|rf~756                   ; Lost fanout                                 ;
; regfile:inst10|rf~757                   ; Lost fanout                                 ;
; regfile:inst10|rf~758                   ; Lost fanout                                 ;
; regfile:inst10|rf~759                   ; Lost fanout                                 ;
; regfile:inst10|rf~760                   ; Lost fanout                                 ;
; regfile:inst10|rf~761                   ; Lost fanout                                 ;
; regfile:inst10|rf~762                   ; Lost fanout                                 ;
; regfile:inst10|rf~763                   ; Lost fanout                                 ;
; regfile:inst10|rf~764                   ; Lost fanout                                 ;
; regfile:inst10|rf~765                   ; Lost fanout                                 ;
; regfile:inst10|rf~766                   ; Lost fanout                                 ;
; regfile:inst10|rf~767                   ; Lost fanout                                 ;
; regfile:inst10|rf~768                   ; Lost fanout                                 ;
; regfile:inst10|rf~769                   ; Lost fanout                                 ;
; regfile:inst10|rf~770                   ; Lost fanout                                 ;
; regfile:inst10|rf~771                   ; Lost fanout                                 ;
; regfile:inst10|rf~772                   ; Lost fanout                                 ;
; regfile:inst10|rf~773                   ; Lost fanout                                 ;
; regfile:inst10|rf~774                   ; Lost fanout                                 ;
; regfile:inst10|rf~775                   ; Lost fanout                                 ;
; regfile:inst10|rf~776                   ; Lost fanout                                 ;
; regfile:inst10|rf~777                   ; Lost fanout                                 ;
; regfile:inst10|rf~778                   ; Lost fanout                                 ;
; regfile:inst10|rf~779                   ; Lost fanout                                 ;
; regfile:inst10|rf~780                   ; Lost fanout                                 ;
; regfile:inst10|rf~781                   ; Lost fanout                                 ;
; regfile:inst10|rf~782                   ; Lost fanout                                 ;
; regfile:inst10|rf~783                   ; Lost fanout                                 ;
; regfile:inst10|rf~784                   ; Lost fanout                                 ;
; regfile:inst10|rf~785                   ; Lost fanout                                 ;
; regfile:inst10|rf~786                   ; Lost fanout                                 ;
; regfile:inst10|rf~787                   ; Lost fanout                                 ;
; regfile:inst10|rf~788                   ; Lost fanout                                 ;
; regfile:inst10|rf~789                   ; Lost fanout                                 ;
; regfile:inst10|rf~790                   ; Lost fanout                                 ;
; regfile:inst10|rf~791                   ; Lost fanout                                 ;
; regfile:inst10|rf~792                   ; Lost fanout                                 ;
; regfile:inst10|rf~793                   ; Lost fanout                                 ;
; regfile:inst10|rf~794                   ; Lost fanout                                 ;
; regfile:inst10|rf~795                   ; Lost fanout                                 ;
; regfile:inst10|rf~796                   ; Lost fanout                                 ;
; regfile:inst10|rf~797                   ; Lost fanout                                 ;
; regfile:inst10|rf~798                   ; Lost fanout                                 ;
; regfile:inst10|rf~799                   ; Lost fanout                                 ;
; regfile:inst10|rf~800                   ; Lost fanout                                 ;
; regfile:inst10|rf~801                   ; Lost fanout                                 ;
; regfile:inst10|rf~802                   ; Lost fanout                                 ;
; regfile:inst10|rf~803                   ; Lost fanout                                 ;
; regfile:inst10|rf~804                   ; Lost fanout                                 ;
; regfile:inst10|rf~805                   ; Lost fanout                                 ;
; regfile:inst10|rf~806                   ; Lost fanout                                 ;
; regfile:inst10|rf~807                   ; Lost fanout                                 ;
; regfile:inst10|rf~808                   ; Lost fanout                                 ;
; regfile:inst10|rf~809                   ; Lost fanout                                 ;
; regfile:inst10|rf~810                   ; Lost fanout                                 ;
; regfile:inst10|rf~811                   ; Lost fanout                                 ;
; regfile:inst10|rf~812                   ; Lost fanout                                 ;
; regfile:inst10|rf~813                   ; Lost fanout                                 ;
; regfile:inst10|rf~814                   ; Lost fanout                                 ;
; regfile:inst10|rf~815                   ; Lost fanout                                 ;
; regfile:inst10|rf~816                   ; Lost fanout                                 ;
; regfile:inst10|rf~817                   ; Lost fanout                                 ;
; regfile:inst10|rf~818                   ; Lost fanout                                 ;
; regfile:inst10|rf~819                   ; Lost fanout                                 ;
; regfile:inst10|rf~820                   ; Lost fanout                                 ;
; regfile:inst10|rf~821                   ; Lost fanout                                 ;
; regfile:inst10|rf~822                   ; Lost fanout                                 ;
; regfile:inst10|rf~823                   ; Lost fanout                                 ;
; regfile:inst10|rf~824                   ; Lost fanout                                 ;
; regfile:inst10|rf~825                   ; Lost fanout                                 ;
; regfile:inst10|rf~826                   ; Lost fanout                                 ;
; regfile:inst10|rf~827                   ; Lost fanout                                 ;
; regfile:inst10|rf~828                   ; Lost fanout                                 ;
; regfile:inst10|rf~829                   ; Lost fanout                                 ;
; regfile:inst10|rf~830                   ; Lost fanout                                 ;
; regfile:inst10|rf~831                   ; Lost fanout                                 ;
; regfile:inst10|rf~832                   ; Lost fanout                                 ;
; regfile:inst10|rf~833                   ; Lost fanout                                 ;
; regfile:inst10|rf~834                   ; Lost fanout                                 ;
; regfile:inst10|rf~835                   ; Lost fanout                                 ;
; regfile:inst10|rf~836                   ; Lost fanout                                 ;
; regfile:inst10|rf~837                   ; Lost fanout                                 ;
; regfile:inst10|rf~838                   ; Lost fanout                                 ;
; regfile:inst10|rf~839                   ; Lost fanout                                 ;
; regfile:inst10|rf~840                   ; Lost fanout                                 ;
; regfile:inst10|rf~841                   ; Lost fanout                                 ;
; regfile:inst10|rf~842                   ; Lost fanout                                 ;
; regfile:inst10|rf~843                   ; Lost fanout                                 ;
; regfile:inst10|rf~844                   ; Lost fanout                                 ;
; regfile:inst10|rf~845                   ; Lost fanout                                 ;
; regfile:inst10|rf~846                   ; Lost fanout                                 ;
; regfile:inst10|rf~847                   ; Lost fanout                                 ;
; regfile:inst10|rf~848                   ; Lost fanout                                 ;
; regfile:inst10|rf~849                   ; Lost fanout                                 ;
; regfile:inst10|rf~850                   ; Lost fanout                                 ;
; regfile:inst10|rf~851                   ; Lost fanout                                 ;
; regfile:inst10|rf~852                   ; Lost fanout                                 ;
; regfile:inst10|rf~853                   ; Lost fanout                                 ;
; regfile:inst10|rf~854                   ; Lost fanout                                 ;
; regfile:inst10|rf~855                   ; Lost fanout                                 ;
; regfile:inst10|rf~856                   ; Lost fanout                                 ;
; regfile:inst10|rf~857                   ; Lost fanout                                 ;
; regfile:inst10|rf~858                   ; Lost fanout                                 ;
; regfile:inst10|rf~859                   ; Lost fanout                                 ;
; regfile:inst10|rf~860                   ; Lost fanout                                 ;
; regfile:inst10|rf~861                   ; Lost fanout                                 ;
; regfile:inst10|rf~862                   ; Lost fanout                                 ;
; regfile:inst10|rf~863                   ; Lost fanout                                 ;
; regfile:inst10|rf~864                   ; Lost fanout                                 ;
; regfile:inst10|rf~865                   ; Lost fanout                                 ;
; regfile:inst10|rf~866                   ; Lost fanout                                 ;
; regfile:inst10|rf~867                   ; Lost fanout                                 ;
; regfile:inst10|rf~868                   ; Lost fanout                                 ;
; regfile:inst10|rf~869                   ; Lost fanout                                 ;
; regfile:inst10|rf~870                   ; Lost fanout                                 ;
; regfile:inst10|rf~871                   ; Lost fanout                                 ;
; regfile:inst10|rf~872                   ; Lost fanout                                 ;
; regfile:inst10|rf~873                   ; Lost fanout                                 ;
; regfile:inst10|rf~874                   ; Lost fanout                                 ;
; regfile:inst10|rf~875                   ; Lost fanout                                 ;
; regfile:inst10|rf~876                   ; Lost fanout                                 ;
; regfile:inst10|rf~877                   ; Lost fanout                                 ;
; regfile:inst10|rf~878                   ; Lost fanout                                 ;
; regfile:inst10|rf~879                   ; Lost fanout                                 ;
; regfile:inst10|rf~880                   ; Lost fanout                                 ;
; regfile:inst10|rf~881                   ; Lost fanout                                 ;
; regfile:inst10|rf~882                   ; Lost fanout                                 ;
; regfile:inst10|rf~883                   ; Lost fanout                                 ;
; regfile:inst10|rf~884                   ; Lost fanout                                 ;
; regfile:inst10|rf~885                   ; Lost fanout                                 ;
; regfile:inst10|rf~886                   ; Lost fanout                                 ;
; regfile:inst10|rf~887                   ; Lost fanout                                 ;
; regfile:inst10|rf~888                   ; Lost fanout                                 ;
; regfile:inst10|rf~889                   ; Lost fanout                                 ;
; regfile:inst10|rf~890                   ; Lost fanout                                 ;
; regfile:inst10|rf~891                   ; Lost fanout                                 ;
; regfile:inst10|rf~892                   ; Lost fanout                                 ;
; regfile:inst10|rf~893                   ; Lost fanout                                 ;
; regfile:inst10|rf~894                   ; Lost fanout                                 ;
; regfile:inst10|rf~895                   ; Lost fanout                                 ;
; regfile:inst10|rf~896                   ; Lost fanout                                 ;
; regfile:inst10|rf~897                   ; Lost fanout                                 ;
; regfile:inst10|rf~898                   ; Lost fanout                                 ;
; regfile:inst10|rf~899                   ; Lost fanout                                 ;
; regfile:inst10|rf~900                   ; Lost fanout                                 ;
; regfile:inst10|rf~901                   ; Lost fanout                                 ;
; regfile:inst10|rf~902                   ; Lost fanout                                 ;
; regfile:inst10|rf~903                   ; Lost fanout                                 ;
; regfile:inst10|rf~904                   ; Lost fanout                                 ;
; regfile:inst10|rf~905                   ; Lost fanout                                 ;
; regfile:inst10|rf~906                   ; Lost fanout                                 ;
; regfile:inst10|rf~907                   ; Lost fanout                                 ;
; regfile:inst10|rf~908                   ; Lost fanout                                 ;
; regfile:inst10|rf~909                   ; Lost fanout                                 ;
; regfile:inst10|rf~910                   ; Lost fanout                                 ;
; regfile:inst10|rf~911                   ; Lost fanout                                 ;
; regfile:inst10|rf~912                   ; Lost fanout                                 ;
; regfile:inst10|rf~913                   ; Lost fanout                                 ;
; regfile:inst10|rf~914                   ; Lost fanout                                 ;
; regfile:inst10|rf~915                   ; Lost fanout                                 ;
; regfile:inst10|rf~916                   ; Lost fanout                                 ;
; regfile:inst10|rf~917                   ; Lost fanout                                 ;
; regfile:inst10|rf~918                   ; Lost fanout                                 ;
; regfile:inst10|rf~919                   ; Lost fanout                                 ;
; regfile:inst10|rf~920                   ; Lost fanout                                 ;
; regfile:inst10|rf~921                   ; Lost fanout                                 ;
; regfile:inst10|rf~922                   ; Lost fanout                                 ;
; regfile:inst10|rf~923                   ; Lost fanout                                 ;
; regfile:inst10|rf~924                   ; Lost fanout                                 ;
; regfile:inst10|rf~925                   ; Lost fanout                                 ;
; regfile:inst10|rf~926                   ; Lost fanout                                 ;
; regfile:inst10|rf~927                   ; Lost fanout                                 ;
; regfile:inst10|rf~928                   ; Lost fanout                                 ;
; regfile:inst10|rf~929                   ; Lost fanout                                 ;
; regfile:inst10|rf~930                   ; Lost fanout                                 ;
; regfile:inst10|rf~931                   ; Lost fanout                                 ;
; regfile:inst10|rf~932                   ; Lost fanout                                 ;
; regfile:inst10|rf~933                   ; Lost fanout                                 ;
; regfile:inst10|rf~934                   ; Lost fanout                                 ;
; regfile:inst10|rf~935                   ; Lost fanout                                 ;
; regfile:inst10|rf~936                   ; Lost fanout                                 ;
; regfile:inst10|rf~937                   ; Lost fanout                                 ;
; regfile:inst10|rf~938                   ; Lost fanout                                 ;
; regfile:inst10|rf~939                   ; Lost fanout                                 ;
; regfile:inst10|rf~940                   ; Lost fanout                                 ;
; regfile:inst10|rf~941                   ; Lost fanout                                 ;
; regfile:inst10|rf~942                   ; Lost fanout                                 ;
; regfile:inst10|rf~943                   ; Lost fanout                                 ;
; regfile:inst10|rf~944                   ; Lost fanout                                 ;
; regfile:inst10|rf~945                   ; Lost fanout                                 ;
; regfile:inst10|rf~946                   ; Lost fanout                                 ;
; regfile:inst10|rf~947                   ; Lost fanout                                 ;
; regfile:inst10|rf~948                   ; Lost fanout                                 ;
; regfile:inst10|rf~949                   ; Lost fanout                                 ;
; regfile:inst10|rf~950                   ; Lost fanout                                 ;
; regfile:inst10|rf~951                   ; Lost fanout                                 ;
; regfile:inst10|rf~952                   ; Lost fanout                                 ;
; regfile:inst10|rf~953                   ; Lost fanout                                 ;
; regfile:inst10|rf~954                   ; Lost fanout                                 ;
; regfile:inst10|rf~955                   ; Lost fanout                                 ;
; regfile:inst10|rf~956                   ; Lost fanout                                 ;
; regfile:inst10|rf~957                   ; Lost fanout                                 ;
; regfile:inst10|rf~958                   ; Lost fanout                                 ;
; regfile:inst10|rf~959                   ; Lost fanout                                 ;
; regfile:inst10|rf~960                   ; Lost fanout                                 ;
; regfile:inst10|rf~961                   ; Lost fanout                                 ;
; regfile:inst10|rf~962                   ; Lost fanout                                 ;
; regfile:inst10|rf~963                   ; Lost fanout                                 ;
; regfile:inst10|rf~964                   ; Lost fanout                                 ;
; regfile:inst10|rf~965                   ; Lost fanout                                 ;
; regfile:inst10|rf~966                   ; Lost fanout                                 ;
; regfile:inst10|rf~967                   ; Lost fanout                                 ;
; regfile:inst10|rf~968                   ; Lost fanout                                 ;
; regfile:inst10|rf~969                   ; Lost fanout                                 ;
; regfile:inst10|rf~970                   ; Lost fanout                                 ;
; regfile:inst10|rf~971                   ; Lost fanout                                 ;
; regfile:inst10|rf~972                   ; Lost fanout                                 ;
; regfile:inst10|rf~973                   ; Lost fanout                                 ;
; regfile:inst10|rf~974                   ; Lost fanout                                 ;
; regfile:inst10|rf~975                   ; Lost fanout                                 ;
; regfile:inst10|rf~976                   ; Lost fanout                                 ;
; regfile:inst10|rf~977                   ; Lost fanout                                 ;
; regfile:inst10|rf~978                   ; Lost fanout                                 ;
; regfile:inst10|rf~979                   ; Lost fanout                                 ;
; regfile:inst10|rf~980                   ; Lost fanout                                 ;
; regfile:inst10|rf~981                   ; Lost fanout                                 ;
; regfile:inst10|rf~982                   ; Lost fanout                                 ;
; regfile:inst10|rf~983                   ; Lost fanout                                 ;
; regfile:inst10|rf~984                   ; Lost fanout                                 ;
; regfile:inst10|rf~985                   ; Lost fanout                                 ;
; regfile:inst10|rf~986                   ; Lost fanout                                 ;
; regfile:inst10|rf~987                   ; Lost fanout                                 ;
; regfile:inst10|rf~988                   ; Lost fanout                                 ;
; regfile:inst10|rf~989                   ; Lost fanout                                 ;
; regfile:inst10|rf~990                   ; Lost fanout                                 ;
; regfile:inst10|rf~991                   ; Lost fanout                                 ;
; regfile:inst10|rf~992                   ; Lost fanout                                 ;
; regfile:inst10|rf~993                   ; Lost fanout                                 ;
; regfile:inst10|rf~994                   ; Lost fanout                                 ;
; regfile:inst10|rf~995                   ; Lost fanout                                 ;
; regfile:inst10|rf~996                   ; Lost fanout                                 ;
; regfile:inst10|rf~997                   ; Lost fanout                                 ;
; regfile:inst10|rf~998                   ; Lost fanout                                 ;
; regfile:inst10|rf~999                   ; Lost fanout                                 ;
; regfile:inst10|rf~1000                  ; Lost fanout                                 ;
; regfile:inst10|rf~1001                  ; Lost fanout                                 ;
; regfile:inst10|rf~1002                  ; Lost fanout                                 ;
; regfile:inst10|rf~1003                  ; Lost fanout                                 ;
; regfile:inst10|rf~1004                  ; Lost fanout                                 ;
; regfile:inst10|rf~1005                  ; Lost fanout                                 ;
; regfile:inst10|rf~1006                  ; Lost fanout                                 ;
; regfile:inst10|rf~1007                  ; Lost fanout                                 ;
; regfile:inst10|rf~1008                  ; Lost fanout                                 ;
; regfile:inst10|rf~1009                  ; Lost fanout                                 ;
; regfile:inst10|rf~1010                  ; Lost fanout                                 ;
; regfile:inst10|rf~1011                  ; Lost fanout                                 ;
; regfile:inst10|rf~1012                  ; Lost fanout                                 ;
; regfile:inst10|rf~1013                  ; Lost fanout                                 ;
; regfile:inst10|rf~1014                  ; Lost fanout                                 ;
; regfile:inst10|rf~1015                  ; Lost fanout                                 ;
; regfile:inst10|rf~1016                  ; Lost fanout                                 ;
; regfile:inst10|rf~1017                  ; Lost fanout                                 ;
; regfile:inst10|rf~1018                  ; Lost fanout                                 ;
; regfile:inst10|rf~1019                  ; Lost fanout                                 ;
; regfile:inst10|rf~1020                  ; Lost fanout                                 ;
; regfile:inst10|rf~1021                  ; Lost fanout                                 ;
; regfile:inst10|rf~1022                  ; Lost fanout                                 ;
; regfile:inst10|rf~1023                  ; Lost fanout                                 ;
; regfile:inst10|rf~256                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~287                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~286                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~285                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~284                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~283                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~282                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~281                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~280                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~279                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~278                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~277                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~276                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~275                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~274                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~273                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~272                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~271                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~270                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~269                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~268                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~267                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~266                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~265                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~264                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~263                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~262                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~261                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~260                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~259                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~258                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~257                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~160                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~191                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~190                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~189                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~188                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~187                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~186                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~185                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~184                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~183                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~182                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~181                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~180                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~179                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~178                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~177                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~176                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~175                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~174                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~173                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~172                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~171                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~170                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~169                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~168                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~167                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~166                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~165                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~164                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~163                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~162                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~161                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~192                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~223                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~222                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~221                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~220                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~219                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~218                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~217                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~216                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~215                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~214                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~213                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~212                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~211                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~210                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~209                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~208                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~207                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~206                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~205                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~204                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~203                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~202                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~201                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~200                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~199                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~198                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~197                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~196                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~195                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~194                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~193                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~128                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~159                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~158                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~157                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~156                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~155                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~154                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~153                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~152                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~151                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~150                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~149                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~148                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~147                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~146                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~145                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~144                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~143                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~142                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~141                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~140                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~139                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~138                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~137                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~136                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~135                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~134                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~133                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~132                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~131                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~130                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~129                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~224                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~255                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~254                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~253                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~252                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~251                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~250                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~249                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~248                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~247                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~246                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~245                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~244                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~243                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~242                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~241                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~240                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~239                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~238                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~237                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~236                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~235                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~234                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~233                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~232                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~231                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~230                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~229                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~228                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~227                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~226                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~225                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~64                    ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~95                    ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~94                    ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~93                    ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~92                    ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~91                    ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~90                    ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~89                    ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~88                    ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~87                    ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~86                    ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~85                    ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~84                    ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~83                    ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~82                    ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~81                    ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~80                    ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~79                    ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~78                    ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~77                    ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~76                    ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~75                    ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~74                    ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~73                    ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~72                    ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~71                    ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~70                    ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~69                    ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~68                    ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~67                    ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~66                    ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~65                    ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~96                    ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~127                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~126                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~125                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~124                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~123                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~122                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~121                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~120                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~119                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~118                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~117                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~116                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~115                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~114                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~113                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~112                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~111                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~110                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~109                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~108                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~107                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~106                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~105                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~104                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~103                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~102                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~101                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~100                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~99                    ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~98                    ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~97                    ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~416                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~447                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~446                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~445                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~444                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~443                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~442                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~441                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~440                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~439                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~438                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~437                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~436                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~435                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~434                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~433                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~432                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~431                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~430                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~429                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~428                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~427                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~426                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~425                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~424                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~423                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~422                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~421                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~420                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~419                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~418                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~417                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~448                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~479                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~478                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~477                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~476                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~475                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~474                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~473                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~472                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~471                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~470                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~469                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~468                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~467                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~466                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~465                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~464                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~463                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~462                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~461                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~460                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~459                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~458                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~457                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~456                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~455                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~454                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~453                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~452                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~451                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~450                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~449                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~480                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~511                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~510                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~509                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~508                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~507                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~506                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~505                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~504                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~503                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~502                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~501                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~500                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~499                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~498                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~497                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~496                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~495                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~494                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~493                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~492                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~491                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~490                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~489                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~488                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~487                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~486                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~485                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~484                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~483                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~482                   ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst10|rf~481                   ; Stuck at GND due to stuck port clock_enable ;
; Total Number of Removed Registers = 832 ;                                             ;
+-----------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                   ;
+-----------------------+--------------------------------+----------------------------------------------------------------------+
; Register name         ; Reason for Removal             ; Registers Removed due to This Register                               ;
+-----------------------+--------------------------------+----------------------------------------------------------------------+
; regfile:inst10|rf~263 ; Stuck at GND                   ; regfile:inst10|rf~170, regfile:inst10|rf~169, regfile:inst10|rf~202, ;
;                       ; due to stuck port clock_enable ; regfile:inst10|rf~201, regfile:inst10|rf~200, regfile:inst10|rf~138, ;
;                       ;                                ; regfile:inst10|rf~137, regfile:inst10|rf~136, regfile:inst10|rf~234, ;
;                       ;                                ; regfile:inst10|rf~233, regfile:inst10|rf~232, regfile:inst10|rf~74,  ;
;                       ;                                ; regfile:inst10|rf~73, regfile:inst10|rf~72, regfile:inst10|rf~106,   ;
;                       ;                                ; regfile:inst10|rf~105, regfile:inst10|rf~104, regfile:inst10|rf~426, ;
;                       ;                                ; regfile:inst10|rf~425, regfile:inst10|rf~424, regfile:inst10|rf~458, ;
;                       ;                                ; regfile:inst10|rf~457, regfile:inst10|rf~456, regfile:inst10|rf~490, ;
;                       ;                                ; regfile:inst10|rf~489, regfile:inst10|rf~488                         ;
; regfile:inst10|rf~71  ; Stuck at GND                   ; regfile:inst10|rf~107, regfile:inst10|rf~427, regfile:inst10|rf~459, ;
;                       ; due to stuck port clock_enable ; regfile:inst10|rf~491                                                ;
; regfile:inst10|rf~261 ; Stuck at GND                   ; regfile:inst10|rf~168                                                ;
;                       ; due to stuck port clock_enable ;                                                                      ;
+-----------------------+--------------------------------+----------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2266  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 26    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2240  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |processor|multiplex32:inst19|multiplex4:inst1|multiplex:inst1|inst2 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clockDivider:inst7|lpm_counter:LPM_COUNTER_component ;
+------------------------+-------------+------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                       ;
+------------------------+-------------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                             ;
; LPM_WIDTH              ; 26          ; Signed Integer                                             ;
; LPM_DIRECTION          ; UP          ; Untyped                                                    ;
; LPM_MODULUS            ; 50000000    ; Signed Integer                                             ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                    ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                    ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                    ;
; DEVICE_FAMILY          ; MAX 10      ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                         ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                         ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                    ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                    ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                    ;
; CBXI_PARAMETER         ; cntr_7qi    ; Untyped                                                    ;
+------------------------+-------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:inst23|rdisplayDriver:inst1|LPM_CONSTANT:inst6 ;
+--------------------+----------------------------------+-----------------------------------------+
; Parameter Name     ; Value                            ; Type                                    ;
+--------------------+----------------------------------+-----------------------------------------+
; LPM_WIDTH          ; 32                               ; Untyped                                 ;
; LPM_CVALUE         ; 11111111111111111111111111110001 ; Unsigned Binary                         ;
; ENABLE_RUNTIME_MOD ; NO                               ; Untyped                                 ;
; CBXI_PARAMETER     ; lpm_constant_ru4                 ; Untyped                                 ;
+--------------------+----------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:inst23|rdisplayDriver:inst1|LPM_CONSTANT:inst12 ;
+--------------------+------------------+----------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                     ;
+--------------------+------------------+----------------------------------------------------------+
; LPM_WIDTH          ; 8                ; Untyped                                                  ;
; LPM_CVALUE         ; 11111111         ; Unsigned Binary                                          ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                  ;
; CBXI_PARAMETER     ; lpm_constant_vb4 ; Untyped                                                  ;
+--------------------+------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst1|LPM_CONSTANT:inst8 ;
+--------------------+------------------+------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                     ;
+--------------------+------------------+------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 1                ; Untyped                                                                                  ;
; LPM_CVALUE         ; 1                ; Unsigned Binary                                                                          ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                                  ;
; CBXI_PARAMETER     ; lpm_constant_u64 ; Untyped                                                                                  ;
+--------------------+------------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:inst23|rdisplayDriver:inst1|LPM_CONSTANT:inst5 ;
+--------------------+----------------------------------+-----------------------------------------+
; Parameter Name     ; Value                            ; Type                                    ;
+--------------------+----------------------------------+-----------------------------------------+
; LPM_WIDTH          ; 32                               ; Untyped                                 ;
; LPM_CVALUE         ; 11111111111111111111111111110000 ; Unsigned Binary                         ;
; ENABLE_RUNTIME_MOD ; NO                               ; Untyped                                 ;
; CBXI_PARAMETER     ; lpm_constant_qu4                 ; Untyped                                 ;
+--------------------+----------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst8|LPM_CONSTANT:inst8 ;
+--------------------+------------------+------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                     ;
+--------------------+------------------+------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 1                ; Untyped                                                                                  ;
; LPM_CVALUE         ; 1                ; Unsigned Binary                                                                          ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                                  ;
; CBXI_PARAMETER     ; lpm_constant_u64 ; Untyped                                                                                  ;
+--------------------+------------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst9|LPM_CONSTANT:inst8 ;
+--------------------+------------------+------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                     ;
+--------------------+------------------+------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 1                ; Untyped                                                                                  ;
; LPM_CVALUE         ; 1                ; Unsigned Binary                                                                          ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                                  ;
; CBXI_PARAMETER     ; lpm_constant_u64 ; Untyped                                                                                  ;
+--------------------+------------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst10|LPM_CONSTANT:inst8 ;
+--------------------+------------------+-------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                      ;
+--------------------+------------------+-------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 1                ; Untyped                                                                                   ;
; LPM_CVALUE         ; 1                ; Unsigned Binary                                                                           ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                                   ;
; CBXI_PARAMETER     ; lpm_constant_u64 ; Untyped                                                                                   ;
+--------------------+------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst11|LPM_CONSTANT:inst8 ;
+--------------------+------------------+-------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                      ;
+--------------------+------------------+-------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 1                ; Untyped                                                                                   ;
; LPM_CVALUE         ; 1                ; Unsigned Binary                                                                           ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                                   ;
; CBXI_PARAMETER     ; lpm_constant_u64 ; Untyped                                                                                   ;
+--------------------+------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst13|LPM_CONSTANT:inst8 ;
+--------------------+------------------+-------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                      ;
+--------------------+------------------+-------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 1                ; Untyped                                                                                   ;
; LPM_CVALUE         ; 1                ; Unsigned Binary                                                                           ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                                   ;
; CBXI_PARAMETER     ; lpm_constant_u64 ; Untyped                                                                                   ;
+--------------------+------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controlUnit:inst5|aluDecoder:inst|LPM_CONSTANT:inst4 ;
+--------------------+------------------+-----------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                      ;
+--------------------+------------------+-----------------------------------------------------------+
; LPM_WIDTH          ; 3                ; Untyped                                                   ;
; LPM_CVALUE         ; 010              ; Unsigned Binary                                           ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                   ;
; CBXI_PARAMETER     ; lpm_constant_074 ; Untyped                                                   ;
+--------------------+------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controlUnit:inst5|aluDecoder:inst|LPM_CONSTANT:inst5 ;
+--------------------+------------------+-----------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                      ;
+--------------------+------------------+-----------------------------------------------------------+
; LPM_WIDTH          ; 3                ; Untyped                                                   ;
; LPM_CVALUE         ; 110              ; Unsigned Binary                                           ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                   ;
; CBXI_PARAMETER     ; lpm_constant_474 ; Untyped                                                   ;
+--------------------+------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aluextended:inst|zeroextend:inst1|LPM_CONSTANT:inst ;
+--------------------+---------------------------------+-------------------------------------------+
; Parameter Name     ; Value                           ; Type                                      ;
+--------------------+---------------------------------+-------------------------------------------+
; LPM_WIDTH          ; 31                              ; Untyped                                   ;
; LPM_CVALUE         ; 0000000000000000000000000000000 ; Unsigned Binary                           ;
; ENABLE_RUNTIME_MOD ; NO                              ; Untyped                                   ;
; CBXI_PARAMETER     ; lpm_constant_vi4                ; Untyped                                   ;
+--------------------+---------------------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: extend:inst9|signExtend:inst|LPM_CONSTANT:inst ;
+--------------------+------------------+-----------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                ;
+--------------------+------------------+-----------------------------------------------------+
; LPM_WIDTH          ; 16               ; Untyped                                             ;
; LPM_CVALUE         ; 0000000000000000 ; Unsigned Binary                                     ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                             ;
; CBXI_PARAMETER     ; lpm_constant_2d4 ; Untyped                                             ;
+--------------------+------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: claadder32:inst2|LPM_CONSTANT:inst8 ;
+--------------------+------------------+------------------------------------------+
; Parameter Name     ; Value            ; Type                                     ;
+--------------------+------------------+------------------------------------------+
; LPM_WIDTH          ; 1                ; Untyped                                  ;
; LPM_CVALUE         ; 0                ; Unsigned Binary                          ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                  ;
; CBXI_PARAMETER     ; lpm_constant_s64 ; Untyped                                  ;
+--------------------+------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_CONSTANT:inst3         ;
+--------------------+----------------------------------+-----------------+
; Parameter Name     ; Value                            ; Type            ;
+--------------------+----------------------------------+-----------------+
; LPM_WIDTH          ; 32                               ; Untyped         ;
; LPM_CVALUE         ; 00000000000000000000000000000100 ; Unsigned Binary ;
; ENABLE_RUNTIME_MOD ; NO                               ; Untyped         ;
; CBXI_PARAMETER     ; lpm_constant_4j4                 ; Untyped         ;
+--------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: claadder32:inst13|LPM_CONSTANT:inst8 ;
+--------------------+------------------+-------------------------------------------+
; Parameter Name     ; Value            ; Type                                      ;
+--------------------+------------------+-------------------------------------------+
; LPM_WIDTH          ; 1                ; Untyped                                   ;
; LPM_CVALUE         ; 0                ; Unsigned Binary                           ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                   ;
; CBXI_PARAMETER     ; lpm_constant_s64 ; Untyped                                   ;
+--------------------+------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leftShiftcontainer:inst12|leftShift:inst|LPM_CONSTANT:inst ;
+--------------------+------------------+-----------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                            ;
+--------------------+------------------+-----------------------------------------------------------------+
; LPM_WIDTH          ; 2                ; Untyped                                                         ;
; LPM_CVALUE         ; 00               ; Unsigned Binary                                                 ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                         ;
; CBXI_PARAMETER     ; lpm_constant_t64 ; Untyped                                                         ;
+--------------------+------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leftShift26:inst1|LPM_CONSTANT:inst ;
+--------------------+------------------+------------------------------------------+
; Parameter Name     ; Value            ; Type                                     ;
+--------------------+------------------+------------------------------------------+
; LPM_WIDTH          ; 2                ; Untyped                                  ;
; LPM_CVALUE         ; 00               ; Unsigned Binary                          ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                  ;
; CBXI_PARAMETER     ; lpm_constant_t64 ; Untyped                                  ;
+--------------------+------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 51                          ;
; cycloneiii_ff         ; 2266                        ;
;     ENA               ; 2240                        ;
;     SLD               ; 26                          ;
; cycloneiii_lcell_comb ; 2333                        ;
;     arith             ; 26                          ;
;         2 data inputs ; 26                          ;
;     normal            ; 2307                        ;
;         0 data inputs ; 3                           ;
;         2 data inputs ; 167                         ;
;         3 data inputs ; 197                         ;
;         4 data inputs ; 1940                        ;
;                       ;                             ;
; Max LUT depth         ; 43.00                       ;
; Average LUT depth     ; 13.45                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:11     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Nov 12 11:33:02 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off processorDebug -c processorDebug
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file sevensegmentdecodernopindp.bdf
    Info (12023): Found entity 1: sevensegmentdecodernopindp
Info (12021): Found 1 design units, including 1 entities, in source file sevensegment6.bdf
    Info (12023): Found entity 1: sevensegment6
Info (12021): Found 1 design units, including 1 entities, in source file sevensegment5.bdf
    Info (12023): Found entity 1: sevensegment5
Info (12021): Found 1 design units, including 1 entities, in source file sevensegment4.bdf
    Info (12023): Found entity 1: sevensegment4
Info (12021): Found 1 design units, including 1 entities, in source file sevensegment3.bdf
    Info (12023): Found entity 1: sevensegment3
Info (12021): Found 1 design units, including 1 entities, in source file sevensegment2.bdf
    Info (12023): Found entity 1: sevensegment2
Info (12021): Found 1 design units, including 1 entities, in source file sevensegment1.bdf
    Info (12023): Found entity 1: sevensegment1
Info (12021): Found 1 design units, including 1 entities, in source file sevensegment0.bdf
    Info (12023): Found entity 1: sevensegment0
Info (12021): Found 1 design units, including 1 entities, in source file rdisplayDriver.bdf
    Info (12023): Found entity 1: rdisplayDriver
Info (12021): Found 1 design units, including 1 entities, in source file multiplex8.bdf
    Info (12023): Found entity 1: multiplex8
Info (12021): Found 1 design units, including 1 entities, in source file erdregister32.bdf
    Info (12023): Found entity 1: erdregister32
Info (12021): Found 1 design units, including 1 entities, in source file erdregister4.bdf
    Info (12023): Found entity 1: erdregister4
Info (12021): Found 1 design units, including 1 entities, in source file erdflipflop.bdf
    Info (12023): Found entity 1: erdflipflop
Info (12021): Found 1 design units, including 1 entities, in source file enableddflipflop.bdf
    Info (12023): Found entity 1: enableddflipflop
Info (12021): Found 1 design units, including 1 entities, in source file comparison32bit.bdf
    Info (12023): Found entity 1: comparison32bit
Info (12021): Found 1 design units, including 1 entities, in source file comparison4bit.bdf
    Info (12023): Found entity 1: comparison4bit
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file zeroextend.bdf
    Info (12023): Found entity 1: zeroextend
Info (12021): Found 1 design units, including 1 entities, in source file aluextended.bdf
    Info (12023): Found entity 1: aluextended
Info (12021): Found 1 design units, including 1 entities, in source file outputsignal.bdf
    Info (12023): Found entity 1: outputsignal
Info (12021): Found 1 design units, including 1 entities, in source file dstylelatch.bdf
    Info (12023): Found entity 1: dstylelatch
Info (12021): Found 1 design units, including 1 entities, in source file resettabledflipflop.bdf
    Info (12023): Found entity 1: resettabledflipflop
Info (12021): Found 1 design units, including 1 entities, in source file register4.bdf
    Info (12023): Found entity 1: register4
Info (12021): Found 1 design units, including 1 entities, in source file dflipflop.bdf
    Info (12023): Found entity 1: dflipflop
Info (12021): Found 1 design units, including 1 entities, in source file register32.bdf
    Info (12023): Found entity 1: register32
Info (12021): Found 1 design units, including 1 entities, in source file multiplex5.bdf
    Info (12023): Found entity 1: multiplex5
Info (12021): Found 1 design units, including 1 entities, in source file clockDivider.v
    Info (12023): Found entity 1: clockDivider File: /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/clockDivider.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file processor.bdf
    Info (12023): Found entity 1: processor
Info (12021): Found 1 design units, including 1 entities, in source file RegDstDecoder.bdf
    Info (12023): Found entity 1: RegDstDecoder
Info (12021): Found 1 design units, including 1 entities, in source file RegWriteDecoder.bdf
    Info (12023): Found entity 1: RegWriteDecoder
Info (12021): Found 1 design units, including 1 entities, in source file signExtend.bdf
    Info (12023): Found entity 1: signExtend
Info (12021): Found 1 design units, including 1 entities, in source file split.bdf
    Info (12023): Found entity 1: split
Info (12021): Found 1 design units, including 1 entities, in source file leftShift.bdf
    Info (12023): Found entity 1: leftShift
Info (12021): Found 1 design units, including 1 entities, in source file leftShift26.bdf
    Info (12023): Found entity 1: leftShift26
Info (12021): Found 1 design units, including 1 entities, in source file leftShiftcontainer.bdf
    Info (12023): Found entity 1: leftShiftcontainer
Info (12021): Found 1 design units, including 1 entities, in source file mainDecoder.bdf
    Info (12023): Found entity 1: mainDecoder
Info (12021): Found 1 design units, including 1 entities, in source file MemWriteDecoder.bdf
    Info (12023): Found entity 1: MemWriteDecoder
Info (12021): Found 1 design units, including 1 entities, in source file MemtoRegDecoder.bdf
    Info (12023): Found entity 1: MemtoRegDecoder
Info (12021): Found 1 design units, including 1 entities, in source file multiplex.bdf
    Info (12023): Found entity 1: multiplex
Info (12021): Found 1 design units, including 1 entities, in source file multiplex3.bdf
    Info (12023): Found entity 1: multiplex3
Info (12021): Found 1 design units, including 1 entities, in source file multiplex4.bdf
    Info (12023): Found entity 1: multiplex4
Info (12021): Found 1 design units, including 1 entities, in source file multiplex32.bdf
    Info (12023): Found entity 1: multiplex32
Info (12021): Found 1 design units, including 1 entities, in source file halfadder.bdf
    Info (12023): Found entity 1: halfadder
Info (12021): Found 1 design units, including 1 entities, in source file extend.bdf
    Info (12023): Found entity 1: extend
Info (12021): Found 1 design units, including 1 entities, in source file controlUnit.bdf
    Info (12023): Found entity 1: controlUnit
Info (12021): Found 1 design units, including 1 entities, in source file claadder32.bdf
    Info (12023): Found entity 1: claadder32
Info (12021): Found 1 design units, including 1 entities, in source file claadder4.bdf
    Info (12023): Found entity 1: claadder4
Info (12021): Found 1 design units, including 1 entities, in source file BranchDecoder.bdf
    Info (12023): Found entity 1: BranchDecoder
Info (12021): Found 1 design units, including 1 entities, in source file join.bdf
    Info (12023): Found entity 1: join
Info (12021): Found 1 design units, including 1 entities, in source file jumpDecoder.bdf
    Info (12023): Found entity 1: jumpDecoder
Info (12021): Found 1 design units, including 1 entities, in source file AluSrcDecoder.bdf
    Info (12023): Found entity 1: AluSrcDecoder
Info (12021): Found 1 design units, including 1 entities, in source file ALUOpDecoder.bdf
    Info (12023): Found entity 1: ALUOpDecoder
Info (12021): Found 1 design units, including 1 entities, in source file ALUOp1Decoder.bdf
    Info (12023): Found entity 1: ALUOp1Decoder
Info (12021): Found 1 design units, including 1 entities, in source file ALUOp0Decoder.bdf
    Info (12023): Found entity 1: ALUOp0Decoder
Info (12021): Found 1 design units, including 1 entities, in source file aludcllayer.bdf
    Info (12023): Found entity 1: aludcllayer
Info (12021): Found 1 design units, including 1 entities, in source file aluDecoder.bdf
    Info (12023): Found entity 1: aluDecoder
Info (12021): Found 1 design units, including 1 entities, in source file regfile.v
    Info (12023): Found entity 1: regfile File: /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/regfile.v Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file ROM.vhd
    Info (12022): Found design unit 1: rom-Behavioral File: /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/ROM.vhd Line: 10
    Info (12023): Found entity 1: rom File: /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/ROM.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file dmem.v
    Info (12023): Found entity 1: dmem File: /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/dmem.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file DisplayDriver.v
    Info (12023): Found entity 1: DisplayDriver File: /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/DisplayDriver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram.bdf
    Info (12023): Found entity 1: ram
Info (12021): Found 1 design units, including 1 entities, in source file processorv2.bdf
    Info (12023): Found entity 1: processorv2
Info (12021): Found 1 design units, including 1 entities, in source file claadder32cin.bdf
    Info (12023): Found entity 1: claadder32cin
Info (12021): Found 1 design units, including 1 entities, in source file displaySwitch.bdf
    Info (12023): Found entity 1: displaySwitch
Info (12127): Elaborating entity "processor" for the top level hierarchy
Info (12128): Elaborating entity "clockDivider" for hierarchy "clockDivider:inst7"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "clockDivider:inst7|lpm_counter:LPM_COUNTER_component" File: /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/clockDivider.v Line: 64
Info (12130): Elaborated megafunction instantiation "clockDivider:inst7|lpm_counter:LPM_COUNTER_component" File: /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/clockDivider.v Line: 64
Info (12133): Instantiated megafunction "clockDivider:inst7|lpm_counter:LPM_COUNTER_component" with the following parameter: File: /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/clockDivider.v Line: 64
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_modulus" = "50000000"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "26"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7qi.tdf
    Info (12023): Found entity 1: cntr_7qi File: /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/db/cntr_7qi.tdf Line: 27
Info (12128): Elaborating entity "cntr_7qi" for hierarchy "clockDivider:inst7|lpm_counter:LPM_COUNTER_component|cntr_7qi:auto_generated" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 258
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_4tb.tdf
    Info (12023): Found entity 1: cmpr_4tb File: /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/db/cmpr_4tb.tdf Line: 22
Info (12128): Elaborating entity "cmpr_4tb" for hierarchy "clockDivider:inst7|lpm_counter:LPM_COUNTER_component|cntr_7qi:auto_generated|cmpr_4tb:cmpr1" File: /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/db/cntr_7qi.tdf Line: 164
Info (12128): Elaborating entity "ram" for hierarchy "ram:inst23"
Info (12128): Elaborating entity "rdisplayDriver" for hierarchy "ram:inst23|rdisplayDriver:inst1"
Info (12128): Elaborating entity "multiplex8" for hierarchy "ram:inst23|rdisplayDriver:inst1|multiplex8:inst7"
Info (12128): Elaborating entity "multiplex4" for hierarchy "ram:inst23|rdisplayDriver:inst1|multiplex8:inst7|multiplex4:inst"
Info (12128): Elaborating entity "multiplex" for hierarchy "ram:inst23|rdisplayDriver:inst1|multiplex8:inst7|multiplex4:inst|multiplex:inst"
Info (12128): Elaborating entity "displaySwitch" for hierarchy "ram:inst23|rdisplayDriver:inst1|displaySwitch:inst"
Info (12128): Elaborating entity "enableddflipflop" for hierarchy "ram:inst23|rdisplayDriver:inst1|displaySwitch:inst|enableddflipflop:inst"
Info (12128): Elaborating entity "dflipflop" for hierarchy "ram:inst23|rdisplayDriver:inst1|displaySwitch:inst|enableddflipflop:inst|dflipflop:inst"
Info (12128): Elaborating entity "dstylelatch" for hierarchy "ram:inst23|rdisplayDriver:inst1|displaySwitch:inst|enableddflipflop:inst|dflipflop:inst|dstylelatch:inst"
Info (12128): Elaborating entity "comparison32bit" for hierarchy "ram:inst23|rdisplayDriver:inst1|comparison32bit:inst4"
Info (12128): Elaborating entity "comparison4bit" for hierarchy "ram:inst23|rdisplayDriver:inst1|comparison32bit:inst4|comparison4bit:inst"
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "ram:inst23|rdisplayDriver:inst1|LPM_CONSTANT:inst6"
Info (12130): Elaborated megafunction instantiation "ram:inst23|rdisplayDriver:inst1|LPM_CONSTANT:inst6"
Info (12133): Instantiated megafunction "ram:inst23|rdisplayDriver:inst1|LPM_CONSTANT:inst6" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "11111111111111111111111111110001"
    Info (12134): Parameter "LPM_WIDTH" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_ru4.tdf
    Info (12023): Found entity 1: lpm_constant_ru4 File: /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/db/lpm_constant_ru4.tdf Line: 22
Info (12128): Elaborating entity "lpm_constant_ru4" for hierarchy "ram:inst23|rdisplayDriver:inst1|LPM_CONSTANT:inst6|lpm_constant_ru4:ag" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_constant.tdf Line: 45
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "ram:inst23|rdisplayDriver:inst1|LPM_CONSTANT:inst12"
Info (12130): Elaborated megafunction instantiation "ram:inst23|rdisplayDriver:inst1|LPM_CONSTANT:inst12"
Info (12133): Instantiated megafunction "ram:inst23|rdisplayDriver:inst1|LPM_CONSTANT:inst12" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "11111111"
    Info (12134): Parameter "LPM_WIDTH" = "8"
Info (12128): Elaborating entity "sevensegmentdecodernopindp" for hierarchy "ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst1"
Info (12128): Elaborating entity "sevensegment0" for hierarchy "ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst1|sevensegment0:inst"
Info (12128): Elaborating entity "sevensegment1" for hierarchy "ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst1|sevensegment1:inst2"
Warning (275008): Primitive "NOT" of instance "inst5" not used
Info (12128): Elaborating entity "sevensegment2" for hierarchy "ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst1|sevensegment2:inst3"
Info (12128): Elaborating entity "sevensegment3" for hierarchy "ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst1|sevensegment3:inst4"
Info (12128): Elaborating entity "sevensegment5" for hierarchy "ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst1|sevensegment5:inst6"
Warning (275008): Primitive "NOT" of instance "inst7" not used
Info (12128): Elaborating entity "sevensegment4" for hierarchy "ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst1|sevensegment4:inst5"
Warning (275008): Primitive "NOT" of instance "inst7" not used
Info (12128): Elaborating entity "sevensegment6" for hierarchy "ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst1|sevensegment6:inst7"
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst1|LPM_CONSTANT:inst8"
Info (12130): Elaborated megafunction instantiation "ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst1|LPM_CONSTANT:inst8"
Info (12133): Instantiated megafunction "ram:inst23|rdisplayDriver:inst1|sevensegmentdecodernopindp:inst1|LPM_CONSTANT:inst8" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "1"
    Info (12134): Parameter "LPM_WIDTH" = "1"
Info (12128): Elaborating entity "erdregister32" for hierarchy "ram:inst23|rdisplayDriver:inst1|erdregister32:inst23"
Info (12128): Elaborating entity "erdregister4" for hierarchy "ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst"
Info (12128): Elaborating entity "erdflipflop" for hierarchy "ram:inst23|rdisplayDriver:inst1|erdregister32:inst23|erdregister4:inst|erdflipflop:inst2"
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "ram:inst23|rdisplayDriver:inst1|LPM_CONSTANT:inst5"
Info (12130): Elaborated megafunction instantiation "ram:inst23|rdisplayDriver:inst1|LPM_CONSTANT:inst5"
Info (12133): Instantiated megafunction "ram:inst23|rdisplayDriver:inst1|LPM_CONSTANT:inst5" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "11111111111111111111111111110000"
    Info (12134): Parameter "LPM_WIDTH" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_qu4.tdf
    Info (12023): Found entity 1: lpm_constant_qu4 File: /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/db/lpm_constant_qu4.tdf Line: 22
Info (12128): Elaborating entity "lpm_constant_qu4" for hierarchy "ram:inst23|rdisplayDriver:inst1|LPM_CONSTANT:inst5|lpm_constant_qu4:ag" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_constant.tdf Line: 45
Info (12128): Elaborating entity "dmem" for hierarchy "ram:inst23|dmem:inst"
Info (12128): Elaborating entity "controlUnit" for hierarchy "controlUnit:inst5"
Info (12128): Elaborating entity "mainDecoder" for hierarchy "controlUnit:inst5|mainDecoder:inst2"
Info (12128): Elaborating entity "jumpDecoder" for hierarchy "controlUnit:inst5|mainDecoder:inst2|jumpDecoder:inst9"
Info (12128): Elaborating entity "MemtoRegDecoder" for hierarchy "controlUnit:inst5|mainDecoder:inst2|MemtoRegDecoder:inst5"
Info (12128): Elaborating entity "MemWriteDecoder" for hierarchy "controlUnit:inst5|mainDecoder:inst2|MemWriteDecoder:inst4"
Info (12128): Elaborating entity "BranchDecoder" for hierarchy "controlUnit:inst5|mainDecoder:inst2|BranchDecoder:inst3"
Info (12128): Elaborating entity "AluSrcDecoder" for hierarchy "controlUnit:inst5|mainDecoder:inst2|AluSrcDecoder:inst2"
Info (12128): Elaborating entity "RegDstDecoder" for hierarchy "controlUnit:inst5|mainDecoder:inst2|RegDstDecoder:inst6"
Info (12128): Elaborating entity "RegWriteDecoder" for hierarchy "controlUnit:inst5|mainDecoder:inst2|RegWriteDecoder:inst7"
Info (12128): Elaborating entity "ALUOpDecoder" for hierarchy "controlUnit:inst5|mainDecoder:inst2|ALUOpDecoder:inst"
Info (12128): Elaborating entity "ALUOp0Decoder" for hierarchy "controlUnit:inst5|mainDecoder:inst2|ALUOpDecoder:inst|ALUOp0Decoder:inst"
Info (12128): Elaborating entity "ALUOp1Decoder" for hierarchy "controlUnit:inst5|mainDecoder:inst2|ALUOpDecoder:inst|ALUOp1Decoder:inst2"
Info (12128): Elaborating entity "aluDecoder" for hierarchy "controlUnit:inst5|aluDecoder:inst"
Info (12128): Elaborating entity "multiplex3" for hierarchy "controlUnit:inst5|aluDecoder:inst|multiplex3:inst2"
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "controlUnit:inst5|aluDecoder:inst|LPM_CONSTANT:inst4"
Info (12130): Elaborated megafunction instantiation "controlUnit:inst5|aluDecoder:inst|LPM_CONSTANT:inst4"
Info (12133): Instantiated megafunction "controlUnit:inst5|aluDecoder:inst|LPM_CONSTANT:inst4" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "010"
    Info (12134): Parameter "LPM_WIDTH" = "3"
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "controlUnit:inst5|aluDecoder:inst|LPM_CONSTANT:inst5"
Info (12130): Elaborated megafunction instantiation "controlUnit:inst5|aluDecoder:inst|LPM_CONSTANT:inst5"
Info (12133): Instantiated megafunction "controlUnit:inst5|aluDecoder:inst|LPM_CONSTANT:inst5" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "110"
    Info (12134): Parameter "LPM_WIDTH" = "3"
Info (12128): Elaborating entity "aludcllayer" for hierarchy "controlUnit:inst5|aluDecoder:inst|aludcllayer:inst"
Info (12128): Elaborating entity "split" for hierarchy "split:inst20"
Info (12128): Elaborating entity "rom" for hierarchy "rom:inst8"
Info (12128): Elaborating entity "register32" for hierarchy "register32:inst26"
Info (12128): Elaborating entity "register4" for hierarchy "register32:inst26|register4:inst"
Info (12128): Elaborating entity "resettabledflipflop" for hierarchy "register32:inst26|register4:inst|resettabledflipflop:inst"
Info (12128): Elaborating entity "multiplex32" for hierarchy "multiplex32:inst19"
Info (12128): Elaborating entity "aluextended" for hierarchy "aluextended:inst"
Info (12128): Elaborating entity "outputsignal" for hierarchy "aluextended:inst|outputsignal:inst2"
Info (12128): Elaborating entity "claadder32cin" for hierarchy "aluextended:inst|claadder32cin:inst4"
Info (12128): Elaborating entity "claadder4" for hierarchy "aluextended:inst|claadder32cin:inst4|claadder4:inst7"
Info (12128): Elaborating entity "halfadder" for hierarchy "aluextended:inst|claadder32cin:inst4|claadder4:inst7|halfadder:inst"
Info (12128): Elaborating entity "zeroextend" for hierarchy "aluextended:inst|zeroextend:inst1"
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "aluextended:inst|zeroextend:inst1|LPM_CONSTANT:inst"
Info (12130): Elaborated megafunction instantiation "aluextended:inst|zeroextend:inst1|LPM_CONSTANT:inst"
Info (12133): Instantiated megafunction "aluextended:inst|zeroextend:inst1|LPM_CONSTANT:inst" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "0000000000000000000000000000000"
    Info (12134): Parameter "LPM_WIDTH" = "31"
Info (12128): Elaborating entity "regfile" for hierarchy "regfile:inst10"
Info (12128): Elaborating entity "multiplex5" for hierarchy "multiplex5:inst18"
Info (12128): Elaborating entity "extend" for hierarchy "extend:inst9"
Info (12128): Elaborating entity "signExtend" for hierarchy "extend:inst9|signExtend:inst"
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "extend:inst9|signExtend:inst|LPM_CONSTANT:inst"
Info (12130): Elaborated megafunction instantiation "extend:inst9|signExtend:inst|LPM_CONSTANT:inst"
Info (12133): Instantiated megafunction "extend:inst9|signExtend:inst|LPM_CONSTANT:inst" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "0000000000000000"
    Info (12134): Parameter "LPM_WIDTH" = "16"
Info (12128): Elaborating entity "claadder32" for hierarchy "claadder32:inst2"
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "claadder32:inst2|LPM_CONSTANT:inst8"
Info (12130): Elaborated megafunction instantiation "claadder32:inst2|LPM_CONSTANT:inst8"
Info (12133): Instantiated megafunction "claadder32:inst2|LPM_CONSTANT:inst8" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "0"
    Info (12134): Parameter "LPM_WIDTH" = "1"
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "LPM_CONSTANT:inst3"
Info (12130): Elaborated megafunction instantiation "LPM_CONSTANT:inst3"
Info (12133): Instantiated megafunction "LPM_CONSTANT:inst3" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "00000000000000000000000000000100"
    Info (12134): Parameter "LPM_WIDTH" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_4j4.tdf
    Info (12023): Found entity 1: lpm_constant_4j4 File: /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/db/lpm_constant_4j4.tdf Line: 22
Info (12128): Elaborating entity "lpm_constant_4j4" for hierarchy "LPM_CONSTANT:inst3|lpm_constant_4j4:ag" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_constant.tdf Line: 45
Info (12128): Elaborating entity "leftShiftcontainer" for hierarchy "leftShiftcontainer:inst12"
Info (12128): Elaborating entity "leftShift" for hierarchy "leftShiftcontainer:inst12|leftShift:inst"
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "leftShiftcontainer:inst12|leftShift:inst|LPM_CONSTANT:inst"
Info (12130): Elaborated megafunction instantiation "leftShiftcontainer:inst12|leftShift:inst|LPM_CONSTANT:inst"
Info (12133): Instantiated megafunction "leftShiftcontainer:inst12|leftShift:inst|LPM_CONSTANT:inst" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "00"
    Info (12134): Parameter "LPM_WIDTH" = "2"
Info (12128): Elaborating entity "join" for hierarchy "join:inst21"
Info (12128): Elaborating entity "leftShift26" for hierarchy "leftShift26:inst1"
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "regfile:inst10|rf" is uninferred due to asynchronous read logic File: /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/regfile.v Line: 14
    Info (276007): RAM logic "ram:inst23|dmem:inst|RAM" is uninferred due to asynchronous read logic File: /home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/dmem.v Line: 12
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "Digit0[7]" is stuck at VCC
    Warning (13410): Pin "Digit1[7]" is stuck at VCC
    Warning (13410): Pin "Digit2[7]" is stuck at VCC
    Warning (13410): Pin "Digit3[7]" is stuck at VCC
    Warning (13410): Pin "Digit4[7]" is stuck at VCC
    Warning (13410): Pin "Digit5[7]" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17049): 512 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4623 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 49 output pins
    Info (21061): Implemented 4572 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 1058 megabytes
    Info: Processing ended: Mon Nov 12 11:33:25 2018
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:40


