/*
* INTEL CONFIDENTIAL
*
* Copyright (C) 2010 - 2017 Intel Corporation.
* All Rights Reserved.
*
* The source code contained or described herein and all documents
* related to the source code ("Material") are owned by Intel Corporation
* or licensors. Title to the Material remains with Intel
* Corporation or its licensors. The Material contains trade
* secrets and proprietary and confidential information of Intel or its
* licensors. The Material is protected by worldwide copyright
* and trade secret laws and treaty provisions. No part of the Material may
* be used, copied, reproduced, modified, published, uploaded, posted,
* transmitted, distributed, or disclosed in any way without Intel's prior
* express written permission.
*
* No License under any patent, copyright, trade secret or other intellectual
* property right is granted to or conferred upon you by disclosure or
* delivery of the Materials, either expressly, by implication, inducement,
* estoppel or otherwise. Any license under such intellectual property rights
* must be express and approved by Intel in writing.
*/
/* Generated file - please do not edit. */

#ifndef _IPU_DEVICE_GP_PROPERTIES_DEFS_H_
#define _IPU_DEVICE_GP_PROPERTIES_DEFS_H_
#define IPU_DEVICE_GP_REG_SIZE 4
#define IPU_DEVICE_GP_ISA_BASE_ADDR 0x3049000
#define IPU_DEVICE_GP_PSA_1_BASE_ADDR 0x3220000
#define IPU_DEVICE_GP_PSA_2_BASE_ADDR 0x322E000
#define IPU_DEVICE_GP_PSA_3_BASE_ADDR 0x3240000
#define IPU_DEVICE_GP_LBFF_BASE_ADDR 0x3216000
#define IPU_DEVICE_GP_IRQREG_BASE_ADDR 0x1AA100
#endif /* _IPU_DEVICE_GP_PROPERTIES_DEFS_H_ */

