# Reading pref.tcl
# do LPRS1_CPU_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Danijel/Desktop/Lab6_LPRS1_CPU_Done/src/hdl/register.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:11:18 on Dec 21,2021
# vcom -reportprogress 300 -93 -work work C:/Users/Danijel/Desktop/Lab6_LPRS1_CPU_Done/src/hdl/register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture Behavioral of reg
# End time: 12:11:18 on Dec 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Danijel/Desktop/Lab6_LPRS1_CPU_Done/src/hdl/mux.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:11:19 on Dec 21,2021
# vcom -reportprogress 300 -93 -work work C:/Users/Danijel/Desktop/Lab6_LPRS1_CPU_Done/src/hdl/mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux
# -- Compiling architecture Behavioral of mux
# End time: 12:11:19 on Dec 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Danijel/Desktop/Lab6_LPRS1_CPU_Done/src/hdl/instr_rom.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:11:19 on Dec 21,2021
# vcom -reportprogress 300 -93 -work work C:/Users/Danijel/Desktop/Lab6_LPRS1_CPU_Done/src/hdl/instr_rom.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity instr_rom
# -- Compiling architecture Behavioral of instr_rom
# End time: 12:11:19 on Dec 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Danijel/Desktop/Lab6_LPRS1_CPU_Done/src/hdl/data_ram.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:11:19 on Dec 21,2021
# vcom -reportprogress 300 -93 -work work C:/Users/Danijel/Desktop/Lab6_LPRS1_CPU_Done/src/hdl/data_ram.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity data_ram
# -- Compiling architecture Behavioral of data_ram
# End time: 12:11:19 on Dec 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Danijel/Desktop/Lab6_LPRS1_CPU_Done/src/hdl/control_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:11:19 on Dec 21,2021
# vcom -reportprogress 300 -93 -work work C:/Users/Danijel/Desktop/Lab6_LPRS1_CPU_Done/src/hdl/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture arch of control_unit
# End time: 12:11:20 on Dec 21,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Danijel/Desktop/Lab6_LPRS1_CPU_Done/src/hdl/cnt.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:11:20 on Dec 21,2021
# vcom -reportprogress 300 -93 -work work C:/Users/Danijel/Desktop/Lab6_LPRS1_CPU_Done/src/hdl/cnt.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity cnt
# -- Compiling architecture arch of cnt
# End time: 12:11:20 on Dec 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Danijel/Desktop/Lab6_LPRS1_CPU_Done/src/hdl/alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:11:20 on Dec 21,2021
# vcom -reportprogress 300 -93 -work work C:/Users/Danijel/Desktop/Lab6_LPRS1_CPU_Done/src/hdl/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity alu
# -- Compiling architecture arch of alu
# End time: 12:11:20 on Dec 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Danijel/Desktop/Lab6_LPRS1_CPU_Done/src/hdl/cpu_top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:11:20 on Dec 21,2021
# vcom -reportprogress 300 -93 -work work C:/Users/Danijel/Desktop/Lab6_LPRS1_CPU_Done/src/hdl/cpu_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cpu_top
# -- Compiling architecture arch of cpu_top
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity alu
# -- Loading entity cnt
# -- Loading entity control_unit
# -- Loading entity mux
# -- Loading entity reg
# End time: 12:11:20 on Dec 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Danijel/Desktop/Lab6_LPRS1_CPU_Done/src/hdl/top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:11:20 on Dec 21,2021
# vcom -reportprogress 300 -93 -work work C:/Users/Danijel/Desktop/Lab6_LPRS1_CPU_Done/src/hdl/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top
# -- Compiling architecture arch of top
# -- Loading entity cpu_top
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity instr_rom
# -- Loading package NUMERIC_STD
# -- Loading entity data_ram
# End time: 12:11:21 on Dec 21,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Danijel/Desktop/Lab6_LPRS1_CPU_Done/src/hdl/top_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:11:21 on Dec 21,2021
# vcom -reportprogress 300 -93 -work work C:/Users/Danijel/Desktop/Lab6_LPRS1_CPU_Done/src/hdl/top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_tb
# -- Compiling architecture behavior of top_tb
# End time: 12:11:21 on Dec 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  top_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" top_tb 
# Start time: 12:11:21 on Dec 21,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.top_tb(behavior)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.numeric_std(body)
# Loading work.top(arch)
# Loading ieee.std_logic_unsigned(body)
# Loading work.cpu_top(arch)
# Loading work.alu(arch)
# Loading work.cnt(arch)
# Loading work.control_unit(arch)
# Loading work.mux(behavioral)
# Loading work.reg(behavioral)
# Loading work.instr_rom(behavioral)
# Loading work.data_ram(behavioral)
# 
# do C:/Users/Danijel/Desktop/Lab6_LPRS1_CPU_Done/top_tb_run.do
# 
# All is relative to simulation/modelsim/
# 
# restart -force
# delete wave *
# 
# set wf top_tb_wave.do
# top_tb_wave.do
# 
# if {[file exists wave.do]} {
# 	file delete ../../$wf
# 	file copy wave.do ../../$wf
# }
# 
# do $wf
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate -divider {TB}
# add wave -noupdate /top_tb/iCLK
# add wave -noupdate /top_tb/inRST
# add wave -noupdate -radix unsigned /top_tb/oLED
# add wave -noupdate -divider {Instruction Mem}
# add wave -noupdate /top_tb/uut/cpu_top_i/sPC_LOAD
# add wave -noupdate /top_tb/uut/cpu_top_i/sPC_IN
# add wave -noupdate -radix unsigned /top_tb/uut/cpu_top_i/sPC
# add wave -noupdate /top_tb/uut/cpu_top_i/iINSTR
# add wave -noupdate -divider {Control Unit}
# add wave -noupdate -radix unsigned /top_tb/uut/cpu_top_i/cu_i/sY
# add wave -noupdate -radix unsigned /top_tb/uut/cpu_top_i/cu_i/sX
# add wave -noupdate -radix unsigned /top_tb/uut/cpu_top_i/cu_i/sZ
# add wave -noupdate -radix unsigned /top_tb/uut/cpu_top_i/cu_i/sA
# add wave -noupdate /top_tb/uut/cpu_top_i/cu_i/sI
# add wave -noupdate /top_tb/uut/cpu_top_i/cu_i/sO
# add wave -noupdate /top_tb/uut/cpu_top_i/cu_i/sT
# add wave -noupdate /top_tb/uut/cpu_top_i/cu_i/iZERO
# add wave -noupdate /top_tb/uut/cpu_top_i/cu_i/iSIGN
# add wave -noupdate /top_tb/uut/cpu_top_i/cu_i/iCARRY
# add wave -noupdate -divider {Muxes}
# add wave -noupdate -radix unsigned /top_tb/uut/cpu_top_i/sMUXA_SEL
# add wave -noupdate -radix unsigned /top_tb/uut/cpu_top_i/sMUXB_SEL
# add wave -noupdate -radix unsigned /top_tb/uut/cpu_top_i/sMUXA
# add wave -noupdate -radix unsigned /top_tb/uut/cpu_top_i/sMUXB
# add wave -noupdate -divider {ALU}
# add wave -noupdate -radix unsigned /top_tb/uut/alu_i/oC
# ** UI-Msg: (vish-4014) No objects found matching '/top_tb/uut/alu_i/oC'.
# Executing ONERROR command at macro C:/Users/Danijel/Desktop/Lab6_LPRS1_CPU_Done/top_tb_wave.do line 29
# add wave -noupdate -radix unsigned /top_tb/uut/alu_i/iZERO
# ** UI-Msg: (vish-4014) No objects found matching '/top_tb/uut/alu_i/iZERO'.
# Executing ONERROR command at macro C:/Users/Danijel/Desktop/Lab6_LPRS1_CPU_Done/top_tb_wave.do line 30
# add wave -noupdate -radix unsigned /top_tb/uut/alu_i/iSIGN
# ** UI-Msg: (vish-4014) No objects found matching '/top_tb/uut/alu_i/iSIGN'.
# Executing ONERROR command at macro C:/Users/Danijel/Desktop/Lab6_LPRS1_CPU_Done/top_tb_wave.do line 31
# add wave -noupdate -radix unsigned /top_tb/uut/alu_i/iCARRY
# ** UI-Msg: (vish-4014) No objects found matching '/top_tb/uut/alu_i/iCARRY'.
# Executing ONERROR command at macro C:/Users/Danijel/Desktop/Lab6_LPRS1_CPU_Done/top_tb_wave.do line 32
# add wave -noupdate -divider {Regs}
# add wave -noupdate /top_tb/uut/cpu_top_i/sREG_WE
# add wave -noupdate -radix unsigned /top_tb/uut/cpu_top_i/sR0
# add wave -noupdate -radix unsigned /top_tb/uut/cpu_top_i/sR1
# add wave -noupdate -radix unsigned /top_tb/uut/cpu_top_i/sR2
# add wave -noupdate -radix unsigned /top_tb/uut/cpu_top_i/sR3
# add wave -noupdate -radix unsigned /top_tb/uut/cpu_top_i/sR4
# add wave -noupdate -radix unsigned /top_tb/uut/cpu_top_i/sR5
# add wave -noupdate -radix unsigned /top_tb/uut/cpu_top_i/sR6
# add wave -noupdate -radix unsigned /top_tb/uut/cpu_top_i/sR7
# add wave -noupdate -divider {Data Mem}
# add wave -noupdate -radix unsigned /top_tb/uut/cpu_top_i/oADDR
# add wave -noupdate -radix unsigned /top_tb/uut/cpu_top_i/iDATA
# add wave -noupdate -radix unsigned /top_tb/uut/cpu_top_i/oDATA
# add wave -noupdate /top_tb/uut/cpu_top_i/oMEM_WE
# add wave -noupdate -radix unsigned /top_tb/uut/data_ram_i/rMEM(0)
# add wave -noupdate -radix unsigned /top_tb/uut/data_ram_i/rMEM(1)
# add wave -noupdate -radix unsigned /top_tb/uut/data_ram_i/rMEM(2)
# add wave -noupdate -divider {Other}
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {1000000 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 407
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {2 us}
# 
# Ignoring uninitialized signals warnings before reset activated.
# set StdArithNoWarnings 1
# 1
# set NumericStdNoWarnings 1
# 1
# run 2ps
# set StdArithNoWarnings 0
# 0
# set NumericStdNoWarnings 0
# 0
# 
# run 2 us
# End time: 12:14:13 on Dec 21,2021, Elapsed time: 0:02:52
# Errors: 0, Warnings: 0
