/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* DriverSPI */
#define DriverSPI_miso_m__0__DR CYREG_GPIO_PRT1_DR
#define DriverSPI_miso_m__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define DriverSPI_miso_m__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define DriverSPI_miso_m__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define DriverSPI_miso_m__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define DriverSPI_miso_m__0__HSIOM_GPIO 0u
#define DriverSPI_miso_m__0__HSIOM_I2C 14u
#define DriverSPI_miso_m__0__HSIOM_I2C_SDA 14u
#define DriverSPI_miso_m__0__HSIOM_MASK 0x000000F0u
#define DriverSPI_miso_m__0__HSIOM_SHIFT 4u
#define DriverSPI_miso_m__0__HSIOM_SPI 15u
#define DriverSPI_miso_m__0__HSIOM_SPI_MISO 15u
#define DriverSPI_miso_m__0__HSIOM_UART 9u
#define DriverSPI_miso_m__0__HSIOM_UART_TX 9u
#define DriverSPI_miso_m__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define DriverSPI_miso_m__0__INTR CYREG_GPIO_PRT1_INTR
#define DriverSPI_miso_m__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define DriverSPI_miso_m__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define DriverSPI_miso_m__0__MASK 0x02u
#define DriverSPI_miso_m__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define DriverSPI_miso_m__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define DriverSPI_miso_m__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define DriverSPI_miso_m__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define DriverSPI_miso_m__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define DriverSPI_miso_m__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define DriverSPI_miso_m__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define DriverSPI_miso_m__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define DriverSPI_miso_m__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define DriverSPI_miso_m__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define DriverSPI_miso_m__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define DriverSPI_miso_m__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define DriverSPI_miso_m__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define DriverSPI_miso_m__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define DriverSPI_miso_m__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define DriverSPI_miso_m__0__PC CYREG_GPIO_PRT1_PC
#define DriverSPI_miso_m__0__PC2 CYREG_GPIO_PRT1_PC2
#define DriverSPI_miso_m__0__PORT 1u
#define DriverSPI_miso_m__0__PS CYREG_GPIO_PRT1_PS
#define DriverSPI_miso_m__0__SHIFT 1u
#define DriverSPI_miso_m__DR CYREG_GPIO_PRT1_DR
#define DriverSPI_miso_m__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define DriverSPI_miso_m__DR_INV CYREG_GPIO_PRT1_DR_INV
#define DriverSPI_miso_m__DR_SET CYREG_GPIO_PRT1_DR_SET
#define DriverSPI_miso_m__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define DriverSPI_miso_m__INTR CYREG_GPIO_PRT1_INTR
#define DriverSPI_miso_m__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define DriverSPI_miso_m__INTSTAT CYREG_GPIO_PRT1_INTR
#define DriverSPI_miso_m__MASK 0x02u
#define DriverSPI_miso_m__PA__CFG0 CYREG_UDB_PA1_CFG0
#define DriverSPI_miso_m__PA__CFG1 CYREG_UDB_PA1_CFG1
#define DriverSPI_miso_m__PA__CFG10 CYREG_UDB_PA1_CFG10
#define DriverSPI_miso_m__PA__CFG11 CYREG_UDB_PA1_CFG11
#define DriverSPI_miso_m__PA__CFG12 CYREG_UDB_PA1_CFG12
#define DriverSPI_miso_m__PA__CFG13 CYREG_UDB_PA1_CFG13
#define DriverSPI_miso_m__PA__CFG14 CYREG_UDB_PA1_CFG14
#define DriverSPI_miso_m__PA__CFG2 CYREG_UDB_PA1_CFG2
#define DriverSPI_miso_m__PA__CFG3 CYREG_UDB_PA1_CFG3
#define DriverSPI_miso_m__PA__CFG4 CYREG_UDB_PA1_CFG4
#define DriverSPI_miso_m__PA__CFG5 CYREG_UDB_PA1_CFG5
#define DriverSPI_miso_m__PA__CFG6 CYREG_UDB_PA1_CFG6
#define DriverSPI_miso_m__PA__CFG7 CYREG_UDB_PA1_CFG7
#define DriverSPI_miso_m__PA__CFG8 CYREG_UDB_PA1_CFG8
#define DriverSPI_miso_m__PA__CFG9 CYREG_UDB_PA1_CFG9
#define DriverSPI_miso_m__PC CYREG_GPIO_PRT1_PC
#define DriverSPI_miso_m__PC2 CYREG_GPIO_PRT1_PC2
#define DriverSPI_miso_m__PORT 1u
#define DriverSPI_miso_m__PS CYREG_GPIO_PRT1_PS
#define DriverSPI_miso_m__SHIFT 1u
#define DriverSPI_mosi_m__0__DR CYREG_GPIO_PRT1_DR
#define DriverSPI_mosi_m__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define DriverSPI_mosi_m__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define DriverSPI_mosi_m__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define DriverSPI_mosi_m__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define DriverSPI_mosi_m__0__HSIOM_GPIO 0u
#define DriverSPI_mosi_m__0__HSIOM_I2C 14u
#define DriverSPI_mosi_m__0__HSIOM_I2C_SCL 14u
#define DriverSPI_mosi_m__0__HSIOM_MASK 0x0000000Fu
#define DriverSPI_mosi_m__0__HSIOM_SHIFT 0u
#define DriverSPI_mosi_m__0__HSIOM_SPI 15u
#define DriverSPI_mosi_m__0__HSIOM_SPI_MOSI 15u
#define DriverSPI_mosi_m__0__HSIOM_UART 9u
#define DriverSPI_mosi_m__0__HSIOM_UART_RX 9u
#define DriverSPI_mosi_m__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define DriverSPI_mosi_m__0__INTR CYREG_GPIO_PRT1_INTR
#define DriverSPI_mosi_m__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define DriverSPI_mosi_m__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define DriverSPI_mosi_m__0__MASK 0x01u
#define DriverSPI_mosi_m__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define DriverSPI_mosi_m__0__OUT_SEL_SHIFT 0u
#define DriverSPI_mosi_m__0__OUT_SEL_VAL -1u
#define DriverSPI_mosi_m__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define DriverSPI_mosi_m__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define DriverSPI_mosi_m__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define DriverSPI_mosi_m__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define DriverSPI_mosi_m__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define DriverSPI_mosi_m__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define DriverSPI_mosi_m__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define DriverSPI_mosi_m__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define DriverSPI_mosi_m__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define DriverSPI_mosi_m__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define DriverSPI_mosi_m__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define DriverSPI_mosi_m__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define DriverSPI_mosi_m__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define DriverSPI_mosi_m__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define DriverSPI_mosi_m__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define DriverSPI_mosi_m__0__PC CYREG_GPIO_PRT1_PC
#define DriverSPI_mosi_m__0__PC2 CYREG_GPIO_PRT1_PC2
#define DriverSPI_mosi_m__0__PORT 1u
#define DriverSPI_mosi_m__0__PS CYREG_GPIO_PRT1_PS
#define DriverSPI_mosi_m__0__SHIFT 0u
#define DriverSPI_mosi_m__DR CYREG_GPIO_PRT1_DR
#define DriverSPI_mosi_m__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define DriverSPI_mosi_m__DR_INV CYREG_GPIO_PRT1_DR_INV
#define DriverSPI_mosi_m__DR_SET CYREG_GPIO_PRT1_DR_SET
#define DriverSPI_mosi_m__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define DriverSPI_mosi_m__INTR CYREG_GPIO_PRT1_INTR
#define DriverSPI_mosi_m__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define DriverSPI_mosi_m__INTSTAT CYREG_GPIO_PRT1_INTR
#define DriverSPI_mosi_m__MASK 0x01u
#define DriverSPI_mosi_m__PA__CFG0 CYREG_UDB_PA1_CFG0
#define DriverSPI_mosi_m__PA__CFG1 CYREG_UDB_PA1_CFG1
#define DriverSPI_mosi_m__PA__CFG10 CYREG_UDB_PA1_CFG10
#define DriverSPI_mosi_m__PA__CFG11 CYREG_UDB_PA1_CFG11
#define DriverSPI_mosi_m__PA__CFG12 CYREG_UDB_PA1_CFG12
#define DriverSPI_mosi_m__PA__CFG13 CYREG_UDB_PA1_CFG13
#define DriverSPI_mosi_m__PA__CFG14 CYREG_UDB_PA1_CFG14
#define DriverSPI_mosi_m__PA__CFG2 CYREG_UDB_PA1_CFG2
#define DriverSPI_mosi_m__PA__CFG3 CYREG_UDB_PA1_CFG3
#define DriverSPI_mosi_m__PA__CFG4 CYREG_UDB_PA1_CFG4
#define DriverSPI_mosi_m__PA__CFG5 CYREG_UDB_PA1_CFG5
#define DriverSPI_mosi_m__PA__CFG6 CYREG_UDB_PA1_CFG6
#define DriverSPI_mosi_m__PA__CFG7 CYREG_UDB_PA1_CFG7
#define DriverSPI_mosi_m__PA__CFG8 CYREG_UDB_PA1_CFG8
#define DriverSPI_mosi_m__PA__CFG9 CYREG_UDB_PA1_CFG9
#define DriverSPI_mosi_m__PC CYREG_GPIO_PRT1_PC
#define DriverSPI_mosi_m__PC2 CYREG_GPIO_PRT1_PC2
#define DriverSPI_mosi_m__PORT 1u
#define DriverSPI_mosi_m__PS CYREG_GPIO_PRT1_PS
#define DriverSPI_mosi_m__SHIFT 0u
#define DriverSPI_SCB__CTRL CYREG_SCB0_CTRL
#define DriverSPI_SCB__EZ_DATA0 CYREG_SCB0_EZ_DATA0
#define DriverSPI_SCB__EZ_DATA1 CYREG_SCB0_EZ_DATA1
#define DriverSPI_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define DriverSPI_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define DriverSPI_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define DriverSPI_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define DriverSPI_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define DriverSPI_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define DriverSPI_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define DriverSPI_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define DriverSPI_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define DriverSPI_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define DriverSPI_SCB__EZ_DATA2 CYREG_SCB0_EZ_DATA2
#define DriverSPI_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define DriverSPI_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define DriverSPI_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define DriverSPI_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define DriverSPI_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define DriverSPI_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define DriverSPI_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define DriverSPI_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define DriverSPI_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define DriverSPI_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define DriverSPI_SCB__EZ_DATA3 CYREG_SCB0_EZ_DATA3
#define DriverSPI_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define DriverSPI_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define DriverSPI_SCB__EZ_DATA4 CYREG_SCB0_EZ_DATA4
#define DriverSPI_SCB__EZ_DATA5 CYREG_SCB0_EZ_DATA5
#define DriverSPI_SCB__EZ_DATA6 CYREG_SCB0_EZ_DATA6
#define DriverSPI_SCB__EZ_DATA7 CYREG_SCB0_EZ_DATA7
#define DriverSPI_SCB__EZ_DATA8 CYREG_SCB0_EZ_DATA8
#define DriverSPI_SCB__EZ_DATA9 CYREG_SCB0_EZ_DATA9
#define DriverSPI_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define DriverSPI_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define DriverSPI_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define DriverSPI_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define DriverSPI_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define DriverSPI_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define DriverSPI_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define DriverSPI_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define DriverSPI_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define DriverSPI_SCB__INTR_M CYREG_SCB0_INTR_M
#define DriverSPI_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define DriverSPI_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define DriverSPI_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define DriverSPI_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define DriverSPI_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define DriverSPI_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define DriverSPI_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define DriverSPI_SCB__INTR_S CYREG_SCB0_INTR_S
#define DriverSPI_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define DriverSPI_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define DriverSPI_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define DriverSPI_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define DriverSPI_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define DriverSPI_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define DriverSPI_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define DriverSPI_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define DriverSPI_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define DriverSPI_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define DriverSPI_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define DriverSPI_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define DriverSPI_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define DriverSPI_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define DriverSPI_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define DriverSPI_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define DriverSPI_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define DriverSPI_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define DriverSPI_SCB__SS0_POSISTION 1u
#define DriverSPI_SCB__SS1_POSISTION 2u
#define DriverSPI_SCB__SS2_POSISTION 0u
#define DriverSPI_SCB__SS3_POSISTION 3u
#define DriverSPI_SCB__STATUS CYREG_SCB0_STATUS
#define DriverSPI_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define DriverSPI_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define DriverSPI_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define DriverSPI_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define DriverSPI_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define DriverSPI_SCB__UART_FLOW_CTRL CYREG_SCB0_UART_FLOW_CTRL
#define DriverSPI_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define DriverSPI_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define DriverSPI_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL
#define DriverSPI_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL2
#define DriverSPI_SCBCLK__DIV_ID 0x00000040u
#define DriverSPI_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define DriverSPI_SCBCLK__PA_DIV_ID 0x000000FFu
#define DriverSPI_sclk_m__0__DR CYREG_GPIO_PRT1_DR
#define DriverSPI_sclk_m__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define DriverSPI_sclk_m__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define DriverSPI_sclk_m__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define DriverSPI_sclk_m__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define DriverSPI_sclk_m__0__HSIOM_GPIO 0u
#define DriverSPI_sclk_m__0__HSIOM_MASK 0x00000F00u
#define DriverSPI_sclk_m__0__HSIOM_SHIFT 8u
#define DriverSPI_sclk_m__0__HSIOM_SPI 15u
#define DriverSPI_sclk_m__0__HSIOM_SPI_CLK 15u
#define DriverSPI_sclk_m__0__HSIOM_UART 9u
#define DriverSPI_sclk_m__0__HSIOM_UART_CTS 9u
#define DriverSPI_sclk_m__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define DriverSPI_sclk_m__0__INTR CYREG_GPIO_PRT1_INTR
#define DriverSPI_sclk_m__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define DriverSPI_sclk_m__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define DriverSPI_sclk_m__0__MASK 0x04u
#define DriverSPI_sclk_m__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define DriverSPI_sclk_m__0__OUT_SEL_SHIFT 4u
#define DriverSPI_sclk_m__0__OUT_SEL_VAL -1u
#define DriverSPI_sclk_m__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define DriverSPI_sclk_m__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define DriverSPI_sclk_m__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define DriverSPI_sclk_m__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define DriverSPI_sclk_m__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define DriverSPI_sclk_m__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define DriverSPI_sclk_m__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define DriverSPI_sclk_m__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define DriverSPI_sclk_m__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define DriverSPI_sclk_m__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define DriverSPI_sclk_m__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define DriverSPI_sclk_m__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define DriverSPI_sclk_m__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define DriverSPI_sclk_m__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define DriverSPI_sclk_m__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define DriverSPI_sclk_m__0__PC CYREG_GPIO_PRT1_PC
#define DriverSPI_sclk_m__0__PC2 CYREG_GPIO_PRT1_PC2
#define DriverSPI_sclk_m__0__PORT 1u
#define DriverSPI_sclk_m__0__PS CYREG_GPIO_PRT1_PS
#define DriverSPI_sclk_m__0__SHIFT 2u
#define DriverSPI_sclk_m__DR CYREG_GPIO_PRT1_DR
#define DriverSPI_sclk_m__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define DriverSPI_sclk_m__DR_INV CYREG_GPIO_PRT1_DR_INV
#define DriverSPI_sclk_m__DR_SET CYREG_GPIO_PRT1_DR_SET
#define DriverSPI_sclk_m__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define DriverSPI_sclk_m__INTR CYREG_GPIO_PRT1_INTR
#define DriverSPI_sclk_m__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define DriverSPI_sclk_m__INTSTAT CYREG_GPIO_PRT1_INTR
#define DriverSPI_sclk_m__MASK 0x04u
#define DriverSPI_sclk_m__PA__CFG0 CYREG_UDB_PA1_CFG0
#define DriverSPI_sclk_m__PA__CFG1 CYREG_UDB_PA1_CFG1
#define DriverSPI_sclk_m__PA__CFG10 CYREG_UDB_PA1_CFG10
#define DriverSPI_sclk_m__PA__CFG11 CYREG_UDB_PA1_CFG11
#define DriverSPI_sclk_m__PA__CFG12 CYREG_UDB_PA1_CFG12
#define DriverSPI_sclk_m__PA__CFG13 CYREG_UDB_PA1_CFG13
#define DriverSPI_sclk_m__PA__CFG14 CYREG_UDB_PA1_CFG14
#define DriverSPI_sclk_m__PA__CFG2 CYREG_UDB_PA1_CFG2
#define DriverSPI_sclk_m__PA__CFG3 CYREG_UDB_PA1_CFG3
#define DriverSPI_sclk_m__PA__CFG4 CYREG_UDB_PA1_CFG4
#define DriverSPI_sclk_m__PA__CFG5 CYREG_UDB_PA1_CFG5
#define DriverSPI_sclk_m__PA__CFG6 CYREG_UDB_PA1_CFG6
#define DriverSPI_sclk_m__PA__CFG7 CYREG_UDB_PA1_CFG7
#define DriverSPI_sclk_m__PA__CFG8 CYREG_UDB_PA1_CFG8
#define DriverSPI_sclk_m__PA__CFG9 CYREG_UDB_PA1_CFG9
#define DriverSPI_sclk_m__PC CYREG_GPIO_PRT1_PC
#define DriverSPI_sclk_m__PC2 CYREG_GPIO_PRT1_PC2
#define DriverSPI_sclk_m__PORT 1u
#define DriverSPI_sclk_m__PS CYREG_GPIO_PRT1_PS
#define DriverSPI_sclk_m__SHIFT 2u
#define DriverSPI_ss0_m__0__DR CYREG_GPIO_PRT0_DR
#define DriverSPI_ss0_m__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define DriverSPI_ss0_m__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define DriverSPI_ss0_m__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define DriverSPI_ss0_m__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define DriverSPI_ss0_m__0__HSIOM_GPIO 0u
#define DriverSPI_ss0_m__0__HSIOM_MASK 0x0000000Fu
#define DriverSPI_ss0_m__0__HSIOM_SHIFT 0u
#define DriverSPI_ss0_m__0__HSIOM_SPI 15u
#define DriverSPI_ss0_m__0__HSIOM_SPI_SELECT1 15u
#define DriverSPI_ss0_m__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define DriverSPI_ss0_m__0__INTR CYREG_GPIO_PRT0_INTR
#define DriverSPI_ss0_m__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define DriverSPI_ss0_m__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define DriverSPI_ss0_m__0__MASK 0x01u
#define DriverSPI_ss0_m__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define DriverSPI_ss0_m__0__OUT_SEL_SHIFT 0u
#define DriverSPI_ss0_m__0__OUT_SEL_VAL -1u
#define DriverSPI_ss0_m__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define DriverSPI_ss0_m__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define DriverSPI_ss0_m__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define DriverSPI_ss0_m__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define DriverSPI_ss0_m__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define DriverSPI_ss0_m__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define DriverSPI_ss0_m__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define DriverSPI_ss0_m__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define DriverSPI_ss0_m__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define DriverSPI_ss0_m__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define DriverSPI_ss0_m__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define DriverSPI_ss0_m__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define DriverSPI_ss0_m__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define DriverSPI_ss0_m__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define DriverSPI_ss0_m__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define DriverSPI_ss0_m__0__PC CYREG_GPIO_PRT0_PC
#define DriverSPI_ss0_m__0__PC2 CYREG_GPIO_PRT0_PC2
#define DriverSPI_ss0_m__0__PORT 0u
#define DriverSPI_ss0_m__0__PS CYREG_GPIO_PRT0_PS
#define DriverSPI_ss0_m__0__SHIFT 0u
#define DriverSPI_ss0_m__DR CYREG_GPIO_PRT0_DR
#define DriverSPI_ss0_m__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define DriverSPI_ss0_m__DR_INV CYREG_GPIO_PRT0_DR_INV
#define DriverSPI_ss0_m__DR_SET CYREG_GPIO_PRT0_DR_SET
#define DriverSPI_ss0_m__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define DriverSPI_ss0_m__INTR CYREG_GPIO_PRT0_INTR
#define DriverSPI_ss0_m__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define DriverSPI_ss0_m__INTSTAT CYREG_GPIO_PRT0_INTR
#define DriverSPI_ss0_m__MASK 0x01u
#define DriverSPI_ss0_m__PA__CFG0 CYREG_UDB_PA0_CFG0
#define DriverSPI_ss0_m__PA__CFG1 CYREG_UDB_PA0_CFG1
#define DriverSPI_ss0_m__PA__CFG10 CYREG_UDB_PA0_CFG10
#define DriverSPI_ss0_m__PA__CFG11 CYREG_UDB_PA0_CFG11
#define DriverSPI_ss0_m__PA__CFG12 CYREG_UDB_PA0_CFG12
#define DriverSPI_ss0_m__PA__CFG13 CYREG_UDB_PA0_CFG13
#define DriverSPI_ss0_m__PA__CFG14 CYREG_UDB_PA0_CFG14
#define DriverSPI_ss0_m__PA__CFG2 CYREG_UDB_PA0_CFG2
#define DriverSPI_ss0_m__PA__CFG3 CYREG_UDB_PA0_CFG3
#define DriverSPI_ss0_m__PA__CFG4 CYREG_UDB_PA0_CFG4
#define DriverSPI_ss0_m__PA__CFG5 CYREG_UDB_PA0_CFG5
#define DriverSPI_ss0_m__PA__CFG6 CYREG_UDB_PA0_CFG6
#define DriverSPI_ss0_m__PA__CFG7 CYREG_UDB_PA0_CFG7
#define DriverSPI_ss0_m__PA__CFG8 CYREG_UDB_PA0_CFG8
#define DriverSPI_ss0_m__PA__CFG9 CYREG_UDB_PA0_CFG9
#define DriverSPI_ss0_m__PC CYREG_GPIO_PRT0_PC
#define DriverSPI_ss0_m__PC2 CYREG_GPIO_PRT0_PC2
#define DriverSPI_ss0_m__PORT 0u
#define DriverSPI_ss0_m__PS CYREG_GPIO_PRT0_PS
#define DriverSPI_ss0_m__SHIFT 0u
#define DriverSPI_ss1_m__0__DR CYREG_GPIO_PRT0_DR
#define DriverSPI_ss1_m__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define DriverSPI_ss1_m__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define DriverSPI_ss1_m__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define DriverSPI_ss1_m__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define DriverSPI_ss1_m__0__HSIOM_GPIO 0u
#define DriverSPI_ss1_m__0__HSIOM_MASK 0x000000F0u
#define DriverSPI_ss1_m__0__HSIOM_SHIFT 4u
#define DriverSPI_ss1_m__0__HSIOM_SPI 15u
#define DriverSPI_ss1_m__0__HSIOM_SPI_SELECT2 15u
#define DriverSPI_ss1_m__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define DriverSPI_ss1_m__0__INTR CYREG_GPIO_PRT0_INTR
#define DriverSPI_ss1_m__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define DriverSPI_ss1_m__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define DriverSPI_ss1_m__0__MASK 0x02u
#define DriverSPI_ss1_m__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define DriverSPI_ss1_m__0__OUT_SEL_SHIFT 2u
#define DriverSPI_ss1_m__0__OUT_SEL_VAL -1u
#define DriverSPI_ss1_m__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define DriverSPI_ss1_m__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define DriverSPI_ss1_m__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define DriverSPI_ss1_m__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define DriverSPI_ss1_m__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define DriverSPI_ss1_m__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define DriverSPI_ss1_m__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define DriverSPI_ss1_m__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define DriverSPI_ss1_m__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define DriverSPI_ss1_m__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define DriverSPI_ss1_m__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define DriverSPI_ss1_m__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define DriverSPI_ss1_m__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define DriverSPI_ss1_m__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define DriverSPI_ss1_m__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define DriverSPI_ss1_m__0__PC CYREG_GPIO_PRT0_PC
#define DriverSPI_ss1_m__0__PC2 CYREG_GPIO_PRT0_PC2
#define DriverSPI_ss1_m__0__PORT 0u
#define DriverSPI_ss1_m__0__PS CYREG_GPIO_PRT0_PS
#define DriverSPI_ss1_m__0__SHIFT 1u
#define DriverSPI_ss1_m__DR CYREG_GPIO_PRT0_DR
#define DriverSPI_ss1_m__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define DriverSPI_ss1_m__DR_INV CYREG_GPIO_PRT0_DR_INV
#define DriverSPI_ss1_m__DR_SET CYREG_GPIO_PRT0_DR_SET
#define DriverSPI_ss1_m__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define DriverSPI_ss1_m__INTR CYREG_GPIO_PRT0_INTR
#define DriverSPI_ss1_m__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define DriverSPI_ss1_m__INTSTAT CYREG_GPIO_PRT0_INTR
#define DriverSPI_ss1_m__MASK 0x02u
#define DriverSPI_ss1_m__PA__CFG0 CYREG_UDB_PA0_CFG0
#define DriverSPI_ss1_m__PA__CFG1 CYREG_UDB_PA0_CFG1
#define DriverSPI_ss1_m__PA__CFG10 CYREG_UDB_PA0_CFG10
#define DriverSPI_ss1_m__PA__CFG11 CYREG_UDB_PA0_CFG11
#define DriverSPI_ss1_m__PA__CFG12 CYREG_UDB_PA0_CFG12
#define DriverSPI_ss1_m__PA__CFG13 CYREG_UDB_PA0_CFG13
#define DriverSPI_ss1_m__PA__CFG14 CYREG_UDB_PA0_CFG14
#define DriverSPI_ss1_m__PA__CFG2 CYREG_UDB_PA0_CFG2
#define DriverSPI_ss1_m__PA__CFG3 CYREG_UDB_PA0_CFG3
#define DriverSPI_ss1_m__PA__CFG4 CYREG_UDB_PA0_CFG4
#define DriverSPI_ss1_m__PA__CFG5 CYREG_UDB_PA0_CFG5
#define DriverSPI_ss1_m__PA__CFG6 CYREG_UDB_PA0_CFG6
#define DriverSPI_ss1_m__PA__CFG7 CYREG_UDB_PA0_CFG7
#define DriverSPI_ss1_m__PA__CFG8 CYREG_UDB_PA0_CFG8
#define DriverSPI_ss1_m__PA__CFG9 CYREG_UDB_PA0_CFG9
#define DriverSPI_ss1_m__PC CYREG_GPIO_PRT0_PC
#define DriverSPI_ss1_m__PC2 CYREG_GPIO_PRT0_PC2
#define DriverSPI_ss1_m__PORT 0u
#define DriverSPI_ss1_m__PS CYREG_GPIO_PRT0_PS
#define DriverSPI_ss1_m__SHIFT 1u
#define DriverSPI_ss2_m__0__DR CYREG_GPIO_PRT1_DR
#define DriverSPI_ss2_m__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define DriverSPI_ss2_m__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define DriverSPI_ss2_m__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define DriverSPI_ss2_m__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define DriverSPI_ss2_m__0__HSIOM_GPIO 0u
#define DriverSPI_ss2_m__0__HSIOM_MASK 0x0000F000u
#define DriverSPI_ss2_m__0__HSIOM_SHIFT 12u
#define DriverSPI_ss2_m__0__HSIOM_SPI 15u
#define DriverSPI_ss2_m__0__HSIOM_SPI_SELECT0 15u
#define DriverSPI_ss2_m__0__HSIOM_UART 9u
#define DriverSPI_ss2_m__0__HSIOM_UART_RTS 9u
#define DriverSPI_ss2_m__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define DriverSPI_ss2_m__0__INTR CYREG_GPIO_PRT1_INTR
#define DriverSPI_ss2_m__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define DriverSPI_ss2_m__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define DriverSPI_ss2_m__0__MASK 0x08u
#define DriverSPI_ss2_m__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define DriverSPI_ss2_m__0__OUT_SEL_SHIFT 6u
#define DriverSPI_ss2_m__0__OUT_SEL_VAL -1u
#define DriverSPI_ss2_m__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define DriverSPI_ss2_m__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define DriverSPI_ss2_m__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define DriverSPI_ss2_m__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define DriverSPI_ss2_m__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define DriverSPI_ss2_m__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define DriverSPI_ss2_m__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define DriverSPI_ss2_m__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define DriverSPI_ss2_m__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define DriverSPI_ss2_m__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define DriverSPI_ss2_m__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define DriverSPI_ss2_m__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define DriverSPI_ss2_m__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define DriverSPI_ss2_m__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define DriverSPI_ss2_m__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define DriverSPI_ss2_m__0__PC CYREG_GPIO_PRT1_PC
#define DriverSPI_ss2_m__0__PC2 CYREG_GPIO_PRT1_PC2
#define DriverSPI_ss2_m__0__PORT 1u
#define DriverSPI_ss2_m__0__PS CYREG_GPIO_PRT1_PS
#define DriverSPI_ss2_m__0__SHIFT 3u
#define DriverSPI_ss2_m__DR CYREG_GPIO_PRT1_DR
#define DriverSPI_ss2_m__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define DriverSPI_ss2_m__DR_INV CYREG_GPIO_PRT1_DR_INV
#define DriverSPI_ss2_m__DR_SET CYREG_GPIO_PRT1_DR_SET
#define DriverSPI_ss2_m__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define DriverSPI_ss2_m__INTR CYREG_GPIO_PRT1_INTR
#define DriverSPI_ss2_m__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define DriverSPI_ss2_m__INTSTAT CYREG_GPIO_PRT1_INTR
#define DriverSPI_ss2_m__MASK 0x08u
#define DriverSPI_ss2_m__PA__CFG0 CYREG_UDB_PA1_CFG0
#define DriverSPI_ss2_m__PA__CFG1 CYREG_UDB_PA1_CFG1
#define DriverSPI_ss2_m__PA__CFG10 CYREG_UDB_PA1_CFG10
#define DriverSPI_ss2_m__PA__CFG11 CYREG_UDB_PA1_CFG11
#define DriverSPI_ss2_m__PA__CFG12 CYREG_UDB_PA1_CFG12
#define DriverSPI_ss2_m__PA__CFG13 CYREG_UDB_PA1_CFG13
#define DriverSPI_ss2_m__PA__CFG14 CYREG_UDB_PA1_CFG14
#define DriverSPI_ss2_m__PA__CFG2 CYREG_UDB_PA1_CFG2
#define DriverSPI_ss2_m__PA__CFG3 CYREG_UDB_PA1_CFG3
#define DriverSPI_ss2_m__PA__CFG4 CYREG_UDB_PA1_CFG4
#define DriverSPI_ss2_m__PA__CFG5 CYREG_UDB_PA1_CFG5
#define DriverSPI_ss2_m__PA__CFG6 CYREG_UDB_PA1_CFG6
#define DriverSPI_ss2_m__PA__CFG7 CYREG_UDB_PA1_CFG7
#define DriverSPI_ss2_m__PA__CFG8 CYREG_UDB_PA1_CFG8
#define DriverSPI_ss2_m__PA__CFG9 CYREG_UDB_PA1_CFG9
#define DriverSPI_ss2_m__PC CYREG_GPIO_PRT1_PC
#define DriverSPI_ss2_m__PC2 CYREG_GPIO_PRT1_PC2
#define DriverSPI_ss2_m__PORT 1u
#define DriverSPI_ss2_m__PS CYREG_GPIO_PRT1_PS
#define DriverSPI_ss2_m__SHIFT 3u
#define DriverSPI_ss3_m__0__DR CYREG_GPIO_PRT0_DR
#define DriverSPI_ss3_m__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define DriverSPI_ss3_m__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define DriverSPI_ss3_m__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define DriverSPI_ss3_m__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define DriverSPI_ss3_m__0__HSIOM_GPIO 0u
#define DriverSPI_ss3_m__0__HSIOM_MASK 0x00000F00u
#define DriverSPI_ss3_m__0__HSIOM_SHIFT 8u
#define DriverSPI_ss3_m__0__HSIOM_SPI 15u
#define DriverSPI_ss3_m__0__HSIOM_SPI_SELECT3 15u
#define DriverSPI_ss3_m__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define DriverSPI_ss3_m__0__INTR CYREG_GPIO_PRT0_INTR
#define DriverSPI_ss3_m__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define DriverSPI_ss3_m__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define DriverSPI_ss3_m__0__MASK 0x04u
#define DriverSPI_ss3_m__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define DriverSPI_ss3_m__0__OUT_SEL_SHIFT 4u
#define DriverSPI_ss3_m__0__OUT_SEL_VAL -1u
#define DriverSPI_ss3_m__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define DriverSPI_ss3_m__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define DriverSPI_ss3_m__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define DriverSPI_ss3_m__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define DriverSPI_ss3_m__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define DriverSPI_ss3_m__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define DriverSPI_ss3_m__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define DriverSPI_ss3_m__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define DriverSPI_ss3_m__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define DriverSPI_ss3_m__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define DriverSPI_ss3_m__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define DriverSPI_ss3_m__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define DriverSPI_ss3_m__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define DriverSPI_ss3_m__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define DriverSPI_ss3_m__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define DriverSPI_ss3_m__0__PC CYREG_GPIO_PRT0_PC
#define DriverSPI_ss3_m__0__PC2 CYREG_GPIO_PRT0_PC2
#define DriverSPI_ss3_m__0__PORT 0u
#define DriverSPI_ss3_m__0__PS CYREG_GPIO_PRT0_PS
#define DriverSPI_ss3_m__0__SHIFT 2u
#define DriverSPI_ss3_m__DR CYREG_GPIO_PRT0_DR
#define DriverSPI_ss3_m__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define DriverSPI_ss3_m__DR_INV CYREG_GPIO_PRT0_DR_INV
#define DriverSPI_ss3_m__DR_SET CYREG_GPIO_PRT0_DR_SET
#define DriverSPI_ss3_m__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define DriverSPI_ss3_m__INTR CYREG_GPIO_PRT0_INTR
#define DriverSPI_ss3_m__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define DriverSPI_ss3_m__INTSTAT CYREG_GPIO_PRT0_INTR
#define DriverSPI_ss3_m__MASK 0x04u
#define DriverSPI_ss3_m__PA__CFG0 CYREG_UDB_PA0_CFG0
#define DriverSPI_ss3_m__PA__CFG1 CYREG_UDB_PA0_CFG1
#define DriverSPI_ss3_m__PA__CFG10 CYREG_UDB_PA0_CFG10
#define DriverSPI_ss3_m__PA__CFG11 CYREG_UDB_PA0_CFG11
#define DriverSPI_ss3_m__PA__CFG12 CYREG_UDB_PA0_CFG12
#define DriverSPI_ss3_m__PA__CFG13 CYREG_UDB_PA0_CFG13
#define DriverSPI_ss3_m__PA__CFG14 CYREG_UDB_PA0_CFG14
#define DriverSPI_ss3_m__PA__CFG2 CYREG_UDB_PA0_CFG2
#define DriverSPI_ss3_m__PA__CFG3 CYREG_UDB_PA0_CFG3
#define DriverSPI_ss3_m__PA__CFG4 CYREG_UDB_PA0_CFG4
#define DriverSPI_ss3_m__PA__CFG5 CYREG_UDB_PA0_CFG5
#define DriverSPI_ss3_m__PA__CFG6 CYREG_UDB_PA0_CFG6
#define DriverSPI_ss3_m__PA__CFG7 CYREG_UDB_PA0_CFG7
#define DriverSPI_ss3_m__PA__CFG8 CYREG_UDB_PA0_CFG8
#define DriverSPI_ss3_m__PA__CFG9 CYREG_UDB_PA0_CFG9
#define DriverSPI_ss3_m__PC CYREG_GPIO_PRT0_PC
#define DriverSPI_ss3_m__PC2 CYREG_GPIO_PRT0_PC2
#define DriverSPI_ss3_m__PORT 0u
#define DriverSPI_ss3_m__PS CYREG_GPIO_PRT0_PS
#define DriverSPI_ss3_m__SHIFT 2u

/* EndStopISR */
#define EndStopISR__INTC_CLR_EN_REG CYREG_CM0_ICER
#define EndStopISR__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define EndStopISR__INTC_MASK 0x01u
#define EndStopISR__INTC_NUMBER 0u
#define EndStopISR__INTC_PRIOR_MASK 0xC0u
#define EndStopISR__INTC_PRIOR_NUM 3u
#define EndStopISR__INTC_PRIOR_REG CYREG_CM0_IPR0
#define EndStopISR__INTC_SET_EN_REG CYREG_CM0_ISER
#define EndStopISR__INTC_SET_PD_REG CYREG_CM0_ISPR

/* EndStops_1 */
#define EndStops_1__0__DR CYREG_GPIO_PRT2_DR
#define EndStops_1__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define EndStops_1__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define EndStops_1__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define EndStops_1__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define EndStops_1__0__HSIOM_MASK 0x000000F0u
#define EndStops_1__0__HSIOM_SHIFT 4u
#define EndStops_1__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define EndStops_1__0__INTR CYREG_GPIO_PRT2_INTR
#define EndStops_1__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define EndStops_1__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define EndStops_1__0__MASK 0x02u
#define EndStops_1__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define EndStops_1__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define EndStops_1__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define EndStops_1__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define EndStops_1__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define EndStops_1__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define EndStops_1__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define EndStops_1__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define EndStops_1__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define EndStops_1__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define EndStops_1__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define EndStops_1__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define EndStops_1__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define EndStops_1__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define EndStops_1__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define EndStops_1__0__PC CYREG_GPIO_PRT2_PC
#define EndStops_1__0__PC2 CYREG_GPIO_PRT2_PC2
#define EndStops_1__0__PORT 2u
#define EndStops_1__0__PS CYREG_GPIO_PRT2_PS
#define EndStops_1__0__SHIFT 1u
#define EndStops_1__1__DR CYREG_GPIO_PRT2_DR
#define EndStops_1__1__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define EndStops_1__1__DR_INV CYREG_GPIO_PRT2_DR_INV
#define EndStops_1__1__DR_SET CYREG_GPIO_PRT2_DR_SET
#define EndStops_1__1__HSIOM CYREG_HSIOM_PORT_SEL2
#define EndStops_1__1__HSIOM_MASK 0x00000F00u
#define EndStops_1__1__HSIOM_SHIFT 8u
#define EndStops_1__1__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define EndStops_1__1__INTR CYREG_GPIO_PRT2_INTR
#define EndStops_1__1__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define EndStops_1__1__INTSTAT CYREG_GPIO_PRT2_INTR
#define EndStops_1__1__MASK 0x04u
#define EndStops_1__1__PA__CFG0 CYREG_UDB_PA2_CFG0
#define EndStops_1__1__PA__CFG1 CYREG_UDB_PA2_CFG1
#define EndStops_1__1__PA__CFG10 CYREG_UDB_PA2_CFG10
#define EndStops_1__1__PA__CFG11 CYREG_UDB_PA2_CFG11
#define EndStops_1__1__PA__CFG12 CYREG_UDB_PA2_CFG12
#define EndStops_1__1__PA__CFG13 CYREG_UDB_PA2_CFG13
#define EndStops_1__1__PA__CFG14 CYREG_UDB_PA2_CFG14
#define EndStops_1__1__PA__CFG2 CYREG_UDB_PA2_CFG2
#define EndStops_1__1__PA__CFG3 CYREG_UDB_PA2_CFG3
#define EndStops_1__1__PA__CFG4 CYREG_UDB_PA2_CFG4
#define EndStops_1__1__PA__CFG5 CYREG_UDB_PA2_CFG5
#define EndStops_1__1__PA__CFG6 CYREG_UDB_PA2_CFG6
#define EndStops_1__1__PA__CFG7 CYREG_UDB_PA2_CFG7
#define EndStops_1__1__PA__CFG8 CYREG_UDB_PA2_CFG8
#define EndStops_1__1__PA__CFG9 CYREG_UDB_PA2_CFG9
#define EndStops_1__1__PC CYREG_GPIO_PRT2_PC
#define EndStops_1__1__PC2 CYREG_GPIO_PRT2_PC2
#define EndStops_1__1__PORT 2u
#define EndStops_1__1__PS CYREG_GPIO_PRT2_PS
#define EndStops_1__1__SHIFT 2u
#define EndStops_1__2__DR CYREG_GPIO_PRT2_DR
#define EndStops_1__2__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define EndStops_1__2__DR_INV CYREG_GPIO_PRT2_DR_INV
#define EndStops_1__2__DR_SET CYREG_GPIO_PRT2_DR_SET
#define EndStops_1__2__HSIOM CYREG_HSIOM_PORT_SEL2
#define EndStops_1__2__HSIOM_MASK 0x0000F000u
#define EndStops_1__2__HSIOM_SHIFT 12u
#define EndStops_1__2__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define EndStops_1__2__INTR CYREG_GPIO_PRT2_INTR
#define EndStops_1__2__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define EndStops_1__2__INTSTAT CYREG_GPIO_PRT2_INTR
#define EndStops_1__2__MASK 0x08u
#define EndStops_1__2__PA__CFG0 CYREG_UDB_PA2_CFG0
#define EndStops_1__2__PA__CFG1 CYREG_UDB_PA2_CFG1
#define EndStops_1__2__PA__CFG10 CYREG_UDB_PA2_CFG10
#define EndStops_1__2__PA__CFG11 CYREG_UDB_PA2_CFG11
#define EndStops_1__2__PA__CFG12 CYREG_UDB_PA2_CFG12
#define EndStops_1__2__PA__CFG13 CYREG_UDB_PA2_CFG13
#define EndStops_1__2__PA__CFG14 CYREG_UDB_PA2_CFG14
#define EndStops_1__2__PA__CFG2 CYREG_UDB_PA2_CFG2
#define EndStops_1__2__PA__CFG3 CYREG_UDB_PA2_CFG3
#define EndStops_1__2__PA__CFG4 CYREG_UDB_PA2_CFG4
#define EndStops_1__2__PA__CFG5 CYREG_UDB_PA2_CFG5
#define EndStops_1__2__PA__CFG6 CYREG_UDB_PA2_CFG6
#define EndStops_1__2__PA__CFG7 CYREG_UDB_PA2_CFG7
#define EndStops_1__2__PA__CFG8 CYREG_UDB_PA2_CFG8
#define EndStops_1__2__PA__CFG9 CYREG_UDB_PA2_CFG9
#define EndStops_1__2__PC CYREG_GPIO_PRT2_PC
#define EndStops_1__2__PC2 CYREG_GPIO_PRT2_PC2
#define EndStops_1__2__PORT 2u
#define EndStops_1__2__PS CYREG_GPIO_PRT2_PS
#define EndStops_1__2__SHIFT 3u
#define EndStops_1__3__DR CYREG_GPIO_PRT2_DR
#define EndStops_1__3__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define EndStops_1__3__DR_INV CYREG_GPIO_PRT2_DR_INV
#define EndStops_1__3__DR_SET CYREG_GPIO_PRT2_DR_SET
#define EndStops_1__3__HSIOM CYREG_HSIOM_PORT_SEL2
#define EndStops_1__3__HSIOM_MASK 0x000F0000u
#define EndStops_1__3__HSIOM_SHIFT 16u
#define EndStops_1__3__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define EndStops_1__3__INTR CYREG_GPIO_PRT2_INTR
#define EndStops_1__3__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define EndStops_1__3__INTSTAT CYREG_GPIO_PRT2_INTR
#define EndStops_1__3__MASK 0x10u
#define EndStops_1__3__PA__CFG0 CYREG_UDB_PA2_CFG0
#define EndStops_1__3__PA__CFG1 CYREG_UDB_PA2_CFG1
#define EndStops_1__3__PA__CFG10 CYREG_UDB_PA2_CFG10
#define EndStops_1__3__PA__CFG11 CYREG_UDB_PA2_CFG11
#define EndStops_1__3__PA__CFG12 CYREG_UDB_PA2_CFG12
#define EndStops_1__3__PA__CFG13 CYREG_UDB_PA2_CFG13
#define EndStops_1__3__PA__CFG14 CYREG_UDB_PA2_CFG14
#define EndStops_1__3__PA__CFG2 CYREG_UDB_PA2_CFG2
#define EndStops_1__3__PA__CFG3 CYREG_UDB_PA2_CFG3
#define EndStops_1__3__PA__CFG4 CYREG_UDB_PA2_CFG4
#define EndStops_1__3__PA__CFG5 CYREG_UDB_PA2_CFG5
#define EndStops_1__3__PA__CFG6 CYREG_UDB_PA2_CFG6
#define EndStops_1__3__PA__CFG7 CYREG_UDB_PA2_CFG7
#define EndStops_1__3__PA__CFG8 CYREG_UDB_PA2_CFG8
#define EndStops_1__3__PA__CFG9 CYREG_UDB_PA2_CFG9
#define EndStops_1__3__PC CYREG_GPIO_PRT2_PC
#define EndStops_1__3__PC2 CYREG_GPIO_PRT2_PC2
#define EndStops_1__3__PORT 2u
#define EndStops_1__3__PS CYREG_GPIO_PRT2_PS
#define EndStops_1__3__SHIFT 4u
#define EndStops_1__4__DR CYREG_GPIO_PRT2_DR
#define EndStops_1__4__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define EndStops_1__4__DR_INV CYREG_GPIO_PRT2_DR_INV
#define EndStops_1__4__DR_SET CYREG_GPIO_PRT2_DR_SET
#define EndStops_1__4__HSIOM CYREG_HSIOM_PORT_SEL2
#define EndStops_1__4__HSIOM_MASK 0x00F00000u
#define EndStops_1__4__HSIOM_SHIFT 20u
#define EndStops_1__4__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define EndStops_1__4__INTR CYREG_GPIO_PRT2_INTR
#define EndStops_1__4__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define EndStops_1__4__INTSTAT CYREG_GPIO_PRT2_INTR
#define EndStops_1__4__MASK 0x20u
#define EndStops_1__4__PA__CFG0 CYREG_UDB_PA2_CFG0
#define EndStops_1__4__PA__CFG1 CYREG_UDB_PA2_CFG1
#define EndStops_1__4__PA__CFG10 CYREG_UDB_PA2_CFG10
#define EndStops_1__4__PA__CFG11 CYREG_UDB_PA2_CFG11
#define EndStops_1__4__PA__CFG12 CYREG_UDB_PA2_CFG12
#define EndStops_1__4__PA__CFG13 CYREG_UDB_PA2_CFG13
#define EndStops_1__4__PA__CFG14 CYREG_UDB_PA2_CFG14
#define EndStops_1__4__PA__CFG2 CYREG_UDB_PA2_CFG2
#define EndStops_1__4__PA__CFG3 CYREG_UDB_PA2_CFG3
#define EndStops_1__4__PA__CFG4 CYREG_UDB_PA2_CFG4
#define EndStops_1__4__PA__CFG5 CYREG_UDB_PA2_CFG5
#define EndStops_1__4__PA__CFG6 CYREG_UDB_PA2_CFG6
#define EndStops_1__4__PA__CFG7 CYREG_UDB_PA2_CFG7
#define EndStops_1__4__PA__CFG8 CYREG_UDB_PA2_CFG8
#define EndStops_1__4__PA__CFG9 CYREG_UDB_PA2_CFG9
#define EndStops_1__4__PC CYREG_GPIO_PRT2_PC
#define EndStops_1__4__PC2 CYREG_GPIO_PRT2_PC2
#define EndStops_1__4__PORT 2u
#define EndStops_1__4__PS CYREG_GPIO_PRT2_PS
#define EndStops_1__4__SHIFT 5u
#define EndStops_1__5__DR CYREG_GPIO_PRT2_DR
#define EndStops_1__5__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define EndStops_1__5__DR_INV CYREG_GPIO_PRT2_DR_INV
#define EndStops_1__5__DR_SET CYREG_GPIO_PRT2_DR_SET
#define EndStops_1__5__HSIOM CYREG_HSIOM_PORT_SEL2
#define EndStops_1__5__HSIOM_MASK 0x0F000000u
#define EndStops_1__5__HSIOM_SHIFT 24u
#define EndStops_1__5__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define EndStops_1__5__INTR CYREG_GPIO_PRT2_INTR
#define EndStops_1__5__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define EndStops_1__5__INTSTAT CYREG_GPIO_PRT2_INTR
#define EndStops_1__5__MASK 0x40u
#define EndStops_1__5__PA__CFG0 CYREG_UDB_PA2_CFG0
#define EndStops_1__5__PA__CFG1 CYREG_UDB_PA2_CFG1
#define EndStops_1__5__PA__CFG10 CYREG_UDB_PA2_CFG10
#define EndStops_1__5__PA__CFG11 CYREG_UDB_PA2_CFG11
#define EndStops_1__5__PA__CFG12 CYREG_UDB_PA2_CFG12
#define EndStops_1__5__PA__CFG13 CYREG_UDB_PA2_CFG13
#define EndStops_1__5__PA__CFG14 CYREG_UDB_PA2_CFG14
#define EndStops_1__5__PA__CFG2 CYREG_UDB_PA2_CFG2
#define EndStops_1__5__PA__CFG3 CYREG_UDB_PA2_CFG3
#define EndStops_1__5__PA__CFG4 CYREG_UDB_PA2_CFG4
#define EndStops_1__5__PA__CFG5 CYREG_UDB_PA2_CFG5
#define EndStops_1__5__PA__CFG6 CYREG_UDB_PA2_CFG6
#define EndStops_1__5__PA__CFG7 CYREG_UDB_PA2_CFG7
#define EndStops_1__5__PA__CFG8 CYREG_UDB_PA2_CFG8
#define EndStops_1__5__PA__CFG9 CYREG_UDB_PA2_CFG9
#define EndStops_1__5__PC CYREG_GPIO_PRT2_PC
#define EndStops_1__5__PC2 CYREG_GPIO_PRT2_PC2
#define EndStops_1__5__PORT 2u
#define EndStops_1__5__PS CYREG_GPIO_PRT2_PS
#define EndStops_1__5__SHIFT 6u
#define EndStops_1__DR CYREG_GPIO_PRT2_DR
#define EndStops_1__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define EndStops_1__DR_INV CYREG_GPIO_PRT2_DR_INV
#define EndStops_1__DR_SET CYREG_GPIO_PRT2_DR_SET
#define EndStops_1__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define EndStops_1__INTR CYREG_GPIO_PRT2_INTR
#define EndStops_1__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define EndStops_1__INTSTAT CYREG_GPIO_PRT2_INTR
#define EndStops_1__MASK 0x7Eu
#define EndStops_1__PA__CFG0 CYREG_UDB_PA2_CFG0
#define EndStops_1__PA__CFG1 CYREG_UDB_PA2_CFG1
#define EndStops_1__PA__CFG10 CYREG_UDB_PA2_CFG10
#define EndStops_1__PA__CFG11 CYREG_UDB_PA2_CFG11
#define EndStops_1__PA__CFG12 CYREG_UDB_PA2_CFG12
#define EndStops_1__PA__CFG13 CYREG_UDB_PA2_CFG13
#define EndStops_1__PA__CFG14 CYREG_UDB_PA2_CFG14
#define EndStops_1__PA__CFG2 CYREG_UDB_PA2_CFG2
#define EndStops_1__PA__CFG3 CYREG_UDB_PA2_CFG3
#define EndStops_1__PA__CFG4 CYREG_UDB_PA2_CFG4
#define EndStops_1__PA__CFG5 CYREG_UDB_PA2_CFG5
#define EndStops_1__PA__CFG6 CYREG_UDB_PA2_CFG6
#define EndStops_1__PA__CFG7 CYREG_UDB_PA2_CFG7
#define EndStops_1__PA__CFG8 CYREG_UDB_PA2_CFG8
#define EndStops_1__PA__CFG9 CYREG_UDB_PA2_CFG9
#define EndStops_1__PC CYREG_GPIO_PRT2_PC
#define EndStops_1__PC2 CYREG_GPIO_PRT2_PC2
#define EndStops_1__PORT 2u
#define EndStops_1__PS CYREG_GPIO_PRT2_PS
#define EndStops_1__SHIFT 1u
#define EndStops_1__SNAP CYREG_GPIO_PRT2_INTR

/* EndStopCtrl */
#define EndStopCtrl_Sync_ctrl_reg__0__MASK 0x01u
#define EndStopCtrl_Sync_ctrl_reg__0__POS 0
#define EndStopCtrl_Sync_ctrl_reg__1__MASK 0x02u
#define EndStopCtrl_Sync_ctrl_reg__1__POS 1
#define EndStopCtrl_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL2
#define EndStopCtrl_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL2
#define EndStopCtrl_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL2
#define EndStopCtrl_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL2
#define EndStopCtrl_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL2
#define EndStopCtrl_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK2
#define EndStopCtrl_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK2
#define EndStopCtrl_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK2
#define EndStopCtrl_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK2
#define EndStopCtrl_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL2
#define EndStopCtrl_Sync_ctrl_reg__CONTROL_REG CYREG_UDB_W8_CTL2
#define EndStopCtrl_Sync_ctrl_reg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST2
#define EndStopCtrl_Sync_ctrl_reg__COUNT_REG CYREG_UDB_W8_CTL2
#define EndStopCtrl_Sync_ctrl_reg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST2
#define EndStopCtrl_Sync_ctrl_reg__MASK 0x03u
#define EndStopCtrl_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2
#define EndStopCtrl_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2
#define EndStopCtrl_Sync_ctrl_reg__PERIOD_REG CYREG_UDB_W8_MSK2

/* Thermistors */
#define Thermistors__0__DR CYREG_GPIO_PRT2_DR
#define Thermistors__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Thermistors__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Thermistors__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Thermistors__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Thermistors__0__HSIOM_MASK 0x0000000Fu
#define Thermistors__0__HSIOM_SHIFT 0u
#define Thermistors__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Thermistors__0__INTR CYREG_GPIO_PRT2_INTR
#define Thermistors__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Thermistors__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Thermistors__0__MASK 0x01u
#define Thermistors__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Thermistors__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Thermistors__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Thermistors__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Thermistors__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Thermistors__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Thermistors__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Thermistors__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Thermistors__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Thermistors__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Thermistors__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Thermistors__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Thermistors__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Thermistors__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Thermistors__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Thermistors__0__PC CYREG_GPIO_PRT2_PC
#define Thermistors__0__PC2 CYREG_GPIO_PRT2_PC2
#define Thermistors__0__PORT 2u
#define Thermistors__0__PS CYREG_GPIO_PRT2_PS
#define Thermistors__0__SHIFT 0u
#define Thermistors__1__DR CYREG_GPIO_PRT2_DR
#define Thermistors__1__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Thermistors__1__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Thermistors__1__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Thermistors__1__HSIOM CYREG_HSIOM_PORT_SEL2
#define Thermistors__1__HSIOM_MASK 0xF0000000u
#define Thermistors__1__HSIOM_SHIFT 28u
#define Thermistors__1__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Thermistors__1__INTR CYREG_GPIO_PRT2_INTR
#define Thermistors__1__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Thermistors__1__INTSTAT CYREG_GPIO_PRT2_INTR
#define Thermistors__1__MASK 0x80u
#define Thermistors__1__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Thermistors__1__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Thermistors__1__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Thermistors__1__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Thermistors__1__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Thermistors__1__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Thermistors__1__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Thermistors__1__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Thermistors__1__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Thermistors__1__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Thermistors__1__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Thermistors__1__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Thermistors__1__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Thermistors__1__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Thermistors__1__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Thermistors__1__PC CYREG_GPIO_PRT2_PC
#define Thermistors__1__PC2 CYREG_GPIO_PRT2_PC2
#define Thermistors__1__PORT 2u
#define Thermistors__1__PS CYREG_GPIO_PRT2_PS
#define Thermistors__1__SHIFT 7u
#define Thermistors__DR CYREG_GPIO_PRT2_DR
#define Thermistors__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Thermistors__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Thermistors__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Thermistors__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Thermistors__INTR CYREG_GPIO_PRT2_INTR
#define Thermistors__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Thermistors__INTSTAT CYREG_GPIO_PRT2_INTR
#define Thermistors__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Thermistors__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Thermistors__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Thermistors__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Thermistors__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Thermistors__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Thermistors__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Thermistors__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Thermistors__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Thermistors__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Thermistors__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Thermistors__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Thermistors__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Thermistors__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Thermistors__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Thermistors__PC CYREG_GPIO_PRT2_PC
#define Thermistors__PC2 CYREG_GPIO_PRT2_PC2
#define Thermistors__PORT 2u
#define Thermistors__PS CYREG_GPIO_PRT2_PS

/* ADC_SAR_Seq_1 */
#define ADC_SAR_Seq_1_cy_psoc4_sar__CLOCK_DIV_ID 0x00000041u
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_ANA_TRIM CYREG_SAR_ANA_TRIM
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_AVG_STAT CYREG_SAR_AVG_STAT
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG0
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG1
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG2
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG3
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG4
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG5
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG6
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG7
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG08 CYREG_SAR_CHAN_CONFIG8
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG09 CYREG_SAR_CHAN_CONFIG9
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG10 CYREG_SAR_CHAN_CONFIG10
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG11 CYREG_SAR_CHAN_CONFIG11
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG12 CYREG_SAR_CHAN_CONFIG12
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG13 CYREG_SAR_CHAN_CONFIG13
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG14 CYREG_SAR_CHAN_CONFIG14
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG15 CYREG_SAR_CHAN_CONFIG15
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT_VALID CYREG_SAR_CHAN_RESULT_VALID
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT0
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT1
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT2
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT3
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT4
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT5
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT6
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT7
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT08 CYREG_SAR_CHAN_RESULT8
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT09 CYREG_SAR_CHAN_RESULT9
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT10 CYREG_SAR_CHAN_RESULT10
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT11 CYREG_SAR_CHAN_RESULT11
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT12 CYREG_SAR_CHAN_RESULT12
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT13 CYREG_SAR_CHAN_RESULT13
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT14 CYREG_SAR_CHAN_RESULT14
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT15 CYREG_SAR_CHAN_RESULT15
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK_VALID CYREG_SAR_CHAN_WORK_VALID
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK0
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK1
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK2
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK3
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK4
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK5
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK6
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK7
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK08 CYREG_SAR_CHAN_WORK8
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK09 CYREG_SAR_CHAN_WORK9
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK10 CYREG_SAR_CHAN_WORK10
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK11 CYREG_SAR_CHAN_WORK11
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK12 CYREG_SAR_CHAN_WORK12
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK13 CYREG_SAR_CHAN_WORK13
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK14 CYREG_SAR_CHAN_WORK14
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK15 CYREG_SAR_CHAN_WORK15
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CTRL CYREG_SAR_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_DFT_CTRL CYREG_SAR_DFT_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR CYREG_SAR_INTR
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_CAUSE CYREG_SAR_INTR_CAUSE
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASK CYREG_SAR_INTR_MASK
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASKED CYREG_SAR_INTR_MASKED
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_SET CYREG_SAR_INTR_SET
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0 CYREG_SAR_MUX_SWITCH_CLEAR0
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1 CYREG_SAR_MUX_SWITCH_CLEAR1
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL CYREG_SAR_MUX_SWITCH_HW_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS CYREG_SAR_MUX_SWITCH_STATUS
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH0 CYREG_SAR_MUX_SWITCH0
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH1 CYREG_SAR_MUX_SWITCH1
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_NUMBER 0u
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_PUMP_CTRL CYREG_SAR_PUMP_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_COND CYREG_SAR_RANGE_COND
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR CYREG_SAR_RANGE_INTR
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASK CYREG_SAR_RANGE_INTR_MASK
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASKED CYREG_SAR_RANGE_INTR_MASKED
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_SET CYREG_SAR_RANGE_INTR_SET
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_THRES CYREG_SAR_RANGE_THRES
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_CTRL CYREG_SAR_SAMPLE_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME01 CYREG_SAR_SAMPLE_TIME01
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME23 CYREG_SAR_SAMPLE_TIME23
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR CYREG_SAR_SATURATE_INTR
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASK CYREG_SAR_SATURATE_INTR_MASK
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED CYREG_SAR_SATURATE_INTR_MASKED
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_SET CYREG_SAR_SATURATE_INTR_SET
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_START_CTRL CYREG_SAR_START_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_STATUS CYREG_SAR_STATUS
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_WOUNDING CYREG_SAR_WOUNDING
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_0_PIN 0
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_0_PORT 0
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_1_PIN 7
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_1_PORT 0
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_2_PIN 0
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_2_PORT 0
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_3_PIN 7
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_3_PORT 0
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_AVG_STAT CYREG_SAR_AVG_STAT
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG0
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG1
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG2
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG3
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG4
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG5
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG6
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG7
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG08 CYREG_SAR_CHAN_CONFIG8
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG09 CYREG_SAR_CHAN_CONFIG9
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG10 CYREG_SAR_CHAN_CONFIG10
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG11 CYREG_SAR_CHAN_CONFIG11
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG12 CYREG_SAR_CHAN_CONFIG12
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG13 CYREG_SAR_CHAN_CONFIG13
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG14 CYREG_SAR_CHAN_CONFIG14
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG15 CYREG_SAR_CHAN_CONFIG15
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID CYREG_SAR_CHAN_RESULT_VALID
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT0
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT1
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT2
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT3
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT4
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT5
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT6
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT7
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT08 CYREG_SAR_CHAN_RESULT8
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT09 CYREG_SAR_CHAN_RESULT9
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT10 CYREG_SAR_CHAN_RESULT10
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT11 CYREG_SAR_CHAN_RESULT11
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT12 CYREG_SAR_CHAN_RESULT12
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT13 CYREG_SAR_CHAN_RESULT13
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT14 CYREG_SAR_CHAN_RESULT14
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT15 CYREG_SAR_CHAN_RESULT15
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID CYREG_SAR_CHAN_WORK_VALID
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK0
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK1
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK2
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK3
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK4
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK5
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK6
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK7
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK08 CYREG_SAR_CHAN_WORK8
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK09 CYREG_SAR_CHAN_WORK9
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK10 CYREG_SAR_CHAN_WORK10
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK11 CYREG_SAR_CHAN_WORK11
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK12 CYREG_SAR_CHAN_WORK12
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK13 CYREG_SAR_CHAN_WORK13
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK14 CYREG_SAR_CHAN_WORK14
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK15 CYREG_SAR_CHAN_WORK15
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG CYREG_SAR_INJ_CHAN_CONFIG
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_INJ_RESULT CYREG_SAR_INJ_RESULT
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR0 CYREG_SAR_MUX_SWITCH_CLEAR0
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR1 CYREG_SAR_MUX_SWITCH_CLEAR1
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL CYREG_SAR_MUX_SWITCH_HW_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_STATUS CYREG_SAR_MUX_SWITCH_STATUS
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0 CYREG_SAR_MUX_SWITCH0
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_MUX_SWITCH1 CYREG_SAR_MUX_SWITCH1
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_START_CTRL CYREG_SAR_START_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__VNEG0 0
#define ADC_SAR_Seq_1_intClock__CTRL_REGISTER CYREG_PERI_PCLK_CTL10
#define ADC_SAR_Seq_1_intClock__DIV_ID 0x00000041u
#define ADC_SAR_Seq_1_intClock__DIV_REGISTER CYREG_PERI_DIV_16_CTL1
#define ADC_SAR_Seq_1_intClock__PA_DIV_ID 0x000000FFu
#define ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define ADC_SAR_Seq_1_IRQ__INTC_MASK 0x10000u
#define ADC_SAR_Seq_1_IRQ__INTC_NUMBER 16u
#define ADC_SAR_Seq_1_IRQ__INTC_PRIOR_MASK 0xC0u
#define ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM 3u
#define ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR4
#define ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* EndStopStatus */
#define EndStopStatus_sts_intr_sts_reg__0__MASK 0x01u
#define EndStopStatus_sts_intr_sts_reg__0__POS 0
#define EndStopStatus_sts_intr_sts_reg__1__MASK 0x02u
#define EndStopStatus_sts_intr_sts_reg__1__POS 1
#define EndStopStatus_sts_intr_sts_reg__2__MASK 0x04u
#define EndStopStatus_sts_intr_sts_reg__2__POS 2
#define EndStopStatus_sts_intr_sts_reg__3__MASK 0x08u
#define EndStopStatus_sts_intr_sts_reg__3__POS 3
#define EndStopStatus_sts_intr_sts_reg__4__MASK 0x10u
#define EndStopStatus_sts_intr_sts_reg__4__POS 4
#define EndStopStatus_sts_intr_sts_reg__5__MASK 0x20u
#define EndStopStatus_sts_intr_sts_reg__5__POS 5
#define EndStopStatus_sts_intr_sts_reg__MASK 0x3Fu
#define EndStopStatus_sts_intr_sts_reg__MASK_REG CYREG_UDB_W8_MSK3
#define EndStopStatus_sts_intr_sts_reg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define EndStopStatus_sts_intr_sts_reg__STATUS_REG CYREG_UDB_W8_ST3

/* TrianmicEnable */
#define TrianmicEnable__0__DR CYREG_GPIO_PRT0_DR
#define TrianmicEnable__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define TrianmicEnable__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define TrianmicEnable__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define TrianmicEnable__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define TrianmicEnable__0__HSIOM_MASK 0x0000F000u
#define TrianmicEnable__0__HSIOM_SHIFT 12u
#define TrianmicEnable__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define TrianmicEnable__0__INTR CYREG_GPIO_PRT0_INTR
#define TrianmicEnable__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define TrianmicEnable__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define TrianmicEnable__0__MASK 0x08u
#define TrianmicEnable__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define TrianmicEnable__0__OUT_SEL_SHIFT 6u
#define TrianmicEnable__0__OUT_SEL_VAL 1u
#define TrianmicEnable__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define TrianmicEnable__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define TrianmicEnable__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define TrianmicEnable__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define TrianmicEnable__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define TrianmicEnable__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define TrianmicEnable__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define TrianmicEnable__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define TrianmicEnable__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define TrianmicEnable__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define TrianmicEnable__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define TrianmicEnable__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define TrianmicEnable__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define TrianmicEnable__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define TrianmicEnable__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define TrianmicEnable__0__PC CYREG_GPIO_PRT0_PC
#define TrianmicEnable__0__PC2 CYREG_GPIO_PRT0_PC2
#define TrianmicEnable__0__PORT 0u
#define TrianmicEnable__0__PS CYREG_GPIO_PRT0_PS
#define TrianmicEnable__0__SHIFT 3u
#define TrianmicEnable__DR CYREG_GPIO_PRT0_DR
#define TrianmicEnable__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define TrianmicEnable__DR_INV CYREG_GPIO_PRT0_DR_INV
#define TrianmicEnable__DR_SET CYREG_GPIO_PRT0_DR_SET
#define TrianmicEnable__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define TrianmicEnable__INTR CYREG_GPIO_PRT0_INTR
#define TrianmicEnable__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define TrianmicEnable__INTSTAT CYREG_GPIO_PRT0_INTR
#define TrianmicEnable__MASK 0x08u
#define TrianmicEnable__PA__CFG0 CYREG_UDB_PA0_CFG0
#define TrianmicEnable__PA__CFG1 CYREG_UDB_PA0_CFG1
#define TrianmicEnable__PA__CFG10 CYREG_UDB_PA0_CFG10
#define TrianmicEnable__PA__CFG11 CYREG_UDB_PA0_CFG11
#define TrianmicEnable__PA__CFG12 CYREG_UDB_PA0_CFG12
#define TrianmicEnable__PA__CFG13 CYREG_UDB_PA0_CFG13
#define TrianmicEnable__PA__CFG14 CYREG_UDB_PA0_CFG14
#define TrianmicEnable__PA__CFG2 CYREG_UDB_PA0_CFG2
#define TrianmicEnable__PA__CFG3 CYREG_UDB_PA0_CFG3
#define TrianmicEnable__PA__CFG4 CYREG_UDB_PA0_CFG4
#define TrianmicEnable__PA__CFG5 CYREG_UDB_PA0_CFG5
#define TrianmicEnable__PA__CFG6 CYREG_UDB_PA0_CFG6
#define TrianmicEnable__PA__CFG7 CYREG_UDB_PA0_CFG7
#define TrianmicEnable__PA__CFG8 CYREG_UDB_PA0_CFG8
#define TrianmicEnable__PA__CFG9 CYREG_UDB_PA0_CFG9
#define TrianmicEnable__PC CYREG_GPIO_PRT0_PC
#define TrianmicEnable__PC2 CYREG_GPIO_PRT0_PC2
#define TrianmicEnable__PORT 0u
#define TrianmicEnable__PS CYREG_GPIO_PRT0_PS
#define TrianmicEnable__SHIFT 3u

/* EndStopSampleFreq */
#define EndStopSampleFreq__CTRL_REGISTER CYREG_PERI_PCLK_CTL19
#define EndStopSampleFreq__DIV_ID 0x00000042u
#define EndStopSampleFreq__DIV_REGISTER CYREG_PERI_DIV_16_CTL2
#define EndStopSampleFreq__PA_DIV_ID 0x000000FFu

/* Miscellaneous */
#define CY_PROJECT_NAME "10dollarboard"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x112D11A1u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4M
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4M_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 10u
#define CYDEV_DFT_SELECT_CLK1 11u
#define CYDEV_DMA_CHANNELS_AVAILABLE 8
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_INTR_NUMBER_DMA 13u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDIO 3.3
#define CYDEV_VDDIO_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_m0s8can_VERSION 1
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udbif_VERSION 1
#define CYIPBLOCK_m0s8wco_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define DMA_CHANNELS_USED__MASK 0u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
