/home/aven/microchip/SynplifyPro/bin/m_generic  -prodtype  synplify_pro  -encrypt  -pro  -rundir  /home/aven/repos/riscv-fpga/my_custom_cape/synthesis  -sap  /home/aven/repos/riscv-fpga/my_custom_cape/synthesis/my_custom_cape.sap  -otap  /home/aven/repos/riscv-fpga/my_custom_cape/synthesis/my_custom_cape.tap  -omap  /home/aven/repos/riscv-fpga/my_custom_cape/synthesis/my_custom_cape.map   -part MPFS025T  -package FCVG484  -grade STD    -async_globalthreshold 800 -continue_on_error -infer_seqShift -seqshift_to_uram 1 -automatic_compile_point -rom_map_logic 1 -polarfire_ram_init 1 -gclkint_threshold 1000 -rgclkint_threshold 100 -clkint_rgclkint_limit 1 -low_power_gated_clock 0 -gclk_resource_count 24 -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -act_wide_mul_size 35 -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 1 -RWCheckOnRam 0 -local_tmr_rename -summaryfile /home/aven/repos/riscv-fpga/my_custom_cape/synthesis/synlog/report/my_custom_cape_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  my_custom_cape  -implementation  synthesis  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  /home/aven/repos/riscv-fpga/my_custom_cape/synthesis/scratchproject.prs  -multisrs  -ovm  /home/aven/repos/riscv-fpga/my_custom_cape/synthesis/my_custom_cape.vm   -freq 100.000   -tcl  /home/aven/repos/riscv-fpga/my_custom_cape/designer/my_custom_cape/synthesis.fdc  /home/aven/repos/riscv-fpga/my_custom_cape/synthesis/synwork/my_custom_cape_prem.srd  -devicelib  /home/aven/microchip/SynplifyPro/lib/generic/acg5.v  -ologparam  /home/aven/repos/riscv-fpga/my_custom_cape/synthesis/syntmp/my_custom_cape.plg  -osyn  /home/aven/repos/riscv-fpga/my_custom_cape/synthesis/my_custom_cape.srm  -prjdir  /home/aven/repos/riscv-fpga/my_custom_cape/synthesis/  -prjname  my_custom_cape_syn  -log  /home/aven/repos/riscv-fpga/my_custom_cape/synthesis/synlog/my_custom_cape_fpga_mapper.srr  -sn  2022.09  -jobname  "fpga_mapper" 
relcom:../../../../../microchip/SynplifyPro/bin/m_generic -prodtype synplify_pro -encrypt -pro -rundir ../../synthesis -sap ../my_custom_cape.sap -otap ../my_custom_cape.tap -omap ../my_custom_cape.map -part MPFS025T -package FCVG484 -grade STD -async_globalthreshold 800 -continue_on_error -infer_seqShift -seqshift_to_uram 1 -automatic_compile_point -rom_map_logic 1 -polarfire_ram_init 1 -gclkint_threshold 1000 -rgclkint_threshold 100 -clkint_rgclkint_limit 1 -low_power_gated_clock 0 -gclk_resource_count 24 -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -act_wide_mul_size 35 -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 1 -RWCheckOnRam 0 -local_tmr_rename -summaryfile ../synlog/report/my_custom_cape_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module my_custom_cape -implementation synthesis -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ../scratchproject.prs -multisrs -ovm ../my_custom_cape.vm -freq 100.000 -tcl ../../designer/my_custom_cape/synthesis.fdc ../synwork/my_custom_cape_prem.srd -devicelib ../../../../../microchip/SynplifyPro/lib/generic/acg5.v -ologparam my_custom_cape.plg -osyn ../my_custom_cape.srm -prjdir ../ -prjname my_custom_cape_syn -log ../synlog/my_custom_cape_fpga_mapper.srr -sn 2022.09 -jobname "fpga_mapper"
rc:1 success:1 runtime:7
file:../my_custom_cape.sap|io:o|time:1706749251|size:9812|exec:0|csum:
file:../my_custom_cape.tap|io:o|time:0|size:-1|exec:0|csum:
file:../my_custom_cape.map|io:o|time:1706749258|size:27|exec:0|csum:
file:../scratchproject.prs|io:o|time:1706749247|size:6483|exec:0|csum:
file:../my_custom_cape.vm|io:o|time:1706749258|size:1566514|exec:0|csum:
file:../../designer/my_custom_cape/synthesis.fdc|io:i|time:1706749246|size:2590|exec:0|csum:86B955A886587298D5175488B0232A2D
file:../synwork/my_custom_cape_prem.srd|io:i|time:1706749250|size:679269|exec:0|csum:010A363B70A93B8B4A58705B6FBBBAD1
file:../../../../../microchip/SynplifyPro/lib/generic/acg5.v|io:i|time:1691490541|size:41895|exec:0|csum:A940F599900EDB8D3F774E304161A1AB
file:my_custom_cape.plg|io:o|time:1706749258|size:3121|exec:0|csum:
file:../my_custom_cape.srm|io:o|time:1706749258|size:19585|exec:0|csum:
file:../synlog/my_custom_cape_fpga_mapper.srr|io:o|time:1706749258|size:53593|exec:0|csum:
file:../../../../../microchip/SynplifyPro/linux_a_64/m_generic|io:i|time:1691490547|size:52398336|exec:1|csum:DE7915E00C60A81E40682A3351B09B43
file:../../../../../microchip/SynplifyPro/bin/m_generic|io:i|time:1691490531|size:347|exec:1|csum:04851DFC0CBB288ED81DA3E420127D0D
