
---------- Begin Simulation Statistics ----------
final_tick                                21477458000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59766                       # Simulator instruction rate (inst/s)
host_mem_usage                                 949344                       # Number of bytes of host memory used
host_op_rate                                   119380                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   501.95                       # Real time elapsed on the host
host_tick_rate                               42787685                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    30000002                       # Number of instructions simulated
sim_ops                                      59923262                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021477                       # Number of seconds simulated
sim_ticks                                 21477458000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  31137110                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 18513079                       # number of cc regfile writes
system.cpu.committedInsts                    30000002                       # Number of Instructions Simulated
system.cpu.committedOps                      59923262                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.431830                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.431830                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1760225                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   856346                       # number of floating regfile writes
system.cpu.idleCycles                         2335470                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               369535                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  6759851                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.565789                       # Inst execution rate
system.cpu.iew.exec_refs                     14180040                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    5270628                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1871797                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               9348244                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1425                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             20961                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              5614466                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            70883267                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               8909412                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            527853                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              67258333                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  18022                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1031575                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 332600                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1054795                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           5174                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       260079                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         109456                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  76045992                       # num instructions consuming a value
system.cpu.iew.wb_count                      66901193                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.621402                       # average fanout of values written-back
system.cpu.iew.wb_producers                  47255118                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.557475                       # insts written-back per cycle
system.cpu.iew.wb_sent                       67076077                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                102295125                       # number of integer regfile reads
system.cpu.int_regfile_writes                53550134                       # number of integer regfile writes
system.cpu.ipc                               0.698407                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.698407                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           1008985      1.49%      1.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              51630990     76.17%     77.66% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               119844      0.18%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 77315      0.11%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               50424      0.07%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                20564      0.03%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               249004      0.37%     78.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   68      0.00%     78.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                99344      0.15%     78.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              171632      0.25%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift              10388      0.02%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               9      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               5      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             109      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             54      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              8705649     12.84%     91.68% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             4735883      6.99%     98.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          316805      0.47%     99.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         589017      0.87%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               67786186                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 1630989                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             3179281                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      1498756                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            2171333                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     1088042                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016051                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  913719     83.98%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      9      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  20264      1.86%     85.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     85.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    439      0.04%     85.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   905      0.08%     85.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     85.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     85.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  269      0.02%     85.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     85.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     85.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     85.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     85.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     85.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     85.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     85.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     85.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     85.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     85.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     85.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     85.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     85.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     85.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     85.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     85.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     85.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     85.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     85.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     85.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     85.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     85.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     85.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     85.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     85.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     85.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  51330      4.72%     90.71% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 35281      3.24%     93.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             29485      2.71%     96.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            36341      3.34%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               66234254                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          174168557                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     65402437                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          79676943                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   70871044                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  67786186                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               12223                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        10959982                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             67977                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           9046                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     12529889                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      40619447                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.668811                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.273774                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            22316863     54.94%     54.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2922973      7.20%     62.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3183754      7.84%     69.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3068317      7.55%     77.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2798972      6.89%     84.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2241328      5.52%     89.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2299667      5.66%     95.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1210360      2.98%     98.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              577213      1.42%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        40619447                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.578077                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            297749                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           484095                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              9348244                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             5614466                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                28290535                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         42954917                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                          318222                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    95                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        87183                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        182557                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         2921                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       964088                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1496                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1929269                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1498                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 7931775                       # Number of BP lookups
system.cpu.branchPred.condPredicted           5639936                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            403134                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3422367                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3180623                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             92.936351                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  701918                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               5509                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          356571                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             217759                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           138812                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        59802                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        10644848                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            3177                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            318471                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     39074857                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.533550                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.506470                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        23577506     60.34%     60.34% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         3520036      9.01%     69.35% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         2365862      6.05%     75.40% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         3500549      8.96%     84.36% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         1025206      2.62%     86.98% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          671266      1.72%     88.70% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          611603      1.57%     90.27% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          379549      0.97%     91.24% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         3423280      8.76%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     39074857                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             30000002                       # Number of instructions committed
system.cpu.commit.opsCommitted               59923262                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    12596804                       # Number of memory references committed
system.cpu.commit.loads                       7867876                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        1584                       # Number of memory barriers committed
system.cpu.commit.branches                    6210706                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    1192933                       # Number of committed floating point instructions.
system.cpu.commit.integer                    58730374                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                572664                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       718544      1.20%      1.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     45877833     76.56%     77.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       116091      0.19%     77.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        73694      0.12%     78.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        42397      0.07%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        17886      0.03%     78.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       221136      0.37%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           66      0.00%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        89042      0.15%     78.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       163779      0.27%     78.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     78.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         5737      0.01%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            7      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           99      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           48      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      7682438     12.82%     91.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      4295092      7.17%     98.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       185438      0.31%     99.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       433836      0.72%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     59923262                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       3423280                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     12263220                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12263220                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     12288446                       # number of overall hits
system.cpu.dcache.overall_hits::total        12288446                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       393747                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         393747                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       395101                       # number of overall misses
system.cpu.dcache.overall_misses::total        395101                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  14921697490                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  14921697490                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  14921697490                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  14921697490                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     12656967                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     12656967                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     12683547                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     12683547                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.031109                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031109                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.031151                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031151                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 37896.663314                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 37896.663314                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 37766.792516                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 37766.792516                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       151198                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          619                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3598                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    42.022790                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   103.166667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       134587                       # number of writebacks
system.cpu.dcache.writebacks::total            134587                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       170908                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       170908                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       170908                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       170908                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       222839                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       222839                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       223561                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       223561                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7838644490                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7838644490                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7859961990                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7859961990                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017606                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017606                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017626                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017626                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 35176.268472                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35176.268472                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 35158.019467                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35158.019467                       # average overall mshr miss latency
system.cpu.dcache.replacements                 222993                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      7605818                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7605818                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       318038                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        318038                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10709679000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10709679000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      7923856                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7923856                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.040137                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.040137                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33674.211887                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33674.211887                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       170405                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       170405                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       147633                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       147633                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   3716236500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3716236500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.018631                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018631                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 25172.126151                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25172.126151                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4657402                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4657402                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        75709                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        75709                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4212018490                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4212018490                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4733111                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4733111                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015996                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015996                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 55634.316792                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55634.316792                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          503                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          503                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        75206                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        75206                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4122407990                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4122407990                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015889                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015889                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 54814.881658                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54814.881658                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        25226                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         25226                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1354                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1354                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        26580                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        26580                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.050941                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.050941                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          722                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          722                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     21317500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     21317500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.027163                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.027163                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 29525.623269                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 29525.623269                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  21477458000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.210631                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12512024                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            223505                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             55.980958                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.210631                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998458                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998458                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          218                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          208                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          25590599                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         25590599                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  21477458000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 19821723                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               9117595                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  10742869                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                604660                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 332600                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              3152500                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 87094                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               73675290                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                436467                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     8911919                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5275058                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         64168                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         15374                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  21477458000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  21477458000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  21477458000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           20881577                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       38271135                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     7931775                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4100300                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      19302406                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  837318                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                         67                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 1652                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         14678                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           28                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          380                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   5809311                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                212535                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           40619447                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.878150                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.143883                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 28511043     70.19%     70.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   644815      1.59%     71.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   708670      1.74%     73.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   632223      1.56%     75.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   877036      2.16%     77.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   883040      2.17%     79.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   842714      2.07%     81.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   808286      1.99%     83.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  6711620     16.52%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             40619447                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.184653                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.890961                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      5028151                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5028151                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      5028151                       # number of overall hits
system.cpu.icache.overall_hits::total         5028151                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       781157                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         781157                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       781157                       # number of overall misses
system.cpu.icache.overall_misses::total        781157                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  11250880988                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  11250880988                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  11250880988                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  11250880988                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      5809308                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5809308                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      5809308                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5809308                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.134466                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.134466                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.134466                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.134466                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14402.842179                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14402.842179                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14402.842179                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14402.842179                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         6026                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               214                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    28.158879                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       741072                       # number of writebacks
system.cpu.icache.writebacks::total            741072                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        39514                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        39514                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        39514                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        39514                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       741643                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       741643                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       741643                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       741643                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  10029110492                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  10029110492                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  10029110492                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  10029110492                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.127665                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.127665                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.127665                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.127665                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13522.827684                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13522.827684                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13522.827684                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13522.827684                       # average overall mshr miss latency
system.cpu.icache.replacements                 741072                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      5028151                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5028151                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       781157                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        781157                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  11250880988                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  11250880988                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      5809308                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5809308                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.134466                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.134466                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14402.842179                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14402.842179                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        39514                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        39514                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       741643                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       741643                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  10029110492                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  10029110492                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.127665                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.127665                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13522.827684                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13522.827684                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  21477458000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.689740                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5769794                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            741643                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.779746                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   510.689740                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997441                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997441                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          250                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          246                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12360259                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12360259                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  21477458000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     5811661                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                         69985                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  21477458000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  21477458000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  21477458000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      945020                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1480367                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 4829                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                5174                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 885538                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                12267                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   2744                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  21477458000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 332600                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 20201673                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 3678411                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3478                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  10925631                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               5477654                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               72679942                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 47148                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 392144                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 110840                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                4858376                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            79463684                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   179899652                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                112110002                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   2032883                       # Number of floating rename lookups
system.cpu.rename.committedMaps              65521355                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 13942286                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     107                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  69                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2537495                       # count of insts added to the skid buffer
system.cpu.rob.reads                        106091832                       # The number of ROB reads
system.cpu.rob.writes                       142690282                       # The number of ROB writes
system.cpu.thread_0.numInsts                 30000002                       # Number of Instructions committed
system.cpu.thread_0.numOps                   59923262                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               725817                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               143827                       # number of demand (read+write) hits
system.l2.demand_hits::total                   869644                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              725817                       # number of overall hits
system.l2.overall_hits::.cpu.data              143827                       # number of overall hits
system.l2.overall_hits::total                  869644                       # number of overall hits
system.l2.demand_misses::.cpu.inst              15711                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              79678                       # number of demand (read+write) misses
system.l2.demand_misses::total                  95389                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             15711                       # number of overall misses
system.l2.overall_misses::.cpu.data             79678                       # number of overall misses
system.l2.overall_misses::total                 95389                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   1221545000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   5986436000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7207981000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   1221545000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   5986436000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7207981000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           741528                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           223505                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               965033                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          741528                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          223505                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              965033                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.021187                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.356493                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.098845                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.021187                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.356493                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.098845                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77750.938833                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75132.859761                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75564.069232                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77750.938833                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75132.859761                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75564.069232                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               53571                       # number of writebacks
system.l2.writebacks::total                     53571                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst              12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  12                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst             12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 12                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst         15699                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         79678                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             95377                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        15699                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        79678                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            95377                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   1060502250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   5173998000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6234500250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   1060502250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   5173998000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6234500250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.021171                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.356493                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.098833                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.021171                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.356493                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.098833                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67552.216702                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 64936.343784                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65366.914980                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67552.216702                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 64936.343784                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65366.914980                       # average overall mshr miss latency
system.l2.replacements                          88588                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       134587                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           134587                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       134587                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       134587                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       740516                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           740516                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       740516                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       740516                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           71                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            71                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data               55                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   55                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data           56                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               56                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.017857                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.017857                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        13500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        13500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.017857                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.017857                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             23761                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 23761                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           51516                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               51516                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3751965500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3751965500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         75277                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             75277                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.684352                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.684352                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72831.071900                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72831.071900                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        51516                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          51516                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3226206750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3226206750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.684352                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.684352                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 62625.334847                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62625.334847                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         725817                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             725817                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        15711                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            15711                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   1221545000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1221545000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       741528                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         741528                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.021187                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.021187                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77750.938833                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77750.938833                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        15699                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        15699                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   1060502250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1060502250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.021171                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.021171                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67552.216702                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67552.216702                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        120066                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            120066                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        28162                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           28162                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2234470500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2234470500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       148228                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        148228                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.189991                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.189991                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79343.459271                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79343.459271                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        28162                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        28162                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1947791250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1947791250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.189991                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.189991                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69163.811164                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69163.811164                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  21477458000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8121.287755                       # Cycle average of tags in use
system.l2.tags.total_refs                     1927751                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     96780                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     19.918899                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     218.550799                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      2311.150814                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      5591.586141                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.026679                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.282123                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.682567                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991368                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          127                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          978                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6113                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          958                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  15519460                       # Number of tag accesses
system.l2.tags.data_accesses                 15519460                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  21477458000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     53571.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     15699.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     79631.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000534445750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3219                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3219                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              243787                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              50365                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       95377                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      53571                       # Number of write requests accepted
system.mem_ctrls.readBursts                     95377                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    53571                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     47                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.69                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 95377                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                53571                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   73710                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   14749                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         3219                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.610749                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.640329                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    134.539106                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3216     99.91%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3219                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3219                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.634980                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.607432                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.975795                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2223     69.06%     69.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               47      1.46%     70.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              861     26.75%     97.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               78      2.42%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      0.28%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3219                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    3008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 6104128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3428544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    284.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    159.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   21475730500                       # Total gap between requests
system.mem_ctrls.avgGap                     144182.74                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      1004736                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      5096384                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      3427072                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 46780955.176352806389                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 237289906.468447029591                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 159565997.056076169014                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        15699                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        79678                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        53571                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    542401000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   2545024750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 508188188250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34550.04                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31941.37                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   9486255.40                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      1004736                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      5099392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       6104128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      1004736                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      1004736                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      3428544                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      3428544                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        15699                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        79678                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          95377                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        53571                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         53571                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     46780955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    237429960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        284210915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     46780955                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     46780955                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    159634534                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       159634534                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    159634534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     46780955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    237429960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       443845449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                95330                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               53548                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         6419                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         6058                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         6039                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         5882                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         5714                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         6261                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         5909                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         6412                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         5966                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         5867                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         6044                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         5969                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         5479                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         5457                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         5871                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         5983                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         3627                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         3422                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         3275                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         3212                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         3037                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         3514                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         3438                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         3589                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         3391                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         3588                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         3524                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         3347                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2901                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         3050                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         3134                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         3499                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1299988250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             476650000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         3087425750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                13636.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32386.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               66022                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              31614                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            69.26                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           59.04                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        51241                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   185.947347                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   122.632794                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   224.436323                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        25896     50.54%     50.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        14386     28.08%     78.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4690      9.15%     87.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1925      3.76%     91.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1004      1.96%     93.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          616      1.20%     94.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          380      0.74%     95.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          261      0.51%     95.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2083      4.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        51241                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               6101120                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            3427072                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              284.070862                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              159.565997                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.47                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               65.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  21477458000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       188474580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       100176615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      347675160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     141535080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1695177120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   7616444880                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1833495840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   11922979275                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   555.139220                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   4689465750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    717080000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  16070912250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       177393300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        94282980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      332981040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     137985480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1695177120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   7494903780                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1935846240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   11868569940                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   552.605897                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   4953099000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    717080000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  15807279000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  21477458000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              43861                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        53571                       # Transaction distribution
system.membus.trans_dist::CleanEvict            33608                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             51516                       # Transaction distribution
system.membus.trans_dist::ReadExResp            51516                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         43861                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       277934                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       277934                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 277934                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      9532672                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      9532672                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 9532672                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             95378                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   95378    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               95378                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  21477458000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            99210250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          119221250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            889871                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       188158                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       741072                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          123423                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              56                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             56                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            75277                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           75277                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        741643                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       148228                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2224243                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       670115                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2894358                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     94886400                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     22917888                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              117804288                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           88703                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3435904                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1053792                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004208                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.064759                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1049360     99.58%     99.58% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4430      0.42%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1053792                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  21477458000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1840293500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1112664100                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         335488593                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
