Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Nov 26 13:43:51 2024
| Host         : DESKTOP-HT5OLI6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TopLevel_timing_summary_routed.rpt -pb TopLevel_timing_summary_routed.pb -rpx TopLevel_timing_summary_routed.rpx -warn_on_violation
| Design       : TopLevel
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       39          
HPDR-1     Warning           Port pin direction inconsistency  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (39)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (106)
5. checking no_input_delay (2)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (39)
-------------------------
 There are 39 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (106)
--------------------------------------------------
 There are 106 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  135          inf        0.000                      0                  135           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           135 Endpoints
Min Delay           135 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 buffer_full_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_full
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.147ns  (logic 3.137ns (30.912%)  route 7.010ns (69.088%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDCE                         0.000     0.000 r  buffer_full_reg/C
    SLICE_X112Y60        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  buffer_full_reg/Q
                         net (fo=9, routed)           7.010     7.528    buffer_full_OBUF
    W6                   OBUF (Prop_obuf_I_O)         2.619    10.147 r  buffer_full_OBUF_inst/O
                         net (fo=0)                   0.000    10.147    buffer_full
    W6                                                                r  buffer_full (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            buffer_temp_reg[25]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.494ns  (logic 0.951ns (11.190%)  route 7.544ns (88.810%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 f  reset_IBUF_inst/O
                         net (fo=33, routed)          7.544     8.494    reset_IBUF
    SLICE_X112Y68        FDCE                                         f  buffer_temp_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            buffer_temp_reg[26]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.494ns  (logic 0.951ns (11.190%)  route 7.544ns (88.810%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 f  reset_IBUF_inst/O
                         net (fo=33, routed)          7.544     8.494    reset_IBUF
    SLICE_X112Y68        FDCE                                         f  buffer_temp_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            buffer_temp_reg[27]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.494ns  (logic 0.951ns (11.190%)  route 7.544ns (88.810%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 f  reset_IBUF_inst/O
                         net (fo=33, routed)          7.544     8.494    reset_IBUF
    SLICE_X112Y68        FDCE                                         f  buffer_temp_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            buffer_temp_reg[28]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.494ns  (logic 0.951ns (11.190%)  route 7.544ns (88.810%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 f  reset_IBUF_inst/O
                         net (fo=33, routed)          7.544     8.494    reset_IBUF
    SLICE_X113Y68        FDCE                                         f  buffer_temp_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            buffer_temp_reg[29]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.494ns  (logic 0.951ns (11.190%)  route 7.544ns (88.810%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 f  reset_IBUF_inst/O
                         net (fo=33, routed)          7.544     8.494    reset_IBUF
    SLICE_X113Y68        FDCE                                         f  buffer_temp_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            buffer_temp_reg[30]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.494ns  (logic 0.951ns (11.190%)  route 7.544ns (88.810%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 f  reset_IBUF_inst/O
                         net (fo=33, routed)          7.544     8.494    reset_IBUF
    SLICE_X113Y68        FDCE                                         f  buffer_temp_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            buffer_temp_reg[31]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.494ns  (logic 0.951ns (11.190%)  route 7.544ns (88.810%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 f  reset_IBUF_inst/O
                         net (fo=33, routed)          7.544     8.494    reset_IBUF
    SLICE_X113Y68        FDCE                                         f  buffer_temp_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            buffer_temp_reg[13]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.310ns  (logic 1.114ns (13.402%)  route 7.197ns (86.598%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    V10                  IBUF (Prop_ibuf_I_O)         0.990     0.990 r  start_IBUF_inst/O
                         net (fo=9, routed)           6.425     7.414    start_IBUF
    SLICE_X113Y60        LUT4 (Prop_lut4_I0_O)        0.124     7.538 r  buffer_temp[15]_i_1/O
                         net (fo=7, routed)           0.772     8.310    buffer_temp[15]_i_1_n_0
    SLICE_X113Y63        FDCE                                         r  buffer_temp_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            buffer_temp_reg[14]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.310ns  (logic 1.114ns (13.402%)  route 7.197ns (86.598%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    V10                  IBUF (Prop_ibuf_I_O)         0.990     0.990 r  start_IBUF_inst/O
                         net (fo=9, routed)           6.425     7.414    start_IBUF
    SLICE_X113Y60        LUT4 (Prop_lut4_I0_O)        0.124     7.538 r  buffer_temp[15]_i_1/O
                         net (fo=7, routed)           0.772     8.310    buffer_temp[15]_i_1_n_0
    SLICE_X113Y63        FDCE                                         r  buffer_temp_reg[14]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 buffer_in_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buffer_temp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y59        FDRE                         0.000     0.000 r  buffer_in_reg[1]/C
    SLICE_X113Y59        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  buffer_in_reg[1]/Q
                         net (fo=4, routed)           0.122     0.263    buffer_in[1]
    SLICE_X112Y58        FDCE                                         r  buffer_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffer_in_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buffer_temp_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y59        FDRE                         0.000     0.000 r  buffer_in_reg[6]/C
    SLICE_X113Y59        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  buffer_in_reg[6]/Q
                         net (fo=4, routed)           0.122     0.263    buffer_in[6]
    SLICE_X113Y58        FDCE                                         r  buffer_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffer_in_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buffer_temp_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.128ns (48.195%)  route 0.138ns (51.805%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y59        FDRE                         0.000     0.000 r  buffer_in_reg[7]/C
    SLICE_X113Y59        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  buffer_in_reg[7]/Q
                         net (fo=4, routed)           0.138     0.266    buffer_in[7]
    SLICE_X113Y58        FDCE                                         r  buffer_temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffer_in_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buffer_temp_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.141ns (50.810%)  route 0.137ns (49.190%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y59        FDRE                         0.000     0.000 r  buffer_in_reg[2]/C
    SLICE_X113Y59        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  buffer_in_reg[2]/Q
                         net (fo=4, routed)           0.137     0.278    buffer_in[2]
    SLICE_X113Y60        FDCE                                         r  buffer_temp_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffer_in_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buffer_temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.141ns (50.810%)  route 0.137ns (49.190%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y59        FDRE                         0.000     0.000 r  buffer_in_reg[2]/C
    SLICE_X113Y59        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  buffer_in_reg[2]/Q
                         net (fo=4, routed)           0.137     0.278    buffer_in[2]
    SLICE_X112Y58        FDCE                                         r  buffer_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffer_in_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buffer_temp_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.164ns (53.647%)  route 0.142ns (46.353%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE                         0.000     0.000 r  buffer_in_reg[3]/C
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  buffer_in_reg[3]/Q
                         net (fo=4, routed)           0.142     0.306    buffer_in[3]
    SLICE_X113Y61        FDCE                                         r  buffer_temp_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffer_in_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buffer_temp_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.128ns (40.252%)  route 0.190ns (59.748%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y59        FDRE                         0.000     0.000 r  buffer_in_reg[5]/C
    SLICE_X113Y59        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  buffer_in_reg[5]/Q
                         net (fo=4, routed)           0.190     0.318    buffer_in[5]
    SLICE_X113Y58        FDCE                                         r  buffer_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffer_in_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buffer_temp_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.128ns (39.608%)  route 0.195ns (60.392%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y59        FDRE                         0.000     0.000 r  buffer_in_reg[4]/C
    SLICE_X113Y59        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  buffer_in_reg[4]/Q
                         net (fo=4, routed)           0.195     0.323    buffer_in[4]
    SLICE_X113Y61        FDCE                                         r  buffer_temp_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffer_in_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buffer_temp_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.141ns (43.127%)  route 0.186ns (56.873%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y59        FDRE                         0.000     0.000 r  buffer_in_reg[1]/C
    SLICE_X113Y59        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  buffer_in_reg[1]/Q
                         net (fo=4, routed)           0.186     0.327    buffer_in[1]
    SLICE_X113Y60        FDCE                                         r  buffer_temp_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffer_in_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buffer_temp_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.141ns (41.516%)  route 0.199ns (58.484%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y59        FDRE                         0.000     0.000 r  buffer_in_reg[6]/C
    SLICE_X113Y59        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  buffer_in_reg[6]/Q
                         net (fo=4, routed)           0.199     0.340    buffer_in[6]
    SLICE_X113Y63        FDCE                                         r  buffer_temp_reg[14]/D
  -------------------------------------------------------------------    -------------------





