$date
	Wed Feb 14 13:05:34 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! out7 $end
$var wire 1 " out6 $end
$var wire 1 # out5 $end
$var wire 1 $ out4 $end
$var wire 1 % out3 $end
$var wire 1 & out2 $end
$var wire 1 ' out1 $end
$var wire 1 ( out0 $end
$var reg 1 ) en $end
$var reg 1 * in0 $end
$var reg 1 + in1 $end
$var reg 1 , in2 $end
$scope module dut $end
$var wire 1 ) en $end
$var wire 1 * in0 $end
$var wire 1 + in1 $end
$var wire 1 , in2 $end
$var wire 1 ! out7 $end
$var wire 1 " out6 $end
$var wire 1 # out5 $end
$var wire 1 $ out4 $end
$var wire 1 % out3 $end
$var wire 1 & out2 $end
$var wire 1 ' out1 $end
$var wire 1 ( out0 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
0+
0*
1)
1(
0'
0&
0%
0$
0#
0"
0!
$end
#10
0(
1'
1*
#20
0'
0%
1!
1,
1+
#30
0!
0)
#40
