# SystemVerilog RISC-V Core
![](docs/pipelined_without_hu.png)

Aim: Implement 5-stage pipelined RSIC-V core (RV32I ISA subset) using SystemVerilog, with these extensions:
- Hazard Unit
- Branch Prediction
- etc...