{
  "module_name": "idt8a340_reg.h",
  "hash_id": "f9bc5737cf7ebe34b34be7e7a7b809270f234ba660be811bd98dfacec609e5e3",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mfd/idt8a340_reg.h",
  "human_readable_source": " \n \n#ifndef HAVE_IDT8A340_REG\n#define HAVE_IDT8A340_REG\n\n#define PAGE_ADDR_BASE                    0x0000\n#define PAGE_ADDR                         0x00fc\n\n#define HW_REVISION                       0x8180\n#define REV_ID                            0x007a\n\n#define HW_DPLL_0                         (0x8a00)\n#define HW_DPLL_1                         (0x8b00)\n#define HW_DPLL_2                         (0x8c00)\n#define HW_DPLL_3                         (0x8d00)\n#define HW_DPLL_4                         (0x8e00)\n#define HW_DPLL_5                         (0x8f00)\n#define HW_DPLL_6                         (0x9000)\n#define HW_DPLL_7                         (0x9100)\n\n#define HW_DPLL_TOD_SW_TRIG_ADDR__0       (0x080)\n#define HW_DPLL_TOD_CTRL_1                (0x089)\n#define HW_DPLL_TOD_CTRL_2                (0x08A)\n#define HW_DPLL_TOD_OVR__0                (0x098)\n#define HW_DPLL_TOD_OUT_0__0              (0x0B0)\n\n#define HW_Q0_Q1_CH_SYNC_CTRL_0           (0xa740)\n#define HW_Q0_Q1_CH_SYNC_CTRL_1           (0xa741)\n#define HW_Q2_Q3_CH_SYNC_CTRL_0           (0xa742)\n#define HW_Q2_Q3_CH_SYNC_CTRL_1           (0xa743)\n#define HW_Q4_Q5_CH_SYNC_CTRL_0           (0xa744)\n#define HW_Q4_Q5_CH_SYNC_CTRL_1           (0xa745)\n#define HW_Q6_Q7_CH_SYNC_CTRL_0           (0xa746)\n#define HW_Q6_Q7_CH_SYNC_CTRL_1           (0xa747)\n#define HW_Q8_CH_SYNC_CTRL_0              (0xa748)\n#define HW_Q8_CH_SYNC_CTRL_1              (0xa749)\n#define HW_Q9_CH_SYNC_CTRL_0              (0xa74a)\n#define HW_Q9_CH_SYNC_CTRL_1              (0xa74b)\n#define HW_Q10_CH_SYNC_CTRL_0             (0xa74c)\n#define HW_Q10_CH_SYNC_CTRL_1             (0xa74d)\n#define HW_Q11_CH_SYNC_CTRL_0             (0xa74e)\n#define HW_Q11_CH_SYNC_CTRL_1             (0xa74f)\n\n#define SYNC_SOURCE_DPLL0_TOD_PPS\t0x14\n#define SYNC_SOURCE_DPLL1_TOD_PPS\t0x15\n#define SYNC_SOURCE_DPLL2_TOD_PPS\t0x16\n#define SYNC_SOURCE_DPLL3_TOD_PPS\t0x17\n\n#define SYNCTRL1_MASTER_SYNC_RST\tBIT(7)\n#define SYNCTRL1_MASTER_SYNC_TRIG\tBIT(5)\n#define SYNCTRL1_TOD_SYNC_TRIG\t\tBIT(4)\n#define SYNCTRL1_FBDIV_FRAME_SYNC_TRIG\tBIT(3)\n#define SYNCTRL1_FBDIV_SYNC_TRIG\tBIT(2)\n#define SYNCTRL1_Q1_DIV_SYNC_TRIG\tBIT(1)\n#define SYNCTRL1_Q0_DIV_SYNC_TRIG\tBIT(0)\n\n#define HW_Q8_CTRL_SPARE  (0xa7d4)\n#define HW_Q11_CTRL_SPARE (0xa7ec)\n\n \n#define Q9_TO_Q8_SYNC_TRIG  BIT(1)\n\n \n#define Q9_TO_Q8_FANOUT_AND_CLOCK_SYNC_ENABLE_MASK  (BIT(0) | BIT(2))\n\n \n#define Q10_TO_Q11_SYNC_TRIG  BIT(1)\n\n \n#define Q10_TO_Q11_FANOUT_AND_CLOCK_SYNC_ENABLE_MASK  (BIT(0) | BIT(2))\n\n#define RESET_CTRL                        0xc000\n#define SM_RESET                          0x0012\n#define SM_RESET_V520                     0x0013\n#define SM_RESET_CMD                      0x5A\n\n#define GENERAL_STATUS                    0xc014\n#define BOOT_STATUS                       0x0000\n#define HW_REV_ID                         0x000A\n#define BOND_ID                           0x000B\n#define HW_CSR_ID                         0x000C\n#define HW_IRQ_ID                         0x000E\n#define MAJ_REL                           0x0010\n#define MIN_REL                           0x0011\n#define HOTFIX_REL                        0x0012\n#define PIPELINE_ID                       0x0014\n#define BUILD_ID                          0x0018\n#define JTAG_DEVICE_ID                    0x001c\n#define PRODUCT_ID                        0x001e\n#define OTP_SCSR_CONFIG_SELECT            0x0022\n\n#define STATUS                            0xc03c\n#define DPLL0_STATUS\t\t\t  0x0018\n#define DPLL1_STATUS\t\t\t  0x0019\n#define DPLL2_STATUS\t\t\t  0x001a\n#define DPLL3_STATUS\t\t\t  0x001b\n#define DPLL4_STATUS\t\t\t  0x001c\n#define DPLL5_STATUS\t\t\t  0x001d\n#define DPLL6_STATUS\t\t\t  0x001e\n#define DPLL7_STATUS\t\t\t  0x001f\n#define DPLL_SYS_STATUS                   0x0020\n#define DPLL_SYS_APLL_STATUS              0x0021\n#define DPLL0_FILTER_STATUS               0x0044\n#define DPLL1_FILTER_STATUS               0x004c\n#define DPLL2_FILTER_STATUS               0x0054\n#define DPLL3_FILTER_STATUS               0x005c\n#define DPLL4_FILTER_STATUS               0x0064\n#define DPLL5_FILTER_STATUS               0x006c\n#define DPLL6_FILTER_STATUS               0x0074\n#define DPLL7_FILTER_STATUS               0x007c\n#define DPLLSYS_FILTER_STATUS             0x0084\n#define USER_GPIO0_TO_7_STATUS            0x008a\n#define USER_GPIO8_TO_15_STATUS           0x008b\n\n#define GPIO_USER_CONTROL                 0xc160\n#define GPIO0_TO_7_OUT                    0x0000\n#define GPIO8_TO_15_OUT                   0x0001\n#define GPIO0_TO_7_OUT_V520               0x0002\n#define GPIO8_TO_15_OUT_V520              0x0003\n\n#define STICKY_STATUS_CLEAR               0xc164\n\n#define GPIO_TOD_NOTIFICATION_CLEAR       0xc16c\n\n#define ALERT_CFG                         0xc188\n\n#define SYS_DPLL_XO                       0xc194\n\n#define SYS_APLL                          0xc19c\n\n#define INPUT_0                           0xc1b0\n#define INPUT_1                           0xc1c0\n#define INPUT_2                           0xc1d0\n#define INPUT_3                           0xc200\n#define INPUT_4                           0xc210\n#define INPUT_5                           0xc220\n#define INPUT_6                           0xc230\n#define INPUT_7                           0xc240\n#define INPUT_8                           0xc250\n#define INPUT_9                           0xc260\n#define INPUT_10                          0xc280\n#define INPUT_11                          0xc290\n#define INPUT_12                          0xc2a0\n#define INPUT_13                          0xc2b0\n#define INPUT_14                          0xc2c0\n#define INPUT_15                          0xc2d0\n\n#define REF_MON_0                         0xc2e0\n#define REF_MON_1                         0xc2ec\n#define REF_MON_2                         0xc300\n#define REF_MON_3                         0xc30c\n#define REF_MON_4                         0xc318\n#define REF_MON_5                         0xc324\n#define REF_MON_6                         0xc330\n#define REF_MON_7                         0xc33c\n#define REF_MON_8                         0xc348\n#define REF_MON_9                         0xc354\n#define REF_MON_10                        0xc360\n#define REF_MON_11                        0xc36c\n#define REF_MON_12                        0xc380\n#define REF_MON_13                        0xc38c\n#define REF_MON_14                        0xc398\n#define REF_MON_15                        0xc3a4\n\n#define DPLL_0                            0xc3b0\n#define DPLL_CTRL_REG_0                   0x0002\n#define DPLL_CTRL_REG_1                   0x0003\n#define DPLL_CTRL_REG_2                   0x0004\n#define DPLL_TOD_SYNC_CFG                 0x0031\n#define DPLL_COMBO_SLAVE_CFG_0            0x0032\n#define DPLL_COMBO_SLAVE_CFG_1            0x0033\n#define DPLL_SLAVE_REF_CFG                0x0034\n#define DPLL_REF_MODE                     0x0035\n#define DPLL_PHASE_MEASUREMENT_CFG        0x0036\n#define DPLL_MODE                         0x0037\n#define DPLL_MODE_V520                    0x003B\n#define DPLL_1                            0xc400\n#define DPLL_2                            0xc438\n#define DPLL_2_V520                       0xc43c\n#define DPLL_3                            0xc480\n#define DPLL_4                            0xc4b8\n#define DPLL_4_V520                       0xc4bc\n#define DPLL_5                            0xc500\n#define DPLL_6                            0xc538\n#define DPLL_6_V520                       0xc53c\n#define DPLL_7                            0xc580\n#define SYS_DPLL                          0xc5b8\n#define SYS_DPLL_V520                     0xc5bc\n\n#define DPLL_CTRL_0                       0xc600\n#define DPLL_CTRL_DPLL_MANU_REF_CFG       0x0001\n#define DPLL_CTRL_DPLL_FOD_FREQ           0x001c\n#define DPLL_CTRL_COMBO_MASTER_CFG        0x003a\n#define DPLL_CTRL_1                       0xc63c\n#define DPLL_CTRL_2                       0xc680\n#define DPLL_CTRL_3                       0xc6bc\n#define DPLL_CTRL_4                       0xc700\n#define DPLL_CTRL_5                       0xc73c\n#define DPLL_CTRL_6                       0xc780\n#define DPLL_CTRL_7                       0xc7bc\n#define SYS_DPLL_CTRL                     0xc800\n\n#define DPLL_PHASE_0                      0xc818\n \n#define DPLL_WR_PHASE                     0x0000\n#define DPLL_PHASE_1                      0xc81c\n#define DPLL_PHASE_2                      0xc820\n#define DPLL_PHASE_3                      0xc824\n#define DPLL_PHASE_4                      0xc828\n#define DPLL_PHASE_5                      0xc82c\n#define DPLL_PHASE_6                      0xc830\n#define DPLL_PHASE_7                      0xc834\n\n#define DPLL_FREQ_0                       0xc838\n \n#define DPLL_WR_FREQ                      0x0000\n#define DPLL_FREQ_1                       0xc840\n#define DPLL_FREQ_2                       0xc848\n#define DPLL_FREQ_3                       0xc850\n#define DPLL_FREQ_4                       0xc858\n#define DPLL_FREQ_5                       0xc860\n#define DPLL_FREQ_6                       0xc868\n#define DPLL_FREQ_7                       0xc870\n\n#define DPLL_PHASE_PULL_IN_0              0xc880\n#define PULL_IN_OFFSET                    0x0000  \n#define PULL_IN_SLOPE_LIMIT               0x0004  \n#define PULL_IN_CTRL                      0x0007\n#define DPLL_PHASE_PULL_IN_1              0xc888\n#define DPLL_PHASE_PULL_IN_2              0xc890\n#define DPLL_PHASE_PULL_IN_3              0xc898\n#define DPLL_PHASE_PULL_IN_4              0xc8a0\n#define DPLL_PHASE_PULL_IN_5              0xc8a8\n#define DPLL_PHASE_PULL_IN_6              0xc8b0\n#define DPLL_PHASE_PULL_IN_7              0xc8b8\n\n#define GPIO_CFG                          0xc8c0\n#define GPIO_CFG_GBL                      0x0000\n#define GPIO_0                            0xc8c2\n#define GPIO_DCO_INC_DEC                  0x0000\n#define GPIO_OUT_CTRL_0                   0x0001\n#define GPIO_OUT_CTRL_1                   0x0002\n#define GPIO_TOD_TRIG                     0x0003\n#define GPIO_DPLL_INDICATOR               0x0004\n#define GPIO_LOS_INDICATOR                0x0005\n#define GPIO_REF_INPUT_DSQ_0              0x0006\n#define GPIO_REF_INPUT_DSQ_1              0x0007\n#define GPIO_REF_INPUT_DSQ_2              0x0008\n#define GPIO_REF_INPUT_DSQ_3              0x0009\n#define GPIO_MAN_CLK_SEL_0                0x000a\n#define GPIO_MAN_CLK_SEL_1                0x000b\n#define GPIO_MAN_CLK_SEL_2                0x000c\n#define GPIO_SLAVE                        0x000d\n#define GPIO_ALERT_OUT_CFG                0x000e\n#define GPIO_TOD_NOTIFICATION_CFG         0x000f\n#define GPIO_CTRL                         0x0010\n#define GPIO_CTRL_V520                    0x0011\n#define GPIO_1                            0xc8d4\n#define GPIO_2                            0xc8e6\n#define GPIO_3                            0xc900\n#define GPIO_4                            0xc912\n#define GPIO_5                            0xc924\n#define GPIO_6                            0xc936\n#define GPIO_7                            0xc948\n#define GPIO_8                            0xc95a\n#define GPIO_9                            0xc980\n#define GPIO_10                           0xc992\n#define GPIO_11                           0xc9a4\n#define GPIO_12                           0xc9b6\n#define GPIO_13                           0xc9c8\n#define GPIO_14                           0xc9da\n#define GPIO_15                           0xca00\n\n#define OUT_DIV_MUX                       0xca12\n#define OUTPUT_0                          0xca14\n#define OUTPUT_0_V520                     0xca20\n \n#define OUT_DIV                           0x0000\n#define OUT_DUTY_CYCLE_HIGH               0x0004\n#define OUT_CTRL_0                        0x0008\n#define OUT_CTRL_1                        0x0009\n \n#define OUT_PHASE_ADJ                     0x000c\n#define OUTPUT_1                          0xca24\n#define OUTPUT_1_V520                     0xca30\n#define OUTPUT_2                          0xca34\n#define OUTPUT_2_V520                     0xca40\n#define OUTPUT_3                          0xca44\n#define OUTPUT_3_V520                     0xca50\n#define OUTPUT_4                          0xca54\n#define OUTPUT_4_V520                     0xca60\n#define OUTPUT_5                          0xca64\n#define OUTPUT_5_V520                     0xca80\n#define OUTPUT_6                          0xca80\n#define OUTPUT_6_V520                     0xca90\n#define OUTPUT_7                          0xca90\n#define OUTPUT_7_V520                     0xcaa0\n#define OUTPUT_8                          0xcaa0\n#define OUTPUT_8_V520                     0xcab0\n#define OUTPUT_9                          0xcab0\n#define OUTPUT_9_V520                     0xcac0\n#define OUTPUT_10                         0xcac0\n#define OUTPUT_10_V520                     0xcad0\n#define OUTPUT_11                         0xcad0\n#define OUTPUT_11_V520                    0xcae0\n\n#define SERIAL                            0xcae0\n#define SERIAL_V520                       0xcaf0\n\n#define PWM_ENCODER_0                     0xcb00\n#define PWM_ENCODER_1                     0xcb08\n#define PWM_ENCODER_2                     0xcb10\n#define PWM_ENCODER_3                     0xcb18\n#define PWM_ENCODER_4                     0xcb20\n#define PWM_ENCODER_5                     0xcb28\n#define PWM_ENCODER_6                     0xcb30\n#define PWM_ENCODER_7                     0xcb38\n#define PWM_DECODER_0                     0xcb40\n#define PWM_DECODER_1                     0xcb48\n#define PWM_DECODER_1_V520                0xcb4a\n#define PWM_DECODER_2                     0xcb50\n#define PWM_DECODER_2_V520                0xcb54\n#define PWM_DECODER_3                     0xcb58\n#define PWM_DECODER_3_V520                0xcb5e\n#define PWM_DECODER_4                     0xcb60\n#define PWM_DECODER_4_V520                0xcb68\n#define PWM_DECODER_5                     0xcb68\n#define PWM_DECODER_5_V520                0xcb80\n#define PWM_DECODER_6                     0xcb70\n#define PWM_DECODER_6_V520                0xcb8a\n#define PWM_DECODER_7                     0xcb80\n#define PWM_DECODER_7_V520                0xcb94\n#define PWM_DECODER_8                     0xcb88\n#define PWM_DECODER_8_V520                0xcb9e\n#define PWM_DECODER_9                     0xcb90\n#define PWM_DECODER_9_V520                0xcba8\n#define PWM_DECODER_10                    0xcb98\n#define PWM_DECODER_10_V520               0xcbb2\n#define PWM_DECODER_11                    0xcba0\n#define PWM_DECODER_11_V520               0xcbbc\n#define PWM_DECODER_12                    0xcba8\n#define PWM_DECODER_12_V520               0xcbc6\n#define PWM_DECODER_13                    0xcbb0\n#define PWM_DECODER_13_V520               0xcbd0\n#define PWM_DECODER_14                    0xcbb8\n#define PWM_DECODER_14_V520               0xcbda\n#define PWM_DECODER_15                    0xcbc0\n#define PWM_DECODER_15_V520               0xcbe4\n#define PWM_USER_DATA                     0xcbc8\n#define PWM_USER_DATA_V520                0xcbf0\n\n#define TOD_0                             0xcbcc\n#define TOD_0_V520                        0xcc00\n \n#define TOD_CFG                           0x0000\n#define TOD_CFG_V520                      0x0001\n#define TOD_1                             0xcbce\n#define TOD_1_V520                        0xcc02\n#define TOD_2                             0xcbd0\n#define TOD_2_V520                        0xcc04\n#define TOD_3                             0xcbd2\n#define TOD_3_V520                        0xcc06\n\n#define TOD_WRITE_0                       0xcc00\n#define TOD_WRITE_0_V520                  0xcc10\n \n#define TOD_WRITE                         0x0000\n \n#define TOD_WRITE_COUNTER                 0x000c\n \n#define TOD_WRITE_SELECT_CFG_0            0x000d\n \n#define TOD_WRITE_CMD                     0x000f\n#define TOD_WRITE_1                       0xcc10\n#define TOD_WRITE_1_V520                  0xcc20\n#define TOD_WRITE_2                       0xcc20\n#define TOD_WRITE_2_V520                  0xcc30\n#define TOD_WRITE_3                       0xcc30\n#define TOD_WRITE_3_V520                  0xcc40\n\n#define TOD_READ_PRIMARY_0                0xcc40\n#define TOD_READ_PRIMARY_0_V520           0xcc50\n \n#define TOD_READ_PRIMARY_BASE             0x0000\n \n#define TOD_READ_PRIMARY_COUNTER          0x000b\n \n#define TOD_READ_PRIMARY_SEL_CFG_0        0x000c\n \n#define TOD_READ_PRIMARY_CMD              0x000e\n#define TOD_READ_PRIMARY_CMD_V520         0x000f\n#define TOD_READ_PRIMARY_1                0xcc50\n#define TOD_READ_PRIMARY_1_V520           0xcc60\n#define TOD_READ_PRIMARY_2                0xcc60\n#define TOD_READ_PRIMARY_2_V520           0xcc80\n#define TOD_READ_PRIMARY_3                0xcc80\n#define TOD_READ_PRIMARY_3_V520           0xcc90\n\n#define TOD_READ_SECONDARY_0              0xcc90\n#define TOD_READ_SECONDARY_0_V520         0xcca0\n \n#define TOD_READ_SECONDARY_BASE           0x0000\n \n#define TOD_READ_SECONDARY_COUNTER        0x000b\n \n#define TOD_READ_SECONDARY_SEL_CFG_0      0x000c\n \n#define TOD_READ_SECONDARY_CMD            0x000e\n#define TOD_READ_SECONDARY_CMD_V520       0x000f\n\n#define TOD_READ_SECONDARY_1              0xcca0\n#define TOD_READ_SECONDARY_1_V520         0xccb0\n#define TOD_READ_SECONDARY_2              0xccb0\n#define TOD_READ_SECONDARY_2_V520         0xccc0\n#define TOD_READ_SECONDARY_3              0xccc0\n#define TOD_READ_SECONDARY_3_V520         0xccd0\n\n#define OUTPUT_TDC_CFG                    0xccd0\n#define OUTPUT_TDC_CFG_V520               0xcce0\n#define OUTPUT_TDC_0                      0xcd00\n#define OUTPUT_TDC_1                      0xcd08\n#define OUTPUT_TDC_2                      0xcd10\n#define OUTPUT_TDC_3                      0xcd18\n#define INPUT_TDC                         0xcd20\n\n#define SCRATCH                           0xcf50\n#define SCRATCH_V520                      0xcf4c\n\n#define EEPROM                            0xcf68\n#define EEPROM_V520                       0xcf64\n\n#define OTP                               0xcf70\n\n#define BYTE                              0xcf80\n\n \n#define MAJOR_SHIFT                       (1)\n#define MAJOR_MASK                        (0x7f)\n#define PR_BUILD                          BIT(0)\n\n \n#define GPIO0_LEVEL                       BIT(0)\n#define GPIO1_LEVEL                       BIT(1)\n#define GPIO2_LEVEL                       BIT(2)\n#define GPIO3_LEVEL                       BIT(3)\n#define GPIO4_LEVEL                       BIT(4)\n#define GPIO5_LEVEL                       BIT(5)\n#define GPIO6_LEVEL                       BIT(6)\n#define GPIO7_LEVEL                       BIT(7)\n\n \n#define GPIO8_LEVEL                       BIT(0)\n#define GPIO9_LEVEL                       BIT(1)\n#define GPIO10_LEVEL                      BIT(2)\n#define GPIO11_LEVEL                      BIT(3)\n#define GPIO12_LEVEL                      BIT(4)\n#define GPIO13_LEVEL                      BIT(5)\n#define GPIO14_LEVEL                      BIT(6)\n#define GPIO15_LEVEL                      BIT(7)\n\n \n#define GPIO0_DRIVE_LEVEL                 BIT(0)\n#define GPIO1_DRIVE_LEVEL                 BIT(1)\n#define GPIO2_DRIVE_LEVEL                 BIT(2)\n#define GPIO3_DRIVE_LEVEL                 BIT(3)\n#define GPIO4_DRIVE_LEVEL                 BIT(4)\n#define GPIO5_DRIVE_LEVEL                 BIT(5)\n#define GPIO6_DRIVE_LEVEL                 BIT(6)\n#define GPIO7_DRIVE_LEVEL                 BIT(7)\n\n \n#define GPIO8_DRIVE_LEVEL                 BIT(0)\n#define GPIO9_DRIVE_LEVEL                 BIT(1)\n#define GPIO10_DRIVE_LEVEL                BIT(2)\n#define GPIO11_DRIVE_LEVEL                BIT(3)\n#define GPIO12_DRIVE_LEVEL                BIT(4)\n#define GPIO13_DRIVE_LEVEL                BIT(5)\n#define GPIO14_DRIVE_LEVEL                BIT(6)\n#define GPIO15_DRIVE_LEVEL                BIT(7)\n\n \n#define TOD_SYNC_SOURCE_SHIFT             (1)\n#define TOD_SYNC_SOURCE_MASK              (0x3)\n#define TOD_SYNC_EN                       BIT(0)\n\n \n#define WRITE_TIMER_MODE                  BIT(6)\n#define PLL_MODE_SHIFT                    (3)\n#define PLL_MODE_MASK                     (0x7)\n#define STATE_MODE_SHIFT                  (0)\n#define STATE_MODE_MASK                   (0x7)\n\n \n#define MANUAL_REFERENCE_SHIFT            (0)\n#define MANUAL_REFERENCE_MASK             (0x1f)\n\n \n#define SUPPLY_MODE_SHIFT                 (0)\n#define SUPPLY_MODE_MASK                  (0x3)\n\n \n#define INCDEC_DPLL_INDEX_SHIFT           (0)\n#define INCDEC_DPLL_INDEX_MASK            (0x7)\n\n \n#define CTRL_OUT_0                        BIT(0)\n#define CTRL_OUT_1                        BIT(1)\n#define CTRL_OUT_2                        BIT(2)\n#define CTRL_OUT_3                        BIT(3)\n#define CTRL_OUT_4                        BIT(4)\n#define CTRL_OUT_5                        BIT(5)\n#define CTRL_OUT_6                        BIT(6)\n#define CTRL_OUT_7                        BIT(7)\n\n \n#define CTRL_OUT_8                        BIT(0)\n#define CTRL_OUT_9                        BIT(1)\n#define CTRL_OUT_10                       BIT(2)\n#define CTRL_OUT_11                       BIT(3)\n#define CTRL_OUT_12                       BIT(4)\n#define CTRL_OUT_13                       BIT(5)\n#define CTRL_OUT_14                       BIT(6)\n#define CTRL_OUT_15                       BIT(7)\n\n \n#define TOD_TRIG_0                        BIT(0)\n#define TOD_TRIG_1                        BIT(1)\n#define TOD_TRIG_2                        BIT(2)\n#define TOD_TRIG_3                        BIT(3)\n\n \n#define IND_DPLL_INDEX_SHIFT              (0)\n#define IND_DPLL_INDEX_MASK               (0x7)\n\n \n#define REFMON_INDEX_SHIFT                (0)\n#define REFMON_INDEX_MASK                 (0xf)\n \n#define ACTIVE_LEVEL                      BIT(4)\n\n \n#define DSQ_INP_0                         BIT(0)\n#define DSQ_INP_1                         BIT(1)\n#define DSQ_INP_2                         BIT(2)\n#define DSQ_INP_3                         BIT(3)\n#define DSQ_INP_4                         BIT(4)\n#define DSQ_INP_5                         BIT(5)\n#define DSQ_INP_6                         BIT(6)\n#define DSQ_INP_7                         BIT(7)\n\n \n#define DSQ_INP_8                         BIT(0)\n#define DSQ_INP_9                         BIT(1)\n#define DSQ_INP_10                        BIT(2)\n#define DSQ_INP_11                        BIT(3)\n#define DSQ_INP_12                        BIT(4)\n#define DSQ_INP_13                        BIT(5)\n#define DSQ_INP_14                        BIT(6)\n#define DSQ_INP_15                        BIT(7)\n\n \n#define DSQ_DPLL_0                        BIT(0)\n#define DSQ_DPLL_1                        BIT(1)\n#define DSQ_DPLL_2                        BIT(2)\n#define DSQ_DPLL_3                        BIT(3)\n#define DSQ_DPLL_4                        BIT(4)\n#define DSQ_DPLL_5                        BIT(5)\n#define DSQ_DPLL_6                        BIT(6)\n#define DSQ_DPLL_7                        BIT(7)\n\n \n#define DSQ_DPLL_SYS                      BIT(0)\n#define GPIO_DSQ_LEVEL                    BIT(1)\n\n \n#define DPLL_TOD_SHIFT                    (0)\n#define DPLL_TOD_MASK                     (0x3)\n#define TOD_READ_SECONDARY                BIT(2)\n#define GPIO_ASSERT_LEVEL                 BIT(3)\n\n \n#define GPIO_FUNCTION_EN                  BIT(0)\n#define GPIO_CMOS_OD_MODE                 BIT(1)\n#define GPIO_CONTROL_DIR                  BIT(2)\n#define GPIO_PU_PD_MODE                   BIT(3)\n#define GPIO_FUNCTION_SHIFT               (4)\n#define GPIO_FUNCTION_MASK                (0xf)\n\n \n#define OUT_SYNC_DISABLE                  BIT(7)\n#define SQUELCH_VALUE                     BIT(6)\n#define SQUELCH_DISABLE                   BIT(5)\n#define PAD_VDDO_SHIFT                    (2)\n#define PAD_VDDO_MASK                     (0x7)\n#define PAD_CMOSDRV_SHIFT                 (0)\n#define PAD_CMOSDRV_MASK                  (0x3)\n\n \n#define TOD_EVEN_PPS_MODE                 BIT(2)\n#define TOD_OUT_SYNC_ENABLE               BIT(1)\n#define TOD_ENABLE                        BIT(0)\n\n \n#define WR_PWM_DECODER_INDEX_SHIFT        (4)\n#define WR_PWM_DECODER_INDEX_MASK         (0xf)\n#define WR_REF_INDEX_SHIFT                (0)\n#define WR_REF_INDEX_MASK                 (0xf)\n\n \n#define TOD_WRITE_SELECTION_SHIFT         (0)\n#define TOD_WRITE_SELECTION_MASK          (0xf)\n \n#define TOD_WRITE_TYPE_SHIFT              (4)\n#define TOD_WRITE_TYPE_MASK               (0x3)\n\n \n#define RD_PWM_DECODER_INDEX_SHIFT        (4)\n#define RD_PWM_DECODER_INDEX_MASK         (0xf)\n#define RD_REF_INDEX_SHIFT                (0)\n#define RD_REF_INDEX_MASK                 (0xf)\n\n \n#define TOD_READ_TRIGGER_MODE             BIT(4)\n#define TOD_READ_TRIGGER_SHIFT            (0)\n#define TOD_READ_TRIGGER_MASK             (0xf)\n\n \n#define COMBO_MASTER_HOLD                 BIT(0)\n\n \n#define DPLL_SYS_STATE_MASK               (0xf)\n\n \n#define SYS_APLL_LOSS_LOCK_LIVE_MASK       BIT(0)\n#define SYS_APLL_LOSS_LOCK_LIVE_LOCKED     0\n#define SYS_APLL_LOSS_LOCK_LIVE_UNLOCKED   1\n\n \n#define DPLL_STATE_MASK                   (0xf)\n#define DPLL_STATE_SHIFT                  (0x0)\n\n \nenum pll_mode {\n\tPLL_MODE_MIN = 0,\n\tPLL_MODE_PLL = PLL_MODE_MIN,\n\tPLL_MODE_WRITE_PHASE = 1,\n\tPLL_MODE_WRITE_FREQUENCY = 2,\n\tPLL_MODE_GPIO_INC_DEC = 3,\n\tPLL_MODE_SYNTHESIS = 4,\n\tPLL_MODE_PHASE_MEASUREMENT = 5,\n\tPLL_MODE_DISABLED = 6,\n\tPLL_MODE_MAX = PLL_MODE_DISABLED,\n};\n\n \nenum manual_reference {\n\tMANU_REF_MIN = 0,\n\tMANU_REF_CLK0 = MANU_REF_MIN,\n\tMANU_REF_CLK1,\n\tMANU_REF_CLK2,\n\tMANU_REF_CLK3,\n\tMANU_REF_CLK4,\n\tMANU_REF_CLK5,\n\tMANU_REF_CLK6,\n\tMANU_REF_CLK7,\n\tMANU_REF_CLK8,\n\tMANU_REF_CLK9,\n\tMANU_REF_CLK10,\n\tMANU_REF_CLK11,\n\tMANU_REF_CLK12,\n\tMANU_REF_CLK13,\n\tMANU_REF_CLK14,\n\tMANU_REF_CLK15,\n\tMANU_REF_WRITE_PHASE,\n\tMANU_REF_WRITE_FREQUENCY,\n\tMANU_REF_XO_DPLL,\n\tMANU_REF_MAX = MANU_REF_XO_DPLL,\n};\n\nenum hw_tod_write_trig_sel {\n\tHW_TOD_WR_TRIG_SEL_MIN = 0,\n\tHW_TOD_WR_TRIG_SEL_MSB = HW_TOD_WR_TRIG_SEL_MIN,\n\tHW_TOD_WR_TRIG_SEL_RESERVED = 1,\n\tHW_TOD_WR_TRIG_SEL_TOD_PPS = 2,\n\tHW_TOD_WR_TRIG_SEL_IRIGB_PPS = 3,\n\tHW_TOD_WR_TRIG_SEL_PWM_PPS = 4,\n\tHW_TOD_WR_TRIG_SEL_GPIO = 5,\n\tHW_TOD_WR_TRIG_SEL_FOD_SYNC = 6,\n\tWR_TRIG_SEL_MAX = HW_TOD_WR_TRIG_SEL_FOD_SYNC,\n};\n\nenum scsr_read_trig_sel {\n\t \n\tSCSR_TOD_READ_TRIG_SEL_DISABLE = 0,\n\t \n\tSCSR_TOD_READ_TRIG_SEL_IMMEDIATE = 1,\n\t \n\tSCSR_TOD_READ_TRIG_SEL_TODPPS = 2,\n\t \n\tSCSR_TOD_READ_TRIG_SEL_REFCLK = 3,\n\t \n\tSCSR_TOD_READ_TRIG_SEL_PWMPPS = 4,\n\tSCSR_TOD_READ_TRIG_SEL_RESERVED = 5,\n\t \n\tSCSR_TOD_READ_TRIG_SEL_WRITEFREQUENCYEVENT = 6,\n\t \n\tSCSR_TOD_READ_TRIG_SEL_GPIO = 7,\n\tSCSR_TOD_READ_TRIG_SEL_MAX = SCSR_TOD_READ_TRIG_SEL_GPIO,\n};\n\n \nenum dpll_state {\n\tDPLL_STATE_MIN = 0,\n\tDPLL_STATE_FREERUN = DPLL_STATE_MIN,\n\tDPLL_STATE_LOCKACQ = 1,\n\tDPLL_STATE_LOCKREC = 2,\n\tDPLL_STATE_LOCKED = 3,\n\tDPLL_STATE_HOLDOVER = 4,\n\tDPLL_STATE_OPEN_LOOP = 5,\n\tDPLL_STATE_MAX = DPLL_STATE_OPEN_LOOP,\n};\n\n \nenum scsr_tod_write_trig_sel {\n\tSCSR_TOD_WR_TRIG_SEL_DISABLE = 0,\n\tSCSR_TOD_WR_TRIG_SEL_IMMEDIATE = 1,\n\tSCSR_TOD_WR_TRIG_SEL_REFCLK = 2,\n\tSCSR_TOD_WR_TRIG_SEL_PWMPPS = 3,\n\tSCSR_TOD_WR_TRIG_SEL_TODPPS = 4,\n\tSCSR_TOD_WR_TRIG_SEL_SYNCFOD = 5,\n\tSCSR_TOD_WR_TRIG_SEL_GPIO = 6,\n\tSCSR_TOD_WR_TRIG_SEL_MAX = SCSR_TOD_WR_TRIG_SEL_GPIO,\n};\n\n \nenum scsr_tod_write_type_sel {\n\tSCSR_TOD_WR_TYPE_SEL_ABSOLUTE = 0,\n\tSCSR_TOD_WR_TYPE_SEL_DELTA_PLUS = 1,\n\tSCSR_TOD_WR_TYPE_SEL_DELTA_MINUS = 2,\n\tSCSR_TOD_WR_TYPE_SEL_MAX = SCSR_TOD_WR_TYPE_SEL_DELTA_MINUS,\n};\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}