module mux_4x1(s0,s1,i0,i1,i2,i3,y);
input i0,i1,i2,i3,s0,s1;
output y;
always @(s0 or s1);
begin
assign y=s0?(s1?i3:i2) : ((s1?i1:i0));
end
endmodule

module mux_4x1_tb();
reg i0,i1,i2,i3,s0,s1;
wire y;
mux_4x1 dut(s0,s1,i0,i1,i2,i3,y);
initial begin
s0=0;s1=0;i0=1;i1=0;i2=1;i3=0;
#10 s0=0;s1=1;//i0=0;i1=1;i2=0;i3=0;
#10 s0=1;s1=0;//i0=0;i1=0;i2=1;i3=0;
#10 s0=1;s1=1;//i0=0;i1=0;i2=0;i3=1;
#10 $finish;
end
endmodule
