Configuration	STM32F7T1
STM32CubeMX 	4.21.0
Date	07/07/2017
MCU	STM32F767ZITx



PERIPHERALS	MODES	FUNCTIONS	PINS
ADC1	IN0	ADC1_IN0	PA0/WKUP
ADC2	IN3	ADC2_IN3	PA3
ADC3	IN4	ADC3_IN4	PF6
DFSDM1:Channel 0	PDM/SPI input from ch0 and internal clock	DFSDM1_DATIN0	PD3
DFSDM1:Channel 0	PDM/SPI input from ch0 and internal clock	DFSDM1_CKOUT	PC2
DFSDM1:Channel 1	PDM/SPI input from ch1 and internal clock	DFSDM1_DATIN1	PC3
DFSDM1:Channel 1	PDM/SPI input from ch1 and internal clock	DFSDM1_CKOUT	PC2
DFSDM1:Channel 2	PDM/SPI input from ch2 and internal clock	DFSDM1_DATIN2	PE7
DFSDM1:Channel 2	PDM/SPI input from ch2 and internal clock	DFSDM1_CKOUT	PC2
DFSDM1:Channel 3	PDM/SPI input from ch3 and internal clock	DFSDM1_DATIN3	PE4
DFSDM1:Channel 3	PDM/SPI input from ch3 and internal clock	DFSDM1_CKOUT	PC2
DFSDM1	CKOUT	DFSDM1_CKOUT	PC2
ETH	RMII	ETH_CRS_DV	PA7
ETH	RMII	ETH_MDC	PC1
ETH	RMII	ETH_MDIO	PA2
ETH	RMII	ETH_REF_CLK	PA1
ETH	RMII	ETH_RXD0	PC4
ETH	RMII	ETH_RXD1	PC5
ETH	RMII	ETH_TXD0	PG13
ETH	RMII	ETH_TXD1	PB13
ETH	RMII	ETH_TX_EN	PG11
RCC	BYPASS Clock Source	RCC_OSC_IN	PH0/OSC_IN
RCC	BYPASS Clock Source	RCC_OSC_OUT	PH1/OSC_OUT
RCC	Crystal/Ceramic Resonator	RCC_OSC32_IN	PC14/OSC32_IN
RCC	Crystal/Ceramic Resonator	RCC_OSC32_OUT	PC15/OSC32_OUT
SYS	Trace Asynchronous Sw	SYS_JTMS-SWDIO	PA13
SYS	Trace Asynchronous Sw	SYS_JTCK-SWCLK	PA14
SYS	Trace Asynchronous Sw	SYS_JTDO-SWO	PB3
SYS	TIM4	SYS_VS_tim4	VP_SYS_VS_tim4
TIM1	Internal Clock	TIM1_VS_ClockSourceINT	VP_TIM1_VS_ClockSourceINT
TIM1	PWM Generation CH1 CH1N	TIM1_CH1	PE9
TIM1	PWM Generation CH1 CH1N	TIM1_CH1N	PE8
TIM1	PWM Generation CH2 CH2N	TIM1_CH2	PE11
TIM1	PWM Generation CH2 CH2N	TIM1_CH2N	PE10
TIM1	PWM Generation CH3 CH3N	TIM1_CH3	PE13
TIM1	PWM Generation CH3 CH3N	TIM1_CH3N	PE12
TIM1	Output Compare No Output	TIM1_VS_no_output4	VP_TIM1_VS_no_output4
TIM1	Activate-Break-Input	TIM1_BKIN	PE15
TIM3	External Clock Mode 1	TIM3_VS_ControllerModeClock	VP_TIM3_VS_ControllerModeClock
TIM3	ITR0	TIM3_VS_ClockSourceITR	VP_TIM3_VS_ClockSourceITR
USART3	Asynchronous	USART3_RX	PD9
USART3	Asynchronous	USART3_TX	PD8
USB_OTG_FS	Device_Only	USB_OTG_FS_DM	PA11
USB_OTG_FS	Device_Only	USB_OTG_FS_DP	PA12
USB_OTG_FS	Activate SOF	USB_OTG_FS_SOF	PA8
USB_OTG_FS	Activate VBUS	USB_OTG_FS_VBUS	PA9



Pin Nb	PINs	FUNCTIONs	LABELs
3	PE4	DFSDM1_DATIN3	
4	PE5	GPIO_Output	FLAG_A
5	PE6	GPIO_Output	FLAG_B
7	PC13	GPIO_EXTI13	USER_Btn [B1]
8	PC14/OSC32_IN	RCC_OSC32_IN	
9	PC15/OSC32_OUT	RCC_OSC32_OUT	
18	PF6	ADC3_IN4	
23	PH0/OSC_IN	RCC_OSC_IN	MCO [STM32F103CBT6_PA8]
24	PH1/OSC_OUT	RCC_OSC_OUT	
27	PC1	ETH_MDC	RMII_MDC [LAN8742A-CZ-TR_MDC]
28	PC2	DFSDM1_CKOUT	
29	PC3	DFSDM1_DATIN1	
34	PA0/WKUP	ADC1_IN0	
35	PA1	ETH_REF_CLK	RMII_REF_CLK [LAN8742A-CZ-TR_REFCLK0]
36	PA2	ETH_MDIO	RMII_MDIO [LAN8742A-CZ-TR_MDIO]
37	PA3	ADC2_IN3	
43	PA7	ETH_CRS_DV	RMII_CRS_DV [LAN8742A-CZ-TR_CRS_DV]
44	PC4	ETH_RXD0	RMII_RXD0 [LAN8742A-CZ-TR_RXD0]
45	PC5	ETH_RXD1	RMII_RXD1 [LAN8742A-CZ-TR_RXD1]
46	PB0	GPIO_Output	
58	PE7	DFSDM1_DATIN2	
59	PE8	TIM1_CH1N	
60	PE9	TIM1_CH1	
63	PE10	TIM1_CH2N	
64	PE11	TIM1_CH2	
65	PE12	TIM1_CH3N	
66	PE13	TIM1_CH3	
68	PE15	TIM1_BKIN	
74	PB13	ETH_TXD1	RMII_TXD1 [LAN8742A-CZ-TR_TXD1]
75	PB14	GPIO_Output	LD3 [Red]
77	PD8	USART3_TX	STLK_RX [STM32F103CBT6_PA3]
78	PD9	USART3_RX	STLK_TX [STM32F103CBT6_PA2]
91	PG6	GPIO_Output	USB_PowerSwitchOn [STMPS2151STR_EN]
92	PG7	GPIO_Input	USB_OverCurrent [STMPS2151STR_FAULT]
100	PA8	USB_OTG_FS_SOF	USB_SOF [TP1]
101	PA9	USB_OTG_FS_VBUS	USB_VBUS
102	PA10*	USB_OTG_FS_ID	
103	PA11	USB_OTG_FS_DM	USB_DM
104	PA12	USB_OTG_FS_DP	USB_DP
105	PA13	SYS_JTMS-SWDIO	TMS
109	PA14	SYS_JTCK-SWCLK	TCK
117	PD3	DFSDM1_DATIN0	
126	PG11	ETH_TX_EN	RMII_TX_EN [LAN8742A-CZ-TR_TXEN]
128	PG13	ETH_TXD0	RMII_TXD0 [LAN8742A-CZ-TR_TXD0]
133	PB3	SYS_JTDO-SWO	SW0
137	PB7	GPIO_Output	LD2 [Blue]



SOFTWARE PROJECT

Project Settings : 
Project Name : STM32F7T1
Project Folder : E:\STM32\workspace_f4\STM32F7T1
Toolchain / IDE : SW4STM32
Firmware Package Name and Version : STM32Cube FW_F7 V1.7.0


Code Generation Settings : 
STM32Cube Firmware Library Package : Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files per peripheral : Yes
Backup previously generated files when re-generating : No
Delete previously generated files when not re-generated : Yes
Set all free pins as analog (to optimize the power consumption) : No


Toolchains Settings : 
Compiler Optimizations : Balanced Size/Speed






