{
  "name": "core_arch::x86::sse::_mm_loadr_ps",
  "safe": false,
  "callees": {
    "core_arch::x86::sse::_mm_load_ps": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Loads four `f32` values from *aligned* memory into a `__m128`. If the\n pointer is not aligned to a 128-bit boundary (16 bytes) a general\n protection fault will be triggered (fatal program crash).\n\n Use [`_mm_loadu_ps`](fn._mm_loadu_ps.html) for potentially unaligned\n memory.\n\n This corresponds to instructions `VMOVAPS` / `MOVAPS`.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm_load_ps)\n",
      "adt": {
        "core_arch::x86::__m128": "Constructor"
      }
    },
    "intrinsics::simd::simd_shuffle": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Shuffles two vectors by const indices.\n\n `T` must be a vector.\n\n `U` must be a **const** vector of `u32`s. This means it must either refer to a named\n const or be given as an inline const expression (`const { ... }`).\n\n `V` must be a vector with the same element type as `T` and the same length as `U`.\n\n Returns a new vector such that element `i` is selected from `xy[idx[i]]`, where `xy`\n is the concatenation of `x` and `y`. It is a compile-time error if `idx[i]` is out-of-bounds\n of `xy`.\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m128": [
      "Plain"
    ]
  },
  "path": 11613,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/sse.rs:1226:1: 1229:2",
  "src": "pub unsafe fn _mm_loadr_ps(p: *const f32) -> __m128 {\n    let a = _mm_load_ps(p);\n    simd_shuffle!(a, a, [3, 2, 1, 0])\n}",
  "mir": "fn core_arch::x86::sse::_mm_loadr_ps(_1: *const f32) -> core_arch::x86::__m128 {\n    let mut _0: core_arch::x86::__m128;\n    let  _2: core_arch::x86::__m128;\n    debug p => _1;\n    debug a => _2;\n    bb0: {\n        _2 = core_arch::x86::sse::_mm_load_ps(_1) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _0 = intrinsics::simd::simd_shuffle::<core_arch::x86::__m128, core_arch::macros::SimdShuffleIdx<4>, core_arch::x86::__m128>(_2, _2, core_arch::x86::sse::_mm_loadr_ps::{constant#0}) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        return;\n    }\n}\n",
  "doc": " Loads four `f32` values from aligned memory into a `__m128` in reverse\n order.\n\n If the pointer is not aligned to a 128-bit boundary (16 bytes) a general\n protection fault will be triggered (fatal program crash).\n\n Functionally equivalent to the following code sequence (assuming `p`\n satisfies the alignment restrictions):\n\n ```text\n let a0 = *p;\n let a1 = *p.add(1);\n let a2 = *p.add(2);\n let a3 = *p.add(3);\n __m128::new(a3, a2, a1, a0)\n ```\n\n This corresponds to instructions `VMOVAPS` / `MOVAPS` followed by some\n shuffling.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm_loadr_ps)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}