TimeQuest Timing Analyzer report for Uni_Projektas
Sun Feb 19 10:20:01 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'CLK'
 13. Slow Model Hold: 'CLK'
 14. Slow Model Minimum Pulse Width: 'CLK'
 15. Slow Model Minimum Pulse Width: 'SYNC'
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'CLK'
 24. Fast Model Hold: 'CLK'
 25. Fast Model Minimum Pulse Width: 'CLK'
 26. Fast Model Minimum Pulse Width: 'SYNC'
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Multicorner Timing Analysis Summary
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Setup Transfers
 33. Hold Transfers
 34. Report TCCS
 35. Report RSKM
 36. Unconstrained Paths
 37. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Uni_Projektas                                                     ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------+
; SDC File List                                         ;
+-------------------+--------+--------------------------+
; SDC File Path     ; Status ; Read at                  ;
+-------------------+--------+--------------------------+
; Uni_Projektas.sdc ; OK     ; Sun Feb 19 10:20:00 2023 ;
+-------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                           ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets  ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; CLK        ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }  ;
; SYNC       ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SYNC } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 69.56 MHz ; 69.56 MHz       ; CLK        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------+
; Slow Model Setup Summary      ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 5.623 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 0.499 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CLK   ; 6.933  ; 0.000                 ;
; SYNC  ; 36.000 ; 0.000                 ;
+-------+--------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK'                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.623 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~portb_address_reg0 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[14]_OTERM143_OTERM359_OTERM839          ; CLK          ; CLK         ; 20.000       ; -0.318     ; 14.099     ;
; 5.623 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~portb_address_reg1 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[14]_OTERM143_OTERM359_OTERM839          ; CLK          ; CLK         ; 20.000       ; -0.318     ; 14.099     ;
; 5.623 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~portb_address_reg2 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[14]_OTERM143_OTERM359_OTERM839          ; CLK          ; CLK         ; 20.000       ; -0.318     ; 14.099     ;
; 5.623 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~portb_address_reg3 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[14]_OTERM143_OTERM359_OTERM839          ; CLK          ; CLK         ; 20.000       ; -0.318     ; 14.099     ;
; 5.623 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~portb_address_reg4 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[14]_OTERM143_OTERM359_OTERM839          ; CLK          ; CLK         ; 20.000       ; -0.318     ; 14.099     ;
; 5.649 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg0 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM13_OTERM259_OTERM447_OTERM1143  ; CLK          ; CLK         ; 20.000       ; -0.745     ; 13.646     ;
; 5.649 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg1 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM13_OTERM259_OTERM447_OTERM1143  ; CLK          ; CLK         ; 20.000       ; -0.745     ; 13.646     ;
; 5.649 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg2 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM13_OTERM259_OTERM447_OTERM1143  ; CLK          ; CLK         ; 20.000       ; -0.745     ; 13.646     ;
; 5.649 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg3 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM13_OTERM259_OTERM447_OTERM1143  ; CLK          ; CLK         ; 20.000       ; -0.745     ; 13.646     ;
; 5.649 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg4 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM13_OTERM259_OTERM447_OTERM1143  ; CLK          ; CLK         ; 20.000       ; -0.745     ; 13.646     ;
; 5.669 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg0 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM9_OTERM255_OTERM443_OTERM1147   ; CLK          ; CLK         ; 20.000       ; -0.745     ; 13.626     ;
; 5.669 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg1 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM9_OTERM255_OTERM443_OTERM1147   ; CLK          ; CLK         ; 20.000       ; -0.745     ; 13.626     ;
; 5.669 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg2 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM9_OTERM255_OTERM443_OTERM1147   ; CLK          ; CLK         ; 20.000       ; -0.745     ; 13.626     ;
; 5.669 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg3 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM9_OTERM255_OTERM443_OTERM1147   ; CLK          ; CLK         ; 20.000       ; -0.745     ; 13.626     ;
; 5.669 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg4 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM9_OTERM255_OTERM443_OTERM1147   ; CLK          ; CLK         ; 20.000       ; -0.745     ; 13.626     ;
; 5.670 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg0 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[7]_OTERM15_OTERM261_OTERM449_OTERM1141  ; CLK          ; CLK         ; 20.000       ; -0.745     ; 13.625     ;
; 5.670 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg1 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[7]_OTERM15_OTERM261_OTERM449_OTERM1141  ; CLK          ; CLK         ; 20.000       ; -0.745     ; 13.625     ;
; 5.670 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg2 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[7]_OTERM15_OTERM261_OTERM449_OTERM1141  ; CLK          ; CLK         ; 20.000       ; -0.745     ; 13.625     ;
; 5.670 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg3 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[7]_OTERM15_OTERM261_OTERM449_OTERM1141  ; CLK          ; CLK         ; 20.000       ; -0.745     ; 13.625     ;
; 5.670 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg4 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[7]_OTERM15_OTERM261_OTERM449_OTERM1141  ; CLK          ; CLK         ; 20.000       ; -0.745     ; 13.625     ;
; 5.720 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a56~porta_address_reg0 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM13_OTERM235_OTERM613            ; CLK          ; CLK         ; 20.000       ; -0.327     ; 13.993     ;
; 5.720 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a56~porta_address_reg1 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM13_OTERM235_OTERM613            ; CLK          ; CLK         ; 20.000       ; -0.327     ; 13.993     ;
; 5.720 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a56~porta_address_reg2 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM13_OTERM235_OTERM613            ; CLK          ; CLK         ; 20.000       ; -0.327     ; 13.993     ;
; 5.720 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a56~porta_address_reg3 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM13_OTERM235_OTERM613            ; CLK          ; CLK         ; 20.000       ; -0.327     ; 13.993     ;
; 5.720 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a56~porta_address_reg4 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM13_OTERM235_OTERM613            ; CLK          ; CLK         ; 20.000       ; -0.327     ; 13.993     ;
; 5.763 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg0 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM9_OTERM255_OTERM467_OTERM1019   ; CLK          ; CLK         ; 20.000       ; -0.726     ; 13.551     ;
; 5.763 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg1 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM9_OTERM255_OTERM467_OTERM1019   ; CLK          ; CLK         ; 20.000       ; -0.726     ; 13.551     ;
; 5.763 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg2 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM9_OTERM255_OTERM467_OTERM1019   ; CLK          ; CLK         ; 20.000       ; -0.726     ; 13.551     ;
; 5.763 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg3 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM9_OTERM255_OTERM467_OTERM1019   ; CLK          ; CLK         ; 20.000       ; -0.726     ; 13.551     ;
; 5.763 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg4 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM9_OTERM255_OTERM467_OTERM1019   ; CLK          ; CLK         ; 20.000       ; -0.726     ; 13.551     ;
; 5.796 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg0 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM3_OTERM249_OTERM461_OTERM1025   ; CLK          ; CLK         ; 20.000       ; -0.726     ; 13.518     ;
; 5.796 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg1 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM3_OTERM249_OTERM461_OTERM1025   ; CLK          ; CLK         ; 20.000       ; -0.726     ; 13.518     ;
; 5.796 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg2 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM3_OTERM249_OTERM461_OTERM1025   ; CLK          ; CLK         ; 20.000       ; -0.726     ; 13.518     ;
; 5.796 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg3 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM3_OTERM249_OTERM461_OTERM1025   ; CLK          ; CLK         ; 20.000       ; -0.726     ; 13.518     ;
; 5.796 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg4 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM3_OTERM249_OTERM461_OTERM1025   ; CLK          ; CLK         ; 20.000       ; -0.726     ; 13.518     ;
; 5.858 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a48~portb_address_reg0 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~6_OTERM2553_OTERM2713                     ; CLK          ; CLK         ; 20.000       ; -0.293     ; 13.889     ;
; 5.858 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a48~portb_address_reg1 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~6_OTERM2553_OTERM2713                     ; CLK          ; CLK         ; 20.000       ; -0.293     ; 13.889     ;
; 5.858 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a48~portb_address_reg2 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~6_OTERM2553_OTERM2713                     ; CLK          ; CLK         ; 20.000       ; -0.293     ; 13.889     ;
; 5.858 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a48~portb_address_reg3 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~6_OTERM2553_OTERM2713                     ; CLK          ; CLK         ; 20.000       ; -0.293     ; 13.889     ;
; 5.858 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a48~portb_address_reg4 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~6_OTERM2553_OTERM2713                     ; CLK          ; CLK         ; 20.000       ; -0.293     ; 13.889     ;
; 5.909 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~porta_address_reg0  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM33_OTERM185_OTERM827            ; CLK          ; CLK         ; 20.000       ; -0.377     ; 13.754     ;
; 5.909 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~porta_address_reg1  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM33_OTERM185_OTERM827            ; CLK          ; CLK         ; 20.000       ; -0.377     ; 13.754     ;
; 5.909 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~porta_address_reg2  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM33_OTERM185_OTERM827            ; CLK          ; CLK         ; 20.000       ; -0.377     ; 13.754     ;
; 5.909 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~porta_address_reg3  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM33_OTERM185_OTERM827            ; CLK          ; CLK         ; 20.000       ; -0.377     ; 13.754     ;
; 5.909 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~porta_address_reg4  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM33_OTERM185_OTERM827            ; CLK          ; CLK         ; 20.000       ; -0.377     ; 13.754     ;
; 5.927 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a56~porta_address_reg0 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[9]_OTERM19_OTERM241_OTERM607            ; CLK          ; CLK         ; 20.000       ; 0.267      ; 14.380     ;
; 5.927 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a56~porta_address_reg1 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[9]_OTERM19_OTERM241_OTERM607            ; CLK          ; CLK         ; 20.000       ; 0.267      ; 14.380     ;
; 5.927 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a56~porta_address_reg2 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[9]_OTERM19_OTERM241_OTERM607            ; CLK          ; CLK         ; 20.000       ; 0.267      ; 14.380     ;
; 5.927 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a56~porta_address_reg3 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[9]_OTERM19_OTERM241_OTERM607            ; CLK          ; CLK         ; 20.000       ; 0.267      ; 14.380     ;
; 5.927 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a56~porta_address_reg4 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[9]_OTERM19_OTERM241_OTERM607            ; CLK          ; CLK         ; 20.000       ; 0.267      ; 14.380     ;
; 5.940 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~porta_address_reg0  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[9]_OTERM43_OTERM195_OTERM817            ; CLK          ; CLK         ; 20.000       ; -0.330     ; 13.770     ;
; 5.940 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~porta_address_reg1  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[9]_OTERM43_OTERM195_OTERM817            ; CLK          ; CLK         ; 20.000       ; -0.330     ; 13.770     ;
; 5.940 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~porta_address_reg2  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[9]_OTERM43_OTERM195_OTERM817            ; CLK          ; CLK         ; 20.000       ; -0.330     ; 13.770     ;
; 5.940 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~porta_address_reg3  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[9]_OTERM43_OTERM195_OTERM817            ; CLK          ; CLK         ; 20.000       ; -0.330     ; 13.770     ;
; 5.940 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~porta_address_reg4  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[9]_OTERM43_OTERM195_OTERM817            ; CLK          ; CLK         ; 20.000       ; -0.330     ; 13.770     ;
; 5.967 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg0 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[5]_OTERM11_OTERM257_OTERM469_OTERM1017  ; CLK          ; CLK         ; 20.000       ; -0.726     ; 13.347     ;
; 5.967 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg1 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[5]_OTERM11_OTERM257_OTERM469_OTERM1017  ; CLK          ; CLK         ; 20.000       ; -0.726     ; 13.347     ;
; 5.967 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg2 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[5]_OTERM11_OTERM257_OTERM469_OTERM1017  ; CLK          ; CLK         ; 20.000       ; -0.726     ; 13.347     ;
; 5.967 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg3 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[5]_OTERM11_OTERM257_OTERM469_OTERM1017  ; CLK          ; CLK         ; 20.000       ; -0.726     ; 13.347     ;
; 5.967 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg4 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[5]_OTERM11_OTERM257_OTERM469_OTERM1017  ; CLK          ; CLK         ; 20.000       ; -0.726     ; 13.347     ;
; 5.969 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg0 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[10]_OTERM21_OTERM267_OTERM479_OTERM1007 ; CLK          ; CLK         ; 20.000       ; -0.312     ; 13.759     ;
; 5.969 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg1 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[10]_OTERM21_OTERM267_OTERM479_OTERM1007 ; CLK          ; CLK         ; 20.000       ; -0.312     ; 13.759     ;
; 5.969 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg2 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[10]_OTERM21_OTERM267_OTERM479_OTERM1007 ; CLK          ; CLK         ; 20.000       ; -0.312     ; 13.759     ;
; 5.969 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg3 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[10]_OTERM21_OTERM267_OTERM479_OTERM1007 ; CLK          ; CLK         ; 20.000       ; -0.312     ; 13.759     ;
; 5.969 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg4 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[10]_OTERM21_OTERM267_OTERM479_OTERM1007 ; CLK          ; CLK         ; 20.000       ; -0.312     ; 13.759     ;
; 6.001 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~porta_address_reg0 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM13_OTERM259_OTERM447_OTERM1143  ; CLK          ; CLK         ; 20.000       ; -0.262     ; 13.777     ;
; 6.001 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~porta_address_reg1 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM13_OTERM259_OTERM447_OTERM1143  ; CLK          ; CLK         ; 20.000       ; -0.262     ; 13.777     ;
; 6.001 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~porta_address_reg2 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM13_OTERM259_OTERM447_OTERM1143  ; CLK          ; CLK         ; 20.000       ; -0.262     ; 13.777     ;
; 6.001 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~porta_address_reg3 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM13_OTERM259_OTERM447_OTERM1143  ; CLK          ; CLK         ; 20.000       ; -0.262     ; 13.777     ;
; 6.001 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~porta_address_reg4 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM13_OTERM259_OTERM447_OTERM1143  ; CLK          ; CLK         ; 20.000       ; -0.262     ; 13.777     ;
; 6.006 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg0 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM13_OTERM259_OTERM471_OTERM1015  ; CLK          ; CLK         ; 20.000       ; -0.726     ; 13.308     ;
; 6.006 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg1 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM13_OTERM259_OTERM471_OTERM1015  ; CLK          ; CLK         ; 20.000       ; -0.726     ; 13.308     ;
; 6.006 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg2 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM13_OTERM259_OTERM471_OTERM1015  ; CLK          ; CLK         ; 20.000       ; -0.726     ; 13.308     ;
; 6.006 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg3 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM13_OTERM259_OTERM471_OTERM1015  ; CLK          ; CLK         ; 20.000       ; -0.726     ; 13.308     ;
; 6.006 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg4 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM13_OTERM259_OTERM471_OTERM1015  ; CLK          ; CLK         ; 20.000       ; -0.726     ; 13.308     ;
; 6.009 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg0 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[3]_OTERM7_OTERM253_OTERM441_OTERM1149   ; CLK          ; CLK         ; 20.000       ; -0.745     ; 13.286     ;
; 6.009 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg1 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[3]_OTERM7_OTERM253_OTERM441_OTERM1149   ; CLK          ; CLK         ; 20.000       ; -0.745     ; 13.286     ;
; 6.009 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg2 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[3]_OTERM7_OTERM253_OTERM441_OTERM1149   ; CLK          ; CLK         ; 20.000       ; -0.745     ; 13.286     ;
; 6.009 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg3 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[3]_OTERM7_OTERM253_OTERM441_OTERM1149   ; CLK          ; CLK         ; 20.000       ; -0.745     ; 13.286     ;
; 6.009 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg4 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[3]_OTERM7_OTERM253_OTERM441_OTERM1149   ; CLK          ; CLK         ; 20.000       ; -0.745     ; 13.286     ;
; 6.011 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg0 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[2]_OTERM5_OTERM251_OTERM439_OTERM1151   ; CLK          ; CLK         ; 20.000       ; -0.745     ; 13.284     ;
; 6.011 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg1 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[2]_OTERM5_OTERM251_OTERM439_OTERM1151   ; CLK          ; CLK         ; 20.000       ; -0.745     ; 13.284     ;
; 6.011 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg2 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[2]_OTERM5_OTERM251_OTERM439_OTERM1151   ; CLK          ; CLK         ; 20.000       ; -0.745     ; 13.284     ;
; 6.011 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg3 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[2]_OTERM5_OTERM251_OTERM439_OTERM1151   ; CLK          ; CLK         ; 20.000       ; -0.745     ; 13.284     ;
; 6.011 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg4 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[2]_OTERM5_OTERM251_OTERM439_OTERM1151   ; CLK          ; CLK         ; 20.000       ; -0.745     ; 13.284     ;
; 6.021 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~porta_address_reg0 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM9_OTERM255_OTERM443_OTERM1147   ; CLK          ; CLK         ; 20.000       ; -0.262     ; 13.757     ;
; 6.021 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~porta_address_reg1 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM9_OTERM255_OTERM443_OTERM1147   ; CLK          ; CLK         ; 20.000       ; -0.262     ; 13.757     ;
; 6.021 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~porta_address_reg2 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM9_OTERM255_OTERM443_OTERM1147   ; CLK          ; CLK         ; 20.000       ; -0.262     ; 13.757     ;
; 6.021 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~porta_address_reg3 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM9_OTERM255_OTERM443_OTERM1147   ; CLK          ; CLK         ; 20.000       ; -0.262     ; 13.757     ;
; 6.021 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~porta_address_reg4 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM9_OTERM255_OTERM443_OTERM1147   ; CLK          ; CLK         ; 20.000       ; -0.262     ; 13.757     ;
; 6.022 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~porta_address_reg0 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[7]_OTERM15_OTERM261_OTERM449_OTERM1141  ; CLK          ; CLK         ; 20.000       ; -0.262     ; 13.756     ;
; 6.022 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~porta_address_reg1 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[7]_OTERM15_OTERM261_OTERM449_OTERM1141  ; CLK          ; CLK         ; 20.000       ; -0.262     ; 13.756     ;
; 6.022 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~porta_address_reg2 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[7]_OTERM15_OTERM261_OTERM449_OTERM1141  ; CLK          ; CLK         ; 20.000       ; -0.262     ; 13.756     ;
; 6.022 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~porta_address_reg3 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[7]_OTERM15_OTERM261_OTERM449_OTERM1141  ; CLK          ; CLK         ; 20.000       ; -0.262     ; 13.756     ;
; 6.022 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~porta_address_reg4 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[7]_OTERM15_OTERM261_OTERM449_OTERM1141  ; CLK          ; CLK         ; 20.000       ; -0.262     ; 13.756     ;
; 6.026 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg0 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM3_OTERM249_OTERM437_OTERM1153   ; CLK          ; CLK         ; 20.000       ; -0.745     ; 13.269     ;
; 6.026 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg1 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM3_OTERM249_OTERM437_OTERM1153   ; CLK          ; CLK         ; 20.000       ; -0.745     ; 13.269     ;
; 6.026 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg2 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM3_OTERM249_OTERM437_OTERM1153   ; CLK          ; CLK         ; 20.000       ; -0.745     ; 13.269     ;
; 6.026 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg3 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM3_OTERM249_OTERM437_OTERM1153   ; CLK          ; CLK         ; 20.000       ; -0.745     ; 13.269     ;
; 6.026 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg4 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM3_OTERM249_OTERM437_OTERM1153   ; CLK          ; CLK         ; 20.000       ; -0.745     ; 13.269     ;
+-------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                   ; To Node                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; Clock_divider:clock_divider1|counter[0]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[0]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Clock_divider:clock_divider1|counter[2]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[2]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|data_counts[0]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_counts[0]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|main_state.waiting_after                                                                                                                                           ; ADC_Manager:ADC_Manager1|main_state.waiting_after                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[0]                                                                                                                                        ; ADC_Manager:ADC_Manager1|c_short_func_input_index[0]                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[2]                                                                                                                                        ; ADC_Manager:ADC_Manager1|c_short_func_input_index[2]                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[3]                                                                                                                                        ; ADC_Manager:ADC_Manager1|c_short_func_input_index[3]                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|corr_func_rom_adress_b[2]                                                                                                                                          ; ADC_Manager:ADC_Manager1|corr_func_rom_adress_b[2]                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|corr_func_rom_adress_b[0]                                                                                                                                          ; ADC_Manager:ADC_Manager1|corr_func_rom_adress_b[0]                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                                                                                                                       ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|main_state.waiting_bits                                                                                                                                            ; ADC_Manager:ADC_Manager1|main_state.waiting_bits                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|DATA_DONE                                                                                                                                                          ; ADC_Manager:ADC_Manager1|DATA_DONE                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                  ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                    ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                           ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                  ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.741 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                              ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.047      ;
; 0.753 ; Clock_divider:clock_divider1|counter[15]                                                                                                                                                    ; Clock_divider:clock_divider1|counter[15]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; ADC_Manager:ADC_Manager1|data_counts[31]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[31]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[15]                                                                                                                ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[15]                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.756 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                  ; UART_Controller:UART_Controller_1|curr_state.reading_fifo1                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.062      ;
; 0.887 ; Clock_divider:clock_divider1|counter[2]                                                                                                                                                     ; Clock_divider:clock_divider1|clock_out                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.193      ;
; 0.893 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                    ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.199      ;
; 0.943 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|TX                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.249      ;
; 1.092 ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                           ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.398      ;
; 1.094 ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                           ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.400      ;
; 1.096 ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                           ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.402      ;
; 1.097 ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                           ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.403      ;
; 1.108 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                           ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.414      ;
; 1.131 ; ADC_Manager:ADC_Manager1|main_state.waiting_after                                                                                                                                           ; ADC_Manager:ADC_Manager1|DATA_DONE                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.437      ;
; 1.140 ; Clock_divider:clock_divider1|counter[0]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[2]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.446      ;
; 1.166 ; ADC_Manager:ADC_Manager1|data_counts[16]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[16]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.472      ;
; 1.167 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[0]                                                                                                                 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[0]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.473      ;
; 1.167 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[0]                              ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[0]                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.473      ;
; 1.171 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[2]                        ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[2]                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.477      ;
; 1.171 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[1]                              ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[1]                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.477      ;
; 1.172 ; Clock_divider:clock_divider1|counter[4]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[4]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; Clock_divider:clock_divider1|counter[7]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[7]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; ADC_Manager:ADC_Manager1|data_counts[9]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_counts[9]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; ADC_Manager:ADC_Manager1|data_counts[11]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[11]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[2]                                                                                                                 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[2]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[9]                                                                                                                 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[9]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[11]                                                                                                                ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[11]                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[2]                              ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[2]                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.173 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[0]                        ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[0]                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.479      ;
; 1.175 ; Clock_divider:clock_divider1|counter[1]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[1]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.481      ;
; 1.175 ; ADC_Manager:ADC_Manager1|data_counts[17]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[17]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.481      ;
; 1.176 ; Clock_divider:clock_divider1|counter[9]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[9]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; ADC_Manager:ADC_Manager1|data_counts[25]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[25]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; ADC_Manager:ADC_Manager1|data_counts[2]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_counts[2]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; ADC_Manager:ADC_Manager1|data_counts[18]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[18]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.482      ;
; 1.177 ; Clock_divider:clock_divider1|counter[11]                                                                                                                                                    ; Clock_divider:clock_divider1|counter[11]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; Clock_divider:clock_divider1|counter[13]                                                                                                                                                    ; Clock_divider:clock_divider1|counter[13]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; Clock_divider:clock_divider1|counter[14]                                                                                                                                                    ; Clock_divider:clock_divider1|counter[14]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[23]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[23]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[27]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[27]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[7]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_counts[7]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[29]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[29]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[30]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[30]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[4]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_counts[4]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[13]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[13]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[14]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[14]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[15]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[15]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[20]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[20]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[13]                                                                                                                ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[13]                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[14]                                                                                                                ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[14]                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.187 ; Clock_divider:clock_divider1|counter[2]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[0]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.493      ;
; 1.194 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[2] ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[2] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.500      ;
; 1.196 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[0] ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[0] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.502      ;
; 1.205 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                  ; UART_Controller:UART_Controller_1|curr_state.reading_fifo2                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.511      ;
; 1.220 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[1]                        ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[1]                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.526      ;
; 1.221 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[3]                                                                                                                 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[3]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.527      ;
; 1.221 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[6]                                                                                                                 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[6]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.527      ;
; 1.221 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[10]                                                                                                                ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[10]                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.527      ;
; 1.221 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[12]                                                                                                                ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[12]                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.527      ;
; 1.221 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                        ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.527      ;
; 1.225 ; Clock_divider:clock_divider1|counter[3]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[3]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; Clock_divider:clock_divider1|counter[8]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[8]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; Clock_divider:clock_divider1|counter[10]                                                                                                                                                    ; Clock_divider:clock_divider1|counter[10]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; ADC_Manager:ADC_Manager1|data_counts[24]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[24]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; ADC_Manager:ADC_Manager1|data_counts[26]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[26]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; ADC_Manager:ADC_Manager1|data_counts[8]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_counts[8]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; ADC_Manager:ADC_Manager1|data_counts[3]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_counts[3]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; ADC_Manager:ADC_Manager1|data_counts[10]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[10]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; ADC_Manager:ADC_Manager1|data_counts[19]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[19]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.531      ;
; 1.226 ; Clock_divider:clock_divider1|counter[5]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[5]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; Clock_divider:clock_divider1|counter[6]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[6]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; Clock_divider:clock_divider1|counter[12]                                                                                                                                                    ; Clock_divider:clock_divider1|counter[12]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; ADC_Manager:ADC_Manager1|data_counts[22]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[22]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; ADC_Manager:ADC_Manager1|data_counts[28]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[28]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; ADC_Manager:ADC_Manager1|data_counts[6]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_counts[6]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; ADC_Manager:ADC_Manager1|data_counts[5]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_counts[5]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; ADC_Manager:ADC_Manager1|data_counts[12]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[12]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; ADC_Manager:ADC_Manager1|data_counts[21]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[21]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.532      ;
; 1.233 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3] ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.539      ;
; 1.245 ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                    ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.551      ;
; 1.255 ; UART_Controller:UART_Controller_1|curr_state.reading_fifo1                                                                                                                                  ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.561      ;
; 1.393 ; ADC_Manager:ADC_Manager1|data_buffer[3]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_buffer[5]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.699      ;
; 1.395 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[0] ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; CLK          ; CLK         ; 0.000        ; -0.045     ; 1.656      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]                                                                                                                           ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]                                                                                                                           ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[100]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[100]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[101]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[101]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[102]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[102]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[103]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[103]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[106]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[106]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[108]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[108]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[109]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[109]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10]                                                                                                                          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10]                                                                                                                          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[110]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[110]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[111]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[111]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[115]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[115]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[116]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[116]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[117]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[117]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[118]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[118]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[119]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[119]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11]                                                                                                                          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11]                                                                                                                          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121]                                                                                                                         ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SYNC'                                           ;
+--------+--------------+----------------+-----------+-------+------------+--------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock ; Clock Edge ; Target ;
+--------+--------------+----------------+-----------+-------+------------+--------+
; 36.000 ; 40.000       ; 4.000          ; Port Rate ; SYNC  ; Rise       ; SYNC   ;
+--------+--------------+----------------+-----------+-------+------------+--------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DATA_OUT[*]  ; CLK        ; 10.057 ; 10.057 ; Rise       ; CLK             ;
;  DATA_OUT[0] ; CLK        ; 10.000 ; 10.000 ; Rise       ; CLK             ;
;  DATA_OUT[1] ; CLK        ; 9.290  ; 9.290  ; Rise       ; CLK             ;
;  DATA_OUT[2] ; CLK        ; 10.057 ; 10.057 ; Rise       ; CLK             ;
;  DATA_OUT[3] ; CLK        ; 9.757  ; 9.757  ; Rise       ; CLK             ;
;  DATA_OUT[4] ; CLK        ; 8.944  ; 8.944  ; Rise       ; CLK             ;
;  DATA_OUT[5] ; CLK        ; 8.205  ; 8.205  ; Rise       ; CLK             ;
; SYNC         ; CLK        ; 8.155  ; 8.155  ; Rise       ; CLK             ;
; UART_TX      ; CLK        ; 9.341  ; 9.341  ; Rise       ; CLK             ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DATA_OUT[*]  ; CLK        ; 8.205  ; 8.205  ; Rise       ; CLK             ;
;  DATA_OUT[0] ; CLK        ; 10.000 ; 10.000 ; Rise       ; CLK             ;
;  DATA_OUT[1] ; CLK        ; 9.290  ; 9.290  ; Rise       ; CLK             ;
;  DATA_OUT[2] ; CLK        ; 10.057 ; 10.057 ; Rise       ; CLK             ;
;  DATA_OUT[3] ; CLK        ; 9.757  ; 9.757  ; Rise       ; CLK             ;
;  DATA_OUT[4] ; CLK        ; 8.944  ; 8.944  ; Rise       ; CLK             ;
;  DATA_OUT[5] ; CLK        ; 8.205  ; 8.205  ; Rise       ; CLK             ;
; SYNC         ; CLK        ; 8.155  ; 8.155  ; Rise       ; CLK             ;
; UART_TX      ; CLK        ; 9.341  ; 9.341  ; Rise       ; CLK             ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLK   ; 15.658 ; 0.000         ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 0.215 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CLK   ; 7.500  ; 0.000                 ;
; SYNC  ; 37.223 ; 0.000                 ;
+-------+--------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK'                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.658 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[0]_OTERM1_OTERM247_OTERM459_OTERM1027                   ; Correlation_function:corr_long|output_56[19]                                                         ; CLK          ; CLK         ; 20.000       ; 0.249      ; 4.623      ;
; 15.669 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[0]_OTERM1_OTERM247_OTERM459_OTERM995                    ; Correlation_function:corr_long|output_56[19]                                                         ; CLK          ; CLK         ; 20.000       ; 0.249      ; 4.612      ;
; 15.690 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM3_OTERM249_OTERM461_OTERM993                    ; Correlation_function:corr_long|output_56[19]                                                         ; CLK          ; CLK         ; 20.000       ; 0.249      ; 4.591      ;
; 15.693 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[0]_OTERM1_OTERM247_OTERM459_OTERM1027                   ; Correlation_function:corr_long|output_56[18]                                                         ; CLK          ; CLK         ; 20.000       ; 0.249      ; 4.588      ;
; 15.700 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg0 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM13_OTERM259_OTERM447_OTERM1143  ; CLK          ; CLK         ; 20.000       ; -0.250     ; 4.082      ;
; 15.700 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg1 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM13_OTERM259_OTERM447_OTERM1143  ; CLK          ; CLK         ; 20.000       ; -0.250     ; 4.082      ;
; 15.700 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg2 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM13_OTERM259_OTERM447_OTERM1143  ; CLK          ; CLK         ; 20.000       ; -0.250     ; 4.082      ;
; 15.700 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg3 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM13_OTERM259_OTERM447_OTERM1143  ; CLK          ; CLK         ; 20.000       ; -0.250     ; 4.082      ;
; 15.700 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg4 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM13_OTERM259_OTERM447_OTERM1143  ; CLK          ; CLK         ; 20.000       ; -0.250     ; 4.082      ;
; 15.704 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[0]_OTERM1_OTERM247_OTERM459_OTERM995                    ; Correlation_function:corr_long|output_56[18]                                                         ; CLK          ; CLK         ; 20.000       ; 0.249      ; 4.577      ;
; 15.705 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM3_OTERM249_OTERM461_OTERM1025                   ; Correlation_function:corr_long|output_56[19]                                                         ; CLK          ; CLK         ; 20.000       ; 0.249      ; 4.576      ;
; 15.707 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~0_OTERM2491_OTERM2623                                     ; Correlation_function:corr_long|f_output[18]_OTERM2363_OTERM2457                                      ; CLK          ; CLK         ; 20.000       ; -0.111     ; 4.214      ;
; 15.712 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg0 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[7]_OTERM15_OTERM261_OTERM449_OTERM1141  ; CLK          ; CLK         ; 20.000       ; -0.250     ; 4.070      ;
; 15.712 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg1 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[7]_OTERM15_OTERM261_OTERM449_OTERM1141  ; CLK          ; CLK         ; 20.000       ; -0.250     ; 4.070      ;
; 15.712 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg2 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[7]_OTERM15_OTERM261_OTERM449_OTERM1141  ; CLK          ; CLK         ; 20.000       ; -0.250     ; 4.070      ;
; 15.712 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg3 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[7]_OTERM15_OTERM261_OTERM449_OTERM1141  ; CLK          ; CLK         ; 20.000       ; -0.250     ; 4.070      ;
; 15.712 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg4 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[7]_OTERM15_OTERM261_OTERM449_OTERM1141  ; CLK          ; CLK         ; 20.000       ; -0.250     ; 4.070      ;
; 15.716 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg0 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM9_OTERM255_OTERM443_OTERM1147   ; CLK          ; CLK         ; 20.000       ; -0.250     ; 4.066      ;
; 15.716 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg1 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM9_OTERM255_OTERM443_OTERM1147   ; CLK          ; CLK         ; 20.000       ; -0.250     ; 4.066      ;
; 15.716 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg2 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM9_OTERM255_OTERM443_OTERM1147   ; CLK          ; CLK         ; 20.000       ; -0.250     ; 4.066      ;
; 15.716 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg3 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM9_OTERM255_OTERM443_OTERM1147   ; CLK          ; CLK         ; 20.000       ; -0.250     ; 4.066      ;
; 15.716 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg4 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM9_OTERM255_OTERM443_OTERM1147   ; CLK          ; CLK         ; 20.000       ; -0.250     ; 4.066      ;
; 15.717 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~0_OTERM2491_OTERM2591                                     ; Correlation_function:corr_long|f_output[18]_OTERM2363_OTERM2457                                      ; CLK          ; CLK         ; 20.000       ; -0.111     ; 4.204      ;
; 15.725 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM3_OTERM249_OTERM461_OTERM993                    ; Correlation_function:corr_long|output_56[18]                                                         ; CLK          ; CLK         ; 20.000       ; 0.249      ; 4.556      ;
; 15.728 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~portb_address_reg0 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[14]_OTERM143_OTERM359_OTERM839          ; CLK          ; CLK         ; 20.000       ; -0.073     ; 4.231      ;
; 15.728 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[2]_OTERM5_OTERM251_OTERM463_OTERM1023                   ; Correlation_function:corr_long|output_56[19]                                                         ; CLK          ; CLK         ; 20.000       ; 0.249      ; 4.553      ;
; 15.728 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~portb_address_reg1 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[14]_OTERM143_OTERM359_OTERM839          ; CLK          ; CLK         ; 20.000       ; -0.073     ; 4.231      ;
; 15.728 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~portb_address_reg2 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[14]_OTERM143_OTERM359_OTERM839          ; CLK          ; CLK         ; 20.000       ; -0.073     ; 4.231      ;
; 15.728 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~portb_address_reg3 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[14]_OTERM143_OTERM359_OTERM839          ; CLK          ; CLK         ; 20.000       ; -0.073     ; 4.231      ;
; 15.728 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~portb_address_reg4 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[14]_OTERM143_OTERM359_OTERM839          ; CLK          ; CLK         ; 20.000       ; -0.073     ; 4.231      ;
; 15.735 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[2]_OTERM5_OTERM251_OTERM463_OTERM991                    ; Correlation_function:corr_long|output_56[19]                                                         ; CLK          ; CLK         ; 20.000       ; 0.249      ; 4.546      ;
; 15.738 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~2_OTERM2489_OTERM2589                                     ; Correlation_function:corr_long|f_output[18]_OTERM2363_OTERM2457                                      ; CLK          ; CLK         ; 20.000       ; -0.111     ; 4.183      ;
; 15.740 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM3_OTERM249_OTERM461_OTERM1025                   ; Correlation_function:corr_long|output_56[18]                                                         ; CLK          ; CLK         ; 20.000       ; 0.249      ; 4.541      ;
; 15.745 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[5]_OTERM11_OTERM257_OTERM469_OTERM985                   ; Correlation_function:corr_long|output_56[19]                                                         ; CLK          ; CLK         ; 20.000       ; 0.249      ; 4.536      ;
; 15.748 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a56~porta_address_reg0 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM13_OTERM235_OTERM613            ; CLK          ; CLK         ; 20.000       ; -0.117     ; 4.167      ;
; 15.748 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a56~porta_address_reg1 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM13_OTERM235_OTERM613            ; CLK          ; CLK         ; 20.000       ; -0.117     ; 4.167      ;
; 15.748 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a56~porta_address_reg2 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM13_OTERM235_OTERM613            ; CLK          ; CLK         ; 20.000       ; -0.117     ; 4.167      ;
; 15.748 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a56~porta_address_reg3 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM13_OTERM235_OTERM613            ; CLK          ; CLK         ; 20.000       ; -0.117     ; 4.167      ;
; 15.748 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a56~porta_address_reg4 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM13_OTERM235_OTERM613            ; CLK          ; CLK         ; 20.000       ; -0.117     ; 4.167      ;
; 15.755 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~2_OTERM2489_OTERM2621                                     ; Correlation_function:corr_long|f_output[18]_OTERM2363_OTERM2457                                      ; CLK          ; CLK         ; 20.000       ; -0.111     ; 4.166      ;
; 15.757 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~porta_address_reg0  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM33_OTERM185_OTERM827            ; CLK          ; CLK         ; 20.000       ; -0.135     ; 4.140      ;
; 15.757 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~porta_address_reg1  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM33_OTERM185_OTERM827            ; CLK          ; CLK         ; 20.000       ; -0.135     ; 4.140      ;
; 15.757 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~porta_address_reg2  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM33_OTERM185_OTERM827            ; CLK          ; CLK         ; 20.000       ; -0.135     ; 4.140      ;
; 15.757 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~porta_address_reg3  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM33_OTERM185_OTERM827            ; CLK          ; CLK         ; 20.000       ; -0.135     ; 4.140      ;
; 15.757 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~porta_address_reg4  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM33_OTERM185_OTERM827            ; CLK          ; CLK         ; 20.000       ; -0.135     ; 4.140      ;
; 15.759 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg0 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM9_OTERM255_OTERM467_OTERM1019   ; CLK          ; CLK         ; 20.000       ; -0.233     ; 4.040      ;
; 15.759 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg1 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM9_OTERM255_OTERM467_OTERM1019   ; CLK          ; CLK         ; 20.000       ; -0.233     ; 4.040      ;
; 15.759 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg2 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM9_OTERM255_OTERM467_OTERM1019   ; CLK          ; CLK         ; 20.000       ; -0.233     ; 4.040      ;
; 15.759 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg3 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM9_OTERM255_OTERM467_OTERM1019   ; CLK          ; CLK         ; 20.000       ; -0.233     ; 4.040      ;
; 15.759 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg4 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM9_OTERM255_OTERM467_OTERM1019   ; CLK          ; CLK         ; 20.000       ; -0.233     ; 4.040      ;
; 15.760 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[3]_OTERM7_OTERM253_OTERM465_OTERM989                    ; Correlation_function:corr_long|output_56[19]                                                         ; CLK          ; CLK         ; 20.000       ; 0.249      ; 4.521      ;
; 15.763 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[2]_OTERM5_OTERM251_OTERM463_OTERM1023                   ; Correlation_function:corr_long|output_56[18]                                                         ; CLK          ; CLK         ; 20.000       ; 0.249      ; 4.518      ;
; 15.768 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[0]_OTERM1_OTERM247_OTERM435_OTERM1155                   ; Correlation_function:corr_long|output_56[19]                                                         ; CLK          ; CLK         ; 20.000       ; 0.266      ; 4.530      ;
; 15.769 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg0 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM3_OTERM249_OTERM461_OTERM1025   ; CLK          ; CLK         ; 20.000       ; -0.233     ; 4.030      ;
; 15.769 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg1 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM3_OTERM249_OTERM461_OTERM1025   ; CLK          ; CLK         ; 20.000       ; -0.233     ; 4.030      ;
; 15.769 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg2 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM3_OTERM249_OTERM461_OTERM1025   ; CLK          ; CLK         ; 20.000       ; -0.233     ; 4.030      ;
; 15.769 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg3 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM3_OTERM249_OTERM461_OTERM1025   ; CLK          ; CLK         ; 20.000       ; -0.233     ; 4.030      ;
; 15.769 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg4 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM3_OTERM249_OTERM461_OTERM1025   ; CLK          ; CLK         ; 20.000       ; -0.233     ; 4.030      ;
; 15.770 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a56~porta_address_reg0 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[9]_OTERM19_OTERM241_OTERM607            ; CLK          ; CLK         ; 20.000       ; 0.021      ; 4.283      ;
; 15.770 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[2]_OTERM5_OTERM251_OTERM463_OTERM991                    ; Correlation_function:corr_long|output_56[18]                                                         ; CLK          ; CLK         ; 20.000       ; 0.249      ; 4.511      ;
; 15.770 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a56~porta_address_reg1 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[9]_OTERM19_OTERM241_OTERM607            ; CLK          ; CLK         ; 20.000       ; 0.021      ; 4.283      ;
; 15.770 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a56~porta_address_reg2 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[9]_OTERM19_OTERM241_OTERM607            ; CLK          ; CLK         ; 20.000       ; 0.021      ; 4.283      ;
; 15.770 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a56~porta_address_reg3 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[9]_OTERM19_OTERM241_OTERM607            ; CLK          ; CLK         ; 20.000       ; 0.021      ; 4.283      ;
; 15.770 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a56~porta_address_reg4 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[9]_OTERM19_OTERM241_OTERM607            ; CLK          ; CLK         ; 20.000       ; 0.021      ; 4.283      ;
; 15.773 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~0_OTERM2491_OTERM2623                                     ; Correlation_function:corr_long|output_56[19]                                                         ; CLK          ; CLK         ; 20.000       ; 0.082      ; 4.341      ;
; 15.775 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[3]_OTERM7_OTERM253_OTERM465_OTERM1021                   ; Correlation_function:corr_long|output_56[19]                                                         ; CLK          ; CLK         ; 20.000       ; 0.249      ; 4.506      ;
; 15.777 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~4_OTERM2487_OTERM2619                                     ; Correlation_function:corr_long|f_output[18]_OTERM2363_OTERM2457                                      ; CLK          ; CLK         ; 20.000       ; -0.111     ; 4.144      ;
; 15.778 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[0]_OTERM1_OTERM247_OTERM435_OTERM1123                   ; Correlation_function:corr_long|output_56[19]                                                         ; CLK          ; CLK         ; 20.000       ; 0.266      ; 4.520      ;
; 15.779 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg0 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[10]_OTERM21_OTERM267_OTERM479_OTERM1007 ; CLK          ; CLK         ; 20.000       ; -0.108     ; 4.145      ;
; 15.779 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg1 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[10]_OTERM21_OTERM267_OTERM479_OTERM1007 ; CLK          ; CLK         ; 20.000       ; -0.108     ; 4.145      ;
; 15.779 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg2 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[10]_OTERM21_OTERM267_OTERM479_OTERM1007 ; CLK          ; CLK         ; 20.000       ; -0.108     ; 4.145      ;
; 15.779 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg3 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[10]_OTERM21_OTERM267_OTERM479_OTERM1007 ; CLK          ; CLK         ; 20.000       ; -0.108     ; 4.145      ;
; 15.779 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg4 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[10]_OTERM21_OTERM267_OTERM479_OTERM1007 ; CLK          ; CLK         ; 20.000       ; -0.108     ; 4.145      ;
; 15.780 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[5]_OTERM11_OTERM257_OTERM469_OTERM985                   ; Correlation_function:corr_long|output_56[18]                                                         ; CLK          ; CLK         ; 20.000       ; 0.249      ; 4.501      ;
; 15.781 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~10_OTERM2481_OTERM2611                                    ; Correlation_function:corr_long|f_output[18]_OTERM2363_OTERM2457                                      ; CLK          ; CLK         ; 20.000       ; -0.111     ; 4.140      ;
; 15.782 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg0 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[2]_OTERM5_OTERM251_OTERM439_OTERM1151   ; CLK          ; CLK         ; 20.000       ; -0.250     ; 4.000      ;
; 15.782 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg1 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[2]_OTERM5_OTERM251_OTERM439_OTERM1151   ; CLK          ; CLK         ; 20.000       ; -0.250     ; 4.000      ;
; 15.782 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg2 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[2]_OTERM5_OTERM251_OTERM439_OTERM1151   ; CLK          ; CLK         ; 20.000       ; -0.250     ; 4.000      ;
; 15.782 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg3 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[2]_OTERM5_OTERM251_OTERM439_OTERM1151   ; CLK          ; CLK         ; 20.000       ; -0.250     ; 4.000      ;
; 15.782 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg4 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[2]_OTERM5_OTERM251_OTERM439_OTERM1151   ; CLK          ; CLK         ; 20.000       ; -0.250     ; 4.000      ;
; 15.783 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~0_OTERM2491_OTERM2591                                     ; Correlation_function:corr_long|output_56[19]                                                         ; CLK          ; CLK         ; 20.000       ; 0.082      ; 4.331      ;
; 15.790 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~0_OTERM2491_OTERM2623                                     ; Correlation_function:corr_long|f_output[16]_OTERM2359_OTERM2453                                      ; CLK          ; CLK         ; 20.000       ; -0.111     ; 4.131      ;
; 15.790 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~4_OTERM2487_OTERM2587                                     ; Correlation_function:corr_long|f_output[18]_OTERM2363_OTERM2457                                      ; CLK          ; CLK         ; 20.000       ; -0.111     ; 4.131      ;
; 15.795 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[3]_OTERM7_OTERM253_OTERM465_OTERM989                    ; Correlation_function:corr_long|output_56[18]                                                         ; CLK          ; CLK         ; 20.000       ; 0.249      ; 4.486      ;
; 15.797 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg0 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[5]_OTERM11_OTERM257_OTERM469_OTERM1017  ; CLK          ; CLK         ; 20.000       ; -0.233     ; 4.002      ;
; 15.797 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM9_OTERM255_OTERM467_OTERM1019                   ; Correlation_function:corr_long|output_56[19]                                                         ; CLK          ; CLK         ; 20.000       ; 0.249      ; 4.484      ;
; 15.797 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg1 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[5]_OTERM11_OTERM257_OTERM469_OTERM1017  ; CLK          ; CLK         ; 20.000       ; -0.233     ; 4.002      ;
; 15.797 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg2 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[5]_OTERM11_OTERM257_OTERM469_OTERM1017  ; CLK          ; CLK         ; 20.000       ; -0.233     ; 4.002      ;
; 15.797 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg3 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[5]_OTERM11_OTERM257_OTERM469_OTERM1017  ; CLK          ; CLK         ; 20.000       ; -0.233     ; 4.002      ;
; 15.797 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg4 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[5]_OTERM11_OTERM257_OTERM469_OTERM1017  ; CLK          ; CLK         ; 20.000       ; -0.233     ; 4.002      ;
; 15.799 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM3_OTERM249_OTERM437_OTERM1121                   ; Correlation_function:corr_long|output_56[19]                                                         ; CLK          ; CLK         ; 20.000       ; 0.266      ; 4.499      ;
; 15.800 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~0_OTERM2491_OTERM2591                                     ; Correlation_function:corr_long|f_output[16]_OTERM2359_OTERM2453                                      ; CLK          ; CLK         ; 20.000       ; -0.111     ; 4.121      ;
; 15.803 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[0]_OTERM1_OTERM247_OTERM435_OTERM1155                   ; Correlation_function:corr_long|output_56[18]                                                         ; CLK          ; CLK         ; 20.000       ; 0.266      ; 4.495      ;
; 15.804 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~2_OTERM2489_OTERM2589                                     ; Correlation_function:corr_long|output_56[19]                                                         ; CLK          ; CLK         ; 20.000       ; 0.082      ; 4.310      ;
; 15.808 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~0_OTERM2491_OTERM2623                                     ; Correlation_function:corr_long|output_56[18]                                                         ; CLK          ; CLK         ; 20.000       ; 0.082      ; 4.306      ;
; 15.809 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~6_OTERM2485_OTERM2585                                     ; Correlation_function:corr_long|f_output[18]_OTERM2363_OTERM2457                                      ; CLK          ; CLK         ; 20.000       ; -0.111     ; 4.112      ;
; 15.810 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg0 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[3]_OTERM7_OTERM253_OTERM441_OTERM1149   ; CLK          ; CLK         ; 20.000       ; -0.250     ; 3.972      ;
; 15.810 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[3]_OTERM7_OTERM253_OTERM465_OTERM1021                   ; Correlation_function:corr_long|output_56[18]                                                         ; CLK          ; CLK         ; 20.000       ; 0.249      ; 4.471      ;
; 15.810 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg1 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[3]_OTERM7_OTERM253_OTERM441_OTERM1149   ; CLK          ; CLK         ; 20.000       ; -0.250     ; 3.972      ;
; 15.810 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~porta_address_reg2 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[3]_OTERM7_OTERM253_OTERM441_OTERM1149   ; CLK          ; CLK         ; 20.000       ; -0.250     ; 3.972      ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                   ; To Node                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; Clock_divider:clock_divider1|counter[0]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[0]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Clock_divider:clock_divider1|counter[2]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[2]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|data_counts[0]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_counts[0]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|main_state.waiting_after                                                                                                                                           ; ADC_Manager:ADC_Manager1|main_state.waiting_after                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[0]                                                                                                                                        ; ADC_Manager:ADC_Manager1|c_short_func_input_index[0]                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[2]                                                                                                                                        ; ADC_Manager:ADC_Manager1|c_short_func_input_index[2]                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[3]                                                                                                                                        ; ADC_Manager:ADC_Manager1|c_short_func_input_index[3]                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|corr_func_rom_adress_b[2]                                                                                                                                          ; ADC_Manager:ADC_Manager1|corr_func_rom_adress_b[2]                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|corr_func_rom_adress_b[0]                                                                                                                                          ; ADC_Manager:ADC_Manager1|corr_func_rom_adress_b[0]                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                                                                                                                       ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|main_state.waiting_bits                                                                                                                                            ; ADC_Manager:ADC_Manager1|main_state.waiting_bits                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|DATA_DONE                                                                                                                                                          ; ADC_Manager:ADC_Manager1|DATA_DONE                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                  ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                    ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                           ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                  ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                              ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.390      ;
; 0.243 ; Clock_divider:clock_divider1|counter[15]                                                                                                                                                    ; Clock_divider:clock_divider1|counter[15]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; ADC_Manager:ADC_Manager1|data_counts[31]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[31]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[15]                                                                                                                ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[15]                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.245 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                  ; UART_Controller:UART_Controller_1|curr_state.reading_fifo1                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.397      ;
; 0.299 ; Clock_divider:clock_divider1|counter[2]                                                                                                                                                     ; Clock_divider:clock_divider1|clock_out                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.451      ;
; 0.302 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|TX                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.454      ;
; 0.324 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                    ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.476      ;
; 0.355 ; ADC_Manager:ADC_Manager1|data_counts[16]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[16]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[0]                                                                                                                 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[0]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[0]                              ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[0]                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.507      ;
; 0.357 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[2]                        ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[2]                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[1]                              ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[1]                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; ADC_Manager:ADC_Manager1|main_state.waiting_after                                                                                                                                           ; ADC_Manager:ADC_Manager1|DATA_DONE                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; Clock_divider:clock_divider1|counter[4]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[4]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; Clock_divider:clock_divider1|counter[7]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[7]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; ADC_Manager:ADC_Manager1|data_counts[9]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_counts[9]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; ADC_Manager:ADC_Manager1|data_counts[11]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[11]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[2]                                                                                                                 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[2]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[9]                                                                                                                 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[9]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[11]                                                                                                                ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[11]                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[0]                        ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[0]                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[2]                              ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[2]                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; Clock_divider:clock_divider1|counter[1]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[1]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; ADC_Manager:ADC_Manager1|data_counts[17]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[17]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; Clock_divider:clock_divider1|counter[9]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[9]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; Clock_divider:clock_divider1|counter[11]                                                                                                                                                    ; Clock_divider:clock_divider1|counter[11]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|data_counts[25]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[25]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|data_counts[27]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[27]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|data_counts[2]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_counts[2]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|data_counts[18]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[18]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; Clock_divider:clock_divider1|counter[0]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[2]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; Clock_divider:clock_divider1|counter[13]                                                                                                                                                    ; Clock_divider:clock_divider1|counter[13]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Clock_divider:clock_divider1|counter[14]                                                                                                                                                    ; Clock_divider:clock_divider1|counter[14]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[23]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[23]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[7]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_counts[7]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[29]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[29]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[30]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[30]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[4]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_counts[4]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[13]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[13]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[14]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[14]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[15]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[15]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[20]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[20]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[13]                                                                                                                ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[13]                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[14]                                                                                                                ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[14]                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.367 ; Clock_divider:clock_divider1|counter[2]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[0]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.519      ;
; 0.369 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[3]                                                                                                                 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[3]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[6]                                                                                                                 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[6]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[10]                                                                                                                ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[10]                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[12]                                                                                                                ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[12]                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[1]                        ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[1]                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                        ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[2] ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[2] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[0] ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[0] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; Clock_divider:clock_divider1|counter[3]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[3]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; Clock_divider:clock_divider1|counter[8]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[8]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; Clock_divider:clock_divider1|counter[10]                                                                                                                                                    ; Clock_divider:clock_divider1|counter[10]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; ADC_Manager:ADC_Manager1|data_counts[24]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[24]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; ADC_Manager:ADC_Manager1|data_counts[26]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[26]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; ADC_Manager:ADC_Manager1|data_counts[8]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_counts[8]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; ADC_Manager:ADC_Manager1|data_counts[3]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_counts[3]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; ADC_Manager:ADC_Manager1|data_counts[10]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[10]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; ADC_Manager:ADC_Manager1|data_counts[19]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[19]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; Clock_divider:clock_divider1|counter[5]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[5]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; Clock_divider:clock_divider1|counter[6]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[6]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; Clock_divider:clock_divider1|counter[12]                                                                                                                                                    ; Clock_divider:clock_divider1|counter[12]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; ADC_Manager:ADC_Manager1|data_counts[22]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[22]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; ADC_Manager:ADC_Manager1|data_counts[28]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[28]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; ADC_Manager:ADC_Manager1|data_counts[6]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_counts[6]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; ADC_Manager:ADC_Manager1|data_counts[5]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_counts[5]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; ADC_Manager:ADC_Manager1|data_counts[12]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[12]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; ADC_Manager:ADC_Manager1|data_counts[21]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[21]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.524      ;
; 0.377 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3] ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.529      ;
; 0.383 ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                    ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.535      ;
; 0.390 ; UART_Controller:UART_Controller_1|curr_state.reading_fifo1                                                                                                                                  ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.542      ;
; 0.391 ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                           ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.543      ;
; 0.393 ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                           ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.545      ;
; 0.394 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                           ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.546      ;
; 0.395 ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                           ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.547      ;
; 0.395 ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                           ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.547      ;
; 0.412 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                  ; UART_Controller:UART_Controller_1|curr_state.reading_fifo2                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.564      ;
; 0.420 ; ADC_Manager:ADC_Manager1|data_buffer[3]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_buffer[5]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.572      ;
; 0.440 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[1] ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[1] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.592      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK'                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                      ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------+
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[100] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[100] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[101] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[101] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[102] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[102] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[103] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[103] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[106] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[106] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[108] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[108] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[109] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[109] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[110] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[110] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[111] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[111] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[115] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[115] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[116] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[116] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[117] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[117] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[118] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[118] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[119] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[119] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[122] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[122] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[123] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[123] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[124] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[124] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[125] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[125] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[126] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[126] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[127] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[127] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[12]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[12]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[13]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[13]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[14]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[14]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[15]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[15]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[17]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[17]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[18]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[18]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[19]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[19]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[20]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[20]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[21]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[21]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[22]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[22]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[23]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[23]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[26]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[26]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[27]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[27]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[28]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[28]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[29]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[29]  ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SYNC'                                           ;
+--------+--------------+----------------+-----------+-------+------------+--------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock ; Clock Edge ; Target ;
+--------+--------------+----------------+-----------+-------+------------+--------+
; 37.223 ; 40.000       ; 2.777          ; Port Rate ; SYNC  ; Rise       ; SYNC   ;
+--------+--------------+----------------+-----------+-------+------------+--------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DATA_OUT[*]  ; CLK        ; 4.320 ; 4.320 ; Rise       ; CLK             ;
;  DATA_OUT[0] ; CLK        ; 4.178 ; 4.178 ; Rise       ; CLK             ;
;  DATA_OUT[1] ; CLK        ; 3.971 ; 3.971 ; Rise       ; CLK             ;
;  DATA_OUT[2] ; CLK        ; 4.320 ; 4.320 ; Rise       ; CLK             ;
;  DATA_OUT[3] ; CLK        ; 4.259 ; 4.259 ; Rise       ; CLK             ;
;  DATA_OUT[4] ; CLK        ; 3.899 ; 3.899 ; Rise       ; CLK             ;
;  DATA_OUT[5] ; CLK        ; 3.677 ; 3.677 ; Rise       ; CLK             ;
; SYNC         ; CLK        ; 3.843 ; 3.843 ; Rise       ; CLK             ;
; UART_TX      ; CLK        ; 4.120 ; 4.120 ; Rise       ; CLK             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DATA_OUT[*]  ; CLK        ; 3.677 ; 3.677 ; Rise       ; CLK             ;
;  DATA_OUT[0] ; CLK        ; 4.178 ; 4.178 ; Rise       ; CLK             ;
;  DATA_OUT[1] ; CLK        ; 3.971 ; 3.971 ; Rise       ; CLK             ;
;  DATA_OUT[2] ; CLK        ; 4.320 ; 4.320 ; Rise       ; CLK             ;
;  DATA_OUT[3] ; CLK        ; 4.259 ; 4.259 ; Rise       ; CLK             ;
;  DATA_OUT[4] ; CLK        ; 3.899 ; 3.899 ; Rise       ; CLK             ;
;  DATA_OUT[5] ; CLK        ; 3.677 ; 3.677 ; Rise       ; CLK             ;
; SYNC         ; CLK        ; 3.843 ; 3.843 ; Rise       ; CLK             ;
; UART_TX      ; CLK        ; 4.120 ; 4.120 ; Rise       ; CLK             ;
+--------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 5.623 ; 0.215 ; N/A      ; N/A     ; 6.933               ;
;  CLK             ; 5.623 ; 0.215 ; N/A      ; N/A     ; 6.933               ;
;  SYNC            ; N/A   ; N/A   ; N/A      ; N/A     ; 36.000              ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK             ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  SYNC            ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DATA_OUT[*]  ; CLK        ; 10.057 ; 10.057 ; Rise       ; CLK             ;
;  DATA_OUT[0] ; CLK        ; 10.000 ; 10.000 ; Rise       ; CLK             ;
;  DATA_OUT[1] ; CLK        ; 9.290  ; 9.290  ; Rise       ; CLK             ;
;  DATA_OUT[2] ; CLK        ; 10.057 ; 10.057 ; Rise       ; CLK             ;
;  DATA_OUT[3] ; CLK        ; 9.757  ; 9.757  ; Rise       ; CLK             ;
;  DATA_OUT[4] ; CLK        ; 8.944  ; 8.944  ; Rise       ; CLK             ;
;  DATA_OUT[5] ; CLK        ; 8.205  ; 8.205  ; Rise       ; CLK             ;
; SYNC         ; CLK        ; 8.155  ; 8.155  ; Rise       ; CLK             ;
; UART_TX      ; CLK        ; 9.341  ; 9.341  ; Rise       ; CLK             ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DATA_OUT[*]  ; CLK        ; 3.677 ; 3.677 ; Rise       ; CLK             ;
;  DATA_OUT[0] ; CLK        ; 4.178 ; 4.178 ; Rise       ; CLK             ;
;  DATA_OUT[1] ; CLK        ; 3.971 ; 3.971 ; Rise       ; CLK             ;
;  DATA_OUT[2] ; CLK        ; 4.320 ; 4.320 ; Rise       ; CLK             ;
;  DATA_OUT[3] ; CLK        ; 4.259 ; 4.259 ; Rise       ; CLK             ;
;  DATA_OUT[4] ; CLK        ; 3.899 ; 3.899 ; Rise       ; CLK             ;
;  DATA_OUT[5] ; CLK        ; 3.677 ; 3.677 ; Rise       ; CLK             ;
; SYNC         ; CLK        ; 3.843 ; 3.843 ; Rise       ; CLK             ;
; UART_TX      ; CLK        ; 4.120 ; 4.120 ; Rise       ; CLK             ;
+--------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 3997827  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 3997827  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 16    ; 16   ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Feb 19 10:19:59 2023
Info: Command: quartus_sta Uni_Projektas -c Uni_Projektas
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'Uni_Projektas.sdc'
Warning (332060): Node: Clock_divider:clock_divider1|clock_out was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out was determined to be a clock but was found without an associated clock assignment.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 5.623
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     5.623         0.000 CLK 
Info (332146): Worst-case hold slack is 0.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.499         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 6.933
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.933         0.000 CLK 
    Info (332119):    36.000         0.000 SYNC 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning (332060): Node: Clock_divider:clock_divider1|clock_out was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out was determined to be a clock but was found without an associated clock assignment.
Info (332146): Worst-case setup slack is 15.658
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    15.658         0.000 CLK 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.500         0.000 CLK 
    Info (332119):    37.223         0.000 SYNC 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4575 megabytes
    Info: Processing ended: Sun Feb 19 10:20:01 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


