Aim: Design

	1. 4:1 Multiplexer with enable
	2. 3:8 Decoder with enable
	3. 4:2 Priority Encoder
	4. 1:4 Demux
		using Dataflow style of modeling
	5. Implementation of gates usin Mux using structural style of
	modelling
