{"Source Block": ["hdl/library/axi_ad9671/axi_ad9671_if.v@214:233@HdlStmProcess", "        adc_raddr_out   <= adc_raddr_out + 1;\n      end\n    end\n  end\n\n  always @(posedge rx_clk) begin\n    if (PCORE_4L_2L_N == 1'b1) begin\n      int_valid <= 1'b1;\n      int_data <= rx_data;\n    end else begin\n      int_valid         <= !rx_data_sof;\n      int_data[63:0]    <= {rx_data[31:0], int_data[63:32]};\n      int_data[127:64]  <= {rx_data[63:32], int_data[127:96]};\n    end\n  end\n\n  always @(posedge rx_clk) begin\n    if (adc_rst == 1'b1) begin\n      adc_status <= 1'b0;\n    end else begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[222, "      int_data <= rx_data;\n"], [224, "      int_valid         <= !rx_data_sof;\n"]], "Add": [[222, "      int_data  <= rx_data;\n"], [224, "      rx_sof_d          <= rx_sof;\n"], [224, "      int_valid         <= rx_sof_d;\n"]]}}