
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010638                       # Number of seconds simulated
sim_ticks                                 10637973993                       # Number of ticks simulated
final_tick                               538413350538                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 187908                       # Simulator instruction rate (inst/s)
host_op_rate                                   239579                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 249417                       # Simulator tick rate (ticks/s)
host_mem_usage                               67377832                       # Number of bytes of host memory used
host_seconds                                 42651.30                       # Real time elapsed on the host
sim_insts                                  8014507899                       # Number of instructions simulated
sim_ops                                   10218338295                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       107904                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       351360                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       177920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       352128                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       188160                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       188416                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       175872                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       351488                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1927552                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           34304                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       589568                       # Number of bytes written to this memory
system.physmem.bytes_written::total            589568                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          843                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2745                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1390                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         2751                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           29                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         1470                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         1472                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         1374                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         2746                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 15059                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4606                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4606                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       433165                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     10143285                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       421133                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     33028846                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       421133                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16724989                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       409100                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     33101040                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       348939                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     17687578                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       336906                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     17711643                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       409100                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     16532471                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       445198                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     33040878                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               181195404                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       433165                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       421133                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       421133                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       409100                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       348939                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       336906                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       409100                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       445198                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3224674                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          55421079                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               55421079                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          55421079                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       433165                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     10143285                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       421133                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     33028846                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       421133                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16724989                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       409100                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     33101040                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       348939                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     17687578                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       336906                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     17711643                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       409100                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     16532471                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       445198                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     33040878                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              236616484                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus0.numCycles                25510730                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2068326                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1692387                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       204482                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       871611                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          815347                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          213916                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9308                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     19950213                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11556213                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2068326                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1029263                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2414075                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         556448                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        548134                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1221976                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       204503                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     23261763                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.610310                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.950997                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20847688     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          112578      0.48%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          179547      0.77%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          242113      1.04%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          248787      1.07%     92.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          210369      0.90%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          118997      0.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          175562      0.75%     95.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1126122      4.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     23261763                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081077                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.452994                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19746590                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       753741                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2409560                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2786                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        349081                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       340118                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          261                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14183850                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1512                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        349081                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        19800451                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         143706                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       485775                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2359161                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       123584                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14178169                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         17909                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        53230                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     19784701                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     65953683                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     65953683                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17153383                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         2631303                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3514                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1826                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           369388                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1330780                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       718540                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8471                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       254749                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14161133                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3524                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13453578                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         2035                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1560366                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      3728595                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          126                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     23261763                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.578356                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.265485                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17501620     75.24%     75.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2423073     10.42%     85.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1212053      5.21%     90.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       867182      3.73%     94.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       688380      2.96%     97.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       284027      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       179444      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        93338      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        12646      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     23261763                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           2509     11.13%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          8225     36.48%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        11814     52.39%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11314849     84.10%     84.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200021      1.49%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1687      0.01%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1220981      9.08%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       716040      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13453578                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.527369                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              22548                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001676                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50193502                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     15725080                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13247478                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13476126                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        27314                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       216229                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           60                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         9490                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        349081                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         114442                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        12187                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14164677                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1521                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1330780                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       718540                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1827                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         10253                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           60                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       119246                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114120                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       233366                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13264117                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1147370                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       189461                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   20                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1863339                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1885158                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            715969                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.519943                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13247591                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13247478                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7604351                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20494735                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.519290                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371039                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12305296                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      1859381                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3398                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206807                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     22912682                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.537052                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.375487                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     17808907     77.73%     77.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2555578     11.15%     88.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       941132      4.11%     92.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       450032      1.96%     94.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       413941      1.81%     96.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       219252      0.96%     97.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       169411      0.74%     98.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        86564      0.38%     98.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       267865      1.17%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     22912682                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12305296                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1823601                       # Number of memory references committed
system.switch_cpus0.commit.loads              1114551                       # Number of loads committed
system.switch_cpus0.commit.membars               1696                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1774541                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11086908                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       253435                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       267865                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            36809429                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           28678454                       # The number of ROB writes
system.switch_cpus0.timesIdled                 304312                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2248967                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12305296                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.551072                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.551072                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.391992                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.391992                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        59700813                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18454951                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13145355                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3394                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus1.numCycles                25510730                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         1901978                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1715732                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       101829                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       714504                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          676950                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          104626                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         4472                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     20137601                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              11960101                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            1901978                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       781576                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2363246                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         320617                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1305719                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1157699                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       102155                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     24022844                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.584161                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.903271                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        21659598     90.16%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           83762      0.35%     90.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          172722      0.72%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           71938      0.30%     91.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          391109      1.63%     93.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          349187      1.45%     94.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           67955      0.28%     94.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          142506      0.59%     95.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1084067      4.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     24022844                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.074556                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.468826                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        20001107                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      1443768                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2354183                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         7745                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        216036                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       167222                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          242                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      14024010                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1497                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        216036                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        20024377                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1262826                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       106678                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2340348                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        72572                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      14015395                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         32290                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        25738                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          540                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     16470953                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     66002854                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     66002854                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     14567785                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         1903159                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         1635                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          830                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           178973                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      3300393                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      1668116                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        15323                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        81978                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          13985330                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         1641                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13431863                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         8003                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1101359                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      2653356                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     24022844                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.559129                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.354314                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     19230903     80.05%     80.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1445535      6.02%     86.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1179873      4.91%     90.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       510524      2.13%     93.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       643642      2.68%     95.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       616323      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       350996      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        27533      0.11%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        17515      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     24022844                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          34007     11.20%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        261867     86.28%     97.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         7630      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      8434584     62.80%     62.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       117532      0.88%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          804      0.01%     63.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     63.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      3215263     23.94%     87.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      1663680     12.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13431863                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.526518                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             303504                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.022596                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     51198077                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     15088702                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13315583                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13735367                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        24781                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       131423                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           61                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          373                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        11095                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         1187                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        216036                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1218711                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        20018                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     13986983                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          115                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      3300393                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      1668116                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          831                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         13187                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           10                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          373                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        58329                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        60924                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       119253                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13336890                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      3204790                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        94973                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   12                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             4868288                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1747078                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           1663498                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.522795                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13316039                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13315583                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7197455                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         14203082                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.521960                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.506753                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10808408                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12701779                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      1286596                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         1623                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       103831                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     23806808                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.533536                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.355702                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     19193156     80.62%     80.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1689824      7.10%     87.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       790492      3.32%     91.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       779332      3.27%     94.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       213207      0.90%     95.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       900256      3.78%     98.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        67930      0.29%     99.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        49601      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       123010      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     23806808                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10808408                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12701779                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               4825988                       # Number of memory references committed
system.switch_cpus1.commit.loads              3168967                       # Number of loads committed
system.switch_cpus1.commit.membars                810                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1677397                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11295141                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       123148                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       123010                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            37672134                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           28192824                       # The number of ROB writes
system.switch_cpus1.timesIdled                 439268                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1487886                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10808408                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12701779                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10808408                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.360267                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.360267                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.423681                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.423681                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65916989                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       15476498                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       16684600                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          1620                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus2.numCycles                25510730                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2004778                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1644101                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       198394                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       819367                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          779827                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          205094                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8780                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     19112797                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              11401419                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2004778                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       984921                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2505387                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         568530                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       1047668                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1179929                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       196857                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     23032716                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.605344                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.952455                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        20527329     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          270898      1.18%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          313347      1.36%     91.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          171914      0.75%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          198663      0.86%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          109299      0.47%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           73804      0.32%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          194294      0.84%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1173168      5.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     23032716                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.078586                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.446926                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        18952870                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      1210982                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2483861                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        20233                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        364769                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       325087                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         2095                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      13916369                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        11005                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        364769                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        18984444                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         439164                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       685307                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2473554                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        85469                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      13906233                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         21390                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        39958                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     19317094                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     64752788                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     64752788                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16416748                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2900346                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3640                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2037                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           231810                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1333779                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       723690                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        18850                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       160219                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          13881699                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3649                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         13089824                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        19426                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1788745                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      4169619                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          427                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     23032716                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.568314                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.259686                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     17520839     76.07%     76.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2214878      9.62%     85.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1190848      5.17%     90.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       825302      3.58%     94.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       721269      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       369022      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        89847      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        57612      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        43099      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     23032716                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           3352     11.64%     11.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         12631     43.87%     55.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        12808     44.49%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     10952409     83.67%     83.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       204737      1.56%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1599      0.01%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1213857      9.27%     94.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       717222      5.48%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      13089824                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.513111                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              28791                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002199                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     49260581                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     15674232                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     12865478                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      13118615                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        32319                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       245060                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           81                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          143                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        18872                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          799                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked          126                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        364769                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         389386                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        14673                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     13885374                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         6354                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1333779                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       723690                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2040                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         10383                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          143                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       113685                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       112604                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       226289                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     12892049                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1138354                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       197775                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   26                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1855360                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1802395                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            717006                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.505358                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              12865798                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             12865478                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7648179                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         20039515                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.504316                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.381655                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9642881                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11830759                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      2054801                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3222                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       199356                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     22667947                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.521916                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.339742                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     17833968     78.67%     78.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2241746      9.89%     88.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       940363      4.15%     92.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       563838      2.49%     95.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       390493      1.72%     96.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       252006      1.11%     98.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       132030      0.58%     98.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       105433      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       208070      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     22667947                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9642881                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11830759                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1793537                       # Number of memory references committed
system.switch_cpus2.commit.loads              1088719                       # Number of loads committed
system.switch_cpus2.commit.membars               1608                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1693084                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10666093                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       240733                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       208070                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            36345372                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           28135901                       # The number of ROB writes
system.switch_cpus2.timesIdled                 296096                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2478014                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9642881                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11830759                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9642881                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.645551                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.645551                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.377993                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.377993                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        58154988                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       17851852                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       12986247                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3218                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus3.numCycles                25510730                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         1900219                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1714499                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       102404                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       716215                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          676669                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          104565                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         4440                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     20125757                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              11949349                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            1900219                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       781234                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2361176                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         322933                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       1293079                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1157523                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       102728                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     23998017                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.584325                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.903497                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        21636841     90.16%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           83495      0.35%     90.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          171996      0.72%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           72057      0.30%     91.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          391350      1.63%     93.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          348736      1.45%     94.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           67874      0.28%     94.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          142691      0.59%     95.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1082977      4.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     23998017                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.074487                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.468405                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        19987722                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      1432687                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2352175                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         7664                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        217764                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       166732                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          241                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      14013318                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1484                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        217764                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        20011347                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1247104                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       110532                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2337923                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        73340                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      14004468                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         32336                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        26002                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          722                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     16457713                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     65952417                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     65952417                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     14540289                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         1917405                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         1640                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          835                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           181207                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      3298682                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      1665836                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        15311                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        81494                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          13973362                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         1646                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13414953                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         8014                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1111887                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      2682265                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           27                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     23998017                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.559003                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.354166                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     19211203     80.05%     80.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1444976      6.02%     86.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1178704      4.91%     90.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       509287      2.12%     93.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       642946      2.68%     95.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       615034      2.56%     98.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       350811      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        27560      0.11%     99.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        17496      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     23998017                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          33942     11.20%     11.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        261581     86.29%     97.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         7613      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      8423678     62.79%     62.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       117219      0.87%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          802      0.01%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      3211888     23.94%     87.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      1661366     12.38%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13414953                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.525855                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             303136                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.022597                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     51139073                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     15087271                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13297317                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13718089                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        24095                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       134157                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           58                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          377                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        11219                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         1185                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        217764                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        1202709                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        20019                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     13975025                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          130                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      3298682                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      1665836                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          838                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         13176                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           13                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          377                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        58884                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        61016                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       119900                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13318751                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      3200684                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        96202                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   17                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             4861866                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1744258                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           1661182                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.522084                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13297771                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13297317                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          7186100                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         14185200                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.521244                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.506591                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10789653                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12679425                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      1297053                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         1619                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       104419                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     23780253                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.533191                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.355317                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     19174416     80.63%     80.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1687049      7.09%     87.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       789698      3.32%     91.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       777492      3.27%     94.32% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       212794      0.89%     95.21% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       898549      3.78%     98.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        67995      0.29%     99.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        49467      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       122793      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     23780253                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10789653                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12679425                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               4819135                       # Number of memory references committed
system.switch_cpus3.commit.loads              3164518                       # Number of loads committed
system.switch_cpus3.commit.membars                808                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1674379                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11275179                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       122860                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       122793                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            37633899                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           28170764                       # The number of ROB writes
system.switch_cpus3.timesIdled                 439386                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1512713                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10789653                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12679425                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10789653                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.364370                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.364370                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.422946                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.422946                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        65827803                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       15455036                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       16667610                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          1616                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus4.numCycles                25510730                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         1870426                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1673559                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       150687                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      1264537                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         1231268                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          109980                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         4589                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     19830837                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              10633906                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            1870426                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1341248                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2371051                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         495970                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        442373                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1201204                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       147557                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     22988728                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.517268                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.755392                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        20617677     89.69%     89.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          364980      1.59%     91.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          180228      0.78%     92.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          360282      1.57%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          111868      0.49%     94.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          334944      1.46%     95.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           51754      0.23%     95.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           83614      0.36%     96.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          883381      3.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     22988728                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.073319                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.416841                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        19659800                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       618332                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2366062                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         1989                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        342544                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       173472                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred         1924                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      11869389                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         4556                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        342544                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        19680118                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         386574                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       168791                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2345713                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        64981                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      11851104                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          9285                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        48644                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     15505547                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     53669652                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     53669652                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     12529775                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2975752                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         1562                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          795                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           153225                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      2162907                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       340072                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         3001                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        77451                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          11788653                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         1567                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         11022100                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         7361                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      2158101                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      4449439                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     22988728                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.479457                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.091011                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     18157044     78.98%     78.98% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      1501833      6.53%     85.52% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1640578      7.14%     92.65% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       941301      4.09%     96.75% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       480511      2.09%     98.84% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       120466      0.52%     99.36% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       140873      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         3380      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         2742      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     22988728                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          18181     57.43%     57.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          7394     23.36%     80.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         6082     19.21%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      8627293     78.27%     78.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        84718      0.77%     79.04% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     79.04% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     79.04% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     79.04% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     79.04% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     79.04% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     79.04% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     79.04% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     79.04% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     79.04% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     79.04% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     79.04% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     79.04% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     79.04% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.04% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.04% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.04% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.04% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.04% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          768      0.01%     79.05% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     79.05% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.05% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.05% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1972428     17.90%     96.94% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       336893      3.06%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      11022100                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.432057                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              31657                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002872                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     45071946                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     13948349                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     10739663                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      11053757                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         8569                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       445072                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         8648                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        342544                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         315940                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         7876                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     11790230                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          991                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      2162907                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       340072                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          794                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          4086                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents          178                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           31                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       101582                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        57804                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       159386                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     10883136                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1944220                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       138964                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   10                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             2281067                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1655667                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            336847                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.426610                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              10742254                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             10739663                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          6505817                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         14070901                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.420986                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.462360                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      8560565                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      9615572                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      2175082                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         1547                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       149557                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     22646184                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.424600                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.295029                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     19077282     84.24%     84.24% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      1394801      6.16%     90.40% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       903243      3.99%     94.39% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       282445      1.25%     95.64% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       474909      2.10%     97.73% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        90849      0.40%     98.13% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        57883      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        52405      0.23%     98.62% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       312367      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     22646184                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      8560565                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       9615572                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               2049254                       # Number of memory references committed
system.switch_cpus4.commit.loads              1717830                       # Number of loads committed
system.switch_cpus4.commit.membars                772                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1477175                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          8396397                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       117976                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       312367                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            34124445                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           23924114                       # The number of ROB writes
system.switch_cpus4.timesIdled                 446824                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                2522002                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            8560565                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              9615572                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      8560565                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.980029                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.980029                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.335567                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.335567                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        50623611                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       13971302                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       12641586                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          1546                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus5.numCycles                25510730                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         1871784                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1674670                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       151086                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      1265373                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         1231823                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          110049                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         4558                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     19846816                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              10641004                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            1871784                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1341872                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2372651                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         496916                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        448968                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1202324                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       147939                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     23013451                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.517070                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.755039                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        20640800     89.69%     89.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          365194      1.59%     91.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          180068      0.78%     92.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          360375      1.57%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          112502      0.49%     94.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          335326      1.46%     95.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           51665      0.22%     95.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           83684      0.36%     96.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          883837      3.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     23013451                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.073372                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.417119                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        19675728                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       625007                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2367618                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         2004                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        343093                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       173489                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred         1923                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      11877482                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         4566                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        343093                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        19696133                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         393188                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       169009                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2347210                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        64811                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      11859219                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          9289                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        48442                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     15512831                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     53708185                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     53708185                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     12534616                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         2978205                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         1565                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          799                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           152443                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      2165843                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       340295                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         3021                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        77555                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          11796448                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         1570                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         11028880                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         7330                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      2161650                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      4456845                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     23013451                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.479236                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.090907                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     18180109     79.00%     79.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      1501355      6.52%     85.52% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1640845      7.13%     92.65% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       942159      4.09%     96.75% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       481236      2.09%     98.84% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       120897      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       140765      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         3341      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         2744      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     23013451                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          18162     57.40%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          7395     23.37%     80.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         6084     19.23%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      8632495     78.27%     78.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        84678      0.77%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          768      0.01%     79.05% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     79.05% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.05% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.05% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1973953     17.90%     96.94% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       336986      3.06%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      11028880                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.432323                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              31641                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002869                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     45110182                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     13959699                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     10745846                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      11060521                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         8787                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       446747                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           32                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         8870                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        343093                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         322547                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         7815                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     11798027                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          865                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      2165843                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       340295                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          796                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          4012                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents          162                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           32                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       101634                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        58204                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       159838                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     10889358                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1945762                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       139522                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    9                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             2282700                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1656758                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            336938                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.426854                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              10748647                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             10745846                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          6509658                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         14081881                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.421228                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.462272                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      8564636                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      9619643                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2178818                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         1548                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       149954                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     22670358                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.424327                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.294718                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     19100803     84.25%     84.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      1394341      6.15%     90.41% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       903224      3.98%     94.39% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       282826      1.25%     95.64% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       475784      2.10%     97.74% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        90671      0.40%     98.14% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        57749      0.25%     98.39% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        52289      0.23%     98.62% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       312671      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     22670358                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      8564636                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       9619643                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               2050517                       # Number of memory references committed
system.switch_cpus5.commit.loads              1719092                       # Number of loads committed
system.switch_cpus5.commit.membars                772                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1477805                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          8399838                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       117976                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       312671                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            34156122                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           23940273                       # The number of ROB writes
system.switch_cpus5.timesIdled                 447336                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                2497279                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            8564636                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              9619643                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      8564636                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.978612                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.978612                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.335727                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.335727                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        50654579                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       13977623                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       12650266                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          1548                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus6.numCycles                25510730                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2000536                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1640284                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       197829                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       816878                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          777692                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          204869                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         8801                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     19096568                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              11384623                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2000536                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       982561                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2501272                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         566870                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       1105391                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1178695                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       196488                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     23068946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.603582                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.950110                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        20567674     89.16%     89.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          270854      1.17%     90.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          312061      1.35%     91.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          171657      0.74%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          197696      0.86%     93.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          108981      0.47%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           73937      0.32%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          193936      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1172150      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     23068946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078419                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.446268                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        18935285                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      1269997                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2479937                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        20100                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        363626                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       324665                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred         2089                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      13897999                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts        11017                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        363626                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        18966768                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         362554                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       820512                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2469586                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        85891                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      13888159                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           28                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         21393                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        40195                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     19293780                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     64669930                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     64669930                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     16407212                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         2886568                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         3647                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         2048                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           232410                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1331986                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       723333                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        18997                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       159898                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          13863646                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         3657                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         13078171                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        19457                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1780966                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      4141227                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          435                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     23068946                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.566917                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.258453                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     17561328     76.13%     76.13% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2213850      9.60%     85.72% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1190472      5.16%     90.88% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       822989      3.57%     94.45% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       721510      3.13%     97.58% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       368151      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        89990      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        57573      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        43083      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     23068946                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           3267     11.30%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         12751     44.12%     55.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        12884     44.58%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     10941768     83.66%     83.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       204488      1.56%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1598      0.01%     85.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1213157      9.28%     94.52% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       717160      5.48%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      13078171                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.512654                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              28902                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002210                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     49273647                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     15648408                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     12854101                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      13107073                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        32705                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       243924                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           80                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          142                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        18932                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          799                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked          120                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        363626                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         314799                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        13956                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     13867324                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         6629                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1331986                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       723333                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         2048                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          9625                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          142                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       113446                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       112249                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       225695                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     12880781                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1137575                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       197390                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   21                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             1854480                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1800416                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            716905                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.504916                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              12854402                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             12854101                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          7640628                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         20019999                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.503870                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381650                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      9637306                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     11823789                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      2043673                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3222                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       198857                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     22705320                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.520750                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.338677                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     17875391     78.73%     78.73% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2239236      9.86%     88.59% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       939749      4.14%     92.73% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       563288      2.48%     95.21% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       390485      1.72%     96.93% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       251639      1.11%     98.04% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       131906      0.58%     98.62% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       105388      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       208238      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     22705320                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      9637306                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      11823789                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1792463                       # Number of memory references committed
system.switch_cpus6.commit.loads              1088062                       # Number of loads committed
system.switch_cpus6.commit.membars               1608                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1692040                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         10659821                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       240573                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       208238                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            36364479                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           28098565                       # The number of ROB writes
system.switch_cpus6.timesIdled                 295695                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                2441784                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            9637306                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             11823789                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      9637306                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.647081                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.647081                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.377775                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.377775                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        58104780                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       17837526                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       12968612                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3218                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus7.numCycles                25510730                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         1901296                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1715420                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       102244                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       701098                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          676778                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          104565                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         4486                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     20136413                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              11956410                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            1901296                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       781343                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2362582                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         322196                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       1296909                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1157933                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       102500                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     24013350                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.584219                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.903390                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        21650768     90.16%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           83613      0.35%     90.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          173081      0.72%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           72036      0.30%     91.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          390673      1.63%     93.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          349031      1.45%     94.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           67681      0.28%     94.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          142488      0.59%     95.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1083979      4.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     24013350                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.074529                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.468682                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        20002363                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      1432542                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2353515                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         7724                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        217201                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       166896                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          245                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      14019664                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1504                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        217201                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        20025558                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1251476                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       107977                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2339755                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        71376                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      14010977                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           23                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         31732                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        25317                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents          363                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands     16462992                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     65983035                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     65983035                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     14553539                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         1909453                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         1632                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          829                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           177611                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      3300907                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      1667471                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        15156                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        81566                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          13980935                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         1639                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         13423001                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         7901                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1107790                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      2676475                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     24013350                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.558981                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.354433                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     19226683     80.07%     80.07% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      1443183      6.01%     86.08% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1177989      4.91%     90.98% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       509396      2.12%     93.10% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       643447      2.68%     95.78% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       616470      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       351155      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        27632      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        17395      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     24013350                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          33951     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead        262089     86.32%     97.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         7597      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      8426917     62.78%     62.78% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       117292      0.87%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          803      0.01%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      3214892     23.95%     87.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      1663097     12.39%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      13423001                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.526171                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             303637                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.022621                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     51170890                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     15090728                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     13306178                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      13726638                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        24185                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       132875                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           57                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          365                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        11038                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         1187                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        217201                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1207942                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        19971                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     13982591                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          136                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      3300907                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      1667471                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          829                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         13240                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          365                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        58681                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        60958                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       119639                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     13327533                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      3203978                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        95468                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   17                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             4866886                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1745389                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           1662908                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.522429                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              13306645                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             13306178                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          7191407                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         14190681                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.521591                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.506770                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     10800147                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     12691523                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      1292714                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         1623                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       104243                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     23796149                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.533344                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.355479                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     19187157     80.63%     80.63% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      1687092      7.09%     87.72% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       790010      3.32%     91.04% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       778571      3.27%     94.31% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       212616      0.89%     95.21% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       900696      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        67870      0.29%     99.28% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        49562      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       122575      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     23796149                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     10800147                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      12691523                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               4824465                       # Number of memory references committed
system.switch_cpus7.commit.loads              3168032                       # Number of loads committed
system.switch_cpus7.commit.membars                810                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1675897                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         11285903                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       122925                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       122575                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            37657772                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           28185709                       # The number of ROB writes
system.switch_cpus7.timesIdled                 439784                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1497380                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           10800147                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             12691523                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     10800147                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.362072                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.362072                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.423357                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.423357                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        65875443                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       15462342                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       16679691                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          1620                       # number of misc regfile writes
system.l20.replacements                           879                       # number of replacements
system.l20.tagsinuse                      4095.403393                       # Cycle average of tags in use
system.l20.total_refs                          266212                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4975                       # Sample count of references to valid blocks.
system.l20.avg_refs                         53.509950                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           78.361914                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    29.700198                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   386.527647                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3600.813633                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.019131                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.007251                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.094367                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.879105                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999854                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         3189                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3191                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             985                       # number of Writeback hits
system.l20.Writeback_hits::total                  985                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           15                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         3204                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3206                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         3204                       # number of overall hits
system.l20.overall_hits::total                   3206                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           36                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          844                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  880                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           36                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          844                       # number of demand (read+write) misses
system.l20.demand_misses::total                   880                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           36                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          844                       # number of overall misses
system.l20.overall_misses::total                  880                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     34512976                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    389976753                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      424489729                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     34512976                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    389976753                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       424489729                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     34512976                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    389976753                       # number of overall miss cycles
system.l20.overall_miss_latency::total      424489729                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           38                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         4033                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               4071                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          985                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              985                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           15                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           38                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         4048                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                4086                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           38                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         4048                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               4086                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.947368                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.209273                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.216163                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.947368                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.208498                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.215370                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.947368                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.208498                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.215370                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 958693.777778                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 462057.764218                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 482374.692045                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 958693.777778                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 462057.764218                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 482374.692045                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 958693.777778                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 462057.764218                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 482374.692045                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 476                       # number of writebacks
system.l20.writebacks::total                      476                       # number of writebacks
system.l20.ReadReq_mshr_hits::switch_cpus0.data            1                       # number of ReadReq MSHR hits
system.l20.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l20.demand_mshr_hits::switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.l20.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l20.overall_mshr_hits::switch_cpus0.data            1                       # number of overall MSHR hits
system.l20.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          843                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             879                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          843                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              879                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          843                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             879                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     31926399                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    328867433                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    360793832                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     31926399                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    328867433                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    360793832                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     31926399                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    328867433                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    360793832                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.947368                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.209026                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.215917                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.947368                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.208251                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.215125                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.947368                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.208251                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.215125                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 886844.416667                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 390115.578885                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 410459.422071                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 886844.416667                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 390115.578885                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 410459.422071                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 886844.416667                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 390115.578885                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 410459.422071                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2780                       # number of replacements
system.l21.tagsinuse                      4095.875409                       # Cycle average of tags in use
system.l21.total_refs                          326394                       # Total number of references to valid blocks.
system.l21.sampled_refs                          6876                       # Sample count of references to valid blocks.
system.l21.avg_refs                         47.468586                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           11.456402                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    28.460388                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1313.999693                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          2741.958926                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.002797                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.006948                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.320801                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.669424                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999970                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         5063                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   5064                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2167                       # number of Writeback hits
system.l21.Writeback_hits::total                 2167                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data            9                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         5072                       # number of demand (read+write) hits
system.l21.demand_hits::total                    5073                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         5072                       # number of overall hits
system.l21.overall_hits::total                   5073                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           35                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2745                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2780                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           35                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2745                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2780                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           35                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2745                       # number of overall misses
system.l21.overall_misses::total                 2780                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     34702851                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1415625589                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1450328440                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     34702851                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1415625589                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1450328440                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     34702851                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1415625589                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1450328440                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           36                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         7808                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               7844                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2167                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2167                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            9                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           36                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         7817                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                7853                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           36                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         7817                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               7853                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.351562                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.354411                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.351158                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.354005                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.351158                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.354005                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 991510.028571                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 515710.597086                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 521700.877698                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 991510.028571                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 515710.597086                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 521700.877698                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 991510.028571                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 515710.597086                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 521700.877698                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 611                       # number of writebacks
system.l21.writebacks::total                      611                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           35                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2745                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2780                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           35                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2745                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2780                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           35                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2745                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2780                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     32176499                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1217683327                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1249859826                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     32176499                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1217683327                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1249859826                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     32176499                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1217683327                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1249859826                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.351562                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.354411                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.351158                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.354005                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.351158                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.354005                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 919328.542857                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 443600.483424                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 449589.865468                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 919328.542857                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 443600.483424                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 449589.865468                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 919328.542857                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 443600.483424                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 449589.865468                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          1426                       # number of replacements
system.l22.tagsinuse                      4095.391473                       # Cycle average of tags in use
system.l22.total_refs                          347349                       # Total number of references to valid blocks.
system.l22.sampled_refs                          5522                       # Sample count of references to valid blocks.
system.l22.avg_refs                         62.902753                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          147.034359                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    27.670604                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   710.431926                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3210.254583                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.035897                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.006756                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.173445                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.783754                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999851                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         4112                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   4113                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            2356                       # number of Writeback hits
system.l22.Writeback_hits::total                 2356                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           15                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         4127                       # number of demand (read+write) hits
system.l22.demand_hits::total                    4128                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         4127                       # number of overall hits
system.l22.overall_hits::total                   4128                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           35                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1387                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 1422                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data            3                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           35                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1390                       # number of demand (read+write) misses
system.l22.demand_misses::total                  1425                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           35                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1390                       # number of overall misses
system.l22.overall_misses::total                 1425                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     29853916                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    691892220                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      721746136                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data      1866267                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total      1866267                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     29853916                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    693758487                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       723612403                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     29853916                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    693758487                       # number of overall miss cycles
system.l22.overall_miss_latency::total      723612403                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           36                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         5499                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               5535                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         2356                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             2356                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           18                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           36                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         5517                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                5553                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           36                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         5517                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               5553                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.972222                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.252228                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.256911                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data     0.166667                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total        0.166667                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.972222                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.251949                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.256618                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.972222                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.251949                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.256618                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 852969.028571                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 498840.821918                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 507557.057665                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data       622089                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total       622089                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 852969.028571                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 499106.825180                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 507798.177544                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 852969.028571                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 499106.825180                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 507798.177544                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 904                       # number of writebacks
system.l22.writebacks::total                      904                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           35                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1387                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            1422                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data            3                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           35                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1390                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             1425                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           35                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1390                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            1425                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     27340916                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    592305620                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    619646536                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data      1650867                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total      1650867                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     27340916                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    593956487                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    621297403                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     27340916                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    593956487                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    621297403                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.252228                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.256911                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.166667                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.972222                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.251949                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.256618                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.972222                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.251949                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.256618                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 781169.028571                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 427040.821918                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 435757.057665                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data       550289                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total       550289                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 781169.028571                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 427306.825180                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 435998.177544                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 781169.028571                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 427306.825180                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 435998.177544                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          2785                       # number of replacements
system.l23.tagsinuse                      4095.875621                       # Cycle average of tags in use
system.l23.total_refs                          326370                       # Total number of references to valid blocks.
system.l23.sampled_refs                          6881                       # Sample count of references to valid blocks.
system.l23.avg_refs                         47.430606                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           11.482485                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    26.895561                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1313.127729                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          2744.369846                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.002803                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.006566                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.320588                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.670012                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999970                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         5048                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   5049                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2158                       # number of Writeback hits
system.l23.Writeback_hits::total                 2158                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data            9                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         5057                       # number of demand (read+write) hits
system.l23.demand_hits::total                    5058                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         5057                       # number of overall hits
system.l23.overall_hits::total                   5058                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           34                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         2751                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 2785                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           34                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         2751                       # number of demand (read+write) misses
system.l23.demand_misses::total                  2785                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           34                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         2751                       # number of overall misses
system.l23.overall_misses::total                 2785                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     29706094                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1413298431                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1443004525                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     29706094                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1413298431                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1443004525                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     29706094                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1413298431                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1443004525                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           35                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         7799                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               7834                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2158                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2158                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            9                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           35                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         7808                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                7843                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           35                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         7808                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               7843                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.971429                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.352738                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.355502                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.971429                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.352331                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.355094                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.971429                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.352331                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.355094                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 873708.647059                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 513739.887677                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 518134.479354                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 873708.647059                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 513739.887677                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 518134.479354                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 873708.647059                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 513739.887677                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 518134.479354                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 615                       # number of writebacks
system.l23.writebacks::total                      615                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           34                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         2751                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            2785                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           34                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         2751                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             2785                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           34                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         2751                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            2785                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     27264221                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   1215647791                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   1242912012                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     27264221                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   1215647791                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   1242912012                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     27264221                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   1215647791                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   1242912012                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.352738                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.355502                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.971429                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.352331                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.355094                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.971429                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.352331                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.355094                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 801888.852941                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 441893.053799                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 446287.975583                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 801888.852941                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 441893.053799                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 446287.975583                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 801888.852941                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 441893.053799                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 446287.975583                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                          1499                       # number of replacements
system.l24.tagsinuse                      4095.868374                       # Cycle average of tags in use
system.l24.total_refs                          180804                       # Total number of references to valid blocks.
system.l24.sampled_refs                          5595                       # Sample count of references to valid blocks.
system.l24.avg_refs                         32.315282                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           53.844304                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    24.093923                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data   687.437232                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3330.492914                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.013146                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.005882                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.167831                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.813109                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999968                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data         3942                       # number of ReadReq hits
system.l24.ReadReq_hits::total                   3943                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks             692                       # number of Writeback hits
system.l24.Writeback_hits::total                  692                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data            6                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data         3948                       # number of demand (read+write) hits
system.l24.demand_hits::total                    3949                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data         3948                       # number of overall hits
system.l24.overall_hits::total                   3949                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           29                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data         1470                       # number of ReadReq misses
system.l24.ReadReq_misses::total                 1499                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           29                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data         1470                       # number of demand (read+write) misses
system.l24.demand_misses::total                  1499                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           29                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data         1470                       # number of overall misses
system.l24.overall_misses::total                 1499                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     18973844                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data    638216968                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total      657190812                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     18973844                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data    638216968                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total       657190812                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     18973844                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data    638216968                       # number of overall miss cycles
system.l24.overall_miss_latency::total      657190812                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           30                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data         5412                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total               5442                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks          692                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total              692                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data            6                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           30                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data         5418                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                5448                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           30                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data         5418                       # number of overall (read+write) accesses
system.l24.overall_accesses::total               5448                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.966667                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.271619                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.275450                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.966667                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.271318                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.275147                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.966667                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.271318                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.275147                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 654270.482759                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 434161.202721                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 438419.487658                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 654270.482759                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 434161.202721                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 438419.487658                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 654270.482759                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 434161.202721                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 438419.487658                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                 250                       # number of writebacks
system.l24.writebacks::total                      250                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           29                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data         1470                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total            1499                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           29                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data         1470                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total             1499                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           29                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data         1470                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total            1499                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     16891644                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data    532625525                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total    549517169                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     16891644                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data    532625525                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total    549517169                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     16891644                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data    532625525                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total    549517169                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.966667                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.271619                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.275450                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.966667                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.271318                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.275147                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.966667                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.271318                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.275147                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 582470.482759                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 362330.289116                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 366589.172115                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 582470.482759                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 362330.289116                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 366589.172115                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 582470.482759                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 362330.289116                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 366589.172115                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                          1500                       # number of replacements
system.l25.tagsinuse                      4095.848071                       # Cycle average of tags in use
system.l25.total_refs                          180798                       # Total number of references to valid blocks.
system.l25.sampled_refs                          5596                       # Sample count of references to valid blocks.
system.l25.avg_refs                         32.308435                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           53.843733                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    24.095968                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   687.647862                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3330.260508                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.013145                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.005883                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.167883                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.813052                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999963                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data         3938                       # number of ReadReq hits
system.l25.ReadReq_hits::total                   3939                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks             690                       # number of Writeback hits
system.l25.Writeback_hits::total                  690                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data            6                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data         3944                       # number of demand (read+write) hits
system.l25.demand_hits::total                    3945                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data         3944                       # number of overall hits
system.l25.overall_hits::total                   3945                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           28                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data         1472                       # number of ReadReq misses
system.l25.ReadReq_misses::total                 1500                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           28                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data         1472                       # number of demand (read+write) misses
system.l25.demand_misses::total                  1500                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           28                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data         1472                       # number of overall misses
system.l25.overall_misses::total                 1500                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     27790594                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data    629802314                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total      657592908                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     27790594                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data    629802314                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total       657592908                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     27790594                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data    629802314                       # number of overall miss cycles
system.l25.overall_miss_latency::total      657592908                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           29                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data         5410                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total               5439                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks          690                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total              690                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data            6                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           29                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data         5416                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                5445                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           29                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data         5416                       # number of overall (read+write) accesses
system.l25.overall_accesses::total               5445                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.965517                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.272089                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.275786                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.965517                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.271787                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.275482                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.965517                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.271787                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.275482                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 992521.214286                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 427854.832880                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 438395.272000                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 992521.214286                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 427854.832880                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 438395.272000                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 992521.214286                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 427854.832880                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 438395.272000                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 249                       # number of writebacks
system.l25.writebacks::total                      249                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           28                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data         1472                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total            1500                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           28                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data         1472                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total             1500                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           28                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data         1472                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total            1500                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     25780194                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data    524091642                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total    549871836                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     25780194                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data    524091642                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total    549871836                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     25780194                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data    524091642                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total    549871836                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.965517                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.272089                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.275786                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.965517                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.271787                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.275482                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.965517                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.271787                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.275482                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 920721.214286                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 356040.517663                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 366581.224000                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 920721.214286                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 356040.517663                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 366581.224000                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 920721.214286                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 356040.517663                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 366581.224000                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                          1409                       # number of replacements
system.l26.tagsinuse                      4095.387836                       # Cycle average of tags in use
system.l26.total_refs                          347354                       # Total number of references to valid blocks.
system.l26.sampled_refs                          5504                       # Sample count of references to valid blocks.
system.l26.avg_refs                         63.109375                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          147.209575                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    27.656271                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   703.349463                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3217.172527                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.035940                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.006752                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.171716                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.785443                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999851                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data         4115                       # number of ReadReq hits
system.l26.ReadReq_hits::total                   4116                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks            2359                       # number of Writeback hits
system.l26.Writeback_hits::total                 2359                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data           15                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data         4130                       # number of demand (read+write) hits
system.l26.demand_hits::total                    4131                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data         4130                       # number of overall hits
system.l26.overall_hits::total                   4131                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           34                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data         1371                       # number of ReadReq misses
system.l26.ReadReq_misses::total                 1405                       # number of ReadReq misses
system.l26.ReadExReq_misses::switch_cpus6.data            3                       # number of ReadExReq misses
system.l26.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l26.demand_misses::switch_cpus6.inst           34                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data         1374                       # number of demand (read+write) misses
system.l26.demand_misses::total                  1408                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           34                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data         1374                       # number of overall misses
system.l26.overall_misses::total                 1408                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     29363294                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data    696057853                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total      725421147                       # number of ReadReq miss cycles
system.l26.ReadExReq_miss_latency::switch_cpus6.data      1522147                       # number of ReadExReq miss cycles
system.l26.ReadExReq_miss_latency::total      1522147                       # number of ReadExReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     29363294                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data    697580000                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total       726943294                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     29363294                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data    697580000                       # number of overall miss cycles
system.l26.overall_miss_latency::total      726943294                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           35                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data         5486                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total               5521                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks         2359                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total             2359                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           18                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           35                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data         5504                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                5539                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           35                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data         5504                       # number of overall (read+write) accesses
system.l26.overall_accesses::total               5539                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.971429                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.249909                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.254483                       # miss rate for ReadReq accesses
system.l26.ReadExReq_miss_rate::switch_cpus6.data     0.166667                       # miss rate for ReadExReq accesses
system.l26.ReadExReq_miss_rate::total        0.166667                       # miss rate for ReadExReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.971429                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.249637                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.254198                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.971429                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.249637                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.254198                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 863626.294118                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 507700.840992                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 516313.983630                       # average ReadReq miss latency
system.l26.ReadExReq_avg_miss_latency::switch_cpus6.data 507382.333333                       # average ReadExReq miss latency
system.l26.ReadExReq_avg_miss_latency::total 507382.333333                       # average ReadExReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 863626.294118                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 507700.145560                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 516294.953125                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 863626.294118                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 507700.145560                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 516294.953125                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 893                       # number of writebacks
system.l26.writebacks::total                      893                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           34                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data         1371                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total            1405                       # number of ReadReq MSHR misses
system.l26.ReadExReq_mshr_misses::switch_cpus6.data            3                       # number of ReadExReq MSHR misses
system.l26.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           34                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data         1374                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total             1408                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           34                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data         1374                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total            1408                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     26919779                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data    597529364                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total    624449143                       # number of ReadReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::switch_cpus6.data      1305877                       # number of ReadExReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::total      1305877                       # number of ReadExReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     26919779                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data    598835241                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total    625755020                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     26919779                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data    598835241                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total    625755020                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.249909                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.254483                       # mshr miss rate for ReadReq accesses
system.l26.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.166667                       # mshr miss rate for ReadExReq accesses
system.l26.ReadExReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for ReadExReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.971429                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.249637                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.254198                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.971429                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.249637                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.254198                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 791758.205882                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 435834.692925                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 444447.788612                       # average ReadReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data 435292.333333                       # average ReadExReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::total 435292.333333                       # average ReadExReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 791758.205882                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 435833.508734                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 444428.281250                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 791758.205882                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 435833.508734                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 444428.281250                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          2783                       # number of replacements
system.l27.tagsinuse                      4095.875408                       # Cycle average of tags in use
system.l27.total_refs                          326392                       # Total number of references to valid blocks.
system.l27.sampled_refs                          6879                       # Sample count of references to valid blocks.
system.l27.avg_refs                         47.447594                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           11.458030                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    29.465966                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  1310.684250                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          2744.267163                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.002797                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.007194                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.319991                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.669987                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999970                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data         5060                       # number of ReadReq hits
system.l27.ReadReq_hits::total                   5061                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks            2168                       # number of Writeback hits
system.l27.Writeback_hits::total                 2168                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data            9                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data         5069                       # number of demand (read+write) hits
system.l27.demand_hits::total                    5070                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data         5069                       # number of overall hits
system.l27.overall_hits::total                   5070                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           37                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data         2746                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 2783                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           37                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data         2746                       # number of demand (read+write) misses
system.l27.demand_misses::total                  2783                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           37                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data         2746                       # number of overall misses
system.l27.overall_misses::total                 2783                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     33297757                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data   1400044940                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total     1433342697                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     33297757                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data   1400044940                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total      1433342697                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     33297757                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data   1400044940                       # number of overall miss cycles
system.l27.overall_miss_latency::total     1433342697                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           38                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data         7806                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total               7844                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks         2168                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total             2168                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data            9                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           38                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data         7815                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                7853                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           38                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data         7815                       # number of overall (read+write) accesses
system.l27.overall_accesses::total               7853                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.351781                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.354793                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.351376                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.354387                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.351376                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.354387                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 899939.378378                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 509848.849235                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 515035.104923                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 899939.378378                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 509848.849235                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 515035.104923                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 899939.378378                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 509848.849235                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 515035.104923                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 608                       # number of writebacks
system.l27.writebacks::total                      608                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           37                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data         2746                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            2783                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           37                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data         2746                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             2783                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           37                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data         2746                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            2783                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     30640912                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   1202813907                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   1233454819                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     30640912                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   1202813907                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   1233454819                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     30640912                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   1202813907                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   1233454819                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.351781                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.354793                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.351376                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.354387                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.351376                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.354387                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 828132.756757                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 438024.001092                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 443210.499102                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 828132.756757                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 438024.001092                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 443210.499102                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 828132.756757                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 438024.001092                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 443210.499102                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               506.147757                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001230023                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   513                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1951715.444444                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    31.147757                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          475                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.049916                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.761218                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.811134                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1221927                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1221927                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1221927                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1221927                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1221927                       # number of overall hits
system.cpu0.icache.overall_hits::total        1221927                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           49                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           49                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           49                       # number of overall misses
system.cpu0.icache.overall_misses::total           49                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     43469513                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     43469513                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     43469513                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     43469513                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     43469513                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     43469513                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1221976                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1221976                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1221976                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1221976                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1221976                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1221976                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 887132.918367                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 887132.918367                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 887132.918367                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 887132.918367                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 887132.918367                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 887132.918367                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           38                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           38                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           38                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     34991177                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     34991177                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     34991177                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     34991177                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     34991177                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     34991177                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 920820.447368                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 920820.447368                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 920820.447368                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 920820.447368                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 920820.447368                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 920820.447368                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  4048                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               152642937                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4304                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              35465.366403                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   220.963358                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    35.036642                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.863138                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.136862                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       839337                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         839337                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       705704                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        705704                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1806                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1806                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1697                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1697                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1545041                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1545041                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1545041                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1545041                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        12926                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        12926                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           86                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        13012                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         13012                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        13012                       # number of overall misses
system.cpu0.dcache.overall_misses::total        13012                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2375605244                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2375605244                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7010526                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7010526                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2382615770                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2382615770                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2382615770                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2382615770                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       852263                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       852263                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       705790                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       705790                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1806                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1806                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1697                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1697                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1558053                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1558053                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1558053                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1558053                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.015167                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.015167                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000122                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000122                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008351                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008351                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008351                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008351                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 183785.025839                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 183785.025839                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 81517.744186                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 81517.744186                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 183109.112358                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 183109.112358                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 183109.112358                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 183109.112358                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          985                       # number of writebacks
system.cpu0.dcache.writebacks::total              985                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         8893                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8893                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           71                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         8964                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8964                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         8964                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8964                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         4033                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         4033                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4048                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4048                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4048                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4048                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    604648893                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    604648893                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       971994                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       971994                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    605620887                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    605620887                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    605620887                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    605620887                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004732                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004732                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002598                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002598                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002598                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002598                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 149925.339202                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 149925.339202                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 64799.600000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 64799.600000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 149609.902915                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 149609.902915                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 149609.902915                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 149609.902915                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     1                       # number of replacements
system.cpu1.icache.tagsinuse               573.013785                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1032114410                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   579                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1782581.018998                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    30.951146                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   542.062639                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.049601                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.868690                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.918291                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1157645                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1157645                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1157645                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1157645                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1157645                       # number of overall hits
system.cpu1.icache.overall_hits::total        1157645                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           54                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           54                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           54                       # number of overall misses
system.cpu1.icache.overall_misses::total           54                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     46800149                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     46800149                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     46800149                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     46800149                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     46800149                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     46800149                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1157699                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1157699                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1157699                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1157699                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1157699                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1157699                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000047                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000047                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 866669.425926                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 866669.425926                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 866669.425926                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 866669.425926                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 866669.425926                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 866669.425926                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           18                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           18                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           18                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           36                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           36                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           36                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     35077314                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     35077314                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     35077314                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     35077314                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     35077314                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     35077314                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 974369.833333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 974369.833333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 974369.833333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 974369.833333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 974369.833333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 974369.833333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7817                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               406818329                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  8073                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              50392.459928                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   110.969373                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   145.030627                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.433474                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.566526                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      3022888                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3022888                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      1655343                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1655343                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          812                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          812                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          810                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          810                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      4678231                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4678231                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      4678231                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4678231                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        28217                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        28217                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           30                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        28247                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         28247                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        28247                       # number of overall misses
system.cpu1.dcache.overall_misses::total        28247                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   6933478460                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6933478460                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2297582                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2297582                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   6935776042                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   6935776042                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   6935776042                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   6935776042                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      3051105                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      3051105                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      1655373                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1655373                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          810                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          810                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      4706478                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4706478                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      4706478                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4706478                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009248                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009248                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000018                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000018                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006002                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006002                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006002                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006002                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 245719.901478                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 245719.901478                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 76586.066667                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 76586.066667                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 245540.271250                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 245540.271250                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 245540.271250                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 245540.271250                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2167                       # number of writebacks
system.cpu1.dcache.writebacks::total             2167                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        20409                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        20409                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           21                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        20430                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        20430                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        20430                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        20430                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7808                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7808                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            9                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7817                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7817                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7817                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7817                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1785636340                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1785636340                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       576900                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       576900                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1786213240                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1786213240                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1786213240                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1786213240                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002559                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002559                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001661                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001661                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001661                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001661                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 228693.178791                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 228693.178791                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 228503.676602                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 228503.676602                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 228503.676602                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 228503.676602                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               510.809740                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1002504031                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1935335.967181                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    28.809740                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          482                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.046169                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.772436                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.818605                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1179880                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1179880                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1179880                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1179880                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1179880                       # number of overall hits
system.cpu2.icache.overall_hits::total        1179880                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           49                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           49                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           49                       # number of overall misses
system.cpu2.icache.overall_misses::total           49                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     46097068                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     46097068                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     46097068                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     46097068                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     46097068                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     46097068                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1179929                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1179929                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1179929                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1179929                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1179929                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1179929                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000042                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000042                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 940756.489796                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 940756.489796                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 940756.489796                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 940756.489796                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 940756.489796                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 940756.489796                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           36                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           36                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           36                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     30232450                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     30232450                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     30232450                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     30232450                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     30232450                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     30232450                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 839790.277778                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 839790.277778                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 839790.277778                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 839790.277778                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 839790.277778                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 839790.277778                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  5517                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               158524351                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  5773                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              27459.613892                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   226.711223                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    29.288777                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.885591                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.114409                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       832341                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         832341                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       700677                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        700677                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1684                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1684                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1609                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1609                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1533018                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1533018                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1533018                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1533018                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        18903                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        18903                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          662                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          662                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        19565                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         19565                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        19565                       # number of overall misses
system.cpu2.dcache.overall_misses::total        19565                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4445811944                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4445811944                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    290121788                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    290121788                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4735933732                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4735933732                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4735933732                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4735933732                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       851244                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       851244                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       701339                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       701339                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1684                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1684                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1609                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1609                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1552583                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1552583                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1552583                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1552583                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.022206                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.022206                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000944                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000944                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.012602                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.012602                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.012602                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.012602                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 235190.813310                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 235190.813310                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 438250.435045                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 438250.435045                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 242061.524764                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 242061.524764                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 242061.524764                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 242061.524764                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      1478445                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 147844.500000                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         2356                       # number of writebacks
system.cpu2.dcache.writebacks::total             2356                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        13404                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        13404                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          644                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          644                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        14048                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        14048                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        14048                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        14048                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         5499                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         5499                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         5517                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         5517                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         5517                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         5517                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    973521603                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    973521603                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      2867941                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      2867941                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    976389544                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    976389544                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    976389544                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    976389544                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006460                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006460                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003553                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003553                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003553                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003553                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 177036.116203                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 177036.116203                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 159330.055556                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 159330.055556                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 176978.347653                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 176978.347653                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 176978.347653                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 176978.347653                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     1                       # number of replacements
system.cpu3.icache.tagsinuse               571.280372                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1032114234                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   578                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1785664.764706                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    29.217936                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   542.062436                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.046824                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.868690                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.915513                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1157469                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1157469                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1157469                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1157469                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1157469                       # number of overall hits
system.cpu3.icache.overall_hits::total        1157469                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           54                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           54                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           54                       # number of overall misses
system.cpu3.icache.overall_misses::total           54                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     39914796                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     39914796                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     39914796                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     39914796                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     39914796                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     39914796                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1157523                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1157523                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1157523                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1157523                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1157523                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1157523                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000047                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000047                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 739162.888889                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 739162.888889                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 739162.888889                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 739162.888889                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 739162.888889                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 739162.888889                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           19                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           19                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           19                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           35                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           35                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           35                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     30098558                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     30098558                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     30098558                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     30098558                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     30098558                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     30098558                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 859958.800000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 859958.800000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 859958.800000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 859958.800000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 859958.800000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 859958.800000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  7808                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               406813038                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  8064                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              50448.045387                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   110.970632                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   145.029368                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.433479                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.566521                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      3019999                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        3019999                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      1652943                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1652943                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          812                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          812                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          808                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          808                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      4672942                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4672942                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      4672942                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4672942                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        28011                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        28011                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           30                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        28041                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         28041                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        28041                       # number of overall misses
system.cpu3.dcache.overall_misses::total        28041                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   6903937985                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   6903937985                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      2298556                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      2298556                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   6906236541                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   6906236541                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   6906236541                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   6906236541                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      3048010                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      3048010                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      1652973                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1652973                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          808                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          808                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      4700983                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      4700983                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      4700983                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      4700983                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009190                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009190                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000018                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000018                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005965                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005965                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005965                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005965                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 246472.385313                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 246472.385313                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 76618.533333                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 76618.533333                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 246290.665133                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 246290.665133                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 246290.665133                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 246290.665133                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2158                       # number of writebacks
system.cpu3.dcache.writebacks::total             2158                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        20212                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        20212                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           21                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        20233                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        20233                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        20233                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        20233                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         7799                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         7799                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            9                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         7808                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         7808                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         7808                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         7808                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1782307615                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1782307615                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       576900                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       576900                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1782884515                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1782884515                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1782884515                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1782884515                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002559                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002559                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001661                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001661                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001661                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001661                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 228530.275035                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 228530.275035                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        64100                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 228340.742188                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 228340.742188                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 228340.742188                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 228340.742188                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     1                       # number of replacements
system.cpu4.icache.tagsinuse               551.093809                       # Cycle average of tags in use
system.cpu4.icache.total_refs               921346196                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1654122.434470                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    24.923468                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   526.170342                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.039941                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.843222                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.883163                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1201164                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1201164                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1201164                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1201164                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1201164                       # number of overall hits
system.cpu4.icache.overall_hits::total        1201164                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           40                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           40                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           40                       # number of overall misses
system.cpu4.icache.overall_misses::total           40                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     23558029                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     23558029                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     23558029                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     23558029                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     23558029                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     23558029                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1201204                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1201204                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1201204                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1201204                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1201204                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1201204                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000033                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000033                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 588950.725000                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 588950.725000                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 588950.725000                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 588950.725000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 588950.725000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 588950.725000                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           10                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           10                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           30                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           30                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           30                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     19310620                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     19310620                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     19310620                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     19310620                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     19310620                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     19310620                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 643687.333333                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 643687.333333                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 643687.333333                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 643687.333333                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 643687.333333                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 643687.333333                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  5418                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               205469113                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  5674                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              36212.392140                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   194.439244                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    61.560756                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.759528                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.240472                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      1779901                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        1779901                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       329836                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        329836                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          783                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          783                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          773                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          773                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      2109737                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         2109737                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      2109737                       # number of overall hits
system.cpu4.dcache.overall_hits::total        2109737                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        18593                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        18593                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           26                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           26                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        18619                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         18619                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        18619                       # number of overall misses
system.cpu4.dcache.overall_misses::total        18619                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   4227334510                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   4227334510                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      2166108                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      2166108                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   4229500618                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   4229500618                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   4229500618                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   4229500618                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      1798494                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      1798494                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       329862                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       329862                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          783                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          783                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          773                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          773                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      2128356                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      2128356                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      2128356                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      2128356                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.010338                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.010338                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000079                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000079                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008748                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008748                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008748                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008748                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 227361.615124                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 227361.615124                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 83311.846154                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 83311.846154                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 227160.460712                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 227160.460712                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 227160.460712                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 227160.460712                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          692                       # number of writebacks
system.cpu4.dcache.writebacks::total              692                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        13181                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        13181                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           20                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        13201                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        13201                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        13201                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        13201                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         5412                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         5412                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            6                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         5418                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         5418                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         5418                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         5418                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    908541980                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    908541980                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       390490                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       390490                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    908932470                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    908932470                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    908932470                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    908932470                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003009                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003009                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002546                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002546                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002546                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002546                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 167875.458241                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 167875.458241                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 65081.666667                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 65081.666667                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 167761.622370                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 167761.622370                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 167761.622370                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 167761.622370                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     1                       # number of replacements
system.cpu5.icache.tagsinuse               551.095859                       # Cycle average of tags in use
system.cpu5.icache.total_refs               921347316                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   556                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1657099.489209                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    24.925755                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   526.170103                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.039945                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.843221                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.883166                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1202284                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1202284                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1202284                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1202284                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1202284                       # number of overall hits
system.cpu5.icache.overall_hits::total        1202284                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           40                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           40                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           40                       # number of overall misses
system.cpu5.icache.overall_misses::total           40                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     40094839                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     40094839                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     40094839                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     40094839                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     40094839                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     40094839                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1202324                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1202324                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1202324                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1202324                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1202324                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1202324                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000033                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000033                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 1002370.975000                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 1002370.975000                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 1002370.975000                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 1002370.975000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 1002370.975000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 1002370.975000                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           11                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           11                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           29                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           29                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           29                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     28104982                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     28104982                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     28104982                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     28104982                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     28104982                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     28104982                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 969137.310345                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 969137.310345                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 969137.310345                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 969137.310345                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 969137.310345                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 969137.310345                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  5416                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               205470249                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  5672                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              36225.361248                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   192.841640                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    63.158360                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.753288                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.246712                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      1781036                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        1781036                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       329836                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        329836                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          783                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          783                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          774                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          774                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      2110872                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         2110872                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      2110872                       # number of overall hits
system.cpu5.dcache.overall_hits::total        2110872                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        18558                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        18558                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           26                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           26                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        18584                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         18584                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        18584                       # number of overall misses
system.cpu5.dcache.overall_misses::total        18584                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   4204428028                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   4204428028                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      2251650                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      2251650                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   4206679678                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   4206679678                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   4206679678                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   4206679678                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      1799594                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      1799594                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       329862                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       329862                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          783                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          783                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          774                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          774                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      2129456                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      2129456                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      2129456                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      2129456                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010312                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010312                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000079                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000079                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008727                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008727                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008727                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008727                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 226556.095916                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 226556.095916                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 86601.923077                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 86601.923077                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 226360.292617                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 226360.292617                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 226360.292617                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 226360.292617                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          690                       # number of writebacks
system.cpu5.dcache.writebacks::total              690                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        13148                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        13148                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           20                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        13168                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        13168                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        13168                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        13168                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         5410                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         5410                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            6                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         5416                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         5416                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         5416                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         5416                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    899836245                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    899836245                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       389731                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       389731                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    900225976                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    900225976                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    900225976                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    900225976                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003006                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003006                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002543                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002543                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002543                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002543                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 166328.326248                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 166328.326248                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 64955.166667                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 64955.166667                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 166216.022157                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 166216.022157                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 166216.022157                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 166216.022157                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               510.794816                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1002502796                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1939076.974855                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    28.794816                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.046146                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.818581                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1178645                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1178645                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1178645                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1178645                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1178645                       # number of overall hits
system.cpu6.icache.overall_hits::total        1178645                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           50                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           50                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           50                       # number of overall misses
system.cpu6.icache.overall_misses::total           50                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     44216456                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     44216456                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     44216456                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     44216456                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     44216456                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     44216456                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1178695                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1178695                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1178695                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1178695                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1178695                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1178695                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000042                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000042                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 884329.120000                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 884329.120000                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 884329.120000                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 884329.120000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 884329.120000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 884329.120000                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           15                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           15                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           35                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           35                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           35                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     29713416                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     29713416                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     29713416                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     29713416                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     29713416                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     29713416                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 848954.742857                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 848954.742857                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 848954.742857                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 848954.742857                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 848954.742857                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 848954.742857                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  5504                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               158522996                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  5760                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              27521.353472                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   226.702032                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    29.297968                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.885555                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.114445                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       831444                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         831444                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       700256                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        700256                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1647                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1647                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1609                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1609                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1531700                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1531700                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1531700                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1531700                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        18843                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        18843                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          667                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          667                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        19510                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         19510                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        19510                       # number of overall misses
system.cpu6.dcache.overall_misses::total        19510                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   4492069870                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   4492069870                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    270984664                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    270984664                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   4763054534                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   4763054534                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   4763054534                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   4763054534                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       850287                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       850287                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       700923                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       700923                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1647                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1647                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1609                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1609                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1551210                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1551210                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1551210                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1551210                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.022161                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.022161                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000952                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000952                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.012577                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.012577                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.012577                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.012577                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 238394.622406                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 238394.622406                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 406273.859070                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 406273.859070                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 244134.009944                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 244134.009944                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 244134.009944                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 244134.009944                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets      1393415                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets 139341.500000                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         2359                       # number of writebacks
system.cpu6.dcache.writebacks::total             2359                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        13357                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        13357                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          649                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          649                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        14006                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        14006                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        14006                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        14006                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         5486                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         5486                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           18                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         5504                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         5504                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         5504                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         5504                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    977647179                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    977647179                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      2523938                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      2523938                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    980171117                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    980171117                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    980171117                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    980171117                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.006452                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.006452                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003548                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003548                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003548                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003548                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 178207.652023                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 178207.652023                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 140218.777778                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 140218.777778                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 178083.415153                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 178083.415153                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 178083.415153                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 178083.415153                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     2                       # number of replacements
system.cpu7.icache.tagsinuse               573.222611                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1032114644                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   581                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1776445.170396                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    32.097496                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   541.125115                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.051438                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.867188                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.918626                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1157879                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1157879                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1157879                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1157879                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1157879                       # number of overall hits
system.cpu7.icache.overall_hits::total        1157879                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           54                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           54                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           54                       # number of overall misses
system.cpu7.icache.overall_misses::total           54                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     44174804                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     44174804                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     44174804                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     44174804                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     44174804                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     44174804                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1157933                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1157933                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1157933                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1157933                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1157933                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1157933                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000047                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000047                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 818051.925926                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 818051.925926                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 818051.925926                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 818051.925926                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 818051.925926                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 818051.925926                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           16                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           16                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           16                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     33705806                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     33705806                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     33705806                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     33705806                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     33705806                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     33705806                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 886994.894737                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 886994.894737                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 886994.894737                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 886994.894737                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 886994.894737                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 886994.894737                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  7815                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               406817765                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  8071                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              50404.877339                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   110.981580                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   145.018420                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.433522                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.566478                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      3022912                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        3022912                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      1654756                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       1654756                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          811                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          811                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          810                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          810                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      4677668                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         4677668                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      4677668                       # number of overall hits
system.cpu7.dcache.overall_hits::total        4677668                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        28202                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        28202                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           30                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        28232                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         28232                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        28232                       # number of overall misses
system.cpu7.dcache.overall_misses::total        28232                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   6887403271                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   6887403271                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      2322933                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      2322933                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   6889726204                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   6889726204                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   6889726204                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   6889726204                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      3051114                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      3051114                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      1654786                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      1654786                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          811                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          811                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          810                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          810                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      4705900                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      4705900                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      4705900                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      4705900                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009243                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009243                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000018                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000018                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005999                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005999                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005999                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005999                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 244216.838203                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 244216.838203                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 77431.100000                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 77431.100000                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 244039.607679                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 244039.607679                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 244039.607679                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 244039.607679                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         2168                       # number of writebacks
system.cpu7.dcache.writebacks::total             2168                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        20396                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        20396                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           21                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        20417                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        20417                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        20417                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        20417                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         7806                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         7806                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            9                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         7815                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         7815                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         7815                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         7815                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   1769780001                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   1769780001                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       582422                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       582422                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   1770362423                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   1770362423                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   1770362423                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   1770362423                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002558                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002558                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.001661                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.001661                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.001661                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.001661                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 226720.471560                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 226720.471560                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 64713.555556                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 64713.555556                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 226533.899296                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 226533.899296                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 226533.899296                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 226533.899296                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
