Timing Violation Report Max Delay Analysis

SmartTime Version v2021.2
Microsemi Corporation - Microsemi Libero Software Release v2021.2 (Version 2021.2.0.11)
Date: Tue Oct  5 11:45:17 2021


Design: top
Family: PolarFire
Die: MPF100T
Package: FCVG484
Temperature Range: -40 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt


*** IMPORTANT RECOMMENDATION *** If you haven't done so, it is highly recommended to add clock jitter information for each clock domain into Libero SoC through clock uncertainty SDC timing constraints. Please refer to the Libero SoC v2021.2 release notes for more details.

Path 1
  From: PF_RESET_0/PF_RESET_0/dff_15:CLK
  To:   PCIe_EP_0/PCIex4_0/pcie_apblink_inst:S_ARST_N
  Delay (ns):              0.740
  Slack (ns):             -2.421
  Arrival (ns):            8.983
  Required (ns):           6.562
  Operating Conditions: slow_lv_ht

Path 2
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/validByteCnt_ret_25:ALn
  Delay (ns):              1.222
  Slack (ns):             -2.143
  Arrival (ns):            9.502
  Required (ns):           7.359
  Operating Conditions: slow_lv_ht

Path 3
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/validByteCnt_ret_23:ALn
  Delay (ns):              1.222
  Slack (ns):             -2.143
  Arrival (ns):            9.502
  Required (ns):           7.359
  Operating Conditions: slow_lv_ht

Path 4
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/validByteCnt_ret_21:ALn
  Delay (ns):              1.222
  Slack (ns):             -2.143
  Arrival (ns):            9.502
  Required (ns):           7.359
  Operating Conditions: slow_lv_ht

Path 5
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/validByteCnt_ret_19:ALn
  Delay (ns):              1.222
  Slack (ns):             -2.143
  Arrival (ns):            9.502
  Required (ns):           7.359
  Operating Conditions: slow_lv_ht

Path 6
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/validByteCnt_ret_15:ALn
  Delay (ns):              1.222
  Slack (ns):             -2.143
  Arrival (ns):            9.502
  Required (ns):           7.359
  Operating Conditions: slow_lv_ht

Path 7
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/validByteCnt_ret_26:ALn
  Delay (ns):              1.135
  Slack (ns):             -2.061
  Arrival (ns):            9.415
  Required (ns):           7.354
  Operating Conditions: slow_lv_ht

Path 8
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/validByteCnt_ret_24:ALn
  Delay (ns):              1.134
  Slack (ns):             -2.060
  Arrival (ns):            9.414
  Required (ns):           7.354
  Operating Conditions: slow_lv_ht

Path 9
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/validByteCnt_ret_22:ALn
  Delay (ns):              1.134
  Slack (ns):             -2.060
  Arrival (ns):            9.414
  Required (ns):           7.354
  Operating Conditions: slow_lv_ht

Path 10
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_3/R_DATA_5_inst:ALn
  Delay (ns):              1.177
  Slack (ns):             -2.057
  Arrival (ns):            9.457
  Required (ns):           7.400
  Operating Conditions: slow_lv_ht

Path 11
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_3/R_DATA_4_inst:ALn
  Delay (ns):              1.177
  Slack (ns):             -2.057
  Arrival (ns):            9.457
  Required (ns):           7.400
  Operating Conditions: slow_lv_ht

Path 12
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_3/R_DATA_3_inst:ALn
  Delay (ns):              1.176
  Slack (ns):             -2.056
  Arrival (ns):            9.456
  Required (ns):           7.400
  Operating Conditions: slow_lv_ht

Path 13
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_3/R_DATA_9_inst:ALn
  Delay (ns):              1.175
  Slack (ns):             -2.055
  Arrival (ns):            9.455
  Required (ns):           7.400
  Operating Conditions: slow_lv_ht

Path 14
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_3/R_DATA_8_inst:ALn
  Delay (ns):              1.175
  Slack (ns):             -2.055
  Arrival (ns):            9.455
  Required (ns):           7.400
  Operating Conditions: slow_lv_ht

Path 15
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_3/R_DATA_2_inst:ALn
  Delay (ns):              1.175
  Slack (ns):             -2.055
  Arrival (ns):            9.455
  Required (ns):           7.400
  Operating Conditions: slow_lv_ht

Path 16
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_3/R_DATA_1_inst:ALn
  Delay (ns):              1.175
  Slack (ns):             -2.055
  Arrival (ns):            9.455
  Required (ns):           7.400
  Operating Conditions: slow_lv_ht

Path 17
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_3/R_DATA_11_inst:ALn
  Delay (ns):              1.175
  Slack (ns):             -2.055
  Arrival (ns):            9.455
  Required (ns):           7.400
  Operating Conditions: slow_lv_ht

Path 18
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_3/R_DATA_10_inst:ALn
  Delay (ns):              1.175
  Slack (ns):             -2.055
  Arrival (ns):            9.455
  Required (ns):           7.400
  Operating Conditions: slow_lv_ht

Path 19
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_3/R_DATA_0_inst:ALn
  Delay (ns):              1.175
  Slack (ns):             -2.055
  Arrival (ns):            9.455
  Required (ns):           7.400
  Operating Conditions: slow_lv_ht

Path 20
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/validByteCnt_ret_33:ALn
  Delay (ns):              1.139
  Slack (ns):             -2.054
  Arrival (ns):            9.419
  Required (ns):           7.365
  Operating Conditions: slow_lv_ht

Path 21
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/validByteCnt_ret_30:ALn
  Delay (ns):              1.139
  Slack (ns):             -2.054
  Arrival (ns):            9.419
  Required (ns):           7.365
  Operating Conditions: slow_lv_ht

Path 22
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/validByteCnt_ret_2:ALn
  Delay (ns):              1.139
  Slack (ns):             -2.054
  Arrival (ns):            9.419
  Required (ns):           7.365
  Operating Conditions: slow_lv_ht

Path 23
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_00_dreg[7]:ALn
  Delay (ns):              1.139
  Slack (ns):             -2.054
  Arrival (ns):            9.419
  Required (ns):           7.365
  Operating Conditions: slow_lv_ht

Path 24
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_3/R_DATA_7_inst:ALn
  Delay (ns):              1.174
  Slack (ns):             -2.054
  Arrival (ns):            9.454
  Required (ns):           7.400
  Operating Conditions: slow_lv_ht

Path 25
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_3/R_DATA_6_inst:ALn
  Delay (ns):              1.174
  Slack (ns):             -2.054
  Arrival (ns):            9.454
  Required (ns):           7.400
  Operating Conditions: slow_lv_ht

Path 26
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/U_readByteCnt/validBytes_1_00_dreg[0]:ALn
  Delay (ns):              1.138
  Slack (ns):             -2.053
  Arrival (ns):            9.418
  Required (ns):           7.365
  Operating Conditions: slow_lv_ht

Path 27
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/beatCnt[3]:ALn
  Delay (ns):              1.099
  Slack (ns):             -1.991
  Arrival (ns):            9.379
  Required (ns):           7.388
  Operating Conditions: slow_lv_ht

Path 28
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/beatCnt[2]:ALn
  Delay (ns):              1.099
  Slack (ns):             -1.991
  Arrival (ns):            9.379
  Required (ns):           7.388
  Operating Conditions: slow_lv_ht

Path 29
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/beatCnt[1]:ALn
  Delay (ns):              1.099
  Slack (ns):             -1.991
  Arrival (ns):            9.379
  Required (ns):           7.388
  Operating Conditions: slow_lv_ht

Path 30
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrAddr_Z[1]:ALn
  Delay (ns):              1.099
  Slack (ns):             -1.991
  Arrival (ns):            9.379
  Required (ns):           7.388
  Operating Conditions: slow_lv_ht

Path 31
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/LENReg[1]:ALn
  Delay (ns):              1.098
  Slack (ns):             -1.990
  Arrival (ns):            9.378
  Required (ns):           7.388
  Operating Conditions: slow_lv_ht

Path 32
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/LENReg[0]:ALn
  Delay (ns):              1.098
  Slack (ns):             -1.990
  Arrival (ns):            9.378
  Required (ns):           7.388
  Operating Conditions: slow_lv_ht

Path 33
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/validByteCnt_ret_17:ALn
  Delay (ns):              1.098
  Slack (ns):             -1.989
  Arrival (ns):            9.378
  Required (ns):           7.389
  Operating Conditions: slow_lv_ht

Path 34
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/validByteCnt_ret_10:ALn
  Delay (ns):              1.097
  Slack (ns):             -1.989
  Arrival (ns):            9.377
  Required (ns):           7.388
  Operating Conditions: slow_lv_ht

Path 35
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/currState[6]:ALn
  Delay (ns):              1.097
  Slack (ns):             -1.989
  Arrival (ns):            9.377
  Required (ns):           7.388
  Operating Conditions: slow_lv_ht

Path 36
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/beatCnt[0]:ALn
  Delay (ns):              1.097
  Slack (ns):             -1.989
  Arrival (ns):            9.377
  Required (ns):           7.388
  Operating Conditions: slow_lv_ht

Path 37
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrAddr_Z[0]:ALn
  Delay (ns):              1.097
  Slack (ns):             -1.988
  Arrival (ns):            9.377
  Required (ns):           7.389
  Operating Conditions: slow_lv_ht

Path 38
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[63]:ALn
  Delay (ns):              1.080
  Slack (ns):             -1.976
  Arrival (ns):            9.360
  Required (ns):           7.384
  Operating Conditions: slow_lv_ht

Path 39
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[46]:ALn
  Delay (ns):              1.080
  Slack (ns):             -1.976
  Arrival (ns):            9.360
  Required (ns):           7.384
  Operating Conditions: slow_lv_ht

Path 40
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[42]:ALn
  Delay (ns):              1.080
  Slack (ns):             -1.976
  Arrival (ns):            9.360
  Required (ns):           7.384
  Operating Conditions: slow_lv_ht

Path 41
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[40]:ALn
  Delay (ns):              1.080
  Slack (ns):             -1.976
  Arrival (ns):            9.360
  Required (ns):           7.384
  Operating Conditions: slow_lv_ht

Path 42
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[47]:ALn
  Delay (ns):              1.080
  Slack (ns):             -1.976
  Arrival (ns):            9.360
  Required (ns):           7.384
  Operating Conditions: slow_lv_ht

Path 43
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[46]:ALn
  Delay (ns):              1.080
  Slack (ns):             -1.976
  Arrival (ns):            9.360
  Required (ns):           7.384
  Operating Conditions: slow_lv_ht

Path 44
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[43]:ALn
  Delay (ns):              1.080
  Slack (ns):             -1.976
  Arrival (ns):            9.360
  Required (ns):           7.384
  Operating Conditions: slow_lv_ht

Path 45
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/R_DATA_3_inst:ALn
  Delay (ns):              1.091
  Slack (ns):             -1.972
  Arrival (ns):            9.371
  Required (ns):           7.399
  Operating Conditions: slow_lv_ht

Path 46
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/R_DATA_2_inst:ALn
  Delay (ns):              1.091
  Slack (ns):             -1.972
  Arrival (ns):            9.371
  Required (ns):           7.399
  Operating Conditions: slow_lv_ht

Path 47
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/R_DATA_1_inst:ALn
  Delay (ns):              1.091
  Slack (ns):             -1.972
  Arrival (ns):            9.371
  Required (ns):           7.399
  Operating Conditions: slow_lv_ht

Path 48
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/R_DATA_0_inst:ALn
  Delay (ns):              1.091
  Slack (ns):             -1.972
  Arrival (ns):            9.371
  Required (ns):           7.399
  Operating Conditions: slow_lv_ht

Path 49
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/R_DATA_6_inst:ALn
  Delay (ns):              1.090
  Slack (ns):             -1.971
  Arrival (ns):            9.370
  Required (ns):           7.399
  Operating Conditions: slow_lv_ht

Path 50
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/R_DATA_4_inst:ALn
  Delay (ns):              1.090
  Slack (ns):             -1.971
  Arrival (ns):            9.370
  Required (ns):           7.399
  Operating Conditions: slow_lv_ht

Path 51
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/R_DATA_9_inst:ALn
  Delay (ns):              1.089
  Slack (ns):             -1.970
  Arrival (ns):            9.369
  Required (ns):           7.399
  Operating Conditions: slow_lv_ht

Path 52
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/R_DATA_8_inst:ALn
  Delay (ns):              1.089
  Slack (ns):             -1.970
  Arrival (ns):            9.369
  Required (ns):           7.399
  Operating Conditions: slow_lv_ht

Path 53
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/R_DATA_7_inst:ALn
  Delay (ns):              1.089
  Slack (ns):             -1.970
  Arrival (ns):            9.369
  Required (ns):           7.399
  Operating Conditions: slow_lv_ht

Path 54
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/R_DATA_5_inst:ALn
  Delay (ns):              1.089
  Slack (ns):             -1.970
  Arrival (ns):            9.369
  Required (ns):           7.399
  Operating Conditions: slow_lv_ht

Path 55
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/R_DATA_11_inst:ALn
  Delay (ns):              1.089
  Slack (ns):             -1.970
  Arrival (ns):            9.369
  Required (ns):           7.399
  Operating Conditions: slow_lv_ht

Path 56
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/R_DATA_10_inst:ALn
  Delay (ns):              1.089
  Slack (ns):             -1.970
  Arrival (ns):            9.369
  Required (ns):           7.399
  Operating Conditions: slow_lv_ht

Path 57
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_5/R_DATA_2_inst:ALn
  Delay (ns):              1.075
  Slack (ns):             -1.969
  Arrival (ns):            9.355
  Required (ns):           7.386
  Operating Conditions: slow_lv_ht

Path 58
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_5/R_DATA_1_inst:ALn
  Delay (ns):              1.076
  Slack (ns):             -1.969
  Arrival (ns):            9.356
  Required (ns):           7.387
  Operating Conditions: slow_lv_ht

Path 59
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_5/R_DATA_0_inst:ALn
  Delay (ns):              1.076
  Slack (ns):             -1.969
  Arrival (ns):            9.356
  Required (ns):           7.387
  Operating Conditions: slow_lv_ht

Path 60
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_5/R_DATA_3_inst:ALn
  Delay (ns):              1.074
  Slack (ns):             -1.968
  Arrival (ns):            9.354
  Required (ns):           7.386
  Operating Conditions: slow_lv_ht

Path 61
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_4/R_DATA_3_inst:ALn
  Delay (ns):              1.080
  Slack (ns):             -1.953
  Arrival (ns):            9.360
  Required (ns):           7.407
  Operating Conditions: slow_lv_ht

Path 62
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_4/R_DATA_2_inst:ALn
  Delay (ns):              1.080
  Slack (ns):             -1.953
  Arrival (ns):            9.360
  Required (ns):           7.407
  Operating Conditions: slow_lv_ht

Path 63
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_4/R_DATA_1_inst:ALn
  Delay (ns):              1.080
  Slack (ns):             -1.953
  Arrival (ns):            9.360
  Required (ns):           7.407
  Operating Conditions: slow_lv_ht

Path 64
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_4/R_DATA_0_inst:ALn
  Delay (ns):              1.080
  Slack (ns):             -1.953
  Arrival (ns):            9.360
  Required (ns):           7.407
  Operating Conditions: slow_lv_ht

Path 65
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_4/R_DATA_6_inst:ALn
  Delay (ns):              1.079
  Slack (ns):             -1.952
  Arrival (ns):            9.359
  Required (ns):           7.407
  Operating Conditions: slow_lv_ht

Path 66
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_4/R_DATA_4_inst:ALn
  Delay (ns):              1.079
  Slack (ns):             -1.952
  Arrival (ns):            9.359
  Required (ns):           7.407
  Operating Conditions: slow_lv_ht

Path 67
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/SIZEReg[1]:ALn
  Delay (ns):              1.039
  Slack (ns):             -1.951
  Arrival (ns):            9.319
  Required (ns):           7.368
  Operating Conditions: slow_lv_ht

Path 68
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/LENReg[2]:ALn
  Delay (ns):              1.039
  Slack (ns):             -1.951
  Arrival (ns):            9.319
  Required (ns):           7.368
  Operating Conditions: slow_lv_ht

Path 69
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_4/R_DATA_9_inst:ALn
  Delay (ns):              1.078
  Slack (ns):             -1.951
  Arrival (ns):            9.358
  Required (ns):           7.407
  Operating Conditions: slow_lv_ht

Path 70
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_4/R_DATA_8_inst:ALn
  Delay (ns):              1.078
  Slack (ns):             -1.951
  Arrival (ns):            9.358
  Required (ns):           7.407
  Operating Conditions: slow_lv_ht

Path 71
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_4/R_DATA_7_inst:ALn
  Delay (ns):              1.078
  Slack (ns):             -1.951
  Arrival (ns):            9.358
  Required (ns):           7.407
  Operating Conditions: slow_lv_ht

Path 72
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_4/R_DATA_5_inst:ALn
  Delay (ns):              1.078
  Slack (ns):             -1.951
  Arrival (ns):            9.358
  Required (ns):           7.407
  Operating Conditions: slow_lv_ht

Path 73
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_4/R_DATA_11_inst:ALn
  Delay (ns):              1.078
  Slack (ns):             -1.951
  Arrival (ns):            9.358
  Required (ns):           7.407
  Operating Conditions: slow_lv_ht

Path 74
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_4/R_DATA_10_inst:ALn
  Delay (ns):              1.078
  Slack (ns):             -1.951
  Arrival (ns):            9.358
  Required (ns):           7.407
  Operating Conditions: slow_lv_ht

Path 75
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/currState[3]:ALn
  Delay (ns):              1.034
  Slack (ns):             -1.947
  Arrival (ns):            9.314
  Required (ns):           7.367
  Operating Conditions: slow_lv_ht

Path 76
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/currState[2]:ALn
  Delay (ns):              1.034
  Slack (ns):             -1.947
  Arrival (ns):            9.314
  Required (ns):           7.367
  Operating Conditions: slow_lv_ht

Path 77
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/validByteCnt_ret_8:ALn
  Delay (ns):              1.028
  Slack (ns):             -1.929
  Arrival (ns):            9.308
  Required (ns):           7.379
  Operating Conditions: slow_lv_ht

Path 78
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/validByteCnt_ret_3:ALn
  Delay (ns):              1.027
  Slack (ns):             -1.928
  Arrival (ns):            9.307
  Required (ns):           7.379
  Operating Conditions: slow_lv_ht

Path 79
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/validByteCnt_ret_28:ALn
  Delay (ns):              1.026
  Slack (ns):             -1.928
  Arrival (ns):            9.306
  Required (ns):           7.378
  Operating Conditions: slow_lv_ht

Path 80
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/validByteCnt_ret_9:ALn
  Delay (ns):              1.026
  Slack (ns):             -1.927
  Arrival (ns):            9.306
  Required (ns):           7.379
  Operating Conditions: slow_lv_ht

Path 81
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/validByteCnt_ret_6:ALn
  Delay (ns):              1.026
  Slack (ns):             -1.927
  Arrival (ns):            9.306
  Required (ns):           7.379
  Operating Conditions: slow_lv_ht

Path 82
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/validByteCnt_ret_4:ALn
  Delay (ns):              1.026
  Slack (ns):             -1.927
  Arrival (ns):            9.306
  Required (ns):           7.379
  Operating Conditions: slow_lv_ht

Path 83
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/validByteCnt_ret_32:ALn
  Delay (ns):              1.026
  Slack (ns):             -1.927
  Arrival (ns):            9.306
  Required (ns):           7.379
  Operating Conditions: slow_lv_ht

Path 84
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/validByteCnt_ret_31:ALn
  Delay (ns):              1.026
  Slack (ns):             -1.927
  Arrival (ns):            9.306
  Required (ns):           7.379
  Operating Conditions: slow_lv_ht

Path 85
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/validByteCnt_ret_13:ALn
  Delay (ns):              1.026
  Slack (ns):             -1.927
  Arrival (ns):            9.306
  Required (ns):           7.379
  Operating Conditions: slow_lv_ht

Path 86
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/currState[7]:ALn
  Delay (ns):              1.026
  Slack (ns):             -1.927
  Arrival (ns):            9.306
  Required (ns):           7.379
  Operating Conditions: slow_lv_ht

Path 87
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/LENReg[3]:ALn
  Delay (ns):              1.026
  Slack (ns):             -1.927
  Arrival (ns):            9.306
  Required (ns):           7.379
  Operating Conditions: slow_lv_ht

Path 88
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_wrFIFORAM/wrDataReg[6]:ALn
  Delay (ns):              1.030
  Slack (ns):             -1.921
  Arrival (ns):            9.310
  Required (ns):           7.389
  Operating Conditions: slow_lv_ht

Path 89
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_wrFIFORAM/wrDataReg[62]:ALn
  Delay (ns):              1.030
  Slack (ns):             -1.921
  Arrival (ns):            9.310
  Required (ns):           7.389
  Operating Conditions: slow_lv_ht

Path 90
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/currState[3]:ALn
  Delay (ns):              0.999
  Slack (ns):             -1.912
  Arrival (ns):            9.279
  Required (ns):           7.367
  Operating Conditions: slow_lv_ht

Path 91
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[27]:ALn
  Delay (ns):              1.023
  Slack (ns):             -1.911
  Arrival (ns):            9.303
  Required (ns):           7.392
  Operating Conditions: slow_lv_ht

Path 92
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/currState[2]:ALn
  Delay (ns):              0.998
  Slack (ns):             -1.911
  Arrival (ns):            9.278
  Required (ns):           7.367
  Operating Conditions: slow_lv_ht

Path 93
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt[7]:ALn
  Delay (ns):              0.997
  Slack (ns):             -1.910
  Arrival (ns):            9.277
  Required (ns):           7.367
  Operating Conditions: slow_lv_ht

Path 94
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt[1]:ALn
  Delay (ns):              0.997
  Slack (ns):             -1.910
  Arrival (ns):            9.277
  Required (ns):           7.367
  Operating Conditions: slow_lv_ht

Path 95
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[31]:ALn
  Delay (ns):              1.022
  Slack (ns):             -1.910
  Arrival (ns):            9.302
  Required (ns):           7.392
  Operating Conditions: slow_lv_ht

Path 96
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[27]:ALn
  Delay (ns):              1.021
  Slack (ns):             -1.910
  Arrival (ns):            9.301
  Required (ns):           7.391
  Operating Conditions: slow_lv_ht

Path 97
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/currState[1]:ALn
  Delay (ns):              0.997
  Slack (ns):             -1.910
  Arrival (ns):            9.277
  Required (ns):           7.367
  Operating Conditions: slow_lv_ht

Path 98
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[24]:ALn
  Delay (ns):              1.021
  Slack (ns):             -1.909
  Arrival (ns):            9.301
  Required (ns):           7.392
  Operating Conditions: slow_lv_ht

Path 99
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/currState[0]:ALn
  Delay (ns):              0.997
  Slack (ns):             -1.909
  Arrival (ns):            9.277
  Required (ns):           7.368
  Operating Conditions: slow_lv_ht

Path 100
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg[40]:ALn
  Delay (ns):              0.986
  Slack (ns):             -1.905
  Arrival (ns):            9.266
  Required (ns):           7.361
  Operating Conditions: slow_lv_ht

