--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu May 10 15:50:13 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     ds18B20
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk2 [get_nets sck_c_1]
            154 items scored, 96 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 5.505ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             placecnt_i0  (from sck_c_1 +)
   Destination:    FD1S3AX    D              ser_452  (to sck_c_1 -)

   Delay:                  10.345ns  (33.8% logic, 66.2% route), 9 logic levels.

 Constraint Details:

     10.345ns data_path placecnt_i0 to ser_452 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 5.505ns

 Path Details: placecnt_i0 to ser_452

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              placecnt_i0 (from sck_c_1)
Route        27   e 2.087                                  ser_N_380[0]
MOFX0       ---     0.378             C0 to Z              i23850
Route         1   e 0.941                                  n27560
LUT4        ---     0.493              D to Z              i23537_3_lut_4_lut
Route         1   e 0.941                                  n26821
LUT4        ---     0.493              C to Z              i23541_4_lut_4_lut
Route         1   e 0.020                                  n26866
MUXL5       ---     0.233           ALUT to Z              ser_I_0_i14
Route         1   e 0.941                                  n14_adj_386
LUT4        ---     0.493              B to Z              i23490_4_lut
Route         1   e 0.020                                  n26915
MUXL5       ---     0.233           BLUT to Z              i23494
Route         1   e 0.020                                  n26919
MUXL5       ---     0.233             D0 to Z              i23496
Route         1   e 0.941                                  n26921
LUT4        ---     0.493              A to Z              ser_I_0_i127_4_lut
Route         1   e 0.941                                  ser_N_379
                  --------
                   10.345  (33.8% logic, 66.2% route), 9 logic levels.


Error:  The following path violates requirements by 5.360ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             placecnt_i0  (from sck_c_1 +)
   Destination:    FD1S3AX    D              ser_452  (to sck_c_1 -)

   Delay:                  10.200ns  (32.8% logic, 67.2% route), 9 logic levels.

 Constraint Details:

     10.200ns data_path placecnt_i0 to ser_452 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 5.360ns

 Path Details: placecnt_i0 to ser_452

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              placecnt_i0 (from sck_c_1)
Route        27   e 2.087                                  ser_N_380[0]
LUT4        ---     0.493              B to Z              cycledata_31__N_74[2]_bdd_4_lut_23837
Route         1   e 0.941                                  n26922
MUXL5       ---     0.233             D0 to Z              i23499
Route         1   e 0.941                                  n26924
LUT4        ---     0.493              D to Z              i10074_3_lut_3_lut_4_lut
Route         1   e 0.020                                  n13104
MUXL5       ---     0.233           BLUT to Z              ser_I_0_i29
Route         1   e 0.941                                  n29
LUT4        ---     0.493              C to Z              i23491_4_lut_4_lut
Route         1   e 0.020                                  n26916
MUXL5       ---     0.233           ALUT to Z              i23494
Route         1   e 0.020                                  n26919
MUXL5       ---     0.233             D0 to Z              i23496
Route         1   e 0.941                                  n26921
LUT4        ---     0.493              A to Z              ser_I_0_i127_4_lut
Route         1   e 0.941                                  ser_N_379
                  --------
                   10.200  (32.8% logic, 67.2% route), 9 logic levels.


Error:  The following path violates requirements by 5.360ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             placecnt_i0  (from sck_c_1 +)
   Destination:    FD1S3AX    D              ser_452  (to sck_c_1 -)

   Delay:                  10.200ns  (32.8% logic, 67.2% route), 9 logic levels.

 Constraint Details:

     10.200ns data_path placecnt_i0 to ser_452 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 5.360ns

 Path Details: placecnt_i0 to ser_452

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              placecnt_i0 (from sck_c_1)
Route        27   e 2.087                                  ser_N_380[0]
LUT4        ---     0.493              B to Z              cycledata_46__N_70[2]_bdd_4_lut_23827
Route         1   e 0.941                                  n26926
MUXL5       ---     0.233             D1 to Z              i23502
Route         1   e 0.941                                  n26927
LUT4        ---     0.493              C to Z              i10072_3_lut_3_lut_4_lut
Route         1   e 0.020                                  n13102
MUXL5       ---     0.233           BLUT to Z              ser_I_0_i45
Route         1   e 0.941                                  n45
LUT4        ---     0.493              B to Z              i23492_4_lut
Route         1   e 0.020                                  n26917
MUXL5       ---     0.233           BLUT to Z              i23495
Route         1   e 0.020                                  n26920
MUXL5       ---     0.233             D1 to Z              i23496
Route         1   e 0.941                                  n26921
LUT4        ---     0.493              A to Z              ser_I_0_i127_4_lut
Route         1   e 0.941                                  ser_N_379
                  --------
                   10.200  (32.8% logic, 67.2% route), 9 logic levels.

Warning: 10.505 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets clk_temp]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_c]
            3048 items scored, 3048 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 15.223ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             cnt_1294__i14  (from clk_c +)
   Destination:    FD1P3IX    CD             cnt_1294__i15  (to clk_c +)

   Delay:                  20.063ns  (30.4% logic, 69.6% route), 13 logic levels.

 Constraint Details:

     20.063ns data_path cnt_1294__i14 to cnt_1294__i15 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 15.223ns

 Path Details: cnt_1294__i14 to cnt_1294__i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              cnt_1294__i14 (from clk_c)
Route         2   e 1.198                                  cnt[14]
LUT4        ---     0.493              B to Z              i1_2_lut_adj_26
Route         1   e 0.941                                  n6_adj_564
LUT4        ---     0.493              D to Z              i4_4_lut
Route         3   e 1.258                                  n13629
LUT4        ---     0.493              C to Z              i2_3_lut_rep_560
Route         2   e 1.141                                  n28083
LUT4        ---     0.493              B to Z              i2_3_lut_4_lut_adj_180
Route         2   e 1.141                                  n13665
LUT4        ---     0.493              C to Z              i2_3_lut_4_lut
Route         2   e 1.141                                  n13592
LUT4        ---     0.493              D to Z              i3_4_lut_adj_66
Route         4   e 1.340                                  n26365
LUT4        ---     0.493              B to Z              i1_2_lut_adj_64
Route         2   e 1.141                                  n33
LUT4        ---     0.493              C to Z              i1_4_lut_adj_145
Route         1   e 0.941                                  n13611
LUT4        ---     0.493              A to Z              n13611_bdd_4_lut_23867
Route         1   e 0.020                                  n27403
MUXL5       ---     0.233           ALUT to Z              i23780
Route         1   e 0.941                                  n27405
LUT4        ---     0.493              A to Z              n27405_bdd_3_lut
Route         1   e 0.941                                  n27406
LUT4        ---     0.493              C to Z              n1120_bdd_2_lut_23798_3_lut_3_lut_4_lut
Route        17   e 1.819                                  n13932
                  --------
                   20.063  (30.4% logic, 69.6% route), 13 logic levels.


Error:  The following path violates requirements by 15.223ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             cnt_1294__i14  (from clk_c +)
   Destination:    FD1P3IX    CD             cnt_1294__i15  (to clk_c +)

   Delay:                  20.063ns  (30.4% logic, 69.6% route), 13 logic levels.

 Constraint Details:

     20.063ns data_path cnt_1294__i14 to cnt_1294__i15 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 15.223ns

 Path Details: cnt_1294__i14 to cnt_1294__i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              cnt_1294__i14 (from clk_c)
Route         2   e 1.198                                  cnt[14]
LUT4        ---     0.493              B to Z              i1_2_lut_adj_26
Route         1   e 0.941                                  n6_adj_564
LUT4        ---     0.493              D to Z              i4_4_lut
Route         3   e 1.258                                  n13629
LUT4        ---     0.493              C to Z              i2_3_lut_rep_560
Route         2   e 1.141                                  n28083
LUT4        ---     0.493              B to Z              i2_3_lut_4_lut_adj_180
Route         2   e 1.141                                  n13665
LUT4        ---     0.493              C to Z              i2_3_lut_4_lut
Route         2   e 1.141                                  n13592
LUT4        ---     0.493              D to Z              i3_4_lut_adj_66
Route         4   e 1.340                                  n26365
LUT4        ---     0.493              B to Z              i1_2_lut_rep_532
Route         2   e 1.141                                  n28055
LUT4        ---     0.493              D to Z              i1_4_lut_4_lut_adj_161
Route         1   e 0.020                                  n64
MUXL5       ---     0.233           ALUT to Z              i101
Route         1   e 0.941                                  n70
LUT4        ---     0.493              A to Z              n70_bdd_3_lut_23855
Route         1   e 0.941                                  n27402
LUT4        ---     0.493              B to Z              n27405_bdd_3_lut
Route         1   e 0.941                                  n27406
LUT4        ---     0.493              C to Z              n1120_bdd_2_lut_23798_3_lut_3_lut_4_lut
Route        17   e 1.819                                  n13932
                  --------
                   20.063  (30.4% logic, 69.6% route), 13 logic levels.


Error:  The following path violates requirements by 15.223ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             cnt_1294__i14  (from clk_c +)
   Destination:    FD1P3IX    CD             cnt_1294__i9  (to clk_c +)

   Delay:                  20.063ns  (30.4% logic, 69.6% route), 13 logic levels.

 Constraint Details:

     20.063ns data_path cnt_1294__i14 to cnt_1294__i9 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 15.223ns

 Path Details: cnt_1294__i14 to cnt_1294__i9

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              cnt_1294__i14 (from clk_c)
Route         2   e 1.198                                  cnt[14]
LUT4        ---     0.493              B to Z              i1_2_lut_adj_26
Route         1   e 0.941                                  n6_adj_564
LUT4        ---     0.493              D to Z              i4_4_lut
Route         3   e 1.258                                  n13629
LUT4        ---     0.493              C to Z              i2_3_lut_rep_560
Route         2   e 1.141                                  n28083
LUT4        ---     0.493              B to Z              i2_3_lut_4_lut_adj_180
Route         2   e 1.141                                  n13665
LUT4        ---     0.493              C to Z              i2_3_lut_4_lut
Route         2   e 1.141                                  n13592
LUT4        ---     0.493              D to Z              i3_4_lut_adj_66
Route         4   e 1.340                                  n26365
LUT4        ---     0.493              B to Z              i1_2_lut_rep_532
Route         2   e 1.141                                  n28055
LUT4        ---     0.493              D to Z              i1_4_lut_4_lut_adj_161
Route         1   e 0.020                                  n64
MUXL5       ---     0.233           ALUT to Z              i101
Route         1   e 0.941                                  n70
LUT4        ---     0.493              A to Z              n70_bdd_3_lut_23855
Route         1   e 0.941                                  n27402
LUT4        ---     0.493              B to Z              n27405_bdd_3_lut
Route         1   e 0.941                                  n27406
LUT4        ---     0.493              C to Z              n1120_bdd_2_lut_23798_3_lut_3_lut_4_lut
Route        17   e 1.819                                  n13932
                  --------
                   20.063  (30.4% logic, 69.6% route), 13 logic levels.

Warning: 20.223 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets sck_c_1]                 |     5.000 ns|    10.505 ns|     9 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets clk_temp]                |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |     5.000 ns|    20.223 ns|    13 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n13932                                  |      17|    2363|     75.16%
                                        |        |        |
n27406                                  |       1|    2176|     69.21%
                                        |        |        |
n27405                                  |       1|    1190|     37.85%
                                        |        |        |
n13665                                  |       2|    1030|     32.76%
                                        |        |        |
n27402                                  |       1|     986|     31.36%
                                        |        |        |
n70                                     |       1|     952|     30.28%
                                        |        |        |
n27403                                  |       1|     867|     27.58%
                                        |        |        |
n28083                                  |       2|     845|     26.88%
                                        |        |        |
n13592                                  |       2|     763|     24.27%
                                        |        |        |
n13629                                  |       3|     700|     22.26%
                                        |        |        |
n26365                                  |       4|     630|     20.04%
                                        |        |        |
n13611                                  |       1|     629|     20.01%
                                        |        |        |
n64                                     |       1|     612|     19.47%
                                        |        |        |
n26356                                  |       3|     572|     18.19%
                                        |        |        |
n33_adj_9                               |       3|     424|     13.49%
                                        |        |        |
n39                                     |       1|     374|     11.90%
                                        |        |        |
n27077                                  |       2|     374|     11.90%
                                        |        |        |
n62                                     |       1|     323|     10.27%
                                        |        |        |
n28055                                  |       2|     322|     10.24%
                                        |        |        |
n33                                     |       2|     321|     10.21%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 3144  Score: 22483810

Constraints cover  4889 paths, 378 nets, and 1044 connections (13.0% coverage)


Peak memory: 113729536 bytes, TRCE: 7561216 bytes, DLYMAN: 491520 bytes
CPU_TIME_REPORT: 0 secs 
