{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1574881481852 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 32-bit " "Running Quartus II 32-bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1574881481864 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 14:04:41 2019 " "Processing started: Wed Nov 27 14:04:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1574881481864 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1574881481864 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --generate_functional_sim_netlist lab9 -c lab9 " "Command: quartus_map --generate_functional_sim_netlist lab9 -c lab9" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1574881481864 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1574881482403 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lab9.v(194) " "Verilog HDL information at lab9.v(194): always construct contains both blocking and non-blocking assignments" {  } { { "lab9.v" "" { Text "Z:/3201/lab9/lab9.v" 194 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1574881482528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9.v 3 3 " "Found 3 design units, including 3 entities, in source file lab9.v" { { "Info" "ISGN_ENTITY_NAME" "1 secCounter " "Found entity 1: secCounter" {  } { { "lab9.v" "" { Text "Z:/3201/lab9/lab9.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1574881482535 ""} { "Info" "ISGN_ENTITY_NAME" "2 fireSecDelay " "Found entity 2: fireSecDelay" {  } { { "lab9.v" "" { Text "Z:/3201/lab9/lab9.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1574881482535 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab9 " "Found entity 3: lab9" {  } { { "lab9.v" "" { Text "Z:/3201/lab9/lab9.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1574881482535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1574881482535 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab9 " "Elaborating entity \"lab9\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1574881482596 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "s_current lab9.v(188) " "Verilog HDL Always Construct warning at lab9.v(188): variable \"s_current\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab9.v" "" { Text "Z:/3201/lab9/lab9.v" 188 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1574881482597 "|lab9"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[15..11\] lab9.v(80) " "Output port \"LEDR\[15..11\]\" at lab9.v(80) has no driver" {  } { { "lab9.v" "" { Text "Z:/3201/lab9/lab9.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1574881482599 "|lab9"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9\] lab9.v(80) " "Output port \"LEDR\[9\]\" at lab9.v(80) has no driver" {  } { { "lab9.v" "" { Text "Z:/3201/lab9/lab9.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1574881482599 "|lab9"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[7\] lab9.v(80) " "Output port \"LEDR\[7\]\" at lab9.v(80) has no driver" {  } { { "lab9.v" "" { Text "Z:/3201/lab9/lab9.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1574881482603 "|lab9"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[5\] lab9.v(80) " "Output port \"LEDR\[5\]\" at lab9.v(80) has no driver" {  } { { "lab9.v" "" { Text "Z:/3201/lab9/lab9.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1574881482603 "|lab9"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[3\] lab9.v(80) " "Output port \"LEDR\[3\]\" at lab9.v(80) has no driver" {  } { { "lab9.v" "" { Text "Z:/3201/lab9/lab9.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1574881482603 "|lab9"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[1\] lab9.v(80) " "Output port \"LEDR\[1\]\" at lab9.v(80) has no driver" {  } { { "lab9.v" "" { Text "Z:/3201/lab9/lab9.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1574881482603 "|lab9"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..5\] lab9.v(82) " "Output port \"LEDG\[7..5\]\" at lab9.v(82) has no driver" {  } { { "lab9.v" "" { Text "Z:/3201/lab9/lab9.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1574881482603 "|lab9"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[3\] lab9.v(82) " "Output port \"LEDG\[3\]\" at lab9.v(82) has no driver" {  } { { "lab9.v" "" { Text "Z:/3201/lab9/lab9.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1574881482603 "|lab9"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[1\] lab9.v(82) " "Output port \"LEDG\[1\]\" at lab9.v(82) has no driver" {  } { { "lab9.v" "" { Text "Z:/3201/lab9/lab9.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1574881482603 "|lab9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fireSecDelay fireSecDelay:fsc " "Elaborating entity \"fireSecDelay\" for hierarchy \"fireSecDelay:fsc\"" {  } { { "lab9.v" "fsc" { Text "Z:/3201/lab9/lab9.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1574881482646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "secCounter fireSecDelay:fsc\|secCounter:sc " "Elaborating entity \"secCounter\" for hierarchy \"fireSecDelay:fsc\|secCounter:sc\"" {  } { { "lab9.v" "sc" { Text "Z:/3201/lab9/lab9.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1574881482679 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 10 s Quartus II 32-bit " "Quartus II 32-bit Functional Simulation Netlist Generation was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "391 " "Peak virtual memory: 391 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1574881483069 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 14:04:43 2019 " "Processing ended: Wed Nov 27 14:04:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1574881483069 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1574881483069 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1574881483069 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1574881483069 ""}
