
---------- Begin Simulation Statistics ----------
final_tick                               864838628000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  92472                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739336                       # Number of bytes of host memory used
host_op_rate                                    92770                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11014.25                       # Real time elapsed on the host
host_tick_rate                               78519979                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1018509030                       # Number of instructions simulated
sim_ops                                    1021790677                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.864839                       # Number of seconds simulated
sim_ticks                                864838628000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.555086                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              119237221                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           137758769                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         15676168                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        185424086                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          16297477                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       16417306                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          119829                       # Number of indirect misses.
system.cpu0.branchPred.lookups              235967006                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1662375                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        819887                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9296680                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 221016754                       # Number of branches committed
system.cpu0.commit.bw_lim_events             27949927                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2466234                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       46309813                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           892413870                       # Number of instructions committed
system.cpu0.commit.committedOps             893235980                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1560152191                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.572531                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.376778                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1142411540     73.22%     73.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    245020218     15.70%     88.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     61284879      3.93%     92.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     55115003      3.53%     96.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     16060720      1.03%     97.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5895719      0.38%     97.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1919191      0.12%     97.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4494994      0.29%     98.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     27949927      1.79%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1560152191                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            18341502                       # Number of function calls committed.
system.cpu0.commit.int_insts                863523923                       # Number of committed integer instructions.
system.cpu0.commit.loads                    280414297                       # Number of loads committed
system.cpu0.commit.membars                    1641863                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1641872      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       491123626     54.98%     55.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        7835040      0.88%     56.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1638717      0.18%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      281234172     31.48%     87.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     109762488     12.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        893235980                       # Class of committed instruction
system.cpu0.commit.refs                     390996695                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  892413870                       # Number of Instructions Simulated
system.cpu0.committedOps                    893235980                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.908816                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.908816                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            202957709                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6385192                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           118412728                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             961359238                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               663533920                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                694240836                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9304479                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             11327109                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3156410                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  235967006                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                177448026                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    906457010                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3983609                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          174                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     980746147                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  45                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          167                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               31367986                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.138523                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         651051965                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         135534698                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.575740                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1573193354                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.624333                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.866102                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               857569786     54.51%     54.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               542692026     34.50%     89.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               106777774      6.79%     95.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                50710485      3.22%     99.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7488941      0.48%     99.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 5564592      0.35%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  718207      0.05%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1643168      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   28375      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1573193354                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      33                       # number of floating regfile writes
system.cpu0.idleCycles                      130260741                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9337982                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               227502444                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.545936                       # Inst execution rate
system.cpu0.iew.exec_refs                   413647371                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 113441566                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              171819531                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            300881412                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1221066                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5049126                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           115629857                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          939530365                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            300205805                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3450367                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            929977538                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                857173                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              1917004                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9304479                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3632611                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        66867                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        17620388                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        11602                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8616                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3647731                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     20467115                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5047459                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8616                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       752469                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8585513                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                383816250                       # num instructions consuming a value
system.cpu0.iew.wb_count                    923500844                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.858243                       # average fanout of values written-back
system.cpu0.iew.wb_producers                329407687                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.542134                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     923532458                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1132914298                       # number of integer regfile reads
system.cpu0.int_regfile_writes              590167208                       # number of integer regfile writes
system.cpu0.ipc                              0.523885                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.523885                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1643393      0.18%      0.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            506606058     54.27%     54.45% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             7838398      0.84%     55.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1638952      0.18%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           302100496     32.36%     87.83% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          113600542     12.17%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             14      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             933427906                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     70                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                137                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           67                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                69                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     992567                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001063                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 173434     17.47%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                708885     71.42%     88.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               110245     11.11%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             932777010                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3441100986                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    923500777                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        985832183                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 935889287                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                933427906                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3641078                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       46294381                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            59391                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1174844                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     17584202                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1573193354                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.593333                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.793800                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          881505231     56.03%     56.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          496703748     31.57%     87.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          160210820     10.18%     97.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           27164618      1.73%     99.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3968154      0.25%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3127308      0.20%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             345884      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             116524      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              51067      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1573193354                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.547962                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         10491577                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1721978                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           300881412                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          115629857                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1537                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      1703454095                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    26223205                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              179656843                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            569166264                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               4063381                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               675745660                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               7126490                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 5453                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1162392067                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             953934103                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          612764632                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                684699602                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              12074621                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9304479                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             23506892                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                43598363                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1162392011                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        279878                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4638                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 10133325                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4636                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2471728856                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1892137962                       # The number of ROB writes
system.cpu0.timesIdled                       20381967                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1493                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            84.373860                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               11150333                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            13215388                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2908871                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18306944                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            238633                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         350437                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          111804                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20751732                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        24117                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        819662                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2007755                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10299656                       # Number of branches committed
system.cpu1.commit.bw_lim_events               762372                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2459721                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       29868391                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            41843892                       # Number of instructions committed
system.cpu1.commit.committedOps              42663771                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    232712328                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.183333                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.781947                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    213168963     91.60%     91.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9776596      4.20%     95.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3703921      1.59%     97.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3366648      1.45%     98.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1103630      0.47%     99.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       190646      0.08%     99.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       564201      0.24%     99.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        75351      0.03%     99.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       762372      0.33%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    232712328                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              317267                       # Number of function calls committed.
system.cpu1.commit.int_insts                 40178436                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11551944                       # Number of loads committed
system.cpu1.commit.membars                    1639407                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1639407      3.84%      3.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24987343     58.57%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12371606     29.00%     91.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3665274      8.59%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         42663771                       # Class of committed instruction
system.cpu1.commit.refs                      16036892                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   41843892                       # Number of Instructions Simulated
system.cpu1.committedOps                     42663771                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.693011                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.693011                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            178341137                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               906500                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            10008007                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              82170489                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                15331733                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 39730596                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2008784                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1566880                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2224318                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20751732                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 10853991                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    221603355                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               563126                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      94761413                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5819800                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.087112                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          13123298                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          11388966                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.397793                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         237636568                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.412512                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.919806                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               180469001     75.94%     75.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                33378451     14.05%     89.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                14946280      6.29%     96.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4880003      2.05%     98.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  917662      0.39%     98.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1882322      0.79%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1132391      0.48%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    3410      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   27048      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           237636568                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         581170                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2050722                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                13337526                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.220164                       # Inst execution rate
system.cpu1.iew.exec_refs                    18194386                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5275117                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              157818917                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19882453                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2031437                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1684285                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             8217938                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           72524571                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             12919269                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1632903                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             52447065                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                982297                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               678408                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2008784                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2300252                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        39264                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          223529                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        10560                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2094                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2128                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8330509                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3732990                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2094                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       636132                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1414590                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 26727123                       # num instructions consuming a value
system.cpu1.iew.wb_count                     51579026                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.784843                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 20976583                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.216521                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      51606056                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                67640728                       # number of integer regfile reads
system.cpu1.int_regfile_writes               32366882                       # number of integer regfile writes
system.cpu1.ipc                              0.175654                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.175654                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1639623      3.03%      3.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             33744055     62.40%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  53      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.43% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            14095814     26.06%     91.49% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4600325      8.51%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              54079968                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     928140                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.017162                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 148508     16.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                678980     73.15%     89.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               100649     10.84%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              53368470                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         346784417                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     51579014                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        102386404                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  66451014                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 54079968                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6073557                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       29860799                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            59800                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3613836                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     21136292                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    237636568                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.227574                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.652798                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          201983275     85.00%     85.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           24383388     10.26%     95.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            6808950      2.87%     98.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2699677      1.14%     99.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1216976      0.51%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             272004      0.11%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             179892      0.08%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              66875      0.03%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              25531      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      237636568                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.227019                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         12913262                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2360752                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19882453                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            8217938                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    216                       # number of misc regfile reads
system.cpu1.numCycles                       238217738                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1491453373                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              164323119                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27214097                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3467520                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                18005069                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                701969                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 8672                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             98373031                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              77744226                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           49551605                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 38290326                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               9932741                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2008784                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             14988172                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                22337508                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        98373019                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         21098                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               846                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  9603025                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           841                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   304481078                       # The number of ROB reads
system.cpu1.rob.rob_writes                  149993708                       # The number of ROB writes
system.cpu1.timesIdled                          35205                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            87.452622                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                8640619                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             9880343                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1654709                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         12555195                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            264656                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         337098                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           72442                       # Number of indirect misses.
system.cpu2.branchPred.lookups               14764033                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        25242                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        819647                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1405043                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  10230322                       # Number of branches committed
system.cpu2.commit.bw_lim_events               607880                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2459644                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       10238499                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            41651869                       # Number of instructions committed
system.cpu2.commit.committedOps              42471713                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    234384013                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.181206                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.773340                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    215009604     91.73%     91.73% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9594890      4.09%     95.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      3646559      1.56%     97.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3380753      1.44%     98.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1082856      0.46%     99.29% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       201881      0.09%     99.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       779553      0.33%     99.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        80037      0.03%     99.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       607880      0.26%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    234384013                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              318261                       # Number of function calls committed.
system.cpu2.commit.int_insts                 39993722                       # Number of committed integer instructions.
system.cpu2.commit.loads                     11488595                       # Number of loads committed
system.cpu2.commit.membars                    1639364                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1639364      3.86%      3.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24871966     58.56%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       12308242     28.98%     91.40% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3652000      8.60%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         42471713                       # Class of committed instruction
system.cpu2.commit.refs                      15960254                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   41651869                       # Number of Instructions Simulated
system.cpu2.committedOps                     42471713                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.692771                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.692771                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            194836597                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               253536                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             8128629                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              57975318                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                10734726                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 27356601                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1406088                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               406782                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2119736                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   14764033                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  8334106                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    224933263                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               352952                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      60054513                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                3311508                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.062265                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           9864710                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           8905275                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.253272                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         236453748                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.257452                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.686025                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               197293213     83.44%     83.44% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                25090569     10.61%     94.05% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 8920959      3.77%     97.82% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 3506487      1.48%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1036320      0.44%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  415314      0.18%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  161001      0.07%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    3371      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   26514      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           236453748                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         660800                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1447540                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                11325565                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.206321                       # Inst execution rate
system.cpu2.iew.exec_refs                    18149969                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5245639                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              170364231                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             13651214                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            821285                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1439467                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             5850120                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           52702246                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             12904330                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1615274                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             48921632                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                724847                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               752395                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1406088                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2413468                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        39655                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          217698                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        10692                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2237                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         1708                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      2162619                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      1378461                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2237                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       529069                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        918471                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 24888503                       # num instructions consuming a value
system.cpu2.iew.wb_count                     48035037                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.801627                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 19951298                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.202582                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      48061354                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                62352882                       # number of integer regfile reads
system.cpu2.int_regfile_writes               30865926                       # number of integer regfile writes
system.cpu2.ipc                              0.175661                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.175661                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1639588      3.24%      3.24% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             30249673     59.86%     63.10% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  51      0.00%     63.10% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     63.10% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.10% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.10% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.10% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.10% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.10% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.10% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.10% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.10% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            14075196     27.85%     90.95% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            4572300      9.05%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              50536906                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     912002                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.018046                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 139804     15.33%     15.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     15.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     15.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     15.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     15.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     15.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     15.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     15.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     15.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     15.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     15.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     15.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     15.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     15.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     15.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     15.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     15.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     15.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     15.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     15.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     15.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     15.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     15.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     15.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     15.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     15.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     15.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     15.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     15.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     15.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     15.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     15.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     15.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     15.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     15.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     15.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     15.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     15.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     15.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     15.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     15.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     15.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     15.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                676341     74.16%     89.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                95854     10.51%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              49809305                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         338498513                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     48035025                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         62933825                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  50241452                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 50536906                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            2460794                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       10230532                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            58978                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved          1150                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      5202492                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    236453748                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.213729                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.642145                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          203827539     86.20%     86.20% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           21625776      9.15%     95.35% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            6727812      2.85%     98.19% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2532593      1.07%     99.26% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1225755      0.52%     99.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             248855      0.11%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             172999      0.07%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              66914      0.03%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              25505      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      236453748                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.213133                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          6698608                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1248436                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            13651214                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            5850120                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    224                       # number of misc regfile reads
system.cpu2.numCycles                       237114548                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1492556525                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              178436458                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27105265                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5542278                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                12493564                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                554463                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 8392                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             72249309                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              55985143                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           35550493                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 27138872                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              10538231                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1406088                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             16952574                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 8445228                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        72249297                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         26192                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               814                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 11464945                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           813                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   286485188                       # The number of ROB reads
system.cpu2.rob.rob_writes                  107496224                       # The number of ROB writes
system.cpu2.timesIdled                          34787                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            97.056048                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               11034403                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            11369104                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          2444203                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         16377581                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            224234                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         266245                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           42011                       # Number of indirect misses.
system.cpu3.branchPred.lookups               19003738                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        22025                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        819623                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1846186                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  10575750                       # Number of branches committed
system.cpu3.commit.bw_lim_events               594863                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2459586                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       24139426                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            42599399                       # Number of instructions committed
system.cpu3.commit.committedOps              43419213                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    234957197                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.184796                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.776771                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    215040612     91.52%     91.52% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      9891738      4.21%     95.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      3743376      1.59%     97.33% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3492946      1.49%     98.81% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      1114518      0.47%     99.29% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       212813      0.09%     99.38% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       783473      0.33%     99.71% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        82858      0.04%     99.75% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       594863      0.25%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    234957197                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              292144                       # Number of function calls committed.
system.cpu3.commit.int_insts                 40878291                       # Number of committed integer instructions.
system.cpu3.commit.loads                     11834247                       # Number of loads committed
system.cpu3.commit.membars                    1639327                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1639327      3.78%      3.78% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        25389894     58.48%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       12653870     29.14%     91.40% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3735981      8.60%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         43419213                       # Class of committed instruction
system.cpu3.commit.refs                      16389863                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   42599399                       # Number of Instructions Simulated
system.cpu3.committedOps                     43419213                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.626231                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.626231                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            185076221                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               601019                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            10204362                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              75742686                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                13577051                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 36341212                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1847205                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              1967194                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2313027                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   19003738                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 10982946                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    223875098                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               576212                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      84286575                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                4890444                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.079290                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          12834395                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          11258637                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.351672                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         239154716                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.363597                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.847974                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               186444353     77.96%     77.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                31968858     13.37%     91.33% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                13383798      5.60%     96.92% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4406833      1.84%     98.77% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  896018      0.37%     99.14% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  969564      0.41%     99.55% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1056007      0.44%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    3192      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   26093      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           239154716                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         519359                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1891783                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                12990173                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.218951                       # Inst execution rate
system.cpu3.iew.exec_refs                    18807692                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5381027                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              161324880                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             18296359                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1644932                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1415485                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             7649618                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           67549287                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             13426665                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1648161                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             52476857                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                978371                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               930263                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1847205                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2852140                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        45945                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          233571                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        13356                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         2140                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1716                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      6462112                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      3094002                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          2140                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       564013                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1327770                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 26610833                       # num instructions consuming a value
system.cpu3.iew.wb_count                     51486446                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.782189                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 20814705                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.214819                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      51517079                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                67291618                       # number of integer regfile reads
system.cpu3.int_regfile_writes               32500862                       # number of integer regfile writes
system.cpu3.ipc                              0.177739                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.177739                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1639552      3.03%      3.03% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             33133682     61.22%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  48      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            14636028     27.04%     91.29% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4715610      8.71%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              54125018                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     925170                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.017093                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 143580     15.52%     15.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     15.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     15.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     15.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     15.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     15.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     15.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     15.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     15.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     15.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     15.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     15.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     15.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     15.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     15.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     15.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     15.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     15.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     15.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     15.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     15.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     15.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     15.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     15.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     15.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     15.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     15.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     15.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     15.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     15.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     15.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     15.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     15.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     15.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     15.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     15.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     15.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     15.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     15.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     15.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     15.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     15.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     15.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                685300     74.07%     89.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                96287     10.41%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              53410621                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         348395595                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     51486434                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         91680369                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  62616866                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 54125018                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            4932421                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       24130073                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            65700                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       2472835                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     16518378                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    239154716                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.226318                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.655749                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          204095622     85.34%     85.34% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           23246769      9.72%     95.06% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7254154      3.03%     98.09% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2782423      1.16%     99.26% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1252987      0.52%     99.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             248459      0.10%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             178875      0.07%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              68237      0.03%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              27190      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      239154716                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.225828                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         10888176                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         2123872                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            18296359                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            7649618                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    225                       # number of misc regfile reads
system.cpu3.numCycles                       239674075                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1489997469                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              169007241                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             27610870                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               4621890                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                16045028                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                744382                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 6679                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             90989505                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              71711325                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           45535909                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 35425703                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              11025122                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1847205                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             16805853                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                17925039                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        90989493                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         23686                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               809                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  9801942                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           803                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   301919673                       # The number of ROB reads
system.cpu3.rob.rob_writes                  139319614                       # The number of ROB writes
system.cpu3.timesIdled                          26031                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4102942                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8147804                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       702534                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        64699                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     58207428                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3447187                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    116838388                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3511886                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 864838628000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1228298                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2984911                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1059855                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              859                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            533                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2873259                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2873224                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1228298                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            88                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12249325                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12249325                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    453531712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               453531712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1304                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4103037                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4103037    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4103037                       # Request fanout histogram
system.membus.respLayer1.occupancy        22137713750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         21338285252                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                269                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          135                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    5525135337.037037                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   32192295237.830654                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          131     97.04%     97.04% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.74%     97.78% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.74%     98.52% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.74%     99.26% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11            1      0.74%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        42000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 264882926000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            135                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   118945357500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 745893270500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 864838628000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      8266513                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         8266513                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      8266513                       # number of overall hits
system.cpu2.icache.overall_hits::total        8266513                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        67593                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         67593                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        67593                       # number of overall misses
system.cpu2.icache.overall_misses::total        67593                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1251186500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1251186500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1251186500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1251186500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      8334106                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      8334106                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      8334106                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      8334106                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.008110                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.008110                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.008110                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.008110                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 18510.592813                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 18510.592813                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 18510.592813                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 18510.592813                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          306                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    76.500000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        55401                       # number of writebacks
system.cpu2.icache.writebacks::total            55401                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst        12160                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        12160                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst        12160                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        12160                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        55433                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        55433                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        55433                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        55433                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1003768500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1003768500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1003768500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1003768500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.006651                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.006651                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.006651                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.006651                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 18107.778760                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 18107.778760                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 18107.778760                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 18107.778760                       # average overall mshr miss latency
system.cpu2.icache.replacements                 55401                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      8266513                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        8266513                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        67593                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        67593                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1251186500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1251186500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      8334106                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      8334106                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.008110                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.008110                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 18510.592813                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 18510.592813                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst        12160                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        12160                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        55433                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        55433                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1003768500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1003768500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.006651                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.006651                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 18107.778760                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 18107.778760                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 864838628000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.134962                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            8191961                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            55401                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           147.866663                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        388166000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.134962                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.972968                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.972968                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         16723645                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        16723645                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 864838628000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13568020                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13568020                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13568020                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13568020                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2576456                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2576456                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2576456                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2576456                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 330991692080                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 330991692080                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 330991692080                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 330991692080                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     16144476                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16144476                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     16144476                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16144476                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.159587                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.159587                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.159587                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.159587                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 128467.822497                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 128467.822497                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 128467.822497                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 128467.822497                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2422442                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       379979                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            38588                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           4491                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    62.777081                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    84.608996                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1012801                       # number of writebacks
system.cpu2.dcache.writebacks::total          1012801                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1970503                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1970503                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1970503                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1970503                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       605953                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       605953                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       605953                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       605953                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  69916921363                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  69916921363                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  69916921363                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  69916921363                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.037533                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.037533                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.037533                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.037533                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 115383.406573                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 115383.406573                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 115383.406573                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 115383.406573                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1012801                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     10995380                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10995380                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1497493                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1497493                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 153402765000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 153402765000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     12492873                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12492873                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.119868                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.119868                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 102439.720920                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 102439.720920                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1201304                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1201304                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       296189                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       296189                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  30884435500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  30884435500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.023709                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.023709                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 104272.729575                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 104272.729575                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2572640                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2572640                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1078963                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1078963                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 177588927080                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 177588927080                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3651603                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3651603                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.295477                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.295477                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 164592.230762                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 164592.230762                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       769199                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       769199                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       309764                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       309764                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  39032485863                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  39032485863                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.084830                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.084830                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 126007.172761                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 126007.172761                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          357                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          357                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          176                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          176                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      4190500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      4190500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          533                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          533                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.330206                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.330206                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 23809.659091                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 23809.659091                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           73                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           73                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          103                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          103                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      2902000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      2902000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.193246                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.193246                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 28174.757282                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28174.757282                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          196                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          196                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          183                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          183                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1188500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1188500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          379                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          379                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.482850                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.482850                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6494.535519                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6494.535519                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          176                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          176                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1041500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1041500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.464380                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.464380                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5917.613636                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5917.613636                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       318000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       318000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       289000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       289000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       400848                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         400848                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       418799                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       418799                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  44867730000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  44867730000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       819647                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       819647                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.510950                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.510950                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 107134.281600                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 107134.281600                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       418799                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       418799                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  44448931000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  44448931000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.510950                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.510950                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 106134.281600                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 106134.281600                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 864838628000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.593965                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           14994202                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1024603                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.634158                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        388177500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.593965                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.893561                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.893561                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         34954700                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        34954700                       # Number of data accesses
system.cpu3.numPwrStateTransitions                249                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          125                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean      5956849840                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   33433019539.382015                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          121     96.80%     96.80% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.80%     97.60% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.80%     98.40% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.80%     99.20% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            1      0.80%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 264882420500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            125                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   120232398000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 744606230000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 864838628000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     10934758                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10934758                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     10934758                       # number of overall hits
system.cpu3.icache.overall_hits::total       10934758                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        48188                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         48188                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        48188                       # number of overall misses
system.cpu3.icache.overall_misses::total        48188                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    924280500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    924280500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    924280500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    924280500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     10982946                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10982946                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     10982946                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10982946                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.004388                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004388                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.004388                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004388                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 19180.719266                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 19180.719266                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 19180.719266                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 19180.719266                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           20                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        40224                       # number of writebacks
system.cpu3.icache.writebacks::total            40224                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         7932                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         7932                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         7932                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         7932                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        40256                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        40256                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        40256                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        40256                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    762079500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    762079500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    762079500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    762079500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.003665                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.003665                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.003665                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.003665                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 18930.830187                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 18930.830187                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 18930.830187                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 18930.830187                       # average overall mshr miss latency
system.cpu3.icache.replacements                 40224                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     10934758                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10934758                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        48188                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        48188                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    924280500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    924280500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     10982946                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10982946                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.004388                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004388                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 19180.719266                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 19180.719266                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         7932                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         7932                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        40256                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        40256                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    762079500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    762079500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.003665                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.003665                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 18930.830187                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 18930.830187                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 864838628000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.984648                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10866977                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            40224                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           270.161520                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        395438000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.984648                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999520                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999520                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         22006148                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        22006148                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 864838628000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     14058621                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14058621                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     14058621                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14058621                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2635339                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2635339                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2635339                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2635339                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 339331043676                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 339331043676                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 339331043676                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 339331043676                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     16693960                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16693960                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     16693960                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16693960                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.157862                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.157862                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.157862                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.157862                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 128761.819134                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 128761.819134                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 128761.819134                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 128761.819134                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      2589615                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       544630                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            42667                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           6551                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    60.693627                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    83.136926                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1024598                       # number of writebacks
system.cpu3.dcache.writebacks::total          1024598                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2022117                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2022117                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2022117                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2022117                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       613222                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       613222                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       613222                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       613222                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  70879851980                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  70879851980                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  70879851980                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  70879851980                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.036733                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.036733                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.036733                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.036733                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 115585.957418                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 115585.957418                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 115585.957418                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 115585.957418                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1024598                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     11412448                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11412448                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1545930                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1545930                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 156537255000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 156537255000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     12958378                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     12958378                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.119300                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.119300                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 101257.660437                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 101257.660437                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1246570                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1246570                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       299360                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       299360                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  31149853000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  31149853000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.023102                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.023102                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 104054.826964                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 104054.826964                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2646173                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2646173                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1089409                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1089409                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 182793788676                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 182793788676                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3735582                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3735582                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.291630                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.291630                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 167791.700524                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 167791.700524                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       775547                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       775547                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       313862                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       313862                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  39729998980                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  39729998980                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.084020                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.084020                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 126584.291759                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 126584.291759                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          363                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          363                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          157                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          157                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      4332500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4332500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          520                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          520                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.301923                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.301923                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 27595.541401                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 27595.541401                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           66                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           66                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           91                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           91                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      2919500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2919500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.175000                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.175000                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 32082.417582                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32082.417582                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          215                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          215                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          169                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          169                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1099500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1099500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          384                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          384                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.440104                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.440104                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6505.917160                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6505.917160                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          165                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          165                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       959500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       959500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.429688                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.429688                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5815.151515                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5815.151515                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       297500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       297500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       272500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       272500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       396439                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         396439                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       423184                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       423184                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  45125252000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  45125252000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       819623                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       819623                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.516315                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.516315                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 106632.698779                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 106632.698779                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       423184                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       423184                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  44702068000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  44702068000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.516315                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.516315                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 105632.698779                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 105632.698779                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 864838628000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.707716                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15492129                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1036242                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.950300                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        395449500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.707716                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.897116                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.897116                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         36065246                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        36065246                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 34                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           17                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    771271235.294118                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   2728182502.370065                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           17    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        23000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  11300339500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             17                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   851727017000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  13111611000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 864838628000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    150383666                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       150383666                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    150383666                       # number of overall hits
system.cpu0.icache.overall_hits::total      150383666                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     27064360                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      27064360                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     27064360                       # number of overall misses
system.cpu0.icache.overall_misses::total     27064360                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 353451675996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 353451675996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 353451675996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 353451675996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    177448026                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    177448026                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    177448026                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    177448026                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.152520                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.152520                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.152520                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.152520                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13059.672425                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13059.672425                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13059.672425                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13059.672425                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4086                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               59                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    69.254237                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     23853088                       # number of writebacks
system.cpu0.icache.writebacks::total         23853088                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3211238                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3211238                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3211238                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3211238                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     23853122                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     23853122                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     23853122                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     23853122                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 302952523999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 302952523999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 302952523999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 302952523999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.134423                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.134423                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.134423                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.134423                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12700.749361                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12700.749361                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12700.749361                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12700.749361                       # average overall mshr miss latency
system.cpu0.icache.replacements              23853088                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    150383666                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      150383666                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     27064360                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     27064360                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 353451675996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 353451675996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    177448026                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    177448026                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.152520                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.152520                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13059.672425                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13059.672425                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3211238                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3211238                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     23853122                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     23853122                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 302952523999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 302952523999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.134423                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.134423                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12700.749361                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12700.749361                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 864838628000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999929                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          174236571                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         23853088                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.304571                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999929                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        378749172                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       378749172                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 864838628000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    348894764                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       348894764                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    348894764                       # number of overall hits
system.cpu0.dcache.overall_hits::total      348894764                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     39524277                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      39524277                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     39524277                       # number of overall misses
system.cpu0.dcache.overall_misses::total     39524277                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 937325234131                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 937325234131                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 937325234131                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 937325234131                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    388419041                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    388419041                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    388419041                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    388419041                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.101757                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.101757                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.101757                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.101757                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 23715.177235                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 23715.177235                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 23715.177235                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 23715.177235                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4028409                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       180201                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            69592                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2180                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    57.886093                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    82.661009                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     31340941                       # number of writebacks
system.cpu0.dcache.writebacks::total         31340941                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8590386                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8590386                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8590386                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8590386                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     30933891                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     30933891                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     30933891                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     30933891                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 492881731056                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 492881731056                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 492881731056                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 492881731056                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.079641                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.079641                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.079641                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.079641                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 15933.389403                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15933.389403                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 15933.389403                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15933.389403                       # average overall mshr miss latency
system.cpu0.dcache.replacements              31340941                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    247859526                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      247859526                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     30799986                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     30799986                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 573049882500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 573049882500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    278659512                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    278659512                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.110529                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.110529                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 18605.524123                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 18605.524123                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4741952                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4741952                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     26058034                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     26058034                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 360850730000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 360850730000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.093512                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.093512                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 13847.964509                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13847.964509                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    101035238                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     101035238                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      8724291                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8724291                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 364275351631                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 364275351631                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    109759529                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    109759529                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.079485                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.079485                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 41754.149607                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 41754.149607                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3848434                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3848434                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4875857                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4875857                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 132031001056                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 132031001056                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.044423                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.044423                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 27078.522003                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27078.522003                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1801                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1801                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1260                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1260                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     89145500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     89145500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3061                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3061                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.411630                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.411630                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 70750.396825                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 70750.396825                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1228                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1228                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           32                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           32                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1244500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1244500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010454                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010454                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 38890.625000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 38890.625000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2802                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2802                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          179                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          179                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1006000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1006000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2981                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2981                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.060047                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.060047                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5620.111732                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5620.111732                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          177                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          177                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       830000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       830000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.059376                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.059376                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4689.265537                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4689.265537                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       403053                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         403053                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       416834                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       416834                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  45200336500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  45200336500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       819887                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       819887                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.508404                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.508404                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 108437.259197                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 108437.259197                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       416834                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       416834                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  44783502500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  44783502500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.508404                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.508404                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 107437.259197                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 107437.259197                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 864838628000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.970474                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          380652831                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         31350506                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.141840                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.970474                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999077                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999077                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        809840476                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       809840476                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 864838628000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            23806230                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            30078370                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               49993                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               90810                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               52123                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               88463                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               37458                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               88542                       # number of demand (read+write) hits
system.l2.demand_hits::total                 54291989                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           23806230                       # number of overall hits
system.l2.overall_hits::.cpu0.data           30078370                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              49993                       # number of overall hits
system.l2.overall_hits::.cpu1.data              90810                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              52123                       # number of overall hits
system.l2.overall_hits::.cpu2.data              88463                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              37458                       # number of overall hits
system.l2.overall_hits::.cpu3.data              88542                       # number of overall hits
system.l2.overall_hits::total                54291989                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             46891                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1262081                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2474                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            926300                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              3310                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            924464                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              2798                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            936123                       # number of demand (read+write) misses
system.l2.demand_misses::total                4104441                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            46891                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1262081                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2474                       # number of overall misses
system.l2.overall_misses::.cpu1.data           926300                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             3310                       # number of overall misses
system.l2.overall_misses::.cpu2.data           924464                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             2798                       # number of overall misses
system.l2.overall_misses::.cpu3.data           936123                       # number of overall misses
system.l2.overall_misses::total               4104441                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3939773000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 140971905500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    244055500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 110919151000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    319951000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 111356953500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    274297000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 112573232000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     480599318500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3939773000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 140971905500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    244055500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 110919151000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    319951000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 111356953500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    274297000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 112573232000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    480599318500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        23853121                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        31340451                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           52467                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1017110                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           55433                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1012927                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           40256                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1024665                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             58396430                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       23853121                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       31340451                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          52467                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1017110                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          55433                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1012927                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          40256                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1024665                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            58396430                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001966                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.040270                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.047153                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.910718                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.059712                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.912666                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.069505                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.913589                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.070286                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001966                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.040270                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.047153                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.910718                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.059712                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.912666                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.069505                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.913589                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.070286                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84019.811904                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 111697.985708                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 98648.140663                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 119744.306380                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 96661.933535                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 120455.694868                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 98033.238027                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 120254.744302                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 117092.514791                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84019.811904                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 111697.985708                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 98648.140663                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 119744.306380                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 96661.933535                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 120455.694868                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 98033.238027                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 120254.744302                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 117092.514791                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2984911                       # number of writebacks
system.l2.writebacks::total                   2984911                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             86                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            284                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            356                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            460                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            415                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            503                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            327                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            487                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2918                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            86                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           284                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           356                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           460                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           415                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           503                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           327                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           487                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2918                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        46805                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1261797                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2118                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       925840                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         2895                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       923961                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         2471                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       935636                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4101523                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        46805                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1261797                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2118                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       925840                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         2895                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       923961                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         2471                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       935636                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4101523                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3466113000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 128335051001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    196597000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 101627602500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    259037500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 102080949501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    224616500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 103181109000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 439371076002                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3466113000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 128335051001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    196597000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 101627602500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    259037500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 102080949501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    224616500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 103181109000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 439371076002                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001962                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.040261                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.040368                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.910265                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.052225                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.912169                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.061382                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.913114                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.070236                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001962                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.040261                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.040368                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.910265                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.052225                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.912169                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.061382                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.913114                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.070236                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74054.331802                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 101708.159871                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 92822.001889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 109767.997170                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 89477.547496                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 110481.881271                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 90901.052206                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 110279.113886                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 107123.884470                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74054.331802                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 101708.159871                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 92822.001889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 109767.997170                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 89477.547496                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 110481.881271                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 90901.052206                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 110279.113886                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 107123.884470                       # average overall mshr miss latency
system.l2.replacements                        7555161                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8418155                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8418155                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8418155                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8418155                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     49671543                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         49671543                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     49671543                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     49671543                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu1.data              33                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              57                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              41                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  131                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            40                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 80                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       361000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       422000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           40                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           44                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           74                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           53                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              211                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.250000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.229730                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.226415                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.379147                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         9025                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  1794.117647                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  2541.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total         5275                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           40                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            80                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       811000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       224000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       347000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       239000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1621000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.250000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.229730                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.226415                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.379147                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20275                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20363.636364                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20411.764706                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 19916.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20262.500000                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data            12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            21                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            27                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 60                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               43                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           34                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            103                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.478261                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.382353                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.250000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.417476                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           43                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       201000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       223500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       259500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       180000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       864000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.478261                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.382353                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.250000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.417476                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20100                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20318.181818                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 19961.538462                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20093.023256                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4472559                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            34823                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            34807                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            35716                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4577905                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         818058                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         682747                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         682346                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         690073                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2873224                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  94124849000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  81281526500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  81700734500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  82634813500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  339741923500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5290617                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       717570                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       717153                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       725789                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7451129                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.154624                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.951471                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.951465                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.950790                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.385609                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 115058.894357                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 119050.726697                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 119735.053038                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 119747.930291                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 118244.147863                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       818058                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       682747                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       682346                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       690073                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2873224                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  85944268501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  74454056500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  74877274001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  75734083500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 311009682502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.154624                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.951471                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.951465                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.950790                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.385609                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 105058.893747                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 109050.726697                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 109735.052306                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 109747.930291                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 108244.147516                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      23806230                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         49993                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         52123                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         37458                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           23945804                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        46891                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2474                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         3310                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         2798                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            55473                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3939773000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    244055500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    319951000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    274297000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4778076500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     23853121                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        52467                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        55433                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        40256                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       24001277                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001966                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.047153                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.059712                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.069505                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002311                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84019.811904                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 98648.140663                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 96661.933535                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 98033.238027                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86133.371190                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           86                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          356                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          415                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          327                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1184                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        46805                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2118                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         2895                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         2471                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        54289                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3466113000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    196597000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    259037500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    224616500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4146364000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001962                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.040368                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.052225                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.061382                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002262                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74054.331802                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 92822.001889                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 89477.547496                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 90901.052206                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76375.766730                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     25605811                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        55987                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        53656                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        52826                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          25768280                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       444023                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       243553                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       242118                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       246050                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1175744                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  46847056500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  29637624500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  29656219000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  29938418500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 136079318500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     26049834                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       299540                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       295774                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       298876                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26944024                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.017045                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.813090                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.818591                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.823251                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.043637                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 105505.923117                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 121688.603713                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 122486.634616                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 121676.157285                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 115738.901070                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          284                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          460                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          503                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          487                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         1734                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       443739                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       243093                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       241615                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       245563                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1174010                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  42390782500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  27173546000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  27203675500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  27447025500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 124215029500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.017034                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.811554                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.816891                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.821622                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.043572                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 95530.892033                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 111782.511220                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 112591.004284                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 111771.828411                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 105804.064275                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 5                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           26                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           26                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           21                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           15                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              88                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           31                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           26                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           21                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            93                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.838710                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.946237                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           26                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           26                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           21                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           88                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       505000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       506500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       409500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       290000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1711000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.838710                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.946237                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19423.076923                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19480.769231                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19333.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19443.181818                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 864838628000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999896                       # Cycle average of tags in use
system.l2.tags.total_refs                   116483238                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7555166                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.417694                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.036156                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        6.754523                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       25.139186                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.032718                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.256335                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.051772                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.247573                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.040736                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.440897                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.438065                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.105539                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.392800                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000511                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.019630                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000809                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.019493                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000637                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.022514                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                3735124350                       # Number of tag accesses
system.l2.tags.data_accesses               3735124350                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 864838628000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2995456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      80755008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        135552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      59253760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        185280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      59133504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        158144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      59880704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          262497408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2995456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       135552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       185280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       158144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3474432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    191034304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       191034304                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          46804                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1261797                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2118                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         925840                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           2895                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         923961                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           2471                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         935636                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4101522                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2984911                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2984911                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3463601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         93375811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           156737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         68514238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           214236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         68375188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           182860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         69239164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             303521836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3463601                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       156737                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       214236                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       182860                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4017434                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      220890115                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            220890115                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      220890115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3463601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        93375811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          156737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        68514238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          214236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        68375188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          182860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        69239164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            524411951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2983043.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     46804.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1254029.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2118.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    921568.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      2895.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    919488.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      2471.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    929556.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003496231750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       184718                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       184718                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8738875                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2809083                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4101522                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2984911                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4101522                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2984911                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  22593                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1868                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            218389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            221866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            253186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            370485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            249429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            252901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            286224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            282207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            284883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            242912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           245992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           261634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           249362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           224763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           211845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           222851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            166001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            166875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            177019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            189124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            186936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            187889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            218148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            226309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            188619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            189911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           184647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           210103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           193122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           172091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           158334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           167897                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 191757966000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                20394645000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            268237884750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     47011.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                65761.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1390092                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1597811                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 34.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.56                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4101522                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2984911                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1168191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1106199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  850757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  461108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  127417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   72644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   68529                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   71919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   61877                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   50065                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  22920                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   9052                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2574                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1936                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  58304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 119814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 178123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 204202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 209622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 211122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 211717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 212640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 214422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 206514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 201986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 197652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 191026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 187353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 190875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  11070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   7929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   7579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   7822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   9273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4074036                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    110.936924                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    84.027518                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   148.179961                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3079453     75.59%     75.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       726788     17.84%     93.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       101529      2.49%     95.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        43912      1.08%     97.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        22367      0.55%     97.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        14275      0.35%     97.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11100      0.27%     98.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8756      0.21%     98.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        65856      1.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4074036                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       184718                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.081833                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.736250                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    239.332813                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       184717    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-106495            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        184718                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       184718                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.149076                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.139432                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.584931                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           172350     93.30%     93.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              739      0.40%     93.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8955      4.85%     98.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2021      1.09%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              499      0.27%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              116      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               25      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               10      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        184718                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              261051456                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1445952                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               190913600                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               262497408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            191034304                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       301.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       220.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    303.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    220.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  864838524500                       # Total gap between requests
system.mem_ctrls.avgGap                     122041.45                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2995456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     80257856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       135552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     58980352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       185280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     58847232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       158144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     59491584                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    190913600                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3463601.073101004120                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 92800961.244760677218                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 156736.754824970645                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 68198100.883162677288                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 214236.499158777180                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 68044176.213646188378                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 182859.547295799101                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 68789230.815901994705                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 220750546.771368324757                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        46804                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1261797                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2118                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       925840                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         2895                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       923961                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         2471                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       935636                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2984911                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1528818250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  75824844000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    107280250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  62934810750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    136924000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  63470582750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    120637000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  64113987750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 20801113359250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32664.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     60092.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     50651.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     67975.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     47296.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     68694.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     48821.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     68524.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6968754.97                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    42.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          14446676160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7678563915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         13881887880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7645859280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     68269294080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     164028947880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     193968393120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       469919622315                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        543.361047                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 502232269750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  28878720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 333727638250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          14642047980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7782402705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15241665180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7925531220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     68269294080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     309039675900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      71854095840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       494754712905                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        572.077492                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 183479464750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  28878720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 652480443250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                271                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          136                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5480508051.470589                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   32076569329.780285                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          132     97.06%     97.06% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.74%     97.79% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.74%     98.53% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.74%     99.26% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      0.74%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        40000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 264882875000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            136                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   119489533000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 745349095000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 864838628000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     10792410                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10792410                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     10792410                       # number of overall hits
system.cpu1.icache.overall_hits::total       10792410                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        61581                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         61581                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        61581                       # number of overall misses
system.cpu1.icache.overall_misses::total        61581                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1073425000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1073425000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1073425000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1073425000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     10853991                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     10853991                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     10853991                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     10853991                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005674                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005674                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005674                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005674                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 17431.106997                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17431.106997                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 17431.106997                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17431.106997                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          165                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           55                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        52435                       # number of writebacks
system.cpu1.icache.writebacks::total            52435                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         9114                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         9114                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         9114                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         9114                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        52467                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        52467                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        52467                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        52467                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    900481500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    900481500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    900481500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    900481500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004834                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004834                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004834                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004834                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 17162.816628                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 17162.816628                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 17162.816628                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 17162.816628                       # average overall mshr miss latency
system.cpu1.icache.replacements                 52435                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     10792410                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10792410                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        61581                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        61581                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1073425000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1073425000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     10853991                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     10853991                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005674                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005674                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 17431.106997                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17431.106997                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         9114                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         9114                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        52467                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        52467                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    900481500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    900481500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004834                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004834                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 17162.816628                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 17162.816628                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 864838628000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.135158                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           10702264                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            52435                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           204.105349                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        380746000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.135158                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.972974                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.972974                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         21760449                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        21760449                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 864838628000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13563104                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13563104                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13563104                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13563104                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2605782                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2605782                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2605782                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2605782                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 323455132146                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 323455132146                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 323455132146                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 323455132146                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16168886                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16168886                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16168886                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16168886                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.161160                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.161160                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.161160                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.161160                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 124129.774534                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 124129.774534                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 124129.774534                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 124129.774534                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2495329                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       261746                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            39679                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3180                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    62.887900                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    82.310063                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1016784                       # number of writebacks
system.cpu1.dcache.writebacks::total          1016784                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1995786                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1995786                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1995786                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1995786                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       609996                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       609996                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       609996                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       609996                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  69338150909                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  69338150909                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  69338150909                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  69338150909                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.037727                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.037727                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.037727                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.037727                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 113669.845227                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 113669.845227                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 113669.845227                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 113669.845227                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1016784                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     10981075                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10981075                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1522961                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1522961                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 154152344000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 154152344000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     12504036                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12504036                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.121798                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.121798                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 101218.838828                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 101218.838828                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1222999                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1222999                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       299962                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       299962                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  30906240500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  30906240500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.023989                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.023989                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 103033.852621                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 103033.852621                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2582029                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2582029                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1082821                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1082821                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 169302788146                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 169302788146                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3664850                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3664850                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.295461                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.295461                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 156353.439900                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 156353.439900                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       772787                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       772787                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       310034                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       310034                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  38431910409                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  38431910409                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.084597                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.084597                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 123960.308898                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 123960.308898                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          361                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          361                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          207                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          207                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4651500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4651500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          568                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          568                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.364437                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.364437                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 22471.014493                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 22471.014493                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           80                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           80                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          127                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          127                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3020500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3020500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.223592                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.223592                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 23783.464567                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23783.464567                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          216                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          216                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          167                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          167                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       968500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       968500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          383                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          383                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.436031                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.436031                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5799.401198                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5799.401198                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          155                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          155                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       838500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       838500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.404700                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.404700                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5409.677419                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5409.677419                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       225000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       225000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       200000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       200000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       401733                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         401733                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       417929                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       417929                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  45047144000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  45047144000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       819662                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       819662                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.509880                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.509880                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 107786.595331                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 107786.595331                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       417928                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       417928                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  44629215000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  44629215000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.509878                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.509878                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 106786.850845                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 106786.850845                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 864838628000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.549677                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           14993353                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1027810                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.587670                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        380757500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.549677                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.892177                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.892177                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         35006835                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        35006835                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 864838628000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          50947518                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            3                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11403066                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     49978098                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4570250                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             990                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           593                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1583                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           80                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           80                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7492857                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7492857                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      24001277                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26946245                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           93                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           93                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     71559329                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     94032401                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       157369                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3062195                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       166267                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      3050892                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       120736                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3086035                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             175235224                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3053197312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4011608640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6713728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    130168832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      7093376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    129646272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      5150720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    131152768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7474731648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7600459                       # Total snoops (count)
system.tol2bus.snoopTraffic                 193852160                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         65997296                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.069081                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.298078                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               61971833     93.90%     93.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3727587      5.65%     99.55% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 102482      0.16%     99.70% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 154999      0.23%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  40395      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           65997296                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       116815454984                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1538175336                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          83441786                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1555581452                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          60594475                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       47026913080                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       35808823588                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1542904941                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          78962850                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1095230534000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 172857                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740360                       # Number of bytes of host memory used
host_op_rate                                   173309                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7334.58                       # Real time elapsed on the host
host_tick_rate                               31411740                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1267832439                       # Number of instructions simulated
sim_ops                                    1271145335                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.230392                       # Number of seconds simulated
sim_ticks                                230391906000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.730697                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               11356877                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            11387544                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           508338                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         11886189                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             14137                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          16236                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            2099                       # Number of indirect misses.
system.cpu0.branchPred.lookups               12034052                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1483                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          7627                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           506327                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   8537127                       # Number of branches committed
system.cpu0.commit.bw_lim_events               949259                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          24041                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        8876761                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            62491946                       # Number of instructions committed
system.cpu0.commit.committedOps              62499573                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    455590102                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.137184                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.851564                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    437883683     96.11%     96.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      7964089      1.75%     97.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1040421      0.23%     98.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       481950      0.11%     98.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       322613      0.07%     98.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       388187      0.09%     98.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5735967      1.26%     99.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       823933      0.18%     99.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       949259      0.21%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    455590102                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  19739886                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               32480                       # Number of function calls committed.
system.cpu0.commit.int_insts                 52397907                       # Number of committed integer instructions.
system.cpu0.commit.loads                     17219274                       # Number of loads committed
system.cpu0.commit.membars                      14883                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        14991      0.02%      0.02% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        33373915     53.40%     53.42% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           1558      0.00%     53.43% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             223      0.00%     53.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       8339875     13.34%     66.77% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           106      0.00%     66.77% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       1310371      2.10%     68.87% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       385223      0.62%     69.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv        442023      0.71%     70.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc       434076      0.69%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        9312813     14.90%     85.78% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         56187      0.09%     85.87% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead      7914088     12.66%     98.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite       914124      1.46%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         62499573                       # Class of committed instruction
system.cpu0.commit.refs                      18197212                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   62491946                       # Number of Instructions Simulated
system.cpu0.committedOps                     62499573                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              7.342915                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        7.342915                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            435927397                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 2040                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             9626094                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              75889951                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 4102788                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 10613990                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                524093                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 3373                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5851344                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   12034052                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  1508055                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    454504930                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                12882                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles            8                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      88070225                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                1052208                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.026225                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           1988569                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          11371014                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.191927                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         457019612                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.192728                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.621045                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               397955601     87.08%     87.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                45614551      9.98%     97.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 1984740      0.43%     97.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 9861836      2.16%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  398085      0.09%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   12316      0.00%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1092291      0.24%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   98353      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1839      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           457019612                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 20697578                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                19050800                       # number of floating regfile writes
system.cpu0.idleCycles                        1853410                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              521237                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 9186984                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.303833                       # Inst execution rate
system.cpu0.iew.exec_refs                    93115026                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    992533                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              224564852                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             19713473                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             10418                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           232030                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1071178                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           71232708                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             92122493                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           435650                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            139420862                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1261395                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            128836692                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                524093                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            131767491                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      7164582                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           14667                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        18613                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2494166                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores        93240                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         18613                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       103128                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        418109                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 56790748                       # num instructions consuming a value
system.cpu0.iew.wb_count                     64788581                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.823825                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 46785612                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.141191                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      64862525                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               145863750                       # number of integer regfile reads
system.cpu0.int_regfile_writes               35649135                       # number of integer regfile writes
system.cpu0.ipc                              0.136186                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.136186                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            15498      0.01%      0.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             35401245     25.31%     25.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1579      0.00%     25.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  224      0.00%     25.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            8393611      6.00%     31.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                111      0.00%     31.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            1454005      1.04%     32.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            385755      0.28%     32.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     32.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv             442023      0.32%     32.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc            443337      0.32%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            56443842     40.36%     73.63% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              57511      0.04%     73.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead       35889646     25.66%     99.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite        928124      0.66%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             139856511                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               54962278                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads          102942948                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     19977647                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          25158908                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   21738042                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.155431                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 571336      2.63%      2.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      2.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      1      0.00%      2.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                  213      0.00%      2.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      2.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                 2580      0.01%      2.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   8      0.00%      2.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      2.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv              2149078      9.89%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                 693      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     12.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              14139259     65.04%     77.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1780      0.01%     77.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead          4873002     22.42%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              92      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             106616777                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         655924737                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     44810934                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         54825432                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  71205033                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                139856511                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded              27675                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        8733024                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           397008                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          3634                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      8862260                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    457019612                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.306019                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.068331                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          410800043     89.89%     89.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           13774674      3.01%     92.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            6863098      1.50%     94.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            4167653      0.91%     95.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11884615      2.60%     97.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            7035353      1.54%     99.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1124050      0.25%     99.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             567851      0.12%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             802275      0.18%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      457019612                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.304783                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           466764                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          298704                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            19713473                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1071178                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               20769126                       # number of misc regfile reads
system.cpu0.misc_regfile_writes              10911674                       # number of misc regfile writes
system.cpu0.numCycles                       458873022                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1910810                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              371567479                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             52997996                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              19970679                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 6421324                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              54553575                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               397800                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            103841129                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              73163041                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           62212611                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 12684041                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                259083                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                524093                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             65761615                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 9214522                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         24030672                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        79810457                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         61060                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1664                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 39479392                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1629                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   526012016                       # The number of ROB reads
system.cpu0.rob.rob_writes                  144183514                       # The number of ROB writes
system.cpu0.timesIdled                          18375                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  483                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.813079                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               11354139                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            11375402                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           507948                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         11868284                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             10555                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          11425                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses             870                       # Number of indirect misses.
system.cpu1.branchPred.lookups               12009394                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          429                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          7547                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           506717                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   8497074                       # Number of branches committed
system.cpu1.commit.bw_lim_events               945887                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          23915                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        8912700                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            62268278                       # Number of instructions committed
system.cpu1.commit.committedOps              62276210                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    454961836                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.136882                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.850713                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    437327209     96.12%     96.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7927111      1.74%     97.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1035985      0.23%     98.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       478653      0.11%     98.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       317184      0.07%     98.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       389035      0.09%     98.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      5725241      1.26%     99.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       815531      0.18%     99.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       945887      0.21%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    454961836                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                  19743961                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               24718                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52166750                       # Number of committed integer instructions.
system.cpu1.commit.loads                     17166284                       # Number of loads committed
system.cpu1.commit.membars                      15274                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        15274      0.02%      0.02% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        33225424     53.35%     53.38% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             52      0.00%     53.38% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              76      0.00%     53.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd       8337085     13.39%     66.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt       1318033      2.12%     68.88% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult       387581      0.62%     69.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     69.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv        442015      0.71%     70.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc       437956      0.70%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        9270503     14.89%     85.80% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         20920      0.03%     85.84% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead      7903328     12.69%     98.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite       917963      1.47%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         62276210                       # Class of committed instruction
system.cpu1.commit.refs                      18112714                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   62268278                       # Number of Instructions Simulated
system.cpu1.committedOps                     62276210                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              7.334554                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        7.334554                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            435811033                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 1236                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             9612003                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              75721974                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 3790945                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 10414443                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                524012                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 3019                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5854833                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   12009394                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  1502624                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    454214928                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                11254                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      87956676                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1050486                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.026295                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           1655095                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          11364694                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.192588                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         456395266                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.192747                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.621280                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               397426721     87.08%     87.08% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                45537215      9.98%     97.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 1968211      0.43%     97.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 9861052      2.16%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  394716      0.09%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    9771      0.00%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1098956      0.24%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   98284      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     340      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           456395266                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                 20725720                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                19060889                       # number of floating regfile writes
system.cpu1.idleCycles                         314753                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              521652                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 9150586                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.304380                       # Inst execution rate
system.cpu1.iew.exec_refs                    92830525                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    962380                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              225179631                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19668973                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             10086                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           234791                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1039783                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           71043737                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             91868145                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           435356                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            139013368                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1266141                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            128170400                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                524012                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            131111295                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      7150769                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           13629                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        18249                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2502656                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        93352                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         18249                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       102199                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        419453                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 56772571                       # num instructions consuming a value
system.cpu1.iew.wb_count                     64582550                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.822987                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 46723101                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.141408                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      64658516                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               145362549                       # number of integer regfile reads
system.cpu1.int_regfile_writes               35497127                       # number of integer regfile writes
system.cpu1.ipc                              0.136341                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.136341                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            15618      0.01%      0.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             35259889     25.29%     25.30% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  61      0.00%     25.30% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   76      0.00%     25.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd            8395129      6.02%     31.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     31.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt            1464730      1.05%     32.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult            388155      0.28%     32.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     32.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv             442015      0.32%     32.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc            448475      0.32%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            56273280     40.35%     73.64% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              21635      0.02%     73.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead       35806044     25.68%     99.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite        933617      0.67%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             139448724                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               54873783                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads          102797015                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses     19992942                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          25197562                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                   21660549                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.155330                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 570848      2.64%      2.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      2.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      2.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                  273      0.00%      2.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      2.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                 1541      0.01%      2.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   6      0.00%      2.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      2.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv              2134760      9.86%     12.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                 854      0.00%     12.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     12.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     12.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     12.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     12.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     12.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     12.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     12.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     12.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     12.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     12.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     12.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     12.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     12.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     12.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     12.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     12.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     12.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     12.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     12.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     12.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     12.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     12.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     12.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     12.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     12.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     12.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     12.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     12.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     12.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     12.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     12.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     12.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     12.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              14094051     65.07%     77.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   32      0.00%     77.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead          4858093     22.43%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite              91      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             106219872                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         654555019                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     44589608                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         54631834                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  71016002                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                139448724                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded              27735                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        8767410                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           398771                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved          3820                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      8885278                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    456395266                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.305544                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.067813                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          410351676     89.91%     89.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           13682242      3.00%     92.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            6851278      1.50%     94.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4151113      0.91%     95.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           11844097      2.60%     97.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            7017215      1.54%     99.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1131639      0.25%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             569758      0.12%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             796248      0.17%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      456395266                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.305333                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           471138                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          308448                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19668973                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1039783                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads               20792211                       # number of misc regfile reads
system.cpu1.misc_regfile_writes              10922670                       # number of misc regfile writes
system.cpu1.numCycles                       456710019                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                     4079938                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              371630408                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             52841570                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              20038827                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6102602                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              54406642                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               402728                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            103612297                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              72985613                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           62096691                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 12493126                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                201613                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                524012                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             65598070                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 9255017                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         24071863                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        79540434                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         47048                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1422                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 39512088                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1419                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   525202935                       # The number of ROB reads
system.cpu1.rob.rob_writes                  143812619                       # The number of ROB writes
system.cpu1.timesIdled                           3537                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.813191                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               11350816                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            11372060                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           506855                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         11866496                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             10706                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          11829                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            1123                       # Number of indirect misses.
system.cpu2.branchPred.lookups               12008817                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted          516                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          7470                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           505593                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   8499584                       # Number of branches committed
system.cpu2.commit.bw_lim_events               943714                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          23760                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        8917287                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            62279553                       # Number of instructions committed
system.cpu2.commit.committedOps              62287352                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    455512224                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.136741                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.850607                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    437896204     96.13%     96.13% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      7916366      1.74%     97.87% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1026056      0.23%     98.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       471640      0.10%     98.20% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       316472      0.07%     98.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       387134      0.08%     98.35% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      5729782      1.26%     99.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       824856      0.18%     99.79% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       943714      0.21%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    455512224                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                  19740747                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               24882                       # Number of function calls committed.
system.cpu2.commit.int_insts                 52181753                       # Number of committed integer instructions.
system.cpu2.commit.loads                     17169992                       # Number of loads committed
system.cpu2.commit.membars                      15050                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        15050      0.02%      0.02% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        33239228     53.36%     53.39% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             64      0.00%     53.39% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              76      0.00%     53.39% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd       8337573     13.39%     66.77% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.77% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt       1315313      2.11%     68.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult       386113      0.62%     69.51% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     69.51% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv        442015      0.71%     70.22% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc       436594      0.70%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        9270924     14.88%     85.80% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite         21263      0.03%     85.83% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead      7906538     12.69%     98.53% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite       916601      1.47%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         62287352                       # Class of committed instruction
system.cpu2.commit.refs                      18115326                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   62279553                       # Number of Instructions Simulated
system.cpu2.committedOps                     62287352                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              7.341408                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        7.341408                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            436481759                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 1287                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             9613358                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              75730317                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 3789586                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 10285284                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                523310                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                 3171                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              5865969                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   12008817                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  1505301                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    454753294                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                11444                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      87941124                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                1049144                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.026265                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           1668042                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          11361522                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.192339                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         456945908                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.192481                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.620924                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               397990018     87.10%     87.10% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                45525229      9.96%     97.06% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 1971229      0.43%     97.49% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 9857621      2.16%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  393697      0.09%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   10350      0.00%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1098499      0.24%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   98822      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     443      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           456945908                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                 20722904                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                19063420                       # number of floating regfile writes
system.cpu2.idleCycles                         273683                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              521052                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 9153856                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.304257                       # Inst execution rate
system.cpu2.iew.exec_refs                    92913974                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    961647                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              224973847                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             19674091                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             10182                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           235098                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1039493                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           71062560                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             91952327                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           435944                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            139112111                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1263782                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents            128602308                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                523310                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles            131533263                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked      7145136                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           13565                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation        18549                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      2504066                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores        94159                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents         18549                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       102457                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        418595                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 56841115                       # num instructions consuming a value
system.cpu2.iew.wb_count                     64604052                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.823284                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 46796408                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.141298                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      64679891                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               145471691                       # number of integer regfile reads
system.cpu2.int_regfile_writes               35513818                       # number of integer regfile writes
system.cpu2.ipc                              0.136214                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.136214                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            15490      0.01%      0.01% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             35277629     25.28%     25.29% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  74      0.00%     25.29% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   76      0.00%     25.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd            8396690      6.02%     31.31% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     31.31% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt            1463555      1.05%     32.36% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult            386696      0.28%     32.63% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     32.63% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv             442015      0.32%     32.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc            447730      0.32%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            56321571     40.36%     73.63% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite              21798      0.02%     73.65% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead       35841955     25.68%     99.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite        932776      0.67%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             139548055                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses               54887597                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads          102844056                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses     19994574                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes          25206077                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                   21666238                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.155260                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 574149      2.65%      2.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      2.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      2.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                  246      0.00%      2.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      2.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                 2114      0.01%      2.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   3      0.00%      2.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      2.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv              2109302      9.74%     12.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                 845      0.00%     12.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     12.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     12.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     12.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     12.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     12.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     12.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     12.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     12.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     12.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     12.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     12.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     12.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     12.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     12.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     12.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     12.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     12.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     12.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     12.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     12.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     12.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     12.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     12.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     12.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     12.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     12.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     12.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     12.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     12.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     12.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     12.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     12.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     12.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead              14115901     65.15%     77.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    8      0.00%     77.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead          4863565     22.45%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite             105      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             106311206                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         655262654                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     44609478                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         54650125                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  71034921                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                139548055                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded              27639                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        8775094                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           398454                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved          3879                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      8882130                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    456945908                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.305393                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.068131                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          410932827     89.93%     89.93% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           13631919      2.98%     92.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            6840879      1.50%     94.41% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            4143341      0.91%     95.32% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           11865923      2.60%     97.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            7031771      1.54%     99.45% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            1122371      0.25%     99.70% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             567434      0.12%     99.82% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             809443      0.18%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      456945908                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.305210                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           469336                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          300620                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            19674091                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1039493                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads               20790661                       # number of misc regfile reads
system.cpu2.misc_regfile_writes              10917608                       # number of misc regfile writes
system.cpu2.numCycles                       457219591                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                     3570406                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              371883421                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             52851578                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents              20061346                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 6099462                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              54810947                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               399545                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            103631911                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              73000791                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           62109143                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 12378654                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                194971                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                523310                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             65999376                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 9257467                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups         24071653                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        79560258                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         61685                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              1620                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 39674175                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          1610                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   525769444                       # The number of ROB reads
system.cpu2.rob.rob_writes                  143844337                       # The number of ROB writes
system.cpu2.timesIdled                           3334                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.823258                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               11350120                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            11370216                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           505593                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         11859395                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             10590                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          11326                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses             736                       # Number of indirect misses.
system.cpu3.branchPred.lookups               12002495                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          478                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          7515                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           504278                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   8500621                       # Number of branches committed
system.cpu3.commit.bw_lim_events               938342                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          23823                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        8897446                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            62283632                       # Number of instructions committed
system.cpu3.commit.committedOps              62291523                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    455439496                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.136772                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.850467                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    437809622     96.13%     96.13% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      7925913      1.74%     97.87% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1029168      0.23%     98.10% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       473714      0.10%     98.20% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       317630      0.07%     98.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       386819      0.08%     98.35% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      5733235      1.26%     99.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       825053      0.18%     99.79% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       938342      0.21%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    455439496                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                  19740503                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               24706                       # Number of function calls committed.
system.cpu3.commit.int_insts                 52186258                       # Number of committed integer instructions.
system.cpu3.commit.loads                     17171555                       # Number of loads committed
system.cpu3.commit.membars                      15201                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        15201      0.02%      0.02% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        33243512     53.37%     53.39% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             68      0.00%     53.39% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              76      0.00%     53.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd       8338341     13.39%     66.78% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.78% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt       1314450      2.11%     68.89% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult       385301      0.62%     69.51% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     69.51% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv        441980      0.71%     70.22% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc       436183      0.70%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        9270974     14.88%     85.80% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite         21189      0.03%     85.83% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead      7908096     12.70%     98.53% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite       916152      1.47%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         62291523                       # Class of committed instruction
system.cpu3.commit.refs                      18116411                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   62283632                       # Number of Instructions Simulated
system.cpu3.committedOps                     62291523                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              7.339952                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        7.339952                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            436440638                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 1324                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9615057                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              75705416                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 3789869                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 10246671                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                521659                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                 3482                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              5870875                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   12002495                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  1507262                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    454685182                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                11683                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles            4                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      87880564                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1045948                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.026255                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           1661551                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          11360710                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.192232                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         456869712                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.192381                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.620640                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               397945410     87.10%     87.10% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                45500249      9.96%     97.06% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 1974623      0.43%     97.49% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 9852428      2.16%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  392494      0.09%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    9886      0.00%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1095870      0.24%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   98435      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     317      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           456869712                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                 20723652                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                19064367                       # number of floating regfile writes
system.cpu3.idleCycles                         289184                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              519348                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 9153696                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.304371                       # Inst execution rate
system.cpu3.iew.exec_refs                    92948846                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    961487                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              224691314                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             19668645                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             10064                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           233663                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1039305                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           71046850                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             91987359                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           435129                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            139145861                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               1267014                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents            128813047                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                521659                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles            131749717                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked      7147348                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           13565                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation        18371                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2497061                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        94446                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents         18371                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       101825                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        417523                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 56798668                       # num instructions consuming a value
system.cpu3.iew.wb_count                     64602174                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.823757                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 46788277                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.141312                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      64677898                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               145502612                       # number of integer regfile reads
system.cpu3.int_regfile_writes               35510913                       # number of integer regfile writes
system.cpu3.ipc                              0.136241                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.136241                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            15543      0.01%      0.01% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             35276219     25.27%     25.28% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  72      0.00%     25.28% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   76      0.00%     25.28% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd            8398590      6.02%     31.30% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     31.30% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt            1462636      1.05%     32.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult            385820      0.28%     32.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     32.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv             441980      0.32%     32.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc            447414      0.32%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            56346030     40.37%     73.63% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite              21793      0.02%     73.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead       35852209     25.69%     99.33% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite        932608      0.67%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             139580990                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses               54902400                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads          102868382                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses     19995347                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes          25195965                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                   21680755                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.155327                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 575270      2.65%      2.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      2.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      2.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                  268      0.00%      2.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      2.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                 1680      0.01%      2.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   2      0.00%      2.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      2.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv              2116011      9.76%     12.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                 927      0.00%     12.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     12.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     12.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     12.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     12.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     12.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     12.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     12.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     12.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     12.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     12.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     12.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     12.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     12.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     12.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     12.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     12.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     12.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     12.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     12.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     12.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     12.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     12.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     12.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     12.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     12.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     12.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     12.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     12.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     12.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     12.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     12.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     12.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     12.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead              14124336     65.15%     77.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    6      0.00%     77.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead          4862154     22.43%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite             101      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             106343802                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         655240104                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     44606827                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         54624473                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  71019090                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                139580990                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded              27760                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        8755217                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           396039                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved          3937                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      8862885                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    456869712                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.305516                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.068202                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          410834525     89.92%     89.92% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           13644002      2.99%     92.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            6849085      1.50%     94.41% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            4143532      0.91%     95.32% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4           11863691      2.60%     97.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            7034031      1.54%     99.45% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            1126802      0.25%     99.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             569861      0.12%     99.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             804183      0.18%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      456869712                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.305323                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           469570                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          300040                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            19668645                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1039305                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads               20791090                       # number of misc regfile reads
system.cpu3.misc_regfile_writes              10916255                       # number of misc regfile writes
system.cpu3.numCycles                       457158896                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                     3630632                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              371763370                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             52854947                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents              20031932                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 6099483                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              54882849                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               404707                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            103603720                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              72980803                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           62090178                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 12345441                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                208694                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                521659                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             66092308                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 9235138                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups         24064785                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        79538935                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         47451                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              1437                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 39697710                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          1435                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   525687991                       # The number of ROB reads
system.cpu3.rob.rob_writes                  143809534                       # The number of ROB writes
system.cpu3.timesIdled                           3475                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     29907253                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      58613184                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2180914                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1156252                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     31297772                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     27121442                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     63197995                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       28277694                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 230391906000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           29718524                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       480035                       # Transaction distribution
system.membus.trans_dist::CleanEvict         28226122                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             4574                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1046                       # Transaction distribution
system.membus.trans_dist::ReadExReq            182872                       # Transaction distribution
system.membus.trans_dist::ReadExResp           182679                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      29718535                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     88514387                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               88514387                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1944399232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1944399232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             4484                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          29907027                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                29907027    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            29907027                       # Request fanout histogram
system.membus.respLayer1.occupancy       154444194249                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             67.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         72118892506                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              31.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                329                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          165                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    10801169.696970                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   12218550.107778                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          165    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     45044000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            165                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   228609713000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   1782193000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 230391906000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      1501065                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1501065                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      1501065                       # number of overall hits
system.cpu2.icache.overall_hits::total        1501065                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         4236                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          4236                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         4236                       # number of overall misses
system.cpu2.icache.overall_misses::total         4236                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    249411500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    249411500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    249411500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    249411500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      1505301                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1505301                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      1505301                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1505301                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.002814                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002814                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.002814                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002814                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 58879.013220                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 58879.013220                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 58879.013220                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 58879.013220                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          201                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    40.200000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         3995                       # number of writebacks
system.cpu2.icache.writebacks::total             3995                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          241                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          241                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          241                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          241                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         3995                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         3995                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         3995                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         3995                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    233381000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    233381000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    233381000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    233381000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002654                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002654                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002654                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002654                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 58418.272841                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 58418.272841                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 58418.272841                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 58418.272841                       # average overall mshr miss latency
system.cpu2.icache.replacements                  3995                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      1501065                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1501065                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         4236                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         4236                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    249411500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    249411500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      1505301                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1505301                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.002814                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002814                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 58879.013220                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 58879.013220                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          241                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          241                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         3995                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         3995                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    233381000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    233381000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002654                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002654                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 58418.272841                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 58418.272841                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 230391906000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            1635045                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             4027                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           406.020611                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          3014597                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         3014597                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 230391906000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7371372                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         7371372                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7371372                       # number of overall hits
system.cpu2.dcache.overall_hits::total        7371372                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     11358840                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      11358840                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     11358840                       # number of overall misses
system.cpu2.dcache.overall_misses::total     11358840                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 1108276909292                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1108276909292                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 1108276909292                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1108276909292                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     18730212                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18730212                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     18730212                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18730212                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.606445                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.606445                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.606445                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.606445                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 97569.550173                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 97569.550173                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 97569.550173                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 97569.550173                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs    397006080                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        29775                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          7229683                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            435                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    54.913345                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    68.448276                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      7887331                       # number of writebacks
system.cpu2.dcache.writebacks::total          7887331                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      3474037                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3474037                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      3474037                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3474037                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      7884803                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      7884803                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      7884803                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      7884803                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 864677981367                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 864677981367                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 864677981367                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 864677981367                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.420967                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.420967                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.420967                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.420967                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 109663.866221                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 109663.866221                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 109663.866221                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 109663.866221                       # average overall mshr miss latency
system.cpu2.dcache.replacements               7887330                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      6706558                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        6706558                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     11086590                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     11086590                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 1092427451000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1092427451000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     17793148                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17793148                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.623082                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.623082                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 98535.929533                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 98535.929533                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      3264852                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      3264852                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      7821738                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      7821738                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 859802001500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 859802001500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.439593                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.439593                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 109924.674222                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 109924.674222                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       664814                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        664814                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       272250                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       272250                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  15849458292                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  15849458292                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       937064                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       937064                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.290535                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.290535                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 58216.559383                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 58216.559383                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       209185                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       209185                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        63065                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        63065                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   4875979867                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   4875979867                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.067301                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.067301                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 77316.734591                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 77316.734591                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          806                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          806                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          185                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          185                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      3693500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      3693500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          991                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          991                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.186680                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.186680                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 19964.864865                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 19964.864865                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           49                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           49                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          136                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          136                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      2503500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      2503500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.137235                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.137235                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 18408.088235                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18408.088235                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          404                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          404                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          348                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          348                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      2565500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      2565500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          752                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          752                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.462766                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.462766                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7372.126437                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7372.126437                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          342                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          342                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      2245500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      2245500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.454787                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.454787                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6565.789474                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6565.789474                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       197000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       197000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       175000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       175000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          279                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            279                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         7191                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         7191                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data    306436000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total    306436000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         7470                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         7470                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.962651                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.962651                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 42613.822834                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 42613.822834                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         7191                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         7191                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data    299245000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total    299245000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.962651                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.962651                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 41613.822834                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 41613.822834                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 230391906000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.958473                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           15266150                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          7890991                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             1.934630                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.958473                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.998702                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998702                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         45369814                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        45369814                       # Number of data accesses
system.cpu3.numPwrStateTransitions                387                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          194                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    9343072.164948                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   11498711.805185                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          194    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        52000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     45219500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            194                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   228579350000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   1812556000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 230391906000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      1503097                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1503097                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      1503097                       # number of overall hits
system.cpu3.icache.overall_hits::total        1503097                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         4165                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4165                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         4165                       # number of overall misses
system.cpu3.icache.overall_misses::total         4165                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    254483499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    254483499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    254483499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    254483499                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      1507262                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1507262                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      1507262                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1507262                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002763                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002763                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002763                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002763                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 61100.479952                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 61100.479952                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 61100.479952                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 61100.479952                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          128                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    21.333333                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         3959                       # number of writebacks
system.cpu3.icache.writebacks::total             3959                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          206                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          206                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          206                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          206                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         3959                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         3959                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         3959                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         3959                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    239682999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    239682999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    239682999                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    239682999                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002627                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002627                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002627                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002627                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 60541.298055                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 60541.298055                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 60541.298055                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 60541.298055                       # average overall mshr miss latency
system.cpu3.icache.replacements                  3959                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      1503097                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1503097                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         4165                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4165                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    254483499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    254483499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      1507262                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1507262                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002763                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002763                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 61100.479952                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 61100.479952                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          206                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          206                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         3959                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         3959                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    239682999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    239682999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002627                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002627                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 60541.298055                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 60541.298055                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 230391906000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            1615093                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             3991                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           404.683789                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          3018483                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         3018483                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 230391906000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      7337076                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         7337076                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      7337076                       # number of overall hits
system.cpu3.dcache.overall_hits::total        7337076                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     11391613                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      11391613                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     11391613                       # number of overall misses
system.cpu3.dcache.overall_misses::total     11391613                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 1109008657132                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 1109008657132                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 1109008657132                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 1109008657132                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     18728689                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     18728689                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     18728689                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     18728689                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.608244                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.608244                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.608244                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.608244                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 97353.083987                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 97353.083987                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 97353.083987                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 97353.083987                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs    396748295                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        28652                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          7230565                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            401                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    54.870995                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    71.451372                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      7888609                       # number of writebacks
system.cpu3.dcache.writebacks::total          7888609                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      3505444                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3505444                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      3505444                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3505444                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      7886169                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      7886169                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      7886169                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      7886169                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 864474983624                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 864474983624                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 864474983624                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 864474983624                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.421074                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.421074                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.421074                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.421074                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 109619.129849                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 109619.129849                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 109619.129849                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 109619.129849                       # average overall mshr miss latency
system.cpu3.dcache.replacements               7888609                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      6696852                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        6696852                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     11095261                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     11095261                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 1091512079500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 1091512079500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     17792113                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     17792113                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.623606                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.623606                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 98376.422105                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 98376.422105                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      3272366                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      3272366                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      7822895                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      7822895                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 859479137000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 859479137000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.439683                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.439683                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 109867.144708                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 109867.144708                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       640224                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        640224                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       296352                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       296352                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  17496577632                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  17496577632                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       936576                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       936576                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.316421                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.316421                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 59039.850016                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 59039.850016                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       233078                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       233078                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        63274                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        63274                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   4995846624                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   4995846624                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.067559                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.067559                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 78955.757878                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 78955.757878                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          766                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          766                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          186                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          186                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      6668000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      6668000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          952                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          952                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.195378                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.195378                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 35849.462366                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 35849.462366                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           19                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           19                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          167                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          167                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      5571000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      5571000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.175420                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.175420                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 33359.281437                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33359.281437                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          351                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          351                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          345                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          345                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      2429000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      2429000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          696                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          696                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.495690                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.495690                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7040.579710                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7040.579710                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          331                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          331                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      2139000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      2139000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.475575                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.475575                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6462.235650                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6462.235650                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       448000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       448000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       407000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       407000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          316                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            316                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         7199                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         7199                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data    305431000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total    305431000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         7515                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         7515                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.957951                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.957951                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 42426.864842                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 42426.864842                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         7199                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         7199                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data    298232000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total    298232000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.957951                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.957951                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 41426.864842                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 41426.864842                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 230391906000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.959671                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15233146                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          7892229                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             1.930145                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.959671                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.998740                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.998740                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         45367903                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        45367903                       # Number of data accesses
system.cpu0.numPwrStateTransitions                198                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           99                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    9651055.555556                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   12728265.751278                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           99    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        25000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     35803500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             99                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   229436451500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    955454500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 230391906000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      1489374                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1489374                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1489374                       # number of overall hits
system.cpu0.icache.overall_hits::total        1489374                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        18681                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         18681                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        18681                       # number of overall misses
system.cpu0.icache.overall_misses::total        18681                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1385025999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1385025999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1385025999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1385025999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      1508055                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1508055                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      1508055                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1508055                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.012387                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.012387                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.012387                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.012387                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 74140.891762                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 74140.891762                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 74140.891762                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 74140.891762                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          750                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    46.875000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        17282                       # number of writebacks
system.cpu0.icache.writebacks::total            17282                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1399                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1399                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1399                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1399                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        17282                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        17282                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        17282                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        17282                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1283816999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1283816999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1283816999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1283816999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.011460                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.011460                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.011460                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.011460                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 74286.367261                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 74286.367261                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 74286.367261                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 74286.367261                       # average overall mshr miss latency
system.cpu0.icache.replacements                 17282                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1489374                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1489374                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        18681                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        18681                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1385025999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1385025999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      1508055                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1508055                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.012387                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.012387                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 74140.891762                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 74140.891762                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1399                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1399                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        17282                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        17282                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1283816999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1283816999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.011460                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.011460                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 74286.367261                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 74286.367261                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 230391906000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999998                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1506873                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            17316                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            87.022003                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999998                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          3033394                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         3033394                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 230391906000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      7447817                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         7447817                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      7447817                       # number of overall hits
system.cpu0.dcache.overall_hits::total        7447817                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     11356198                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      11356198                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     11356198                       # number of overall misses
system.cpu0.dcache.overall_misses::total     11356198                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1109487173176                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1109487173176                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1109487173176                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1109487173176                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     18804015                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18804015                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     18804015                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18804015                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.603924                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.603924                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.603924                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.603924                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 97698.822544                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 97698.822544                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 97698.822544                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 97698.822544                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    397830552                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        31309                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          7244055                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            439                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    54.918213                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    71.318907                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      7898185                       # number of writebacks
system.cpu0.dcache.writebacks::total          7898185                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      3460589                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      3460589                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      3460589                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      3460589                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      7895609                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      7895609                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      7895609                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      7895609                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 865643664041                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 865643664041                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 865643664041                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 865643664041                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.419890                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.419890                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.419890                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.419890                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 109636.085581                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 109636.085581                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 109636.085581                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 109636.085581                       # average overall mshr miss latency
system.cpu0.dcache.replacements               7898184                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      6826986                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        6826986                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     11007658                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     11007658                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1086015441000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1086015441000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     17834644                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     17834644                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.617206                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.617206                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 98659.991163                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 98659.991163                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3178519                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3178519                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      7829139                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      7829139                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 860000447500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 860000447500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.438985                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.438985                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 109846.107918                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 109846.107918                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       620831                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        620831                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       348540                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       348540                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  23471732176                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  23471732176                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       969371                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       969371                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.359553                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.359553                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 67343.008481                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 67343.008481                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       282070                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       282070                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        66470                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        66470                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   5643216541                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   5643216541                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.068570                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.068570                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 84898.699278                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 84898.699278                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          937                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          937                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          139                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          139                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6896000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6896000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1076                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1076                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.129182                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.129182                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 49611.510791                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 49611.510791                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          118                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          118                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           21                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           21                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data        65500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total        65500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.019517                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.019517                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  3119.047619                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3119.047619                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          638                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          638                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          292                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          292                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1853000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1853000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          930                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          930                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.313978                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.313978                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6345.890411                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6345.890411                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          290                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          290                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1575000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1575000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.311828                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.311828                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5431.034483                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5431.034483                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        68500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        68500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        56500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        56500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          592                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            592                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         7035                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         7035                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    308366500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    308366500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         7627                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         7627                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.922381                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.922381                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 43833.191187                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 43833.191187                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         7035                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         7035                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    301331500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    301331500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.922381                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.922381                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 42833.191187                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 42833.191187                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 230391906000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.982412                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           15353948                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          7901541                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             1.943159                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.982412                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999450                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999450                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         45528807                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        45528807                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 230391906000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                2504                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              371499                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1413                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              371555                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1605                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              371150                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1474                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              371206                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1492406                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               2504                       # number of overall hits
system.l2.overall_hits::.cpu0.data             371499                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1413                       # number of overall hits
system.l2.overall_hits::.cpu1.data             371555                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1605                       # number of overall hits
system.l2.overall_hits::.cpu2.data             371150                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1474                       # number of overall hits
system.l2.overall_hits::.cpu3.data             371206                       # number of overall hits
system.l2.overall_hits::total                 1492406                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             14775                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           7526309                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2449                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           7514078                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              2390                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           7516205                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              2485                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           7517134                       # number of demand (read+write) misses
system.l2.demand_misses::total               30095825                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            14775                       # number of overall misses
system.l2.overall_misses::.cpu0.data          7526309                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2449                       # number of overall misses
system.l2.overall_misses::.cpu1.data          7514078                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             2390                       # number of overall misses
system.l2.overall_misses::.cpu2.data          7516205                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             2485                       # number of overall misses
system.l2.overall_misses::.cpu3.data          7517134                       # number of overall misses
system.l2.overall_misses::total              30095825                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1227775000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 845663363998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    229334000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 844365851000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    207806500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 844729296500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    215730000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 844526512500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     3381165669498                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1227775000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 845663363998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    229334000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 844365851000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    207806500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 844729296500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    215730000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 844526512500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    3381165669498                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           17279                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         7897808                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            3862                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         7885633                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            3995                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         7887355                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            3959                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         7888340                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             31588231                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          17279                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        7897808                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           3862                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        7885633                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           3995                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        7887355                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           3959                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        7888340                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            31588231                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.855084                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.952962                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.634127                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.952882                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.598248                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.952944                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.627684                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.952942                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.952754                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.855084                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.952962                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.634127                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.952882                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.598248                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.952944                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.627684                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.952942                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.952754                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83098.138748                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 112360.967906                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93643.936301                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 112371.185261                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 86948.326360                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 112387.740422                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 86812.877264                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 112346.874820                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 112346.668333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83098.138748                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 112360.967906                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93643.936301                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 112371.185261                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 86948.326360                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 112387.740422                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 86812.877264                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 112346.874820                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 112346.668333                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              480035                       # number of writebacks
system.l2.writebacks::total                    480035                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             73                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          47824                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            487                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          48120                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            470                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          48442                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            475                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          48648                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              194539                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            73                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         47824                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           487                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         48120                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           470                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         48442                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           475                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         48648                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             194539                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        14702                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      7478485                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1962                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      7465958                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1920                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      7467763                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         2010                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      7468486                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          29901286                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        14702                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      7478485                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1962                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      7465958                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1920                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      7467763                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         2010                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      7468486                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         29901286                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1077340500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 767962937009                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    176846000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 766755211509                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    155532001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 767098121522                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    162461001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 766876646510                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 3070265096052                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1077340500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 767962937009                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    176846000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 766755211509                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    155532001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 767098121522                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    162461001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 766876646510                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 3070265096052                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.850859                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.946906                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.508027                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.946780                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.480601                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.946802                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.507704                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.946775                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.946596                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.850859                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.946906                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.508027                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.946780                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.480601                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.946802                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.507704                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.946775                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.946596                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73278.499524                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 102689.640617                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 90135.575943                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 102700.177460                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 81006.250521                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 102721.272960                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 80826.368657                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 102681.674239                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 102680.035101                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73278.499524                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 102689.640617                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 90135.575943                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 102700.177460                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 81006.250521                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 102721.272960                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 80826.368657                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 102681.674239                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102680.035101                       # average overall mshr miss latency
system.l2.replacements                       56975665                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       638493                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           638493                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       638493                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       638493                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     29089584                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         29089584                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     29089584                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     29089584                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data              99                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             197                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             154                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             193                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  643                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           301                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           280                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           241                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           317                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1139                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      3050500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      2628000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data      2574000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data      2995000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     11247500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          400                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          477                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          395                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          510                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1782                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.752500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.587002                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.610127                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.621569                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.639169                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 10134.551495                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  9385.714286                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 10680.497925                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  9447.949527                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  9874.890255                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               8                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          300                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          276                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          240                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          315                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1131                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      5976000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      5712000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      4875500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      6347500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     22911000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.750000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.578616                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.607595                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.617647                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.634680                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        19920                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20695.652174                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20314.583333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20150.793651                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20257.294430                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data            29                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            41                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 94                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           35                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           34                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              119                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       199500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       196000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       228000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       654000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           64                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           58                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           66                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            213                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.546875                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.586207                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.378788                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.558685                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data         1220                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data         5700                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  5764.705882                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data         9120                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5495.798319                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           25                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           34                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           33                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          115                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       503000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       749500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       728000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       504500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2485000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.531250                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.568966                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.348485                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.539906                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20120                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 22044.117647                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 22060.606061                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 21934.782609                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21608.695652                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            22680                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            22955                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            22616                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            22624                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 90875                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          48062                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          44932                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          44929                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          44827                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              182750                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   5443877000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   5020979500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   4686244500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   4801498500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19952599500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        70742                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        67887                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        67545                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        67451                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            273625                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.679398                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.661865                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.665171                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.664586                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.667885                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 113267.799925                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 111746.183121                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 104303.334149                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 107111.751846                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109179.751026                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        48061                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        44931                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        44929                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        44826                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         182747                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   4963257000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   4571630500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   4236954500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   4353228500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  18125070500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.679384                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.661850                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.665171                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.664571                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.667874                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 103269.948607                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 101747.802186                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 94303.334149                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 97113.918262                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 99181.220485                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          2504                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1413                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1605                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1474                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               6996                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        14775                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2449                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         2390                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         2485                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            22099                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1227775000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    229334000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    207806500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    215730000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1880645500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        17279                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         3862                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         3995                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         3959                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          29095                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.855084                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.634127                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.598248                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.627684                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.759546                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83098.138748                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93643.936301                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 86948.326360                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 86812.877264                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85100.932169                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           73                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          487                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          470                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          475                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1505                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        14702                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1962                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1920                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         2010                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        20594                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1077340500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    176846000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    155532001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    162461001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1572179502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.850859                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.508027                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.480601                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.507704                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.707819                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73278.499524                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 90135.575943                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 81006.250521                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 80826.368657                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76341.628727                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       348819                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       348600                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       348534                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       348582                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1394535                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      7478247                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      7469146                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      7471276                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      7472307                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        29890976                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 840219486998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 839344871500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 840043052000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 839725014000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 3359332424498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      7827066                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      7817746                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      7819810                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      7820889                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      31285511                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.955434                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.955409                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.955429                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.955429                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.955426                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 112355.139780                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 112374.945074                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 112436.356521                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 112378.280764                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112386.173824                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        47823                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        48119                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        48442                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        48647                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       193031                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      7430424                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      7421027                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      7422834                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      7423660                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     29697945                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 762999680009                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 762183581009                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 762861167022                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 762523418010                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 3050567846050                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.949324                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.949254                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.949235                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.949209                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.949256                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 102685.887105                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 102705.943666                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 102772.225140                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 102715.293805                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102719.829471                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 230391906000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    61123049                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  56975729                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.072791                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.903730                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.127675                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.522152                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.007885                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.463511                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.010142                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        8.481462                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.009158                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        8.474286                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.467246                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001995                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.133159                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000123                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.132242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000158                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.132523                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000143                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.132411                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2019161361                       # Number of tag accesses
system.l2.tags.data_accesses               2019161361                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 230391906000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        940992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     478622016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        125568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     477820160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        122880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     477934976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        128640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     477981824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1913677056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       940992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       125568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       122880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       128640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1318080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     30722240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        30722240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          14703                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        7478469                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1962                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        7465940                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1920                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        7467734                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           2010                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        7468466                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            29901204                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       480035                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             480035                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4084310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2077425480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           545019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       2073945080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           533352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       2074443431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           558353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       2074646772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            8306181798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4084310                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       545019                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       533352                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       558353                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5721034                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      133347740                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            133347740                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      133347740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4084310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2077425480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          545019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      2073945080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          533352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      2074443431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          558353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      2074646772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           8439529538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    254544.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     14703.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   7421276.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1962.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   7408547.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1920.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   7409307.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      2010.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   7411096.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000946404750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        15905                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        15905                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            39131489                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             240625                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    29901214                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     480035                       # Number of write requests accepted
system.mem_ctrls.readBursts                  29901214                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   480035                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 230393                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                225491                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           2326858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           2373759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           2193043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1913555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1779821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1377536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1370356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1269239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1621242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1175709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1000428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           994658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          2439781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          2771803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          2619309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          2443720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             14362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             19450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             19449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             19951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             14714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            15734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            12421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            17459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            14196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            13894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13796                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.98                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.80                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1271818652251                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               148354085000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1828146471001                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     42864.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61614.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 21984164                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  227734                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.47                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              29901214                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               480035                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   40378                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   82594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  241524                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  674562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1548985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 4035285                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 6316167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 5056934                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 4196165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 3069690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                2115198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1401251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 537474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 249142                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  77853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  27616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  12785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  14029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  14877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  15692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  16415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  16839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  17602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  17763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  17195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  16971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  16882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7713463                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    248.296250                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   153.018742                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   280.134618                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3214904     41.68%     41.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2096230     27.18%     68.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       784218     10.17%     79.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       412170      5.34%     84.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       262344      3.40%     87.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       180157      2.34%     90.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       131185      1.70%     91.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        99980      1.30%     93.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       532275      6.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7713463                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        15905                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1865.467212                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    409.720481                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2277.457090                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          8104     50.95%     50.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023          618      3.89%     54.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535          577      3.63%     58.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047          568      3.57%     62.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559          743      4.67%     66.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071          727      4.57%     71.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583          585      3.68%     74.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095          660      4.15%     79.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607          681      4.28%     83.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119          713      4.48%     87.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631          561      3.53%     91.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143          452      2.84%     94.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655          328      2.06%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167          241      1.52%     97.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679          142      0.89%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191           96      0.60%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703           63      0.40%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215           33      0.21%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727           10      0.06%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239            3      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15905                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        15905                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.003961                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.003691                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.098003                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            15875     99.81%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      0.04%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               15      0.09%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15905                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1898932288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                14745152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16290752                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1913677696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             30722240                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      8242.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        70.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   8306.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    133.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        64.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    64.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.55                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  230391994500                       # Total gap between requests
system.mem_ctrls.avgGap                       7583.36                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       940992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    474961600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       125568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    474146880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       122880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    474195584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       128640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    474310144                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     16290752                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4084310.149333110545                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2061537700.026666641235                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 545019.146636166959                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 2058001464.686871290207                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 533352.070102671045                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 2058212861.002156734467                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 558352.948388733785                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 2058710100.692512989044                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 70708872.906325101852                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        14703                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      7478473                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1962                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      7465942                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1920                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      7467738                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         2010                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      7468466                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       480035                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    468674250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 457291169751                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     94627000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 456612204000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     75122750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 456895235500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     78218500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 456631219250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5732089025500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31876.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     61147.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     48229.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     61159.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     39126.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     61182.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     38914.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     61141.23                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11940981.44                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          28454570760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          15123966825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        107575838160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          637701300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     18187197600.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     104578562910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        404333760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       274962171315                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1193.454128                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    231265000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7693400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 222467241000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          26619547920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          14148625260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        104273752380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          691013160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      18187197600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     104583446670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        400221120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       268903804110                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1167.158208                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    219478500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7693400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 222479027500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                417                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          209                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9746416.267943                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   11305510.664325                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          209    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        12500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     45133500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            209                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   228354905000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   2037001000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 230391906000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1498572                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1498572                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1498572                       # number of overall hits
system.cpu1.icache.overall_hits::total        1498572                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         4052                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4052                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         4052                       # number of overall misses
system.cpu1.icache.overall_misses::total         4052                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    265626500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    265626500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    265626500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    265626500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1502624                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1502624                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1502624                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1502624                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002697                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002697                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002697                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002697                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 65554.417572                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 65554.417572                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 65554.417572                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 65554.417572                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          169                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    33.800000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         3862                       # number of writebacks
system.cpu1.icache.writebacks::total             3862                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          190                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          190                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          190                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          190                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         3862                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3862                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         3862                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3862                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    252563500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    252563500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    252563500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    252563500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002570                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002570                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002570                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002570                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 65397.074055                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 65397.074055                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 65397.074055                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 65397.074055                       # average overall mshr miss latency
system.cpu1.icache.replacements                  3862                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1498572                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1498572                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         4052                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4052                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    265626500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    265626500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1502624                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1502624                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002697                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002697                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 65554.417572                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 65554.417572                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          190                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          190                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         3862                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3862                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    252563500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    252563500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002570                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002570                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 65397.074055                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 65397.074055                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 230391906000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1645047                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3894                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           422.456857                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          3009110                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         3009110                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 230391906000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      7376222                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         7376222                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      7376222                       # number of overall hits
system.cpu1.dcache.overall_hits::total        7376222                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     11347709                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      11347709                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     11347709                       # number of overall misses
system.cpu1.dcache.overall_misses::total     11347709                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1103419095076                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1103419095076                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1103419095076                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1103419095076                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     18723931                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18723931                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     18723931                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18723931                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.606054                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.606054                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.606054                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.606054                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 97237.168760                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 97237.168760                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 97237.168760                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 97237.168760                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    397299718                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        30908                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          7232021                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            461                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    54.936195                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    67.045553                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7885575                       # number of writebacks
system.cpu1.dcache.writebacks::total          7885575                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3464875                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3464875                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3464875                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3464875                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      7882834                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      7882834                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      7882834                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      7882834                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 864319176305                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 864319176305                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 864319176305                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 864319176305                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.421003                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.421003                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.421003                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.421003                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 109645.741152                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 109645.741152                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 109645.741152                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 109645.741152                       # average overall mshr miss latency
system.cpu1.dcache.replacements               7885574                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      6765366                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        6765366                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     11020432                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     11020432                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1085211416000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1085211416000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     17785798                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     17785798                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.619620                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.619620                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 98472.674755                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 98472.674755                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3200990                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3200990                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      7819442                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      7819442                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 859100641500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 859100641500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.439645                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.439645                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 109867.256705                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 109867.256705                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       610856                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        610856                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       327277                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       327277                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  18207679076                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  18207679076                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       938133                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       938133                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.348860                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.348860                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 55633.848624                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 55633.848624                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       263885                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       263885                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        63392                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        63392                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   5218534805                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   5218534805                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.067573                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.067573                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 82321.662118                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 82321.662118                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          722                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          722                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          242                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          242                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      9166000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      9166000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          964                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          964                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.251037                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.251037                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 37876.033058                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 37876.033058                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           46                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           46                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          196                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          196                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      5907500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      5907500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.203320                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.203320                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 30140.306122                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30140.306122                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          370                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          370                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          302                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          302                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      2387000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2387000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          672                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          672                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.449405                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.449405                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7903.973510                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7903.973510                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          287                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          287                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      2134000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      2134000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.427083                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.427083                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7435.540070                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7435.540070                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       389500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       389500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       355500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       355500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          288                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            288                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         7259                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         7259                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    310584000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    310584000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         7547                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         7547                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.961839                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.961839                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 42786.058686                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 42786.058686                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         7259                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         7259                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    303325000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    303325000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.961839                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.961839                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 41786.058686                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 41786.058686                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 230391906000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.957547                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15268952                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7889152                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             1.935436                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.957547                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998673                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998673                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45355353                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45355353                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 230391906000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          31322606                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            3                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1118528                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     30950294                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        56495630                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            5145                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1141                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           6286                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          109                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          109                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           280185                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          280185                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         29099                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     31293524                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        51845                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     23699423                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        11586                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     23662387                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        11985                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     23667648                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        11877                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     23671451                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              94788202                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2211968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1010943168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       494336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1009357056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       511360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   1009579392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       506752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side   1009724224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4043328256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        56994642                       # Total snoops (count)
system.tol2bus.snoopTraffic                  31662144                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         88584872                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.360138                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.525982                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               58417970     65.95%     65.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1               28705852     32.40%     98.35% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1222507      1.38%     99.73% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 202219      0.23%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  36324      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           88584872                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        63187813941                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             27.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       11866219202                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           6235862                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       11868192575                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           6183880                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11881735790                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          25978886                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       11863284516                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           6044352                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
