
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000729                       # Number of seconds simulated (Second)
simTicks                                    729004500                       # Number of ticks simulated (Tick)
finalTick                                   729004500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      6.03                       # Real time elapsed on the host (Second)
hostTickRate                                120810860                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     799444                       # Number of bytes of host memory used (Byte)
simInsts                                      1916896                       # Number of instructions simulated (Count)
simOps                                        3412735                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   317664                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     565550                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                          2916019                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.521219                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.657367                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         3543442                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      172                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        3525365                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    134                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               130871                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            155698                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  70                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             2650191                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.330231                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.206538                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    908494     34.28%     34.28% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    535421     20.20%     54.48% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    769455     29.03%     83.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    302148     11.40%     94.92% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    131289      4.95%     99.87% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                      1776      0.07%     99.94% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                       830      0.03%     99.97% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                       650      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       128      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               2650191                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                    1053     86.74%     86.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     86.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     86.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     86.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     86.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     86.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     86.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     86.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     86.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     86.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     86.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      1      0.08%     86.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     86.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      9      0.74%     87.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     87.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                     18      1.48%     89.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     89.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     89.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     89.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     89.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   20      1.65%     90.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     90.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     90.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     90.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     90.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     90.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     90.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     90.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     90.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     90.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     90.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     90.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     90.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     90.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     90.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     90.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     90.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     90.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     90.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     90.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     90.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     90.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     90.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     90.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     90.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     90.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     90.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     90.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     90.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     90.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     90.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                     85      7.00%     97.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    26      2.14%     99.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 1      0.08%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                1      0.08%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        33921      0.96%      0.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       2393382     67.89%     68.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        71015      2.01%     70.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          1567      0.04%     70.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       115974      3.29%     74.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     74.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt           32      0.00%     74.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     74.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     74.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     74.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     74.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     74.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd          383      0.01%     74.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     74.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu         1427      0.04%     74.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     74.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt         1036      0.03%     74.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         3199      0.09%     74.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     74.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     74.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     74.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift          337      0.01%     74.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     74.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     74.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     74.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd       110595      3.14%     77.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult       110594      3.14%     80.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     80.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     80.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     80.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     80.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     80.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       215843      6.12%     86.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       104689      2.97%     89.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       235376      6.68%     96.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite       125995      3.57%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        3525365                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.208965                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                1214                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000344                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  8288304                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 2956925                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         2774579                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   1413964                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   717591                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           702980                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     2785654                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       707004                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numRecvResp                         664514                       # Number of received responses (Count)
system.cpu.numRecvRespBytes                   4743086                       # Number of received response bytes (Byte)
system.cpu.recvRespAvgBW                         1.63                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu.recvRespAvgSize                       7.14                       # Average packet size per received response ((Byte/Count))
system.cpu.recvRespAvgRate                       0.23                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu.recvRespAvgRetryRate                  0.00                       # Average retry rate per received response ((Count/Count))
system.cpu.numSendRetryResp                         0                       # Number of retry responses sent (Count)
system.cpu.numSquashedInsts                     28417                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                            1262                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          265828                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads         451071                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        237650                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        10428                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          145                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch          305      0.10%      0.10% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return         24652      8.43%      8.54% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect         4306      1.47%     10.01% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect        20555      7.03%     17.04% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond       229092     78.36%     95.40% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond         5969      2.04%     97.44% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     97.44% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond         7483      2.56%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total         292362                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch          287      1.14%      1.14% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return         1427      5.66%      6.80% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect          592      2.35%      9.14% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect         1039      4.12%     13.27% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond        19727     78.23%     91.50% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond         1192      4.73%     96.22% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     96.22% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond          952      3.78%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total         25216                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch           45      0.22%      0.22% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            0      0.00%      0.22% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          316      1.57%      1.79% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          296      1.47%      3.27% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        17396     86.49%     89.75% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          301      1.50%     91.25% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     91.25% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         1760      8.75%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total        20114                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch           18      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return        23225      8.69%      8.70% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect         3714      1.39%     10.09% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect        19516      7.31%     17.40% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       209364     78.37%     95.77% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond         4777      1.79%     97.56% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     97.56% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond         6531      2.44%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total       267145                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch           18      0.09%      0.09% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.09% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          231      1.19%      1.28% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          287      1.47%      2.75% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        17009     87.38%     90.14% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          200      1.03%     91.16% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     91.16% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         1720      8.84%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total        19465                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::NoBranch           18      0.11%      0.11% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.11% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.11% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.11% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectCond        16310     99.89%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::total        16328                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallDirect          231      7.36%      7.36% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallIndirect          287      9.15%     16.51% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectCond          699     22.28%     38.80% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectUncond          200      6.38%     45.17% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%     45.17% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectUncond         1720     54.83%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::total         3137                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget        42393     14.50%     14.50% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB       198832     68.01%     82.51% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS        24652      8.43%     90.94% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect        26485      9.06%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total       292362                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         9439     47.56%     47.56% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return         9119     45.94%     93.50% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            0      0.00%     93.50% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect         1290      6.50%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        19848                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted            229397                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       189302                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect             20114                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            623                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.BTBLookups               292362                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 8862                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  221644                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.758115                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            1404                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           28038                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              26485                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             1553                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch          305      0.10%      0.10% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return        24652      8.43%      8.54% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect         4306      1.47%     10.01% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect        20555      7.03%     17.04% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond       229092     78.36%     95.40% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond         5969      2.04%     97.44% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     97.44% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond         7483      2.56%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total       292362                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch           89      0.13%      0.13% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return        24652     34.86%     34.99% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          371      0.52%     35.51% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect        20555     29.07%     64.58% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond        17229     24.36%     88.94% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          339      0.48%     89.42% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     89.42% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond         7483     10.58%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total         70718                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          316      3.57%      3.57% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      3.57% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond         8245     93.04%     96.60% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          301      3.40%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total         8862                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          316      3.57%      3.57% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      3.57% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond         8245     93.04%     96.60% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          301      3.40%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total         8862                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    729004500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        28038                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits        26485                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         1553                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         2056                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        30094                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                26288                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                  26283                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes               3058                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                  23225                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct               23225                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts          129664                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             102                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             19999                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      2625081                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.300049                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.677442                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         1112360     42.37%     42.37% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          740635     28.21%     70.59% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          299559     11.41%     82.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          132369      5.04%     87.04% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          138287      5.27%     92.31% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          155398      5.92%     98.23% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6            5954      0.23%     98.46% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           14139      0.54%     99.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8           26380      1.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      2625081                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          56                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                 23230                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        31840      0.93%      0.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      2313702     67.80%     68.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        70988      2.08%     70.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         1421      0.04%     70.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       113329      3.32%     74.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     74.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     74.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     74.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     74.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     74.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     74.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          346      0.01%     74.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu          832      0.02%     74.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     74.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          854      0.03%     74.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         3116      0.09%     74.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     74.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     74.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          162      0.00%     74.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     74.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     74.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd       110592      3.24%     77.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult       110592      3.24%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       195432      5.73%     86.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       102645      3.01%     89.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       231422      6.78%     96.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite       125430      3.68%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      3412735                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples         26380                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts              1916896                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                3412735                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP        1916896                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP          3412735                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.521219                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.657367                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs             654929                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts             698645                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts           3038924                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts           426854                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts          228075                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass        31840      0.93%      0.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu      2313702     67.80%     68.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        70988      2.08%     70.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv         1421      0.04%     70.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       113329      3.32%     74.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     74.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt           32      0.00%     74.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     74.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     74.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     74.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     74.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     74.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd          346      0.01%     74.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     74.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu          832      0.02%     74.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     74.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt          854      0.03%     74.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc         3116      0.09%     74.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     74.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     74.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     74.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift          162      0.00%     74.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     74.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     74.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     74.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd       110592      3.24%     77.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     77.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     77.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     77.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     77.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     77.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult       110592      3.24%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead       195432      5.73%     86.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite       102645      3.01%     89.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead       231422      6.78%     96.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite       125430      3.68%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total      3412735                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl       267145                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl       217855                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl        49272                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl       209364                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl        57763                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall        23230                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn        23225                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data         655197                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total            655197                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data        655215                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total           655215                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data         9229                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total            9229                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data         9243                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total           9243                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data    513267750                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total    513267750                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data    513267750                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total    513267750                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data       664426                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total        664426                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data       664458                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total       664458                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.013890                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.013890                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.013911                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.013911                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 55614.665728                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 55614.665728                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 55530.428432                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 55530.428432                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs        26916                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          379                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      71.018470                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         1591                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              1591                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         5275                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          5275                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         5275                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         5275                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data         3954                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total         3954                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data         3968                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total         3968                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    244066000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    244066000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    245011000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    245011000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.005951                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.005951                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.005972                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.005972                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 61726.353060                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 61726.353060                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 61746.723790                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 61746.723790                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                   2947                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data           25                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total           25                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            3                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total            3                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::cpu.data        88000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total        88000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data           28                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total           28                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.107143                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.107143                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::cpu.data 29333.333333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total 29333.333333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrMisses::cpu.data            3                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total            3                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data       225500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total       225500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::cpu.data     0.107143                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.107143                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data 75166.666667                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total 75166.666667                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data           28                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total           28                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data           28                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total           28                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       429239                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          429239                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data         6894                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total          6894                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    364248750                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    364248750                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       436133                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       436133                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.015807                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.015807                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 52835.617929                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 52835.617929                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data         5274                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total         5274                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         1620                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         1620                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     96227250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     96227250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.003714                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.003714                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 59399.537037                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 59399.537037                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::cpu.data           18                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total            18                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data           14                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total           14                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data           32                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total           32                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.437500                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.437500                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data           14                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total           14                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data       945000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total       945000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.437500                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.437500                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data        67500                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total        67500                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       225958                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         225958                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         2335                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         2335                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    149019000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    149019000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       228293                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       228293                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.010228                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.010228                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 63819.700214                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 63819.700214                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data            1                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total            1                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         2334                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         2334                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    147838750                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    147838750                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.010224                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.010224                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 63341.366752                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 63341.366752                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    729004500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           953.653733                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               659239                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               3971                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             166.013347                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              160250                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   953.653733                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.931302                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.931302                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           85                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          651                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          288                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            1332999                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           1332999                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    729004500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   305422                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                480427                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   1835730                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                  8418                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  20194                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               191723                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   628                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                3644250                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  1093                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    729004500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    729004500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts             3496947                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches           269982                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts          449325                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts         230232                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            1.199220                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads        1490100                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites       1330564                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads         810548                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites        576565                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads       3629070                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites      2172709                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs            679557                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads      1199195                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches             249969                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       2372112                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   41626                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  529                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          3405                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                    182698                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  6039                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            2650191                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.389445                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             0.907948                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   777290     29.33%     29.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    63507      2.40%     31.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1809394     68.27%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                2                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              2650191                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts               2070167                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.709929                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches             292362                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.100261                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles       253332                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst         180774                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            180774                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        180774                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           180774                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1924                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1924                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1924                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1924                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    122078250                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    122078250                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    122078250                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    122078250                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       182698                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        182698                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       182698                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       182698                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.010531                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.010531                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.010531                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.010531                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 63450.233888                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 63450.233888                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 63450.233888                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 63450.233888                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          603                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               603                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          430                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           430                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          430                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          430                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         1494                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1494                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1494                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1494                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     99526000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     99526000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     99526000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     99526000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.008177                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.008177                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.008177                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.008177                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 66617.135207                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 66617.135207                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 66617.135207                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 66617.135207                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    603                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       180774                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          180774                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1924                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1924                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    122078250                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    122078250                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       182698                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       182698                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.010531                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.010531                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 63450.233888                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 63450.233888                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          430                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          430                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1494                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1494                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     99526000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     99526000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.008177                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.008177                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 66617.135207                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 66617.135207                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    729004500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           795.395096                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               182267                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1493                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             122.081045                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               82250                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   795.395096                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.776753                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.776753                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          890                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          174                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           28                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2          688                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.869141                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses             366889                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses            366889                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    729004500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     20194                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                      62271                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    80589                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                3543614                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                34097                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   451071                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  237650                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   102                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       191                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    80135                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             32                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          10490                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         9814                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                20304                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                  3478698                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                 3477559                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   2366257                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   3380024                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.192571                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.700071                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    729004500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    729004500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                       12125                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   24217                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   41                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  32                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   9574                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    6                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    268                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             426854                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              6.013307                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            29.933979                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 421004     98.63%     98.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   88      0.02%     98.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  355      0.08%     98.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  117      0.03%     98.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  145      0.03%     98.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   79      0.02%     98.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   74      0.02%     98.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   33      0.01%     98.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   21      0.00%     98.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   20      0.00%     98.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 29      0.01%     98.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 61      0.01%     98.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 49      0.01%     98.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 42      0.01%     98.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 46      0.01%     98.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 72      0.02%     98.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 55      0.01%     98.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 45      0.01%     98.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 30      0.01%     98.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 49      0.01%     98.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                113      0.03%     98.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                172      0.04%     99.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                482      0.11%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                698      0.16%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249               1461      0.34%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                327      0.08%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                163      0.04%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                119      0.03%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 96      0.02%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                123      0.03%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              686      0.16%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1384                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               426854                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.addedLoadsAndStores            688721                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu.mmu.dtb.rdAccesses                  448657                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  230481                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       423                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       109                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    729004500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  183239                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       694                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    729004500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON    729004500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  20194                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   326863                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  154270                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           3568                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   1821644                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                323652                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                3613327                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   265                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                   1901                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.SQFullEvents                 320582                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents              76                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands             6603144                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    11814272                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  3762342                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    831352                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               6199854                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   403275                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      65                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  55                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     14535                       # count of insts added to the skid buffer (Count)
system.cpu.rename.intReturned                 2120497                       # count of registers freed and written back to integer free list (Count)
system.cpu.rename.fpReturned                   572711                       # count of registers freed and written back to floating point free list (Count)
system.cpu.rob.reads                          6138916                       # The number of ROB reads (Count)
system.cpu.rob.writes                         7109924                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  1916896                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    3412735                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    40                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       250                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     43                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                    330                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                       373                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    43                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                   330                       # number of overall hits (Count)
system.l2.overallHits::total                      373                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1451                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                 3641                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                    5092                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1451                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                3641                       # number of overall misses (Count)
system.l2.overallMisses::total                   5092                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        98175500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data       240349250                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total          338524750                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       98175500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data      240349250                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total         338524750                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               1494                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data               3971                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                  5465                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              1494                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data              3971                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                 5465                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.971218                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.916898                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.931747                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.971218                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.916898                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.931747                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 67660.578911                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 66011.878605                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    66481.686960                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 67660.578911                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 66011.878605                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   66481.686960                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                  165                       # number of writebacks (Count)
system.l2.writebacks::total                       165                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             1451                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data             3641                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                5092                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1451                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data            3641                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total               5092                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     90925500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data    222144250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total      313069750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     90925500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data    222144250                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total     313069750                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.971218                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.916898                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.931747                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.971218                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.916898                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.931747                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 62664.024810                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 61011.878605                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 61482.668892                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 62664.024810                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 61011.878605                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 61482.668892                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                           1318                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           27                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             27                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst              43                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 43                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1451                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1451                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     98175500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     98175500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         1494                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           1494                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.971218                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.971218                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 67660.578911                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 67660.578911                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1451                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1451                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     90925500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     90925500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.971218                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.971218                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 62664.024810                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 62664.024810                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                 50                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                    50                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             2287                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                2287                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    145883750                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      145883750                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           2337                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              2337                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.978605                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.978605                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 63788.259729                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 63788.259729                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         2287                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            2287                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    134448750                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    134448750                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.978605                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.978605                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 58788.259729                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 58788.259729                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data            280                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total               280                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data         1354                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            1354                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data     94465500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total     94465500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data         1634                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total          1634                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.828641                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.828641                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 69767.725258                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 69767.725258                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data         1354                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         1354                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data     87695500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     87695500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.828641                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.828641                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 64767.725258                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 64767.725258                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          603                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              603                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          603                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          603                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks         1591                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total             1591                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks         1591                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total         1591                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    729004500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  3280.491719                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                         8987                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       5327                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.687066                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      48.805462                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       888.982253                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      2342.704003                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.011915                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.217037                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.571949                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.800901                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4009                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  313                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  725                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2971                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.978760                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                      77447                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                     77447                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    729004500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples       165.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1450.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples      3641.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000596276500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            9                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            9                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               10453                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                137                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        5091                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                        165                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      5091                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                      165                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.20                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      19.70                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  5091                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                  165                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    3816                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     898                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     308                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      64                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples            9                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     559.333333                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean    169.683794                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   1281.025566                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127             4     44.44%     44.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255            4     44.44%     88.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3968-4095            1     11.11%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total             9                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples            9                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.222222                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.210768                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.666667                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16                8     88.89%     88.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18                1     11.11%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total             9                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  325824                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                10560                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              446943743.14561850                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              14485507.29110726                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                     728926750                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     138684.69                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        92800                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data       233024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks         9344                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 127296882.255184993148                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 319646860.890433490276                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 12817479.178797936067                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         1450                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data         3641                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks          165                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     38751500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     91643000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks  14137707000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     26725.17                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     25169.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  85683072.73                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        92800                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       233024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         325824                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        92800                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        92800                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        10560                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        10560                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         1450                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data         3641                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            5091                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          165                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            165                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst      127296882                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      319646861                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         446943743                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst    127296882                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     127296882                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     14485507                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         14485507                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     14485507                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst     127296882                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     319646861                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        461429250                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 5091                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                 146                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          301                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          176                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          318                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          289                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          248                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          354                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          287                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          348                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          303                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          339                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          369                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          403                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          453                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          397                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          270                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          236                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5           26                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           12                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           20                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10           10                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            5                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           38                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           16                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14           19                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                34938250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              25455000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          130394500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 6862.75                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           25612.75                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                4311                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                111                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            84.68                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           76.03                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          804                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   412.895522                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   250.350405                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   372.709796                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          204     25.37%     25.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          188     23.38%     48.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           87     10.82%     59.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           42      5.22%     64.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           50      6.22%     71.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           26      3.23%     74.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           26      3.23%     77.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           15      1.87%     79.35% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          166     20.65%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          804                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead            325824                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten           9344                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              446.943743                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               12.817479                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    3.59                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                3.49                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.10                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               84.44                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED    729004500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         2998800                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy         1571130                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       16571940                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy        135720                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 57161520.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy    138419370                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    163374240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy     380232720                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   521.578015                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    423131500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF     24180000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    281693000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         2820300                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy         1480050                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       19777800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy        626400                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 57161520.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy    147754260                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    155513280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy     385133610                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   528.300731                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    402827500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF     24180000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    301997000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    729004500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                2804                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           165                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               577                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               2287                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              2287                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           2804                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        10924                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total        10924                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   10924                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       336384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total       336384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   336384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               5091                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     5091    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 5091                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    729004500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy             7840750                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           26899500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           5833                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          742                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp               3127                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty         1756                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          603                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             2509                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              2337                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             2337                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           1494                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq          1634                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3590                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        10889                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                  14479                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       134144                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       355968                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                  490112                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                            1318                       # Total snoops (Count)
system.tol2bus.snoopTraffic                     10560                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples              6783                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.088899                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.284618                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                    6180     91.11%     91.11% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     603      8.89%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total                6783                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    729004500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy            3350750                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           1119750                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy           2978250                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests          9015                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests         3550                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             603                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          603                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
