

================================================================
== Vitis HLS Report for 'gemm'
================================================================
* Date:           Thu Nov 30 17:26:26 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        6_outer_zcu104
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      188|      188|  1.880 us|  1.880 us|  189|  189|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 24 [1/1] (1.00ns)   --->   "%c_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %c"   --->   Operation 24 'read' 'c_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 25 [1/1] (1.00ns)   --->   "%b_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %b"   --->   Operation 25 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 26 [1/1] (1.00ns)   --->   "%a_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %a"   --->   Operation 26 'read' 'a_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 27 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%add_12254_loc = alloca i64 1"   --->   Operation 28 'alloca' 'add_12254_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%add_22755_loc = alloca i64 1"   --->   Operation 29 'alloca' 'add_22755_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%add_33256_loc = alloca i64 1"   --->   Operation 30 'alloca' 'add_33256_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%add_43757_loc = alloca i64 1"   --->   Operation 31 'alloca' 'add_43757_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%add_54258_loc = alloca i64 1"   --->   Operation 32 'alloca' 'add_54258_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%add_64759_loc = alloca i64 1"   --->   Operation 33 'alloca' 'add_64759_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%add_75260_loc = alloca i64 1"   --->   Operation 34 'alloca' 'add_75260_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%add_161_loc = alloca i64 1"   --->   Operation 35 'alloca' 'add_161_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%add_1_162_loc = alloca i64 1"   --->   Operation 36 'alloca' 'add_1_162_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%add_1_263_loc = alloca i64 1"   --->   Operation 37 'alloca' 'add_1_263_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%add_1_364_loc = alloca i64 1"   --->   Operation 38 'alloca' 'add_1_364_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%add_1_465_loc = alloca i64 1"   --->   Operation 39 'alloca' 'add_1_465_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%add_1_566_loc = alloca i64 1"   --->   Operation 40 'alloca' 'add_1_566_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%add_1_667_loc = alloca i64 1"   --->   Operation 41 'alloca' 'add_1_667_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%add_1_768_loc = alloca i64 1"   --->   Operation 42 'alloca' 'add_1_768_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%add_269_loc = alloca i64 1"   --->   Operation 43 'alloca' 'add_269_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%add_2_170_loc = alloca i64 1"   --->   Operation 44 'alloca' 'add_2_170_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%add_2_271_loc = alloca i64 1"   --->   Operation 45 'alloca' 'add_2_271_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%add_2_372_loc = alloca i64 1"   --->   Operation 46 'alloca' 'add_2_372_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%add_2_473_loc = alloca i64 1"   --->   Operation 47 'alloca' 'add_2_473_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%add_2_574_loc = alloca i64 1"   --->   Operation 48 'alloca' 'add_2_574_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%add_2_675_loc = alloca i64 1"   --->   Operation 49 'alloca' 'add_2_675_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%add_2_776_loc = alloca i64 1"   --->   Operation 50 'alloca' 'add_2_776_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%add_377_loc = alloca i64 1"   --->   Operation 51 'alloca' 'add_377_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%add_3_178_loc = alloca i64 1"   --->   Operation 52 'alloca' 'add_3_178_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%add_3_279_loc = alloca i64 1"   --->   Operation 53 'alloca' 'add_3_279_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%add_3_380_loc = alloca i64 1"   --->   Operation 54 'alloca' 'add_3_380_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%add_3_481_loc = alloca i64 1"   --->   Operation 55 'alloca' 'add_3_481_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%add_3_582_loc = alloca i64 1"   --->   Operation 56 'alloca' 'add_3_582_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%add_3_683_loc = alloca i64 1"   --->   Operation 57 'alloca' 'add_3_683_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%add_3_784_loc = alloca i64 1"   --->   Operation 58 'alloca' 'add_3_784_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%add_485_loc = alloca i64 1"   --->   Operation 59 'alloca' 'add_485_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%add_4_186_loc = alloca i64 1"   --->   Operation 60 'alloca' 'add_4_186_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%add_4_287_loc = alloca i64 1"   --->   Operation 61 'alloca' 'add_4_287_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%add_4_388_loc = alloca i64 1"   --->   Operation 62 'alloca' 'add_4_388_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%add_4_489_loc = alloca i64 1"   --->   Operation 63 'alloca' 'add_4_489_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%add_4_590_loc = alloca i64 1"   --->   Operation 64 'alloca' 'add_4_590_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%add_4_691_loc = alloca i64 1"   --->   Operation 65 'alloca' 'add_4_691_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%add_4_792_loc = alloca i64 1"   --->   Operation 66 'alloca' 'add_4_792_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%add_593_loc = alloca i64 1"   --->   Operation 67 'alloca' 'add_593_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%add_5_194_loc = alloca i64 1"   --->   Operation 68 'alloca' 'add_5_194_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%add_5_295_loc = alloca i64 1"   --->   Operation 69 'alloca' 'add_5_295_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%add_5_396_loc = alloca i64 1"   --->   Operation 70 'alloca' 'add_5_396_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%add_5_497_loc = alloca i64 1"   --->   Operation 71 'alloca' 'add_5_497_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%add_5_598_loc = alloca i64 1"   --->   Operation 72 'alloca' 'add_5_598_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%add_5_699_loc = alloca i64 1"   --->   Operation 73 'alloca' 'add_5_699_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%add_5_7100_loc = alloca i64 1"   --->   Operation 74 'alloca' 'add_5_7100_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%add_6101_loc = alloca i64 1"   --->   Operation 75 'alloca' 'add_6101_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%add_6_1102_loc = alloca i64 1"   --->   Operation 76 'alloca' 'add_6_1102_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%add_6_2103_loc = alloca i64 1"   --->   Operation 77 'alloca' 'add_6_2103_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%add_6_3104_loc = alloca i64 1"   --->   Operation 78 'alloca' 'add_6_3104_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%add_6_4105_loc = alloca i64 1"   --->   Operation 79 'alloca' 'add_6_4105_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%add_6_5106_loc = alloca i64 1"   --->   Operation 80 'alloca' 'add_6_5106_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%add_6_6107_loc = alloca i64 1"   --->   Operation 81 'alloca' 'add_6_6107_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%add_6_7108_loc = alloca i64 1"   --->   Operation 82 'alloca' 'add_6_7108_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%add_7109_loc = alloca i64 1"   --->   Operation 83 'alloca' 'add_7109_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%add_7_1110_loc = alloca i64 1"   --->   Operation 84 'alloca' 'add_7_1110_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%add_7_2111_loc = alloca i64 1"   --->   Operation 85 'alloca' 'add_7_2111_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%add_7_3112_loc = alloca i64 1"   --->   Operation 86 'alloca' 'add_7_3112_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%add_7_4113_loc = alloca i64 1"   --->   Operation 87 'alloca' 'add_7_4113_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%add_7_5114_loc = alloca i64 1"   --->   Operation 88 'alloca' 'add_7_5114_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%add_7_6115_loc = alloca i64 1"   --->   Operation 89 'alloca' 'add_7_6115_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%add_7_7116_loc = alloca i64 1"   --->   Operation 90 'alloca' 'add_7_7116_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%c_buff_loc = alloca i64 1"   --->   Operation 91 'alloca' 'c_buff_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%c_buff_1_loc = alloca i64 1"   --->   Operation 92 'alloca' 'c_buff_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%c_buff_2_loc = alloca i64 1"   --->   Operation 93 'alloca' 'c_buff_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%c_buff_3_loc = alloca i64 1"   --->   Operation 94 'alloca' 'c_buff_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%c_buff_4_loc = alloca i64 1"   --->   Operation 95 'alloca' 'c_buff_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%c_buff_5_loc = alloca i64 1"   --->   Operation 96 'alloca' 'c_buff_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%c_buff_6_loc = alloca i64 1"   --->   Operation 97 'alloca' 'c_buff_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%c_buff_7_loc = alloca i64 1"   --->   Operation 98 'alloca' 'c_buff_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%c_buff_8_loc = alloca i64 1"   --->   Operation 99 'alloca' 'c_buff_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%c_buff_9_loc = alloca i64 1"   --->   Operation 100 'alloca' 'c_buff_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%c_buff_10_loc = alloca i64 1"   --->   Operation 101 'alloca' 'c_buff_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%c_buff_11_loc = alloca i64 1"   --->   Operation 102 'alloca' 'c_buff_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%c_buff_12_loc = alloca i64 1"   --->   Operation 103 'alloca' 'c_buff_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%c_buff_13_loc = alloca i64 1"   --->   Operation 104 'alloca' 'c_buff_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%c_buff_14_loc = alloca i64 1"   --->   Operation 105 'alloca' 'c_buff_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%c_buff_15_loc = alloca i64 1"   --->   Operation 106 'alloca' 'c_buff_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%c_buff_16_loc = alloca i64 1"   --->   Operation 107 'alloca' 'c_buff_16_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%c_buff_17_loc = alloca i64 1"   --->   Operation 108 'alloca' 'c_buff_17_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%c_buff_18_loc = alloca i64 1"   --->   Operation 109 'alloca' 'c_buff_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%c_buff_19_loc = alloca i64 1"   --->   Operation 110 'alloca' 'c_buff_19_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%c_buff_20_loc = alloca i64 1"   --->   Operation 111 'alloca' 'c_buff_20_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%c_buff_21_loc = alloca i64 1"   --->   Operation 112 'alloca' 'c_buff_21_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%c_buff_22_loc = alloca i64 1"   --->   Operation 113 'alloca' 'c_buff_22_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%c_buff_23_loc = alloca i64 1"   --->   Operation 114 'alloca' 'c_buff_23_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%c_buff_24_loc = alloca i64 1"   --->   Operation 115 'alloca' 'c_buff_24_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%c_buff_25_loc = alloca i64 1"   --->   Operation 116 'alloca' 'c_buff_25_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%c_buff_26_loc = alloca i64 1"   --->   Operation 117 'alloca' 'c_buff_26_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%c_buff_27_loc = alloca i64 1"   --->   Operation 118 'alloca' 'c_buff_27_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%c_buff_28_loc = alloca i64 1"   --->   Operation 119 'alloca' 'c_buff_28_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%c_buff_29_loc = alloca i64 1"   --->   Operation 120 'alloca' 'c_buff_29_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%c_buff_30_loc = alloca i64 1"   --->   Operation 121 'alloca' 'c_buff_30_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%c_buff_31_loc = alloca i64 1"   --->   Operation 122 'alloca' 'c_buff_31_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%c_buff_32_loc = alloca i64 1"   --->   Operation 123 'alloca' 'c_buff_32_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%c_buff_33_loc = alloca i64 1"   --->   Operation 124 'alloca' 'c_buff_33_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%c_buff_34_loc = alloca i64 1"   --->   Operation 125 'alloca' 'c_buff_34_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%c_buff_35_loc = alloca i64 1"   --->   Operation 126 'alloca' 'c_buff_35_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%c_buff_36_loc = alloca i64 1"   --->   Operation 127 'alloca' 'c_buff_36_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%c_buff_37_loc = alloca i64 1"   --->   Operation 128 'alloca' 'c_buff_37_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%c_buff_38_loc = alloca i64 1"   --->   Operation 129 'alloca' 'c_buff_38_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%c_buff_39_loc = alloca i64 1"   --->   Operation 130 'alloca' 'c_buff_39_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%c_buff_40_loc = alloca i64 1"   --->   Operation 131 'alloca' 'c_buff_40_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%c_buff_41_loc = alloca i64 1"   --->   Operation 132 'alloca' 'c_buff_41_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%c_buff_42_loc = alloca i64 1"   --->   Operation 133 'alloca' 'c_buff_42_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%c_buff_43_loc = alloca i64 1"   --->   Operation 134 'alloca' 'c_buff_43_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%c_buff_44_loc = alloca i64 1"   --->   Operation 135 'alloca' 'c_buff_44_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%c_buff_45_loc = alloca i64 1"   --->   Operation 136 'alloca' 'c_buff_45_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%c_buff_46_loc = alloca i64 1"   --->   Operation 137 'alloca' 'c_buff_46_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%c_buff_47_loc = alloca i64 1"   --->   Operation 138 'alloca' 'c_buff_47_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%c_buff_48_loc = alloca i64 1"   --->   Operation 139 'alloca' 'c_buff_48_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%c_buff_49_loc = alloca i64 1"   --->   Operation 140 'alloca' 'c_buff_49_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%c_buff_50_loc = alloca i64 1"   --->   Operation 141 'alloca' 'c_buff_50_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%c_buff_51_loc = alloca i64 1"   --->   Operation 142 'alloca' 'c_buff_51_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%c_buff_52_loc = alloca i64 1"   --->   Operation 143 'alloca' 'c_buff_52_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%c_buff_53_loc = alloca i64 1"   --->   Operation 144 'alloca' 'c_buff_53_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%c_buff_54_loc = alloca i64 1"   --->   Operation 145 'alloca' 'c_buff_54_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%c_buff_55_loc = alloca i64 1"   --->   Operation 146 'alloca' 'c_buff_55_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%c_buff_56_loc = alloca i64 1"   --->   Operation 147 'alloca' 'c_buff_56_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%c_buff_57_loc = alloca i64 1"   --->   Operation 148 'alloca' 'c_buff_57_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%c_buff_58_loc = alloca i64 1"   --->   Operation 149 'alloca' 'c_buff_58_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%c_buff_59_loc = alloca i64 1"   --->   Operation 150 'alloca' 'c_buff_59_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%c_buff_60_loc = alloca i64 1"   --->   Operation 151 'alloca' 'c_buff_60_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%c_buff_61_loc = alloca i64 1"   --->   Operation 152 'alloca' 'c_buff_61_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%c_buff_62_loc = alloca i64 1"   --->   Operation 153 'alloca' 'c_buff_62_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%c_buff_63_loc = alloca i64 1"   --->   Operation 154 'alloca' 'c_buff_63_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%a_buff = alloca i64 1" [gemm_outer.cc:28]   --->   Operation 155 'alloca' 'a_buff' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%a_buff_1 = alloca i64 1" [gemm_outer.cc:28]   --->   Operation 156 'alloca' 'a_buff_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%a_buff_2 = alloca i64 1" [gemm_outer.cc:28]   --->   Operation 157 'alloca' 'a_buff_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%a_buff_3 = alloca i64 1" [gemm_outer.cc:28]   --->   Operation 158 'alloca' 'a_buff_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%a_buff_4 = alloca i64 1" [gemm_outer.cc:28]   --->   Operation 159 'alloca' 'a_buff_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%a_buff_5 = alloca i64 1" [gemm_outer.cc:28]   --->   Operation 160 'alloca' 'a_buff_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%a_buff_6 = alloca i64 1" [gemm_outer.cc:28]   --->   Operation 161 'alloca' 'a_buff_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%a_buff_7 = alloca i64 1" [gemm_outer.cc:28]   --->   Operation 162 'alloca' 'a_buff_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%b_buff = alloca i64 1" [gemm_outer.cc:29]   --->   Operation 163 'alloca' 'b_buff' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%b_buff_1 = alloca i64 1" [gemm_outer.cc:29]   --->   Operation 164 'alloca' 'b_buff_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%b_buff_2 = alloca i64 1" [gemm_outer.cc:29]   --->   Operation 165 'alloca' 'b_buff_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%b_buff_3 = alloca i64 1" [gemm_outer.cc:29]   --->   Operation 166 'alloca' 'b_buff_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%b_buff_4 = alloca i64 1" [gemm_outer.cc:29]   --->   Operation 167 'alloca' 'b_buff_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%b_buff_5 = alloca i64 1" [gemm_outer.cc:29]   --->   Operation 168 'alloca' 'b_buff_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%b_buff_6 = alloca i64 1" [gemm_outer.cc:29]   --->   Operation 169 'alloca' 'b_buff_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%b_buff_7 = alloca i64 1" [gemm_outer.cc:29]   --->   Operation 170 'alloca' 'b_buff_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %a_read, i32 2, i32 63" [gemm_outer.cc:40]   --->   Operation 171 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %b_read, i32 2, i32 63" [gemm_outer.cc:41]   --->   Operation 172 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %c_read, i32 2, i32 63" [gemm_outer.cc:62]   --->   Operation 173 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i62 %trunc_ln" [gemm_outer.cc:40]   --->   Operation 174 'sext' 'sext_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%a_port_addr = getelementptr i32 %a_port, i64 %sext_ln40" [gemm_outer.cc:40]   --->   Operation 175 'getelementptr' 'a_port_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %a_port_addr, i32 64" [gemm_outer.cc:40]   --->   Operation 176 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i62 %trunc_ln1" [gemm_outer.cc:41]   --->   Operation 177 'sext' 'sext_ln41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%b_port_addr = getelementptr i32 %b_port, i64 %sext_ln41" [gemm_outer.cc:41]   --->   Operation 178 'getelementptr' 'b_port_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [7/7] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %b_port_addr, i32 64" [gemm_outer.cc:41]   --->   Operation 179 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 180 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %a_port_addr, i32 64" [gemm_outer.cc:40]   --->   Operation 180 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 181 [6/7] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %b_port_addr, i32 64" [gemm_outer.cc:41]   --->   Operation 181 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 182 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %a_port_addr, i32 64" [gemm_outer.cc:40]   --->   Operation 182 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 183 [5/7] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %b_port_addr, i32 64" [gemm_outer.cc:41]   --->   Operation 183 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 184 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %a_port_addr, i32 64" [gemm_outer.cc:40]   --->   Operation 184 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 185 [4/7] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %b_port_addr, i32 64" [gemm_outer.cc:41]   --->   Operation 185 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 186 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %a_port_addr, i32 64" [gemm_outer.cc:40]   --->   Operation 186 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 187 [3/7] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %b_port_addr, i32 64" [gemm_outer.cc:41]   --->   Operation 187 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 188 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %a_port_addr, i32 64" [gemm_outer.cc:40]   --->   Operation 188 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 189 [2/7] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %b_port_addr, i32 64" [gemm_outer.cc:41]   --->   Operation 189 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 190 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %a_port_addr, i32 64" [gemm_outer.cc:40]   --->   Operation 190 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 191 [1/7] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %b_port_addr, i32 64" [gemm_outer.cc:41]   --->   Operation 191 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 192 [2/2] (0.00ns)   --->   "%call_ln40 = call void @gemm_Pipeline_1, i32 %a_port, i62 %trunc_ln, i32 %a_buff, i32 %a_buff_1, i32 %a_buff_2, i32 %a_buff_3, i32 %a_buff_4, i32 %a_buff_5, i32 %a_buff_6, i32 %a_buff_7" [gemm_outer.cc:40]   --->   Operation 192 'call' 'call_ln40' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 193 [2/2] (0.00ns)   --->   "%call_ln41 = call void @gemm_Pipeline_2, i32 %b_port, i62 %trunc_ln1, i32 %b_buff, i32 %b_buff_1, i32 %b_buff_2, i32 %b_buff_3, i32 %b_buff_4, i32 %b_buff_5, i32 %b_buff_6, i32 %b_buff_7" [gemm_outer.cc:41]   --->   Operation 193 'call' 'call_ln41' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 194 [2/2] (0.00ns)   --->   "%call_ln0 = call void @gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2, i32 %c_buff_63_loc, i32 %c_buff_62_loc, i32 %c_buff_61_loc, i32 %c_buff_60_loc, i32 %c_buff_59_loc, i32 %c_buff_58_loc, i32 %c_buff_57_loc, i32 %c_buff_56_loc, i32 %c_buff_55_loc, i32 %c_buff_54_loc, i32 %c_buff_53_loc, i32 %c_buff_52_loc, i32 %c_buff_51_loc, i32 %c_buff_50_loc, i32 %c_buff_49_loc, i32 %c_buff_48_loc, i32 %c_buff_47_loc, i32 %c_buff_46_loc, i32 %c_buff_45_loc, i32 %c_buff_44_loc, i32 %c_buff_43_loc, i32 %c_buff_42_loc, i32 %c_buff_41_loc, i32 %c_buff_40_loc, i32 %c_buff_39_loc, i32 %c_buff_38_loc, i32 %c_buff_37_loc, i32 %c_buff_36_loc, i32 %c_buff_35_loc, i32 %c_buff_34_loc, i32 %c_buff_33_loc, i32 %c_buff_32_loc, i32 %c_buff_31_loc, i32 %c_buff_30_loc, i32 %c_buff_29_loc, i32 %c_buff_28_loc, i32 %c_buff_27_loc, i32 %c_buff_26_loc, i32 %c_buff_25_loc, i32 %c_buff_24_loc, i32 %c_buff_23_loc, i32 %c_buff_22_loc, i32 %c_buff_21_loc, i32 %c_buff_20_loc, i32 %c_buff_19_loc, i32 %c_buff_18_loc, i32 %c_buff_17_loc, i32 %c_buff_16_loc, i32 %c_buff_15_loc, i32 %c_buff_14_loc, i32 %c_buff_13_loc, i32 %c_buff_12_loc, i32 %c_buff_11_loc, i32 %c_buff_10_loc, i32 %c_buff_9_loc, i32 %c_buff_8_loc, i32 %c_buff_7_loc, i32 %c_buff_6_loc, i32 %c_buff_5_loc, i32 %c_buff_4_loc, i32 %c_buff_3_loc, i32 %c_buff_2_loc, i32 %c_buff_1_loc, i32 %c_buff_loc"   --->   Operation 194 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 1.24>
ST_10 : Operation 195 [1/2] (0.00ns)   --->   "%call_ln40 = call void @gemm_Pipeline_1, i32 %a_port, i62 %trunc_ln, i32 %a_buff, i32 %a_buff_1, i32 %a_buff_2, i32 %a_buff_3, i32 %a_buff_4, i32 %a_buff_5, i32 %a_buff_6, i32 %a_buff_7" [gemm_outer.cc:40]   --->   Operation 195 'call' 'call_ln40' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 196 [1/2] (0.00ns)   --->   "%call_ln41 = call void @gemm_Pipeline_2, i32 %b_port, i62 %trunc_ln1, i32 %b_buff, i32 %b_buff_1, i32 %b_buff_2, i32 %b_buff_3, i32 %b_buff_4, i32 %b_buff_5, i32 %b_buff_6, i32 %b_buff_7" [gemm_outer.cc:41]   --->   Operation 196 'call' 'call_ln41' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 197 [1/2] (1.24ns)   --->   "%call_ln0 = call void @gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2, i32 %c_buff_63_loc, i32 %c_buff_62_loc, i32 %c_buff_61_loc, i32 %c_buff_60_loc, i32 %c_buff_59_loc, i32 %c_buff_58_loc, i32 %c_buff_57_loc, i32 %c_buff_56_loc, i32 %c_buff_55_loc, i32 %c_buff_54_loc, i32 %c_buff_53_loc, i32 %c_buff_52_loc, i32 %c_buff_51_loc, i32 %c_buff_50_loc, i32 %c_buff_49_loc, i32 %c_buff_48_loc, i32 %c_buff_47_loc, i32 %c_buff_46_loc, i32 %c_buff_45_loc, i32 %c_buff_44_loc, i32 %c_buff_43_loc, i32 %c_buff_42_loc, i32 %c_buff_41_loc, i32 %c_buff_40_loc, i32 %c_buff_39_loc, i32 %c_buff_38_loc, i32 %c_buff_37_loc, i32 %c_buff_36_loc, i32 %c_buff_35_loc, i32 %c_buff_34_loc, i32 %c_buff_33_loc, i32 %c_buff_32_loc, i32 %c_buff_31_loc, i32 %c_buff_30_loc, i32 %c_buff_29_loc, i32 %c_buff_28_loc, i32 %c_buff_27_loc, i32 %c_buff_26_loc, i32 %c_buff_25_loc, i32 %c_buff_24_loc, i32 %c_buff_23_loc, i32 %c_buff_22_loc, i32 %c_buff_21_loc, i32 %c_buff_20_loc, i32 %c_buff_19_loc, i32 %c_buff_18_loc, i32 %c_buff_17_loc, i32 %c_buff_16_loc, i32 %c_buff_15_loc, i32 %c_buff_14_loc, i32 %c_buff_13_loc, i32 %c_buff_12_loc, i32 %c_buff_11_loc, i32 %c_buff_10_loc, i32 %c_buff_9_loc, i32 %c_buff_8_loc, i32 %c_buff_7_loc, i32 %c_buff_6_loc, i32 %c_buff_5_loc, i32 %c_buff_4_loc, i32 %c_buff_3_loc, i32 %c_buff_2_loc, i32 %c_buff_1_loc, i32 %c_buff_loc"   --->   Operation 197 'call' 'call_ln0' <Predicate = true> <Delay = 1.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.67>
ST_11 : Operation 198 [1/1] (0.00ns)   --->   "%a_buff_addr = getelementptr i32 %a_buff, i64 0, i64 0"   --->   Operation 198 'getelementptr' 'a_buff_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 199 [1/1] (0.00ns)   --->   "%a_buff_1_addr = getelementptr i32 %a_buff_1, i64 0, i64 0"   --->   Operation 199 'getelementptr' 'a_buff_1_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 200 [1/1] (0.00ns)   --->   "%a_buff_2_addr = getelementptr i32 %a_buff_2, i64 0, i64 0"   --->   Operation 200 'getelementptr' 'a_buff_2_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 201 [1/1] (0.00ns)   --->   "%a_buff_3_addr = getelementptr i32 %a_buff_3, i64 0, i64 0"   --->   Operation 201 'getelementptr' 'a_buff_3_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 202 [1/1] (0.00ns)   --->   "%a_buff_4_addr = getelementptr i32 %a_buff_4, i64 0, i64 0"   --->   Operation 202 'getelementptr' 'a_buff_4_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 203 [1/1] (0.00ns)   --->   "%a_buff_5_addr = getelementptr i32 %a_buff_5, i64 0, i64 0"   --->   Operation 203 'getelementptr' 'a_buff_5_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 204 [1/1] (0.00ns)   --->   "%a_buff_6_addr = getelementptr i32 %a_buff_6, i64 0, i64 0"   --->   Operation 204 'getelementptr' 'a_buff_6_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 205 [1/1] (0.00ns)   --->   "%a_buff_7_addr = getelementptr i32 %a_buff_7, i64 0, i64 0"   --->   Operation 205 'getelementptr' 'a_buff_7_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 206 [2/2] (0.67ns)   --->   "%a_buff_load = load i3 %a_buff_addr"   --->   Operation 206 'load' 'a_buff_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_11 : Operation 207 [2/2] (0.67ns)   --->   "%a_buff_1_load = load i3 %a_buff_1_addr"   --->   Operation 207 'load' 'a_buff_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_11 : Operation 208 [2/2] (0.67ns)   --->   "%a_buff_2_load = load i3 %a_buff_2_addr"   --->   Operation 208 'load' 'a_buff_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_11 : Operation 209 [2/2] (0.67ns)   --->   "%a_buff_3_load = load i3 %a_buff_3_addr"   --->   Operation 209 'load' 'a_buff_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_11 : Operation 210 [2/2] (0.67ns)   --->   "%a_buff_4_load = load i3 %a_buff_4_addr"   --->   Operation 210 'load' 'a_buff_4_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_11 : Operation 211 [2/2] (0.67ns)   --->   "%a_buff_5_load = load i3 %a_buff_5_addr"   --->   Operation 211 'load' 'a_buff_5_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_11 : Operation 212 [2/2] (0.67ns)   --->   "%a_buff_6_load = load i3 %a_buff_6_addr"   --->   Operation 212 'load' 'a_buff_6_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_11 : Operation 213 [2/2] (0.67ns)   --->   "%a_buff_7_load = load i3 %a_buff_7_addr"   --->   Operation 213 'load' 'a_buff_7_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_11 : Operation 214 [1/1] (0.00ns)   --->   "%a_buff_addr_1 = getelementptr i32 %a_buff, i64 0, i64 1"   --->   Operation 214 'getelementptr' 'a_buff_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 215 [1/1] (0.00ns)   --->   "%a_buff_1_addr_1 = getelementptr i32 %a_buff_1, i64 0, i64 1"   --->   Operation 215 'getelementptr' 'a_buff_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 216 [1/1] (0.00ns)   --->   "%a_buff_2_addr_1 = getelementptr i32 %a_buff_2, i64 0, i64 1"   --->   Operation 216 'getelementptr' 'a_buff_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 217 [1/1] (0.00ns)   --->   "%a_buff_3_addr_1 = getelementptr i32 %a_buff_3, i64 0, i64 1"   --->   Operation 217 'getelementptr' 'a_buff_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 218 [1/1] (0.00ns)   --->   "%a_buff_4_addr_1 = getelementptr i32 %a_buff_4, i64 0, i64 1"   --->   Operation 218 'getelementptr' 'a_buff_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 219 [1/1] (0.00ns)   --->   "%a_buff_5_addr_1 = getelementptr i32 %a_buff_5, i64 0, i64 1"   --->   Operation 219 'getelementptr' 'a_buff_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 220 [1/1] (0.00ns)   --->   "%a_buff_6_addr_1 = getelementptr i32 %a_buff_6, i64 0, i64 1"   --->   Operation 220 'getelementptr' 'a_buff_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 221 [1/1] (0.00ns)   --->   "%a_buff_7_addr_1 = getelementptr i32 %a_buff_7, i64 0, i64 1"   --->   Operation 221 'getelementptr' 'a_buff_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 222 [2/2] (0.67ns)   --->   "%a_buff_load_1 = load i3 %a_buff_addr_1"   --->   Operation 222 'load' 'a_buff_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_11 : Operation 223 [2/2] (0.67ns)   --->   "%a_buff_1_load_1 = load i3 %a_buff_1_addr_1"   --->   Operation 223 'load' 'a_buff_1_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_11 : Operation 224 [2/2] (0.67ns)   --->   "%a_buff_2_load_1 = load i3 %a_buff_2_addr_1"   --->   Operation 224 'load' 'a_buff_2_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_11 : Operation 225 [2/2] (0.67ns)   --->   "%a_buff_3_load_1 = load i3 %a_buff_3_addr_1"   --->   Operation 225 'load' 'a_buff_3_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_11 : Operation 226 [2/2] (0.67ns)   --->   "%a_buff_4_load_1 = load i3 %a_buff_4_addr_1"   --->   Operation 226 'load' 'a_buff_4_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_11 : Operation 227 [2/2] (0.67ns)   --->   "%a_buff_5_load_1 = load i3 %a_buff_5_addr_1"   --->   Operation 227 'load' 'a_buff_5_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_11 : Operation 228 [2/2] (0.67ns)   --->   "%a_buff_6_load_1 = load i3 %a_buff_6_addr_1"   --->   Operation 228 'load' 'a_buff_6_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_11 : Operation 229 [2/2] (0.67ns)   --->   "%a_buff_7_load_1 = load i3 %a_buff_7_addr_1"   --->   Operation 229 'load' 'a_buff_7_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 12 <SV = 11> <Delay = 0.67>
ST_12 : Operation 230 [1/2] (0.67ns)   --->   "%a_buff_load = load i3 %a_buff_addr"   --->   Operation 230 'load' 'a_buff_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 231 [1/2] (0.67ns)   --->   "%a_buff_1_load = load i3 %a_buff_1_addr"   --->   Operation 231 'load' 'a_buff_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 232 [1/2] (0.67ns)   --->   "%a_buff_2_load = load i3 %a_buff_2_addr"   --->   Operation 232 'load' 'a_buff_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 233 [1/2] (0.67ns)   --->   "%a_buff_3_load = load i3 %a_buff_3_addr"   --->   Operation 233 'load' 'a_buff_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 234 [1/2] (0.67ns)   --->   "%a_buff_4_load = load i3 %a_buff_4_addr"   --->   Operation 234 'load' 'a_buff_4_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 235 [1/2] (0.67ns)   --->   "%a_buff_5_load = load i3 %a_buff_5_addr"   --->   Operation 235 'load' 'a_buff_5_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 236 [1/2] (0.67ns)   --->   "%a_buff_6_load = load i3 %a_buff_6_addr"   --->   Operation 236 'load' 'a_buff_6_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 237 [1/2] (0.67ns)   --->   "%a_buff_7_load = load i3 %a_buff_7_addr"   --->   Operation 237 'load' 'a_buff_7_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 238 [1/2] (0.67ns)   --->   "%a_buff_load_1 = load i3 %a_buff_addr_1"   --->   Operation 238 'load' 'a_buff_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 239 [1/2] (0.67ns)   --->   "%a_buff_1_load_1 = load i3 %a_buff_1_addr_1"   --->   Operation 239 'load' 'a_buff_1_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 240 [1/2] (0.67ns)   --->   "%a_buff_2_load_1 = load i3 %a_buff_2_addr_1"   --->   Operation 240 'load' 'a_buff_2_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 241 [1/2] (0.67ns)   --->   "%a_buff_3_load_1 = load i3 %a_buff_3_addr_1"   --->   Operation 241 'load' 'a_buff_3_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 242 [1/2] (0.67ns)   --->   "%a_buff_4_load_1 = load i3 %a_buff_4_addr_1"   --->   Operation 242 'load' 'a_buff_4_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 243 [1/2] (0.67ns)   --->   "%a_buff_5_load_1 = load i3 %a_buff_5_addr_1"   --->   Operation 243 'load' 'a_buff_5_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 244 [1/2] (0.67ns)   --->   "%a_buff_6_load_1 = load i3 %a_buff_6_addr_1"   --->   Operation 244 'load' 'a_buff_6_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 245 [1/2] (0.67ns)   --->   "%a_buff_7_load_1 = load i3 %a_buff_7_addr_1"   --->   Operation 245 'load' 'a_buff_7_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 246 [1/1] (0.00ns)   --->   "%a_buff_addr_2 = getelementptr i32 %a_buff, i64 0, i64 2"   --->   Operation 246 'getelementptr' 'a_buff_addr_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 247 [1/1] (0.00ns)   --->   "%a_buff_1_addr_2 = getelementptr i32 %a_buff_1, i64 0, i64 2"   --->   Operation 247 'getelementptr' 'a_buff_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 248 [1/1] (0.00ns)   --->   "%a_buff_2_addr_2 = getelementptr i32 %a_buff_2, i64 0, i64 2"   --->   Operation 248 'getelementptr' 'a_buff_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 249 [1/1] (0.00ns)   --->   "%a_buff_3_addr_2 = getelementptr i32 %a_buff_3, i64 0, i64 2"   --->   Operation 249 'getelementptr' 'a_buff_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 250 [1/1] (0.00ns)   --->   "%a_buff_4_addr_2 = getelementptr i32 %a_buff_4, i64 0, i64 2"   --->   Operation 250 'getelementptr' 'a_buff_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 251 [1/1] (0.00ns)   --->   "%a_buff_5_addr_2 = getelementptr i32 %a_buff_5, i64 0, i64 2"   --->   Operation 251 'getelementptr' 'a_buff_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 252 [1/1] (0.00ns)   --->   "%a_buff_6_addr_2 = getelementptr i32 %a_buff_6, i64 0, i64 2"   --->   Operation 252 'getelementptr' 'a_buff_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 253 [1/1] (0.00ns)   --->   "%a_buff_7_addr_2 = getelementptr i32 %a_buff_7, i64 0, i64 2"   --->   Operation 253 'getelementptr' 'a_buff_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 254 [2/2] (0.67ns)   --->   "%a_buff_load_2 = load i3 %a_buff_addr_2"   --->   Operation 254 'load' 'a_buff_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 255 [2/2] (0.67ns)   --->   "%a_buff_1_load_2 = load i3 %a_buff_1_addr_2"   --->   Operation 255 'load' 'a_buff_1_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 256 [2/2] (0.67ns)   --->   "%a_buff_2_load_2 = load i3 %a_buff_2_addr_2"   --->   Operation 256 'load' 'a_buff_2_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 257 [2/2] (0.67ns)   --->   "%a_buff_3_load_2 = load i3 %a_buff_3_addr_2"   --->   Operation 257 'load' 'a_buff_3_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 258 [2/2] (0.67ns)   --->   "%a_buff_4_load_2 = load i3 %a_buff_4_addr_2"   --->   Operation 258 'load' 'a_buff_4_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 259 [2/2] (0.67ns)   --->   "%a_buff_5_load_2 = load i3 %a_buff_5_addr_2"   --->   Operation 259 'load' 'a_buff_5_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 260 [2/2] (0.67ns)   --->   "%a_buff_6_load_2 = load i3 %a_buff_6_addr_2"   --->   Operation 260 'load' 'a_buff_6_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 261 [2/2] (0.67ns)   --->   "%a_buff_7_load_2 = load i3 %a_buff_7_addr_2"   --->   Operation 261 'load' 'a_buff_7_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 262 [1/1] (0.00ns)   --->   "%a_buff_addr_3 = getelementptr i32 %a_buff, i64 0, i64 3"   --->   Operation 262 'getelementptr' 'a_buff_addr_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 263 [1/1] (0.00ns)   --->   "%a_buff_1_addr_3 = getelementptr i32 %a_buff_1, i64 0, i64 3"   --->   Operation 263 'getelementptr' 'a_buff_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 264 [1/1] (0.00ns)   --->   "%a_buff_2_addr_3 = getelementptr i32 %a_buff_2, i64 0, i64 3"   --->   Operation 264 'getelementptr' 'a_buff_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 265 [1/1] (0.00ns)   --->   "%a_buff_3_addr_3 = getelementptr i32 %a_buff_3, i64 0, i64 3"   --->   Operation 265 'getelementptr' 'a_buff_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 266 [1/1] (0.00ns)   --->   "%a_buff_4_addr_3 = getelementptr i32 %a_buff_4, i64 0, i64 3"   --->   Operation 266 'getelementptr' 'a_buff_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 267 [1/1] (0.00ns)   --->   "%a_buff_5_addr_3 = getelementptr i32 %a_buff_5, i64 0, i64 3"   --->   Operation 267 'getelementptr' 'a_buff_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 268 [1/1] (0.00ns)   --->   "%a_buff_6_addr_3 = getelementptr i32 %a_buff_6, i64 0, i64 3"   --->   Operation 268 'getelementptr' 'a_buff_6_addr_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 269 [1/1] (0.00ns)   --->   "%a_buff_7_addr_3 = getelementptr i32 %a_buff_7, i64 0, i64 3"   --->   Operation 269 'getelementptr' 'a_buff_7_addr_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 270 [2/2] (0.67ns)   --->   "%a_buff_load_3 = load i3 %a_buff_addr_3"   --->   Operation 270 'load' 'a_buff_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 271 [2/2] (0.67ns)   --->   "%a_buff_1_load_3 = load i3 %a_buff_1_addr_3"   --->   Operation 271 'load' 'a_buff_1_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 272 [2/2] (0.67ns)   --->   "%a_buff_2_load_3 = load i3 %a_buff_2_addr_3"   --->   Operation 272 'load' 'a_buff_2_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 273 [2/2] (0.67ns)   --->   "%a_buff_3_load_3 = load i3 %a_buff_3_addr_3"   --->   Operation 273 'load' 'a_buff_3_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 274 [2/2] (0.67ns)   --->   "%a_buff_4_load_3 = load i3 %a_buff_4_addr_3"   --->   Operation 274 'load' 'a_buff_4_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 275 [2/2] (0.67ns)   --->   "%a_buff_5_load_3 = load i3 %a_buff_5_addr_3"   --->   Operation 275 'load' 'a_buff_5_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 276 [2/2] (0.67ns)   --->   "%a_buff_6_load_3 = load i3 %a_buff_6_addr_3"   --->   Operation 276 'load' 'a_buff_6_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 277 [2/2] (0.67ns)   --->   "%a_buff_7_load_3 = load i3 %a_buff_7_addr_3"   --->   Operation 277 'load' 'a_buff_7_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 13 <SV = 12> <Delay = 0.67>
ST_13 : Operation 278 [1/2] (0.67ns)   --->   "%a_buff_load_2 = load i3 %a_buff_addr_2"   --->   Operation 278 'load' 'a_buff_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 279 [1/2] (0.67ns)   --->   "%a_buff_1_load_2 = load i3 %a_buff_1_addr_2"   --->   Operation 279 'load' 'a_buff_1_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 280 [1/2] (0.67ns)   --->   "%a_buff_2_load_2 = load i3 %a_buff_2_addr_2"   --->   Operation 280 'load' 'a_buff_2_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 281 [1/2] (0.67ns)   --->   "%a_buff_3_load_2 = load i3 %a_buff_3_addr_2"   --->   Operation 281 'load' 'a_buff_3_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 282 [1/2] (0.67ns)   --->   "%a_buff_4_load_2 = load i3 %a_buff_4_addr_2"   --->   Operation 282 'load' 'a_buff_4_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 283 [1/2] (0.67ns)   --->   "%a_buff_5_load_2 = load i3 %a_buff_5_addr_2"   --->   Operation 283 'load' 'a_buff_5_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 284 [1/2] (0.67ns)   --->   "%a_buff_6_load_2 = load i3 %a_buff_6_addr_2"   --->   Operation 284 'load' 'a_buff_6_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 285 [1/2] (0.67ns)   --->   "%a_buff_7_load_2 = load i3 %a_buff_7_addr_2"   --->   Operation 285 'load' 'a_buff_7_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 286 [1/2] (0.67ns)   --->   "%a_buff_load_3 = load i3 %a_buff_addr_3"   --->   Operation 286 'load' 'a_buff_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 287 [1/2] (0.67ns)   --->   "%a_buff_1_load_3 = load i3 %a_buff_1_addr_3"   --->   Operation 287 'load' 'a_buff_1_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 288 [1/2] (0.67ns)   --->   "%a_buff_2_load_3 = load i3 %a_buff_2_addr_3"   --->   Operation 288 'load' 'a_buff_2_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 289 [1/2] (0.67ns)   --->   "%a_buff_3_load_3 = load i3 %a_buff_3_addr_3"   --->   Operation 289 'load' 'a_buff_3_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 290 [1/2] (0.67ns)   --->   "%a_buff_4_load_3 = load i3 %a_buff_4_addr_3"   --->   Operation 290 'load' 'a_buff_4_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 291 [1/2] (0.67ns)   --->   "%a_buff_5_load_3 = load i3 %a_buff_5_addr_3"   --->   Operation 291 'load' 'a_buff_5_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 292 [1/2] (0.67ns)   --->   "%a_buff_6_load_3 = load i3 %a_buff_6_addr_3"   --->   Operation 292 'load' 'a_buff_6_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 293 [1/2] (0.67ns)   --->   "%a_buff_7_load_3 = load i3 %a_buff_7_addr_3"   --->   Operation 293 'load' 'a_buff_7_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 294 [1/1] (0.00ns)   --->   "%a_buff_addr_4 = getelementptr i32 %a_buff, i64 0, i64 4"   --->   Operation 294 'getelementptr' 'a_buff_addr_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 295 [1/1] (0.00ns)   --->   "%a_buff_1_addr_4 = getelementptr i32 %a_buff_1, i64 0, i64 4"   --->   Operation 295 'getelementptr' 'a_buff_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 296 [1/1] (0.00ns)   --->   "%a_buff_2_addr_4 = getelementptr i32 %a_buff_2, i64 0, i64 4"   --->   Operation 296 'getelementptr' 'a_buff_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 297 [1/1] (0.00ns)   --->   "%a_buff_3_addr_4 = getelementptr i32 %a_buff_3, i64 0, i64 4"   --->   Operation 297 'getelementptr' 'a_buff_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 298 [1/1] (0.00ns)   --->   "%a_buff_4_addr_4 = getelementptr i32 %a_buff_4, i64 0, i64 4"   --->   Operation 298 'getelementptr' 'a_buff_4_addr_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 299 [1/1] (0.00ns)   --->   "%a_buff_5_addr_4 = getelementptr i32 %a_buff_5, i64 0, i64 4"   --->   Operation 299 'getelementptr' 'a_buff_5_addr_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 300 [1/1] (0.00ns)   --->   "%a_buff_6_addr_4 = getelementptr i32 %a_buff_6, i64 0, i64 4"   --->   Operation 300 'getelementptr' 'a_buff_6_addr_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 301 [1/1] (0.00ns)   --->   "%a_buff_7_addr_4 = getelementptr i32 %a_buff_7, i64 0, i64 4"   --->   Operation 301 'getelementptr' 'a_buff_7_addr_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 302 [2/2] (0.67ns)   --->   "%a_buff_load_4 = load i3 %a_buff_addr_4"   --->   Operation 302 'load' 'a_buff_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 303 [2/2] (0.67ns)   --->   "%a_buff_1_load_4 = load i3 %a_buff_1_addr_4"   --->   Operation 303 'load' 'a_buff_1_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 304 [2/2] (0.67ns)   --->   "%a_buff_2_load_4 = load i3 %a_buff_2_addr_4"   --->   Operation 304 'load' 'a_buff_2_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 305 [2/2] (0.67ns)   --->   "%a_buff_3_load_4 = load i3 %a_buff_3_addr_4"   --->   Operation 305 'load' 'a_buff_3_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 306 [2/2] (0.67ns)   --->   "%a_buff_4_load_4 = load i3 %a_buff_4_addr_4"   --->   Operation 306 'load' 'a_buff_4_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 307 [2/2] (0.67ns)   --->   "%a_buff_5_load_4 = load i3 %a_buff_5_addr_4"   --->   Operation 307 'load' 'a_buff_5_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 308 [2/2] (0.67ns)   --->   "%a_buff_6_load_4 = load i3 %a_buff_6_addr_4"   --->   Operation 308 'load' 'a_buff_6_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 309 [2/2] (0.67ns)   --->   "%a_buff_7_load_4 = load i3 %a_buff_7_addr_4"   --->   Operation 309 'load' 'a_buff_7_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 310 [1/1] (0.00ns)   --->   "%a_buff_addr_5 = getelementptr i32 %a_buff, i64 0, i64 5"   --->   Operation 310 'getelementptr' 'a_buff_addr_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 311 [1/1] (0.00ns)   --->   "%a_buff_1_addr_5 = getelementptr i32 %a_buff_1, i64 0, i64 5"   --->   Operation 311 'getelementptr' 'a_buff_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 312 [1/1] (0.00ns)   --->   "%a_buff_2_addr_5 = getelementptr i32 %a_buff_2, i64 0, i64 5"   --->   Operation 312 'getelementptr' 'a_buff_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 313 [1/1] (0.00ns)   --->   "%a_buff_3_addr_5 = getelementptr i32 %a_buff_3, i64 0, i64 5"   --->   Operation 313 'getelementptr' 'a_buff_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 314 [1/1] (0.00ns)   --->   "%a_buff_4_addr_5 = getelementptr i32 %a_buff_4, i64 0, i64 5"   --->   Operation 314 'getelementptr' 'a_buff_4_addr_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 315 [1/1] (0.00ns)   --->   "%a_buff_5_addr_5 = getelementptr i32 %a_buff_5, i64 0, i64 5"   --->   Operation 315 'getelementptr' 'a_buff_5_addr_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 316 [1/1] (0.00ns)   --->   "%a_buff_6_addr_5 = getelementptr i32 %a_buff_6, i64 0, i64 5"   --->   Operation 316 'getelementptr' 'a_buff_6_addr_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 317 [1/1] (0.00ns)   --->   "%a_buff_7_addr_5 = getelementptr i32 %a_buff_7, i64 0, i64 5"   --->   Operation 317 'getelementptr' 'a_buff_7_addr_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 318 [2/2] (0.67ns)   --->   "%a_buff_load_5 = load i3 %a_buff_addr_5"   --->   Operation 318 'load' 'a_buff_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 319 [2/2] (0.67ns)   --->   "%a_buff_1_load_5 = load i3 %a_buff_1_addr_5"   --->   Operation 319 'load' 'a_buff_1_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 320 [2/2] (0.67ns)   --->   "%a_buff_2_load_5 = load i3 %a_buff_2_addr_5"   --->   Operation 320 'load' 'a_buff_2_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 321 [2/2] (0.67ns)   --->   "%a_buff_3_load_5 = load i3 %a_buff_3_addr_5"   --->   Operation 321 'load' 'a_buff_3_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 322 [2/2] (0.67ns)   --->   "%a_buff_4_load_5 = load i3 %a_buff_4_addr_5"   --->   Operation 322 'load' 'a_buff_4_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 323 [2/2] (0.67ns)   --->   "%a_buff_5_load_5 = load i3 %a_buff_5_addr_5"   --->   Operation 323 'load' 'a_buff_5_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 324 [2/2] (0.67ns)   --->   "%a_buff_6_load_5 = load i3 %a_buff_6_addr_5"   --->   Operation 324 'load' 'a_buff_6_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 325 [2/2] (0.67ns)   --->   "%a_buff_7_load_5 = load i3 %a_buff_7_addr_5"   --->   Operation 325 'load' 'a_buff_7_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 14 <SV = 13> <Delay = 0.67>
ST_14 : Operation 326 [1/2] (0.67ns)   --->   "%a_buff_load_4 = load i3 %a_buff_addr_4"   --->   Operation 326 'load' 'a_buff_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 327 [1/2] (0.67ns)   --->   "%a_buff_1_load_4 = load i3 %a_buff_1_addr_4"   --->   Operation 327 'load' 'a_buff_1_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 328 [1/2] (0.67ns)   --->   "%a_buff_2_load_4 = load i3 %a_buff_2_addr_4"   --->   Operation 328 'load' 'a_buff_2_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 329 [1/2] (0.67ns)   --->   "%a_buff_3_load_4 = load i3 %a_buff_3_addr_4"   --->   Operation 329 'load' 'a_buff_3_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 330 [1/2] (0.67ns)   --->   "%a_buff_4_load_4 = load i3 %a_buff_4_addr_4"   --->   Operation 330 'load' 'a_buff_4_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 331 [1/2] (0.67ns)   --->   "%a_buff_5_load_4 = load i3 %a_buff_5_addr_4"   --->   Operation 331 'load' 'a_buff_5_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 332 [1/2] (0.67ns)   --->   "%a_buff_6_load_4 = load i3 %a_buff_6_addr_4"   --->   Operation 332 'load' 'a_buff_6_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 333 [1/2] (0.67ns)   --->   "%a_buff_7_load_4 = load i3 %a_buff_7_addr_4"   --->   Operation 333 'load' 'a_buff_7_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 334 [1/2] (0.67ns)   --->   "%a_buff_load_5 = load i3 %a_buff_addr_5"   --->   Operation 334 'load' 'a_buff_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 335 [1/2] (0.67ns)   --->   "%a_buff_1_load_5 = load i3 %a_buff_1_addr_5"   --->   Operation 335 'load' 'a_buff_1_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 336 [1/2] (0.67ns)   --->   "%a_buff_2_load_5 = load i3 %a_buff_2_addr_5"   --->   Operation 336 'load' 'a_buff_2_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 337 [1/2] (0.67ns)   --->   "%a_buff_3_load_5 = load i3 %a_buff_3_addr_5"   --->   Operation 337 'load' 'a_buff_3_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 338 [1/2] (0.67ns)   --->   "%a_buff_4_load_5 = load i3 %a_buff_4_addr_5"   --->   Operation 338 'load' 'a_buff_4_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 339 [1/2] (0.67ns)   --->   "%a_buff_5_load_5 = load i3 %a_buff_5_addr_5"   --->   Operation 339 'load' 'a_buff_5_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 340 [1/2] (0.67ns)   --->   "%a_buff_6_load_5 = load i3 %a_buff_6_addr_5"   --->   Operation 340 'load' 'a_buff_6_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 341 [1/2] (0.67ns)   --->   "%a_buff_7_load_5 = load i3 %a_buff_7_addr_5"   --->   Operation 341 'load' 'a_buff_7_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 342 [1/1] (0.00ns)   --->   "%a_buff_addr_6 = getelementptr i32 %a_buff, i64 0, i64 6"   --->   Operation 342 'getelementptr' 'a_buff_addr_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 343 [1/1] (0.00ns)   --->   "%a_buff_1_addr_6 = getelementptr i32 %a_buff_1, i64 0, i64 6"   --->   Operation 343 'getelementptr' 'a_buff_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 344 [1/1] (0.00ns)   --->   "%a_buff_2_addr_6 = getelementptr i32 %a_buff_2, i64 0, i64 6"   --->   Operation 344 'getelementptr' 'a_buff_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 345 [1/1] (0.00ns)   --->   "%a_buff_3_addr_6 = getelementptr i32 %a_buff_3, i64 0, i64 6"   --->   Operation 345 'getelementptr' 'a_buff_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 346 [1/1] (0.00ns)   --->   "%a_buff_4_addr_6 = getelementptr i32 %a_buff_4, i64 0, i64 6"   --->   Operation 346 'getelementptr' 'a_buff_4_addr_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 347 [1/1] (0.00ns)   --->   "%a_buff_5_addr_6 = getelementptr i32 %a_buff_5, i64 0, i64 6"   --->   Operation 347 'getelementptr' 'a_buff_5_addr_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 348 [1/1] (0.00ns)   --->   "%a_buff_6_addr_6 = getelementptr i32 %a_buff_6, i64 0, i64 6"   --->   Operation 348 'getelementptr' 'a_buff_6_addr_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 349 [1/1] (0.00ns)   --->   "%a_buff_7_addr_6 = getelementptr i32 %a_buff_7, i64 0, i64 6"   --->   Operation 349 'getelementptr' 'a_buff_7_addr_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 350 [2/2] (0.67ns)   --->   "%a_buff_load_6 = load i3 %a_buff_addr_6"   --->   Operation 350 'load' 'a_buff_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 351 [2/2] (0.67ns)   --->   "%a_buff_1_load_6 = load i3 %a_buff_1_addr_6"   --->   Operation 351 'load' 'a_buff_1_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 352 [2/2] (0.67ns)   --->   "%a_buff_2_load_6 = load i3 %a_buff_2_addr_6"   --->   Operation 352 'load' 'a_buff_2_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 353 [2/2] (0.67ns)   --->   "%a_buff_3_load_6 = load i3 %a_buff_3_addr_6"   --->   Operation 353 'load' 'a_buff_3_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 354 [2/2] (0.67ns)   --->   "%a_buff_4_load_6 = load i3 %a_buff_4_addr_6"   --->   Operation 354 'load' 'a_buff_4_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 355 [2/2] (0.67ns)   --->   "%a_buff_5_load_6 = load i3 %a_buff_5_addr_6"   --->   Operation 355 'load' 'a_buff_5_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 356 [2/2] (0.67ns)   --->   "%a_buff_6_load_6 = load i3 %a_buff_6_addr_6"   --->   Operation 356 'load' 'a_buff_6_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 357 [2/2] (0.67ns)   --->   "%a_buff_7_load_6 = load i3 %a_buff_7_addr_6"   --->   Operation 357 'load' 'a_buff_7_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 358 [1/1] (0.00ns)   --->   "%a_buff_addr_7 = getelementptr i32 %a_buff, i64 0, i64 7"   --->   Operation 358 'getelementptr' 'a_buff_addr_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 359 [1/1] (0.00ns)   --->   "%a_buff_1_addr_7 = getelementptr i32 %a_buff_1, i64 0, i64 7"   --->   Operation 359 'getelementptr' 'a_buff_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 360 [1/1] (0.00ns)   --->   "%a_buff_2_addr_7 = getelementptr i32 %a_buff_2, i64 0, i64 7"   --->   Operation 360 'getelementptr' 'a_buff_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 361 [1/1] (0.00ns)   --->   "%a_buff_3_addr_7 = getelementptr i32 %a_buff_3, i64 0, i64 7"   --->   Operation 361 'getelementptr' 'a_buff_3_addr_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 362 [1/1] (0.00ns)   --->   "%a_buff_4_addr_7 = getelementptr i32 %a_buff_4, i64 0, i64 7"   --->   Operation 362 'getelementptr' 'a_buff_4_addr_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 363 [1/1] (0.00ns)   --->   "%a_buff_5_addr_7 = getelementptr i32 %a_buff_5, i64 0, i64 7"   --->   Operation 363 'getelementptr' 'a_buff_5_addr_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 364 [1/1] (0.00ns)   --->   "%a_buff_6_addr_7 = getelementptr i32 %a_buff_6, i64 0, i64 7"   --->   Operation 364 'getelementptr' 'a_buff_6_addr_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 365 [1/1] (0.00ns)   --->   "%a_buff_7_addr_7 = getelementptr i32 %a_buff_7, i64 0, i64 7"   --->   Operation 365 'getelementptr' 'a_buff_7_addr_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 366 [2/2] (0.67ns)   --->   "%a_buff_load_7 = load i3 %a_buff_addr_7"   --->   Operation 366 'load' 'a_buff_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 367 [2/2] (0.67ns)   --->   "%a_buff_1_load_7 = load i3 %a_buff_1_addr_7"   --->   Operation 367 'load' 'a_buff_1_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 368 [2/2] (0.67ns)   --->   "%a_buff_2_load_7 = load i3 %a_buff_2_addr_7"   --->   Operation 368 'load' 'a_buff_2_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 369 [2/2] (0.67ns)   --->   "%a_buff_3_load_7 = load i3 %a_buff_3_addr_7"   --->   Operation 369 'load' 'a_buff_3_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 370 [2/2] (0.67ns)   --->   "%a_buff_4_load_7 = load i3 %a_buff_4_addr_7"   --->   Operation 370 'load' 'a_buff_4_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 371 [2/2] (0.67ns)   --->   "%a_buff_5_load_7 = load i3 %a_buff_5_addr_7"   --->   Operation 371 'load' 'a_buff_5_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 372 [2/2] (0.67ns)   --->   "%a_buff_6_load_7 = load i3 %a_buff_6_addr_7"   --->   Operation 372 'load' 'a_buff_6_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 373 [2/2] (0.67ns)   --->   "%a_buff_7_load_7 = load i3 %a_buff_7_addr_7"   --->   Operation 373 'load' 'a_buff_7_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 15 <SV = 14> <Delay = 1.39>
ST_15 : Operation 374 [1/1] (0.00ns)   --->   "%c_buff_63_loc_load = load i32 %c_buff_63_loc"   --->   Operation 374 'load' 'c_buff_63_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 375 [1/1] (0.00ns)   --->   "%c_buff_62_loc_load = load i32 %c_buff_62_loc"   --->   Operation 375 'load' 'c_buff_62_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 376 [1/1] (0.00ns)   --->   "%c_buff_61_loc_load = load i32 %c_buff_61_loc"   --->   Operation 376 'load' 'c_buff_61_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 377 [1/1] (0.00ns)   --->   "%c_buff_60_loc_load = load i32 %c_buff_60_loc"   --->   Operation 377 'load' 'c_buff_60_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 378 [1/1] (0.00ns)   --->   "%c_buff_59_loc_load = load i32 %c_buff_59_loc"   --->   Operation 378 'load' 'c_buff_59_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 379 [1/1] (0.00ns)   --->   "%c_buff_58_loc_load = load i32 %c_buff_58_loc"   --->   Operation 379 'load' 'c_buff_58_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 380 [1/1] (0.00ns)   --->   "%c_buff_57_loc_load = load i32 %c_buff_57_loc"   --->   Operation 380 'load' 'c_buff_57_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 381 [1/1] (0.00ns)   --->   "%c_buff_56_loc_load = load i32 %c_buff_56_loc"   --->   Operation 381 'load' 'c_buff_56_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 382 [1/1] (0.00ns)   --->   "%c_buff_55_loc_load = load i32 %c_buff_55_loc"   --->   Operation 382 'load' 'c_buff_55_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 383 [1/1] (0.00ns)   --->   "%c_buff_54_loc_load = load i32 %c_buff_54_loc"   --->   Operation 383 'load' 'c_buff_54_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 384 [1/1] (0.00ns)   --->   "%c_buff_53_loc_load = load i32 %c_buff_53_loc"   --->   Operation 384 'load' 'c_buff_53_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 385 [1/1] (0.00ns)   --->   "%c_buff_52_loc_load = load i32 %c_buff_52_loc"   --->   Operation 385 'load' 'c_buff_52_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 386 [1/1] (0.00ns)   --->   "%c_buff_51_loc_load = load i32 %c_buff_51_loc"   --->   Operation 386 'load' 'c_buff_51_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 387 [1/1] (0.00ns)   --->   "%c_buff_50_loc_load = load i32 %c_buff_50_loc"   --->   Operation 387 'load' 'c_buff_50_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 388 [1/1] (0.00ns)   --->   "%c_buff_49_loc_load = load i32 %c_buff_49_loc"   --->   Operation 388 'load' 'c_buff_49_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 389 [1/1] (0.00ns)   --->   "%c_buff_48_loc_load = load i32 %c_buff_48_loc"   --->   Operation 389 'load' 'c_buff_48_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 390 [1/1] (0.00ns)   --->   "%c_buff_47_loc_load = load i32 %c_buff_47_loc"   --->   Operation 390 'load' 'c_buff_47_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 391 [1/1] (0.00ns)   --->   "%c_buff_46_loc_load = load i32 %c_buff_46_loc"   --->   Operation 391 'load' 'c_buff_46_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 392 [1/1] (0.00ns)   --->   "%c_buff_45_loc_load = load i32 %c_buff_45_loc"   --->   Operation 392 'load' 'c_buff_45_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 393 [1/1] (0.00ns)   --->   "%c_buff_44_loc_load = load i32 %c_buff_44_loc"   --->   Operation 393 'load' 'c_buff_44_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 394 [1/1] (0.00ns)   --->   "%c_buff_43_loc_load = load i32 %c_buff_43_loc"   --->   Operation 394 'load' 'c_buff_43_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 395 [1/1] (0.00ns)   --->   "%c_buff_42_loc_load = load i32 %c_buff_42_loc"   --->   Operation 395 'load' 'c_buff_42_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 396 [1/1] (0.00ns)   --->   "%c_buff_41_loc_load = load i32 %c_buff_41_loc"   --->   Operation 396 'load' 'c_buff_41_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 397 [1/1] (0.00ns)   --->   "%c_buff_40_loc_load = load i32 %c_buff_40_loc"   --->   Operation 397 'load' 'c_buff_40_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 398 [1/1] (0.00ns)   --->   "%c_buff_39_loc_load = load i32 %c_buff_39_loc"   --->   Operation 398 'load' 'c_buff_39_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 399 [1/1] (0.00ns)   --->   "%c_buff_38_loc_load = load i32 %c_buff_38_loc"   --->   Operation 399 'load' 'c_buff_38_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 400 [1/1] (0.00ns)   --->   "%c_buff_37_loc_load = load i32 %c_buff_37_loc"   --->   Operation 400 'load' 'c_buff_37_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 401 [1/1] (0.00ns)   --->   "%c_buff_36_loc_load = load i32 %c_buff_36_loc"   --->   Operation 401 'load' 'c_buff_36_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 402 [1/1] (0.00ns)   --->   "%c_buff_35_loc_load = load i32 %c_buff_35_loc"   --->   Operation 402 'load' 'c_buff_35_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 403 [1/1] (0.00ns)   --->   "%c_buff_34_loc_load = load i32 %c_buff_34_loc"   --->   Operation 403 'load' 'c_buff_34_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 404 [1/1] (0.00ns)   --->   "%c_buff_33_loc_load = load i32 %c_buff_33_loc"   --->   Operation 404 'load' 'c_buff_33_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 405 [1/1] (0.00ns)   --->   "%c_buff_32_loc_load = load i32 %c_buff_32_loc"   --->   Operation 405 'load' 'c_buff_32_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 406 [1/1] (0.00ns)   --->   "%c_buff_31_loc_load = load i32 %c_buff_31_loc"   --->   Operation 406 'load' 'c_buff_31_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 407 [1/1] (0.00ns)   --->   "%c_buff_30_loc_load = load i32 %c_buff_30_loc"   --->   Operation 407 'load' 'c_buff_30_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 408 [1/1] (0.00ns)   --->   "%c_buff_29_loc_load = load i32 %c_buff_29_loc"   --->   Operation 408 'load' 'c_buff_29_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 409 [1/1] (0.00ns)   --->   "%c_buff_28_loc_load = load i32 %c_buff_28_loc"   --->   Operation 409 'load' 'c_buff_28_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 410 [1/1] (0.00ns)   --->   "%c_buff_27_loc_load = load i32 %c_buff_27_loc"   --->   Operation 410 'load' 'c_buff_27_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 411 [1/1] (0.00ns)   --->   "%c_buff_26_loc_load = load i32 %c_buff_26_loc"   --->   Operation 411 'load' 'c_buff_26_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 412 [1/1] (0.00ns)   --->   "%c_buff_25_loc_load = load i32 %c_buff_25_loc"   --->   Operation 412 'load' 'c_buff_25_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 413 [1/1] (0.00ns)   --->   "%c_buff_24_loc_load = load i32 %c_buff_24_loc"   --->   Operation 413 'load' 'c_buff_24_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 414 [1/1] (0.00ns)   --->   "%c_buff_23_loc_load = load i32 %c_buff_23_loc"   --->   Operation 414 'load' 'c_buff_23_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 415 [1/1] (0.00ns)   --->   "%c_buff_22_loc_load = load i32 %c_buff_22_loc"   --->   Operation 415 'load' 'c_buff_22_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 416 [1/1] (0.00ns)   --->   "%c_buff_21_loc_load = load i32 %c_buff_21_loc"   --->   Operation 416 'load' 'c_buff_21_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 417 [1/1] (0.00ns)   --->   "%c_buff_20_loc_load = load i32 %c_buff_20_loc"   --->   Operation 417 'load' 'c_buff_20_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 418 [1/1] (0.00ns)   --->   "%c_buff_19_loc_load = load i32 %c_buff_19_loc"   --->   Operation 418 'load' 'c_buff_19_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 419 [1/1] (0.00ns)   --->   "%c_buff_18_loc_load = load i32 %c_buff_18_loc"   --->   Operation 419 'load' 'c_buff_18_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 420 [1/1] (0.00ns)   --->   "%c_buff_17_loc_load = load i32 %c_buff_17_loc"   --->   Operation 420 'load' 'c_buff_17_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 421 [1/1] (0.00ns)   --->   "%c_buff_16_loc_load = load i32 %c_buff_16_loc"   --->   Operation 421 'load' 'c_buff_16_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 422 [1/1] (0.00ns)   --->   "%c_buff_15_loc_load = load i32 %c_buff_15_loc"   --->   Operation 422 'load' 'c_buff_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 423 [1/1] (0.00ns)   --->   "%c_buff_14_loc_load = load i32 %c_buff_14_loc"   --->   Operation 423 'load' 'c_buff_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 424 [1/1] (0.00ns)   --->   "%c_buff_13_loc_load = load i32 %c_buff_13_loc"   --->   Operation 424 'load' 'c_buff_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 425 [1/1] (0.00ns)   --->   "%c_buff_12_loc_load = load i32 %c_buff_12_loc"   --->   Operation 425 'load' 'c_buff_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 426 [1/1] (0.00ns)   --->   "%c_buff_11_loc_load = load i32 %c_buff_11_loc"   --->   Operation 426 'load' 'c_buff_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 427 [1/1] (0.00ns)   --->   "%c_buff_10_loc_load = load i32 %c_buff_10_loc"   --->   Operation 427 'load' 'c_buff_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 428 [1/1] (0.00ns)   --->   "%c_buff_9_loc_load = load i32 %c_buff_9_loc"   --->   Operation 428 'load' 'c_buff_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 429 [1/1] (0.00ns)   --->   "%c_buff_8_loc_load = load i32 %c_buff_8_loc"   --->   Operation 429 'load' 'c_buff_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 430 [1/1] (0.00ns)   --->   "%c_buff_7_loc_load = load i32 %c_buff_7_loc"   --->   Operation 430 'load' 'c_buff_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 431 [1/1] (0.00ns)   --->   "%c_buff_6_loc_load = load i32 %c_buff_6_loc"   --->   Operation 431 'load' 'c_buff_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 432 [1/1] (0.00ns)   --->   "%c_buff_5_loc_load = load i32 %c_buff_5_loc"   --->   Operation 432 'load' 'c_buff_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 433 [1/1] (0.00ns)   --->   "%c_buff_4_loc_load = load i32 %c_buff_4_loc"   --->   Operation 433 'load' 'c_buff_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 434 [1/1] (0.00ns)   --->   "%c_buff_3_loc_load = load i32 %c_buff_3_loc"   --->   Operation 434 'load' 'c_buff_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 435 [1/1] (0.00ns)   --->   "%c_buff_2_loc_load = load i32 %c_buff_2_loc"   --->   Operation 435 'load' 'c_buff_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 436 [1/1] (0.00ns)   --->   "%c_buff_1_loc_load = load i32 %c_buff_1_loc"   --->   Operation 436 'load' 'c_buff_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 437 [1/1] (0.00ns)   --->   "%c_buff_loc_load = load i32 %c_buff_loc"   --->   Operation 437 'load' 'c_buff_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 438 [1/2] (0.67ns)   --->   "%a_buff_load_6 = load i3 %a_buff_addr_6"   --->   Operation 438 'load' 'a_buff_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_15 : Operation 439 [1/2] (0.67ns)   --->   "%a_buff_1_load_6 = load i3 %a_buff_1_addr_6"   --->   Operation 439 'load' 'a_buff_1_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_15 : Operation 440 [1/2] (0.67ns)   --->   "%a_buff_2_load_6 = load i3 %a_buff_2_addr_6"   --->   Operation 440 'load' 'a_buff_2_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_15 : Operation 441 [1/2] (0.67ns)   --->   "%a_buff_3_load_6 = load i3 %a_buff_3_addr_6"   --->   Operation 441 'load' 'a_buff_3_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_15 : Operation 442 [1/2] (0.67ns)   --->   "%a_buff_4_load_6 = load i3 %a_buff_4_addr_6"   --->   Operation 442 'load' 'a_buff_4_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_15 : Operation 443 [1/2] (0.67ns)   --->   "%a_buff_5_load_6 = load i3 %a_buff_5_addr_6"   --->   Operation 443 'load' 'a_buff_5_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_15 : Operation 444 [1/2] (0.67ns)   --->   "%a_buff_6_load_6 = load i3 %a_buff_6_addr_6"   --->   Operation 444 'load' 'a_buff_6_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_15 : Operation 445 [1/2] (0.67ns)   --->   "%a_buff_7_load_6 = load i3 %a_buff_7_addr_6"   --->   Operation 445 'load' 'a_buff_7_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_15 : Operation 446 [1/2] (0.67ns)   --->   "%a_buff_load_7 = load i3 %a_buff_addr_7"   --->   Operation 446 'load' 'a_buff_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_15 : Operation 447 [1/2] (0.67ns)   --->   "%a_buff_1_load_7 = load i3 %a_buff_1_addr_7"   --->   Operation 447 'load' 'a_buff_1_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_15 : Operation 448 [1/2] (0.67ns)   --->   "%a_buff_2_load_7 = load i3 %a_buff_2_addr_7"   --->   Operation 448 'load' 'a_buff_2_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_15 : Operation 449 [1/2] (0.67ns)   --->   "%a_buff_3_load_7 = load i3 %a_buff_3_addr_7"   --->   Operation 449 'load' 'a_buff_3_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_15 : Operation 450 [1/2] (0.67ns)   --->   "%a_buff_4_load_7 = load i3 %a_buff_4_addr_7"   --->   Operation 450 'load' 'a_buff_4_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_15 : Operation 451 [1/2] (0.67ns)   --->   "%a_buff_5_load_7 = load i3 %a_buff_5_addr_7"   --->   Operation 451 'load' 'a_buff_5_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_15 : Operation 452 [1/2] (0.67ns)   --->   "%a_buff_6_load_7 = load i3 %a_buff_6_addr_7"   --->   Operation 452 'load' 'a_buff_6_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_15 : Operation 453 [1/2] (0.67ns)   --->   "%a_buff_7_load_7 = load i3 %a_buff_7_addr_7"   --->   Operation 453 'load' 'a_buff_7_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_15 : Operation 454 [2/2] (0.72ns)   --->   "%call_ln0 = call void @gemm_Pipeline_VITIS_LOOP_51_3, i32 %c_buff_63_loc_load, i32 %c_buff_62_loc_load, i32 %c_buff_61_loc_load, i32 %c_buff_60_loc_load, i32 %c_buff_59_loc_load, i32 %c_buff_58_loc_load, i32 %c_buff_57_loc_load, i32 %c_buff_56_loc_load, i32 %c_buff_55_loc_load, i32 %c_buff_54_loc_load, i32 %c_buff_53_loc_load, i32 %c_buff_52_loc_load, i32 %c_buff_51_loc_load, i32 %c_buff_50_loc_load, i32 %c_buff_49_loc_load, i32 %c_buff_48_loc_load, i32 %c_buff_47_loc_load, i32 %c_buff_46_loc_load, i32 %c_buff_45_loc_load, i32 %c_buff_44_loc_load, i32 %c_buff_43_loc_load, i32 %c_buff_42_loc_load, i32 %c_buff_41_loc_load, i32 %c_buff_40_loc_load, i32 %c_buff_39_loc_load, i32 %c_buff_38_loc_load, i32 %c_buff_37_loc_load, i32 %c_buff_36_loc_load, i32 %c_buff_35_loc_load, i32 %c_buff_34_loc_load, i32 %c_buff_33_loc_load, i32 %c_buff_32_loc_load, i32 %c_buff_31_loc_load, i32 %c_buff_30_loc_load, i32 %c_buff_29_loc_load, i32 %c_buff_28_loc_load, i32 %c_buff_27_loc_load, i32 %c_buff_26_loc_load, i32 %c_buff_25_loc_load, i32 %c_buff_24_loc_load, i32 %c_buff_23_loc_load, i32 %c_buff_22_loc_load, i32 %c_buff_21_loc_load, i32 %c_buff_20_loc_load, i32 %c_buff_19_loc_load, i32 %c_buff_18_loc_load, i32 %c_buff_17_loc_load, i32 %c_buff_16_loc_load, i32 %c_buff_15_loc_load, i32 %c_buff_14_loc_load, i32 %c_buff_13_loc_load, i32 %c_buff_12_loc_load, i32 %c_buff_11_loc_load, i32 %c_buff_10_loc_load, i32 %c_buff_9_loc_load, i32 %c_buff_8_loc_load, i32 %c_buff_7_loc_load, i32 %c_buff_6_loc_load, i32 %c_buff_5_loc_load, i32 %c_buff_4_loc_load, i32 %c_buff_3_loc_load, i32 %c_buff_2_loc_load, i32 %c_buff_1_loc_load, i32 %c_buff_loc_load, i32 %a_buff_load, i32 %a_buff_1_load, i32 %a_buff_2_load, i32 %a_buff_3_load, i32 %a_buff_4_load, i32 %a_buff_5_load, i32 %a_buff_6_load, i32 %a_buff_7_load, i32 %b_buff, i32 %b_buff_1, i32 %b_buff_2, i32 %b_buff_3, i32 %b_buff_4, i32 %b_buff_5, i32 %b_buff_6, i32 %b_buff_7, i32 %a_buff_load_1, i32 %a_buff_1_load_1, i32 %a_buff_2_load_1, i32 %a_buff_3_load_1, i32 %a_buff_4_load_1, i32 %a_buff_5_load_1, i32 %a_buff_6_load_1, i32 %a_buff_7_load_1, i32 %a_buff_load_2, i32 %a_buff_1_load_2, i32 %a_buff_2_load_2, i32 %a_buff_3_load_2, i32 %a_buff_4_load_2, i32 %a_buff_5_load_2, i32 %a_buff_6_load_2, i32 %a_buff_7_load_2, i32 %a_buff_load_3, i32 %a_buff_1_load_3, i32 %a_buff_2_load_3, i32 %a_buff_3_load_3, i32 %a_buff_4_load_3, i32 %a_buff_5_load_3, i32 %a_buff_6_load_3, i32 %a_buff_7_load_3, i32 %a_buff_load_4, i32 %a_buff_1_load_4, i32 %a_buff_2_load_4, i32 %a_buff_3_load_4, i32 %a_buff_4_load_4, i32 %a_buff_5_load_4, i32 %a_buff_6_load_4, i32 %a_buff_7_load_4, i32 %a_buff_load_5, i32 %a_buff_1_load_5, i32 %a_buff_2_load_5, i32 %a_buff_3_load_5, i32 %a_buff_4_load_5, i32 %a_buff_5_load_5, i32 %a_buff_6_load_5, i32 %a_buff_7_load_5, i32 %a_buff_load_6, i32 %a_buff_1_load_6, i32 %a_buff_2_load_6, i32 %a_buff_3_load_6, i32 %a_buff_4_load_6, i32 %a_buff_5_load_6, i32 %a_buff_6_load_6, i32 %a_buff_7_load_6, i32 %a_buff_load_7, i32 %a_buff_1_load_7, i32 %a_buff_2_load_7, i32 %a_buff_3_load_7, i32 %a_buff_4_load_7, i32 %a_buff_5_load_7, i32 %a_buff_6_load_7, i32 %a_buff_7_load_7, i32 %add_7_7116_loc, i32 %add_7_6115_loc, i32 %add_7_5114_loc, i32 %add_7_4113_loc, i32 %add_7_3112_loc, i32 %add_7_2111_loc, i32 %add_7_1110_loc, i32 %add_7109_loc, i32 %add_6_7108_loc, i32 %add_6_6107_loc, i32 %add_6_5106_loc, i32 %add_6_4105_loc, i32 %add_6_3104_loc, i32 %add_6_2103_loc, i32 %add_6_1102_loc, i32 %add_6101_loc, i32 %add_5_7100_loc, i32 %add_5_699_loc, i32 %add_5_598_loc, i32 %add_5_497_loc, i32 %add_5_396_loc, i32 %add_5_295_loc, i32 %add_5_194_loc, i32 %add_593_loc, i32 %add_4_792_loc, i32 %add_4_691_loc, i32 %add_4_590_loc, i32 %add_4_489_loc, i32 %add_4_388_loc, i32 %add_4_287_loc, i32 %add_4_186_loc, i32 %add_485_loc, i32 %add_3_784_loc, i32 %add_3_683_loc, i32 %add_3_582_loc, i32 %add_3_481_loc, i32 %add_3_380_loc, i32 %add_3_279_loc, i32 %add_3_178_loc, i32 %add_377_loc, i32 %add_2_776_loc, i32 %add_2_675_loc, i32 %add_2_574_loc, i32 %add_2_473_loc, i32 %add_2_372_loc, i32 %add_2_271_loc, i32 %add_2_170_loc, i32 %add_269_loc, i32 %add_1_768_loc, i32 %add_1_667_loc, i32 %add_1_566_loc, i32 %add_1_465_loc, i32 %add_1_364_loc, i32 %add_1_263_loc, i32 %add_1_162_loc, i32 %add_161_loc, i32 %add_75260_loc, i32 %add_64759_loc, i32 %add_54258_loc, i32 %add_43757_loc, i32 %add_33256_loc, i32 %add_22755_loc, i32 %add_12254_loc, i32 %p_loc"   --->   Operation 454 'call' 'call_ln0' <Predicate = true> <Delay = 0.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 455 [1/2] (0.00ns)   --->   "%call_ln0 = call void @gemm_Pipeline_VITIS_LOOP_51_3, i32 %c_buff_63_loc_load, i32 %c_buff_62_loc_load, i32 %c_buff_61_loc_load, i32 %c_buff_60_loc_load, i32 %c_buff_59_loc_load, i32 %c_buff_58_loc_load, i32 %c_buff_57_loc_load, i32 %c_buff_56_loc_load, i32 %c_buff_55_loc_load, i32 %c_buff_54_loc_load, i32 %c_buff_53_loc_load, i32 %c_buff_52_loc_load, i32 %c_buff_51_loc_load, i32 %c_buff_50_loc_load, i32 %c_buff_49_loc_load, i32 %c_buff_48_loc_load, i32 %c_buff_47_loc_load, i32 %c_buff_46_loc_load, i32 %c_buff_45_loc_load, i32 %c_buff_44_loc_load, i32 %c_buff_43_loc_load, i32 %c_buff_42_loc_load, i32 %c_buff_41_loc_load, i32 %c_buff_40_loc_load, i32 %c_buff_39_loc_load, i32 %c_buff_38_loc_load, i32 %c_buff_37_loc_load, i32 %c_buff_36_loc_load, i32 %c_buff_35_loc_load, i32 %c_buff_34_loc_load, i32 %c_buff_33_loc_load, i32 %c_buff_32_loc_load, i32 %c_buff_31_loc_load, i32 %c_buff_30_loc_load, i32 %c_buff_29_loc_load, i32 %c_buff_28_loc_load, i32 %c_buff_27_loc_load, i32 %c_buff_26_loc_load, i32 %c_buff_25_loc_load, i32 %c_buff_24_loc_load, i32 %c_buff_23_loc_load, i32 %c_buff_22_loc_load, i32 %c_buff_21_loc_load, i32 %c_buff_20_loc_load, i32 %c_buff_19_loc_load, i32 %c_buff_18_loc_load, i32 %c_buff_17_loc_load, i32 %c_buff_16_loc_load, i32 %c_buff_15_loc_load, i32 %c_buff_14_loc_load, i32 %c_buff_13_loc_load, i32 %c_buff_12_loc_load, i32 %c_buff_11_loc_load, i32 %c_buff_10_loc_load, i32 %c_buff_9_loc_load, i32 %c_buff_8_loc_load, i32 %c_buff_7_loc_load, i32 %c_buff_6_loc_load, i32 %c_buff_5_loc_load, i32 %c_buff_4_loc_load, i32 %c_buff_3_loc_load, i32 %c_buff_2_loc_load, i32 %c_buff_1_loc_load, i32 %c_buff_loc_load, i32 %a_buff_load, i32 %a_buff_1_load, i32 %a_buff_2_load, i32 %a_buff_3_load, i32 %a_buff_4_load, i32 %a_buff_5_load, i32 %a_buff_6_load, i32 %a_buff_7_load, i32 %b_buff, i32 %b_buff_1, i32 %b_buff_2, i32 %b_buff_3, i32 %b_buff_4, i32 %b_buff_5, i32 %b_buff_6, i32 %b_buff_7, i32 %a_buff_load_1, i32 %a_buff_1_load_1, i32 %a_buff_2_load_1, i32 %a_buff_3_load_1, i32 %a_buff_4_load_1, i32 %a_buff_5_load_1, i32 %a_buff_6_load_1, i32 %a_buff_7_load_1, i32 %a_buff_load_2, i32 %a_buff_1_load_2, i32 %a_buff_2_load_2, i32 %a_buff_3_load_2, i32 %a_buff_4_load_2, i32 %a_buff_5_load_2, i32 %a_buff_6_load_2, i32 %a_buff_7_load_2, i32 %a_buff_load_3, i32 %a_buff_1_load_3, i32 %a_buff_2_load_3, i32 %a_buff_3_load_3, i32 %a_buff_4_load_3, i32 %a_buff_5_load_3, i32 %a_buff_6_load_3, i32 %a_buff_7_load_3, i32 %a_buff_load_4, i32 %a_buff_1_load_4, i32 %a_buff_2_load_4, i32 %a_buff_3_load_4, i32 %a_buff_4_load_4, i32 %a_buff_5_load_4, i32 %a_buff_6_load_4, i32 %a_buff_7_load_4, i32 %a_buff_load_5, i32 %a_buff_1_load_5, i32 %a_buff_2_load_5, i32 %a_buff_3_load_5, i32 %a_buff_4_load_5, i32 %a_buff_5_load_5, i32 %a_buff_6_load_5, i32 %a_buff_7_load_5, i32 %a_buff_load_6, i32 %a_buff_1_load_6, i32 %a_buff_2_load_6, i32 %a_buff_3_load_6, i32 %a_buff_4_load_6, i32 %a_buff_5_load_6, i32 %a_buff_6_load_6, i32 %a_buff_7_load_6, i32 %a_buff_load_7, i32 %a_buff_1_load_7, i32 %a_buff_2_load_7, i32 %a_buff_3_load_7, i32 %a_buff_4_load_7, i32 %a_buff_5_load_7, i32 %a_buff_6_load_7, i32 %a_buff_7_load_7, i32 %add_7_7116_loc, i32 %add_7_6115_loc, i32 %add_7_5114_loc, i32 %add_7_4113_loc, i32 %add_7_3112_loc, i32 %add_7_2111_loc, i32 %add_7_1110_loc, i32 %add_7109_loc, i32 %add_6_7108_loc, i32 %add_6_6107_loc, i32 %add_6_5106_loc, i32 %add_6_4105_loc, i32 %add_6_3104_loc, i32 %add_6_2103_loc, i32 %add_6_1102_loc, i32 %add_6101_loc, i32 %add_5_7100_loc, i32 %add_5_699_loc, i32 %add_5_598_loc, i32 %add_5_497_loc, i32 %add_5_396_loc, i32 %add_5_295_loc, i32 %add_5_194_loc, i32 %add_593_loc, i32 %add_4_792_loc, i32 %add_4_691_loc, i32 %add_4_590_loc, i32 %add_4_489_loc, i32 %add_4_388_loc, i32 %add_4_287_loc, i32 %add_4_186_loc, i32 %add_485_loc, i32 %add_3_784_loc, i32 %add_3_683_loc, i32 %add_3_582_loc, i32 %add_3_481_loc, i32 %add_3_380_loc, i32 %add_3_279_loc, i32 %add_3_178_loc, i32 %add_377_loc, i32 %add_2_776_loc, i32 %add_2_675_loc, i32 %add_2_574_loc, i32 %add_2_473_loc, i32 %add_2_372_loc, i32 %add_2_271_loc, i32 %add_2_170_loc, i32 %add_269_loc, i32 %add_1_768_loc, i32 %add_1_667_loc, i32 %add_1_566_loc, i32 %add_1_465_loc, i32 %add_1_364_loc, i32 %add_1_263_loc, i32 %add_1_162_loc, i32 %add_161_loc, i32 %add_75260_loc, i32 %add_64759_loc, i32 %add_54258_loc, i32 %add_43757_loc, i32 %add_33256_loc, i32 %add_22755_loc, i32 %add_12254_loc, i32 %p_loc"   --->   Operation 455 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 456 [1/1] (0.00ns)   --->   "%sext_ln62 = sext i62 %trunc_ln3" [gemm_outer.cc:62]   --->   Operation 456 'sext' 'sext_ln62' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 457 [1/1] (0.00ns)   --->   "%c_port_addr = getelementptr i32 %c_port, i64 %sext_ln62" [gemm_outer.cc:62]   --->   Operation 457 'getelementptr' 'c_port_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 458 [1/1] (7.30ns)   --->   "%empty_33 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %c_port_addr, i32 64" [gemm_outer.cc:62]   --->   Operation 458 'writereq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 1.44>
ST_17 : Operation 459 [1/1] (0.00ns)   --->   "%add_7_7116_loc_load = load i32 %add_7_7116_loc"   --->   Operation 459 'load' 'add_7_7116_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 460 [1/1] (0.00ns)   --->   "%add_7_6115_loc_load = load i32 %add_7_6115_loc"   --->   Operation 460 'load' 'add_7_6115_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 461 [1/1] (0.00ns)   --->   "%add_7_5114_loc_load = load i32 %add_7_5114_loc"   --->   Operation 461 'load' 'add_7_5114_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 462 [1/1] (0.00ns)   --->   "%add_7_4113_loc_load = load i32 %add_7_4113_loc"   --->   Operation 462 'load' 'add_7_4113_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 463 [1/1] (0.00ns)   --->   "%add_7_3112_loc_load = load i32 %add_7_3112_loc"   --->   Operation 463 'load' 'add_7_3112_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 464 [1/1] (0.00ns)   --->   "%add_7_2111_loc_load = load i32 %add_7_2111_loc"   --->   Operation 464 'load' 'add_7_2111_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 465 [1/1] (0.00ns)   --->   "%add_7_1110_loc_load = load i32 %add_7_1110_loc"   --->   Operation 465 'load' 'add_7_1110_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 466 [1/1] (0.00ns)   --->   "%add_7109_loc_load = load i32 %add_7109_loc"   --->   Operation 466 'load' 'add_7109_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 467 [1/1] (0.00ns)   --->   "%add_6_7108_loc_load = load i32 %add_6_7108_loc"   --->   Operation 467 'load' 'add_6_7108_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 468 [1/1] (0.00ns)   --->   "%add_6_6107_loc_load = load i32 %add_6_6107_loc"   --->   Operation 468 'load' 'add_6_6107_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 469 [1/1] (0.00ns)   --->   "%add_6_5106_loc_load = load i32 %add_6_5106_loc"   --->   Operation 469 'load' 'add_6_5106_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 470 [1/1] (0.00ns)   --->   "%add_6_4105_loc_load = load i32 %add_6_4105_loc"   --->   Operation 470 'load' 'add_6_4105_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 471 [1/1] (0.00ns)   --->   "%add_6_3104_loc_load = load i32 %add_6_3104_loc"   --->   Operation 471 'load' 'add_6_3104_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 472 [1/1] (0.00ns)   --->   "%add_6_2103_loc_load = load i32 %add_6_2103_loc"   --->   Operation 472 'load' 'add_6_2103_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 473 [1/1] (0.00ns)   --->   "%add_6_1102_loc_load = load i32 %add_6_1102_loc"   --->   Operation 473 'load' 'add_6_1102_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 474 [1/1] (0.00ns)   --->   "%add_6101_loc_load = load i32 %add_6101_loc"   --->   Operation 474 'load' 'add_6101_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 475 [1/1] (0.00ns)   --->   "%add_5_7100_loc_load = load i32 %add_5_7100_loc"   --->   Operation 475 'load' 'add_5_7100_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 476 [1/1] (0.00ns)   --->   "%add_5_699_loc_load = load i32 %add_5_699_loc"   --->   Operation 476 'load' 'add_5_699_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 477 [1/1] (0.00ns)   --->   "%add_5_598_loc_load = load i32 %add_5_598_loc"   --->   Operation 477 'load' 'add_5_598_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 478 [1/1] (0.00ns)   --->   "%add_5_497_loc_load = load i32 %add_5_497_loc"   --->   Operation 478 'load' 'add_5_497_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 479 [1/1] (0.00ns)   --->   "%add_5_396_loc_load = load i32 %add_5_396_loc"   --->   Operation 479 'load' 'add_5_396_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 480 [1/1] (0.00ns)   --->   "%add_5_295_loc_load = load i32 %add_5_295_loc"   --->   Operation 480 'load' 'add_5_295_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 481 [1/1] (0.00ns)   --->   "%add_5_194_loc_load = load i32 %add_5_194_loc"   --->   Operation 481 'load' 'add_5_194_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 482 [1/1] (0.00ns)   --->   "%add_593_loc_load = load i32 %add_593_loc"   --->   Operation 482 'load' 'add_593_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 483 [1/1] (0.00ns)   --->   "%add_4_792_loc_load = load i32 %add_4_792_loc"   --->   Operation 483 'load' 'add_4_792_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 484 [1/1] (0.00ns)   --->   "%add_4_691_loc_load = load i32 %add_4_691_loc"   --->   Operation 484 'load' 'add_4_691_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 485 [1/1] (0.00ns)   --->   "%add_4_590_loc_load = load i32 %add_4_590_loc"   --->   Operation 485 'load' 'add_4_590_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 486 [1/1] (0.00ns)   --->   "%add_4_489_loc_load = load i32 %add_4_489_loc"   --->   Operation 486 'load' 'add_4_489_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 487 [1/1] (0.00ns)   --->   "%add_4_388_loc_load = load i32 %add_4_388_loc"   --->   Operation 487 'load' 'add_4_388_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 488 [1/1] (0.00ns)   --->   "%add_4_287_loc_load = load i32 %add_4_287_loc"   --->   Operation 488 'load' 'add_4_287_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 489 [1/1] (0.00ns)   --->   "%add_4_186_loc_load = load i32 %add_4_186_loc"   --->   Operation 489 'load' 'add_4_186_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 490 [1/1] (0.00ns)   --->   "%add_485_loc_load = load i32 %add_485_loc"   --->   Operation 490 'load' 'add_485_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 491 [1/1] (0.00ns)   --->   "%add_3_784_loc_load = load i32 %add_3_784_loc"   --->   Operation 491 'load' 'add_3_784_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 492 [1/1] (0.00ns)   --->   "%add_3_683_loc_load = load i32 %add_3_683_loc"   --->   Operation 492 'load' 'add_3_683_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 493 [1/1] (0.00ns)   --->   "%add_3_582_loc_load = load i32 %add_3_582_loc"   --->   Operation 493 'load' 'add_3_582_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 494 [1/1] (0.00ns)   --->   "%add_3_481_loc_load = load i32 %add_3_481_loc"   --->   Operation 494 'load' 'add_3_481_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 495 [1/1] (0.00ns)   --->   "%add_3_380_loc_load = load i32 %add_3_380_loc"   --->   Operation 495 'load' 'add_3_380_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 496 [1/1] (0.00ns)   --->   "%add_3_279_loc_load = load i32 %add_3_279_loc"   --->   Operation 496 'load' 'add_3_279_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 497 [1/1] (0.00ns)   --->   "%add_3_178_loc_load = load i32 %add_3_178_loc"   --->   Operation 497 'load' 'add_3_178_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 498 [1/1] (0.00ns)   --->   "%add_377_loc_load = load i32 %add_377_loc"   --->   Operation 498 'load' 'add_377_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 499 [1/1] (0.00ns)   --->   "%add_2_776_loc_load = load i32 %add_2_776_loc"   --->   Operation 499 'load' 'add_2_776_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 500 [1/1] (0.00ns)   --->   "%add_2_675_loc_load = load i32 %add_2_675_loc"   --->   Operation 500 'load' 'add_2_675_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 501 [1/1] (0.00ns)   --->   "%add_2_574_loc_load = load i32 %add_2_574_loc"   --->   Operation 501 'load' 'add_2_574_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 502 [1/1] (0.00ns)   --->   "%add_2_473_loc_load = load i32 %add_2_473_loc"   --->   Operation 502 'load' 'add_2_473_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 503 [1/1] (0.00ns)   --->   "%add_2_372_loc_load = load i32 %add_2_372_loc"   --->   Operation 503 'load' 'add_2_372_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 504 [1/1] (0.00ns)   --->   "%add_2_271_loc_load = load i32 %add_2_271_loc"   --->   Operation 504 'load' 'add_2_271_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 505 [1/1] (0.00ns)   --->   "%add_2_170_loc_load = load i32 %add_2_170_loc"   --->   Operation 505 'load' 'add_2_170_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 506 [1/1] (0.00ns)   --->   "%add_269_loc_load = load i32 %add_269_loc"   --->   Operation 506 'load' 'add_269_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 507 [1/1] (0.00ns)   --->   "%add_1_768_loc_load = load i32 %add_1_768_loc"   --->   Operation 507 'load' 'add_1_768_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 508 [1/1] (0.00ns)   --->   "%add_1_667_loc_load = load i32 %add_1_667_loc"   --->   Operation 508 'load' 'add_1_667_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 509 [1/1] (0.00ns)   --->   "%add_1_566_loc_load = load i32 %add_1_566_loc"   --->   Operation 509 'load' 'add_1_566_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 510 [1/1] (0.00ns)   --->   "%add_1_465_loc_load = load i32 %add_1_465_loc"   --->   Operation 510 'load' 'add_1_465_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 511 [1/1] (0.00ns)   --->   "%add_1_364_loc_load = load i32 %add_1_364_loc"   --->   Operation 511 'load' 'add_1_364_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 512 [1/1] (0.00ns)   --->   "%add_1_263_loc_load = load i32 %add_1_263_loc"   --->   Operation 512 'load' 'add_1_263_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 513 [1/1] (0.00ns)   --->   "%add_1_162_loc_load = load i32 %add_1_162_loc"   --->   Operation 513 'load' 'add_1_162_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 514 [1/1] (0.00ns)   --->   "%add_161_loc_load = load i32 %add_161_loc"   --->   Operation 514 'load' 'add_161_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 515 [1/1] (0.00ns)   --->   "%add_75260_loc_load = load i32 %add_75260_loc"   --->   Operation 515 'load' 'add_75260_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 516 [1/1] (0.00ns)   --->   "%add_64759_loc_load = load i32 %add_64759_loc"   --->   Operation 516 'load' 'add_64759_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 517 [1/1] (0.00ns)   --->   "%add_54258_loc_load = load i32 %add_54258_loc"   --->   Operation 517 'load' 'add_54258_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 518 [1/1] (0.00ns)   --->   "%add_43757_loc_load = load i32 %add_43757_loc"   --->   Operation 518 'load' 'add_43757_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 519 [1/1] (0.00ns)   --->   "%add_33256_loc_load = load i32 %add_33256_loc"   --->   Operation 519 'load' 'add_33256_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 520 [1/1] (0.00ns)   --->   "%add_22755_loc_load = load i32 %add_22755_loc"   --->   Operation 520 'load' 'add_22755_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 521 [1/1] (0.00ns)   --->   "%add_12254_loc_load = load i32 %add_12254_loc"   --->   Operation 521 'load' 'add_12254_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 522 [1/1] (0.00ns)   --->   "%p_loc_load = load i32 %p_loc"   --->   Operation 522 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 523 [2/2] (1.44ns)   --->   "%call_ln62 = call void @gemm_Pipeline_5, i32 %c_port, i62 %trunc_ln3, i32 %p_loc_load, i32 %add_12254_loc_load, i32 %add_22755_loc_load, i32 %add_33256_loc_load, i32 %add_43757_loc_load, i32 %add_54258_loc_load, i32 %add_64759_loc_load, i32 %add_75260_loc_load, i32 %add_161_loc_load, i32 %add_1_162_loc_load, i32 %add_1_263_loc_load, i32 %add_1_364_loc_load, i32 %add_1_465_loc_load, i32 %add_1_566_loc_load, i32 %add_1_667_loc_load, i32 %add_1_768_loc_load, i32 %add_269_loc_load, i32 %add_2_170_loc_load, i32 %add_2_271_loc_load, i32 %add_2_372_loc_load, i32 %add_2_473_loc_load, i32 %add_2_574_loc_load, i32 %add_2_675_loc_load, i32 %add_2_776_loc_load, i32 %add_377_loc_load, i32 %add_3_178_loc_load, i32 %add_3_279_loc_load, i32 %add_3_380_loc_load, i32 %add_3_481_loc_load, i32 %add_3_582_loc_load, i32 %add_3_683_loc_load, i32 %add_3_784_loc_load, i32 %add_485_loc_load, i32 %add_4_186_loc_load, i32 %add_4_287_loc_load, i32 %add_4_388_loc_load, i32 %add_4_489_loc_load, i32 %add_4_590_loc_load, i32 %add_4_691_loc_load, i32 %add_4_792_loc_load, i32 %add_593_loc_load, i32 %add_5_194_loc_load, i32 %add_5_295_loc_load, i32 %add_5_396_loc_load, i32 %add_5_497_loc_load, i32 %add_5_598_loc_load, i32 %add_5_699_loc_load, i32 %add_5_7100_loc_load, i32 %add_6101_loc_load, i32 %add_6_1102_loc_load, i32 %add_6_2103_loc_load, i32 %add_6_3104_loc_load, i32 %add_6_4105_loc_load, i32 %add_6_5106_loc_load, i32 %add_6_6107_loc_load, i32 %add_6_7108_loc_load, i32 %add_7109_loc_load, i32 %add_7_1110_loc_load, i32 %add_7_2111_loc_load, i32 %add_7_3112_loc_load, i32 %add_7_4113_loc_load, i32 %add_7_5114_loc_load, i32 %add_7_6115_loc_load, i32 %add_7_7116_loc_load" [gemm_outer.cc:62]   --->   Operation 523 'call' 'call_ln62' <Predicate = true> <Delay = 1.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 524 [1/2] (0.00ns)   --->   "%call_ln62 = call void @gemm_Pipeline_5, i32 %c_port, i62 %trunc_ln3, i32 %p_loc_load, i32 %add_12254_loc_load, i32 %add_22755_loc_load, i32 %add_33256_loc_load, i32 %add_43757_loc_load, i32 %add_54258_loc_load, i32 %add_64759_loc_load, i32 %add_75260_loc_load, i32 %add_161_loc_load, i32 %add_1_162_loc_load, i32 %add_1_263_loc_load, i32 %add_1_364_loc_load, i32 %add_1_465_loc_load, i32 %add_1_566_loc_load, i32 %add_1_667_loc_load, i32 %add_1_768_loc_load, i32 %add_269_loc_load, i32 %add_2_170_loc_load, i32 %add_2_271_loc_load, i32 %add_2_372_loc_load, i32 %add_2_473_loc_load, i32 %add_2_574_loc_load, i32 %add_2_675_loc_load, i32 %add_2_776_loc_load, i32 %add_377_loc_load, i32 %add_3_178_loc_load, i32 %add_3_279_loc_load, i32 %add_3_380_loc_load, i32 %add_3_481_loc_load, i32 %add_3_582_loc_load, i32 %add_3_683_loc_load, i32 %add_3_784_loc_load, i32 %add_485_loc_load, i32 %add_4_186_loc_load, i32 %add_4_287_loc_load, i32 %add_4_388_loc_load, i32 %add_4_489_loc_load, i32 %add_4_590_loc_load, i32 %add_4_691_loc_load, i32 %add_4_792_loc_load, i32 %add_593_loc_load, i32 %add_5_194_loc_load, i32 %add_5_295_loc_load, i32 %add_5_396_loc_load, i32 %add_5_497_loc_load, i32 %add_5_598_loc_load, i32 %add_5_699_loc_load, i32 %add_5_7100_loc_load, i32 %add_6101_loc_load, i32 %add_6_1102_loc_load, i32 %add_6_2103_loc_load, i32 %add_6_3104_loc_load, i32 %add_6_4105_loc_load, i32 %add_6_5106_loc_load, i32 %add_6_6107_loc_load, i32 %add_6_7108_loc_load, i32 %add_7109_loc_load, i32 %add_7_1110_loc_load, i32 %add_7_2111_loc_load, i32 %add_7_3112_loc_load, i32 %add_7_4113_loc_load, i32 %add_7_5114_loc_load, i32 %add_7_6115_loc_load, i32 %add_7_7116_loc_load" [gemm_outer.cc:62]   --->   Operation 524 'call' 'call_ln62' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 525 [5/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %c_port_addr" [gemm_outer.cc:63]   --->   Operation 525 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 526 [4/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %c_port_addr" [gemm_outer.cc:63]   --->   Operation 526 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 527 [3/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %c_port_addr" [gemm_outer.cc:63]   --->   Operation 527 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 528 [2/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %c_port_addr" [gemm_outer.cc:63]   --->   Operation 528 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 529 [1/1] (0.00ns)   --->   "%spectopmodule_ln15 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12" [gemm_outer.cc:15]   --->   Operation 529 'spectopmodule' 'spectopmodule_ln15' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 530 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a_port, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 64, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 530 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 531 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a_port"   --->   Operation 531 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 532 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b_port, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 64, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 532 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 533 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b_port"   --->   Operation 533 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 534 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_port, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 64, void @empty_4, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 534 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 535 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c_port"   --->   Operation 535 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 536 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 536 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 537 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 537 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 538 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 538 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 539 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 539 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 540 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 540 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 541 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 541 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 542 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 542 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 543 [1/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %c_port_addr" [gemm_outer.cc:63]   --->   Operation 543 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 544 [1/1] (0.00ns)   --->   "%ret_ln63 = ret" [gemm_outer.cc:63]   --->   Operation 544 'ret' 'ret_ln63' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read operation ('c') on port 'c' [7]  (1 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('a_port_addr', gemm_outer.cc:40) [170]  (0 ns)
	bus request operation ('empty', gemm_outer.cc:40) on port 'a_port' (gemm_outer.cc:40) [171]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', gemm_outer.cc:40) on port 'a_port' (gemm_outer.cc:40) [171]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', gemm_outer.cc:40) on port 'a_port' (gemm_outer.cc:40) [171]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', gemm_outer.cc:40) on port 'a_port' (gemm_outer.cc:40) [171]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', gemm_outer.cc:40) on port 'a_port' (gemm_outer.cc:40) [171]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', gemm_outer.cc:40) on port 'a_port' (gemm_outer.cc:40) [171]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', gemm_outer.cc:40) on port 'a_port' (gemm_outer.cc:40) [171]  (7.3 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 1.24ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2' [178]  (1.24 ns)

 <State 11>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation ('a_buff_addr') [243]  (0 ns)
	'load' operation ('a_buff_load') on array 'a_buff', gemm_outer.cc:28 [251]  (0.677 ns)

 <State 12>: 0.677ns
The critical path consists of the following:
	'load' operation ('a_buff_load') on array 'a_buff', gemm_outer.cc:28 [251]  (0.677 ns)

 <State 13>: 0.677ns
The critical path consists of the following:
	'load' operation ('a_buff_load_2') on array 'a_buff', gemm_outer.cc:28 [283]  (0.677 ns)

 <State 14>: 0.677ns
The critical path consists of the following:
	'load' operation ('a_buff_load_4') on array 'a_buff', gemm_outer.cc:28 [315]  (0.677 ns)

 <State 15>: 1.4ns
The critical path consists of the following:
	'load' operation ('a_buff_load_6') on array 'a_buff', gemm_outer.cc:28 [347]  (0.677 ns)
	'call' operation ('call_ln0') to 'gemm_Pipeline_VITIS_LOOP_51_3' [371]  (0.721 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('c_port_addr', gemm_outer.cc:62) [438]  (0 ns)
	bus request operation ('empty_33', gemm_outer.cc:62) on port 'c_port' (gemm_outer.cc:62) [439]  (7.3 ns)

 <State 17>: 1.44ns
The critical path consists of the following:
	'load' operation ('add_7_7116_loc_load') on local variable 'add_7_7116_loc' [372]  (0 ns)
	'call' operation ('call_ln62', gemm_outer.cc:62) to 'gemm_Pipeline_5' [440]  (1.44 ns)

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_34', gemm_outer.cc:63) on port 'c_port' (gemm_outer.cc:63) [441]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_34', gemm_outer.cc:63) on port 'c_port' (gemm_outer.cc:63) [441]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_34', gemm_outer.cc:63) on port 'c_port' (gemm_outer.cc:63) [441]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_34', gemm_outer.cc:63) on port 'c_port' (gemm_outer.cc:63) [441]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_34', gemm_outer.cc:63) on port 'c_port' (gemm_outer.cc:63) [441]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
