Analysis & Synthesis report for Proyecto2Arqui
Wed Oct  9 18:41:15 2024
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated
 16. Parameter Settings for User Entity Instance: cpuram:mem|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: vga:vga_module
 18. Parameter Settings for User Entity Instance: vga:vga_module|vgaController:vgaCont
 19. altsyncram Parameter Settings by Entity Instance
 20. Port Connectivity Checks: "vga:vga_module|videoGen:videoGen"
 21. Port Connectivity Checks: "cpuram:mem"
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Oct  9 18:41:15 2024          ;
; Quartus Prime Version           ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                   ; Proyecto2Arqui                                 ;
; Top-level Entity Name           ; top                                            ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 73                                             ;
; Total pins                      ; 30                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 2,097,152                                      ;
; Total DSP Blocks                ; 1                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; top                ; Proyecto2Arqui     ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                             ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                     ; Library ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------+---------+
; gray_image.mif                   ; yes             ; User Memory Initialization File  ; C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/gray_image.mif         ;         ;
; videoGen.sv                      ; yes             ; User SystemVerilog HDL File      ; C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/videoGen.sv            ;         ;
; vgaController.sv                 ; yes             ; User SystemVerilog HDL File      ; C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/vgaController.sv       ;         ;
; vga.sv                           ; yes             ; User SystemVerilog HDL File      ; C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/vga.sv                 ;         ;
; pll.sv                           ; yes             ; User SystemVerilog HDL File      ; C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/pll.sv                 ;         ;
; procesador.sv                    ; yes             ; User SystemVerilog HDL File      ; C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/procesador.sv          ;         ;
; top.sv                           ; yes             ; User SystemVerilog HDL File      ; C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv                 ;         ;
; cpuram.v                         ; yes             ; User Wizard-Generated File       ; C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v               ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf         ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc  ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc            ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc         ;         ;
; aglobal221.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc         ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc          ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altrom.inc             ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altram.inc             ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc           ;         ;
; db/altsyncram_jvo2.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf ;         ;
; db/decode_0na.tdf                ; yes             ; Auto-Generated Megafunction      ; C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/decode_0na.tdf      ;         ;
; db/decode_p2a.tdf                ; yes             ; Auto-Generated Megafunction      ; C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/decode_p2a.tdf      ;         ;
; db/mux_ghb.tdf                   ; yes             ; Auto-Generated Megafunction      ; C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/mux_ghb.tdf         ;         ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                    ;
+---------------------------------------------+----------------------------------+
; Resource                                    ; Usage                            ;
+---------------------------------------------+----------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 145                              ;
;                                             ;                                  ;
; Combinational ALUT usage for logic          ; 201                              ;
;     -- 7 input functions                    ; 0                                ;
;     -- 6 input functions                    ; 86                               ;
;     -- 5 input functions                    ; 47                               ;
;     -- 4 input functions                    ; 4                                ;
;     -- <=3 input functions                  ; 64                               ;
;                                             ;                                  ;
; Dedicated logic registers                   ; 73                               ;
;                                             ;                                  ;
; I/O pins                                    ; 30                               ;
; Total MLAB memory bits                      ; 0                                ;
; Total block memory bits                     ; 2097152                          ;
;                                             ;                                  ;
; Total DSP Blocks                            ; 1                                ;
;                                             ;                                  ;
; Maximum fan-out node                        ; vga:vga_module|pll:vgapll|toggle ;
; Maximum fan-out                             ; 330                              ;
; Total fan-out                               ; 5264                             ;
; Average fan-out                             ; 8.91                             ;
+---------------------------------------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                           ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                     ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |top                                      ; 201 (1)             ; 73 (0)                    ; 2097152           ; 1          ; 30   ; 0            ; |top                                                                                                    ; top             ; work         ;
;    |cpuram:mem|                           ; 32 (0)              ; 10 (0)                    ; 2097152           ; 0          ; 0    ; 0            ; |top|cpuram:mem                                                                                         ; cpuram          ; work         ;
;       |altsyncram:altsyncram_component|   ; 32 (0)              ; 10 (0)                    ; 2097152           ; 0          ; 0    ; 0            ; |top|cpuram:mem|altsyncram:altsyncram_component                                                         ; altsyncram      ; work         ;
;          |altsyncram_jvo2:auto_generated| ; 32 (0)              ; 10 (10)                   ; 2097152           ; 0          ; 0    ; 0            ; |top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated                          ; altsyncram_jvo2 ; work         ;
;             |decode_p2a:rden_decode_a|    ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|decode_p2a:rden_decode_a ; decode_p2a      ; work         ;
;    |vga:vga_module|                       ; 168 (0)             ; 63 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |top|vga:vga_module                                                                                     ; vga             ; work         ;
;       |pll:vgapll|                        ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|vga:vga_module|pll:vgapll                                                                          ; pll             ; work         ;
;       |vgaController:vgaCont|             ; 30 (30)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |top|vga:vga_module|vgaController:vgaCont                                                               ; vgaController   ; work         ;
;       |videoGen:videoGen|                 ; 137 (137)           ; 42 (42)                   ; 0                 ; 1          ; 0    ; 0            ; |top|vga:vga_module|videoGen:videoGen                                                                   ; videoGen        ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+----------------+
; Name                                                                                 ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF            ;
+--------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+----------------+
; cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 500000       ; 8            ; 500000       ; 8            ; 4000000 ; gray_image.mif ;
+--------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+----------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 1           ;
; Total number of DSP blocks      ; 1           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 1           ;
+---------------------------------+-------------+


+---------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                             ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+
; Altera ; RAM: 2-PORT  ; 22.1    ; N/A          ; N/A          ; |top|cpuram:mem ; cpuram.v        ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                      ;
+------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                  ; Reason for Removal                     ;
+------------------------------------------------------------------------------------------------+----------------------------------------+
; cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|address_reg_a[5]     ; Stuck at GND due to stuck port data_in ;
; cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|out_address_reg_a[5] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 2                                                          ;                                        ;
+------------------------------------------------------------------------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------+
; Register name                                                                              ; Reason for Removal        ; Registers Removed due to This Register                                                         ;
+--------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------+
; cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|address_reg_a[5] ; Stuck at GND              ; cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|out_address_reg_a[5] ;
;                                                                                            ; due to stuck port data_in ;                                                                                                ;
+--------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 73    ;
; Number of registers using Synchronous Clear  ; 20    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 28    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+
; 33:1               ; 8 bits    ; 176 LEs       ; 176 LEs              ; 0 LEs                  ; No         ; |top|vga:vga_module|videoGen:videoGen|r ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpuram:mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                     ;
; WIDTH_A                            ; 8                    ; Signed Integer              ;
; WIDTHAD_A                          ; 19                   ; Signed Integer              ;
; NUMWORDS_A                         ; 500000               ; Signed Integer              ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 8                    ; Signed Integer              ;
; WIDTHAD_B                          ; 19                   ; Signed Integer              ;
; NUMWORDS_B                         ; 500000               ; Signed Integer              ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                     ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; gray_image.mif       ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_jvo2      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:vga_module ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; IMAGE_WIDTH    ; 400   ; Signed Integer                     ;
; IMAGE_HEIGHT   ; 400   ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:vga_module|vgaController:vgaCont ;
+----------------+------------+-----------------------------------------------------+
; Parameter Name ; Value      ; Type                                                ;
+----------------+------------+-----------------------------------------------------+
; HACTIVE        ; 1010000000 ; Unsigned Binary                                     ;
; HFP            ; 0000010000 ; Unsigned Binary                                     ;
; HSYN           ; 0001100000 ; Unsigned Binary                                     ;
; HBP            ; 0000110000 ; Unsigned Binary                                     ;
; HMAX           ; 1100100000 ; Unsigned Binary                                     ;
; VBP            ; 0000100001 ; Unsigned Binary                                     ;
; VACTIVE        ; 0111100000 ; Unsigned Binary                                     ;
; VFP            ; 0000001010 ; Unsigned Binary                                     ;
; VSYN           ; 0000000010 ; Unsigned Binary                                     ;
; VMAX           ; 1000001101 ; Unsigned Binary                                     ;
+----------------+------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                       ;
+-------------------------------------------+--------------------------------------------+
; Name                                      ; Value                                      ;
+-------------------------------------------+--------------------------------------------+
; Number of entity instances                ; 1                                          ;
; Entity Instance                           ; cpuram:mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                            ;
;     -- WIDTH_A                            ; 8                                          ;
;     -- NUMWORDS_A                         ; 500000                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                     ;
;     -- WIDTH_B                            ; 8                                          ;
;     -- NUMWORDS_B                         ; 500000                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                     ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
+-------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vga_module|videoGen:videoGen"                                                                                                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Output ; Warning  ; Output or bidir port (18 bits) is smaller than the port expression (19 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpuram:mem"                                                                                                                                                                             ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wren_a     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren_a[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren_b     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren_b[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 73                          ;
;     ENA               ; 18                          ;
;     ENA SCLR          ; 10                          ;
;     SCLR              ; 10                          ;
;     plain             ; 35                          ;
; arriav_lcell_comb     ; 204                         ;
;     arith             ; 60                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 40                          ;
;         2 data inputs ; 18                          ;
;     normal            ; 144                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 1                           ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 4                           ;
;         5 data inputs ; 47                          ;
;         6 data inputs ; 86                          ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 30                          ;
; stratixv_ram_block    ; 256                         ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 2.60                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Wed Oct  9 18:41:03 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Proyecto2Arqui -c Proyecto2Arqui
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file videogen.sv
    Info (12023): Found entity 1: videoGen File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/videoGen.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_tb.sv
    Info (12023): Found entity 1: vga_tb File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/vga_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vgacontroller.sv
    Info (12023): Found entity 1: vgaController File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/vgaController.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file vga.sv
    Info (12023): Found entity 1: vga File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/vga.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rectgen.sv
    Info (12023): Found entity 1: rectgen File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/rectgen.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll.sv
    Info (12023): Found entity 1: pll File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/pll.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file procesador.sv
    Info (12023): Found entity 1: procesador File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/procesador.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file top.sv
    Info (12023): Found entity 1: top File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpuram.v
    Info (12023): Found entity 1: cpuram File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v Line: 40
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "cpuram" for hierarchy "cpuram:mem" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv Line: 15
Info (12128): Elaborating entity "altsyncram" for hierarchy "cpuram:mem|altsyncram:altsyncram_component" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v Line: 98
Info (12130): Elaborated megafunction instantiation "cpuram:mem|altsyncram:altsyncram_component" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v Line: 98
Info (12133): Instantiated megafunction "cpuram:mem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/cpuram.v Line: 98
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "gray_image.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "500000"
    Info (12134): Parameter "numwords_b" = "500000"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "widthad_b" = "19"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jvo2.tdf
    Info (12023): Found entity 1: altsyncram_jvo2 File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_jvo2" for hierarchy "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_0na.tdf
    Info (12023): Found entity 1: decode_0na File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/decode_0na.tdf Line: 23
Info (12128): Elaborating entity "decode_0na" for hierarchy "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|decode_0na:decode2" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_p2a.tdf
    Info (12023): Found entity 1: decode_p2a File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/decode_p2a.tdf Line: 23
Info (12128): Elaborating entity "decode_p2a" for hierarchy "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|decode_p2a:rden_decode_a" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ghb.tdf
    Info (12023): Found entity 1: mux_ghb File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/mux_ghb.tdf Line: 23
Info (12128): Elaborating entity "mux_ghb" for hierarchy "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|mux_ghb:mux4" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 55
Info (12128): Elaborating entity "vga" for hierarchy "vga:vga_module" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv Line: 16
Info (12128): Elaborating entity "pll" for hierarchy "vga:vga_module|pll:vgapll" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/vga.sv Line: 14
Info (12128): Elaborating entity "vgaController" for hierarchy "vga:vga_module|vgaController:vgaCont" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/vga.sv Line: 17
Info (12128): Elaborating entity "videoGen" for hierarchy "vga:vga_module|videoGen:videoGen" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/vga.sv Line: 20
Warning (10036): Verilog HDL or VHDL warning at videoGen.sv(6): object "k" assigned a value but never read File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/videoGen.sv Line: 6
Warning (10036): Verilog HDL or VHDL warning at videoGen.sv(7): object "j" assigned a value but never read File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/videoGen.sv Line: 7
Warning (10230): Verilog HDL assignment warning at videoGen.sv(14): truncated value with size 32 to match size of target (18) File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/videoGen.sv Line: 14
Info (12128): Elaborating entity "procesador" for hierarchy "procesador:cpu" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/top.sv Line: 17
Warning (10034): Output port "address" at procesador.sv(3) has no driver File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/procesador.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a256" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 10297
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a257" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 10337
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a258" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 10377
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a259" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 10417
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a260" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 10457
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a261" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 10497
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a262" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 10537
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a263" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 10577
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a264" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 10617
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a265" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 10657
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a266" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 10697
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a267" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 10737
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a268" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 10777
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a269" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 10817
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a270" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 10857
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a271" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 10897
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a272" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 10937
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a273" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 10977
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a274" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 11017
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a275" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 11057
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a276" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 11097
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a277" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 11137
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a278" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 11177
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a279" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 11217
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a280" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 11257
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a281" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 11297
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a282" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 11337
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a283" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 11377
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a284" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 11417
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a285" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 11457
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a286" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 11497
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a287" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 11537
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a288" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 11577
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a289" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 11617
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a290" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 11657
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a291" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 11697
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a292" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 11737
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a293" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 11777
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a294" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 11817
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a295" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 11857
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a296" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 11897
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a297" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 11937
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a298" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 11977
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a299" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 12017
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a300" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 12057
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a301" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 12097
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a302" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 12137
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a303" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 12177
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a304" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 12217
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a305" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 12257
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a306" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 12297
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a307" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 12337
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a308" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 12377
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a309" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 12417
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a310" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 12457
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a311" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 12497
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a312" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 12537
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a313" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 12577
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a314" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 12617
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a315" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 12657
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a316" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 12697
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a317" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 12737
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a318" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 12777
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a319" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 12817
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a320" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 12857
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a321" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 12897
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a322" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 12937
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a323" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 12977
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a324" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 13017
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a325" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 13057
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a326" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 13097
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a327" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 13137
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a328" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 13177
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a329" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 13217
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a330" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 13257
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a331" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 13297
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a332" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 13337
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a333" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 13377
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a334" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 13417
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a335" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 13457
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a336" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 13497
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a337" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 13537
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a338" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 13577
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a339" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 13617
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a340" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 13657
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a341" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 13697
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a342" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 13737
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a343" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 13777
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a344" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 13817
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a345" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 13857
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a346" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 13897
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a347" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 13937
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a348" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 13977
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a349" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 14017
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a350" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 14057
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a351" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 14097
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a352" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 14137
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a353" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 14177
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a354" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 14217
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a355" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 14257
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a356" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 14297
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a357" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 14337
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a358" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 14377
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a359" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 14417
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a360" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 14457
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a361" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 14497
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a362" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 14537
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a363" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 14577
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a364" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 14617
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a365" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 14657
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a366" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 14697
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a367" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 14737
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a368" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 14777
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a369" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 14817
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a370" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 14857
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a371" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 14897
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a372" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 14937
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a373" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 14977
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a374" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 15017
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a375" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 15057
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a376" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 15097
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a377" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 15137
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a378" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 15177
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a379" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 15217
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a380" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 15257
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a381" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 15297
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a382" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 15337
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a383" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 15377
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a384" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 15417
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a385" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 15457
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a386" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 15497
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a387" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 15537
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a388" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 15577
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a389" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 15617
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a390" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 15657
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a391" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 15697
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a392" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 15737
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a393" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 15777
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a394" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 15817
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a395" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 15857
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a396" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 15897
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a397" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 15937
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a398" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 15977
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a399" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 16017
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a400" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 16057
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a401" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 16097
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a402" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 16137
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a403" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 16177
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a404" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 16217
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a405" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 16257
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a406" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 16297
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a407" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 16337
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a408" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 16377
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a409" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 16417
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a410" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 16457
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a411" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 16497
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a412" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 16537
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a413" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 16577
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a414" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 16617
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a415" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 16657
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a416" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 16697
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a417" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 16737
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a418" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 16777
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a419" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 16817
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a420" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 16857
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a421" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 16897
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a422" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 16937
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a423" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 16977
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a424" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 17017
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a425" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 17057
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a426" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 17097
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a427" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 17137
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a428" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 17177
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a429" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 17217
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a430" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 17257
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a431" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 17297
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a432" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 17337
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a433" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 17377
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a434" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 17417
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a435" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 17457
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a436" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 17497
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a437" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 17537
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a438" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 17577
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a439" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 17617
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a440" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 17657
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a441" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 17697
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a442" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 17737
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a443" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 17777
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a444" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 17817
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a445" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 17857
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a446" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 17897
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a447" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 17937
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a448" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 17977
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a449" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 18017
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a450" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 18057
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a451" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 18097
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a452" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 18137
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a453" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 18177
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a454" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 18217
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a455" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 18257
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a456" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 18297
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a457" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 18337
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a458" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 18377
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a459" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 18417
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a460" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 18457
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a461" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 18497
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a462" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 18537
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a463" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 18577
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a464" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 18617
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a465" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 18657
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a466" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 18697
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a467" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 18737
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a468" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 18777
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a469" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 18817
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a470" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 18857
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a471" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 18897
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a472" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 18937
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a473" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 18977
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a474" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 19017
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a475" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 19057
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a476" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 19097
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a477" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 19137
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a478" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 19177
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a479" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 19217
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a480" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 19257
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a481" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 19297
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a482" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 19337
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a483" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 19377
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a484" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 19417
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a485" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 19457
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a486" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 19497
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a487" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 19537
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a488" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 19577
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a489" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 19617
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a490" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 19657
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a491" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 19697
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a492" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 19737
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a493" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 19777
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a494" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 19817
        Warning (14320): Synthesized away node "cpuram:mem|altsyncram:altsyncram_component|altsyncram_jvo2:auto_generated|ram_block1a495" File: C:/Users/uriza/Documents/TEC/Arqui I/proyecto2-arqui/FPGA/db/altsyncram_jvo2.tdf Line: 19857
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 542 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 255 logic cells
    Info (21064): Implemented 256 RAM segments
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 248 warnings
    Info: Peak virtual memory: 4867 megabytes
    Info: Processing ended: Wed Oct  9 18:41:15 2024
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:28


