#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Nov 28 17:02:09 2025
# Process ID: 6325
# Current directory: /mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_DPUCZDX8G_1_0_synth_1
# Command line: vivado -log design_1_DPUCZDX8G_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_DPUCZDX8G_1_0.tcl
# Log file: /mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_DPUCZDX8G_1_0_synth_1/design_1_DPUCZDX8G_1_0.vds
# Journal file: /mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_DPUCZDX8G_1_0_synth_1/vivado.jou
# Running On: DESKTOP-1CQ16CU, OS: Linux, CPU Frequency: 3686.399 MHz, CPU Physical cores: 8, Host memory: 20973 MB
#-----------------------------------------------------------
source design_1_DPUCZDX8G_1_0.tcl -notrace
INFO: Dispatch client connection id - 40991
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/int/xo/ip_repo/xilinx_com_RTLKernel_DPUCZDX8G_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/Vitis/2022.1/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top design_1_DPUCZDX8G_1_0 -part xczu3eg-sbva484-1-i -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6463
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
WARNING: [Synth 8-6901] identifier 'ap_idle' is used before its declaration [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G.v:1427]
WARNING: [Synth 8-6901] identifier 'ap_ready' is used before its declaration [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G.v:1428]
WARNING: [Synth 8-6901] identifier 'instr_addr_l' is used before its declaration [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G.v:1445]
WARNING: [Synth 8-6901] identifier 'instr_addr_h' is used before its declaration [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G.v:1446]
WARNING: [Synth 8-6901] identifier 'prof_addr_l' is used before its declaration [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G.v:1447]
WARNING: [Synth 8-6901] identifier 'prof_addr_h' is used before its declaration [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G.v:1448]
WARNING: [Synth 8-6901] identifier 'reg_timer_ena' is used before its declaration [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G.v:1470]
WARNING: [Synth 8-6901] identifier 'reg_timer_hour' is used before its declaration [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G.v:1470]
WARNING: [Synth 8-6901] identifier 'exec_cycle_l_r' is used before its declaration [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G.v:1490]
WARNING: [Synth 8-6901] identifier 'exec_cycle_h_r' is used before its declaration [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G.v:1491]
WARNING: [Synth 8-6901] identifier 'reg_timer_out' is used before its declaration [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G.v:1492]
WARNING: [Synth 8-6901] identifier 'pos_ap_start' is used before its declaration [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G.v:1535]
WARNING: [Synth 8-6901] identifier 'pos_finish' is used before its declaration [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G.v:1537]
WARNING: [Synth 8-6901] identifier 'pos_ap_start' is used before its declaration [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G.v:1541]
WARNING: [Synth 8-6901] identifier 'ap_ready' is used before its declaration [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G.v:1561]
WARNING: [Synth 8-6901] identifier 'pos_finish' is used before its declaration [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G.v:1578]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'dpu_regs1' with formal parameter declaration list [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G.v:1596]
WARNING: [Synth 8-6901] identifier 'pos_finish' is used before its declaration [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G.v:1660]
WARNING: [Synth 8-6901] identifier 'ap_ready' is used before its declaration [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G.v:1673]
WARNING: [Synth 8-6901] identifier 'pos_finish' is used before its declaration [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G.v:1682]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3048.832 ; gain = 136.828 ; free physical = 10447 ; free virtual = 20255
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_DPUCZDX8G_1_0' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_DPUCZDX8G_1_0/synth/design_1_DPUCZDX8G_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'DSP48E2' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:26710]
INFO: [Synth 8-6155] done synthesizing module 'DSP48E2' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:26710]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:105998]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:105998]
INFO: [Synth 8-6157] synthesizing module 'DSP48E2__parameterized0' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:26710]
INFO: [Synth 8-6155] done synthesizing module 'DSP48E2__parameterized0' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:26710]
INFO: [Synth 8-6157] synthesizing module 'DSP48E2__parameterized1' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:26710]
INFO: [Synth 8-6155] done synthesizing module 'DSP48E2__parameterized1' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:26710]
INFO: [Synth 8-6157] synthesizing module 'DSP48E2__parameterized2' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:26710]
INFO: [Synth 8-6155] done synthesizing module 'DSP48E2__parameterized2' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:26710]
INFO: [Synth 8-6155] done synthesizing module 'design_1_DPUCZDX8G_1_0' (0#1) [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_DPUCZDX8G_1_0/synth/design_1_DPUCZDX8G_1_0.v:53]
WARNING: [Synth 8-7129] Port clk_dsp in module alu_pe_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port nl_type_prelu in module alu_non_linear is either unconnected or has no load
WARNING: [Synth 8-7129] Port prelu_n_shf[4] in module alu_non_linear is either unconnected or has no load
WARNING: [Synth 8-7129] Port prelu_p_shf[4] in module alu_non_linear is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_res_cut[5] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_res_cut[4] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_res_cut[3] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_res_cut[2] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_res_cut[1] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_res_cut[0] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_pool_cut[3] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_pool_cut[2] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_pool_cut[1] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_pool_cut[0] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_avp_en in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.elew_type in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.elew_shf_wr[5] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.elew_shf_wr[4] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.elew_shf_wr[3] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.elew_shf_wr[2] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.elew_shf_wr[1] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.elew_shf_wr[0] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_res_bid_vpp[3] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_img_bid_in[3] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_img_bid_in[2] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_img_bid_in[1] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_img_bid_in[0] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_pad_type[1] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_pad_type[0] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_instr_type[0] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ker_h[7] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ker_h[6] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ker_h[5] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ker_h[4] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ker_h[3] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ker_h[2] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ker_h[1] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ker_h[0] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ker_w[7] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ker_w[6] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ker_w[5] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ker_w[4] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ker_w[3] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ker_w[2] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ker_w[1] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ker_w[0] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ker_d[3] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ker_d[2] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ker_d[1] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ker_d[0] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_str_h[7] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_str_h[6] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_str_h[5] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_str_h[4] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_str_h[3] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_str_h[2] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_str_h[1] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_str_h[0] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_str_w[7] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_str_w[6] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_str_w[5] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_str_w[4] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_str_w[3] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_str_w[2] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_str_w[1] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_str_w[0] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_str_oset[7] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_str_oset[6] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_str_oset[5] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_str_oset[4] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_str_oset[3] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_str_oset[2] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_str_oset[1] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_str_oset[0] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ch_grp[7] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ch_grp[6] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ch_grp[5] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ch_grp[4] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ch_grp[3] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ch_grp[2] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ch_grp[1] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ch_grp[0] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ch_grp_act[7] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ch_grp_act[6] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ch_grp_act[5] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ch_grp_act[4] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ch_grp_act[3] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ch_grp_act[2] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ch_grp_act[1] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ch_grp_act[0] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ch_last[3] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ch_last[2] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ch_last[1] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_ch_last[0] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_bias_addr[10] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_bias_addr[9] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_bias_addr[8] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_bias_addr[7] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_bias_addr[6] in module alu_PE is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr_alu_pe_inf\.reg_bias_addr[5] in module alu_PE is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 3447.324 ; gain = 535.320 ; free physical = 11780 ; free virtual = 21589
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 3465.137 ; gain = 553.133 ; free physical = 11664 ; free virtual = 21473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 3465.137 ; gain = 553.133 ; free physical = 11654 ; free virtual = 21462
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3476.746 ; gain = 0.000 ; free physical = 11162 ; free virtual = 20970
INFO: [Netlist 29-17] Analyzing 325 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_DPUCZDX8G_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_DPUCZDX8G_1_0_synth_1/dont_touch.xdc]
Parsing XDC File [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_DPUCZDX8G_1_0/src/timing_clocks.xdc] for cell 'inst'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports aclk]'. [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_DPUCZDX8G_1_0/src/timing_clocks.xdc:21]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_DPUCZDX8G_1_0/src/timing_clocks.xdc:21]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports ap_clk_2]'. [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_DPUCZDX8G_1_0/src/timing_clocks.xdc:22]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_DPUCZDX8G_1_0/src/timing_clocks.xdc:22]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_DPUCZDX8G_1_0/src/timing_clocks.xdc:25]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_DPUCZDX8G_1_0/src/timing_clocks.xdc:28]
Finished Parsing XDC File [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_DPUCZDX8G_1_0/src/timing_clocks.xdc] for cell 'inst'
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_DPUCZDX8G_1_0/src/timing_clocks.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_DPUCZDX8G_1_0_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_DPUCZDX8G_1_0/src/timing_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_DPUCZDX8G_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_DPUCZDX8G_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4097.746 ; gain = 0.000 ; free physical = 9725 ; free virtual = 19535
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 325 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 325 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.61 . Memory (MB): peak = 4103.684 ; gain = 5.938 ; free physical = 10637 ; free virtual = 20447
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:47 ; elapsed = 00:01:14 . Memory (MB): peak = 4103.684 ; gain = 1191.680 ; free physical = 12877 ; free virtual = 22687
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:47 ; elapsed = 00:01:14 . Memory (MB): peak = 4115.605 ; gain = 1203.602 ; free physical = 12873 ; free virtual = 22684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_DPUCZDX8G_1_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:01:15 . Memory (MB): peak = 4115.605 ; gain = 1203.602 ; free physical = 12873 ; free virtual = 22684
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'dpu_regs1'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'dpu_regs1'
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'fetch'
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'distribute'
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'cctrl'
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'pctrl'
INFO: [Synth 8-802] inferred FSM for state register 'gen_state_machine[0].cs_reg' in module 'ddr_reader'
INFO: [Synth 8-802] inferred FSM for state register 'gen_state_machine[1].cs_reg' in module 'ddr_reader'
INFO: [Synth 8-802] inferred FSM for state register 'gen_dm_port_st_machines[0].curr_st_reg' in module 'cfg_buf_writer_bridge'
INFO: [Synth 8-802] inferred FSM for state register 'gen_dm_port_st_machines[1].curr_st_reg' in module 'cfg_buf_writer_bridge'
INFO: [Synth 8-802] inferred FSM for state register 'state_machines[0].cs_reg' in module 'cm_buf_wctrl_augm'
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'save_fetch_param'
INFO: [Synth 8-802] inferred FSM for state register 'cs_r_reg' in module 'conv_ins_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'ins_sts_reg' in module 'alu_ele_parser'
INFO: [Synth 8-802] inferred FSM for state register 'sts_reg' in module 'alu_ele_parser'
INFO: [Synth 8-802] inferred FSM for state register 'cs_r_reg' in module 'alu_mac_parser'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  WRIDLE |                              001 |                               00
                  WRDATA |                              010 |                               01
                  WRRESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'dpu_regs1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  RDIDLE |                                0 |                               00
                  RDDATA |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'sequential' in module 'dpu_regs1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
                   S_CFG |                               01 |                               01
                  S_WORK |                               10 |                               10
                  S_DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'fetch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
                   S_PRE |                               01 |                               01
                 S_FETCH |                               10 |                               10
                  S_SEND |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'distribute'
INFO: [Synth 8-6904] The RAM "lctrl:/dpdby_ir_reg" of size (depth=16 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                             0001 |                              000
                 S_FETCH |                             0010 |                              001
                   S_DPD |                             0100 |                              010
                  S_SEND |                             1000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'one-hot' in module 'cctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                            00001 |                              000
                 S_FETCH |                            00010 |                              001
                   S_DPD |                            00100 |                              010
                  S_SEND |                            01000 |                              011
                  S_EXEC |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'one-hot' in module 'pctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              000
                   S_CFG |                              001 |                              001
                 S_PARSE |                              010 |                              010
                  S_SEND |                              011 |                              011
                  S_DONE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_state_machine[1].cs_reg' using encoding 'sequential' in module 'ddr_reader'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              000
                   S_CFG |                              001 |                              001
                 S_PARSE |                              010 |                              010
                  S_SEND |                              011 |                              011
                  S_DONE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_state_machine[0].cs_reg' using encoding 'sequential' in module 'ddr_reader'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                               00 |                               00
          ST_MODE0_TRANS |                               01 |                               01
          ST_MODE1_TRANS |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_dm_port_st_machines[1].curr_st_reg' using encoding 'sequential' in module 'cfg_buf_writer_bridge'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                               00 |                               00
          ST_MODE0_TRANS |                               01 |                               01
          ST_MODE1_TRANS |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_dm_port_st_machines[0].curr_st_reg' using encoding 'sequential' in module 'cfg_buf_writer_bridge'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                                0 |                             0000
               ST_TRANS0 |                                1 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_machines[0].cs_reg' using encoding 'sequential' in module 'cm_buf_wctrl_augm'
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "xpm_memory_base_sdp__parameterized11:/gen_bram_dram.ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "xpm_memory_base_sdp__parameterized11:/gen_bram_dram.ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "xpm_memory_base_sdp__parameterized11:/gen_bram_dram.ram_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
                   S_CFG |                               01 |                               01
                  S_RECV |                               10 |                               10
                  S_DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'save_fetch_param'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                STS_IDLE |                              000 |                              000
                STS_CONF |                              001 |                              001
                STS_WAIT |                              010 |                              010
                STS_SYNC |                              011 |                              011
                STS_DONE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_r_reg' using encoding 'sequential' in module 'conv_ins_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STAT_INIT0 |                          0000001 |                              000
              STAT_INIT1 |                          0000010 |                              001
              STAT_INIT2 |                          0000100 |                              010
              STAT_INIT3 |                          0001000 |                              011
              STAT_INIT4 |                          0010000 |                              100
             STAT_ASSIGN |                          0100000 |                              110
              STAT_DELAY |                          1000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sts_reg' using encoding 'one-hot' in module 'alu_ele_parser'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          STS_WAIT_INSTR |                               00 |                               00
      STS_WAIT_ELEW_DONE |                               01 |                               10
  STS_WAIT_ELEW_DONE_ACK |                               10 |                               11
  STS_WAIT_INIT_DONE_ACK |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ins_sts_reg' using encoding 'sequential' in module 'alu_ele_parser'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               STAT_IDLE |                           000001 |                              000
               STAT_CONF |                           000010 |                              001
              STAT_DELAY |                           000100 |                              010
             STAT_DELAY1 |                           001000 |                              011
               STAT_WORK |                           010000 |                              100
               STAT_DONE |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_r_reg' using encoding 'one-hot' in module 'alu_mac_parser'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:05 ; elapsed = 00:01:52 . Memory (MB): peak = 4119.691 ; gain = 1207.688 ; free physical = 11714 ; free virtual = 21525
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenBgbkDlyNN.GenBgbkDly[4].u_dly_bgbk' (delay__parameterized0) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenBgbkDlyNN.GenBgbkDly[5].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenBgbkDlyNN.GenBgbkDly[4].u_dly_bgbk' (delay__parameterized0) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenBgbkDlyNN.GenBgbkDly[6].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenBgbkDlyNN.GenBgbkDly[4].u_dly_bgbk' (delay__parameterized0) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenBgbkDlyNN.GenBgbkDly[7].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (delay__parameterized0) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[2].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (delay__parameterized0) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[3].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (delay__parameterized0) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[4].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (delay__parameterized0) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[5].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (delay__parameterized0) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[6].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (delay__parameterized0) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[7].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (delay__parameterized0) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[2].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (delay__parameterized0) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[3].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (delay__parameterized0) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[4].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (delay__parameterized0) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[5].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (delay__parameterized0) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[6].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (delay__parameterized0) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[7].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[1].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[2].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[3].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[1].gen_pp[0].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[1].gen_pp[1].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[1].gen_pp[2].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[1].gen_pp[3].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[2].gen_pp[0].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[2].gen_pp[1].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[2].gen_pp[2].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[2].gen_pp[3].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[3].gen_pp[0].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[3].gen_pp[1].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[3].gen_pp[2].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[3].gen_pp[3].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[0].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[1].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[2].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[0].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[2].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[3].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[6].gen_pp[0].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[6].gen_pp[1].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[6].gen_pp[2].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[6].gen_pp[3].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[7].gen_pp[0].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[7].gen_pp[1].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[7].gen_pp[2].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[7].gen_pp[3].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[8].gen_pp[0].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[8].gen_pp[1].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[8].gen_pp[2].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[8].gen_pp[3].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[9].gen_pp[0].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[9].gen_pp[1].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[9].gen_pp[2].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (delay__parameterized15) to 'inst/dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[9].gen_pp[3].u_vld_dly'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   40 Bit       Adders := 5     
	   3 Input   33 Bit       Adders := 10    
	   3 Input   32 Bit       Adders := 4     
	   2 Input   32 Bit       Adders := 6     
	   3 Input   29 Bit       Adders := 2     
	   3 Input   24 Bit       Adders := 2     
	   2 Input   23 Bit       Adders := 4     
	   3 Input   23 Bit       Adders := 2     
	   3 Input   22 Bit       Adders := 4     
	   3 Input   19 Bit       Adders := 80    
	   2 Input   17 Bit       Adders := 5     
	   4 Input   16 Bit       Adders := 2     
	   3 Input   16 Bit       Adders := 6     
	   2 Input   16 Bit       Adders := 26    
	   3 Input   15 Bit       Adders := 10    
	   2 Input   15 Bit       Adders := 3     
	   2 Input   13 Bit       Adders := 18    
	   3 Input   13 Bit       Adders := 12    
	   2 Input   12 Bit       Adders := 4     
	   2 Input   11 Bit       Adders := 154   
	   3 Input   11 Bit       Adders := 26    
	   2 Input   10 Bit       Adders := 10    
	   2 Input    9 Bit       Adders := 8     
	   2 Input    8 Bit       Adders := 41    
	   3 Input    8 Bit       Adders := 2     
	   3 Input    7 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 30    
	   2 Input    6 Bit       Adders := 50    
	   5 Input    6 Bit       Adders := 2     
	   3 Input    6 Bit       Adders := 2     
	   4 Input    6 Bit       Adders := 4     
	   3 Input    5 Bit       Adders := 47    
	   2 Input    5 Bit       Adders := 55    
	   5 Input    5 Bit       Adders := 2     
	   4 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 33    
	   4 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 66    
	   2 Input    2 Bit       Adders := 12    
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 2     
	   2 Input      7 Bit         XORs := 9     
	   2 Input      6 Bit         XORs := 11    
	   2 Input      5 Bit         XORs := 3     
	   2 Input      4 Bit         XORs := 2     
	   2 Input      3 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              640 Bit    Registers := 1     
	              400 Bit    Registers := 8     
	              384 Bit    Registers := 2     
	              320 Bit    Registers := 4     
	              192 Bit    Registers := 4     
	              160 Bit    Registers := 8     
	              144 Bit    Registers := 2     
	              129 Bit    Registers := 4     
	              128 Bit    Registers := 4     
	              116 Bit    Registers := 1     
	              108 Bit    Registers := 2     
	               96 Bit    Registers := 7     
	               95 Bit    Registers := 3     
	               93 Bit    Registers := 1     
	               92 Bit    Registers := 1     
	               91 Bit    Registers := 2     
	               89 Bit    Registers := 1     
	               86 Bit    Registers := 1     
	               80 Bit    Registers := 152   
	               72 Bit    Registers := 28    
	               61 Bit    Registers := 2     
	               60 Bit    Registers := 1     
	               58 Bit    Registers := 1     
	               49 Bit    Registers := 4     
	               44 Bit    Registers := 35    
	               40 Bit    Registers := 7     
	               36 Bit    Registers := 900   
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 60    
	               32 Bit    Registers := 60    
	               29 Bit    Registers := 112   
	               28 Bit    Registers := 6     
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 10    
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 2     
	               22 Bit    Registers := 11    
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 94    
	               17 Bit    Registers := 11    
	               16 Bit    Registers := 63    
	               15 Bit    Registers := 18    
	               13 Bit    Registers := 20    
	               12 Bit    Registers := 13    
	               11 Bit    Registers := 342   
	               10 Bit    Registers := 153   
	                9 Bit    Registers := 11    
	                8 Bit    Registers := 1118  
	                7 Bit    Registers := 28    
	                6 Bit    Registers := 60    
	                5 Bit    Registers := 138   
	                4 Bit    Registers := 237   
	                3 Bit    Registers := 220   
	                2 Bit    Registers := 122   
	                1 Bit    Registers := 5844  
+---RAMs : 
	             160K Bit	(2048 X 80 bit)          RAMs := 28    
	               64 Bit	(16 X 4 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  400 Bit        Muxes := 2     
	   2 Input  384 Bit        Muxes := 2     
	   2 Input  320 Bit        Muxes := 1     
	   2 Input  192 Bit        Muxes := 2     
	   2 Input  129 Bit        Muxes := 4     
	   2 Input  128 Bit        Muxes := 4     
	   2 Input  100 Bit        Muxes := 4     
	   2 Input   80 Bit        Muxes := 66    
	  11 Input   80 Bit        Muxes := 2     
	   8 Input   80 Bit        Muxes := 4     
	   4 Input   80 Bit        Muxes := 16    
	   2 Input   72 Bit        Muxes := 12    
	   4 Input   72 Bit        Muxes := 16    
	   2 Input   49 Bit        Muxes := 4     
	   2 Input   44 Bit        Muxes := 47    
	   2 Input   40 Bit        Muxes := 3     
	   3 Input   40 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 90    
	  57 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 45    
	   2 Input   30 Bit        Muxes := 40    
	   2 Input   29 Bit        Muxes := 14    
	   4 Input   28 Bit        Muxes := 2     
	   2 Input   25 Bit        Muxes := 10    
	   2 Input   23 Bit        Muxes := 2     
	   4 Input   23 Bit        Muxes := 2     
	   3 Input   22 Bit        Muxes := 2     
	   2 Input   22 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 39    
	   3 Input   16 Bit        Muxes := 4     
	   2 Input   15 Bit        Muxes := 16    
	   2 Input   13 Bit        Muxes := 1     
	   4 Input   13 Bit        Muxes := 24    
	   2 Input   12 Bit        Muxes := 4     
	   2 Input   11 Bit        Muxes := 111   
	   3 Input   11 Bit        Muxes := 4     
	   8 Input   11 Bit        Muxes := 20    
	   4 Input   11 Bit        Muxes := 48    
	  11 Input   11 Bit        Muxes := 2     
	   5 Input   11 Bit        Muxes := 5     
	   3 Input   10 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 34    
	   4 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 10    
	   2 Input    8 Bit        Muxes := 431   
	   4 Input    8 Bit        Muxes := 32    
	   6 Input    8 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 1     
	   5 Input    7 Bit        Muxes := 1     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 21    
	   4 Input    6 Bit        Muxes := 2     
	   3 Input    6 Bit        Muxes := 2     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 141   
	   3 Input    5 Bit        Muxes := 11    
	   4 Input    5 Bit        Muxes := 7     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 73    
	   3 Input    4 Bit        Muxes := 2     
	   5 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 12    
	   3 Input    3 Bit        Muxes := 15    
	   2 Input    3 Bit        Muxes := 155   
	   5 Input    3 Bit        Muxes := 22    
	   9 Input    3 Bit        Muxes := 32    
	   7 Input    3 Bit        Muxes := 1     
	  14 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 6     
	   3 Input    2 Bit        Muxes := 58    
	   2 Input    2 Bit        Muxes := 100   
	   4 Input    2 Bit        Muxes := 28    
	   2 Input    1 Bit        Muxes := 1282  
	  10 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 186   
	   4 Input    1 Bit        Muxes := 81    
	   7 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP u_save_fetch_param/mul_c_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_save_fetch_param/mul_a_reg is absorbed into DSP u_save_fetch_param/mul_c_reg.
DSP Report: register u_save_fetch_param/mul_b_reg is absorbed into DSP u_save_fetch_param/mul_c_reg.
DSP Report: register u_save_fetch_param/mul_c_reg is absorbed into DSP u_save_fetch_param/mul_c_reg.
DSP Report: operator u_save_fetch_param/mul_c0 is absorbed into DSP u_save_fetch_param/mul_c_reg.
INFO: [Synth 8-5544] ROM "pad_mask_tmph" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmph" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmph" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmph" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3917] design cm_buf_wctrl_augm__GB0 has port state_machines[0].wgt_fifo_pfull driven by constant 0
WARNING: [Synth 8-3917] design cm_buf_wctrl_augm__GB0 has port wgt_fifo_empty[0] driven by constant 1
WARNING: [Synth 8-3917] design cm_buf_wctrl_augm__GB0 has port load_w_tfail[0] driven by constant 0
WARNING: [Synth 8-3917] design cm_buf_wctrl_augm__GB0 has port state_machines[0].bias_fifo_pfull driven by constant 0
WARNING: [Synth 8-3917] design cm_buf_wctrl_augm__GB0 has port load_b_tfail[0] driven by constant 0
WARNING: [Synth 8-3917] design cm_buf_wctrl_augm__GB0 has port state_machines[0].mean_fifo_pfull driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "pad_mask_tmph" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmph" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmph" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmph" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.storage_data_reg' and it is trimmed from '60' to '59' bits. [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:6502]
WARNING: [Synth 8-3917] design buf_top__GB0 has port bias_wready[0] driven by constant 1
WARNING: [Synth 8-3917] design buf_top__GB0 has port bias_arready[0] driven by constant 1
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[79] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[78] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[77] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[76] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[75] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[74] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[73] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[72] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[71] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[70] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[69] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[68] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[67] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[66] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[65] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[64] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[63] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[62] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[61] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[60] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[59] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[58] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[57] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[56] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[55] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[54] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[53] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[52] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[51] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[50] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[49] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[48] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[47] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[46] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[45] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[44] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[43] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[42] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[41] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[40] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[39] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[38] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[37] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[36] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[35] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[34] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[33] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[32] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[31] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[30] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[29] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[28] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[27] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[26] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[25] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[24] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[23] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[22] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[21] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[20] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[19] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[18] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[17] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[16] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[15] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[14] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[13] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[12] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[11] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[10] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[9] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[8] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[7] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[6] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[5] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[4] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[3] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[2] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[1] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[0] driven by constant 0
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[0].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[0].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[0].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[1].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[1].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[1].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[2].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[2].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[2].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[3].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[3].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[3].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[4].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[4].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[4].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[5].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[5].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[5].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[6].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[6].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[6].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[7].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[7].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[7].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[8].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[8].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[8].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[9].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[9].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[9].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[10].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[10].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[10].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[11].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[11].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[11].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[12].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[12].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[12].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[13].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[13].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[13].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[14].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[14].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[14].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[15].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[15].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "\u_buf_wrapper/u_img_buf/unpack_ram_addr[15].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[0].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[0].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[0].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[1].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[1].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[1].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[2].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[2].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[2].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[3].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[3].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[3].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[4].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[4].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[4].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[5].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[5].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[5].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[6].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[6].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[6].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[7].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[7].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[7].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[8].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[8].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[8].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[9].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[9].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[9].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[10].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[10].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[10].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_bias_buf/unpack_ram_addr[0].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\u_buf_wrapper/u_bias_buf/unpack_ram_addr[0].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "\u_buf_wrapper/u_bias_buf/unpack_ram_addr[0].u_ram/gen_bram_dram.ram_reg "
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_img_bkwr/\GenPtGrp[3].u_routing /\AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_img_bkwr/\GenPtGrp[2].u_routing /\AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_img_bkwr/\GenPtGrp[1].u_routing /\AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_img_bkwr/\GenPtGrp[0].u_routing /\AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_wgt_bkwr/\GenPtGrp[1].u_routing /\AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_wgt_bkwr/\GenPtGrp[0].u_routing /\AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_wgt_bkwr/\GenPtGrp[1].u_routing /\GenPgN.u_axi_rs/mode2.storage_data_reg[91] )
WARNING: [Synth 8-3936] Found unconnected internal register 'u_save_data_rd_addr/dly_ena_reg' and it is trimmed from '5' to '4' bits. [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:18811]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[4].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[5].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[7].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[6].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[4].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[5].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[6].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[7].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[6].GenAccumDsp.u_accum_dsp/CEP_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[4].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[6].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[5].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[6].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[4].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[5].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[7].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[6].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[4].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[5].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[6].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[7].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[6].GenAccumDsp.u_accum_dsp/CEP_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[4].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[6].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[5].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[6].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[4].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[5].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[7].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[6].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[4].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[5].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[6].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[7].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[6].GenAccumDsp.u_accum_dsp/CEP_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[4].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[6].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[5].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[6].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[4].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[5].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[7].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[6].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[4].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[5].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[6].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[7].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[6].GenAccumDsp.u_accum_dsp/CEP_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[4].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[6].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[5].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[6].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[4].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[5].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[7].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[6].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[4].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[5].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[6].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[7].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[6].GenAccumDsp.u_accum_dsp/CEP_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[4].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[6].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[5].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[6].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[4].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[5].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[7].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[6].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[4].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[5].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[6].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[7].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[6].GenAccumDsp.u_accum_dsp/CEP_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[4].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[6].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[5].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[6].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[4].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[5].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[7].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[6].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[4].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[5].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[6].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[7].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[6].GenAccumDsp.u_accum_dsp/CEP_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[4].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[6].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[5].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[6].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_adder/u_serdes_bias/GenDataN.GenEleP[2].GenDataN[2].ele_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_adder/u_serdes_bias/GenDataN.GenEleP[2].GenDataN[2].ele_r_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_adder/u_serdes_bias/GenDataN.GenEleP[2].GenDataN[2].ele_r_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_adder/u_serdes_bias/GenDataN.GenEleP[2].GenDataN[2].ele_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_adder/u_serdes_bias/GenDataN.GenEleP[2].GenDataN[2].ele_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_adder/u_serdes_bias/GenDataN.GenEleP[2].GenDataN[2].ele_r_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_adder/u_serdes_bias/GenDataN.GenEleP[2].GenDataN[2].ele_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_adder/u_serdes_bias/GenDataN.GenEleP[2].GenDataN[2].ele_r_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_adder/u_serdes_bias/GenDataN.GenEleP[3].GenDataN[2].ele_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_adder/u_serdes_bias/GenDataN.GenEleP[3].GenDataN[2].ele_r_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_adder/u_serdes_bias/GenDataN.GenEleP[3].GenDataN[2].ele_r_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_adder/u_serdes_bias/GenDataN.GenEleP[3].GenDataN[2].ele_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_adder/u_serdes_bias/GenDataN.GenEleP[3].GenDataN[2].ele_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_adder/u_serdes_bias/GenDataN.GenEleP[3].GenDataN[2].ele_r_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_adder/u_serdes_bias/GenDataN.GenEleP[3].GenDataN[2].ele_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_adder/u_serdes_bias/GenDataN.GenEleP[3].GenDataN[2].ele_r_reg[7] )
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[0].pe_bias_reg[25]' (FDE) to 'u_adder/GenOcp[0].pe_bias_reg[26]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[0].pe_bias_reg[26]' (FDE) to 'u_adder/GenOcp[0].pe_bias_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[0].pe_bias_reg[27]' (FDE) to 'u_adder/GenOcp[0].pe_bias_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[1].pe_bias_reg[25]' (FDE) to 'u_adder/GenOcp[1].pe_bias_reg[26]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[1].pe_bias_reg[26]' (FDE) to 'u_adder/GenOcp[1].pe_bias_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[1].pe_bias_reg[27]' (FDE) to 'u_adder/GenOcp[1].pe_bias_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[2].pe_bias_reg[25]' (FDE) to 'u_adder/GenOcp[2].pe_bias_reg[26]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[2].pe_bias_reg[26]' (FDE) to 'u_adder/GenOcp[2].pe_bias_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[2].pe_bias_reg[27]' (FDE) to 'u_adder/GenOcp[2].pe_bias_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[3].pe_bias_reg[25]' (FDE) to 'u_adder/GenOcp[3].pe_bias_reg[26]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[3].pe_bias_reg[26]' (FDE) to 'u_adder/GenOcp[3].pe_bias_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[3].pe_bias_reg[27]' (FDE) to 'u_adder/GenOcp[3].pe_bias_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[4].pe_bias_reg[25]' (FDE) to 'u_adder/GenOcp[4].pe_bias_reg[26]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[4].pe_bias_reg[26]' (FDE) to 'u_adder/GenOcp[4].pe_bias_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[4].pe_bias_reg[27]' (FDE) to 'u_adder/GenOcp[4].pe_bias_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[5].pe_bias_reg[25]' (FDE) to 'u_adder/GenOcp[5].pe_bias_reg[26]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[5].pe_bias_reg[26]' (FDE) to 'u_adder/GenOcp[5].pe_bias_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[5].pe_bias_reg[27]' (FDE) to 'u_adder/GenOcp[5].pe_bias_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[6].pe_bias_reg[25]' (FDE) to 'u_adder/GenOcp[6].pe_bias_reg[26]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[6].pe_bias_reg[26]' (FDE) to 'u_adder/GenOcp[6].pe_bias_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[6].pe_bias_reg[27]' (FDE) to 'u_adder/GenOcp[6].pe_bias_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[7].pe_bias_reg[25]' (FDE) to 'u_adder/GenOcp[7].pe_bias_reg[26]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[7].pe_bias_reg[26]' (FDE) to 'u_adder/GenOcp[7].pe_bias_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[7].pe_bias_reg[27]' (FDE) to 'u_adder/GenOcp[7].pe_bias_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[8].pe_bias_reg[25]' (FDE) to 'u_adder/GenOcp[8].pe_bias_reg[26]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[8].pe_bias_reg[26]' (FDE) to 'u_adder/GenOcp[8].pe_bias_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[8].pe_bias_reg[27]' (FDE) to 'u_adder/GenOcp[8].pe_bias_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[9].pe_bias_reg[25]' (FDE) to 'u_adder/GenOcp[9].pe_bias_reg[26]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[9].pe_bias_reg[26]' (FDE) to 'u_adder/GenOcp[9].pe_bias_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[9].pe_bias_reg[27]' (FDE) to 'u_adder/GenOcp[9].pe_bias_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[0].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'u_adder/GenOcp[0].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[0].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'u_adder/GenOcp[0].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[0].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'u_adder/GenOcp[0].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[1].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'u_adder/GenOcp[1].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[1].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'u_adder/GenOcp[1].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[1].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'u_adder/GenOcp[1].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[2].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'u_adder/GenOcp[2].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[2].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'u_adder/GenOcp[2].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[2].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'u_adder/GenOcp[2].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[3].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'u_adder/GenOcp[3].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[3].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'u_adder/GenOcp[3].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[3].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'u_adder/GenOcp[3].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[4].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'u_adder/GenOcp[4].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[4].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'u_adder/GenOcp[4].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[4].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'u_adder/GenOcp[4].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[5].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'u_adder/GenOcp[5].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[5].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'u_adder/GenOcp[5].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[5].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'u_adder/GenOcp[5].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[6].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'u_adder/GenOcp[6].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[6].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'u_adder/GenOcp[6].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[6].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'u_adder/GenOcp[6].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[7].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'u_adder/GenOcp[7].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[7].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'u_adder/GenOcp[7].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[7].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'u_adder/GenOcp[7].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[8].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'u_adder/GenOcp[8].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[8].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'u_adder/GenOcp[8].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[8].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'u_adder/GenOcp[8].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[9].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'u_adder/GenOcp[9].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[9].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'u_adder/GenOcp[9].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[9].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'u_adder/GenOcp[9].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[0].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'u_adder/GenOcp[0].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[0].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'u_adder/GenOcp[0].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[0].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'u_adder/GenOcp[0].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[1].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'u_adder/GenOcp[1].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[1].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'u_adder/GenOcp[1].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[1].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'u_adder/GenOcp[1].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[2].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'u_adder/GenOcp[2].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[2].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'u_adder/GenOcp[2].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[2].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'u_adder/GenOcp[2].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[3].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'u_adder/GenOcp[3].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[3].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'u_adder/GenOcp[3].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[3].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'u_adder/GenOcp[3].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[4].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'u_adder/GenOcp[4].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[4].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'u_adder/GenOcp[4].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[4].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'u_adder/GenOcp[4].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[5].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'u_adder/GenOcp[5].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[5].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'u_adder/GenOcp[5].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[5].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'u_adder/GenOcp[5].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[6].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'u_adder/GenOcp[6].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[6].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'u_adder/GenOcp[6].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[6].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'u_adder/GenOcp[6].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[7].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'u_adder/GenOcp[7].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[7].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'u_adder/GenOcp[7].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[7].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'u_adder/GenOcp[7].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[8].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'u_adder/GenOcp[8].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[8].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'u_adder/GenOcp[8].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[8].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'u_adder/GenOcp[8].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[9].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'u_adder/GenOcp[9].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[9].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'u_adder/GenOcp[9].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[9].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'u_adder/GenOcp[9].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[0].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'u_adder/GenOcp[0].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[0].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'u_adder/GenOcp[0].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[0].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'u_adder/GenOcp[0].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[1].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'u_adder/GenOcp[1].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[1].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'u_adder/GenOcp[1].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[1].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'u_adder/GenOcp[1].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[2].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'u_adder/GenOcp[2].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[2].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'u_adder/GenOcp[2].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[2].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'u_adder/GenOcp[2].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_adder/GenOcp[3].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'u_adder/GenOcp[3].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[0].gen_pp[3].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[0].gen_pp[3].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[1].gen_pp[3].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[1].gen_pp[3].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[2].gen_pp[3].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[2].gen_pp[3].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[3].gen_pp[3].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[3].gen_pp[3].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[5].gen_pp[3].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[5].gen_pp[3].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[6].gen_pp[3].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[6].gen_pp[3].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[7].gen_pp[3].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[7].gen_pp[3].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[8].gen_pp[3].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[8].gen_pp[3].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[9].gen_pp[3].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[9].gen_pp[3].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[0].gen_pp[2].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[0].gen_pp[2].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[1].gen_pp[2].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[1].gen_pp[2].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[2].gen_pp[2].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[2].gen_pp[2].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[3].gen_pp[2].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[3].gen_pp[2].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[4].gen_pp[2].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[4].gen_pp[2].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[5].gen_pp[2].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[5].gen_pp[2].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[6].gen_pp[2].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[6].gen_pp[2].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[7].gen_pp[2].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[7].gen_pp[2].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[8].gen_pp[2].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[8].gen_pp[2].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[9].gen_pp[2].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[9].gen_pp[2].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[0].gen_pp[1].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[0].gen_pp[1].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[1].gen_pp[1].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[1].gen_pp[1].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[2].gen_pp[1].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[2].gen_pp[1].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[3].gen_pp[1].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[3].gen_pp[1].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[4].gen_pp[1].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[4].gen_pp[1].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[6].gen_pp[1].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[6].gen_pp[1].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[7].gen_pp[1].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[7].gen_pp[1].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[8].gen_pp[1].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[8].gen_pp[1].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[9].gen_pp[1].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[9].gen_pp[1].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[0].gen_pp[0].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[0].gen_pp[0].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[1].gen_pp[0].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[1].gen_pp[0].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[2].gen_pp[0].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[2].gen_pp[0].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[3].gen_pp[0].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[3].gen_pp[0].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[4].gen_pp[0].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[4].gen_pp[0].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[5].gen_pp[0].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[5].gen_pp[0].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[6].gen_pp[0].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[6].gen_pp[0].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[7].gen_pp[0].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[7].gen_pp[0].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[8].gen_pp[0].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'en_dly_reg' and it is trimmed from '3' to '2' bits. [/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/67a6/src/DPUCZDX8G_v4_0_0_vl_dpu.sv:29230]
INFO: [Synth 8-5544] ROM "sub_instr_num0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-6904] The RAM "\m_scheduler_top/m_scheduler_thdl /m_lctrl/dpdby_ir_reg" of size (depth=16 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3917] design dpu_top__GC0 has port target_id[63] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GC0 has port target_id[62] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GC0 has port target_id[61] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GC0 has port target_id[60] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GC0 has port target_id[59] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GC0 has port target_id[58] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GC0 has port target_id[57] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GC0 has port target_id[56] driven by constant 1
WARNING: [Synth 8-3917] design dpu_top__GC0 has port target_id[55] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GC0 has port target_id[54] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GC0 has port target_id[53] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GC0 has port target_id[52] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "\m_scheduler_top/m_scheduler_thdl /m_lctrl/dpdby_ir_reg" of size (depth=16 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:31 ; elapsed = 00:03:49 . Memory (MB): peak = 4131.617 ; gain = 1219.613 ; free physical = 12803 ; free virtual = 22613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------+---------------+---------------+----------------+
|Module Name        | RTL Object    | Depth x Width | Implemented As | 
+-------------------+---------------+---------------+----------------+
|load_pad           | pad_mask_tmpl | 32x80         | LUT            | 
|load_pad           | pad_mask_tmpl | 32x80         | LUT            | 
|load_pad           | pad_mask_tmpl | 32x80         | LUT            | 
|load_pad           | pad_mask_tmpl | 32x80         | LUT            | 
|cm_buf_wctrl_augm  | pad_mask_tmpl | 32x10         | LUT            | 
|cm_buf_wctrl_augm  | pad_mask_tmpl | 32x10         | LUT            | 
|hamming_weight_c63 | r             | 64x3          | LUT            | 
+-------------------+---------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+--------------------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                             | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[0].u_ram       | gen_bram_dram.ram_reg | 2 K x 80(READ_FIRST)   | W |   | 2 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[1].u_ram       | gen_bram_dram.ram_reg | 2 K x 80(READ_FIRST)   | W |   | 2 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[2].u_ram       | gen_bram_dram.ram_reg | 2 K x 80(READ_FIRST)   | W |   | 2 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[3].u_ram       | gen_bram_dram.ram_reg | 2 K x 80(READ_FIRST)   | W |   | 2 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[4].u_ram       | gen_bram_dram.ram_reg | 2 K x 80(READ_FIRST)   | W |   | 2 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[5].u_ram       | gen_bram_dram.ram_reg | 2 K x 80(READ_FIRST)   | W |   | 2 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[6].u_ram       | gen_bram_dram.ram_reg | 2 K x 80(READ_FIRST)   | W |   | 2 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[7].u_ram       | gen_bram_dram.ram_reg | 2 K x 80(READ_FIRST)   | W |   | 2 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[8].u_ram       | gen_bram_dram.ram_reg | 2 K x 80(READ_FIRST)   | W |   | 2 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[9].u_ram       | gen_bram_dram.ram_reg | 2 K x 80(READ_FIRST)   | W |   | 2 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[10].u_ram      | gen_bram_dram.ram_reg | 2 K x 80(READ_FIRST)   | W |   | 2 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[11].u_ram      | gen_bram_dram.ram_reg | 2 K x 80(READ_FIRST)   | W |   | 2 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[12].u_ram      | gen_bram_dram.ram_reg | 2 K x 80(READ_FIRST)   | W |   | 2 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[13].u_ram      | gen_bram_dram.ram_reg | 2 K x 80(READ_FIRST)   | W |   | 2 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[14].u_ram      | gen_bram_dram.ram_reg | 2 K x 80(READ_FIRST)   | W |   | 2 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[15].u_ram      | gen_bram_dram.ram_reg | 2 K x 80(READ_FIRST)   | W |   | 2 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[0].u_ram   | gen_bram_dram.ram_reg | 2 K x 80(READ_FIRST)   | W |   | 2 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[1].u_ram   | gen_bram_dram.ram_reg | 2 K x 80(READ_FIRST)   | W |   | 2 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[2].u_ram   | gen_bram_dram.ram_reg | 2 K x 80(READ_FIRST)   | W |   | 2 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[3].u_ram   | gen_bram_dram.ram_reg | 2 K x 80(READ_FIRST)   | W |   | 2 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[4].u_ram   | gen_bram_dram.ram_reg | 2 K x 80(READ_FIRST)   | W |   | 2 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[5].u_ram   | gen_bram_dram.ram_reg | 2 K x 80(READ_FIRST)   | W |   | 2 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[6].u_ram   | gen_bram_dram.ram_reg | 2 K x 80(READ_FIRST)   | W |   | 2 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[7].u_ram   | gen_bram_dram.ram_reg | 2 K x 80(READ_FIRST)   | W |   | 2 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[8].u_ram   | gen_bram_dram.ram_reg | 2 K x 80(READ_FIRST)   | W |   | 2 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[9].u_ram   | gen_bram_dram.ram_reg | 2 K x 80(READ_FIRST)   | W |   | 2 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[10].u_ram  | gen_bram_dram.ram_reg | 2 K x 80(READ_FIRST)   | W |   | 2 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|\u_buf_wrapper/u_bias_buf/unpack_ram_addr[0].u_ram      | gen_bram_dram.ram_reg | 2 K x 80(READ_FIRST)   | W |   | 2 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
+--------------------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+-------------------------------------------------------------------------------------------+-----------------------+----------------+----------------------+----------------+
|Module Name                                                                                | RTL Object            | Inference      | Size (Depth x Width) | Primitives     | 
+-------------------------------------------------------------------------------------------+-----------------------+----------------+----------------------+----------------+
|\state_machines[1].u_wrfifo_mean /\GenLoadN.u_fifo_load_wr_img/m_ram                       | gen_bram_dram.ram_reg | User Attribute | 32 x 86              | RAM32M16 x 7   | 
|\state_machines[1].u_wrfifo_bias /\GenLoadN.u_fifo_load_wr_img/m_ram                       | gen_bram_dram.ram_reg | User Attribute | 32 x 92              | RAM32M16 x 7   | 
|\state_machines[1].u_wrfifo_wgt /\GenLoadN.u_fifo_load_wr_img/m_ram                        | gen_bram_dram.ram_reg | User Attribute | 64 x 95              | RAM64M8 x 14   | 
|\state_machines[1].u_wrfifo_img /\GenLoadN.u_fifo_load_wr_img/m_ram                        | gen_bram_dram.ram_reg | User Attribute | 128 x 95             | RAM64M8 x 28   | 
|\state_machines[0].u_wrfifo_img /\GenLoadN.u_fifo_load_wr_img/m_ram                        | gen_bram_dram.ram_reg | User Attribute | 128 x 95             | RAM64M8 x 28   | 
|inst/m_buf_writeri_2/u_ddr_reader/\gen_state_machine[0].u_fifo_data_last/m_ram             | gen_bram_dram.ram_reg | User Attribute | 8 x 12               | RAM32M16 x 1   | 
|inst/m_buf_writeri_2/u_ddr_reader/\gen_state_machine[1].u_fifo_data_last/m_ram             | gen_bram_dram.ram_reg | User Attribute | 8 x 12               | RAM32M16 x 1   | 
|inst/m_buf_writeri_2/u_cfg_buf_writer_bridge/\gen_dm_port_st_machines[0].u_cfg_fifo/m_ram  | gen_bram_dram.ram_reg | User Attribute | 4 x 108              | RAM32M16 x 8   | 
|inst/m_buf_writeri_2/u_cfg_buf_writer_bridge/\gen_dm_port_st_machines[1].u_cfg_fifo/m_ram  | gen_bram_dram.ram_reg | User Attribute | 4 x 108              | RAM32M16 x 8   | 
|\GenImgDataFifo[12].u_fifo/u_axis_sync_fifo/m_ram                                          | gen_bram_dram.ram_reg | User Attribute | 32 x 80              | RAM32M16 x 6   | 
|\GenImgDataFifo[13].u_fifo/u_axis_sync_fifo/m_ram                                          | gen_bram_dram.ram_reg | User Attribute | 32 x 80              | RAM32M16 x 6   | 
|inst/u_save_data_and_cmdi_5/\save_hp2_hp0[0].u_savedatafifo/m_ram                          | gen_bram_dram.ram_reg | User Attribute | 32 x 144             | RAM32M16 x 11  | 
|inst/u_save_data_and_cmdi_5/\save_hp2_hp0[1].u_savedatafifo/m_ram                          | gen_bram_dram.ram_reg | User Attribute | 32 x 144             | RAM32M16 x 11  | 
|inst/m_save_topi_6/\u_save_datacmd2hp/u_cmd_fifo_0/m_ram                                   | gen_bram_dram.ram_reg | User Attribute | 64 x 8               | RAM64M8 x 2    | 
|inst/m_save_topi_6/\u_save_datacmd2hp/u_cmd_fifo_2/m_ram                                   | gen_bram_dram.ram_reg | User Attribute | 64 x 8               | RAM64M8 x 2    | 
|\inst_ins_parser/u_insctrl/u_fifo_done/m_ram                                               | gen_bram_dram.ram_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\inst_reader/inst_rd_img /\u_rfifo/u_axis_sync_fifo/m_ram                                  | gen_bram_dram.ram_reg | User Attribute | 32 x 17              | RAM32M16 x 2   | 
|u_alu_img_reader/\GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram                             | gen_bram_dram.ram_reg | User Attribute | 16 x 61              | RAM32M16 x 5   | 
|u_alu_img_reader/\u_rfifo/u_axis_sync_fifo/m_ram                                           | gen_bram_dram.ram_reg | User Attribute | 32 x 16              | RAM32M16 x 2   | 
|u_alu_ele_reader/\GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram                             | gen_bram_dram.ram_reg | User Attribute | 16 x 61              | RAM32M16 x 5   | 
|\u_alu_writer_gen[0].u_alu_writer /\u_fifo_alu_wr/m_ram                                    | gen_bram_dram.ram_reg | User Attribute | 64 x 96              | RAM64M8 x 14   | 
|\m_scheduler_top/m_scheduler_thdl /m_distribute/\instr_fifo/m_ram                          | gen_bram_dram.ram_reg | User Attribute | 256 x 32             | RAM64M8 x 20   | 
|\m_scheduler_top/m_scheduler_thdl /m_lctrl/\gen_cmp_ptr[0].cmp_ptr_fifo/m_ram              | gen_bram_dram.ram_reg | User Attribute | 32 x 4               | RAM32M16 x 1   | 
|\m_scheduler_top/m_scheduler_thdl /m_lctrl/\gen_cmp_ptr[1].cmp_ptr_fifo/m_ram              | gen_bram_dram.ram_reg | User Attribute | 32 x 4               | RAM32M16 x 1   | 
|\m_scheduler_top/m_scheduler_thdl /m_lctrl/\instr_fifo/m_ram                               | gen_bram_dram.ram_reg | User Attribute | 64 x 160             | RAM64M8 x 23   | 
|\m_scheduler_top/m_scheduler_thdl /m_lctrl                                                 | dpdby_ir_reg          | Implied        | 16 x 4               | RAM32M16 x 1   | 
|\m_scheduler_top/m_scheduler_thdl /m_sctrl/\instr_fifo/m_ram                               | gen_bram_dram.ram_reg | User Attribute | 64 x 160             | RAM64M8 x 23   | 
|\m_scheduler_top/m_scheduler_thdl /m_cctrl/\instr_fifo/m_ram                               | gen_bram_dram.ram_reg | User Attribute | 64 x 160             | RAM64M8 x 23   | 
|\m_scheduler_top/m_scheduler_thdl /m_cctrl/\u_fifo_dpdby/m_ram                             | gen_bram_dram.ram_reg | User Attribute | 64 x 4               | RAM64M8 x 1    | 
|\m_scheduler_top/m_scheduler_thdl /m_pctrl/\instr_fifo/m_ram                               | gen_bram_dram.ram_reg | User Attribute | 64 x 192             | RAM64M8 x 28   | 
+-------------------------------------------------------------------------------------------+-----------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|save_fetch_param | (A2*B2)'    | 13     | 11     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 1    | 0    | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:41 ; elapsed = 00:04:05 . Memory (MB): peak = 4131.617 ; gain = 1219.613 ; free physical = 12227 ; free virtual = 22037
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:51 ; elapsed = 00:04:16 . Memory (MB): peak = 4161.695 ; gain = 1249.691 ; free physical = 12054 ; free virtual = 21864
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+--------------------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                             | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[0].u_ram       | gen_bram_dram.ram_reg | 2 K x 80(READ_FIRST)   | W |   | 2 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[1].u_ram       | gen_bram_dram.ram_reg | 2 K x 80(READ_FIRST)   | W |   | 2 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[2].u_ram       | gen_bram_dram.ram_reg | 2 K x 80(READ_FIRST)   | W |   | 2 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[3].u_ram       | gen_bram_dram.ram_reg | 2 K x 80(READ_FIRST)   | W |   | 2 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[4].u_ram       | gen_bram_dram.ram_reg | 2 K x 80(READ_FIRST)   | W |   | 2 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[5].u_ram       | gen_bram_dram.ram_reg | 2 K x 80(READ_FIRST)   | W |   | 2 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[6].u_ram       | gen_bram_dram.ram_reg | 2 K x 80(READ_FIRST)   | W |   | 2 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[7].u_ram       | gen_bram_dram.ram_reg | 2 K x 80(READ_FIRST)   | W |   | 2 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[8].u_ram       | gen_bram_dram.ram_reg | 2 K x 80(READ_FIRST)   | W |   | 2 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[9].u_ram       | gen_bram_dram.ram_reg | 2 K x 80(READ_FIRST)   | W |   | 2 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[10].u_ram      | gen_bram_dram.ram_reg | 2 K x 80(READ_FIRST)   | W |   | 2 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[11].u_ram      | gen_bram_dram.ram_reg | 2 K x 80(READ_FIRST)   | W |   | 2 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[12].u_ram      | gen_bram_dram.ram_reg | 2 K x 80(READ_FIRST)   | W |   | 2 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[13].u_ram      | gen_bram_dram.ram_reg | 2 K x 80(READ_FIRST)   | W |   | 2 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[14].u_ram      | gen_bram_dram.ram_reg | 2 K x 80(READ_FIRST)   | W |   | 2 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[15].u_ram      | gen_bram_dram.ram_reg | 2 K x 80(READ_FIRST)   | W |   | 2 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[0].u_ram   | gen_bram_dram.ram_reg | 2 K x 80(READ_FIRST)   | W |   | 2 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[1].u_ram   | gen_bram_dram.ram_reg | 2 K x 80(READ_FIRST)   | W |   | 2 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[2].u_ram   | gen_bram_dram.ram_reg | 2 K x 80(READ_FIRST)   | W |   | 2 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[3].u_ram   | gen_bram_dram.ram_reg | 2 K x 80(READ_FIRST)   | W |   | 2 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[4].u_ram   | gen_bram_dram.ram_reg | 2 K x 80(READ_FIRST)   | W |   | 2 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[5].u_ram   | gen_bram_dram.ram_reg | 2 K x 80(READ_FIRST)   | W |   | 2 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[6].u_ram   | gen_bram_dram.ram_reg | 2 K x 80(READ_FIRST)   | W |   | 2 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[7].u_ram   | gen_bram_dram.ram_reg | 2 K x 80(READ_FIRST)   | W |   | 2 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[8].u_ram   | gen_bram_dram.ram_reg | 2 K x 80(READ_FIRST)   | W |   | 2 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[9].u_ram   | gen_bram_dram.ram_reg | 2 K x 80(READ_FIRST)   | W |   | 2 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[10].u_ram  | gen_bram_dram.ram_reg | 2 K x 80(READ_FIRST)   | W |   | 2 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|\u_buf_wrapper/u_bias_buf/unpack_ram_addr[0].u_ram      | gen_bram_dram.ram_reg | 2 K x 80(READ_FIRST)   | W |   | 2 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
+--------------------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+-------------------------------------------------------------------------------------------+-----------------------+----------------+----------------------+----------------+
|Module Name                                                                                | RTL Object            | Inference      | Size (Depth x Width) | Primitives     | 
+-------------------------------------------------------------------------------------------+-----------------------+----------------+----------------------+----------------+
|\state_machines[1].u_wrfifo_bias /\GenLoadN.u_fifo_load_wr_img/m_ram                       | gen_bram_dram.ram_reg | User Attribute | 32 x 92              | RAM32M16 x 7   | 
|\state_machines[1].u_wrfifo_wgt /\GenLoadN.u_fifo_load_wr_img/m_ram                        | gen_bram_dram.ram_reg | User Attribute | 64 x 95              | RAM64M8 x 14   | 
|\state_machines[1].u_wrfifo_img /\GenLoadN.u_fifo_load_wr_img/m_ram                        | gen_bram_dram.ram_reg | User Attribute | 128 x 95             | RAM64M8 x 28   | 
|\state_machines[0].u_wrfifo_img /\GenLoadN.u_fifo_load_wr_img/m_ram                        | gen_bram_dram.ram_reg | User Attribute | 128 x 95             | RAM64M8 x 28   | 
|inst/m_buf_writeri_2/u_ddr_reader/\gen_state_machine[0].u_fifo_data_last/m_ram             | gen_bram_dram.ram_reg | User Attribute | 8 x 12               | RAM32M16 x 1   | 
|inst/m_buf_writeri_2/u_ddr_reader/\gen_state_machine[1].u_fifo_data_last/m_ram             | gen_bram_dram.ram_reg | User Attribute | 8 x 12               | RAM32M16 x 1   | 
|inst/m_buf_writeri_2/u_cfg_buf_writer_bridge/\gen_dm_port_st_machines[0].u_cfg_fifo/m_ram  | gen_bram_dram.ram_reg | User Attribute | 4 x 108              | RAM32M16 x 8   | 
|inst/m_buf_writeri_2/u_cfg_buf_writer_bridge/\gen_dm_port_st_machines[1].u_cfg_fifo/m_ram  | gen_bram_dram.ram_reg | User Attribute | 4 x 108              | RAM32M16 x 8   | 
|\GenImgDataFifo[12].u_fifo/u_axis_sync_fifo/m_ram                                          | gen_bram_dram.ram_reg | User Attribute | 32 x 80              | RAM32M16 x 6   | 
|\GenImgDataFifo[13].u_fifo/u_axis_sync_fifo/m_ram                                          | gen_bram_dram.ram_reg | User Attribute | 32 x 80              | RAM32M16 x 6   | 
|inst/u_save_data_and_cmdi_5/\save_hp2_hp0[0].u_savedatafifo/m_ram                          | gen_bram_dram.ram_reg | User Attribute | 32 x 144             | RAM32M16 x 11  | 
|inst/u_save_data_and_cmdi_5/\save_hp2_hp0[1].u_savedatafifo/m_ram                          | gen_bram_dram.ram_reg | User Attribute | 32 x 144             | RAM32M16 x 11  | 
|inst/m_save_topi_6/\u_save_datacmd2hp/u_cmd_fifo_0/m_ram                                   | gen_bram_dram.ram_reg | User Attribute | 64 x 8               | RAM64M8 x 2    | 
|inst/m_save_topi_6/\u_save_datacmd2hp/u_cmd_fifo_2/m_ram                                   | gen_bram_dram.ram_reg | User Attribute | 64 x 8               | RAM64M8 x 2    | 
|\inst_ins_parser/u_insctrl/u_fifo_done/m_ram                                               | gen_bram_dram.ram_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\inst_reader/inst_rd_img /\u_rfifo/u_axis_sync_fifo/m_ram                                  | gen_bram_dram.ram_reg | User Attribute | 32 x 17              | RAM32M16 x 2   | 
|u_alu_img_reader/\GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram                             | gen_bram_dram.ram_reg | User Attribute | 16 x 61              | RAM32M16 x 5   | 
|u_alu_img_reader/\u_rfifo/u_axis_sync_fifo/m_ram                                           | gen_bram_dram.ram_reg | User Attribute | 32 x 16              | RAM32M16 x 2   | 
|u_alu_ele_reader/\GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram                             | gen_bram_dram.ram_reg | User Attribute | 16 x 61              | RAM32M16 x 5   | 
|\u_alu_writer_gen[0].u_alu_writer /\u_fifo_alu_wr/m_ram                                    | gen_bram_dram.ram_reg | User Attribute | 64 x 96              | RAM64M8 x 14   | 
|\m_scheduler_top/m_scheduler_thdl /m_distribute/\instr_fifo/m_ram                          | gen_bram_dram.ram_reg | User Attribute | 256 x 32             | RAM64M8 x 20   | 
|\m_scheduler_top/m_scheduler_thdl /m_lctrl/\gen_cmp_ptr[0].cmp_ptr_fifo/m_ram              | gen_bram_dram.ram_reg | User Attribute | 32 x 4               | RAM32M16 x 1   | 
|\m_scheduler_top/m_scheduler_thdl /m_lctrl/\gen_cmp_ptr[1].cmp_ptr_fifo/m_ram              | gen_bram_dram.ram_reg | User Attribute | 32 x 4               | RAM32M16 x 1   | 
|\m_scheduler_top/m_scheduler_thdl /m_lctrl/\instr_fifo/m_ram                               | gen_bram_dram.ram_reg | User Attribute | 64 x 160             | RAM64M8 x 23   | 
|\m_scheduler_top/m_scheduler_thdl /m_lctrl                                                 | dpdby_ir_reg          | Implied        | 16 x 4               | RAM32M16 x 1   | 
|\m_scheduler_top/m_scheduler_thdl /m_sctrl/\instr_fifo/m_ram                               | gen_bram_dram.ram_reg | User Attribute | 64 x 160             | RAM64M8 x 23   | 
|\m_scheduler_top/m_scheduler_thdl /m_cctrl/\instr_fifo/m_ram                               | gen_bram_dram.ram_reg | User Attribute | 64 x 160             | RAM64M8 x 23   | 
|\m_scheduler_top/m_scheduler_thdl /m_cctrl/\u_fifo_dpdby/m_ram                             | gen_bram_dram.ram_reg | User Attribute | 64 x 4               | RAM64M8 x 1    | 
|\m_scheduler_top/m_scheduler_thdl /m_pctrl/\instr_fifo/m_ram                               | gen_bram_dram.ram_reg | User Attribute | 64 x 192             | RAM64M8 x 28   | 
+-------------------------------------------------------------------------------------------+-----------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:27 ; elapsed = 00:05:08 . Memory (MB): peak = 4173.621 ; gain = 1261.617 ; free physical = 11490 ; free virtual = 21301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:42 ; elapsed = 00:05:31 . Memory (MB): peak = 4246.613 ; gain = 1334.609 ; free physical = 11465 ; free virtual = 21276
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:42 ; elapsed = 00:05:31 . Memory (MB): peak = 4246.613 ; gain = 1334.609 ; free physical = 11465 ; free virtual = 21276
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:53 ; elapsed = 00:05:43 . Memory (MB): peak = 4246.613 ; gain = 1334.609 ; free physical = 11393 ; free virtual = 21204
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:54 ; elapsed = 00:05:44 . Memory (MB): peak = 4246.613 ; gain = 1334.609 ; free physical = 11393 ; free virtual = 21204
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:56 ; elapsed = 00:05:45 . Memory (MB): peak = 4246.613 ; gain = 1334.609 ; free physical = 11386 ; free virtual = 21197
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:56 ; elapsed = 00:05:46 . Memory (MB): peak = 4246.613 ; gain = 1334.609 ; free physical = 11386 ; free virtual = 21197
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|DPUCZDX8G   | dpu_xrt_i/dpu_axi_regmap_wrapper/dpu_regs1_inst/pos_finish_dly_r_reg[9]                                                                  | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G   | dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].dm_cmd_rd_ready_d4_reg                                    | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|DPUCZDX8G   | dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[0].u_routing/GenBgDlyNN.u_dly_bg/BIT[4].DX.d_r_reg[4][0]                   | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|DPUCZDX8G   | dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[0].u_routing/GenBgbkDlyNN.GenBgbkDly[0].u_dly_bgbk/BIT[5].DX.d_r_reg[5][2] | 6      | 46    | NO           | NO                 | YES               | 46     | 0       | 
|DPUCZDX8G   | dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_bias_bkrd/GenPtGrp[0].u_routing/u_dly_rvalid/BIT[2].DX.d_r_reg[2][0]                         | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|DPUCZDX8G   | dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_wgt_bkwr/GenPtGrp[0].u_routing/GenBgAddr[0].bgbk_addr_reg[0][10]                             | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|DPUCZDX8G   | dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[0].u_routing/GenBgAddr[0].bgbk_data_reg[0][79]                             | 3      | 48    | NO           | NO                 | YES               | 48     | 0       | 
|DPUCZDX8G   | dpu_xrt_i/dpu_wrapper/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[0].u_routing/GenBgAddr[0].bgbk_data_reg[0][63]                             | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|DPUCZDX8G   | dpu_xrt_i/dpu_wrapper/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/dly_ena_reg[3]               | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G   | dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_at_vld_pre/BIT[7].DX.d_r_reg[7][0]                                          | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G   | dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_at_last_pre2/BIT[6].DX.d_r_reg[6][0]                                        | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G   | dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/BIT[6].DX.d_r_reg[6][0]                                        | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G   | dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_sotbias_pre2/BIT[8].DX.d_r_reg[8][0]                                        | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G   | dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_accu_tvalid_pre/BIT[3].DX.d_r_reg[3][0]                                     | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G   | dpu_xrt_i/dpu_wrapper/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_ds_last_ch/BIT[1].DX.d_r_reg[1][0]                                  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G   | dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly/BIT[2].DX.d_r_reg[2][0]         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G   | dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_img_dly/BIT[4].DX.d_r_reg[4][399]                                                   | 5      | 400   | NO           | NO                 | YES               | 400    | 0       | 
|DPUCZDX8G   | dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_dwc_mul/BIT[5].DX.d_r_reg[5][0]                                                     | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G   | dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_padd/BIT[3].DX.d_r_reg[3][0]                                                        | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G   | dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_dwc_mul_cadd/BIT[4].DX.d_r_reg[4][0]                                                | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G   | dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_pe/u_ds_sig/BIT[2].DX.d_r_reg[2][1]                                                      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G   | dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/u_alu_img_reader/u_ds_last_ch/BIT[1].DX.d_r_reg[1][0]                                          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G   | dpu_xrt_i/dpu_wrapper/m_dpu_top/m_alu_top/start_img_r_reg[5]                                                                             | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                          | DSP Mapping             | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48ex_wrapper__parameterized2_1242 | (C'+((D'+A')'*B'')')'   | 24     | 16     | 0      | 0      | 32     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized2_1241 | (C'+((D'+A')'*B'')')'   | 24     | 17     | 0      | 0      | 32     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized3      | (C'+((D'+A')'*B'')')'   | 22     | 17     | 35     | 0      | 38     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized2      | (C'+((D'+A')'*B'')')'   | 24     | 17     | 29     | 0      | 32     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_1238 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_1237 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_1236 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_1235 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_1234 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_1233 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_1232 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_1231 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_1230 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_1229 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_1228 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_1227 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_1226 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_1225 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_1224 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_1223 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_1222 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_1221 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_1220 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_1219 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_1218 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_1217 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_1216 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_1215 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_1214 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_1213 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_1212 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_1211 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_1210 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_1209 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_1208 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_1207 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_1206 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_1205 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_1204 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_1203 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_1202 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_1201 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_1200 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4      | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper                      | C'+((D'+A')'*B'')'      | 25     | 16     | 0      | 10     | 45     | 1    | 2    | 2    | 2    | 1     | 1    | 0    | 
|dsp48ex_wrapper__parameterized1_1063 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1061 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1059 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1057 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1055 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1053 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1051 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1049 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1024 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1022 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1020 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1018 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1016 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1014 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1012 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1010 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_985  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_983  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_981  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_979  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_977  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_975  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_973  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_971  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_946  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_944  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_942  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_940  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_938  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_936  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_934  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_932  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_907  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_905  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_903  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_901  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_899  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_897  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_895  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_893  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_868  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_866  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_864  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_862  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_860  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_858  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_856  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_854  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_829  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_827  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_825  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_823  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_821  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_819  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_817  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_815  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_790  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_788  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_786  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_784  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_782  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_780  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_778  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_776  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_751  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_749  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_747  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_745  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_743  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_741  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_739  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_737  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_712  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_710  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_708  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_706  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_704  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_702  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_700  | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1      | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_682  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_681  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_680  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_679  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_674  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_673  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_672  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_671  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_666  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_665  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_664  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_663  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_658  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_657  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_656  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_655  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_650  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_649  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_648  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_647  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_642  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_641  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_640  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_639  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_634  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_633  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_632  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_631  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_626  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_625  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_624  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_623  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_618  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_617  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_616  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_615  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_610  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_609  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_608  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_607  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_602  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_601  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_600  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_599  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_594  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_593  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_592  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_591  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_586  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_585  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_584  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_583  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_578  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_577  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_576  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_575  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_570  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_569  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_568  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_567  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_562  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_561  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_560  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_559  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_552  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_551  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_550  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_549  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_542  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_541  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_540  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_539  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_532  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_531  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_530  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_529  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_522  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_521  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_520  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_519  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_512  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_511  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_510  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_509  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_502  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_501  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_500  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_499  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_492  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_491  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_490  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_489  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_482  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_481  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_480  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_479  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_472  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_471  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_470  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_469  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_462  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_461  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_460  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_459  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_454  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_453  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_452  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_451  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_446  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_445  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_444  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_443  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_438  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_437  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_436  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_435  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_430  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_429  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_428  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_427  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_422  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_421  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_420  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_419  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_414  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_413  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_412  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_411  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_406  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_405  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_404  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_403  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_398  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_397  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_396  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_395  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_390  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_389  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_388  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_387  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_382  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_381  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_380  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_379  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_374  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_373  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_372  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_371  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_366  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_365  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_364  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_363  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_358  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_357  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_356  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_355  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_350  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_349  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_348  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_347  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_342  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_341  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_340  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_339  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_332  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_331  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_330  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_329  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_322  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_321  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_320  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_319  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_312  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_311  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_310  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_309  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_302  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_301  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_300  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_299  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_293  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_292  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_291  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_290  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_283  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_282  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_281  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_280  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_273  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_272  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_271  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_270  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_263  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_262  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_261  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_260  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_253  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_252  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_251  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0      | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|save_fetch_param                     | (A'*B')'                | 13     | 11     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+-------------------------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   882|
|2     |DSP_ALU         |   326|
|5     |DSP_A_B_DATA    |   326|
|8     |DSP_C_DATA      |   326|
|10    |DSP_MULTIPLIER  |   326|
|12    |DSP_M_DATA      |   326|
|14    |DSP_OUTPUT      |   326|
|16    |DSP_PREADD      |   326|
|17    |DSP_PREADD_DATA |   326|
|20    |LUT1            |   733|
|21    |LUT2            |  4935|
|22    |LUT3            | 13068|
|23    |LUT4            |  4260|
|24    |LUT5            |  4463|
|25    |LUT6            | 15828|
|26    |MUXF7           |  1668|
|27    |RAM32M          |     8|
|28    |RAM32M16        |    67|
|29    |RAM32X1D        |     2|
|30    |RAM64M          |     1|
|31    |RAM64M8         |   202|
|32    |RAM64X1D        |     2|
|33    |RAMB18E2        |    28|
|34    |RAMB36E2        |   112|
|36    |SRL16E          |  2919|
|37    |FDRE            | 58656|
|38    |FDSE            |   656|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:56 ; elapsed = 00:05:46 . Memory (MB): peak = 4246.613 ; gain = 1334.609 ; free physical = 11386 ; free virtual = 21197
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 208 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:37 ; elapsed = 00:05:27 . Memory (MB): peak = 4250.523 ; gain = 699.973 ; free physical = 13933 ; free virtual = 23744
Synthesis Optimization Complete : Time (s): cpu = 00:03:59 ; elapsed = 00:05:51 . Memory (MB): peak = 4250.523 ; gain = 1338.520 ; free physical = 13932 ; free virtual = 23743
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.8 . Memory (MB): peak = 4250.523 ; gain = 0.000 ; free physical = 13778 ; free virtual = 23589
INFO: [Netlist 29-17] Analyzing 3158 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4437.668 ; gain = 0.000 ; free physical = 13589 ; free virtual = 23400
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 608 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 326 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 8 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 67 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM64M => RAM64M (RAMD64E(x4)): 1 instance 
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 202 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 2 instances

Synth Design complete, checksum: 8198dda9
INFO: [Common 17-83] Releasing license: Synthesis
534 Infos, 229 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:16 ; elapsed = 00:06:12 . Memory (MB): peak = 4437.668 ; gain = 1525.664 ; free physical = 13968 ; free virtual = 23779
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_DPUCZDX8G_1_0_synth_1/design_1_DPUCZDX8G_1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 4469.684 ; gain = 32.016 ; free physical = 13970 ; free virtual = 23781
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_DPUCZDX8G_1_0, cache-ID = e060b48ea680da35
INFO: [Coretcl 2-1174] Renamed 1686 cell refs.
INFO: [Common 17-1381] The checkpoint '/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_DPUCZDX8G_1_0_synth_1/design_1_DPUCZDX8G_1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 4469.684 ; gain = 0.000 ; free physical = 13971 ; free virtual = 23782
INFO: [runtcl-4] Executing : report_utilization -file design_1_DPUCZDX8G_1_0_utilization_synth.rpt -pb design_1_DPUCZDX8G_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 28 17:09:12 2025...
