<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.40.1 (20161225.0304)
 -->
<!-- Title: G Pages: 1 -->
<svg width="4524pt" height="684pt"
 viewBox="0.00 0.00 4524.00 684.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 680)">
<title>G</title>
<polygon fill="#ffffff" stroke="transparent" points="-4,4 -4,-680 4520,-680 4520,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 4496,-8 4496,-8 4502,-8 4508,-14 4508,-20 4508,-20 4508,-656 4508,-656 4508,-662 4502,-668 4496,-668 4496,-668 20,-668 20,-668 14,-668 8,-662 8,-656 8,-656 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="2258" y="-652.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="2258" y="-637.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:536870912&#10;memories=system.mem_ctrls0.dram system.mem_ctrls1.dram system.mem_ctrls2.dram system.mem_ctrls3.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 4488,-16 4488,-16 4494,-16 4500,-22 4500,-28 4500,-28 4500,-610 4500,-610 4500,-616 4494,-622 4488,-622 4488,-622 28,-622 28,-622 22,-622 16,-616 16,-610 16,-610 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="2258" y="-606.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="2258" y="-591.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu0</title>
<g id="a_clust4"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu0.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu0.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu0.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu0.interrupts&#10;isa=system.cpu0.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu0.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu0.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu0.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M3570,-24C3570,-24 4480,-24 4480,-24 4486,-24 4492,-30 4492,-36 4492,-36 4492,-380 4492,-380 4492,-386 4486,-392 4480,-392 4480,-392 3570,-392 3570,-392 3564,-392 3558,-386 3558,-380 3558,-380 3558,-36 3558,-36 3558,-30 3564,-24 3570,-24"/>
<text text-anchor="middle" x="4025" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu0 </text>
<text text-anchor="middle" x="4025" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust5" class="cluster">
<title>cluster_system_cpu0_mmu</title>
<g id="a_clust5"><a xlink:title="dtb=system.cpu0.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu0.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M4118,-147C4118,-147 4472,-147 4472,-147 4478,-147 4484,-153 4484,-159 4484,-159 4484,-334 4484,-334 4484,-340 4478,-346 4472,-346 4472,-346 4118,-346 4118,-346 4112,-346 4106,-340 4106,-334 4106,-334 4106,-159 4106,-159 4106,-153 4112,-147 4118,-147"/>
<text text-anchor="middle" x="4295" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="4295" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_system_cpu0_mmu_itb</title>
<g id="a_clust6"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M4126,-155C4126,-155 4279,-155 4279,-155 4285,-155 4291,-161 4291,-167 4291,-167 4291,-288 4291,-288 4291,-294 4285,-300 4279,-300 4279,-300 4126,-300 4126,-300 4120,-300 4114,-294 4114,-288 4114,-288 4114,-167 4114,-167 4114,-161 4120,-155 4126,-155"/>
<text text-anchor="middle" x="4202.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="4202.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_system_cpu0_mmu_itb_walker</title>
<g id="a_clust7"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M4134,-163C4134,-163 4271,-163 4271,-163 4277,-163 4283,-169 4283,-175 4283,-175 4283,-242 4283,-242 4283,-248 4277,-254 4271,-254 4271,-254 4134,-254 4134,-254 4128,-254 4122,-248 4122,-242 4122,-242 4122,-175 4122,-175 4122,-169 4128,-163 4134,-163"/>
<text text-anchor="middle" x="4202.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="4202.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_system_cpu0_mmu_dtb</title>
<g id="a_clust9"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M4311,-155C4311,-155 4464,-155 4464,-155 4470,-155 4476,-161 4476,-167 4476,-167 4476,-288 4476,-288 4476,-294 4470,-300 4464,-300 4464,-300 4311,-300 4311,-300 4305,-300 4299,-294 4299,-288 4299,-288 4299,-167 4299,-167 4299,-161 4305,-155 4311,-155"/>
<text text-anchor="middle" x="4387.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="4387.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_system_cpu0_mmu_dtb_walker</title>
<g id="a_clust10"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M4319,-163C4319,-163 4456,-163 4456,-163 4462,-163 4468,-169 4468,-175 4468,-175 4468,-242 4468,-242 4468,-248 4462,-254 4456,-254 4456,-254 4319,-254 4319,-254 4313,-254 4307,-248 4307,-242 4307,-242 4307,-175 4307,-175 4307,-169 4313,-163 4319,-163"/>
<text text-anchor="middle" x="4387.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="4387.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust77" class="cluster">
<title>cluster_system_cpu0_icache</title>
<g id="a_clust77"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M3780,-32C3780,-32 3950,-32 3950,-32 3956,-32 3962,-38 3962,-44 3962,-44 3962,-111 3962,-111 3962,-117 3956,-123 3950,-123 3950,-123 3780,-123 3780,-123 3774,-123 3768,-117 3768,-111 3768,-111 3768,-44 3768,-44 3768,-38 3774,-32 3780,-32"/>
<text text-anchor="middle" x="3865" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="3865" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust83" class="cluster">
<title>cluster_system_cpu0_dcache</title>
<g id="a_clust83"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3578,-32C3578,-32 3748,-32 3748,-32 3754,-32 3760,-38 3760,-44 3760,-44 3760,-111 3760,-111 3760,-117 3754,-123 3748,-123 3748,-123 3578,-123 3578,-123 3572,-123 3566,-117 3566,-111 3566,-111 3566,-44 3566,-44 3566,-38 3572,-32 3578,-32"/>
<text text-anchor="middle" x="3663" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="3663" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust89" class="cluster">
<title>cluster_system_cpu0_itb_walker_cache</title>
<g id="a_clust89"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3993,-32C3993,-32 4163,-32 4163,-32 4169,-32 4175,-38 4175,-44 4175,-44 4175,-111 4175,-111 4175,-117 4169,-123 4163,-123 4163,-123 3993,-123 3993,-123 3987,-123 3981,-117 3981,-111 3981,-111 3981,-44 3981,-44 3981,-38 3987,-32 3993,-32"/>
<text text-anchor="middle" x="4078" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="4078" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust95" class="cluster">
<title>cluster_system_cpu0_dtb_walker_cache</title>
<g id="a_clust95"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4200,-32C4200,-32 4370,-32 4370,-32 4376,-32 4382,-38 4382,-44 4382,-44 4382,-111 4382,-111 4382,-117 4376,-123 4370,-123 4370,-123 4200,-123 4200,-123 4194,-123 4188,-117 4188,-111 4188,-111 4188,-44 4188,-44 4188,-38 4194,-32 4200,-32"/>
<text text-anchor="middle" x="4285" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="4285" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust101" class="cluster">
<title>cluster_system_cpu0_interrupts</title>
<g id="a_clust101"><a xlink:title="clk_domain=system.cpu0.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M3796,-163C3796,-163 4086,-163 4086,-163 4092,-163 4098,-169 4098,-175 4098,-175 4098,-242 4098,-242 4098,-248 4092,-254 4086,-254 4086,-254 3796,-254 3796,-254 3790,-254 3784,-248 3784,-242 3784,-242 3784,-175 3784,-175 3784,-169 3790,-163 3796,-163"/>
<text text-anchor="middle" x="3941" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="3941" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust103" class="cluster">
<title>cluster_system_cpu1</title>
<g id="a_clust103"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu1.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=1&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu1.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu1.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu1.interrupts&#10;isa=system.cpu1.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu1.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu1.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu1.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M448,-24C448,-24 1358,-24 1358,-24 1364,-24 1370,-30 1370,-36 1370,-36 1370,-380 1370,-380 1370,-386 1364,-392 1358,-392 1358,-392 448,-392 448,-392 442,-392 436,-386 436,-380 436,-380 436,-36 436,-36 436,-30 442,-24 448,-24"/>
<text text-anchor="middle" x="903" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu1 </text>
<text text-anchor="middle" x="903" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust104" class="cluster">
<title>cluster_system_cpu1_mmu</title>
<g id="a_clust104"><a xlink:title="dtb=system.cpu1.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu1.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M996,-147C996,-147 1350,-147 1350,-147 1356,-147 1362,-153 1362,-159 1362,-159 1362,-334 1362,-334 1362,-340 1356,-346 1350,-346 1350,-346 996,-346 996,-346 990,-346 984,-340 984,-334 984,-334 984,-159 984,-159 984,-153 990,-147 996,-147"/>
<text text-anchor="middle" x="1173" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1173" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust105" class="cluster">
<title>cluster_system_cpu1_mmu_itb</title>
<g id="a_clust105"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1004,-155C1004,-155 1157,-155 1157,-155 1163,-155 1169,-161 1169,-167 1169,-167 1169,-288 1169,-288 1169,-294 1163,-300 1157,-300 1157,-300 1004,-300 1004,-300 998,-300 992,-294 992,-288 992,-288 992,-167 992,-167 992,-161 998,-155 1004,-155"/>
<text text-anchor="middle" x="1080.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1080.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust106" class="cluster">
<title>cluster_system_cpu1_mmu_itb_walker</title>
<g id="a_clust106"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1012,-163C1012,-163 1149,-163 1149,-163 1155,-163 1161,-169 1161,-175 1161,-175 1161,-242 1161,-242 1161,-248 1155,-254 1149,-254 1149,-254 1012,-254 1012,-254 1006,-254 1000,-248 1000,-242 1000,-242 1000,-175 1000,-175 1000,-169 1006,-163 1012,-163"/>
<text text-anchor="middle" x="1080.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1080.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust108" class="cluster">
<title>cluster_system_cpu1_mmu_dtb</title>
<g id="a_clust108"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1189,-155C1189,-155 1342,-155 1342,-155 1348,-155 1354,-161 1354,-167 1354,-167 1354,-288 1354,-288 1354,-294 1348,-300 1342,-300 1342,-300 1189,-300 1189,-300 1183,-300 1177,-294 1177,-288 1177,-288 1177,-167 1177,-167 1177,-161 1183,-155 1189,-155"/>
<text text-anchor="middle" x="1265.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1265.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust109" class="cluster">
<title>cluster_system_cpu1_mmu_dtb_walker</title>
<g id="a_clust109"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1197,-163C1197,-163 1334,-163 1334,-163 1340,-163 1346,-169 1346,-175 1346,-175 1346,-242 1346,-242 1346,-248 1340,-254 1334,-254 1334,-254 1197,-254 1197,-254 1191,-254 1185,-248 1185,-242 1185,-242 1185,-175 1185,-175 1185,-169 1191,-163 1197,-163"/>
<text text-anchor="middle" x="1265.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1265.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust175" class="cluster">
<title>cluster_system_cpu1_icache</title>
<g id="a_clust175"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M719,-32C719,-32 889,-32 889,-32 895,-32 901,-38 901,-44 901,-44 901,-111 901,-111 901,-117 895,-123 889,-123 889,-123 719,-123 719,-123 713,-123 707,-117 707,-111 707,-111 707,-44 707,-44 707,-38 713,-32 719,-32"/>
<text text-anchor="middle" x="804" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="804" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust181" class="cluster">
<title>cluster_system_cpu1_dcache</title>
<g id="a_clust181"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M488,-32C488,-32 658,-32 658,-32 664,-32 670,-38 670,-44 670,-44 670,-111 670,-111 670,-117 664,-123 658,-123 658,-123 488,-123 488,-123 482,-123 476,-117 476,-111 476,-111 476,-44 476,-44 476,-38 482,-32 488,-32"/>
<text text-anchor="middle" x="573" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="573" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust187" class="cluster">
<title>cluster_system_cpu1_itb_walker_cache</title>
<g id="a_clust187"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M978,-32C978,-32 1148,-32 1148,-32 1154,-32 1160,-38 1160,-44 1160,-44 1160,-111 1160,-111 1160,-117 1154,-123 1148,-123 1148,-123 978,-123 978,-123 972,-123 966,-117 966,-111 966,-111 966,-44 966,-44 966,-38 972,-32 978,-32"/>
<text text-anchor="middle" x="1063" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="1063" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust193" class="cluster">
<title>cluster_system_cpu1_dtb_walker_cache</title>
<g id="a_clust193"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1180,-32C1180,-32 1350,-32 1350,-32 1356,-32 1362,-38 1362,-44 1362,-44 1362,-111 1362,-111 1362,-117 1356,-123 1350,-123 1350,-123 1180,-123 1180,-123 1174,-123 1168,-117 1168,-111 1168,-111 1168,-44 1168,-44 1168,-38 1174,-32 1180,-32"/>
<text text-anchor="middle" x="1265" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="1265" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust199" class="cluster">
<title>cluster_system_cpu1_interrupts</title>
<g id="a_clust199"><a xlink:title="clk_domain=system.cpu1.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M674,-163C674,-163 964,-163 964,-163 970,-163 976,-169 976,-175 976,-175 976,-242 976,-242 976,-248 970,-254 964,-254 964,-254 674,-254 674,-254 668,-254 662,-248 662,-242 662,-242 662,-175 662,-175 662,-169 668,-163 674,-163"/>
<text text-anchor="middle" x="819" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="819" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust201" class="cluster">
<title>cluster_system_cpu2</title>
<g id="a_clust201"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu2.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=2&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu2.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu2.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu2.interrupts&#10;isa=system.cpu2.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu2.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu2.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu2.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M2628,-24C2628,-24 3538,-24 3538,-24 3544,-24 3550,-30 3550,-36 3550,-36 3550,-380 3550,-380 3550,-386 3544,-392 3538,-392 3538,-392 2628,-392 2628,-392 2622,-392 2616,-386 2616,-380 2616,-380 2616,-36 2616,-36 2616,-30 2622,-24 2628,-24"/>
<text text-anchor="middle" x="3083" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu2 </text>
<text text-anchor="middle" x="3083" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust202" class="cluster">
<title>cluster_system_cpu2_mmu</title>
<g id="a_clust202"><a xlink:title="dtb=system.cpu2.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu2.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M3176,-147C3176,-147 3530,-147 3530,-147 3536,-147 3542,-153 3542,-159 3542,-159 3542,-334 3542,-334 3542,-340 3536,-346 3530,-346 3530,-346 3176,-346 3176,-346 3170,-346 3164,-340 3164,-334 3164,-334 3164,-159 3164,-159 3164,-153 3170,-147 3176,-147"/>
<text text-anchor="middle" x="3353" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="3353" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust203" class="cluster">
<title>cluster_system_cpu2_mmu_itb</title>
<g id="a_clust203"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu2.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3184,-155C3184,-155 3337,-155 3337,-155 3343,-155 3349,-161 3349,-167 3349,-167 3349,-288 3349,-288 3349,-294 3343,-300 3337,-300 3337,-300 3184,-300 3184,-300 3178,-300 3172,-294 3172,-288 3172,-288 3172,-167 3172,-167 3172,-161 3178,-155 3184,-155"/>
<text text-anchor="middle" x="3260.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="3260.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust204" class="cluster">
<title>cluster_system_cpu2_mmu_itb_walker</title>
<g id="a_clust204"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu2.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M3192,-163C3192,-163 3329,-163 3329,-163 3335,-163 3341,-169 3341,-175 3341,-175 3341,-242 3341,-242 3341,-248 3335,-254 3329,-254 3329,-254 3192,-254 3192,-254 3186,-254 3180,-248 3180,-242 3180,-242 3180,-175 3180,-175 3180,-169 3186,-163 3192,-163"/>
<text text-anchor="middle" x="3260.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3260.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust206" class="cluster">
<title>cluster_system_cpu2_mmu_dtb</title>
<g id="a_clust206"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu2.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3369,-155C3369,-155 3522,-155 3522,-155 3528,-155 3534,-161 3534,-167 3534,-167 3534,-288 3534,-288 3534,-294 3528,-300 3522,-300 3522,-300 3369,-300 3369,-300 3363,-300 3357,-294 3357,-288 3357,-288 3357,-167 3357,-167 3357,-161 3363,-155 3369,-155"/>
<text text-anchor="middle" x="3445.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="3445.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust207" class="cluster">
<title>cluster_system_cpu2_mmu_dtb_walker</title>
<g id="a_clust207"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu2.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M3377,-163C3377,-163 3514,-163 3514,-163 3520,-163 3526,-169 3526,-175 3526,-175 3526,-242 3526,-242 3526,-248 3520,-254 3514,-254 3514,-254 3377,-254 3377,-254 3371,-254 3365,-248 3365,-242 3365,-242 3365,-175 3365,-175 3365,-169 3371,-163 3377,-163"/>
<text text-anchor="middle" x="3445.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3445.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust273" class="cluster">
<title>cluster_system_cpu2_icache</title>
<g id="a_clust273"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu2.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M2838,-32C2838,-32 3008,-32 3008,-32 3014,-32 3020,-38 3020,-44 3020,-44 3020,-111 3020,-111 3020,-117 3014,-123 3008,-123 3008,-123 2838,-123 2838,-123 2832,-123 2826,-117 2826,-111 2826,-111 2826,-44 2826,-44 2826,-38 2832,-32 2838,-32"/>
<text text-anchor="middle" x="2923" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="2923" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust279" class="cluster">
<title>cluster_system_cpu2_dcache</title>
<g id="a_clust279"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu2.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2636,-32C2636,-32 2806,-32 2806,-32 2812,-32 2818,-38 2818,-44 2818,-44 2818,-111 2818,-111 2818,-117 2812,-123 2806,-123 2806,-123 2636,-123 2636,-123 2630,-123 2624,-117 2624,-111 2624,-111 2624,-44 2624,-44 2624,-38 2630,-32 2636,-32"/>
<text text-anchor="middle" x="2721" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="2721" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust285" class="cluster">
<title>cluster_system_cpu2_itb_walker_cache</title>
<g id="a_clust285"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu2.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3051,-32C3051,-32 3221,-32 3221,-32 3227,-32 3233,-38 3233,-44 3233,-44 3233,-111 3233,-111 3233,-117 3227,-123 3221,-123 3221,-123 3051,-123 3051,-123 3045,-123 3039,-117 3039,-111 3039,-111 3039,-44 3039,-44 3039,-38 3045,-32 3051,-32"/>
<text text-anchor="middle" x="3136" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="3136" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust291" class="cluster">
<title>cluster_system_cpu2_dtb_walker_cache</title>
<g id="a_clust291"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu2.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3258,-32C3258,-32 3428,-32 3428,-32 3434,-32 3440,-38 3440,-44 3440,-44 3440,-111 3440,-111 3440,-117 3434,-123 3428,-123 3428,-123 3258,-123 3258,-123 3252,-123 3246,-117 3246,-111 3246,-111 3246,-44 3246,-44 3246,-38 3252,-32 3258,-32"/>
<text text-anchor="middle" x="3343" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="3343" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust297" class="cluster">
<title>cluster_system_cpu2_interrupts</title>
<g id="a_clust297"><a xlink:title="clk_domain=system.cpu2.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M2854,-163C2854,-163 3144,-163 3144,-163 3150,-163 3156,-169 3156,-175 3156,-175 3156,-242 3156,-242 3156,-248 3150,-254 3144,-254 3144,-254 2854,-254 2854,-254 2848,-254 2842,-248 2842,-242 2842,-242 2842,-175 2842,-175 2842,-169 2848,-163 2854,-163"/>
<text text-anchor="middle" x="2999" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="2999" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust299" class="cluster">
<title>cluster_system_cpu3</title>
<g id="a_clust299"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu3.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=3&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu3.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu3.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu3.interrupts&#10;isa=system.cpu3.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu3.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu3.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu3.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M1390,-24C1390,-24 2300,-24 2300,-24 2306,-24 2312,-30 2312,-36 2312,-36 2312,-380 2312,-380 2312,-386 2306,-392 2300,-392 2300,-392 1390,-392 1390,-392 1384,-392 1378,-386 1378,-380 1378,-380 1378,-36 1378,-36 1378,-30 1384,-24 1390,-24"/>
<text text-anchor="middle" x="1845" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu3 </text>
<text text-anchor="middle" x="1845" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust300" class="cluster">
<title>cluster_system_cpu3_mmu</title>
<g id="a_clust300"><a xlink:title="dtb=system.cpu3.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu3.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M1938,-147C1938,-147 2292,-147 2292,-147 2298,-147 2304,-153 2304,-159 2304,-159 2304,-334 2304,-334 2304,-340 2298,-346 2292,-346 2292,-346 1938,-346 1938,-346 1932,-346 1926,-340 1926,-334 1926,-334 1926,-159 1926,-159 1926,-153 1932,-147 1938,-147"/>
<text text-anchor="middle" x="2115" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="2115" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust301" class="cluster">
<title>cluster_system_cpu3_mmu_itb</title>
<g id="a_clust301"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu3.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1946,-155C1946,-155 2099,-155 2099,-155 2105,-155 2111,-161 2111,-167 2111,-167 2111,-288 2111,-288 2111,-294 2105,-300 2099,-300 2099,-300 1946,-300 1946,-300 1940,-300 1934,-294 1934,-288 1934,-288 1934,-167 1934,-167 1934,-161 1940,-155 1946,-155"/>
<text text-anchor="middle" x="2022.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="2022.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust302" class="cluster">
<title>cluster_system_cpu3_mmu_itb_walker</title>
<g id="a_clust302"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu3.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1954,-163C1954,-163 2091,-163 2091,-163 2097,-163 2103,-169 2103,-175 2103,-175 2103,-242 2103,-242 2103,-248 2097,-254 2091,-254 2091,-254 1954,-254 1954,-254 1948,-254 1942,-248 1942,-242 1942,-242 1942,-175 1942,-175 1942,-169 1948,-163 1954,-163"/>
<text text-anchor="middle" x="2022.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2022.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust304" class="cluster">
<title>cluster_system_cpu3_mmu_dtb</title>
<g id="a_clust304"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu3.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2131,-155C2131,-155 2284,-155 2284,-155 2290,-155 2296,-161 2296,-167 2296,-167 2296,-288 2296,-288 2296,-294 2290,-300 2284,-300 2284,-300 2131,-300 2131,-300 2125,-300 2119,-294 2119,-288 2119,-288 2119,-167 2119,-167 2119,-161 2125,-155 2131,-155"/>
<text text-anchor="middle" x="2207.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="2207.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust305" class="cluster">
<title>cluster_system_cpu3_mmu_dtb_walker</title>
<g id="a_clust305"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu3.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2139,-163C2139,-163 2276,-163 2276,-163 2282,-163 2288,-169 2288,-175 2288,-175 2288,-242 2288,-242 2288,-248 2282,-254 2276,-254 2276,-254 2139,-254 2139,-254 2133,-254 2127,-248 2127,-242 2127,-242 2127,-175 2127,-175 2127,-169 2133,-163 2139,-163"/>
<text text-anchor="middle" x="2207.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2207.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust371" class="cluster">
<title>cluster_system_cpu3_icache</title>
<g id="a_clust371"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu3.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M1661,-32C1661,-32 1831,-32 1831,-32 1837,-32 1843,-38 1843,-44 1843,-44 1843,-111 1843,-111 1843,-117 1837,-123 1831,-123 1831,-123 1661,-123 1661,-123 1655,-123 1649,-117 1649,-111 1649,-111 1649,-44 1649,-44 1649,-38 1655,-32 1661,-32"/>
<text text-anchor="middle" x="1746" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="1746" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust377" class="cluster">
<title>cluster_system_cpu3_dcache</title>
<g id="a_clust377"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu3.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1430,-32C1430,-32 1600,-32 1600,-32 1606,-32 1612,-38 1612,-44 1612,-44 1612,-111 1612,-111 1612,-117 1606,-123 1600,-123 1600,-123 1430,-123 1430,-123 1424,-123 1418,-117 1418,-111 1418,-111 1418,-44 1418,-44 1418,-38 1424,-32 1430,-32"/>
<text text-anchor="middle" x="1515" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1515" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust383" class="cluster">
<title>cluster_system_cpu3_itb_walker_cache</title>
<g id="a_clust383"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu3.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1920,-32C1920,-32 2090,-32 2090,-32 2096,-32 2102,-38 2102,-44 2102,-44 2102,-111 2102,-111 2102,-117 2096,-123 2090,-123 2090,-123 1920,-123 1920,-123 1914,-123 1908,-117 1908,-111 1908,-111 1908,-44 1908,-44 1908,-38 1914,-32 1920,-32"/>
<text text-anchor="middle" x="2005" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="2005" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust389" class="cluster">
<title>cluster_system_cpu3_dtb_walker_cache</title>
<g id="a_clust389"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu3.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2122,-32C2122,-32 2292,-32 2292,-32 2298,-32 2304,-38 2304,-44 2304,-44 2304,-111 2304,-111 2304,-117 2298,-123 2292,-123 2292,-123 2122,-123 2122,-123 2116,-123 2110,-117 2110,-111 2110,-111 2110,-44 2110,-44 2110,-38 2116,-32 2122,-32"/>
<text text-anchor="middle" x="2207" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="2207" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust395" class="cluster">
<title>cluster_system_cpu3_interrupts</title>
<g id="a_clust395"><a xlink:title="clk_domain=system.cpu3.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M1616,-163C1616,-163 1906,-163 1906,-163 1912,-163 1918,-169 1918,-175 1918,-175 1918,-242 1918,-242 1918,-248 1912,-254 1906,-254 1906,-254 1616,-254 1616,-254 1610,-254 1604,-248 1604,-242 1604,-242 1604,-175 1604,-175 1604,-169 1610,-163 1616,-163"/>
<text text-anchor="middle" x="1761" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="1761" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust401" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust401"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M1661,-400C1661,-400 1913,-400 1913,-400 1919,-400 1925,-406 1925,-412 1925,-412 1925,-479 1925,-479 1925,-485 1919,-491 1913,-491 1913,-491 1661,-491 1661,-491 1655,-491 1649,-485 1649,-479 1649,-479 1649,-412 1649,-412 1649,-406 1655,-400 1661,-400"/>
<text text-anchor="middle" x="1787" y="-475.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="1787" y="-460.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust404" class="cluster">
<title>cluster_system_l2</title>
<g id="a_clust404"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.l2.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l2.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=2097152&#10;system=system&#10;tag_latency=20&#10;tags=system.l2.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2332,-32C2332,-32 2502,-32 2502,-32 2508,-32 2514,-38 2514,-44 2514,-44 2514,-111 2514,-111 2514,-117 2508,-123 2502,-123 2502,-123 2332,-123 2332,-123 2326,-123 2320,-117 2320,-111 2320,-111 2320,-44 2320,-44 2320,-38 2326,-32 2332,-32"/>
<text text-anchor="middle" x="2417" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="2417" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust410" class="cluster">
<title>cluster_system_tol2bus</title>
<g id="a_clust410"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.tol2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tol2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M2344,-163C2344,-163 2596,-163 2596,-163 2602,-163 2608,-169 2608,-175 2608,-175 2608,-242 2608,-242 2608,-248 2602,-254 2596,-254 2596,-254 2344,-254 2344,-254 2338,-254 2332,-248 2332,-242 2332,-242 2332,-175 2332,-175 2332,-169 2338,-163 2344,-163"/>
<text text-anchor="middle" x="2470" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="2470" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust413" class="cluster">
<title>cluster_system_mem_ctrls0</title>
<g id="a_clust413"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls0.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls0.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M36,-163C36,-163 107,-163 107,-163 113,-163 119,-169 119,-175 119,-175 119,-242 119,-242 119,-248 113,-254 107,-254 107,-254 36,-254 36,-254 30,-254 24,-248 24,-242 24,-242 24,-175 24,-175 24,-169 30,-163 36,-163"/>
<text text-anchor="middle" x="71.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls0 </text>
<text text-anchor="middle" x="71.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust417" class="cluster">
<title>cluster_system_mem_ctrls1</title>
<g id="a_clust417"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls1.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls1.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M139,-163C139,-163 210,-163 210,-163 216,-163 222,-169 222,-175 222,-175 222,-242 222,-242 222,-248 216,-254 210,-254 210,-254 139,-254 139,-254 133,-254 127,-248 127,-242 127,-242 127,-175 127,-175 127,-169 133,-163 139,-163"/>
<text text-anchor="middle" x="174.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls1 </text>
<text text-anchor="middle" x="174.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust421" class="cluster">
<title>cluster_system_mem_ctrls2</title>
<g id="a_clust421"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls2.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls2.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M242,-163C242,-163 313,-163 313,-163 319,-163 325,-169 325,-175 325,-175 325,-242 325,-242 325,-248 319,-254 313,-254 313,-254 242,-254 242,-254 236,-254 230,-248 230,-242 230,-242 230,-175 230,-175 230,-169 236,-163 242,-163"/>
<text text-anchor="middle" x="277.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls2 </text>
<text text-anchor="middle" x="277.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust425" class="cluster">
<title>cluster_system_mem_ctrls3</title>
<g id="a_clust425"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls3.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls3.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M345,-163C345,-163 416,-163 416,-163 422,-163 428,-169 428,-175 428,-175 428,-242 428,-242 428,-248 422,-254 416,-254 416,-254 345,-254 345,-254 339,-254 333,-248 333,-242 333,-242 333,-175 333,-175 333,-169 339,-163 345,-163"/>
<text text-anchor="middle" x="380.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls3 </text>
<text text-anchor="middle" x="380.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M1823,-539.5C1823,-539.5 1895,-539.5 1895,-539.5 1901,-539.5 1907,-545.5 1907,-551.5 1907,-551.5 1907,-563.5 1907,-563.5 1907,-569.5 1901,-575.5 1895,-575.5 1895,-575.5 1823,-575.5 1823,-575.5 1817,-575.5 1811,-569.5 1811,-563.5 1811,-563.5 1811,-551.5 1811,-551.5 1811,-545.5 1817,-539.5 1823,-539.5"/>
<text text-anchor="middle" x="1859" y="-553.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node62" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1813,-408.5C1813,-408.5 1905,-408.5 1905,-408.5 1911,-408.5 1917,-414.5 1917,-420.5 1917,-420.5 1917,-432.5 1917,-432.5 1917,-438.5 1911,-444.5 1905,-444.5 1905,-444.5 1813,-444.5 1813,-444.5 1807,-444.5 1801,-438.5 1801,-432.5 1801,-432.5 1801,-420.5 1801,-420.5 1801,-414.5 1807,-408.5 1813,-408.5"/>
<text text-anchor="middle" x="1859" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="#000000" d="M1859,-539.285C1859,-517.3856 1859,-480.3861 1859,-454.7663"/>
<polygon fill="#000000" stroke="#000000" points="1862.5001,-454.5603 1859,-444.5603 1855.5001,-454.5603 1862.5001,-454.5603"/>
</g>
<!-- system_cpu0_icache_port -->
<g id="node2" class="node">
<title>system_cpu0_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M3694,-171.5C3694,-171.5 3762,-171.5 3762,-171.5 3768,-171.5 3774,-177.5 3774,-183.5 3774,-183.5 3774,-195.5 3774,-195.5 3774,-201.5 3768,-207.5 3762,-207.5 3762,-207.5 3694,-207.5 3694,-207.5 3688,-207.5 3682,-201.5 3682,-195.5 3682,-195.5 3682,-183.5 3682,-183.5 3682,-177.5 3688,-171.5 3694,-171.5"/>
<text text-anchor="middle" x="3728" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu0_icache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu0_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3890,-40.5C3890,-40.5 3942,-40.5 3942,-40.5 3948,-40.5 3954,-46.5 3954,-52.5 3954,-52.5 3954,-64.5 3954,-64.5 3954,-70.5 3948,-76.5 3942,-76.5 3942,-76.5 3890,-76.5 3890,-76.5 3884,-76.5 3878,-70.5 3878,-64.5 3878,-64.5 3878,-52.5 3878,-52.5 3878,-46.5 3884,-40.5 3890,-40.5"/>
<text text-anchor="middle" x="3916" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M3746.3708,-171.2426C3755.7563,-162.8042 3767.7606,-153.2836 3780,-147 3816.4461,-128.289 3835.2391,-146.2082 3869,-123 3882.8228,-113.4978 3894.0828,-98.5584 3902.1127,-85.4493"/>
<polygon fill="#000000" stroke="#000000" points="3905.1647,-87.1631 3907.1475,-76.7554 3899.1072,-83.6549 3905.1647,-87.1631"/>
</g>
<!-- system_cpu0_dcache_port -->
<g id="node3" class="node">
<title>system_cpu0_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M3578,-171.5C3578,-171.5 3652,-171.5 3652,-171.5 3658,-171.5 3664,-177.5 3664,-183.5 3664,-183.5 3664,-195.5 3664,-195.5 3664,-201.5 3658,-207.5 3652,-207.5 3652,-207.5 3578,-207.5 3578,-207.5 3572,-207.5 3566,-201.5 3566,-195.5 3566,-195.5 3566,-183.5 3566,-183.5 3566,-177.5 3572,-171.5 3578,-171.5"/>
<text text-anchor="middle" x="3615" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu0_dcache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu0_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3688,-40.5C3688,-40.5 3740,-40.5 3740,-40.5 3746,-40.5 3752,-46.5 3752,-52.5 3752,-52.5 3752,-64.5 3752,-64.5 3752,-70.5 3746,-76.5 3740,-76.5 3740,-76.5 3688,-76.5 3688,-76.5 3682,-76.5 3676,-70.5 3676,-64.5 3676,-64.5 3676,-52.5 3676,-52.5 3676,-46.5 3682,-40.5 3688,-40.5"/>
<text text-anchor="middle" x="3714" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M3629.5148,-171.2823C3640.0386,-157.9906 3654.5488,-139.4922 3667,-123 3676.4051,-110.5426 3686.6343,-96.5585 3695.141,-84.8038"/>
<polygon fill="#000000" stroke="#000000" points="3697.9809,-86.8496 3700.9943,-76.6923 3692.3044,-82.7534 3697.9809,-86.8496"/>
</g>
<!-- system_cpu0_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu0_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M4142,-171.5C4142,-171.5 4172,-171.5 4172,-171.5 4178,-171.5 4184,-177.5 4184,-183.5 4184,-183.5 4184,-195.5 4184,-195.5 4184,-201.5 4178,-207.5 4172,-207.5 4172,-207.5 4142,-207.5 4142,-207.5 4136,-207.5 4130,-201.5 4130,-195.5 4130,-195.5 4130,-183.5 4130,-183.5 4130,-177.5 4136,-171.5 4142,-171.5"/>
<text text-anchor="middle" x="4157" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_itb_walker_cache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4103,-40.5C4103,-40.5 4155,-40.5 4155,-40.5 4161,-40.5 4167,-46.5 4167,-52.5 4167,-52.5 4167,-64.5 4167,-64.5 4167,-70.5 4161,-76.5 4155,-76.5 4155,-76.5 4103,-76.5 4103,-76.5 4097,-76.5 4091,-70.5 4091,-64.5 4091,-64.5 4091,-52.5 4091,-52.5 4091,-46.5 4097,-40.5 4103,-40.5"/>
<text text-anchor="middle" x="4129" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side -->
<g id="edge4" class="edge">
<title>system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M4153.1067,-171.285C4148.405,-149.2878 4140.447,-112.0554 4134.9685,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="4138.3732,-85.6078 4132.8602,-76.5603 4131.5278,-87.071 4138.3732,-85.6078"/>
</g>
<!-- system_cpu0_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu0_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M4327,-171.5C4327,-171.5 4357,-171.5 4357,-171.5 4363,-171.5 4369,-177.5 4369,-183.5 4369,-183.5 4369,-195.5 4369,-195.5 4369,-201.5 4363,-207.5 4357,-207.5 4357,-207.5 4327,-207.5 4327,-207.5 4321,-207.5 4315,-201.5 4315,-195.5 4315,-195.5 4315,-183.5 4315,-183.5 4315,-177.5 4321,-171.5 4327,-171.5"/>
<text text-anchor="middle" x="4342" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_dtb_walker_cache_cpu_side -->
<g id="node12" class="node">
<title>system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4310,-40.5C4310,-40.5 4362,-40.5 4362,-40.5 4368,-40.5 4374,-46.5 4374,-52.5 4374,-52.5 4374,-64.5 4374,-64.5 4374,-70.5 4368,-76.5 4362,-76.5 4362,-76.5 4310,-76.5 4310,-76.5 4304,-76.5 4298,-70.5 4298,-64.5 4298,-64.5 4298,-52.5 4298,-52.5 4298,-46.5 4304,-40.5 4310,-40.5"/>
<text text-anchor="middle" x="4336" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M4341.1657,-171.285C4340.1627,-149.3856 4338.4681,-112.3861 4337.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="4340.7812,-86.3896 4336.8272,-76.5603 4333.7885,-86.71 4340.7812,-86.3896"/>
</g>
<!-- system_cpu0_icache_mem_side -->
<g id="node7" class="node">
<title>system_cpu0_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3788,-40.5C3788,-40.5 3848,-40.5 3848,-40.5 3854,-40.5 3860,-46.5 3860,-52.5 3860,-52.5 3860,-64.5 3860,-64.5 3860,-70.5 3854,-76.5 3848,-76.5 3848,-76.5 3788,-76.5 3788,-76.5 3782,-76.5 3776,-70.5 3776,-64.5 3776,-64.5 3776,-52.5 3776,-52.5 3776,-46.5 3782,-40.5 3788,-40.5"/>
<text text-anchor="middle" x="3818" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dcache_mem_side -->
<g id="node9" class="node">
<title>system_cpu0_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3586,-40.5C3586,-40.5 3646,-40.5 3646,-40.5 3652,-40.5 3658,-46.5 3658,-52.5 3658,-52.5 3658,-64.5 3658,-64.5 3658,-70.5 3652,-76.5 3646,-76.5 3646,-76.5 3586,-76.5 3586,-76.5 3580,-76.5 3574,-70.5 3574,-64.5 3574,-64.5 3574,-52.5 3574,-52.5 3574,-46.5 3580,-40.5 3586,-40.5"/>
<text text-anchor="middle" x="3616" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_itb_walker_cache_mem_side -->
<g id="node11" class="node">
<title>system_cpu0_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4001,-40.5C4001,-40.5 4061,-40.5 4061,-40.5 4067,-40.5 4073,-46.5 4073,-52.5 4073,-52.5 4073,-64.5 4073,-64.5 4073,-70.5 4067,-76.5 4061,-76.5 4061,-76.5 4001,-76.5 4001,-76.5 3995,-76.5 3989,-70.5 3989,-64.5 3989,-64.5 3989,-52.5 3989,-52.5 3989,-46.5 3995,-40.5 4001,-40.5"/>
<text text-anchor="middle" x="4031" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dtb_walker_cache_mem_side -->
<g id="node13" class="node">
<title>system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4208,-40.5C4208,-40.5 4268,-40.5 4268,-40.5 4274,-40.5 4280,-46.5 4280,-52.5 4280,-52.5 4280,-64.5 4280,-64.5 4280,-70.5 4274,-76.5 4268,-76.5 4268,-76.5 4208,-76.5 4208,-76.5 4202,-76.5 4196,-70.5 4196,-64.5 4196,-64.5 4196,-52.5 4196,-52.5 4196,-46.5 4202,-40.5 4208,-40.5"/>
<text text-anchor="middle" x="4238" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_interrupts_int_requestor -->
<g id="node14" class="node">
<title>system_cpu0_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M4000.5,-171.5C4000.5,-171.5 4077.5,-171.5 4077.5,-171.5 4083.5,-171.5 4089.5,-177.5 4089.5,-183.5 4089.5,-183.5 4089.5,-195.5 4089.5,-195.5 4089.5,-201.5 4083.5,-207.5 4077.5,-207.5 4077.5,-207.5 4000.5,-207.5 4000.5,-207.5 3994.5,-207.5 3988.5,-201.5 3988.5,-195.5 3988.5,-195.5 3988.5,-183.5 3988.5,-183.5 3988.5,-177.5 3994.5,-171.5 4000.5,-171.5"/>
<text text-anchor="middle" x="4039" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu0_interrupts_int_responder -->
<g id="node15" class="node">
<title>system_cpu0_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M3876,-171.5C3876,-171.5 3958,-171.5 3958,-171.5 3964,-171.5 3970,-177.5 3970,-183.5 3970,-183.5 3970,-195.5 3970,-195.5 3970,-201.5 3964,-207.5 3958,-207.5 3958,-207.5 3876,-207.5 3876,-207.5 3870,-207.5 3864,-201.5 3864,-195.5 3864,-195.5 3864,-183.5 3864,-183.5 3864,-177.5 3870,-171.5 3876,-171.5"/>
<text text-anchor="middle" x="3917" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu0_interrupts_pio -->
<g id="node16" class="node">
<title>system_cpu0_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M3804,-171.5C3804,-171.5 3834,-171.5 3834,-171.5 3840,-171.5 3846,-177.5 3846,-183.5 3846,-183.5 3846,-195.5 3846,-195.5 3846,-201.5 3840,-207.5 3834,-207.5 3834,-207.5 3804,-207.5 3804,-207.5 3798,-207.5 3792,-201.5 3792,-195.5 3792,-195.5 3792,-183.5 3792,-183.5 3792,-177.5 3798,-171.5 3804,-171.5"/>
<text text-anchor="middle" x="3819" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu1_icache_port -->
<g id="node17" class="node">
<title>system_cpu1_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M572,-171.5C572,-171.5 640,-171.5 640,-171.5 646,-171.5 652,-177.5 652,-183.5 652,-183.5 652,-195.5 652,-195.5 652,-201.5 646,-207.5 640,-207.5 640,-207.5 572,-207.5 572,-207.5 566,-207.5 560,-201.5 560,-195.5 560,-195.5 560,-183.5 560,-183.5 560,-177.5 566,-171.5 572,-171.5"/>
<text text-anchor="middle" x="606" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu1_icache_cpu_side -->
<g id="node21" class="node">
<title>system_cpu1_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M727,-40.5C727,-40.5 779,-40.5 779,-40.5 785,-40.5 791,-46.5 791,-52.5 791,-52.5 791,-64.5 791,-64.5 791,-70.5 785,-76.5 779,-76.5 779,-76.5 727,-76.5 727,-76.5 721,-76.5 715,-70.5 715,-64.5 715,-64.5 715,-52.5 715,-52.5 715,-46.5 721,-40.5 727,-40.5"/>
<text text-anchor="middle" x="753" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side -->
<g id="edge6" class="edge">
<title>system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M626.4397,-171.285C652.111,-148.4079 696.2732,-109.0525 725.0527,-83.4055"/>
<polygon fill="#000000" stroke="#000000" points="727.5968,-85.8264 732.7339,-76.5603 722.9396,-80.6004 727.5968,-85.8264"/>
</g>
<!-- system_cpu1_dcache_port -->
<g id="node18" class="node">
<title>system_cpu1_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M456,-171.5C456,-171.5 530,-171.5 530,-171.5 536,-171.5 542,-177.5 542,-183.5 542,-183.5 542,-195.5 542,-195.5 542,-201.5 536,-207.5 530,-207.5 530,-207.5 456,-207.5 456,-207.5 450,-207.5 444,-201.5 444,-195.5 444,-195.5 444,-183.5 444,-183.5 444,-177.5 450,-171.5 456,-171.5"/>
<text text-anchor="middle" x="493" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu1_dcache_cpu_side -->
<g id="node23" class="node">
<title>system_cpu1_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M496,-40.5C496,-40.5 548,-40.5 548,-40.5 554,-40.5 560,-46.5 560,-52.5 560,-52.5 560,-64.5 560,-64.5 560,-70.5 554,-76.5 548,-76.5 548,-76.5 496,-76.5 496,-76.5 490,-76.5 484,-70.5 484,-64.5 484,-64.5 484,-52.5 484,-52.5 484,-46.5 490,-40.5 496,-40.5"/>
<text text-anchor="middle" x="522" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side -->
<g id="edge7" class="edge">
<title>system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M497.0323,-171.285C501.9019,-149.2878 510.1442,-112.0554 515.8184,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="519.2577,-87.0804 518.0019,-76.5603 512.4232,-85.5674 519.2577,-87.0804"/>
</g>
<!-- system_cpu1_mmu_itb_walker_port -->
<g id="node19" class="node">
<title>system_cpu1_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1020,-171.5C1020,-171.5 1050,-171.5 1050,-171.5 1056,-171.5 1062,-177.5 1062,-183.5 1062,-183.5 1062,-195.5 1062,-195.5 1062,-201.5 1056,-207.5 1050,-207.5 1050,-207.5 1020,-207.5 1020,-207.5 1014,-207.5 1008,-201.5 1008,-195.5 1008,-195.5 1008,-183.5 1008,-183.5 1008,-177.5 1014,-171.5 1020,-171.5"/>
<text text-anchor="middle" x="1035" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_itb_walker_cache_cpu_side -->
<g id="node25" class="node">
<title>system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M986,-40.5C986,-40.5 1038,-40.5 1038,-40.5 1044,-40.5 1050,-46.5 1050,-52.5 1050,-52.5 1050,-64.5 1050,-64.5 1050,-70.5 1044,-76.5 1038,-76.5 1038,-76.5 986,-76.5 986,-76.5 980,-76.5 974,-70.5 974,-64.5 974,-64.5 974,-52.5 974,-52.5 974,-46.5 980,-40.5 986,-40.5"/>
<text text-anchor="middle" x="1012" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side -->
<g id="edge8" class="edge">
<title>system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M1031.8019,-171.285C1027.9398,-149.2878 1021.4029,-112.0554 1016.9027,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="1020.3475,-85.8044 1015.1709,-76.5603 1013.453,-87.0149 1020.3475,-85.8044"/>
</g>
<!-- system_cpu1_mmu_dtb_walker_port -->
<g id="node20" class="node">
<title>system_cpu1_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1205,-171.5C1205,-171.5 1235,-171.5 1235,-171.5 1241,-171.5 1247,-177.5 1247,-183.5 1247,-183.5 1247,-195.5 1247,-195.5 1247,-201.5 1241,-207.5 1235,-207.5 1235,-207.5 1205,-207.5 1205,-207.5 1199,-207.5 1193,-201.5 1193,-195.5 1193,-195.5 1193,-183.5 1193,-183.5 1193,-177.5 1199,-171.5 1205,-171.5"/>
<text text-anchor="middle" x="1220" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_dtb_walker_cache_cpu_side -->
<g id="node27" class="node">
<title>system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1188,-40.5C1188,-40.5 1240,-40.5 1240,-40.5 1246,-40.5 1252,-46.5 1252,-52.5 1252,-52.5 1252,-64.5 1252,-64.5 1252,-70.5 1246,-76.5 1240,-76.5 1240,-76.5 1188,-76.5 1188,-76.5 1182,-76.5 1176,-70.5 1176,-64.5 1176,-64.5 1176,-52.5 1176,-52.5 1176,-46.5 1182,-40.5 1188,-40.5"/>
<text text-anchor="middle" x="1214" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side -->
<g id="edge9" class="edge">
<title>system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M1219.1657,-171.285C1218.1627,-149.3856 1216.4681,-112.3861 1215.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="1218.7812,-86.3896 1214.8272,-76.5603 1211.7885,-86.71 1218.7812,-86.3896"/>
</g>
<!-- system_cpu1_icache_mem_side -->
<g id="node22" class="node">
<title>system_cpu1_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M821,-40.5C821,-40.5 881,-40.5 881,-40.5 887,-40.5 893,-46.5 893,-52.5 893,-52.5 893,-64.5 893,-64.5 893,-70.5 887,-76.5 881,-76.5 881,-76.5 821,-76.5 821,-76.5 815,-76.5 809,-70.5 809,-64.5 809,-64.5 809,-52.5 809,-52.5 809,-46.5 815,-40.5 821,-40.5"/>
<text text-anchor="middle" x="851" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dcache_mem_side -->
<g id="node24" class="node">
<title>system_cpu1_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M590,-40.5C590,-40.5 650,-40.5 650,-40.5 656,-40.5 662,-46.5 662,-52.5 662,-52.5 662,-64.5 662,-64.5 662,-70.5 656,-76.5 650,-76.5 650,-76.5 590,-76.5 590,-76.5 584,-76.5 578,-70.5 578,-64.5 578,-64.5 578,-52.5 578,-52.5 578,-46.5 584,-40.5 590,-40.5"/>
<text text-anchor="middle" x="620" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_itb_walker_cache_mem_side -->
<g id="node26" class="node">
<title>system_cpu1_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1080,-40.5C1080,-40.5 1140,-40.5 1140,-40.5 1146,-40.5 1152,-46.5 1152,-52.5 1152,-52.5 1152,-64.5 1152,-64.5 1152,-70.5 1146,-76.5 1140,-76.5 1140,-76.5 1080,-76.5 1080,-76.5 1074,-76.5 1068,-70.5 1068,-64.5 1068,-64.5 1068,-52.5 1068,-52.5 1068,-46.5 1074,-40.5 1080,-40.5"/>
<text text-anchor="middle" x="1110" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dtb_walker_cache_mem_side -->
<g id="node28" class="node">
<title>system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1282,-40.5C1282,-40.5 1342,-40.5 1342,-40.5 1348,-40.5 1354,-46.5 1354,-52.5 1354,-52.5 1354,-64.5 1354,-64.5 1354,-70.5 1348,-76.5 1342,-76.5 1342,-76.5 1282,-76.5 1282,-76.5 1276,-76.5 1270,-70.5 1270,-64.5 1270,-64.5 1270,-52.5 1270,-52.5 1270,-46.5 1276,-40.5 1282,-40.5"/>
<text text-anchor="middle" x="1312" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_interrupts_int_requestor -->
<g id="node29" class="node">
<title>system_cpu1_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M878.5,-171.5C878.5,-171.5 955.5,-171.5 955.5,-171.5 961.5,-171.5 967.5,-177.5 967.5,-183.5 967.5,-183.5 967.5,-195.5 967.5,-195.5 967.5,-201.5 961.5,-207.5 955.5,-207.5 955.5,-207.5 878.5,-207.5 878.5,-207.5 872.5,-207.5 866.5,-201.5 866.5,-195.5 866.5,-195.5 866.5,-183.5 866.5,-183.5 866.5,-177.5 872.5,-171.5 878.5,-171.5"/>
<text text-anchor="middle" x="917" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu1_interrupts_int_responder -->
<g id="node30" class="node">
<title>system_cpu1_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M754,-171.5C754,-171.5 836,-171.5 836,-171.5 842,-171.5 848,-177.5 848,-183.5 848,-183.5 848,-195.5 848,-195.5 848,-201.5 842,-207.5 836,-207.5 836,-207.5 754,-207.5 754,-207.5 748,-207.5 742,-201.5 742,-195.5 742,-195.5 742,-183.5 742,-183.5 742,-177.5 748,-171.5 754,-171.5"/>
<text text-anchor="middle" x="795" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu1_interrupts_pio -->
<g id="node31" class="node">
<title>system_cpu1_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M682,-171.5C682,-171.5 712,-171.5 712,-171.5 718,-171.5 724,-177.5 724,-183.5 724,-183.5 724,-195.5 724,-195.5 724,-201.5 718,-207.5 712,-207.5 712,-207.5 682,-207.5 682,-207.5 676,-207.5 670,-201.5 670,-195.5 670,-195.5 670,-183.5 670,-183.5 670,-177.5 676,-171.5 682,-171.5"/>
<text text-anchor="middle" x="697" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu2_icache_port -->
<g id="node32" class="node">
<title>system_cpu2_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M2752,-171.5C2752,-171.5 2820,-171.5 2820,-171.5 2826,-171.5 2832,-177.5 2832,-183.5 2832,-183.5 2832,-195.5 2832,-195.5 2832,-201.5 2826,-207.5 2820,-207.5 2820,-207.5 2752,-207.5 2752,-207.5 2746,-207.5 2740,-201.5 2740,-195.5 2740,-195.5 2740,-183.5 2740,-183.5 2740,-177.5 2746,-171.5 2752,-171.5"/>
<text text-anchor="middle" x="2786" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu2_icache_cpu_side -->
<g id="node36" class="node">
<title>system_cpu2_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2948,-40.5C2948,-40.5 3000,-40.5 3000,-40.5 3006,-40.5 3012,-46.5 3012,-52.5 3012,-52.5 3012,-64.5 3012,-64.5 3012,-70.5 3006,-76.5 3000,-76.5 3000,-76.5 2948,-76.5 2948,-76.5 2942,-76.5 2936,-70.5 2936,-64.5 2936,-64.5 2936,-52.5 2936,-52.5 2936,-46.5 2942,-40.5 2948,-40.5"/>
<text text-anchor="middle" x="2974" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side -->
<g id="edge10" class="edge">
<title>system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M2804.3708,-171.2426C2813.7563,-162.8042 2825.7606,-153.2836 2838,-147 2874.4461,-128.289 2893.2391,-146.2082 2927,-123 2940.8228,-113.4978 2952.0828,-98.5584 2960.1127,-85.4493"/>
<polygon fill="#000000" stroke="#000000" points="2963.1647,-87.1631 2965.1475,-76.7554 2957.1072,-83.6549 2963.1647,-87.1631"/>
</g>
<!-- system_cpu2_dcache_port -->
<g id="node33" class="node">
<title>system_cpu2_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M2636,-171.5C2636,-171.5 2710,-171.5 2710,-171.5 2716,-171.5 2722,-177.5 2722,-183.5 2722,-183.5 2722,-195.5 2722,-195.5 2722,-201.5 2716,-207.5 2710,-207.5 2710,-207.5 2636,-207.5 2636,-207.5 2630,-207.5 2624,-201.5 2624,-195.5 2624,-195.5 2624,-183.5 2624,-183.5 2624,-177.5 2630,-171.5 2636,-171.5"/>
<text text-anchor="middle" x="2673" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu2_dcache_cpu_side -->
<g id="node38" class="node">
<title>system_cpu2_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2746,-40.5C2746,-40.5 2798,-40.5 2798,-40.5 2804,-40.5 2810,-46.5 2810,-52.5 2810,-52.5 2810,-64.5 2810,-64.5 2810,-70.5 2804,-76.5 2798,-76.5 2798,-76.5 2746,-76.5 2746,-76.5 2740,-76.5 2734,-70.5 2734,-64.5 2734,-64.5 2734,-52.5 2734,-52.5 2734,-46.5 2740,-40.5 2746,-40.5"/>
<text text-anchor="middle" x="2772" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side -->
<g id="edge11" class="edge">
<title>system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M2687.5148,-171.2823C2698.0386,-157.9906 2712.5488,-139.4922 2725,-123 2734.4051,-110.5426 2744.6343,-96.5585 2753.141,-84.8038"/>
<polygon fill="#000000" stroke="#000000" points="2755.9809,-86.8496 2758.9943,-76.6923 2750.3044,-82.7534 2755.9809,-86.8496"/>
</g>
<!-- system_cpu2_mmu_itb_walker_port -->
<g id="node34" class="node">
<title>system_cpu2_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3200,-171.5C3200,-171.5 3230,-171.5 3230,-171.5 3236,-171.5 3242,-177.5 3242,-183.5 3242,-183.5 3242,-195.5 3242,-195.5 3242,-201.5 3236,-207.5 3230,-207.5 3230,-207.5 3200,-207.5 3200,-207.5 3194,-207.5 3188,-201.5 3188,-195.5 3188,-195.5 3188,-183.5 3188,-183.5 3188,-177.5 3194,-171.5 3200,-171.5"/>
<text text-anchor="middle" x="3215" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_itb_walker_cache_cpu_side -->
<g id="node40" class="node">
<title>system_cpu2_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3161,-40.5C3161,-40.5 3213,-40.5 3213,-40.5 3219,-40.5 3225,-46.5 3225,-52.5 3225,-52.5 3225,-64.5 3225,-64.5 3225,-70.5 3219,-76.5 3213,-76.5 3213,-76.5 3161,-76.5 3161,-76.5 3155,-76.5 3149,-70.5 3149,-64.5 3149,-64.5 3149,-52.5 3149,-52.5 3149,-46.5 3155,-40.5 3161,-40.5"/>
<text text-anchor="middle" x="3187" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_mmu_itb_walker_port&#45;&gt;system_cpu2_itb_walker_cache_cpu_side -->
<g id="edge12" class="edge">
<title>system_cpu2_mmu_itb_walker_port&#45;&gt;system_cpu2_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M3211.1067,-171.285C3206.405,-149.2878 3198.447,-112.0554 3192.9685,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="3196.3732,-85.6078 3190.8602,-76.5603 3189.5278,-87.071 3196.3732,-85.6078"/>
</g>
<!-- system_cpu2_mmu_dtb_walker_port -->
<g id="node35" class="node">
<title>system_cpu2_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3385,-171.5C3385,-171.5 3415,-171.5 3415,-171.5 3421,-171.5 3427,-177.5 3427,-183.5 3427,-183.5 3427,-195.5 3427,-195.5 3427,-201.5 3421,-207.5 3415,-207.5 3415,-207.5 3385,-207.5 3385,-207.5 3379,-207.5 3373,-201.5 3373,-195.5 3373,-195.5 3373,-183.5 3373,-183.5 3373,-177.5 3379,-171.5 3385,-171.5"/>
<text text-anchor="middle" x="3400" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_dtb_walker_cache_cpu_side -->
<g id="node42" class="node">
<title>system_cpu2_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3368,-40.5C3368,-40.5 3420,-40.5 3420,-40.5 3426,-40.5 3432,-46.5 3432,-52.5 3432,-52.5 3432,-64.5 3432,-64.5 3432,-70.5 3426,-76.5 3420,-76.5 3420,-76.5 3368,-76.5 3368,-76.5 3362,-76.5 3356,-70.5 3356,-64.5 3356,-64.5 3356,-52.5 3356,-52.5 3356,-46.5 3362,-40.5 3368,-40.5"/>
<text text-anchor="middle" x="3394" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_mmu_dtb_walker_port&#45;&gt;system_cpu2_dtb_walker_cache_cpu_side -->
<g id="edge13" class="edge">
<title>system_cpu2_mmu_dtb_walker_port&#45;&gt;system_cpu2_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M3399.1657,-171.285C3398.1627,-149.3856 3396.4681,-112.3861 3395.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="3398.7812,-86.3896 3394.8272,-76.5603 3391.7885,-86.71 3398.7812,-86.3896"/>
</g>
<!-- system_cpu2_icache_mem_side -->
<g id="node37" class="node">
<title>system_cpu2_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2846,-40.5C2846,-40.5 2906,-40.5 2906,-40.5 2912,-40.5 2918,-46.5 2918,-52.5 2918,-52.5 2918,-64.5 2918,-64.5 2918,-70.5 2912,-76.5 2906,-76.5 2906,-76.5 2846,-76.5 2846,-76.5 2840,-76.5 2834,-70.5 2834,-64.5 2834,-64.5 2834,-52.5 2834,-52.5 2834,-46.5 2840,-40.5 2846,-40.5"/>
<text text-anchor="middle" x="2876" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_dcache_mem_side -->
<g id="node39" class="node">
<title>system_cpu2_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2644,-40.5C2644,-40.5 2704,-40.5 2704,-40.5 2710,-40.5 2716,-46.5 2716,-52.5 2716,-52.5 2716,-64.5 2716,-64.5 2716,-70.5 2710,-76.5 2704,-76.5 2704,-76.5 2644,-76.5 2644,-76.5 2638,-76.5 2632,-70.5 2632,-64.5 2632,-64.5 2632,-52.5 2632,-52.5 2632,-46.5 2638,-40.5 2644,-40.5"/>
<text text-anchor="middle" x="2674" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_itb_walker_cache_mem_side -->
<g id="node41" class="node">
<title>system_cpu2_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3059,-40.5C3059,-40.5 3119,-40.5 3119,-40.5 3125,-40.5 3131,-46.5 3131,-52.5 3131,-52.5 3131,-64.5 3131,-64.5 3131,-70.5 3125,-76.5 3119,-76.5 3119,-76.5 3059,-76.5 3059,-76.5 3053,-76.5 3047,-70.5 3047,-64.5 3047,-64.5 3047,-52.5 3047,-52.5 3047,-46.5 3053,-40.5 3059,-40.5"/>
<text text-anchor="middle" x="3089" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_dtb_walker_cache_mem_side -->
<g id="node43" class="node">
<title>system_cpu2_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3266,-40.5C3266,-40.5 3326,-40.5 3326,-40.5 3332,-40.5 3338,-46.5 3338,-52.5 3338,-52.5 3338,-64.5 3338,-64.5 3338,-70.5 3332,-76.5 3326,-76.5 3326,-76.5 3266,-76.5 3266,-76.5 3260,-76.5 3254,-70.5 3254,-64.5 3254,-64.5 3254,-52.5 3254,-52.5 3254,-46.5 3260,-40.5 3266,-40.5"/>
<text text-anchor="middle" x="3296" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_interrupts_int_requestor -->
<g id="node44" class="node">
<title>system_cpu2_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M3058.5,-171.5C3058.5,-171.5 3135.5,-171.5 3135.5,-171.5 3141.5,-171.5 3147.5,-177.5 3147.5,-183.5 3147.5,-183.5 3147.5,-195.5 3147.5,-195.5 3147.5,-201.5 3141.5,-207.5 3135.5,-207.5 3135.5,-207.5 3058.5,-207.5 3058.5,-207.5 3052.5,-207.5 3046.5,-201.5 3046.5,-195.5 3046.5,-195.5 3046.5,-183.5 3046.5,-183.5 3046.5,-177.5 3052.5,-171.5 3058.5,-171.5"/>
<text text-anchor="middle" x="3097" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu2_interrupts_int_responder -->
<g id="node45" class="node">
<title>system_cpu2_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M2934,-171.5C2934,-171.5 3016,-171.5 3016,-171.5 3022,-171.5 3028,-177.5 3028,-183.5 3028,-183.5 3028,-195.5 3028,-195.5 3028,-201.5 3022,-207.5 3016,-207.5 3016,-207.5 2934,-207.5 2934,-207.5 2928,-207.5 2922,-201.5 2922,-195.5 2922,-195.5 2922,-183.5 2922,-183.5 2922,-177.5 2928,-171.5 2934,-171.5"/>
<text text-anchor="middle" x="2975" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu2_interrupts_pio -->
<g id="node46" class="node">
<title>system_cpu2_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M2862,-171.5C2862,-171.5 2892,-171.5 2892,-171.5 2898,-171.5 2904,-177.5 2904,-183.5 2904,-183.5 2904,-195.5 2904,-195.5 2904,-201.5 2898,-207.5 2892,-207.5 2892,-207.5 2862,-207.5 2862,-207.5 2856,-207.5 2850,-201.5 2850,-195.5 2850,-195.5 2850,-183.5 2850,-183.5 2850,-177.5 2856,-171.5 2862,-171.5"/>
<text text-anchor="middle" x="2877" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu3_icache_port -->
<g id="node47" class="node">
<title>system_cpu3_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1514,-171.5C1514,-171.5 1582,-171.5 1582,-171.5 1588,-171.5 1594,-177.5 1594,-183.5 1594,-183.5 1594,-195.5 1594,-195.5 1594,-201.5 1588,-207.5 1582,-207.5 1582,-207.5 1514,-207.5 1514,-207.5 1508,-207.5 1502,-201.5 1502,-195.5 1502,-195.5 1502,-183.5 1502,-183.5 1502,-177.5 1508,-171.5 1514,-171.5"/>
<text text-anchor="middle" x="1548" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu3_icache_cpu_side -->
<g id="node51" class="node">
<title>system_cpu3_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1669,-40.5C1669,-40.5 1721,-40.5 1721,-40.5 1727,-40.5 1733,-46.5 1733,-52.5 1733,-52.5 1733,-64.5 1733,-64.5 1733,-70.5 1727,-76.5 1721,-76.5 1721,-76.5 1669,-76.5 1669,-76.5 1663,-76.5 1657,-70.5 1657,-64.5 1657,-64.5 1657,-52.5 1657,-52.5 1657,-46.5 1663,-40.5 1669,-40.5"/>
<text text-anchor="middle" x="1695" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side -->
<g id="edge14" class="edge">
<title>system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M1568.4397,-171.285C1594.111,-148.4079 1638.2732,-109.0525 1667.0527,-83.4055"/>
<polygon fill="#000000" stroke="#000000" points="1669.5968,-85.8264 1674.7339,-76.5603 1664.9396,-80.6004 1669.5968,-85.8264"/>
</g>
<!-- system_cpu3_dcache_port -->
<g id="node48" class="node">
<title>system_cpu3_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1398,-171.5C1398,-171.5 1472,-171.5 1472,-171.5 1478,-171.5 1484,-177.5 1484,-183.5 1484,-183.5 1484,-195.5 1484,-195.5 1484,-201.5 1478,-207.5 1472,-207.5 1472,-207.5 1398,-207.5 1398,-207.5 1392,-207.5 1386,-201.5 1386,-195.5 1386,-195.5 1386,-183.5 1386,-183.5 1386,-177.5 1392,-171.5 1398,-171.5"/>
<text text-anchor="middle" x="1435" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu3_dcache_cpu_side -->
<g id="node53" class="node">
<title>system_cpu3_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1438,-40.5C1438,-40.5 1490,-40.5 1490,-40.5 1496,-40.5 1502,-46.5 1502,-52.5 1502,-52.5 1502,-64.5 1502,-64.5 1502,-70.5 1496,-76.5 1490,-76.5 1490,-76.5 1438,-76.5 1438,-76.5 1432,-76.5 1426,-70.5 1426,-64.5 1426,-64.5 1426,-52.5 1426,-52.5 1426,-46.5 1432,-40.5 1438,-40.5"/>
<text text-anchor="middle" x="1464" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side -->
<g id="edge15" class="edge">
<title>system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M1439.0323,-171.285C1443.9019,-149.2878 1452.1442,-112.0554 1457.8184,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="1461.2577,-87.0804 1460.0019,-76.5603 1454.4232,-85.5674 1461.2577,-87.0804"/>
</g>
<!-- system_cpu3_mmu_itb_walker_port -->
<g id="node49" class="node">
<title>system_cpu3_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1962,-171.5C1962,-171.5 1992,-171.5 1992,-171.5 1998,-171.5 2004,-177.5 2004,-183.5 2004,-183.5 2004,-195.5 2004,-195.5 2004,-201.5 1998,-207.5 1992,-207.5 1992,-207.5 1962,-207.5 1962,-207.5 1956,-207.5 1950,-201.5 1950,-195.5 1950,-195.5 1950,-183.5 1950,-183.5 1950,-177.5 1956,-171.5 1962,-171.5"/>
<text text-anchor="middle" x="1977" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_itb_walker_cache_cpu_side -->
<g id="node55" class="node">
<title>system_cpu3_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1928,-40.5C1928,-40.5 1980,-40.5 1980,-40.5 1986,-40.5 1992,-46.5 1992,-52.5 1992,-52.5 1992,-64.5 1992,-64.5 1992,-70.5 1986,-76.5 1980,-76.5 1980,-76.5 1928,-76.5 1928,-76.5 1922,-76.5 1916,-70.5 1916,-64.5 1916,-64.5 1916,-52.5 1916,-52.5 1916,-46.5 1922,-40.5 1928,-40.5"/>
<text text-anchor="middle" x="1954" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_mmu_itb_walker_port&#45;&gt;system_cpu3_itb_walker_cache_cpu_side -->
<g id="edge16" class="edge">
<title>system_cpu3_mmu_itb_walker_port&#45;&gt;system_cpu3_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M1973.8019,-171.285C1969.9398,-149.2878 1963.4029,-112.0554 1958.9027,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="1962.3475,-85.8044 1957.1709,-76.5603 1955.453,-87.0149 1962.3475,-85.8044"/>
</g>
<!-- system_cpu3_mmu_dtb_walker_port -->
<g id="node50" class="node">
<title>system_cpu3_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2147,-171.5C2147,-171.5 2177,-171.5 2177,-171.5 2183,-171.5 2189,-177.5 2189,-183.5 2189,-183.5 2189,-195.5 2189,-195.5 2189,-201.5 2183,-207.5 2177,-207.5 2177,-207.5 2147,-207.5 2147,-207.5 2141,-207.5 2135,-201.5 2135,-195.5 2135,-195.5 2135,-183.5 2135,-183.5 2135,-177.5 2141,-171.5 2147,-171.5"/>
<text text-anchor="middle" x="2162" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_dtb_walker_cache_cpu_side -->
<g id="node57" class="node">
<title>system_cpu3_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2130,-40.5C2130,-40.5 2182,-40.5 2182,-40.5 2188,-40.5 2194,-46.5 2194,-52.5 2194,-52.5 2194,-64.5 2194,-64.5 2194,-70.5 2188,-76.5 2182,-76.5 2182,-76.5 2130,-76.5 2130,-76.5 2124,-76.5 2118,-70.5 2118,-64.5 2118,-64.5 2118,-52.5 2118,-52.5 2118,-46.5 2124,-40.5 2130,-40.5"/>
<text text-anchor="middle" x="2156" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_mmu_dtb_walker_port&#45;&gt;system_cpu3_dtb_walker_cache_cpu_side -->
<g id="edge17" class="edge">
<title>system_cpu3_mmu_dtb_walker_port&#45;&gt;system_cpu3_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M2161.1657,-171.285C2160.1627,-149.3856 2158.4681,-112.3861 2157.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="2160.7812,-86.3896 2156.8272,-76.5603 2153.7885,-86.71 2160.7812,-86.3896"/>
</g>
<!-- system_cpu3_icache_mem_side -->
<g id="node52" class="node">
<title>system_cpu3_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1763,-40.5C1763,-40.5 1823,-40.5 1823,-40.5 1829,-40.5 1835,-46.5 1835,-52.5 1835,-52.5 1835,-64.5 1835,-64.5 1835,-70.5 1829,-76.5 1823,-76.5 1823,-76.5 1763,-76.5 1763,-76.5 1757,-76.5 1751,-70.5 1751,-64.5 1751,-64.5 1751,-52.5 1751,-52.5 1751,-46.5 1757,-40.5 1763,-40.5"/>
<text text-anchor="middle" x="1793" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_dcache_mem_side -->
<g id="node54" class="node">
<title>system_cpu3_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1532,-40.5C1532,-40.5 1592,-40.5 1592,-40.5 1598,-40.5 1604,-46.5 1604,-52.5 1604,-52.5 1604,-64.5 1604,-64.5 1604,-70.5 1598,-76.5 1592,-76.5 1592,-76.5 1532,-76.5 1532,-76.5 1526,-76.5 1520,-70.5 1520,-64.5 1520,-64.5 1520,-52.5 1520,-52.5 1520,-46.5 1526,-40.5 1532,-40.5"/>
<text text-anchor="middle" x="1562" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_itb_walker_cache_mem_side -->
<g id="node56" class="node">
<title>system_cpu3_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2022,-40.5C2022,-40.5 2082,-40.5 2082,-40.5 2088,-40.5 2094,-46.5 2094,-52.5 2094,-52.5 2094,-64.5 2094,-64.5 2094,-70.5 2088,-76.5 2082,-76.5 2082,-76.5 2022,-76.5 2022,-76.5 2016,-76.5 2010,-70.5 2010,-64.5 2010,-64.5 2010,-52.5 2010,-52.5 2010,-46.5 2016,-40.5 2022,-40.5"/>
<text text-anchor="middle" x="2052" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_dtb_walker_cache_mem_side -->
<g id="node58" class="node">
<title>system_cpu3_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2224,-40.5C2224,-40.5 2284,-40.5 2284,-40.5 2290,-40.5 2296,-46.5 2296,-52.5 2296,-52.5 2296,-64.5 2296,-64.5 2296,-70.5 2290,-76.5 2284,-76.5 2284,-76.5 2224,-76.5 2224,-76.5 2218,-76.5 2212,-70.5 2212,-64.5 2212,-64.5 2212,-52.5 2212,-52.5 2212,-46.5 2218,-40.5 2224,-40.5"/>
<text text-anchor="middle" x="2254" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_interrupts_int_requestor -->
<g id="node59" class="node">
<title>system_cpu3_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M1820.5,-171.5C1820.5,-171.5 1897.5,-171.5 1897.5,-171.5 1903.5,-171.5 1909.5,-177.5 1909.5,-183.5 1909.5,-183.5 1909.5,-195.5 1909.5,-195.5 1909.5,-201.5 1903.5,-207.5 1897.5,-207.5 1897.5,-207.5 1820.5,-207.5 1820.5,-207.5 1814.5,-207.5 1808.5,-201.5 1808.5,-195.5 1808.5,-195.5 1808.5,-183.5 1808.5,-183.5 1808.5,-177.5 1814.5,-171.5 1820.5,-171.5"/>
<text text-anchor="middle" x="1859" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu3_interrupts_int_responder -->
<g id="node60" class="node">
<title>system_cpu3_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M1696,-171.5C1696,-171.5 1778,-171.5 1778,-171.5 1784,-171.5 1790,-177.5 1790,-183.5 1790,-183.5 1790,-195.5 1790,-195.5 1790,-201.5 1784,-207.5 1778,-207.5 1778,-207.5 1696,-207.5 1696,-207.5 1690,-207.5 1684,-201.5 1684,-195.5 1684,-195.5 1684,-183.5 1684,-183.5 1684,-177.5 1690,-171.5 1696,-171.5"/>
<text text-anchor="middle" x="1737" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu3_interrupts_pio -->
<g id="node61" class="node">
<title>system_cpu3_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M1624,-171.5C1624,-171.5 1654,-171.5 1654,-171.5 1660,-171.5 1666,-177.5 1666,-183.5 1666,-183.5 1666,-195.5 1666,-195.5 1666,-201.5 1660,-207.5 1654,-207.5 1654,-207.5 1624,-207.5 1624,-207.5 1618,-207.5 1612,-201.5 1612,-195.5 1612,-195.5 1612,-183.5 1612,-183.5 1612,-177.5 1618,-171.5 1624,-171.5"/>
<text text-anchor="middle" x="1639" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor -->
<g id="edge19" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M1927.0379,-425.9362C2287.4513,-422.8839 3958.0793,-407.8877 3979,-392 4037.5479,-347.5372 4041.1904,-248.5063 4040.018,-207.6569"/>
<polygon fill="#000000" stroke="#000000" points="1926.9798,-422.4365 1917.0097,-426.0209 1927.039,-429.4362 1926.9798,-422.4365"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor -->
<g id="edge20" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M1810.7886,-405.037C1804.5677,-402.982 1798.203,-401.2145 1792,-400 1770.2998,-395.7513 1014.1944,-404.5664 996,-392 933.5882,-348.8936 920.4813,-248.6425 917.7302,-207.5555"/>
<polygon fill="#000000" stroke="#000000" points="1809.8072,-408.4028 1820.4018,-408.4645 1812.1581,-401.8094 1809.8072,-408.4028"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu2_interrupts_int_requestor -->
<g id="edge21" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu2_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M1927.7223,-425.5689C2176.2523,-422.0652 3014.91,-409.0033 3037,-392 3095.2575,-347.1574 3099.0645,-248.3416 3097.9771,-207.6033"/>
<polygon fill="#000000" stroke="#000000" points="1927.3323,-422.0739 1917.3824,-425.7139 1927.4306,-429.0732 1927.3323,-422.0739"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu3_interrupts_int_requestor -->
<g id="edge22" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu3_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M1859,-398.0279C1859,-348.7344 1859,-248.8383 1859,-207.7655"/>
<polygon fill="#000000" stroke="#000000" points="1855.5001,-398.2965 1859,-408.2965 1862.5001,-398.2966 1855.5001,-398.2965"/>
</g>
<!-- system_l2_mem_side -->
<g id="node65" class="node">
<title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2340,-40.5C2340,-40.5 2400,-40.5 2400,-40.5 2406,-40.5 2412,-46.5 2412,-52.5 2412,-52.5 2412,-64.5 2412,-64.5 2412,-70.5 2406,-76.5 2400,-76.5 2400,-76.5 2340,-76.5 2340,-76.5 2334,-76.5 2328,-70.5 2328,-64.5 2328,-64.5 2328,-52.5 2328,-52.5 2328,-46.5 2334,-40.5 2340,-40.5"/>
<text text-anchor="middle" x="2370" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side -->
<g id="edge18" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side</title>
<path fill="none" stroke="#000000" d="M1927.4692,-425.6437C2042.8394,-423.5328 2266.0093,-416.3201 2292,-392 2332.1813,-354.4014 2312.0273,-199.6599 2328,-147 2335.7502,-121.4485 2349.7911,-93.9514 2359.4918,-76.5054"/>
<polygon fill="#000000" stroke="#000000" points="1927.2633,-422.1467 1917.3261,-425.8212 1927.3859,-429.1456 1927.2633,-422.1467"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node63" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1669.5,-408.5C1669.5,-408.5 1770.5,-408.5 1770.5,-408.5 1776.5,-408.5 1782.5,-414.5 1782.5,-420.5 1782.5,-420.5 1782.5,-432.5 1782.5,-432.5 1782.5,-438.5 1776.5,-444.5 1770.5,-444.5 1770.5,-444.5 1669.5,-444.5 1669.5,-444.5 1663.5,-444.5 1657.5,-438.5 1657.5,-432.5 1657.5,-432.5 1657.5,-420.5 1657.5,-420.5 1657.5,-414.5 1663.5,-408.5 1669.5,-408.5"/>
<text text-anchor="middle" x="1720" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder -->
<g id="edge24" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M1761.5725,-408.4177C1771.3708,-404.9408 1781.9063,-401.8187 1792,-400 1806.0994,-397.4595 3843.4984,-400.5417 3855,-392 3909.7901,-351.31 3917.7218,-263.1656 3917.9419,-217.7748"/>
<polygon fill="#000000" stroke="#000000" points="3921.4415,-217.7022 3917.8663,-207.7289 3914.4417,-217.755 3921.4415,-217.7022"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio -->
<g id="edge23" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M1761.5726,-408.4187C1771.371,-404.9418 1781.9064,-401.8194 1792,-400 1805.6414,-397.5411 3777.5013,-401.0504 3788,-392 3837.8777,-349.0029 3831.8222,-262.2718 3824.651,-217.5618"/>
<polygon fill="#000000" stroke="#000000" points="3828.0915,-216.9174 3822.933,-207.6632 3821.1946,-218.1145 3828.0915,-216.9174"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder -->
<g id="edge26" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M1657.208,-425.955C1464.0183,-424.0213 889.5972,-416.2499 858,-392 803.8989,-350.4789 795.1054,-263.0303 794.3781,-217.8524"/>
<polygon fill="#000000" stroke="#000000" points="797.8773,-217.5765 794.3419,-207.5889 790.8773,-217.6013 797.8773,-217.5765"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio -->
<g id="edge25" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M1657.2664,-425.3617C1442.7212,-421.3355 750.4999,-407.1913 733,-392 683.1782,-348.7506 686.5205,-262.4467 692.2382,-217.7657"/>
<polygon fill="#000000" stroke="#000000" points="695.7396,-218.0011 693.6724,-207.6099 688.8083,-217.0222 695.7396,-218.0011"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_int_responder -->
<g id="edge28" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M1761.5768,-408.4418C1771.375,-404.9638 1781.9093,-401.8352 1792,-400 1807.3186,-397.214 2900.5153,-401.3034 2913,-392 2967.7238,-351.2208 2975.6854,-263.1165 2975.9268,-217.7546"/>
<polygon fill="#000000" stroke="#000000" points="2979.4265,-217.6904 2975.8561,-207.7153 2972.4267,-217.7397 2979.4265,-217.6904"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_pio -->
<g id="edge27" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M1761.5774,-408.4452C1771.3756,-404.967 1781.9097,-401.8375 1792,-400 1806.4025,-397.3773 2834.9291,-401.5783 2846,-392 2895.8006,-348.9137 2889.7795,-262.2224 2882.6333,-217.5413"/>
<polygon fill="#000000" stroke="#000000" points="2886.0754,-216.9059 2880.921,-207.6494 2879.178,-218.0998 2886.0754,-216.9059"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_int_responder -->
<g id="edge30" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M1721.3057,-408.2965C1724.2476,-367.283 1731.4129,-267.3911 1734.9524,-218.0466"/>
<polygon fill="#000000" stroke="#000000" points="1738.4653,-217.9903 1735.6898,-207.7655 1731.4832,-217.4894 1738.4653,-217.9903"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_pio -->
<g id="edge29" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M1689.8453,-408.4196C1684.1416,-403.733 1678.7848,-398.2244 1675,-392 1641.5359,-336.9661 1637.357,-258.9503 1637.8081,-217.6625"/>
<polygon fill="#000000" stroke="#000000" points="1641.3104,-217.5881 1638.0224,-207.5164 1634.3119,-217.4402 1641.3104,-217.5881"/>
</g>
<!-- system_mem_ctrls0_port -->
<g id="node68" class="node">
<title>system_mem_ctrls0_port</title>
<path fill="#94918b" stroke="#000000" d="M69,-171.5C69,-171.5 99,-171.5 99,-171.5 105,-171.5 111,-177.5 111,-183.5 111,-183.5 111,-195.5 111,-195.5 111,-201.5 105,-207.5 99,-207.5 99,-207.5 69,-207.5 69,-207.5 63,-207.5 57,-201.5 57,-195.5 57,-195.5 57,-183.5 57,-183.5 57,-177.5 63,-171.5 69,-171.5"/>
<text text-anchor="middle" x="84" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls0_port -->
<g id="edge31" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls0_port</title>
<path fill="none" stroke="#000000" d="M1657.216,-426.2139C1365.2078,-424.7511 152.8173,-417.1692 123,-392 72.4509,-349.3308 74.553,-262.7696 79.6368,-217.9005"/>
<polygon fill="#000000" stroke="#000000" points="83.1444,-218.0603 80.9273,-207.7001 76.1997,-217.1817 83.1444,-218.0603"/>
</g>
<!-- system_mem_ctrls1_port -->
<g id="node69" class="node">
<title>system_mem_ctrls1_port</title>
<path fill="#94918b" stroke="#000000" d="M172,-171.5C172,-171.5 202,-171.5 202,-171.5 208,-171.5 214,-177.5 214,-183.5 214,-183.5 214,-195.5 214,-195.5 214,-201.5 208,-207.5 202,-207.5 202,-207.5 172,-207.5 172,-207.5 166,-207.5 160,-201.5 160,-195.5 160,-195.5 160,-183.5 160,-183.5 160,-177.5 166,-171.5 172,-171.5"/>
<text text-anchor="middle" x="187" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls1_port -->
<g id="edge32" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls1_port</title>
<path fill="none" stroke="#000000" d="M1657.1049,-426.1168C1376.7783,-424.2765 253.7383,-415.4497 226,-392 175.4826,-349.2932 177.5707,-262.7487 182.6442,-217.8917"/>
<polygon fill="#000000" stroke="#000000" points="186.1514,-218.054 183.9322,-207.6942 179.2066,-217.1768 186.1514,-218.054"/>
</g>
<!-- system_mem_ctrls2_port -->
<g id="node70" class="node">
<title>system_mem_ctrls2_port</title>
<path fill="#94918b" stroke="#000000" d="M275,-171.5C275,-171.5 305,-171.5 305,-171.5 311,-171.5 317,-177.5 317,-183.5 317,-183.5 317,-195.5 317,-195.5 317,-201.5 311,-207.5 305,-207.5 305,-207.5 275,-207.5 275,-207.5 269,-207.5 263,-201.5 263,-195.5 263,-195.5 263,-183.5 263,-183.5 263,-177.5 269,-171.5 275,-171.5"/>
<text text-anchor="middle" x="290" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls2_port -->
<g id="edge33" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls2_port</title>
<path fill="none" stroke="#000000" d="M1657.4486,-426.0089C1389.9592,-423.7771 354.6787,-413.7462 329,-392 278.5192,-349.2501 280.591,-262.7247 285.6527,-217.8817"/>
<polygon fill="#000000" stroke="#000000" points="289.1595,-218.0468 286.9379,-207.6875 282.2144,-217.1711 289.1595,-218.0468"/>
</g>
<!-- system_mem_ctrls3_port -->
<g id="node71" class="node">
<title>system_mem_ctrls3_port</title>
<path fill="#94918b" stroke="#000000" d="M378,-171.5C378,-171.5 408,-171.5 408,-171.5 414,-171.5 420,-177.5 420,-183.5 420,-183.5 420,-195.5 420,-195.5 420,-201.5 414,-207.5 408,-207.5 408,-207.5 378,-207.5 378,-207.5 372,-207.5 366,-201.5 366,-195.5 366,-195.5 366,-183.5 366,-183.5 366,-177.5 372,-171.5 378,-171.5"/>
<text text-anchor="middle" x="393" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls3_port -->
<g id="edge34" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls3_port</title>
<path fill="none" stroke="#000000" d="M1657.4144,-425.8808C1402.6003,-423.2281 455.612,-412.0361 432,-392 381.5616,-349.2001 383.6146,-262.6968 388.6625,-217.8701"/>
<polygon fill="#000000" stroke="#000000" points="392.1688,-218.0384 389.9445,-207.6797 385.2236,-217.1646 392.1688,-218.0384"/>
</g>
<!-- system_l2_cpu_side -->
<g id="node64" class="node">
<title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2442,-40.5C2442,-40.5 2494,-40.5 2494,-40.5 2500,-40.5 2506,-46.5 2506,-52.5 2506,-52.5 2506,-64.5 2506,-64.5 2506,-70.5 2500,-76.5 2494,-76.5 2494,-76.5 2442,-76.5 2442,-76.5 2436,-76.5 2430,-70.5 2430,-64.5 2430,-64.5 2430,-52.5 2430,-52.5 2430,-46.5 2436,-40.5 2442,-40.5"/>
<text text-anchor="middle" x="2468" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_cpu_side_ports -->
<g id="node66" class="node">
<title>system_tol2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M2496,-171.5C2496,-171.5 2588,-171.5 2588,-171.5 2594,-171.5 2600,-177.5 2600,-183.5 2600,-183.5 2600,-195.5 2600,-195.5 2600,-201.5 2594,-207.5 2588,-207.5 2588,-207.5 2496,-207.5 2496,-207.5 2490,-207.5 2484,-201.5 2484,-195.5 2484,-195.5 2484,-183.5 2484,-183.5 2484,-177.5 2490,-171.5 2496,-171.5"/>
<text text-anchor="middle" x="2542" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side -->
<g id="edge35" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M2573.2299,-165.7272C2584.7887,-158.2701 2598.4025,-150.9578 2612,-147 2734.9264,-111.22 3648.568,-178.3765 3764,-123 3784.1462,-113.3352 3799.4998,-92.1839 3808.5934,-76.7283"/>
<polygon fill="#000000" stroke="#000000" points="2571.1528,-162.9065 2564.8257,-171.4047 2575.0713,-168.707 2571.1528,-162.9065"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side -->
<g id="edge36" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M2573.2478,-165.7881C2584.8082,-158.3365 2598.4185,-151.0122 2612,-147 2789.3873,-94.5968 3262.497,-158.6232 3444,-123 3492.1937,-113.5411 3544.6473,-92.1214 3578.7954,-76.5541"/>
<polygon fill="#000000" stroke="#000000" points="2571.1745,-162.9647 2564.8414,-171.4583 2575.089,-168.7679 2571.1745,-162.9647"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side -->
<g id="edge37" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M2573.223,-165.7035C2584.7812,-158.2443 2598.3964,-150.9367 2612,-147 2756.5377,-105.1731 3827.3881,-181.5438 3966,-123 3988.5534,-113.4744 4007.4943,-92.0682 4019.0074,-76.5223"/>
<polygon fill="#000000" stroke="#000000" points="2571.1444,-162.8839 2564.8196,-171.3839 2575.0645,-168.6833 2571.1444,-162.8839"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side -->
<g id="edge38" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M2573.2177,-165.6852C2584.7754,-158.2242 2598.3917,-150.9203 2612,-147 2695.6634,-122.8983 4099.5941,-158.7093 4179,-123 4200.1766,-113.4768 4217.1149,-92.2978 4227.3169,-76.797"/>
<polygon fill="#000000" stroke="#000000" points="2571.1379,-162.8664 2564.815,-171.3677 2575.0593,-168.665 2571.1379,-162.8664"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side -->
<g id="edge39" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M2511.9297,-165.4778C2500.9491,-158.0944 2488.0169,-150.8925 2475,-147 2313.9157,-98.8303 1123.9903,-168.0287 962,-123 928.9302,-113.8075 895.4791,-92.3337 874.0727,-76.681"/>
<polygon fill="#000000" stroke="#000000" points="2510.0948,-168.4668 2520.2817,-171.3783 2514.1338,-162.7496 2510.0948,-168.4668"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side -->
<g id="edge40" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M2511.9348,-165.4607C2500.9547,-158.0759 2488.0214,-150.8774 2475,-147 2286.282,-90.8051 888.8256,-188.1244 703,-123 676.4778,-113.705 651.8293,-92.252 636.398,-76.6322"/>
<polygon fill="#000000" stroke="#000000" points="2510.0998,-168.4498 2520.2862,-171.3633 2514.1401,-162.7334 2510.0998,-168.4498"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side -->
<g id="edge41" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M2511.9243,-165.4959C2500.9433,-158.114 2488.0121,-150.9084 2475,-147 2405.2336,-126.0446 1229.7185,-154.4253 1164,-123 1143.8416,-113.3607 1128.4904,-92.2044 1119.4007,-76.7406"/>
<polygon fill="#000000" stroke="#000000" points="2510.0894,-168.4848 2520.277,-171.3942 2514.1273,-162.7668 2510.0894,-168.4848"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side -->
<g id="edge42" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M2511.9147,-165.5276C2500.9329,-158.1485 2488.0037,-150.9364 2475,-147 2249.2776,-78.6699 1639.7705,-191.1709 1414,-123 1383.1116,-113.6733 1352.4743,-92.2267 1332.9638,-76.6171"/>
<polygon fill="#000000" stroke="#000000" points="2510.0799,-168.5166 2520.2686,-171.4221 2514.1156,-162.797 2510.0799,-168.5166"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_icache_mem_side -->
<g id="edge43" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M2574.625,-165.6851C2585.9422,-158.5397 2599.0509,-151.4314 2612,-147 2700.8805,-116.5837 2739.2807,-167.5243 2822,-123 2841.5468,-112.4788 2856.9188,-91.7128 2866.1827,-76.5768"/>
<polygon fill="#000000" stroke="#000000" points="2572.4047,-162.956 2565.9701,-171.3731 2576.2492,-168.8058 2572.4047,-162.956"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dcache_mem_side -->
<g id="edge44" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M2567.6037,-164.0903C2593.5144,-138.3758 2632.9234,-99.2654 2655.8018,-76.5603"/>
<polygon fill="#000000" stroke="#000000" points="2564.9865,-161.7566 2560.354,-171.285 2569.9174,-166.7251 2564.9865,-161.7566"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_itb_walker_cache_mem_side -->
<g id="edge45" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M2573.5933,-165.8324C2585.0995,-158.4618 2598.587,-151.1774 2612,-147 2699.5624,-119.7294 2940.2548,-160.3845 3024,-123 3046.2109,-113.0849 3065.0904,-91.9825 3076.687,-76.6067"/>
<polygon fill="#000000" stroke="#000000" points="2571.5817,-162.9671 2565.2147,-171.4355 2575.4729,-168.7859 2571.5817,-162.9671"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dtb_walker_cache_mem_side -->
<g id="edge46" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M2573.5473,-165.6819C2585.0495,-158.2985 2598.5463,-151.0444 2612,-147 2745.107,-106.9864 3110.9028,-181.4642 3237,-123 3258.0654,-113.2332 3275.0254,-92.1018 3285.2629,-76.6787"/>
<polygon fill="#000000" stroke="#000000" points="2571.5264,-162.823 2565.174,-171.3023 2575.4276,-168.6351 2571.5264,-162.823"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_icache_mem_side -->
<g id="edge47" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M2511.6067,-165.4936C2500.6785,-158.1876 2487.8612,-151.0298 2475,-147 2353.8089,-109.0269 2025.9065,-158.6097 1904,-123 1871.2671,-113.4385 1838.0119,-92.267 1816.5506,-76.7784"/>
<polygon fill="#000000" stroke="#000000" points="2509.7329,-168.4543 2519.9307,-171.3277 2513.7506,-162.722 2509.7329,-168.4543"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dcache_mem_side -->
<g id="edge48" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M2511.9006,-165.574C2500.9176,-158.1987 2487.9912,-150.9773 2475,-147 2298.5621,-92.9828 1818.6632,-185.3641 1645,-123 1618.55,-113.5016 1593.8868,-92.0898 1578.4324,-76.5353"/>
<polygon fill="#000000" stroke="#000000" points="2510.0659,-168.5629 2520.2562,-171.4628 2514.0985,-162.8411 2510.0659,-168.5629"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_itb_walker_cache_mem_side -->
<g id="edge49" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M2511.5528,-165.6622C2500.6203,-158.3695 2487.8141,-151.1771 2475,-147 2396.8729,-121.5324 2179.2868,-160.1684 2106,-123 2086.0719,-112.8932 2070.6757,-91.8282 2061.5125,-76.5136"/>
<polygon fill="#000000" stroke="#000000" points="2509.6797,-168.6231 2519.8831,-171.4766 2513.6862,-162.883 2509.6797,-168.6231"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dtb_walker_cache_mem_side -->
<g id="edge50" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M2510.2185,-165.5444C2499.5232,-158.5439 2487.198,-151.5572 2475,-147 2408.0525,-121.9882 2379.4738,-155.8425 2316,-123 2295.1694,-112.2218 2277.3416,-91.718 2266.2216,-76.7116"/>
<polygon fill="#000000" stroke="#000000" points="2508.545,-168.6393 2518.7805,-171.3751 2512.4851,-162.8534 2508.545,-168.6393"/>
</g>
<!-- system_tol2bus_mem_side_ports -->
<g id="node67" class="node">
<title>system_tol2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M2352.5,-171.5C2352.5,-171.5 2453.5,-171.5 2453.5,-171.5 2459.5,-171.5 2465.5,-177.5 2465.5,-183.5 2465.5,-183.5 2465.5,-195.5 2465.5,-195.5 2465.5,-201.5 2459.5,-207.5 2453.5,-207.5 2453.5,-207.5 2352.5,-207.5 2352.5,-207.5 2346.5,-207.5 2340.5,-201.5 2340.5,-195.5 2340.5,-195.5 2340.5,-183.5 2340.5,-183.5 2340.5,-177.5 2346.5,-171.5 2352.5,-171.5"/>
<text text-anchor="middle" x="2403" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side -->
<g id="edge51" class="edge">
<title>system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="#000000" d="M2412.038,-171.285C2423.0496,-149.0923 2441.7557,-111.3923 2454.4824,-85.7431"/>
<polygon fill="#000000" stroke="#000000" points="2457.7292,-87.0739 2459.0388,-76.5603 2451.4587,-83.9625 2457.7292,-87.0739"/>
</g>
</g>
</svg>
