
*** Running vivado
    with args -log design_1_axi_dma_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_dma_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_axi_dma_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 333.785 ; gain = 86.613
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_0_0' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/synth/design_1_axi_dma_0_0.vhd:107]
INFO: [Synth 8-638] synthesizing module 'axi_dma' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/bb0b/hdl/axi_dma_v7_1_vh_rfs.vhd:21830]
INFO: [Synth 8-638] synthesizing module 'axi_dma_rst_module' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/bb0b/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (1#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reset' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/bb0b/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reset' (2#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/bb0b/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rst_module' (3#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/bb0b/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reg_module' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/bb0b/hdl/axi_dma_v7_1_vh_rfs.vhd:8254]
INFO: [Synth 8-638] synthesizing module 'axi_dma_lite_if' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/bb0b/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_lite_if' (4#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/bb0b/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register_s2mm' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/bb0b/hdl/axi_dma_v7_1_vh_rfs.vhd:4837]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register_s2mm' (5#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/bb0b/hdl/axi_dma_v7_1_vh_rfs.vhd:4837]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reg_module' (6#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/bb0b/hdl/axi_dma_v7_1_vh_rfs.vhd:8254]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_mngr' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/bb0b/hdl/axi_dma_v7_1_vh_rfs.vhd:20222]
INFO: [Synth 8-638] synthesizing module 'axi_dma_smple_sm' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/bb0b/hdl/axi_dma_v7_1_vh_rfs.vhd:11685]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_smple_sm' (7#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/bb0b/hdl/axi_dma_v7_1_vh_rfs.vhd:11685]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_cmdsts_if' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/bb0b/hdl/axi_dma_v7_1_vh_rfs.vhd:18487]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_cmdsts_if' (8#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/bb0b/hdl/axi_dma_v7_1_vh_rfs.vhd:18487]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sts_mngr' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/bb0b/hdl/axi_dma_v7_1_vh_rfs.vhd:18917]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sts_mngr' (9#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/bb0b/hdl/axi_dma_v7_1_vh_rfs.vhd:18917]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_mngr' (10#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/bb0b/hdl/axi_dma_v7_1_vh_rfs.vhd:20222]
INFO: [Synth 8-638] synthesizing module 'axi_dma_sofeof_gen' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/bb0b/hdl/axi_dma_v7_1_vh_rfs.vhd:11155]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_sofeof_gen' (11#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/bb0b/hdl/axi_dma_v7_1_vh_rfs.vhd:11155]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:55410]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_omit_wrap' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:53186]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_omit_wrap' (12#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:53186]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:49982]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (13#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:2693]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (14#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (14#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (15#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:2693]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:17697]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (16#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (17#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (18#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (19#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (19#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (19#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (19#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (19#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (19#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (20#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:17697]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:25723]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (21#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:25723]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:19492]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (22#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:19492]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:46998]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (22#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (22#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (22#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (22#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (22#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:45105]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:44155]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:42595]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (23#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:42595]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (24#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:44155]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:4337]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (25#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:4337]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:44844]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (26#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:44844]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (26#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (26#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (26#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (26#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (26#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (27#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:45105]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (28#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:46998]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:28422]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set_nodre' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:24201]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set_nodre' (29#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:24201]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1294]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/c387/hdl/lib_fifo_v1_0_rfs.vhd:2097]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (50#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/c387/hdl/lib_fifo_v1_0_rfs.vhd:2097]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (51#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1294]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1294]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/c387/hdl/lib_fifo_v1_0_rfs.vhd:2097]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (60#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/c387/hdl/lib_fifo_v1_0_rfs.vhd:2097]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (60#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1294]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf__parameterized0' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:19492]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf__parameterized0' (60#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:19492]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (61#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:28422]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:9995]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (61#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (61#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (61#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (61#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (62#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:9995]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:15669]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (62#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (62#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (62#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (62#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (63#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:15669]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:18990]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:14112]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (64#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:14112]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (65#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:18990]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (66#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:49982]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (67#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/43a6/hdl/axi_datamover_v5_1_vh_rfs.vhd:55410]
INFO: [Synth 8-256] done synthesizing module 'axi_dma' (68#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/bb0b/hdl/axi_dma_v7_1_vh_rfs.vhd:21830]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dma_0_0' (69#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/synth/design_1_axi_dma_0_0.vhd:107]
Finished RTL Elaboration : Time (s): cpu = 00:03:30 ; elapsed = 00:03:33 . Memory (MB): peak = 660.477 ; gain = 413.305
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:31 ; elapsed = 00:03:34 . Memory (MB): peak = 660.477 ; gain = 413.305
INFO: [Device 21-403] Loading part xc7z010clg225-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 766.770 ; gain = 0.188
Finished Constraint Validation : Time (s): cpu = 00:03:44 ; elapsed = 00:03:50 . Memory (MB): peak = 766.770 ; gain = 519.598
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:44 ; elapsed = 00:03:50 . Memory (MB): peak = 766.770 ; gain = 519.598
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:44 ; elapsed = 00:03:50 . Memory (MB): peak = 766.770 ; gain = 519.598
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:47 ; elapsed = 00:03:54 . Memory (MB): peak = 766.770 ; gain = 519.598
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:52 ; elapsed = 00:03:59 . Memory (MB): peak = 766.770 ; gain = 519.598
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+
|Module Name | RTL Object                                                                                                                                                                                                                                        | Inference      | Size (Depth x Width) | Primitives   | 
+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+
|U0          | I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 8 x 13               | RAM32M x 3   | 
+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:04 ; elapsed = 00:04:11 . Memory (MB): peak = 766.770 ; gain = 519.598
Finished Timing Optimization : Time (s): cpu = 00:04:07 ; elapsed = 00:04:14 . Memory (MB): peak = 820.078 ; gain = 572.906
Finished Technology Mapping : Time (s): cpu = 00:04:08 ; elapsed = 00:04:15 . Memory (MB): peak = 822.328 ; gain = 575.156
Finished IO Insertion : Time (s): cpu = 00:04:09 ; elapsed = 00:04:16 . Memory (MB): peak = 822.328 ; gain = 575.156
Finished Renaming Generated Instances : Time (s): cpu = 00:04:09 ; elapsed = 00:04:16 . Memory (MB): peak = 822.328 ; gain = 575.156
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:09 ; elapsed = 00:04:16 . Memory (MB): peak = 822.328 ; gain = 575.156
Finished Renaming Generated Ports : Time (s): cpu = 00:04:09 ; elapsed = 00:04:16 . Memory (MB): peak = 822.328 ; gain = 575.156
Finished Handling Custom Attributes : Time (s): cpu = 00:04:09 ; elapsed = 00:04:16 . Memory (MB): peak = 822.328 ; gain = 575.156
Finished Renaming Generated Nets : Time (s): cpu = 00:04:09 ; elapsed = 00:04:16 . Memory (MB): peak = 822.328 ; gain = 575.156

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    35|
|2     |LUT1     |    69|
|3     |LUT2     |   132|
|4     |LUT3     |   273|
|5     |LUT4     |   169|
|6     |LUT5     |   134|
|7     |LUT6     |   168|
|8     |MUXCY    |    24|
|9     |MUXF7    |     1|
|10    |RAM32M   |     3|
|11    |RAMB18E1 |     1|
|12    |RAMB36E1 |     2|
|13    |SRL16E   |   101|
|14    |FDR      |     8|
|15    |FDRE     |  1208|
|16    |FDSE     |    40|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:04:09 ; elapsed = 00:04:16 . Memory (MB): peak = 822.328 ; gain = 575.156
synth_design: Time (s): cpu = 00:04:13 ; elapsed = 00:04:20 . Memory (MB): peak = 822.328 ; gain = 583.063
