# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../FinalWork.srcs/sources_1/ip/RAM/sim/RAM.v" \
"../../../../FinalWork.srcs/sources_1/new/ALU_NEW.v" \
"../../../../FinalWork.srcs/sources_1/new/CPU.v" \
"../../../../FinalWork.srcs/sources_1/new/LED.v" \
"../../../../FinalWork.srcs/sources_1/new/PC.v" \
"../../../../FinalWork.srcs/sources_1/new/Register.v" \
"../../../../FinalWork.srcs/sim_1/new/Test_SIM_CPU.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
