{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575243127276 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575243127277 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  1 20:32:07 2019 " "Processing started: Sun Dec  1 20:32:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575243127277 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575243127277 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off transm_completo_2 -c transm_completo_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off transm_completo_2 -c transm_completo_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575243127278 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575243127434 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575243127434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador_2/generador_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador_2/generador_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generador_2-bh " "Found design unit 1: generador_2-bh" {  } { { "../generador_2/generador_2.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador_2/generador_2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575243138604 ""} { "Info" "ISGN_ENTITY_NAME" "1 generador_2 " "Found entity 1: generador_2" {  } { { "../generador_2/generador_2.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador_2/generador_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575243138604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575243138604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/data_11/partity.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/data_11/partity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_pack " "Found design unit 1: my_pack" {  } { { "../data_11/partity.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/data_11/partity.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575243138605 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 my_pack-body " "Found design unit 2: my_pack-body" {  } { { "../data_11/partity.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/data_11/partity.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575243138605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575243138605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/trama_y_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/trama_y_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trama_y_reg-bh " "Found design unit 1: trama_y_reg-bh" {  } { { "../src/trama_y_reg.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/trama_y_reg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575243138606 ""} { "Info" "ISGN_ENTITY_NAME" "1 trama_y_reg " "Found entity 1: trama_y_reg" {  } { { "../src/trama_y_reg.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/trama_y_reg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575243138606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575243138606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/ROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-synth " "Found design unit 1: rom-synth" {  } { { "../src/ROM.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/ROM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575243138606 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "../src/ROM.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575243138606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575243138606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/registro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/registro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro-bh " "Found design unit 1: registro-bh" {  } { { "../src/registro.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/registro.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575243138607 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro " "Found entity 1: registro" {  } { { "../src/registro.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/registro.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575243138607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575243138607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/reg_desplazamiento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/reg_desplazamiento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_desplazamiento-func " "Found design unit 1: reg_desplazamiento-func" {  } { { "../src/reg_desplazamiento.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/reg_desplazamiento.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575243138607 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_desplazamiento " "Found entity 1: reg_desplazamiento" {  } { { "../src/reg_desplazamiento.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/reg_desplazamiento.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575243138607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575243138607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mux_entradas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mux_entradas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_entradas-bh " "Found design unit 1: mux_entradas-bh" {  } { { "../src/mux_entradas.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mux_entradas.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575243138608 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_entradas " "Found entity 1: mux_entradas" {  } { { "../src/mux_entradas.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mux_entradas.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575243138608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575243138608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/msj_y_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/msj_y_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 msj_y_mem-bh " "Found design unit 1: msj_y_mem-bh" {  } { { "../src/msj_y_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/msj_y_mem.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575243138608 ""} { "Info" "ISGN_ENTITY_NAME" "1 msj_y_mem " "Found entity 1: msj_y_mem" {  } { { "../src/msj_y_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/msj_y_mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575243138608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575243138608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mef_registro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mef_registro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mef_registro-bh " "Found design unit 1: mef_registro-bh" {  } { { "../src/mef_registro.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mef_registro.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575243138609 ""} { "Info" "ISGN_ENTITY_NAME" "1 mef_registro " "Found entity 1: mef_registro" {  } { { "../src/mef_registro.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mef_registro.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575243138609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575243138609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_salida.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_salida.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mea_salida-mea " "Found design unit 1: mea_salida-mea" {  } { { "../src/mea_salida.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_salida.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575243138609 ""} { "Info" "ISGN_ENTITY_NAME" "1 mea_salida " "Found entity 1: mea_salida" {  } { { "../src/mea_salida.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_salida.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575243138609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575243138609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mea_mem-bh " "Found design unit 1: mea_mem-bh" {  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575243138610 ""} { "Info" "ISGN_ENTITY_NAME" "1 mea_mem " "Found entity 1: mea_mem" {  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575243138610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575243138610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/data_11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/data_11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_11-bh " "Found design unit 1: data_11-bh" {  } { { "../src/data_11.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/data_11.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575243138611 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_11 " "Found entity 1: data_11" {  } { { "../src/data_11.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/data_11.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575243138611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575243138611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/msj_y_salida_apart/msj_y_salida_apart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/msj_y_salida_apart/msj_y_salida_apart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 msj_y_salida_apart-bh " "Found design unit 1: msj_y_salida_apart-bh" {  } { { "../msj_y_salida_apart/msj_y_salida_apart.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/msj_y_salida_apart/msj_y_salida_apart.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575243138611 ""} { "Info" "ISGN_ENTITY_NAME" "1 msj_y_salida_apart " "Found entity 1: msj_y_salida_apart" {  } { { "../msj_y_salida_apart/msj_y_salida_apart.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/msj_y_salida_apart/msj_y_salida_apart.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575243138611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575243138611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transm_completo_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file transm_completo_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 transm_completo_2-bh " "Found design unit 1: transm_completo_2-bh" {  } { { "transm_completo_2.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/transm_completo_2/transm_completo_2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575243138612 ""} { "Info" "ISGN_ENTITY_NAME" "1 transm_completo_2 " "Found entity 1: transm_completo_2" {  } { { "transm_completo_2.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/transm_completo_2/transm_completo_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575243138612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575243138612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sim/TBtransm_completo_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sim/TBtransm_completo_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TBtransm_completo_2-bh " "Found design unit 1: TBtransm_completo_2-bh" {  } { { "sim/TBtransm_completo_2.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/transm_completo_2/sim/TBtransm_completo_2.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575243138612 ""} { "Info" "ISGN_ENTITY_NAME" "1 TBtransm_completo_2 " "Found entity 1: TBtransm_completo_2" {  } { { "sim/TBtransm_completo_2.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/transm_completo_2/sim/TBtransm_completo_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575243138612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575243138612 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "transm_completo_2 " "Elaborating entity \"transm_completo_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575243138681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generador_2 generador_2:d1 " "Elaborating entity \"generador_2\" for hierarchy \"generador_2:d1\"" {  } { { "transm_completo_2.vhd" "d1" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/transm_completo_2/transm_completo_2.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575243138686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msj_y_salida_apart msj_y_salida_apart:d2 " "Elaborating entity \"msj_y_salida_apart\" for hierarchy \"msj_y_salida_apart:d2\"" {  } { { "transm_completo_2.vhd" "d2" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/transm_completo_2/transm_completo_2.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575243138688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msj_y_mem msj_y_salida_apart:d2\|msj_y_mem:d1 " "Elaborating entity \"msj_y_mem\" for hierarchy \"msj_y_salida_apart:d2\|msj_y_mem:d1\"" {  } { { "../msj_y_salida_apart/msj_y_salida_apart.vhd" "d1" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/msj_y_salida_apart/msj_y_salida_apart.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575243138688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mea_mem msj_y_salida_apart:d2\|msj_y_mem:d1\|mea_mem:d1 " "Elaborating entity \"mea_mem\" for hierarchy \"msj_y_salida_apart:d2\|msj_y_mem:d1\|mea_mem:d1\"" {  } { { "../src/msj_y_mem.vhd" "d1" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/msj_y_mem.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575243138689 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_0 mea_mem.vhd(54) " "VHDL Process Statement warning at mea_mem.vhd(54): signal \"add_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575243138690 "|transm_completo_2|msj_y_salida_apart:d2|msj_y_mem:d1|mea_mem:d1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_aux mea_mem.vhd(69) " "VHDL Process Statement warning at mea_mem.vhd(69): signal \"add_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575243138690 "|transm_completo_2|msj_y_salida_apart:d2|msj_y_mem:d1|mea_mem:d1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_aux mea_mem.vhd(73) " "VHDL Process Statement warning at mea_mem.vhd(73): signal \"add_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575243138690 "|transm_completo_2|msj_y_salida_apart:d2|msj_y_mem:d1|mea_mem:d1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "add_aux mea_mem.vhd(44) " "VHDL Process Statement warning at mea_mem.vhd(44): inferring latch(es) for signal or variable \"add_aux\", which holds its previous value in one or more paths through the process" {  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575243138690 "|transm_completo_2|msj_y_salida_apart:d2|msj_y_mem:d1|mea_mem:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_aux\[0\] mea_mem.vhd(44) " "Inferred latch for \"add_aux\[0\]\" at mea_mem.vhd(44)" {  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575243138690 "|transm_completo_2|msj_y_salida_apart:d2|msj_y_mem:d1|mea_mem:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_aux\[1\] mea_mem.vhd(44) " "Inferred latch for \"add_aux\[1\]\" at mea_mem.vhd(44)" {  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575243138690 "|transm_completo_2|msj_y_salida_apart:d2|msj_y_mem:d1|mea_mem:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_aux\[2\] mea_mem.vhd(44) " "Inferred latch for \"add_aux\[2\]\" at mea_mem.vhd(44)" {  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575243138690 "|transm_completo_2|msj_y_salida_apart:d2|msj_y_mem:d1|mea_mem:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_aux\[3\] mea_mem.vhd(44) " "Inferred latch for \"add_aux\[3\]\" at mea_mem.vhd(44)" {  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575243138690 "|transm_completo_2|msj_y_salida_apart:d2|msj_y_mem:d1|mea_mem:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_aux\[4\] mea_mem.vhd(44) " "Inferred latch for \"add_aux\[4\]\" at mea_mem.vhd(44)" {  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575243138690 "|transm_completo_2|msj_y_salida_apart:d2|msj_y_mem:d1|mea_mem:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_aux\[5\] mea_mem.vhd(44) " "Inferred latch for \"add_aux\[5\]\" at mea_mem.vhd(44)" {  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575243138690 "|transm_completo_2|msj_y_salida_apart:d2|msj_y_mem:d1|mea_mem:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_aux\[6\] mea_mem.vhd(44) " "Inferred latch for \"add_aux\[6\]\" at mea_mem.vhd(44)" {  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575243138690 "|transm_completo_2|msj_y_salida_apart:d2|msj_y_mem:d1|mea_mem:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_aux\[7\] mea_mem.vhd(44) " "Inferred latch for \"add_aux\[7\]\" at mea_mem.vhd(44)" {  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575243138690 "|transm_completo_2|msj_y_salida_apart:d2|msj_y_mem:d1|mea_mem:d1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom msj_y_salida_apart:d2\|msj_y_mem:d1\|rom:d2 " "Elaborating entity \"rom\" for hierarchy \"msj_y_salida_apart:d2\|msj_y_mem:d1\|rom:d2\"" {  } { { "../src/msj_y_mem.vhd" "d2" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/msj_y_mem.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575243138690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_entradas msj_y_salida_apart:d2\|msj_y_mem:d1\|mux_entradas:d3 " "Elaborating entity \"mux_entradas\" for hierarchy \"msj_y_salida_apart:d2\|msj_y_mem:d1\|mux_entradas:d3\"" {  } { { "../src/msj_y_mem.vhd" "d3" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/msj_y_mem.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575243138692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trama_y_reg msj_y_salida_apart:d2\|trama_y_reg:d2 " "Elaborating entity \"trama_y_reg\" for hierarchy \"msj_y_salida_apart:d2\|trama_y_reg:d2\"" {  } { { "../msj_y_salida_apart/msj_y_salida_apart.vhd" "d2" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/msj_y_salida_apart/msj_y_salida_apart.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575243138692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_11 msj_y_salida_apart:d2\|trama_y_reg:d2\|data_11:d1 " "Elaborating entity \"data_11\" for hierarchy \"msj_y_salida_apart:d2\|trama_y_reg:d2\|data_11:d1\"" {  } { { "../src/trama_y_reg.vhd" "d1" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/trama_y_reg.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575243138693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mef_registro msj_y_salida_apart:d2\|trama_y_reg:d2\|mef_registro:d2 " "Elaborating entity \"mef_registro\" for hierarchy \"msj_y_salida_apart:d2\|trama_y_reg:d2\|mef_registro:d2\"" {  } { { "../src/trama_y_reg.vhd" "d2" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/trama_y_reg.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575243138694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_desplazamiento msj_y_salida_apart:d2\|trama_y_reg:d2\|mef_registro:d2\|reg_desplazamiento:d1 " "Elaborating entity \"reg_desplazamiento\" for hierarchy \"msj_y_salida_apart:d2\|trama_y_reg:d2\|mef_registro:d2\|reg_desplazamiento:d1\"" {  } { { "../src/mef_registro.vhd" "d1" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mef_registro.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575243138694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro msj_y_salida_apart:d2\|trama_y_reg:d2\|mef_registro:d2\|reg_desplazamiento:d1\|registro:\\t:10:t11:bitxul " "Elaborating entity \"registro\" for hierarchy \"msj_y_salida_apart:d2\|trama_y_reg:d2\|mef_registro:d2\|reg_desplazamiento:d1\|registro:\\t:10:t11:bitxul\"" {  } { { "../src/reg_desplazamiento.vhd" "\\t:10:t11:bitxul" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/reg_desplazamiento.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575243138695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mea_salida msj_y_salida_apart:d2\|trama_y_reg:d2\|mef_registro:d2\|mea_salida:d2 " "Elaborating entity \"mea_salida\" for hierarchy \"msj_y_salida_apart:d2\|trama_y_reg:d2\|mef_registro:d2\|mea_salida:d2\"" {  } { { "../src/mef_registro.vhd" "d2" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mef_registro.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575243138701 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "generador_2:d1\|Mux0 " "Found clock multiplexer generador_2:d1\|Mux0" {  } { { "../generador_2/generador_2.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador_2/generador_2.vhd" 85 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1575243138883 "|transm_completo_2|generador_2:d1|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1575243138883 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "msj_y_salida_apart:d2\|msj_y_mem:d1\|rom:d2\|Mux6_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"msj_y_salida_apart:d2\|msj_y_mem:d1\|rom:d2\|Mux6_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575243138968 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 7 " "Parameter WIDTH_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575243138968 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575243138968 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575243138968 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575243138968 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575243138968 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE transm_completo_2.transm_completo_20.rtl.mif " "Parameter INIT_FILE set to transm_completo_2.transm_completo_20.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575243138968 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575243138968 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1575243138968 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "msj_y_salida_apart:d2\|msj_y_mem:d1\|rom:d2\|altsyncram:Mux6_rtl_0 " "Elaborated megafunction instantiation \"msj_y_salida_apart:d2\|msj_y_mem:d1\|rom:d2\|altsyncram:Mux6_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575243139028 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "msj_y_salida_apart:d2\|msj_y_mem:d1\|rom:d2\|altsyncram:Mux6_rtl_0 " "Instantiated megafunction \"msj_y_salida_apart:d2\|msj_y_mem:d1\|rom:d2\|altsyncram:Mux6_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575243139029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 7 " "Parameter \"WIDTH_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575243139029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575243139029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575243139029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575243139029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575243139029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE transm_completo_2.transm_completo_20.rtl.mif " "Parameter \"INIT_FILE\" = \"transm_completo_2.transm_completo_20.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575243139029 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575243139029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6j11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6j11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6j11 " "Found entity 1: altsyncram_6j11" {  } { { "db/altsyncram_6j11.tdf" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/transm_completo_2/db/altsyncram_6j11.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575243139071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575243139071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "msj_y_salida_apart:d2\|msj_y_mem:d1\|mea_mem:d1\|add_aux\[0\] " "Latch msj_y_salida_apart:d2\|msj_y_mem:d1\|mea_mem:d1\|add_aux\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA msj_y_salida_apart:d2\|msj_y_mem:d1\|mea_mem:d1\|stac.incremento " "Ports D and ENA on the latch are fed by the same signal msj_y_salida_apart:d2\|msj_y_mem:d1\|mea_mem:d1\|stac.incremento" {  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575243139238 ""}  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575243139238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "msj_y_salida_apart:d2\|msj_y_mem:d1\|mea_mem:d1\|add_aux\[1\] " "Latch msj_y_salida_apart:d2\|msj_y_mem:d1\|mea_mem:d1\|add_aux\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA msj_y_salida_apart:d2\|msj_y_mem:d1\|mea_mem:d1\|stac.incremento " "Ports D and ENA on the latch are fed by the same signal msj_y_salida_apart:d2\|msj_y_mem:d1\|mea_mem:d1\|stac.incremento" {  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575243139238 ""}  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575243139238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "msj_y_salida_apart:d2\|msj_y_mem:d1\|mea_mem:d1\|add_aux\[2\] " "Latch msj_y_salida_apart:d2\|msj_y_mem:d1\|mea_mem:d1\|add_aux\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA msj_y_salida_apart:d2\|msj_y_mem:d1\|mea_mem:d1\|stac.incremento " "Ports D and ENA on the latch are fed by the same signal msj_y_salida_apart:d2\|msj_y_mem:d1\|mea_mem:d1\|stac.incremento" {  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575243139238 ""}  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575243139238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "msj_y_salida_apart:d2\|msj_y_mem:d1\|mea_mem:d1\|add_aux\[3\] " "Latch msj_y_salida_apart:d2\|msj_y_mem:d1\|mea_mem:d1\|add_aux\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA msj_y_salida_apart:d2\|msj_y_mem:d1\|mea_mem:d1\|stac.incremento " "Ports D and ENA on the latch are fed by the same signal msj_y_salida_apart:d2\|msj_y_mem:d1\|mea_mem:d1\|stac.incremento" {  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575243139238 ""}  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575243139238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "msj_y_salida_apart:d2\|msj_y_mem:d1\|mea_mem:d1\|add_aux\[4\] " "Latch msj_y_salida_apart:d2\|msj_y_mem:d1\|mea_mem:d1\|add_aux\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA msj_y_salida_apart:d2\|msj_y_mem:d1\|mea_mem:d1\|stac.incremento " "Ports D and ENA on the latch are fed by the same signal msj_y_salida_apart:d2\|msj_y_mem:d1\|mea_mem:d1\|stac.incremento" {  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575243139238 ""}  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575243139238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "msj_y_salida_apart:d2\|msj_y_mem:d1\|mea_mem:d1\|add_aux\[5\] " "Latch msj_y_salida_apart:d2\|msj_y_mem:d1\|mea_mem:d1\|add_aux\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA msj_y_salida_apart:d2\|msj_y_mem:d1\|mea_mem:d1\|stac.incremento " "Ports D and ENA on the latch are fed by the same signal msj_y_salida_apart:d2\|msj_y_mem:d1\|mea_mem:d1\|stac.incremento" {  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575243139238 ""}  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575243139238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "msj_y_salida_apart:d2\|msj_y_mem:d1\|mea_mem:d1\|add_aux\[6\] " "Latch msj_y_salida_apart:d2\|msj_y_mem:d1\|mea_mem:d1\|add_aux\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA msj_y_salida_apart:d2\|msj_y_mem:d1\|mea_mem:d1\|stac.incremento " "Ports D and ENA on the latch are fed by the same signal msj_y_salida_apart:d2\|msj_y_mem:d1\|mea_mem:d1\|stac.incremento" {  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575243139238 ""}  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575243139238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "msj_y_salida_apart:d2\|msj_y_mem:d1\|mea_mem:d1\|add_aux\[7\] " "Latch msj_y_salida_apart:d2\|msj_y_mem:d1\|mea_mem:d1\|add_aux\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA msj_y_salida_apart:d2\|msj_y_mem:d1\|mea_mem:d1\|stac.incremento " "Ports D and ENA on the latch are fed by the same signal msj_y_salida_apart:d2\|msj_y_mem:d1\|mea_mem:d1\|stac.incremento" {  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575243139238 ""}  } { { "../src/mea_mem.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/mea_mem.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575243139238 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/registro.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/registro.vhd" 14 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1575243139239 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1575243139239 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1575243139351 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575243139753 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575243139753 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "134 " "Implemented 134 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575243139792 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575243139792 ""} { "Info" "ICUT_CUT_TM_LCELLS" "118 " "Implemented 118 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575243139792 ""} { "Info" "ICUT_CUT_TM_RAMS" "7 " "Implemented 7 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1575243139792 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575243139792 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1018 " "Peak virtual memory: 1018 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575243139799 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  1 20:32:19 2019 " "Processing ended: Sun Dec  1 20:32:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575243139799 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575243139799 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575243139799 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575243139799 ""}
