{
 "cells": [
  {
   "metadata": {},
   "cell_type": "markdown",
   "source": [
    "## Dataset Generation\n",
    "We create random RTL Verilog modules (e.g., simple combinational, deep pipelines, high fan-in) with varying parameters. Each module is synthesized using Yosys to gather features like gate counts and combinational depth. We then combine the generated code, expected features, and extracted synthesis data into a JSON dataset, ready for machine learning or analysis."
   ],
   "id": "8cecd9e0afa7340"
  },
  {
   "metadata": {
    "ExecuteTime": {
     "end_time": "2025-02-24T12:42:43.398486Z",
     "start_time": "2025-02-24T12:42:38.611782Z"
    }
   },
   "cell_type": "code",
   "source": [
    "import random\n",
    "import os\n",
    "import subprocess\n",
    "import json\n",
    "import re\n",
    "\n",
    "def generate_random_verilog():\n",
    "    \"\"\"\n",
    "    Randomly selects a design template and returns the module name, the Verilog code,\n",
    "    and a dictionary with expected features.\n",
    "    \"\"\"\n",
    "    template = random.choice([\"simple_comb\", \"deep_pipeline\", \"high_fanin\", \"multi_clock\"])\n",
    "    if template == \"simple_comb\":\n",
    "        return generate_simple_comb()\n",
    "    elif template == \"deep_pipeline\":\n",
    "        return generate_deep_pipeline()\n",
    "    elif template == \"high_fanin\":\n",
    "        return generate_high_fanin()\n",
    "    elif template == \"multi_clock\":\n",
    "        return generate_multi_clock()\n",
    "    else:\n",
    "        return generate_simple_comb()\n",
    "\n",
    "def generate_simple_comb():\n",
    "    \"\"\"Generate a simple combinational circuit with only logic gates.\"\"\"\n",
    "    module_name = f\"comb_{random.randint(1000, 9999)}\"\n",
    "    num_inputs = random.randint(2, 5)\n",
    "    num_gates = random.randint(3, 8)\n",
    "    inputs = [f\"in{i}\" for i in range(num_inputs)]\n",
    "    output = \"out\"\n",
    "    verilog_code = f\"module {module_name}({', '.join(inputs)}, {output});\\n\"\n",
    "    verilog_code += \"  input \" + \", \".join(inputs) + \";\\n\"\n",
    "    verilog_code += \"  output \" + output + \";\\n\"\n",
    "    # Create intermediate wires\n",
    "    wires = [f\"w{i}\" for i in range(num_gates)]\n",
    "    for w in wires:\n",
    "        verilog_code += f\"  wire {w};\\n\"\n",
    "    # Chain of gates\n",
    "    gate_type = random.choice([\"and\", \"or\", \"xor\", \"nand\", \"nor\"])\n",
    "    verilog_code += f\"  {gate_type} g0({wires[0]}, {random.choice(inputs)}, {random.choice(inputs)});\\n\"\n",
    "    for i in range(1, num_gates):\n",
    "        gate_type = random.choice([\"and\", \"or\", \"xor\", \"nand\", \"nor\"])\n",
    "        verilog_code += f\"  {gate_type} g{i}({wires[i]}, {wires[i-1]}, {random.choice(inputs)});\\n\"\n",
    "    verilog_code += f\"  assign {output} = {wires[-1]};\\nendmodule\\n\"\n",
    "    expected_features = {\n",
    "        \"template\": \"simple_comb\",\n",
    "        \"num_inputs\": num_inputs,\n",
    "        \"num_gates\": num_gates,\n",
    "        \"expected_ff\": 0\n",
    "    }\n",
    "    return module_name, verilog_code, expected_features\n",
    "\n",
    "def generate_deep_pipeline():\n",
    "    \"\"\"Generate a deep pipelined circuit with multiple sequential stages.\"\"\"\n",
    "    module_name = f\"pipe_{random.randint(1000, 9999)}\"\n",
    "    num_stages = random.randint(3, 7)\n",
    "    num_inputs = random.randint(2, 4)\n",
    "    inputs = [f\"in{i}\" for i in range(num_inputs)]\n",
    "    output = \"out\"\n",
    "    verilog_code = f\"module {module_name}({', '.join(inputs)}, clk, reset, {output});\\n\"\n",
    "    verilog_code += \"  input clk, reset;\\n\"\n",
    "    verilog_code += \"  input \" + \", \".join(inputs) + \";\\n\"\n",
    "    verilog_code += \"  output \" + output + \";\\n\"\n",
    "    # First combinational stage\n",
    "    verilog_code += \"  wire stage0;\\n\"\n",
    "    gate_type = random.choice([\"and\", \"or\", \"xor\", \"nand\", \"nor\"])\n",
    "    verilog_code += f\"  {gate_type} g0(stage0, {random.choice(inputs)}, {random.choice(inputs)});\\n\"\n",
    "    # Pipeline stages: each stage uses a flip-flop and a combinational gate\n",
    "    for i in range(1, num_stages):\n",
    "        verilog_code += f\"  reg stage{i}_ff;\\n\"\n",
    "        verilog_code += f\"  always @(posedge clk or posedge reset) begin\\n\"\n",
    "        verilog_code += f\"    if (reset) stage{i}_ff <= 0;\\n\"\n",
    "        if i == 1:\n",
    "            verilog_code += f\"    else stage{i}_ff <= stage0;\\n\"\n",
    "        else:\n",
    "            verilog_code += f\"    else stage{i}_ff <= stage{i-1}_ff;\\n\"\n",
    "        verilog_code += f\"  end\\n\"\n",
    "        verilog_code += f\"  wire stage{i};\\n\"\n",
    "        gate_type = random.choice([\"and\", \"or\", \"xor\", \"nand\", \"nor\"])\n",
    "        verilog_code += f\"  {gate_type} g{i}(stage{i}, stage{i}_ff, {random.choice(inputs)});\\n\"\n",
    "    verilog_code += f\"  assign {output} = stage{num_stages-1};\\nendmodule\\n\"\n",
    "    expected_features = {\n",
    "        \"template\": \"deep_pipeline\",\n",
    "        \"num_inputs\": num_inputs,\n",
    "        \"num_pipeline_stages\": num_stages,\n",
    "        \"expected_ff\": num_stages  # one flip-flop per stage (after first combinational)\n",
    "    }\n",
    "    return module_name, verilog_code, expected_features\n",
    "\n",
    "def generate_high_fanin():\n",
    "    \"\"\"Generate a circuit with high fan-in using an OR tree.\"\"\"\n",
    "    module_name = f\"fanin_{random.randint(1000, 9999)}\"\n",
    "    num_inputs = random.randint(8, 16)\n",
    "    inputs = [f\"in{i}\" for i in range(num_inputs)]\n",
    "    output = \"out\"\n",
    "    verilog_code = f\"module {module_name}({', '.join(inputs)}, {output});\\n\"\n",
    "    verilog_code += \"  input \" + \", \".join(inputs) + \";\\n\"\n",
    "    verilog_code += \"  output \" + output + \";\\n\"\n",
    "    # Build an OR tree to combine many inputs\n",
    "    current_level = inputs.copy()\n",
    "    level = 0\n",
    "    while len(current_level) > 1:\n",
    "        next_level = []\n",
    "        for i in range(0, len(current_level), 2):\n",
    "            if i+1 < len(current_level):\n",
    "                wire = f\"w_{level}_{i//2}\"\n",
    "                verilog_code += f\"  wire {wire};\\n\"\n",
    "                verilog_code += f\"  or g_{level}_{i//2}({wire}, {current_level[i]}, {current_level[i+1]});\\n\"\n",
    "                next_level.append(wire)\n",
    "            else:\n",
    "                next_level.append(current_level[i])\n",
    "        current_level = next_level\n",
    "        level += 1\n",
    "    verilog_code += f\"  assign {output} = {current_level[0]};\\nendmodule\\n\"\n",
    "    expected_features = {\n",
    "        \"template\": \"high_fanin\",\n",
    "        \"num_inputs\": num_inputs,\n",
    "        \"expected_ff\": 0,\n",
    "        \"or_tree_levels\": level\n",
    "    }\n",
    "    return module_name, verilog_code, expected_features\n",
    "\n",
    "def generate_multi_clock():\n",
    "    \"\"\"Generate a design with two clock domains and a clock domain crossing.\"\"\"\n",
    "    module_name = f\"multiclk_{random.randint(1000, 9999)}\"\n",
    "    num_inputs = random.randint(2, 4)\n",
    "    inputs = [f\"in{i}\" for i in range(num_inputs)]\n",
    "    output = \"out\"\n",
    "    verilog_code = f\"module {module_name}({', '.join(inputs)}, clk1, clk2, reset, {output});\\n\"\n",
    "    verilog_code += \"  input clk1, clk2, reset;\\n\"\n",
    "    verilog_code += \"  input \" + \", \".join(inputs) + \";\\n\"\n",
    "    verilog_code += \"  output \" + output + \";\\n\"\n",
    "    # Clock domain 1: combinational logic and flip-flop\n",
    "    verilog_code += \"  wire comb1;\\n\"\n",
    "    gate_type = random.choice([\"and\", \"or\", \"xor\", \"nand\", \"nor\"])\n",
    "    verilog_code += f\"  {gate_type} g0(comb1, {random.choice(inputs)}, {random.choice(inputs)});\\n\"\n",
    "    verilog_code += \"  reg reg1;\\n\"\n",
    "    verilog_code += \"  always @(posedge clk1 or posedge reset) begin\\n\"\n",
    "    verilog_code += \"    if (reset) reg1 <= 0;\\n\"\n",
    "    verilog_code += \"    else reg1 <= comb1;\\n\"\n",
    "    verilog_code += \"  end\\n\"\n",
    "    # Domain crossing: register the signal in the second clock domain\n",
    "    verilog_code += \"  reg cross_domain;\\n\"\n",
    "    verilog_code += \"  always @(posedge clk2 or posedge reset) begin\\n\"\n",
    "    verilog_code += \"    if (reset) cross_domain <= 0;\\n\"\n",
    "    verilog_code += \"    else cross_domain <= reg1;\\n\"\n",
    "    verilog_code += \"  end\\n\"\n",
    "    verilog_code += f\"  assign {output} = cross_domain;\\nendmodule\\n\"\n",
    "    expected_features = {\n",
    "        \"template\": \"multi_clock\",\n",
    "        \"num_inputs\": num_inputs,\n",
    "        \"expected_ff\": 2,  # one FF in clk1 and one in clk2\n",
    "        \"clock_domains\": 2\n",
    "    }\n",
    "    return module_name, verilog_code, expected_features\n",
    "\n",
    "def write_verilog_to_file(module_name, verilog_code, path=\"verilog_files\"):\n",
    "    \"\"\"Writes the generated Verilog code to a file.\"\"\"\n",
    "    os.makedirs(path, exist_ok=True)\n",
    "    file_path = os.path.join(path, f\"{module_name}.v\")\n",
    "    with open(file_path, \"w\") as f:\n",
    "        f.write(verilog_code)\n",
    "    return file_path\n",
    "\n",
    "def synthesize_with_yosys(verilog_file):\n",
    "    \"\"\"\n",
    "    Runs Yosys synthesis on the provided Verilog file.\n",
    "    Uses a synthesis flow that omits aggressive optimizations.\n",
    "    \"\"\"\n",
    "    module_name = os.path.splitext(os.path.basename(verilog_file))[0]\n",
    "    yosys_script = f\"\"\"\n",
    "    read_verilog {verilog_file}\n",
    "    synth -top {module_name}\n",
    "    stat\n",
    "    \"\"\"\n",
    "    result = subprocess.run([\"/opt/homebrew/bin/yosys\"], input=yosys_script, text=True, capture_output=True)\n",
    "    return result.stdout\n",
    "\n",
    "def parse_synthesis_report(report):\n",
    "    \"\"\"\n",
    "    Parses the Yosys synthesis report to extract:\n",
    "      - Combinational depth\n",
    "      - Total gate (cell) count\n",
    "      - Flip-flop count\n",
    "      - (Heuristic) fan_in and fan_out values\n",
    "    Prints the full report for debugging and attempts several regex patterns.\n",
    "    \"\"\"\n",
    "    print(\"Full Yosys Report:\")\n",
    "    print(report)\n",
    "\n",
    "    depth = None\n",
    "    gate_counts = {}\n",
    "    ff_count = None\n",
    "\n",
    "    # Try multiple regex patterns for combinational depth\n",
    "    m = re.search(r\"Combinational depth:\\s*(\\d+)\", report)\n",
    "    if not m:\n",
    "        m = re.search(r\"Comb\\.? depth:\\s*(\\d+)\", report)\n",
    "    if not m:\n",
    "        m = re.search(r\"Depth:\\s*(\\d+)\", report)\n",
    "    if m:\n",
    "        depth = int(m.group(1))\n",
    "    else:\n",
    "        print(\"Combinational depth not found in report\")\n",
    "\n",
    "    # Parsing for total cell count\n",
    "    m = re.search(r\"Number of cells:\\s*(\\d+)\", report)\n",
    "    if m:\n",
    "        gate_counts[\"total\"] = int(m.group(1))\n",
    "    else:\n",
    "        print(\"Number of cells not found in report\")\n",
    "\n",
    "    # Try multiple regex patterns for flip-flop count\n",
    "    m = re.search(r\"Number of FFs:\\s*(\\d+)\", report)\n",
    "    if not m:\n",
    "        m = re.search(r\"FFs:\\s*(\\d+)\", report)\n",
    "    if not m:\n",
    "        m = re.search(r\"Registers:\\s*(\\d+)\", report)\n",
    "    if m:\n",
    "        ff_count = int(m.group(1))\n",
    "    else:\n",
    "        print(\"Flip-flop count not found in report\")\n",
    "\n",
    "    # Heuristic values for fan-in and fan-out (for illustration)\n",
    "    fan_in = random.randint(1, 4)\n",
    "    fan_out = random.randint(1, 4)\n",
    "\n",
    "    return {\n",
    "        \"combinational_depth\": depth,\n",
    "        \"gate_counts\": gate_counts,\n",
    "        \"flip_flops\": ff_count,\n",
    "        \"fan_in\": fan_in,\n",
    "        \"fan_out\": fan_out\n",
    "    }\n",
    "\n",
    "def main(num_samples=50, output_file=\"gogout.json\"):\n",
    "    \"\"\"\n",
    "    Generates a dataset of various RTL designs by:\n",
    "      - Generating a random Verilog design.\n",
    "      - Writing the Verilog to a file.\n",
    "      - Running Yosys synthesis.\n",
    "      - Parsing the synthesis report.\n",
    "      - Saving the collected data into a JSON file.\n",
    "    \"\"\"\n",
    "    dataset = []\n",
    "    for i in range(num_samples):\n",
    "        module_name, verilog_code, expected_features = generate_random_verilog()\n",
    "        file_path = write_verilog_to_file(module_name, verilog_code)\n",
    "        report = synthesize_with_yosys(file_path)\n",
    "        extracted_features = parse_synthesis_report(report)\n",
    "        entry = {\n",
    "            \"module\": module_name,\n",
    "            \"template\": expected_features.get(\"template\"),\n",
    "            \"rtl_code\": verilog_code,\n",
    "            \"expected_features\": expected_features,\n",
    "            \"synthesis_report\": report,\n",
    "            \"extracted_features\": extracted_features\n",
    "        }\n",
    "        dataset.append(entry)\n",
    "        print(f\"Processed {module_name}\")\n",
    "    with open(output_file, \"w\") as f:\n",
    "        json.dump(dataset, f, indent=4)\n",
    "    print(\"Dataset generated successfully!\")\n",
    "\n",
    "if __name__ == \"__main__\":\n",
    "    main()\n"
   ],
   "id": "17c2f72a72535d30",
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Full Yosys Report:\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "\n",
      "yosys> \n",
      "\n",
      "yosys>     read_verilog verilog_files/multiclk_6095.v\n",
      "\n",
      "1. Executing Verilog-2005 frontend: verilog_files/multiclk_6095.v\n",
      "Parsing Verilog input from `verilog_files/multiclk_6095.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\multiclk_6095'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "yosys>     synth -top multiclk_6095\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\multiclk_6095\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\multiclk_6095\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/multiclk_6095.v:13$3 in module multiclk_6095.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/multiclk_6095.v:8$2 in module multiclk_6095.\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 2 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "Found async reset \\reset in `\\multiclk_6095.$proc$verilog_files/multiclk_6095.v:13$3'.\n",
      "Found async reset \\reset in `\\multiclk_6095.$proc$verilog_files/multiclk_6095.v:8$2'.\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "Creating decoders for process `\\multiclk_6095.$proc$verilog_files/multiclk_6095.v:13$3'.\n",
      "     1/1: $0\\cross_domain[0:0]\n",
      "Creating decoders for process `\\multiclk_6095.$proc$verilog_files/multiclk_6095.v:8$2'.\n",
      "     1/1: $0\\reg1[0:0]\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "Creating register for signal `\\multiclk_6095.\\cross_domain' using process `\\multiclk_6095.$proc$verilog_files/multiclk_6095.v:13$3'.\n",
      "  created $adff cell `$procdff$6' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\multiclk_6095.\\reg1' using process `\\multiclk_6095.$proc$verilog_files/multiclk_6095.v:8$2'.\n",
      "  created $adff cell `$procdff$9' with positive edge clock and positive level reset.\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Removing empty process `multiclk_6095.$proc$verilog_files/multiclk_6095.v:13$3'.\n",
      "Removing empty process `multiclk_6095.$proc$verilog_files/multiclk_6095.v:8$2'.\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_6095.\n",
      "<suppressed ~2 debug messages>\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_6095.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_6095..\n",
      "Removed 0 unused cells and 5 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module multiclk_6095...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_6095.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_6095'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\multiclk_6095..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\multiclk_6095.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_6095'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_6095..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_6095.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_6095..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_6095.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_6095'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\multiclk_6095..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\multiclk_6095.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_6095'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_6095..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_6095.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_6095..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module multiclk_6095:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_6095.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_6095'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\multiclk_6095..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\multiclk_6095.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_6095'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_6095..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_6095.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_6095..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_6095..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_6095..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_6095.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_6095'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_6095..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_6095.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_6095'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\multiclk_6095..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\multiclk_6095.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_6095'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_6095..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_6095.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v\n",
      "Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $and.\n",
      "Using extmapper simplemap for cells of type $adff.\n",
      "No more expansions possible.\n",
      "<suppressed ~76 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_6095.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_6095'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_6095..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\multiclk_6095' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 1 gates and 3 wires to a netlist network with 2 inputs and 1 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:               AND cells:        1\n",
      "ABC RESULTS:        internal signals:        0\n",
      "ABC RESULTS:           input signals:        2\n",
      "ABC RESULTS:          output signals:        1\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_6095.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_6095'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_6095..\n",
      "Removed 0 unused cells and 3 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "Attribute `top' found on module `multiclk_6095'. Setting top module to multiclk_6095.\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\multiclk_6095\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\multiclk_6095\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== multiclk_6095 ===\n",
      "\n",
      "   Number of wires:                 11\n",
      "   Number of wire bits:             11\n",
      "   Number of public wires:          11\n",
      "   Number of public wire bits:      11\n",
      "   Number of ports:                  8\n",
      "   Number of port bits:              8\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  3\n",
      "     $_AND_                          1\n",
      "     $_DFF_PP0_                      2\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module multiclk_6095...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "yosys>     stat\n",
      "\n",
      "3. Printing statistics.\n",
      "\n",
      "=== multiclk_6095 ===\n",
      "\n",
      "   Number of wires:                 11\n",
      "   Number of wire bits:             11\n",
      "   Number of public wires:          11\n",
      "   Number of public wire bits:      11\n",
      "   Number of ports:                  8\n",
      "   Number of port bits:              8\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  3\n",
      "     $_AND_                          1\n",
      "     $_DFF_PP0_                      2\n",
      "\n",
      "\n",
      "yosys>     \n",
      "\n",
      "yosys> exit\n",
      "End of script. Logfile hash: 1415212d57, CPU: user 0.04s system 0.02s, MEM: 14.17 MB peak\n",
      "Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "Time spent: 56% 1x abc (0 sec), 12% 13x opt_expr (0 sec), ...\n",
      "\n",
      "Combinational depth not found in report\n",
      "Flip-flop count not found in report\n",
      "Processed multiclk_6095\n",
      "Full Yosys Report:\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "\n",
      "yosys> \n",
      "\n",
      "yosys>     read_verilog verilog_files/fanin_7788.v\n",
      "\n",
      "1. Executing Verilog-2005 frontend: verilog_files/fanin_7788.v\n",
      "Parsing Verilog input from `verilog_files/fanin_7788.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\fanin_7788'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "yosys>     synth -top fanin_7788\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\fanin_7788\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\fanin_7788\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_7788.\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_7788.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_7788..\n",
      "Removed 0 unused cells and 11 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module fanin_7788...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_7788.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_7788'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\fanin_7788..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\fanin_7788.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_7788'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_7788..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_7788.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_7788..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_7788.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_7788'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\fanin_7788..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\fanin_7788.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_7788'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_7788..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_7788.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_7788..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module fanin_7788:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_7788.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_7788'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\fanin_7788..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\fanin_7788.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_7788'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_7788..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_7788.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_7788..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_7788..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_7788..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_7788.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_7788'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_7788..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_7788.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_7788'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\fanin_7788..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\fanin_7788.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_7788'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_7788..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_7788.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v\n",
      "Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $or.\n",
      "No more expansions possible.\n",
      "<suppressed ~84 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_7788.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_7788'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_7788..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\fanin_7788' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 1 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:                OR cells:       11\n",
      "ABC RESULTS:        internal signals:       10\n",
      "ABC RESULTS:           input signals:       12\n",
      "ABC RESULTS:          output signals:        1\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_7788.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_7788'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_7788..\n",
      "Removed 0 unused cells and 23 unused wires.\n",
      "<suppressed ~11 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "Attribute `top' found on module `fanin_7788'. Setting top module to fanin_7788.\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\fanin_7788\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\fanin_7788\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== fanin_7788 ===\n",
      "\n",
      "   Number of wires:                 24\n",
      "   Number of wire bits:             24\n",
      "   Number of public wires:          14\n",
      "   Number of public wire bits:      14\n",
      "   Number of ports:                 13\n",
      "   Number of port bits:             13\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                 11\n",
      "     $_OR_                          11\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module fanin_7788...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "yosys>     stat\n",
      "\n",
      "3. Printing statistics.\n",
      "\n",
      "=== fanin_7788 ===\n",
      "\n",
      "   Number of wires:                 24\n",
      "   Number of wire bits:             24\n",
      "   Number of public wires:          14\n",
      "   Number of public wire bits:      14\n",
      "   Number of ports:                 13\n",
      "   Number of port bits:             13\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                 11\n",
      "     $_OR_                          11\n",
      "\n",
      "\n",
      "yosys>     \n",
      "\n",
      "yosys> exit\n",
      "End of script. Logfile hash: fcc9c16f2e, CPU: user 0.05s system 0.00s, MEM: 13.39 MB peak\n",
      "Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "Time spent: 52% 1x abc (0 sec), 13% 13x opt_expr (0 sec), ...\n",
      "\n",
      "Combinational depth not found in report\n",
      "Flip-flop count not found in report\n",
      "Processed fanin_7788\n",
      "Full Yosys Report:\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "\n",
      "yosys> \n",
      "\n",
      "yosys>     read_verilog verilog_files/pipe_5072.v\n",
      "\n",
      "1. Executing Verilog-2005 frontend: verilog_files/pipe_5072.v\n",
      "Parsing Verilog input from `verilog_files/pipe_5072.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\pipe_5072'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "yosys>     synth -top pipe_5072\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_5072\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_5072\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_5072.v:43$14 in module pipe_5072.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_5072.v:36$12 in module pipe_5072.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_5072.v:29$10 in module pipe_5072.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_5072.v:22$7 in module pipe_5072.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_5072.v:15$4 in module pipe_5072.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_5072.v:8$2 in module pipe_5072.\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 6 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "Found async reset \\reset in `\\pipe_5072.$proc$verilog_files/pipe_5072.v:43$14'.\n",
      "Found async reset \\reset in `\\pipe_5072.$proc$verilog_files/pipe_5072.v:36$12'.\n",
      "Found async reset \\reset in `\\pipe_5072.$proc$verilog_files/pipe_5072.v:29$10'.\n",
      "Found async reset \\reset in `\\pipe_5072.$proc$verilog_files/pipe_5072.v:22$7'.\n",
      "Found async reset \\reset in `\\pipe_5072.$proc$verilog_files/pipe_5072.v:15$4'.\n",
      "Found async reset \\reset in `\\pipe_5072.$proc$verilog_files/pipe_5072.v:8$2'.\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "Creating decoders for process `\\pipe_5072.$proc$verilog_files/pipe_5072.v:43$14'.\n",
      "     1/1: $0\\stage6_ff[0:0]\n",
      "Creating decoders for process `\\pipe_5072.$proc$verilog_files/pipe_5072.v:36$12'.\n",
      "     1/1: $0\\stage5_ff[0:0]\n",
      "Creating decoders for process `\\pipe_5072.$proc$verilog_files/pipe_5072.v:29$10'.\n",
      "     1/1: $0\\stage4_ff[0:0]\n",
      "Creating decoders for process `\\pipe_5072.$proc$verilog_files/pipe_5072.v:22$7'.\n",
      "     1/1: $0\\stage3_ff[0:0]\n",
      "Creating decoders for process `\\pipe_5072.$proc$verilog_files/pipe_5072.v:15$4'.\n",
      "     1/1: $0\\stage2_ff[0:0]\n",
      "Creating decoders for process `\\pipe_5072.$proc$verilog_files/pipe_5072.v:8$2'.\n",
      "     1/1: $0\\stage1_ff[0:0]\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "Creating register for signal `\\pipe_5072.\\stage6_ff' using process `\\pipe_5072.$proc$verilog_files/pipe_5072.v:43$14'.\n",
      "  created $adff cell `$procdff$18' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\pipe_5072.\\stage5_ff' using process `\\pipe_5072.$proc$verilog_files/pipe_5072.v:36$12'.\n",
      "  created $adff cell `$procdff$21' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\pipe_5072.\\stage4_ff' using process `\\pipe_5072.$proc$verilog_files/pipe_5072.v:29$10'.\n",
      "  created $adff cell `$procdff$24' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\pipe_5072.\\stage3_ff' using process `\\pipe_5072.$proc$verilog_files/pipe_5072.v:22$7'.\n",
      "  created $adff cell `$procdff$27' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\pipe_5072.\\stage2_ff' using process `\\pipe_5072.$proc$verilog_files/pipe_5072.v:15$4'.\n",
      "  created $adff cell `$procdff$30' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\pipe_5072.\\stage1_ff' using process `\\pipe_5072.$proc$verilog_files/pipe_5072.v:8$2'.\n",
      "  created $adff cell `$procdff$33' with positive edge clock and positive level reset.\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Removing empty process `pipe_5072.$proc$verilog_files/pipe_5072.v:43$14'.\n",
      "Removing empty process `pipe_5072.$proc$verilog_files/pipe_5072.v:36$12'.\n",
      "Removing empty process `pipe_5072.$proc$verilog_files/pipe_5072.v:29$10'.\n",
      "Removing empty process `pipe_5072.$proc$verilog_files/pipe_5072.v:22$7'.\n",
      "Removing empty process `pipe_5072.$proc$verilog_files/pipe_5072.v:15$4'.\n",
      "Removing empty process `pipe_5072.$proc$verilog_files/pipe_5072.v:8$2'.\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_5072.\n",
      "<suppressed ~6 debug messages>\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_5072.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_5072..\n",
      "Removed 7 unused cells and 26 unused wires.\n",
      "<suppressed ~13 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module pipe_5072...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_5072.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_5072'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_5072..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_5072.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_5072'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_5072..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_5072.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_5072..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_5072.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_5072'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_5072..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_5072.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_5072'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_5072..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_5072.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_5072..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module pipe_5072:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_5072.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_5072'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_5072..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_5072.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_5072'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_5072..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_5072.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_5072..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_5072..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_5072..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_5072.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_5072'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_5072..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_5072.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_5072'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_5072..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_5072.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_5072'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_5072..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_5072.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v\n",
      "Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $or.\n",
      "Using extmapper simplemap for cells of type $xor.\n",
      "Using extmapper simplemap for cells of type $adff.\n",
      "No more expansions possible.\n",
      "<suppressed ~81 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_5072.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_5072'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_5072..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\pipe_5072' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 2 gates and 6 wires to a netlist network with 4 inputs and 2 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:                OR cells:        1\n",
      "ABC RESULTS:               XOR cells:        1\n",
      "ABC RESULTS:        internal signals:        0\n",
      "ABC RESULTS:           input signals:        4\n",
      "ABC RESULTS:          output signals:        2\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_5072.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_5072'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_5072..\n",
      "Removed 0 unused cells and 6 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "Attribute `top' found on module `pipe_5072'. Setting top module to pipe_5072.\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_5072\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_5072\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== pipe_5072 ===\n",
      "\n",
      "   Number of wires:                 15\n",
      "   Number of wire bits:             15\n",
      "   Number of public wires:          15\n",
      "   Number of public wire bits:      15\n",
      "   Number of ports:                  7\n",
      "   Number of port bits:              7\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  8\n",
      "     $_DFF_PP0_                      6\n",
      "     $_OR_                           1\n",
      "     $_XOR_                          1\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module pipe_5072...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "yosys>     stat\n",
      "\n",
      "3. Printing statistics.\n",
      "\n",
      "=== pipe_5072 ===\n",
      "\n",
      "   Number of wires:                 15\n",
      "   Number of wire bits:             15\n",
      "   Number of public wires:          15\n",
      "   Number of public wire bits:      15\n",
      "   Number of ports:                  7\n",
      "   Number of port bits:              7\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  8\n",
      "     $_DFF_PP0_                      6\n",
      "     $_OR_                           1\n",
      "     $_XOR_                          1\n",
      "\n",
      "\n",
      "yosys>     \n",
      "\n",
      "yosys> exit\n",
      "End of script. Logfile hash: bab63e03a7, CPU: user 0.05s system 0.00s, MEM: 14.31 MB peak\n",
      "Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "Time spent: 52% 1x abc (0 sec), 13% 13x opt_expr (0 sec), ...\n",
      "\n",
      "Combinational depth not found in report\n",
      "Flip-flop count not found in report\n",
      "Processed pipe_5072\n",
      "Full Yosys Report:\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "\n",
      "yosys> \n",
      "\n",
      "yosys>     read_verilog verilog_files/comb_5514.v\n",
      "\n",
      "1. Executing Verilog-2005 frontend: verilog_files/comb_5514.v\n",
      "Parsing Verilog input from `verilog_files/comb_5514.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\comb_5514'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "yosys>     synth -top comb_5514\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\comb_5514\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\comb_5514\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_5514.\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_5514.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_5514..\n",
      "Removed 0 unused cells and 3 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module comb_5514...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_5514.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_5514'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\comb_5514..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\comb_5514.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_5514'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_5514..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_5514.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_5514..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_5514.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_5514'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\comb_5514..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\comb_5514.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_5514'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_5514..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_5514.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_5514..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module comb_5514:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_5514.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_5514'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\comb_5514..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\comb_5514.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_5514'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_5514..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_5514.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_5514..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_5514..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_5514..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_5514.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_5514'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_5514..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_5514.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_5514'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\comb_5514..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\comb_5514.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_5514'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_5514..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_5514.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v\n",
      "Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $and.\n",
      "Using extmapper simplemap for cells of type $xor.\n",
      "No more expansions possible.\n",
      "<suppressed ~76 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_5514.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_5514'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_5514..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\comb_5514' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 1 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:               AND cells:        1\n",
      "ABC RESULTS:               XOR cells:        1\n",
      "ABC RESULTS:        internal signals:        2\n",
      "ABC RESULTS:           input signals:        3\n",
      "ABC RESULTS:          output signals:        1\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_5514.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_5514'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_5514..\n",
      "Removed 0 unused cells and 6 unused wires.\n",
      "<suppressed ~3 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "Attribute `top' found on module `comb_5514'. Setting top module to comb_5514.\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\comb_5514\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\comb_5514\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== comb_5514 ===\n",
      "\n",
      "   Number of wires:                  8\n",
      "   Number of wire bits:              8\n",
      "   Number of public wires:           7\n",
      "   Number of public wire bits:       7\n",
      "   Number of ports:                  6\n",
      "   Number of port bits:              6\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  2\n",
      "     $_AND_                          1\n",
      "     $_XOR_                          1\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module comb_5514...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "yosys>     stat\n",
      "\n",
      "3. Printing statistics.\n",
      "\n",
      "=== comb_5514 ===\n",
      "\n",
      "   Number of wires:                  8\n",
      "   Number of wire bits:              8\n",
      "   Number of public wires:           7\n",
      "   Number of public wire bits:       7\n",
      "   Number of ports:                  6\n",
      "   Number of port bits:              6\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  2\n",
      "     $_AND_                          1\n",
      "     $_XOR_                          1\n",
      "\n",
      "\n",
      "yosys>     \n",
      "\n",
      "yosys> exit\n",
      "End of script. Logfile hash: 23b6f7d9ec, CPU: user 0.04s system 0.00s, MEM: 14.67 MB peak\n",
      "Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "Time spent: 53% 1x abc (0 sec), 13% 13x opt_expr (0 sec), ...\n",
      "\n",
      "Combinational depth not found in report\n",
      "Flip-flop count not found in report\n",
      "Processed comb_5514\n",
      "Full Yosys Report:\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "\n",
      "yosys> \n",
      "\n",
      "yosys>     read_verilog verilog_files/pipe_6625.v\n",
      "\n",
      "1. Executing Verilog-2005 frontend: verilog_files/pipe_6625.v\n",
      "Parsing Verilog input from `verilog_files/pipe_6625.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\pipe_6625'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "yosys>     synth -top pipe_6625\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_6625\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_6625\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_6625.v:29$9 in module pipe_6625.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_6625.v:22$7 in module pipe_6625.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_6625.v:15$5 in module pipe_6625.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_6625.v:8$3 in module pipe_6625.\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 4 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "Found async reset \\reset in `\\pipe_6625.$proc$verilog_files/pipe_6625.v:29$9'.\n",
      "Found async reset \\reset in `\\pipe_6625.$proc$verilog_files/pipe_6625.v:22$7'.\n",
      "Found async reset \\reset in `\\pipe_6625.$proc$verilog_files/pipe_6625.v:15$5'.\n",
      "Found async reset \\reset in `\\pipe_6625.$proc$verilog_files/pipe_6625.v:8$3'.\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "Creating decoders for process `\\pipe_6625.$proc$verilog_files/pipe_6625.v:29$9'.\n",
      "     1/1: $0\\stage4_ff[0:0]\n",
      "Creating decoders for process `\\pipe_6625.$proc$verilog_files/pipe_6625.v:22$7'.\n",
      "     1/1: $0\\stage3_ff[0:0]\n",
      "Creating decoders for process `\\pipe_6625.$proc$verilog_files/pipe_6625.v:15$5'.\n",
      "     1/1: $0\\stage2_ff[0:0]\n",
      "Creating decoders for process `\\pipe_6625.$proc$verilog_files/pipe_6625.v:8$3'.\n",
      "     1/1: $0\\stage1_ff[0:0]\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "Creating register for signal `\\pipe_6625.\\stage4_ff' using process `\\pipe_6625.$proc$verilog_files/pipe_6625.v:29$9'.\n",
      "  created $adff cell `$procdff$13' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\pipe_6625.\\stage3_ff' using process `\\pipe_6625.$proc$verilog_files/pipe_6625.v:22$7'.\n",
      "  created $adff cell `$procdff$16' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\pipe_6625.\\stage2_ff' using process `\\pipe_6625.$proc$verilog_files/pipe_6625.v:15$5'.\n",
      "  created $adff cell `$procdff$19' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\pipe_6625.\\stage1_ff' using process `\\pipe_6625.$proc$verilog_files/pipe_6625.v:8$3'.\n",
      "  created $adff cell `$procdff$22' with positive edge clock and positive level reset.\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Removing empty process `pipe_6625.$proc$verilog_files/pipe_6625.v:29$9'.\n",
      "Removing empty process `pipe_6625.$proc$verilog_files/pipe_6625.v:22$7'.\n",
      "Removing empty process `pipe_6625.$proc$verilog_files/pipe_6625.v:15$5'.\n",
      "Removing empty process `pipe_6625.$proc$verilog_files/pipe_6625.v:8$3'.\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_6625.\n",
      "<suppressed ~5 debug messages>\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_6625.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_6625..\n",
      "Removed 3 unused cells and 17 unused wires.\n",
      "<suppressed ~7 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module pipe_6625...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_6625.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_6625'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_6625..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_6625.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_6625'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_6625..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_6625.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_6625..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_6625.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_6625'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_6625..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_6625.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_6625'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_6625..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_6625.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_6625..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module pipe_6625:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_6625.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_6625'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_6625..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_6625.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_6625'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_6625..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_6625.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_6625..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_6625..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_6625..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_6625.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_6625'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_6625..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_6625.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_6625'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_6625..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_6625.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_6625'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_6625..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_6625.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v\n",
      "Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $not.\n",
      "Using extmapper simplemap for cells of type $and.\n",
      "Using extmapper simplemap for cells of type $adff.\n",
      "No more expansions possible.\n",
      "<suppressed ~79 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_6625.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_6625'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_6625..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\pipe_6625' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 2 gates and 5 wires to a netlist network with 3 inputs and 2 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:               AND cells:        1\n",
      "ABC RESULTS:               NOT cells:        1\n",
      "ABC RESULTS:        internal signals:        0\n",
      "ABC RESULTS:           input signals:        3\n",
      "ABC RESULTS:          output signals:        2\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_6625.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_6625'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_6625..\n",
      "Removed 0 unused cells and 5 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "Attribute `top' found on module `pipe_6625'. Setting top module to pipe_6625.\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_6625\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_6625\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== pipe_6625 ===\n",
      "\n",
      "   Number of wires:                 11\n",
      "   Number of wire bits:             11\n",
      "   Number of public wires:          11\n",
      "   Number of public wire bits:      11\n",
      "   Number of ports:                  5\n",
      "   Number of port bits:              5\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  6\n",
      "     $_AND_                          1\n",
      "     $_DFF_PP0_                      4\n",
      "     $_NOT_                          1\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module pipe_6625...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "yosys>     stat\n",
      "\n",
      "3. Printing statistics.\n",
      "\n",
      "=== pipe_6625 ===\n",
      "\n",
      "   Number of wires:                 11\n",
      "   Number of wire bits:             11\n",
      "   Number of public wires:          11\n",
      "   Number of public wire bits:      11\n",
      "   Number of ports:                  5\n",
      "   Number of port bits:              5\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  6\n",
      "     $_AND_                          1\n",
      "     $_DFF_PP0_                      4\n",
      "     $_NOT_                          1\n",
      "\n",
      "\n",
      "yosys>     \n",
      "\n",
      "yosys> exit\n",
      "End of script. Logfile hash: 84895f7add, CPU: user 0.04s system 0.00s, MEM: 14.33 MB peak\n",
      "Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "Time spent: 52% 1x abc (0 sec), 13% 13x opt_expr (0 sec), ...\n",
      "\n",
      "Combinational depth not found in report\n",
      "Flip-flop count not found in report\n",
      "Processed pipe_6625\n",
      "Full Yosys Report:\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "\n",
      "yosys> \n",
      "\n",
      "yosys>     read_verilog verilog_files/pipe_5145.v\n",
      "\n",
      "1. Executing Verilog-2005 frontend: verilog_files/pipe_5145.v\n",
      "Parsing Verilog input from `verilog_files/pipe_5145.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\pipe_5145'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "yosys>     synth -top pipe_5145\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_5145\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_5145\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_5145.v:29$10 in module pipe_5145.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_5145.v:22$7 in module pipe_5145.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_5145.v:15$4 in module pipe_5145.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_5145.v:8$2 in module pipe_5145.\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 4 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "Found async reset \\reset in `\\pipe_5145.$proc$verilog_files/pipe_5145.v:29$10'.\n",
      "Found async reset \\reset in `\\pipe_5145.$proc$verilog_files/pipe_5145.v:22$7'.\n",
      "Found async reset \\reset in `\\pipe_5145.$proc$verilog_files/pipe_5145.v:15$4'.\n",
      "Found async reset \\reset in `\\pipe_5145.$proc$verilog_files/pipe_5145.v:8$2'.\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "Creating decoders for process `\\pipe_5145.$proc$verilog_files/pipe_5145.v:29$10'.\n",
      "     1/1: $0\\stage4_ff[0:0]\n",
      "Creating decoders for process `\\pipe_5145.$proc$verilog_files/pipe_5145.v:22$7'.\n",
      "     1/1: $0\\stage3_ff[0:0]\n",
      "Creating decoders for process `\\pipe_5145.$proc$verilog_files/pipe_5145.v:15$4'.\n",
      "     1/1: $0\\stage2_ff[0:0]\n",
      "Creating decoders for process `\\pipe_5145.$proc$verilog_files/pipe_5145.v:8$2'.\n",
      "     1/1: $0\\stage1_ff[0:0]\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "Creating register for signal `\\pipe_5145.\\stage4_ff' using process `\\pipe_5145.$proc$verilog_files/pipe_5145.v:29$10'.\n",
      "  created $adff cell `$procdff$15' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\pipe_5145.\\stage3_ff' using process `\\pipe_5145.$proc$verilog_files/pipe_5145.v:22$7'.\n",
      "  created $adff cell `$procdff$18' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\pipe_5145.\\stage2_ff' using process `\\pipe_5145.$proc$verilog_files/pipe_5145.v:15$4'.\n",
      "  created $adff cell `$procdff$21' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\pipe_5145.\\stage1_ff' using process `\\pipe_5145.$proc$verilog_files/pipe_5145.v:8$2'.\n",
      "  created $adff cell `$procdff$24' with positive edge clock and positive level reset.\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Removing empty process `pipe_5145.$proc$verilog_files/pipe_5145.v:29$10'.\n",
      "Removing empty process `pipe_5145.$proc$verilog_files/pipe_5145.v:22$7'.\n",
      "Removing empty process `pipe_5145.$proc$verilog_files/pipe_5145.v:15$4'.\n",
      "Removing empty process `pipe_5145.$proc$verilog_files/pipe_5145.v:8$2'.\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_5145.\n",
      "<suppressed ~4 debug messages>\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_5145.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_5145..\n",
      "Removed 5 unused cells and 18 unused wires.\n",
      "<suppressed ~9 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module pipe_5145...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_5145.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_5145'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_5145..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_5145.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_5145'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_5145..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_5145.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_5145..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_5145.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_5145'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_5145..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_5145.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_5145'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_5145..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_5145.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_5145..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module pipe_5145:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_5145.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_5145'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_5145..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_5145.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_5145'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_5145..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_5145.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_5145..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_5145..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_5145..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_5145.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_5145'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_5145..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_5145.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_5145'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_5145..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_5145.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_5145'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_5145..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_5145.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v\n",
      "Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $or.\n",
      "Using extmapper simplemap for cells of type $not.\n",
      "Using extmapper simplemap for cells of type $adff.\n",
      "No more expansions possible.\n",
      "<suppressed ~80 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_5145.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_5145'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_5145..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\pipe_5145' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 2 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:               NOR cells:        1\n",
      "ABC RESULTS:                OR cells:        1\n",
      "ABC RESULTS:        internal signals:        1\n",
      "ABC RESULTS:           input signals:        4\n",
      "ABC RESULTS:          output signals:        2\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_5145.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_5145'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_5145..\n",
      "Removed 0 unused cells and 7 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "Attribute `top' found on module `pipe_5145'. Setting top module to pipe_5145.\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_5145\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_5145\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== pipe_5145 ===\n",
      "\n",
      "   Number of wires:                 12\n",
      "   Number of wire bits:             12\n",
      "   Number of public wires:          12\n",
      "   Number of public wire bits:      12\n",
      "   Number of ports:                  6\n",
      "   Number of port bits:              6\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  6\n",
      "     $_DFF_PP0_                      4\n",
      "     $_NOR_                          1\n",
      "     $_OR_                           1\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module pipe_5145...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "yosys>     stat\n",
      "\n",
      "3. Printing statistics.\n",
      "\n",
      "=== pipe_5145 ===\n",
      "\n",
      "   Number of wires:                 12\n",
      "   Number of wire bits:             12\n",
      "   Number of public wires:          12\n",
      "   Number of public wire bits:      12\n",
      "   Number of ports:                  6\n",
      "   Number of port bits:              6\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  6\n",
      "     $_DFF_PP0_                      4\n",
      "     $_NOR_                          1\n",
      "     $_OR_                           1\n",
      "\n",
      "\n",
      "yosys>     \n",
      "\n",
      "yosys> exit\n",
      "End of script. Logfile hash: dbf38052e8, CPU: user 0.04s system 0.00s, MEM: 13.89 MB peak\n",
      "Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "Time spent: 52% 1x abc (0 sec), 13% 13x opt_expr (0 sec), ...\n",
      "\n",
      "Combinational depth not found in report\n",
      "Flip-flop count not found in report\n",
      "Processed pipe_5145\n",
      "Full Yosys Report:\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "\n",
      "yosys> \n",
      "\n",
      "yosys>     read_verilog verilog_files/fanin_4318.v\n",
      "\n",
      "1. Executing Verilog-2005 frontend: verilog_files/fanin_4318.v\n",
      "Parsing Verilog input from `verilog_files/fanin_4318.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\fanin_4318'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "yosys>     synth -top fanin_4318\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\fanin_4318\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\fanin_4318\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_4318.\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_4318.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_4318..\n",
      "Removed 0 unused cells and 7 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module fanin_4318...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_4318.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_4318'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\fanin_4318..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\fanin_4318.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_4318'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_4318..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_4318.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_4318..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_4318.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_4318'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\fanin_4318..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\fanin_4318.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_4318'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_4318..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_4318.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_4318..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module fanin_4318:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_4318.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_4318'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\fanin_4318..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\fanin_4318.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_4318'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_4318..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_4318.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_4318..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_4318..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_4318..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_4318.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_4318'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_4318..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_4318.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_4318'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\fanin_4318..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\fanin_4318.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_4318'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_4318..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_4318.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v\n",
      "Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $or.\n",
      "No more expansions possible.\n",
      "<suppressed ~80 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_4318.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_4318'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_4318..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\fanin_4318' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 1 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:                OR cells:        7\n",
      "ABC RESULTS:        internal signals:        6\n",
      "ABC RESULTS:           input signals:        8\n",
      "ABC RESULTS:          output signals:        1\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_4318.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_4318'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_4318..\n",
      "Removed 0 unused cells and 15 unused wires.\n",
      "<suppressed ~7 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "Attribute `top' found on module `fanin_4318'. Setting top module to fanin_4318.\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\fanin_4318\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\fanin_4318\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== fanin_4318 ===\n",
      "\n",
      "   Number of wires:                 16\n",
      "   Number of wire bits:             16\n",
      "   Number of public wires:          10\n",
      "   Number of public wire bits:      10\n",
      "   Number of ports:                  9\n",
      "   Number of port bits:              9\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  7\n",
      "     $_OR_                           7\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module fanin_4318...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "yosys>     stat\n",
      "\n",
      "3. Printing statistics.\n",
      "\n",
      "=== fanin_4318 ===\n",
      "\n",
      "   Number of wires:                 16\n",
      "   Number of wire bits:             16\n",
      "   Number of public wires:          10\n",
      "   Number of public wire bits:      10\n",
      "   Number of ports:                  9\n",
      "   Number of port bits:              9\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  7\n",
      "     $_OR_                           7\n",
      "\n",
      "\n",
      "yosys>     \n",
      "\n",
      "yosys> exit\n",
      "End of script. Logfile hash: 7f5a067768, CPU: user 0.04s system 0.00s, MEM: 13.75 MB peak\n",
      "Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "Time spent: 52% 1x abc (0 sec), 13% 13x opt_expr (0 sec), ...\n",
      "\n",
      "Combinational depth not found in report\n",
      "Flip-flop count not found in report\n",
      "Processed fanin_4318\n",
      "Full Yosys Report:\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "\n",
      "yosys> \n",
      "\n",
      "yosys>     read_verilog verilog_files/comb_2513.v\n",
      "\n",
      "1. Executing Verilog-2005 frontend: verilog_files/comb_2513.v\n",
      "Parsing Verilog input from `verilog_files/comb_2513.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\comb_2513'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "yosys>     synth -top comb_2513\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\comb_2513\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\comb_2513\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_2513.\n",
      "<suppressed ~6 debug messages>\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_2513.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_2513..\n",
      "Removed 2 unused cells and 10 unused wires.\n",
      "<suppressed ~5 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module comb_2513...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_2513.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_2513'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\comb_2513..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\comb_2513.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_2513'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_2513..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_2513.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_2513..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_2513.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_2513'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\comb_2513..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\comb_2513.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_2513'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_2513..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_2513.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_2513..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module comb_2513:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_2513.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_2513'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\comb_2513..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\comb_2513.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_2513'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_2513..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_2513.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_2513..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_2513..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_2513..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_2513.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_2513'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_2513..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_2513.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_2513'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\comb_2513..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\comb_2513.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_2513'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_2513..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_2513.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v\n",
      "Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "No more expansions possible.\n",
      "<suppressed ~73 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_2513.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_2513'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_2513..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\comb_2513' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.\n",
      "Don't call ABC as there is nothing to map.\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_2513.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_2513'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_2513..\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "Attribute `top' found on module `comb_2513'. Setting top module to comb_2513.\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\comb_2513\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\comb_2513\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== comb_2513 ===\n",
      "\n",
      "   Number of wires:                  6\n",
      "   Number of wire bits:              6\n",
      "   Number of public wires:           6\n",
      "   Number of public wire bits:       6\n",
      "   Number of ports:                  3\n",
      "   Number of port bits:              3\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  0\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module comb_2513...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "yosys>     stat\n",
      "\n",
      "3. Printing statistics.\n",
      "\n",
      "=== comb_2513 ===\n",
      "\n",
      "   Number of wires:                  6\n",
      "   Number of wire bits:              6\n",
      "   Number of public wires:           6\n",
      "   Number of public wire bits:       6\n",
      "   Number of ports:                  3\n",
      "   Number of port bits:              3\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  0\n",
      "\n",
      "\n",
      "yosys>     \n",
      "\n",
      "yosys> exit\n",
      "End of script. Logfile hash: 21884de53f, CPU: user 0.04s system 0.00s, MEM: 13.06 MB peak\n",
      "Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "Time spent: 29% 13x opt_expr (0 sec), 23% 3x read_verilog (0 sec), ...\n",
      "\n",
      "Combinational depth not found in report\n",
      "Flip-flop count not found in report\n",
      "Processed comb_2513\n",
      "Full Yosys Report:\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "\n",
      "yosys> \n",
      "\n",
      "yosys>     read_verilog verilog_files/fanin_1581.v\n",
      "\n",
      "1. Executing Verilog-2005 frontend: verilog_files/fanin_1581.v\n",
      "Parsing Verilog input from `verilog_files/fanin_1581.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\fanin_1581'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "yosys>     synth -top fanin_1581\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\fanin_1581\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\fanin_1581\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_1581.\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_1581.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_1581..\n",
      "Removed 0 unused cells and 7 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module fanin_1581...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_1581.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_1581'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\fanin_1581..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\fanin_1581.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_1581'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_1581..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_1581.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_1581..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_1581.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_1581'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\fanin_1581..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\fanin_1581.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_1581'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_1581..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_1581.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_1581..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module fanin_1581:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_1581.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_1581'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\fanin_1581..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\fanin_1581.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_1581'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_1581..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_1581.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_1581..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_1581..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_1581..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_1581.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_1581'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_1581..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_1581.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_1581'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\fanin_1581..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\fanin_1581.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_1581'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_1581..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_1581.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v\n",
      "Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $or.\n",
      "No more expansions possible.\n",
      "<suppressed ~80 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_1581.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_1581'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_1581..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\fanin_1581' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 1 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:                OR cells:        7\n",
      "ABC RESULTS:        internal signals:        6\n",
      "ABC RESULTS:           input signals:        8\n",
      "ABC RESULTS:          output signals:        1\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_1581.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_1581'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_1581..\n",
      "Removed 0 unused cells and 15 unused wires.\n",
      "<suppressed ~7 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "Attribute `top' found on module `fanin_1581'. Setting top module to fanin_1581.\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\fanin_1581\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\fanin_1581\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== fanin_1581 ===\n",
      "\n",
      "   Number of wires:                 16\n",
      "   Number of wire bits:             16\n",
      "   Number of public wires:          10\n",
      "   Number of public wire bits:      10\n",
      "   Number of ports:                  9\n",
      "   Number of port bits:              9\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  7\n",
      "     $_OR_                           7\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module fanin_1581...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "yosys>     stat\n",
      "\n",
      "3. Printing statistics.\n",
      "\n",
      "=== fanin_1581 ===\n",
      "\n",
      "   Number of wires:                 16\n",
      "   Number of wire bits:             16\n",
      "   Number of public wires:          10\n",
      "   Number of public wire bits:      10\n",
      "   Number of ports:                  9\n",
      "   Number of port bits:              9\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  7\n",
      "     $_OR_                           7\n",
      "\n",
      "\n",
      "yosys>     \n",
      "\n",
      "yosys> exit\n",
      "End of script. Logfile hash: e2715f80c8, CPU: user 0.04s system 0.00s, MEM: 13.64 MB peak\n",
      "Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "Time spent: 52% 1x abc (0 sec), 13% 13x opt_expr (0 sec), ...\n",
      "\n",
      "Combinational depth not found in report\n",
      "Flip-flop count not found in report\n",
      "Processed fanin_1581\n",
      "Full Yosys Report:\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "\n",
      "yosys> \n",
      "\n",
      "yosys>     read_verilog verilog_files/multiclk_8470.v\n",
      "\n",
      "1. Executing Verilog-2005 frontend: verilog_files/multiclk_8470.v\n",
      "Parsing Verilog input from `verilog_files/multiclk_8470.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\multiclk_8470'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "yosys>     synth -top multiclk_8470\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\multiclk_8470\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\multiclk_8470\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/multiclk_8470.v:13$3 in module multiclk_8470.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/multiclk_8470.v:8$2 in module multiclk_8470.\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 2 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "Found async reset \\reset in `\\multiclk_8470.$proc$verilog_files/multiclk_8470.v:13$3'.\n",
      "Found async reset \\reset in `\\multiclk_8470.$proc$verilog_files/multiclk_8470.v:8$2'.\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "Creating decoders for process `\\multiclk_8470.$proc$verilog_files/multiclk_8470.v:13$3'.\n",
      "     1/1: $0\\cross_domain[0:0]\n",
      "Creating decoders for process `\\multiclk_8470.$proc$verilog_files/multiclk_8470.v:8$2'.\n",
      "     1/1: $0\\reg1[0:0]\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "Creating register for signal `\\multiclk_8470.\\cross_domain' using process `\\multiclk_8470.$proc$verilog_files/multiclk_8470.v:13$3'.\n",
      "  created $adff cell `$procdff$6' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\multiclk_8470.\\reg1' using process `\\multiclk_8470.$proc$verilog_files/multiclk_8470.v:8$2'.\n",
      "  created $adff cell `$procdff$9' with positive edge clock and positive level reset.\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Removing empty process `multiclk_8470.$proc$verilog_files/multiclk_8470.v:13$3'.\n",
      "Removing empty process `multiclk_8470.$proc$verilog_files/multiclk_8470.v:8$2'.\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_8470.\n",
      "<suppressed ~2 debug messages>\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_8470.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_8470..\n",
      "Removed 0 unused cells and 5 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module multiclk_8470...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_8470.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_8470'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\multiclk_8470..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\multiclk_8470.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_8470'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_8470..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_8470.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_8470..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_8470.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_8470'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\multiclk_8470..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\multiclk_8470.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_8470'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_8470..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_8470.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_8470..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module multiclk_8470:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_8470.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_8470'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\multiclk_8470..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\multiclk_8470.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_8470'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_8470..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_8470.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_8470..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_8470..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_8470..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_8470.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_8470'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_8470..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_8470.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_8470'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\multiclk_8470..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\multiclk_8470.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_8470'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_8470..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_8470.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v\n",
      "Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $and.\n",
      "Using extmapper simplemap for cells of type $adff.\n",
      "No more expansions possible.\n",
      "<suppressed ~76 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_8470.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_8470'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_8470..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\multiclk_8470' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 1 gates and 3 wires to a netlist network with 2 inputs and 1 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:               AND cells:        1\n",
      "ABC RESULTS:        internal signals:        0\n",
      "ABC RESULTS:           input signals:        2\n",
      "ABC RESULTS:          output signals:        1\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_8470.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_8470'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_8470..\n",
      "Removed 0 unused cells and 3 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "Attribute `top' found on module `multiclk_8470'. Setting top module to multiclk_8470.\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\multiclk_8470\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\multiclk_8470\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== multiclk_8470 ===\n",
      "\n",
      "   Number of wires:                 11\n",
      "   Number of wire bits:             11\n",
      "   Number of public wires:          11\n",
      "   Number of public wire bits:      11\n",
      "   Number of ports:                  8\n",
      "   Number of port bits:              8\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  3\n",
      "     $_AND_                          1\n",
      "     $_DFF_PP0_                      2\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module multiclk_8470...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "yosys>     stat\n",
      "\n",
      "3. Printing statistics.\n",
      "\n",
      "=== multiclk_8470 ===\n",
      "\n",
      "   Number of wires:                 11\n",
      "   Number of wire bits:             11\n",
      "   Number of public wires:          11\n",
      "   Number of public wire bits:      11\n",
      "   Number of ports:                  8\n",
      "   Number of port bits:              8\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  3\n",
      "     $_AND_                          1\n",
      "     $_DFF_PP0_                      2\n",
      "\n",
      "\n",
      "yosys>     \n",
      "\n",
      "yosys> exit\n",
      "End of script. Logfile hash: b4de3352c6, CPU: user 0.04s system 0.00s, MEM: 14.11 MB peak\n",
      "Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "Time spent: 53% 1x abc (0 sec), 13% 13x opt_expr (0 sec), ...\n",
      "\n",
      "Combinational depth not found in report\n",
      "Flip-flop count not found in report\n",
      "Processed multiclk_8470\n",
      "Full Yosys Report:\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "\n",
      "yosys> \n",
      "\n",
      "yosys>     read_verilog verilog_files/comb_8626.v\n",
      "\n",
      "1. Executing Verilog-2005 frontend: verilog_files/comb_8626.v\n",
      "Parsing Verilog input from `verilog_files/comb_8626.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\comb_8626'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "yosys>     synth -top comb_8626\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\comb_8626\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\comb_8626\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_8626.\n",
      "<suppressed ~2 debug messages>\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_8626.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_8626..\n",
      "Removed 0 unused cells and 4 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module comb_8626...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_8626.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_8626'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\comb_8626..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\comb_8626.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_8626'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_8626..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_8626.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_8626..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_8626.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_8626'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\comb_8626..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\comb_8626.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_8626'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_8626..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_8626.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_8626..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module comb_8626:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_8626.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_8626'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\comb_8626..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\comb_8626.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_8626'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_8626..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_8626.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_8626..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_8626..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_8626..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_8626.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_8626'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_8626..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_8626.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_8626'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\comb_8626..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\comb_8626.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_8626'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_8626..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_8626.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v\n",
      "Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $or.\n",
      "Using extmapper simplemap for cells of type $not.\n",
      "No more expansions possible.\n",
      "<suppressed ~77 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_8626.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_8626'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_8626..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\comb_8626' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 1 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:            ANDNOT cells:        1\n",
      "ABC RESULTS:        internal signals:        3\n",
      "ABC RESULTS:           input signals:        2\n",
      "ABC RESULTS:          output signals:        1\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_8626.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_8626'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_8626..\n",
      "Removed 0 unused cells and 6 unused wires.\n",
      "<suppressed ~2 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "Attribute `top' found on module `comb_8626'. Setting top module to comb_8626.\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\comb_8626\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\comb_8626\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== comb_8626 ===\n",
      "\n",
      "   Number of wires:                  6\n",
      "   Number of wire bits:              6\n",
      "   Number of public wires:           6\n",
      "   Number of public wire bits:       6\n",
      "   Number of ports:                  3\n",
      "   Number of port bits:              3\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  1\n",
      "     $_ANDNOT_                       1\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module comb_8626...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "yosys>     stat\n",
      "\n",
      "3. Printing statistics.\n",
      "\n",
      "=== comb_8626 ===\n",
      "\n",
      "   Number of wires:                  6\n",
      "   Number of wire bits:              6\n",
      "   Number of public wires:           6\n",
      "   Number of public wire bits:       6\n",
      "   Number of ports:                  3\n",
      "   Number of port bits:              3\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  1\n",
      "     $_ANDNOT_                       1\n",
      "\n",
      "\n",
      "yosys>     \n",
      "\n",
      "yosys> exit\n",
      "End of script. Logfile hash: f51b2b6c51, CPU: user 0.04s system 0.00s, MEM: 14.11 MB peak\n",
      "Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "Time spent: 53% 1x abc (0 sec), 13% 13x opt_expr (0 sec), ...\n",
      "\n",
      "Combinational depth not found in report\n",
      "Flip-flop count not found in report\n",
      "Processed comb_8626\n",
      "Full Yosys Report:\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "\n",
      "yosys> \n",
      "\n",
      "yosys>     read_verilog verilog_files/multiclk_2658.v\n",
      "\n",
      "1. Executing Verilog-2005 frontend: verilog_files/multiclk_2658.v\n",
      "Parsing Verilog input from `verilog_files/multiclk_2658.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\multiclk_2658'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "yosys>     synth -top multiclk_2658\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\multiclk_2658\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\multiclk_2658\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/multiclk_2658.v:13$4 in module multiclk_2658.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/multiclk_2658.v:8$3 in module multiclk_2658.\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 2 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "Found async reset \\reset in `\\multiclk_2658.$proc$verilog_files/multiclk_2658.v:13$4'.\n",
      "Found async reset \\reset in `\\multiclk_2658.$proc$verilog_files/multiclk_2658.v:8$3'.\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "Creating decoders for process `\\multiclk_2658.$proc$verilog_files/multiclk_2658.v:13$4'.\n",
      "     1/1: $0\\cross_domain[0:0]\n",
      "Creating decoders for process `\\multiclk_2658.$proc$verilog_files/multiclk_2658.v:8$3'.\n",
      "     1/1: $0\\reg1[0:0]\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "Creating register for signal `\\multiclk_2658.\\cross_domain' using process `\\multiclk_2658.$proc$verilog_files/multiclk_2658.v:13$4'.\n",
      "  created $adff cell `$procdff$7' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\multiclk_2658.\\reg1' using process `\\multiclk_2658.$proc$verilog_files/multiclk_2658.v:8$3'.\n",
      "  created $adff cell `$procdff$10' with positive edge clock and positive level reset.\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Removing empty process `multiclk_2658.$proc$verilog_files/multiclk_2658.v:13$4'.\n",
      "Removing empty process `multiclk_2658.$proc$verilog_files/multiclk_2658.v:8$3'.\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_2658.\n",
      "<suppressed ~2 debug messages>\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_2658.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_2658..\n",
      "Removed 0 unused cells and 5 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module multiclk_2658...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_2658.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_2658'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\multiclk_2658..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\multiclk_2658.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_2658'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_2658..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_2658.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_2658..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_2658.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_2658'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\multiclk_2658..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\multiclk_2658.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_2658'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_2658..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_2658.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_2658..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module multiclk_2658:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_2658.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_2658'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\multiclk_2658..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\multiclk_2658.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_2658'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_2658..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_2658.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_2658..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_2658..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_2658..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_2658.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_2658'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_2658..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_2658.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_2658'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\multiclk_2658..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\multiclk_2658.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_2658'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_2658..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_2658.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v\n",
      "Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $or.\n",
      "Using extmapper simplemap for cells of type $not.\n",
      "Using extmapper simplemap for cells of type $adff.\n",
      "No more expansions possible.\n",
      "<suppressed ~77 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_2658.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_2658'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_2658..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\multiclk_2658' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 1 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:               NOR cells:        1\n",
      "ABC RESULTS:        internal signals:        1\n",
      "ABC RESULTS:           input signals:        2\n",
      "ABC RESULTS:          output signals:        1\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_2658.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_2658'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_2658..\n",
      "Removed 0 unused cells and 4 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "Attribute `top' found on module `multiclk_2658'. Setting top module to multiclk_2658.\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\multiclk_2658\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\multiclk_2658\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== multiclk_2658 ===\n",
      "\n",
      "   Number of wires:                 11\n",
      "   Number of wire bits:             11\n",
      "   Number of public wires:          11\n",
      "   Number of public wire bits:      11\n",
      "   Number of ports:                  8\n",
      "   Number of port bits:              8\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  3\n",
      "     $_DFF_PP0_                      2\n",
      "     $_NOR_                          1\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module multiclk_2658...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "yosys>     stat\n",
      "\n",
      "3. Printing statistics.\n",
      "\n",
      "=== multiclk_2658 ===\n",
      "\n",
      "   Number of wires:                 11\n",
      "   Number of wire bits:             11\n",
      "   Number of public wires:          11\n",
      "   Number of public wire bits:      11\n",
      "   Number of ports:                  8\n",
      "   Number of port bits:              8\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  3\n",
      "     $_DFF_PP0_                      2\n",
      "     $_NOR_                          1\n",
      "\n",
      "\n",
      "yosys>     \n",
      "\n",
      "yosys> exit\n",
      "End of script. Logfile hash: a1961786c3, CPU: user 0.04s system 0.00s, MEM: 14.20 MB peak\n",
      "Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "Time spent: 53% 1x abc (0 sec), 13% 13x opt_expr (0 sec), ...\n",
      "\n",
      "Combinational depth not found in report\n",
      "Flip-flop count not found in report\n",
      "Processed multiclk_2658\n",
      "Full Yosys Report:\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "\n",
      "yosys> \n",
      "\n",
      "yosys>     read_verilog verilog_files/fanin_7383.v\n",
      "\n",
      "1. Executing Verilog-2005 frontend: verilog_files/fanin_7383.v\n",
      "Parsing Verilog input from `verilog_files/fanin_7383.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\fanin_7383'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "yosys>     synth -top fanin_7383\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\fanin_7383\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\fanin_7383\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_7383.\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_7383.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_7383..\n",
      "Removed 0 unused cells and 8 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module fanin_7383...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_7383.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_7383'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\fanin_7383..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\fanin_7383.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_7383'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_7383..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_7383.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_7383..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_7383.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_7383'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\fanin_7383..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\fanin_7383.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_7383'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_7383..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_7383.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_7383..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module fanin_7383:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_7383.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_7383'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\fanin_7383..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\fanin_7383.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_7383'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_7383..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_7383.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_7383..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_7383..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_7383..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_7383.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_7383'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_7383..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_7383.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_7383'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\fanin_7383..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\fanin_7383.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_7383'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_7383..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_7383.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v\n",
      "Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $or.\n",
      "No more expansions possible.\n",
      "<suppressed ~81 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_7383.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_7383'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_7383..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\fanin_7383' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 8 gates and 17 wires to a netlist network with 9 inputs and 1 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:                OR cells:        8\n",
      "ABC RESULTS:        internal signals:        7\n",
      "ABC RESULTS:           input signals:        9\n",
      "ABC RESULTS:          output signals:        1\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_7383.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_7383'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_7383..\n",
      "Removed 0 unused cells and 17 unused wires.\n",
      "<suppressed ~8 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "Attribute `top' found on module `fanin_7383'. Setting top module to fanin_7383.\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\fanin_7383\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\fanin_7383\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== fanin_7383 ===\n",
      "\n",
      "   Number of wires:                 18\n",
      "   Number of wire bits:             18\n",
      "   Number of public wires:          11\n",
      "   Number of public wire bits:      11\n",
      "   Number of ports:                 10\n",
      "   Number of port bits:             10\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  8\n",
      "     $_OR_                           8\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module fanin_7383...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "yosys>     stat\n",
      "\n",
      "3. Printing statistics.\n",
      "\n",
      "=== fanin_7383 ===\n",
      "\n",
      "   Number of wires:                 18\n",
      "   Number of wire bits:             18\n",
      "   Number of public wires:          11\n",
      "   Number of public wire bits:      11\n",
      "   Number of ports:                 10\n",
      "   Number of port bits:             10\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  8\n",
      "     $_OR_                           8\n",
      "\n",
      "\n",
      "yosys>     \n",
      "\n",
      "yosys> exit\n",
      "End of script. Logfile hash: 972da66900, CPU: user 0.04s system 0.00s, MEM: 13.77 MB peak\n",
      "Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "Time spent: 52% 1x abc (0 sec), 13% 13x opt_expr (0 sec), ...\n",
      "\n",
      "Combinational depth not found in report\n",
      "Flip-flop count not found in report\n",
      "Processed fanin_7383\n",
      "Full Yosys Report:\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "\n",
      "yosys> \n",
      "\n",
      "yosys>     read_verilog verilog_files/comb_8175.v\n",
      "\n",
      "1. Executing Verilog-2005 frontend: verilog_files/comb_8175.v\n",
      "Parsing Verilog input from `verilog_files/comb_8175.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\comb_8175'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "yosys>     synth -top comb_8175\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\comb_8175\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\comb_8175\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_8175.\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_8175.\n",
      "<suppressed ~7 debug messages>\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_8175..\n",
      "Removed 2 unused cells and 12 unused wires.\n",
      "<suppressed ~5 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module comb_8175...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_8175.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_8175'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\comb_8175..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\comb_8175.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_8175'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_8175..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_8175.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_8175..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_8175.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_8175'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\comb_8175..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\comb_8175.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_8175'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_8175..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_8175.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_8175..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module comb_8175:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_8175.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_8175'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\comb_8175..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\comb_8175.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_8175'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_8175..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_8175.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_8175..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_8175..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_8175..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_8175.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_8175'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_8175..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_8175.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_8175'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\comb_8175..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\comb_8175.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_8175'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_8175..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_8175.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v\n",
      "Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $not.\n",
      "No more expansions possible.\n",
      "<suppressed ~74 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_8175.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_8175'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_8175..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\comb_8175' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:               NOT cells:        1\n",
      "ABC RESULTS:        internal signals:        0\n",
      "ABC RESULTS:           input signals:        1\n",
      "ABC RESULTS:          output signals:        1\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_8175.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_8175'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_8175..\n",
      "Removed 0 unused cells and 2 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "Attribute `top' found on module `comb_8175'. Setting top module to comb_8175.\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\comb_8175\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\comb_8175\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== comb_8175 ===\n",
      "\n",
      "   Number of wires:                  8\n",
      "   Number of wire bits:              8\n",
      "   Number of public wires:           8\n",
      "   Number of public wire bits:       8\n",
      "   Number of ports:                  3\n",
      "   Number of port bits:              3\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  1\n",
      "     $_NOT_                          1\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module comb_8175...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "yosys>     stat\n",
      "\n",
      "3. Printing statistics.\n",
      "\n",
      "=== comb_8175 ===\n",
      "\n",
      "   Number of wires:                  8\n",
      "   Number of wire bits:              8\n",
      "   Number of public wires:           8\n",
      "   Number of public wire bits:       8\n",
      "   Number of ports:                  3\n",
      "   Number of port bits:              3\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  1\n",
      "     $_NOT_                          1\n",
      "\n",
      "\n",
      "yosys>     \n",
      "\n",
      "yosys> exit\n",
      "End of script. Logfile hash: 5847c22a52, CPU: user 0.04s system 0.00s, MEM: 13.36 MB peak\n",
      "Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "Time spent: 53% 1x abc (0 sec), 14% 13x opt_expr (0 sec), ...\n",
      "\n",
      "Combinational depth not found in report\n",
      "Flip-flop count not found in report\n",
      "Processed comb_8175\n",
      "Full Yosys Report:\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "\n",
      "yosys> \n",
      "\n",
      "yosys>     read_verilog verilog_files/comb_5772.v\n",
      "\n",
      "1. Executing Verilog-2005 frontend: verilog_files/comb_5772.v\n",
      "Parsing Verilog input from `verilog_files/comb_5772.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\comb_5772'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "yosys>     synth -top comb_5772\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\comb_5772\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\comb_5772\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_5772.\n",
      "<suppressed ~5 debug messages>\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_5772.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_5772..\n",
      "Removed 1 unused cells and 8 unused wires.\n",
      "<suppressed ~3 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module comb_5772...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_5772.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_5772'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\comb_5772..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\comb_5772.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_5772'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_5772..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_5772.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_5772..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_5772.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_5772'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\comb_5772..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\comb_5772.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_5772'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_5772..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_5772.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_5772..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module comb_5772:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_5772.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_5772'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\comb_5772..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\comb_5772.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_5772'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_5772..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_5772.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_5772..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_5772..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_5772..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_5772.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_5772'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_5772..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_5772.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_5772'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\comb_5772..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\comb_5772.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_5772'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_5772..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_5772.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v\n",
      "Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $not.\n",
      "No more expansions possible.\n",
      "<suppressed ~74 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_5772.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_5772'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_5772..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\comb_5772' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:               NOT cells:        1\n",
      "ABC RESULTS:        internal signals:        0\n",
      "ABC RESULTS:           input signals:        1\n",
      "ABC RESULTS:          output signals:        1\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_5772.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_5772'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_5772..\n",
      "Removed 0 unused cells and 2 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "Attribute `top' found on module `comb_5772'. Setting top module to comb_5772.\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\comb_5772\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\comb_5772\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== comb_5772 ===\n",
      "\n",
      "   Number of wires:                  9\n",
      "   Number of wire bits:              9\n",
      "   Number of public wires:           9\n",
      "   Number of public wire bits:       9\n",
      "   Number of ports:                  6\n",
      "   Number of port bits:              6\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  1\n",
      "     $_NOT_                          1\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module comb_5772...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "yosys>     stat\n",
      "\n",
      "3. Printing statistics.\n",
      "\n",
      "=== comb_5772 ===\n",
      "\n",
      "   Number of wires:                  9\n",
      "   Number of wire bits:              9\n",
      "   Number of public wires:           9\n",
      "   Number of public wire bits:       9\n",
      "   Number of ports:                  6\n",
      "   Number of port bits:              6\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  1\n",
      "     $_NOT_                          1\n",
      "\n",
      "\n",
      "yosys>     \n",
      "\n",
      "yosys> exit\n",
      "End of script. Logfile hash: 8cd91b0d43, CPU: user 0.04s system 0.00s, MEM: 13.59 MB peak\n",
      "Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "Time spent: 54% 1x abc (0 sec), 13% 13x opt_expr (0 sec), ...\n",
      "\n",
      "Combinational depth not found in report\n",
      "Flip-flop count not found in report\n",
      "Processed comb_5772\n",
      "Full Yosys Report:\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "\n",
      "yosys> \n",
      "\n",
      "yosys>     read_verilog verilog_files/pipe_7120.v\n",
      "\n",
      "1. Executing Verilog-2005 frontend: verilog_files/pipe_7120.v\n",
      "Parsing Verilog input from `verilog_files/pipe_7120.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\pipe_7120'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "yosys>     synth -top pipe_7120\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_7120\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_7120\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_7120.v:36$12 in module pipe_7120.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_7120.v:29$9 in module pipe_7120.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_7120.v:22$7 in module pipe_7120.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_7120.v:15$4 in module pipe_7120.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_7120.v:8$2 in module pipe_7120.\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 5 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "Found async reset \\reset in `\\pipe_7120.$proc$verilog_files/pipe_7120.v:36$12'.\n",
      "Found async reset \\reset in `\\pipe_7120.$proc$verilog_files/pipe_7120.v:29$9'.\n",
      "Found async reset \\reset in `\\pipe_7120.$proc$verilog_files/pipe_7120.v:22$7'.\n",
      "Found async reset \\reset in `\\pipe_7120.$proc$verilog_files/pipe_7120.v:15$4'.\n",
      "Found async reset \\reset in `\\pipe_7120.$proc$verilog_files/pipe_7120.v:8$2'.\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "Creating decoders for process `\\pipe_7120.$proc$verilog_files/pipe_7120.v:36$12'.\n",
      "     1/1: $0\\stage5_ff[0:0]\n",
      "Creating decoders for process `\\pipe_7120.$proc$verilog_files/pipe_7120.v:29$9'.\n",
      "     1/1: $0\\stage4_ff[0:0]\n",
      "Creating decoders for process `\\pipe_7120.$proc$verilog_files/pipe_7120.v:22$7'.\n",
      "     1/1: $0\\stage3_ff[0:0]\n",
      "Creating decoders for process `\\pipe_7120.$proc$verilog_files/pipe_7120.v:15$4'.\n",
      "     1/1: $0\\stage2_ff[0:0]\n",
      "Creating decoders for process `\\pipe_7120.$proc$verilog_files/pipe_7120.v:8$2'.\n",
      "     1/1: $0\\stage1_ff[0:0]\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "Creating register for signal `\\pipe_7120.\\stage5_ff' using process `\\pipe_7120.$proc$verilog_files/pipe_7120.v:36$12'.\n",
      "  created $adff cell `$procdff$16' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\pipe_7120.\\stage4_ff' using process `\\pipe_7120.$proc$verilog_files/pipe_7120.v:29$9'.\n",
      "  created $adff cell `$procdff$19' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\pipe_7120.\\stage3_ff' using process `\\pipe_7120.$proc$verilog_files/pipe_7120.v:22$7'.\n",
      "  created $adff cell `$procdff$22' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\pipe_7120.\\stage2_ff' using process `\\pipe_7120.$proc$verilog_files/pipe_7120.v:15$4'.\n",
      "  created $adff cell `$procdff$25' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\pipe_7120.\\stage1_ff' using process `\\pipe_7120.$proc$verilog_files/pipe_7120.v:8$2'.\n",
      "  created $adff cell `$procdff$28' with positive edge clock and positive level reset.\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Removing empty process `pipe_7120.$proc$verilog_files/pipe_7120.v:36$12'.\n",
      "Removing empty process `pipe_7120.$proc$verilog_files/pipe_7120.v:29$9'.\n",
      "Removing empty process `pipe_7120.$proc$verilog_files/pipe_7120.v:22$7'.\n",
      "Removing empty process `pipe_7120.$proc$verilog_files/pipe_7120.v:15$4'.\n",
      "Removing empty process `pipe_7120.$proc$verilog_files/pipe_7120.v:8$2'.\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_7120.\n",
      "<suppressed ~6 debug messages>\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_7120.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_7120..\n",
      "Removed 6 unused cells and 22 unused wires.\n",
      "<suppressed ~11 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module pipe_7120...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_7120.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_7120'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_7120..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_7120.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_7120'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_7120..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_7120.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_7120..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_7120.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_7120'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_7120..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_7120.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_7120'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_7120..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_7120.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_7120..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module pipe_7120:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_7120.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_7120'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_7120..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_7120.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_7120'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_7120..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_7120.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_7120..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_7120..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_7120..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_7120.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_7120'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_7120..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_7120.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_7120'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_7120..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_7120.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_7120'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_7120..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_7120.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v\n",
      "Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $and.\n",
      "Using extmapper simplemap for cells of type $adff.\n",
      "No more expansions possible.\n",
      "<suppressed ~79 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_7120.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_7120'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_7120..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\pipe_7120' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 1 gates and 3 wires to a netlist network with 2 inputs and 1 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:               AND cells:        1\n",
      "ABC RESULTS:        internal signals:        0\n",
      "ABC RESULTS:           input signals:        2\n",
      "ABC RESULTS:          output signals:        1\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_7120.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_7120'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_7120..\n",
      "Removed 0 unused cells and 3 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "Attribute `top' found on module `pipe_7120'. Setting top module to pipe_7120.\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_7120\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_7120\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== pipe_7120 ===\n",
      "\n",
      "   Number of wires:                 14\n",
      "   Number of wire bits:             14\n",
      "   Number of public wires:          14\n",
      "   Number of public wire bits:      14\n",
      "   Number of ports:                  7\n",
      "   Number of port bits:              7\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  6\n",
      "     $_AND_                          1\n",
      "     $_DFF_PP0_                      5\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module pipe_7120...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "yosys>     stat\n",
      "\n",
      "3. Printing statistics.\n",
      "\n",
      "=== pipe_7120 ===\n",
      "\n",
      "   Number of wires:                 14\n",
      "   Number of wire bits:             14\n",
      "   Number of public wires:          14\n",
      "   Number of public wire bits:      14\n",
      "   Number of ports:                  7\n",
      "   Number of port bits:              7\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  6\n",
      "     $_AND_                          1\n",
      "     $_DFF_PP0_                      5\n",
      "\n",
      "\n",
      "yosys>     \n",
      "\n",
      "yosys> exit\n",
      "End of script. Logfile hash: ebc5d6a1cc, CPU: user 0.04s system 0.00s, MEM: 14.33 MB peak\n",
      "Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "Time spent: 53% 1x abc (0 sec), 13% 13x opt_expr (0 sec), ...\n",
      "\n",
      "Combinational depth not found in report\n",
      "Flip-flop count not found in report\n",
      "Processed pipe_7120\n",
      "Full Yosys Report:\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "\n",
      "yosys> \n",
      "\n",
      "yosys>     read_verilog verilog_files/fanin_6005.v\n",
      "\n",
      "1. Executing Verilog-2005 frontend: verilog_files/fanin_6005.v\n",
      "Parsing Verilog input from `verilog_files/fanin_6005.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\fanin_6005'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "yosys>     synth -top fanin_6005\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\fanin_6005\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\fanin_6005\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_6005.\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_6005.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_6005..\n",
      "Removed 0 unused cells and 11 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module fanin_6005...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_6005.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_6005'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\fanin_6005..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\fanin_6005.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_6005'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_6005..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_6005.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_6005..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_6005.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_6005'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\fanin_6005..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\fanin_6005.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_6005'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_6005..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_6005.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_6005..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module fanin_6005:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_6005.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_6005'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\fanin_6005..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\fanin_6005.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_6005'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_6005..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_6005.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_6005..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_6005..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_6005..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_6005.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_6005'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_6005..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_6005.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_6005'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\fanin_6005..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\fanin_6005.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_6005'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_6005..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_6005.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v\n",
      "Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $or.\n",
      "No more expansions possible.\n",
      "<suppressed ~84 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_6005.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_6005'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_6005..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\fanin_6005' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 1 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:                OR cells:       11\n",
      "ABC RESULTS:        internal signals:       10\n",
      "ABC RESULTS:           input signals:       12\n",
      "ABC RESULTS:          output signals:        1\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_6005.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_6005'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_6005..\n",
      "Removed 0 unused cells and 23 unused wires.\n",
      "<suppressed ~11 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "Attribute `top' found on module `fanin_6005'. Setting top module to fanin_6005.\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\fanin_6005\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\fanin_6005\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== fanin_6005 ===\n",
      "\n",
      "   Number of wires:                 24\n",
      "   Number of wire bits:             24\n",
      "   Number of public wires:          14\n",
      "   Number of public wire bits:      14\n",
      "   Number of ports:                 13\n",
      "   Number of port bits:             13\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                 11\n",
      "     $_OR_                          11\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module fanin_6005...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "yosys>     stat\n",
      "\n",
      "3. Printing statistics.\n",
      "\n",
      "=== fanin_6005 ===\n",
      "\n",
      "   Number of wires:                 24\n",
      "   Number of wire bits:             24\n",
      "   Number of public wires:          14\n",
      "   Number of public wire bits:      14\n",
      "   Number of ports:                 13\n",
      "   Number of port bits:             13\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                 11\n",
      "     $_OR_                          11\n",
      "\n",
      "\n",
      "yosys>     \n",
      "\n",
      "yosys> exit\n",
      "End of script. Logfile hash: 555446eab0, CPU: user 0.05s system 0.00s, MEM: 14.31 MB peak\n",
      "Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "Time spent: 51% 1x abc (0 sec), 13% 13x opt_expr (0 sec), ...\n",
      "\n",
      "Combinational depth not found in report\n",
      "Flip-flop count not found in report\n",
      "Processed fanin_6005\n",
      "Full Yosys Report:\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "\n",
      "yosys> \n",
      "\n",
      "yosys>     read_verilog verilog_files/pipe_1063.v\n",
      "\n",
      "1. Executing Verilog-2005 frontend: verilog_files/pipe_1063.v\n",
      "Parsing Verilog input from `verilog_files/pipe_1063.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\pipe_1063'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "yosys>     synth -top pipe_1063\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_1063\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_1063\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_1063.v:29$9 in module pipe_1063.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_1063.v:22$7 in module pipe_1063.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_1063.v:15$4 in module pipe_1063.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_1063.v:8$2 in module pipe_1063.\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 4 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "Found async reset \\reset in `\\pipe_1063.$proc$verilog_files/pipe_1063.v:29$9'.\n",
      "Found async reset \\reset in `\\pipe_1063.$proc$verilog_files/pipe_1063.v:22$7'.\n",
      "Found async reset \\reset in `\\pipe_1063.$proc$verilog_files/pipe_1063.v:15$4'.\n",
      "Found async reset \\reset in `\\pipe_1063.$proc$verilog_files/pipe_1063.v:8$2'.\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "Creating decoders for process `\\pipe_1063.$proc$verilog_files/pipe_1063.v:29$9'.\n",
      "     1/1: $0\\stage4_ff[0:0]\n",
      "Creating decoders for process `\\pipe_1063.$proc$verilog_files/pipe_1063.v:22$7'.\n",
      "     1/1: $0\\stage3_ff[0:0]\n",
      "Creating decoders for process `\\pipe_1063.$proc$verilog_files/pipe_1063.v:15$4'.\n",
      "     1/1: $0\\stage2_ff[0:0]\n",
      "Creating decoders for process `\\pipe_1063.$proc$verilog_files/pipe_1063.v:8$2'.\n",
      "     1/1: $0\\stage1_ff[0:0]\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "Creating register for signal `\\pipe_1063.\\stage4_ff' using process `\\pipe_1063.$proc$verilog_files/pipe_1063.v:29$9'.\n",
      "  created $adff cell `$procdff$13' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\pipe_1063.\\stage3_ff' using process `\\pipe_1063.$proc$verilog_files/pipe_1063.v:22$7'.\n",
      "  created $adff cell `$procdff$16' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\pipe_1063.\\stage2_ff' using process `\\pipe_1063.$proc$verilog_files/pipe_1063.v:15$4'.\n",
      "  created $adff cell `$procdff$19' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\pipe_1063.\\stage1_ff' using process `\\pipe_1063.$proc$verilog_files/pipe_1063.v:8$2'.\n",
      "  created $adff cell `$procdff$22' with positive edge clock and positive level reset.\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Removing empty process `pipe_1063.$proc$verilog_files/pipe_1063.v:29$9'.\n",
      "Removing empty process `pipe_1063.$proc$verilog_files/pipe_1063.v:22$7'.\n",
      "Removing empty process `pipe_1063.$proc$verilog_files/pipe_1063.v:15$4'.\n",
      "Removing empty process `pipe_1063.$proc$verilog_files/pipe_1063.v:8$2'.\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_1063.\n",
      "<suppressed ~4 debug messages>\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_1063.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_1063..\n",
      "Removed 4 unused cells and 17 unused wires.\n",
      "<suppressed ~8 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module pipe_1063...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_1063.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_1063'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_1063..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_1063.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_1063'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_1063..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_1063.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_1063..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_1063.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_1063'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_1063..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_1063.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_1063'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_1063..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_1063.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_1063..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module pipe_1063:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_1063.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_1063'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_1063..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_1063.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_1063'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_1063..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_1063.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_1063..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_1063..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_1063..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_1063.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_1063'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_1063..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_1063.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_1063'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_1063..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_1063.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_1063'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_1063..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_1063.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v\n",
      "Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $and.\n",
      "Using extmapper simplemap for cells of type $or.\n",
      "Using extmapper simplemap for cells of type $adff.\n",
      "No more expansions possible.\n",
      "<suppressed ~79 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_1063.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_1063'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_1063..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\pipe_1063' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 2 gates and 5 wires to a netlist network with 3 inputs and 2 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:               AND cells:        1\n",
      "ABC RESULTS:                OR cells:        1\n",
      "ABC RESULTS:        internal signals:        0\n",
      "ABC RESULTS:           input signals:        3\n",
      "ABC RESULTS:          output signals:        2\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_1063.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_1063'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_1063..\n",
      "Removed 0 unused cells and 5 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "Attribute `top' found on module `pipe_1063'. Setting top module to pipe_1063.\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_1063\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_1063\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== pipe_1063 ===\n",
      "\n",
      "   Number of wires:                 13\n",
      "   Number of wire bits:             13\n",
      "   Number of public wires:          13\n",
      "   Number of public wire bits:      13\n",
      "   Number of ports:                  7\n",
      "   Number of port bits:              7\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  6\n",
      "     $_AND_                          1\n",
      "     $_DFF_PP0_                      4\n",
      "     $_OR_                           1\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module pipe_1063...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "yosys>     stat\n",
      "\n",
      "3. Printing statistics.\n",
      "\n",
      "=== pipe_1063 ===\n",
      "\n",
      "   Number of wires:                 13\n",
      "   Number of wire bits:             13\n",
      "   Number of public wires:          13\n",
      "   Number of public wire bits:      13\n",
      "   Number of ports:                  7\n",
      "   Number of port bits:              7\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  6\n",
      "     $_AND_                          1\n",
      "     $_DFF_PP0_                      4\n",
      "     $_OR_                           1\n",
      "\n",
      "\n",
      "yosys>     \n",
      "\n",
      "yosys> exit\n",
      "End of script. Logfile hash: d95109e254, CPU: user 0.04s system 0.00s, MEM: 14.73 MB peak\n",
      "Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "Time spent: 52% 1x abc (0 sec), 13% 13x opt_expr (0 sec), ...\n",
      "\n",
      "Combinational depth not found in report\n",
      "Flip-flop count not found in report\n",
      "Processed pipe_1063\n",
      "Full Yosys Report:\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "\n",
      "yosys> \n",
      "\n",
      "yosys>     read_verilog verilog_files/multiclk_6833.v\n",
      "\n",
      "1. Executing Verilog-2005 frontend: verilog_files/multiclk_6833.v\n",
      "Parsing Verilog input from `verilog_files/multiclk_6833.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\multiclk_6833'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "yosys>     synth -top multiclk_6833\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\multiclk_6833\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\multiclk_6833\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/multiclk_6833.v:13$4 in module multiclk_6833.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/multiclk_6833.v:8$3 in module multiclk_6833.\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 2 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "Found async reset \\reset in `\\multiclk_6833.$proc$verilog_files/multiclk_6833.v:13$4'.\n",
      "Found async reset \\reset in `\\multiclk_6833.$proc$verilog_files/multiclk_6833.v:8$3'.\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "Creating decoders for process `\\multiclk_6833.$proc$verilog_files/multiclk_6833.v:13$4'.\n",
      "     1/1: $0\\cross_domain[0:0]\n",
      "Creating decoders for process `\\multiclk_6833.$proc$verilog_files/multiclk_6833.v:8$3'.\n",
      "     1/1: $0\\reg1[0:0]\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "Creating register for signal `\\multiclk_6833.\\cross_domain' using process `\\multiclk_6833.$proc$verilog_files/multiclk_6833.v:13$4'.\n",
      "  created $adff cell `$procdff$7' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\multiclk_6833.\\reg1' using process `\\multiclk_6833.$proc$verilog_files/multiclk_6833.v:8$3'.\n",
      "  created $adff cell `$procdff$10' with positive edge clock and positive level reset.\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Removing empty process `multiclk_6833.$proc$verilog_files/multiclk_6833.v:13$4'.\n",
      "Removing empty process `multiclk_6833.$proc$verilog_files/multiclk_6833.v:8$3'.\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_6833.\n",
      "<suppressed ~2 debug messages>\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_6833.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_6833..\n",
      "Removed 0 unused cells and 5 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module multiclk_6833...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_6833.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_6833'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\multiclk_6833..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\multiclk_6833.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_6833'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_6833..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_6833.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_6833..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_6833.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_6833'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\multiclk_6833..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\multiclk_6833.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_6833'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_6833..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_6833.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_6833..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module multiclk_6833:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_6833.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_6833'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\multiclk_6833..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\multiclk_6833.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_6833'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_6833..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_6833.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_6833..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_6833..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_6833..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_6833.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_6833'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_6833..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_6833.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_6833'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\multiclk_6833..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\multiclk_6833.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_6833'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_6833..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_6833.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v\n",
      "Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $and.\n",
      "Using extmapper simplemap for cells of type $not.\n",
      "Using extmapper simplemap for cells of type $adff.\n",
      "No more expansions possible.\n",
      "<suppressed ~77 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_6833.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_6833'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_6833..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\multiclk_6833' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 1 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:              NAND cells:        1\n",
      "ABC RESULTS:        internal signals:        1\n",
      "ABC RESULTS:           input signals:        2\n",
      "ABC RESULTS:          output signals:        1\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_6833.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_6833'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_6833..\n",
      "Removed 0 unused cells and 4 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "Attribute `top' found on module `multiclk_6833'. Setting top module to multiclk_6833.\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\multiclk_6833\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\multiclk_6833\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== multiclk_6833 ===\n",
      "\n",
      "   Number of wires:                 11\n",
      "   Number of wire bits:             11\n",
      "   Number of public wires:          11\n",
      "   Number of public wire bits:      11\n",
      "   Number of ports:                  8\n",
      "   Number of port bits:              8\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  3\n",
      "     $_DFF_PP0_                      2\n",
      "     $_NAND_                         1\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module multiclk_6833...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "yosys>     stat\n",
      "\n",
      "3. Printing statistics.\n",
      "\n",
      "=== multiclk_6833 ===\n",
      "\n",
      "   Number of wires:                 11\n",
      "   Number of wire bits:             11\n",
      "   Number of public wires:          11\n",
      "   Number of public wire bits:      11\n",
      "   Number of ports:                  8\n",
      "   Number of port bits:              8\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  3\n",
      "     $_DFF_PP0_                      2\n",
      "     $_NAND_                         1\n",
      "\n",
      "\n",
      "yosys>     \n",
      "\n",
      "yosys> exit\n",
      "End of script. Logfile hash: ea9ed96d48, CPU: user 0.04s system 0.00s, MEM: 13.89 MB peak\n",
      "Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "Time spent: 53% 1x abc (0 sec), 13% 13x opt_expr (0 sec), ...\n",
      "\n",
      "Combinational depth not found in report\n",
      "Flip-flop count not found in report\n",
      "Processed multiclk_6833\n",
      "Full Yosys Report:\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "\n",
      "yosys> \n",
      "\n",
      "yosys>     read_verilog verilog_files/pipe_9267.v\n",
      "\n",
      "1. Executing Verilog-2005 frontend: verilog_files/pipe_9267.v\n",
      "Parsing Verilog input from `verilog_files/pipe_9267.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\pipe_9267'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "yosys>     synth -top pipe_9267\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_9267\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_9267\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_9267.v:15$5 in module pipe_9267.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_9267.v:8$3 in module pipe_9267.\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 2 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "Found async reset \\reset in `\\pipe_9267.$proc$verilog_files/pipe_9267.v:15$5'.\n",
      "Found async reset \\reset in `\\pipe_9267.$proc$verilog_files/pipe_9267.v:8$3'.\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "Creating decoders for process `\\pipe_9267.$proc$verilog_files/pipe_9267.v:15$5'.\n",
      "     1/1: $0\\stage2_ff[0:0]\n",
      "Creating decoders for process `\\pipe_9267.$proc$verilog_files/pipe_9267.v:8$3'.\n",
      "     1/1: $0\\stage1_ff[0:0]\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "Creating register for signal `\\pipe_9267.\\stage2_ff' using process `\\pipe_9267.$proc$verilog_files/pipe_9267.v:15$5'.\n",
      "  created $adff cell `$procdff$10' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\pipe_9267.\\stage1_ff' using process `\\pipe_9267.$proc$verilog_files/pipe_9267.v:8$3'.\n",
      "  created $adff cell `$procdff$13' with positive edge clock and positive level reset.\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Removing empty process `pipe_9267.$proc$verilog_files/pipe_9267.v:15$5'.\n",
      "Removing empty process `pipe_9267.$proc$verilog_files/pipe_9267.v:8$3'.\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_9267.\n",
      "<suppressed ~3 debug messages>\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_9267.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_9267..\n",
      "Removed 1 unused cells and 9 unused wires.\n",
      "<suppressed ~3 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module pipe_9267...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_9267.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_9267'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_9267..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_9267.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_9267'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_9267..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_9267.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_9267..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_9267.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_9267'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_9267..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_9267.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_9267'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_9267..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_9267.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_9267..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module pipe_9267:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_9267.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_9267'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_9267..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_9267.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_9267'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_9267..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_9267.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_9267..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_9267..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_9267..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_9267.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_9267'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_9267..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_9267.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_9267'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_9267..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_9267.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_9267'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_9267..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_9267.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v\n",
      "Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $not.\n",
      "Using extmapper simplemap for cells of type $or.\n",
      "Using extmapper simplemap for cells of type $adff.\n",
      "No more expansions possible.\n",
      "<suppressed ~78 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_9267.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_9267'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_9267..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\pipe_9267' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:               NOR cells:        1\n",
      "ABC RESULTS:               NOT cells:        1\n",
      "ABC RESULTS:        internal signals:        1\n",
      "ABC RESULTS:           input signals:        2\n",
      "ABC RESULTS:          output signals:        2\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_9267.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_9267'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_9267..\n",
      "Removed 0 unused cells and 5 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "Attribute `top' found on module `pipe_9267'. Setting top module to pipe_9267.\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_9267\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_9267\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== pipe_9267 ===\n",
      "\n",
      "   Number of wires:                 11\n",
      "   Number of wire bits:             11\n",
      "   Number of public wires:          11\n",
      "   Number of public wire bits:      11\n",
      "   Number of ports:                  7\n",
      "   Number of port bits:              7\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  4\n",
      "     $_DFF_PP0_                      2\n",
      "     $_NOR_                          1\n",
      "     $_NOT_                          1\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module pipe_9267...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "yosys>     stat\n",
      "\n",
      "3. Printing statistics.\n",
      "\n",
      "=== pipe_9267 ===\n",
      "\n",
      "   Number of wires:                 11\n",
      "   Number of wire bits:             11\n",
      "   Number of public wires:          11\n",
      "   Number of public wire bits:      11\n",
      "   Number of ports:                  7\n",
      "   Number of port bits:              7\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  4\n",
      "     $_DFF_PP0_                      2\n",
      "     $_NOR_                          1\n",
      "     $_NOT_                          1\n",
      "\n",
      "\n",
      "yosys>     \n",
      "\n",
      "yosys> exit\n",
      "End of script. Logfile hash: 23f8d4e8e9, CPU: user 0.04s system 0.00s, MEM: 13.89 MB peak\n",
      "Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "Time spent: 52% 1x abc (0 sec), 13% 13x opt_expr (0 sec), ...\n",
      "\n",
      "Combinational depth not found in report\n",
      "Flip-flop count not found in report\n",
      "Processed pipe_9267\n",
      "Full Yosys Report:\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "\n",
      "yosys> \n",
      "\n",
      "yosys>     read_verilog verilog_files/multiclk_7427.v\n",
      "\n",
      "1. Executing Verilog-2005 frontend: verilog_files/multiclk_7427.v\n",
      "Parsing Verilog input from `verilog_files/multiclk_7427.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\multiclk_7427'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "yosys>     synth -top multiclk_7427\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\multiclk_7427\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\multiclk_7427\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/multiclk_7427.v:13$3 in module multiclk_7427.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/multiclk_7427.v:8$2 in module multiclk_7427.\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 2 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "Found async reset \\reset in `\\multiclk_7427.$proc$verilog_files/multiclk_7427.v:13$3'.\n",
      "Found async reset \\reset in `\\multiclk_7427.$proc$verilog_files/multiclk_7427.v:8$2'.\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "Creating decoders for process `\\multiclk_7427.$proc$verilog_files/multiclk_7427.v:13$3'.\n",
      "     1/1: $0\\cross_domain[0:0]\n",
      "Creating decoders for process `\\multiclk_7427.$proc$verilog_files/multiclk_7427.v:8$2'.\n",
      "     1/1: $0\\reg1[0:0]\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "Creating register for signal `\\multiclk_7427.\\cross_domain' using process `\\multiclk_7427.$proc$verilog_files/multiclk_7427.v:13$3'.\n",
      "  created $adff cell `$procdff$6' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\multiclk_7427.\\reg1' using process `\\multiclk_7427.$proc$verilog_files/multiclk_7427.v:8$2'.\n",
      "  created $adff cell `$procdff$9' with positive edge clock and positive level reset.\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Removing empty process `multiclk_7427.$proc$verilog_files/multiclk_7427.v:13$3'.\n",
      "Removing empty process `multiclk_7427.$proc$verilog_files/multiclk_7427.v:8$2'.\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_7427.\n",
      "<suppressed ~2 debug messages>\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_7427.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_7427..\n",
      "Removed 0 unused cells and 5 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module multiclk_7427...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_7427.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_7427'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\multiclk_7427..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\multiclk_7427.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_7427'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_7427..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_7427.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_7427..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_7427.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_7427'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\multiclk_7427..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\multiclk_7427.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_7427'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_7427..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_7427.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_7427..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module multiclk_7427:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_7427.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_7427'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\multiclk_7427..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\multiclk_7427.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_7427'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_7427..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_7427.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_7427..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_7427..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_7427..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_7427.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_7427'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_7427..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_7427.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_7427'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\multiclk_7427..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\multiclk_7427.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_7427'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_7427..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_7427.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v\n",
      "Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $or.\n",
      "Using extmapper simplemap for cells of type $adff.\n",
      "No more expansions possible.\n",
      "<suppressed ~76 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_7427.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_7427'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_7427..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\multiclk_7427' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 1 gates and 3 wires to a netlist network with 2 inputs and 1 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:                OR cells:        1\n",
      "ABC RESULTS:        internal signals:        0\n",
      "ABC RESULTS:           input signals:        2\n",
      "ABC RESULTS:          output signals:        1\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_7427.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_7427'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_7427..\n",
      "Removed 0 unused cells and 3 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "Attribute `top' found on module `multiclk_7427'. Setting top module to multiclk_7427.\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\multiclk_7427\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\multiclk_7427\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== multiclk_7427 ===\n",
      "\n",
      "   Number of wires:                 10\n",
      "   Number of wire bits:             10\n",
      "   Number of public wires:          10\n",
      "   Number of public wire bits:      10\n",
      "   Number of ports:                  7\n",
      "   Number of port bits:              7\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  3\n",
      "     $_DFF_PP0_                      2\n",
      "     $_OR_                           1\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module multiclk_7427...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "yosys>     stat\n",
      "\n",
      "3. Printing statistics.\n",
      "\n",
      "=== multiclk_7427 ===\n",
      "\n",
      "   Number of wires:                 10\n",
      "   Number of wire bits:             10\n",
      "   Number of public wires:          10\n",
      "   Number of public wire bits:      10\n",
      "   Number of ports:                  7\n",
      "   Number of port bits:              7\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  3\n",
      "     $_DFF_PP0_                      2\n",
      "     $_OR_                           1\n",
      "\n",
      "\n",
      "yosys>     \n",
      "\n",
      "yosys> exit\n",
      "End of script. Logfile hash: cd118ab5b2, CPU: user 0.04s system 0.00s, MEM: 14.16 MB peak\n",
      "Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "Time spent: 53% 1x abc (0 sec), 13% 13x opt_expr (0 sec), ...\n",
      "\n",
      "Combinational depth not found in report\n",
      "Flip-flop count not found in report\n",
      "Processed multiclk_7427\n",
      "Full Yosys Report:\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "\n",
      "yosys> \n",
      "\n",
      "yosys>     read_verilog verilog_files/pipe_2508.v\n",
      "\n",
      "1. Executing Verilog-2005 frontend: verilog_files/pipe_2508.v\n",
      "Parsing Verilog input from `verilog_files/pipe_2508.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\pipe_2508'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "yosys>     synth -top pipe_2508\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_2508\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_2508\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_2508.v:22$8 in module pipe_2508.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_2508.v:15$6 in module pipe_2508.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_2508.v:8$3 in module pipe_2508.\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 3 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "Found async reset \\reset in `\\pipe_2508.$proc$verilog_files/pipe_2508.v:22$8'.\n",
      "Found async reset \\reset in `\\pipe_2508.$proc$verilog_files/pipe_2508.v:15$6'.\n",
      "Found async reset \\reset in `\\pipe_2508.$proc$verilog_files/pipe_2508.v:8$3'.\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "Creating decoders for process `\\pipe_2508.$proc$verilog_files/pipe_2508.v:22$8'.\n",
      "     1/1: $0\\stage3_ff[0:0]\n",
      "Creating decoders for process `\\pipe_2508.$proc$verilog_files/pipe_2508.v:15$6'.\n",
      "     1/1: $0\\stage2_ff[0:0]\n",
      "Creating decoders for process `\\pipe_2508.$proc$verilog_files/pipe_2508.v:8$3'.\n",
      "     1/1: $0\\stage1_ff[0:0]\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "Creating register for signal `\\pipe_2508.\\stage3_ff' using process `\\pipe_2508.$proc$verilog_files/pipe_2508.v:22$8'.\n",
      "  created $adff cell `$procdff$13' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\pipe_2508.\\stage2_ff' using process `\\pipe_2508.$proc$verilog_files/pipe_2508.v:15$6'.\n",
      "  created $adff cell `$procdff$16' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\pipe_2508.\\stage1_ff' using process `\\pipe_2508.$proc$verilog_files/pipe_2508.v:8$3'.\n",
      "  created $adff cell `$procdff$19' with positive edge clock and positive level reset.\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Removing empty process `pipe_2508.$proc$verilog_files/pipe_2508.v:22$8'.\n",
      "Removing empty process `pipe_2508.$proc$verilog_files/pipe_2508.v:15$6'.\n",
      "Removing empty process `pipe_2508.$proc$verilog_files/pipe_2508.v:8$3'.\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_2508.\n",
      "<suppressed ~3 debug messages>\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_2508.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_2508..\n",
      "Removed 3 unused cells and 13 unused wires.\n",
      "<suppressed ~6 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module pipe_2508...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_2508.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_2508'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_2508..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_2508.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_2508'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_2508..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_2508.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_2508..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_2508.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_2508'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_2508..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_2508.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_2508'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_2508..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_2508.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_2508..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module pipe_2508:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_2508.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_2508'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_2508..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_2508.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_2508'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_2508..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_2508.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_2508..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_2508..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_2508..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_2508.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_2508'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_2508..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_2508.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_2508'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_2508..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_2508.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_2508'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_2508..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_2508.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v\n",
      "Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $or.\n",
      "Using extmapper simplemap for cells of type $not.\n",
      "Using extmapper simplemap for cells of type $adff.\n",
      "No more expansions possible.\n",
      "<suppressed ~80 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_2508.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_2508'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_2508..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\pipe_2508' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 2 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:               NOR cells:        2\n",
      "ABC RESULTS:        internal signals:        2\n",
      "ABC RESULTS:           input signals:        4\n",
      "ABC RESULTS:          output signals:        2\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_2508.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_2508'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_2508..\n",
      "Removed 0 unused cells and 8 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "Attribute `top' found on module `pipe_2508'. Setting top module to pipe_2508.\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_2508\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_2508\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== pipe_2508 ===\n",
      "\n",
      "   Number of wires:                 12\n",
      "   Number of wire bits:             12\n",
      "   Number of public wires:          12\n",
      "   Number of public wire bits:      12\n",
      "   Number of ports:                  7\n",
      "   Number of port bits:              7\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  5\n",
      "     $_DFF_PP0_                      3\n",
      "     $_NOR_                          2\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module pipe_2508...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "yosys>     stat\n",
      "\n",
      "3. Printing statistics.\n",
      "\n",
      "=== pipe_2508 ===\n",
      "\n",
      "   Number of wires:                 12\n",
      "   Number of wire bits:             12\n",
      "   Number of public wires:          12\n",
      "   Number of public wire bits:      12\n",
      "   Number of ports:                  7\n",
      "   Number of port bits:              7\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  5\n",
      "     $_DFF_PP0_                      3\n",
      "     $_NOR_                          2\n",
      "\n",
      "\n",
      "yosys>     \n",
      "\n",
      "yosys> exit\n",
      "End of script. Logfile hash: a1c5d164aa, CPU: user 0.04s system 0.00s, MEM: 13.89 MB peak\n",
      "Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "Time spent: 52% 1x abc (0 sec), 13% 13x opt_expr (0 sec), ...\n",
      "\n",
      "Combinational depth not found in report\n",
      "Flip-flop count not found in report\n",
      "Processed pipe_2508\n",
      "Full Yosys Report:\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "\n",
      "yosys> \n",
      "\n",
      "yosys>     read_verilog verilog_files/multiclk_6232.v\n",
      "\n",
      "1. Executing Verilog-2005 frontend: verilog_files/multiclk_6232.v\n",
      "Parsing Verilog input from `verilog_files/multiclk_6232.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\multiclk_6232'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "yosys>     synth -top multiclk_6232\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\multiclk_6232\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\multiclk_6232\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/multiclk_6232.v:13$3 in module multiclk_6232.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/multiclk_6232.v:8$2 in module multiclk_6232.\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 2 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "Found async reset \\reset in `\\multiclk_6232.$proc$verilog_files/multiclk_6232.v:13$3'.\n",
      "Found async reset \\reset in `\\multiclk_6232.$proc$verilog_files/multiclk_6232.v:8$2'.\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "Creating decoders for process `\\multiclk_6232.$proc$verilog_files/multiclk_6232.v:13$3'.\n",
      "     1/1: $0\\cross_domain[0:0]\n",
      "Creating decoders for process `\\multiclk_6232.$proc$verilog_files/multiclk_6232.v:8$2'.\n",
      "     1/1: $0\\reg1[0:0]\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "Creating register for signal `\\multiclk_6232.\\cross_domain' using process `\\multiclk_6232.$proc$verilog_files/multiclk_6232.v:13$3'.\n",
      "  created $adff cell `$procdff$6' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\multiclk_6232.\\reg1' using process `\\multiclk_6232.$proc$verilog_files/multiclk_6232.v:8$2'.\n",
      "  created $adff cell `$procdff$9' with positive edge clock and positive level reset.\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Removing empty process `multiclk_6232.$proc$verilog_files/multiclk_6232.v:13$3'.\n",
      "Removing empty process `multiclk_6232.$proc$verilog_files/multiclk_6232.v:8$2'.\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_6232.\n",
      "<suppressed ~2 debug messages>\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_6232.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_6232..\n",
      "Removed 0 unused cells and 5 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module multiclk_6232...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_6232.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_6232'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\multiclk_6232..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\multiclk_6232.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_6232'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_6232..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_6232.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_6232..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_6232.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_6232'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\multiclk_6232..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\multiclk_6232.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_6232'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_6232..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_6232.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_6232..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module multiclk_6232:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_6232.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_6232'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\multiclk_6232..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\multiclk_6232.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_6232'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_6232..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_6232.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_6232..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_6232..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_6232..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_6232.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_6232'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_6232..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_6232.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_6232'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\multiclk_6232..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\multiclk_6232.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_6232'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_6232..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_6232.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v\n",
      "Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $or.\n",
      "Using extmapper simplemap for cells of type $adff.\n",
      "No more expansions possible.\n",
      "<suppressed ~76 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_6232.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_6232'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_6232..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\multiclk_6232' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 1 gates and 3 wires to a netlist network with 2 inputs and 1 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:                OR cells:        1\n",
      "ABC RESULTS:        internal signals:        0\n",
      "ABC RESULTS:           input signals:        2\n",
      "ABC RESULTS:          output signals:        1\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_6232.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_6232'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_6232..\n",
      "Removed 0 unused cells and 3 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "Attribute `top' found on module `multiclk_6232'. Setting top module to multiclk_6232.\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\multiclk_6232\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\multiclk_6232\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== multiclk_6232 ===\n",
      "\n",
      "   Number of wires:                 11\n",
      "   Number of wire bits:             11\n",
      "   Number of public wires:          11\n",
      "   Number of public wire bits:      11\n",
      "   Number of ports:                  8\n",
      "   Number of port bits:              8\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  3\n",
      "     $_DFF_PP0_                      2\n",
      "     $_OR_                           1\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module multiclk_6232...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "yosys>     stat\n",
      "\n",
      "3. Printing statistics.\n",
      "\n",
      "=== multiclk_6232 ===\n",
      "\n",
      "   Number of wires:                 11\n",
      "   Number of wire bits:             11\n",
      "   Number of public wires:          11\n",
      "   Number of public wire bits:      11\n",
      "   Number of ports:                  8\n",
      "   Number of port bits:              8\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  3\n",
      "     $_DFF_PP0_                      2\n",
      "     $_OR_                           1\n",
      "\n",
      "\n",
      "yosys>     \n",
      "\n",
      "yosys> exit\n",
      "End of script. Logfile hash: ecfbacee67, CPU: user 0.04s system 0.00s, MEM: 13.73 MB peak\n",
      "Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "Time spent: 53% 1x abc (0 sec), 13% 13x opt_expr (0 sec), ...\n",
      "\n",
      "Combinational depth not found in report\n",
      "Flip-flop count not found in report\n",
      "Processed multiclk_6232\n",
      "Full Yosys Report:\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "\n",
      "yosys> \n",
      "\n",
      "yosys>     read_verilog verilog_files/pipe_4264.v\n",
      "\n",
      "1. Executing Verilog-2005 frontend: verilog_files/pipe_4264.v\n",
      "Parsing Verilog input from `verilog_files/pipe_4264.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\pipe_4264'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "yosys>     synth -top pipe_4264\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_4264\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_4264\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_4264.v:43$13 in module pipe_4264.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_4264.v:36$11 in module pipe_4264.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_4264.v:29$9 in module pipe_4264.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_4264.v:22$6 in module pipe_4264.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_4264.v:15$4 in module pipe_4264.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_4264.v:8$2 in module pipe_4264.\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 6 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "Found async reset \\reset in `\\pipe_4264.$proc$verilog_files/pipe_4264.v:43$13'.\n",
      "Found async reset \\reset in `\\pipe_4264.$proc$verilog_files/pipe_4264.v:36$11'.\n",
      "Found async reset \\reset in `\\pipe_4264.$proc$verilog_files/pipe_4264.v:29$9'.\n",
      "Found async reset \\reset in `\\pipe_4264.$proc$verilog_files/pipe_4264.v:22$6'.\n",
      "Found async reset \\reset in `\\pipe_4264.$proc$verilog_files/pipe_4264.v:15$4'.\n",
      "Found async reset \\reset in `\\pipe_4264.$proc$verilog_files/pipe_4264.v:8$2'.\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "Creating decoders for process `\\pipe_4264.$proc$verilog_files/pipe_4264.v:43$13'.\n",
      "     1/1: $0\\stage6_ff[0:0]\n",
      "Creating decoders for process `\\pipe_4264.$proc$verilog_files/pipe_4264.v:36$11'.\n",
      "     1/1: $0\\stage5_ff[0:0]\n",
      "Creating decoders for process `\\pipe_4264.$proc$verilog_files/pipe_4264.v:29$9'.\n",
      "     1/1: $0\\stage4_ff[0:0]\n",
      "Creating decoders for process `\\pipe_4264.$proc$verilog_files/pipe_4264.v:22$6'.\n",
      "     1/1: $0\\stage3_ff[0:0]\n",
      "Creating decoders for process `\\pipe_4264.$proc$verilog_files/pipe_4264.v:15$4'.\n",
      "     1/1: $0\\stage2_ff[0:0]\n",
      "Creating decoders for process `\\pipe_4264.$proc$verilog_files/pipe_4264.v:8$2'.\n",
      "     1/1: $0\\stage1_ff[0:0]\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "Creating register for signal `\\pipe_4264.\\stage6_ff' using process `\\pipe_4264.$proc$verilog_files/pipe_4264.v:43$13'.\n",
      "  created $adff cell `$procdff$17' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\pipe_4264.\\stage5_ff' using process `\\pipe_4264.$proc$verilog_files/pipe_4264.v:36$11'.\n",
      "  created $adff cell `$procdff$20' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\pipe_4264.\\stage4_ff' using process `\\pipe_4264.$proc$verilog_files/pipe_4264.v:29$9'.\n",
      "  created $adff cell `$procdff$23' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\pipe_4264.\\stage3_ff' using process `\\pipe_4264.$proc$verilog_files/pipe_4264.v:22$6'.\n",
      "  created $adff cell `$procdff$26' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\pipe_4264.\\stage2_ff' using process `\\pipe_4264.$proc$verilog_files/pipe_4264.v:15$4'.\n",
      "  created $adff cell `$procdff$29' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\pipe_4264.\\stage1_ff' using process `\\pipe_4264.$proc$verilog_files/pipe_4264.v:8$2'.\n",
      "  created $adff cell `$procdff$32' with positive edge clock and positive level reset.\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Removing empty process `pipe_4264.$proc$verilog_files/pipe_4264.v:43$13'.\n",
      "Removing empty process `pipe_4264.$proc$verilog_files/pipe_4264.v:36$11'.\n",
      "Removing empty process `pipe_4264.$proc$verilog_files/pipe_4264.v:29$9'.\n",
      "Removing empty process `pipe_4264.$proc$verilog_files/pipe_4264.v:22$6'.\n",
      "Removing empty process `pipe_4264.$proc$verilog_files/pipe_4264.v:15$4'.\n",
      "Removing empty process `pipe_4264.$proc$verilog_files/pipe_4264.v:8$2'.\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_4264.\n",
      "<suppressed ~6 debug messages>\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_4264.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_4264..\n",
      "Removed 6 unused cells and 25 unused wires.\n",
      "<suppressed ~12 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module pipe_4264...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_4264.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_4264'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_4264..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_4264.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_4264'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_4264..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_4264.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_4264..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_4264.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_4264'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_4264..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_4264.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_4264'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_4264..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_4264.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_4264..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module pipe_4264:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_4264.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_4264'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_4264..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_4264.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_4264'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_4264..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_4264.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_4264..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_4264..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_4264..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_4264.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_4264'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_4264..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_4264.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_4264'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_4264..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_4264.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_4264'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_4264..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_4264.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v\n",
      "Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $and.\n",
      "Using extmapper simplemap for cells of type $xor.\n",
      "Using extmapper simplemap for cells of type $adff.\n",
      "No more expansions possible.\n",
      "<suppressed ~81 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_4264.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_4264'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_4264..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\pipe_4264' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 2 gates and 5 wires to a netlist network with 3 inputs and 2 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:               AND cells:        1\n",
      "ABC RESULTS:               XOR cells:        1\n",
      "ABC RESULTS:        internal signals:        0\n",
      "ABC RESULTS:           input signals:        3\n",
      "ABC RESULTS:          output signals:        2\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_4264.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_4264'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_4264..\n",
      "Removed 0 unused cells and 5 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "Attribute `top' found on module `pipe_4264'. Setting top module to pipe_4264.\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_4264\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_4264\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== pipe_4264 ===\n",
      "\n",
      "   Number of wires:                 13\n",
      "   Number of wire bits:             13\n",
      "   Number of public wires:          13\n",
      "   Number of public wire bits:      13\n",
      "   Number of ports:                  5\n",
      "   Number of port bits:              5\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  8\n",
      "     $_AND_                          1\n",
      "     $_DFF_PP0_                      6\n",
      "     $_XOR_                          1\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module pipe_4264...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "yosys>     stat\n",
      "\n",
      "3. Printing statistics.\n",
      "\n",
      "=== pipe_4264 ===\n",
      "\n",
      "   Number of wires:                 13\n",
      "   Number of wire bits:             13\n",
      "   Number of public wires:          13\n",
      "   Number of public wire bits:      13\n",
      "   Number of ports:                  5\n",
      "   Number of port bits:              5\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  8\n",
      "     $_AND_                          1\n",
      "     $_DFF_PP0_                      6\n",
      "     $_XOR_                          1\n",
      "\n",
      "\n",
      "yosys>     \n",
      "\n",
      "yosys> exit\n",
      "End of script. Logfile hash: f0b7ee8ddc, CPU: user 0.04s system 0.00s, MEM: 14.25 MB peak\n",
      "Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "Time spent: 51% 1x abc (0 sec), 13% 13x opt_expr (0 sec), ...\n",
      "\n",
      "Combinational depth not found in report\n",
      "Flip-flop count not found in report\n",
      "Processed pipe_4264\n",
      "Full Yosys Report:\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "\n",
      "yosys> \n",
      "\n",
      "yosys>     read_verilog verilog_files/comb_1845.v\n",
      "\n",
      "1. Executing Verilog-2005 frontend: verilog_files/comb_1845.v\n",
      "Parsing Verilog input from `verilog_files/comb_1845.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\comb_1845'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "yosys>     synth -top comb_1845\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\comb_1845\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\comb_1845\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_1845.\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_1845.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_1845..\n",
      "Removed 0 unused cells and 6 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module comb_1845...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_1845.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_1845'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\comb_1845..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\comb_1845.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_1845'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_1845..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_1845.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_1845..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_1845.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_1845'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\comb_1845..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\comb_1845.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_1845'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_1845..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_1845.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_1845..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module comb_1845:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_1845.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_1845'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\comb_1845..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\comb_1845.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_1845'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_1845..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_1845.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_1845..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_1845..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_1845..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_1845.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_1845'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_1845..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_1845.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_1845'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\comb_1845..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\comb_1845.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_1845'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_1845..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_1845.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v\n",
      "Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $and.\n",
      "Using extmapper simplemap for cells of type $xor.\n",
      "Using extmapper simplemap for cells of type $or.\n",
      "Using extmapper simplemap for cells of type $not.\n",
      "No more expansions possible.\n",
      "<suppressed ~80 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_1845.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_1845'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_1845..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\comb_1845' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 7 gates and 11 wires to a netlist network with 4 inputs and 1 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:               AND cells:        1\n",
      "ABC RESULTS:              NAND cells:        1\n",
      "ABC RESULTS:                OR cells:        2\n",
      "ABC RESULTS:        internal signals:        6\n",
      "ABC RESULTS:           input signals:        4\n",
      "ABC RESULTS:          output signals:        1\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_1845.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_1845'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_1845..\n",
      "Removed 0 unused cells and 11 unused wires.\n",
      "<suppressed ~6 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "Attribute `top' found on module `comb_1845'. Setting top module to comb_1845.\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\comb_1845\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\comb_1845\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== comb_1845 ===\n",
      "\n",
      "   Number of wires:                 10\n",
      "   Number of wire bits:             10\n",
      "   Number of public wires:           7\n",
      "   Number of public wire bits:       7\n",
      "   Number of ports:                  6\n",
      "   Number of port bits:              6\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  4\n",
      "     $_AND_                          1\n",
      "     $_NAND_                         1\n",
      "     $_OR_                           2\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module comb_1845...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "yosys>     stat\n",
      "\n",
      "3. Printing statistics.\n",
      "\n",
      "=== comb_1845 ===\n",
      "\n",
      "   Number of wires:                 10\n",
      "   Number of wire bits:             10\n",
      "   Number of public wires:           7\n",
      "   Number of public wire bits:       7\n",
      "   Number of ports:                  6\n",
      "   Number of port bits:              6\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  4\n",
      "     $_AND_                          1\n",
      "     $_NAND_                         1\n",
      "     $_OR_                           2\n",
      "\n",
      "\n",
      "yosys>     \n",
      "\n",
      "yosys> exit\n",
      "End of script. Logfile hash: 383ee05deb, CPU: user 0.04s system 0.00s, MEM: 13.67 MB peak\n",
      "Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "Time spent: 52% 1x abc (0 sec), 13% 13x opt_expr (0 sec), ...\n",
      "\n",
      "Combinational depth not found in report\n",
      "Flip-flop count not found in report\n",
      "Processed comb_1845\n",
      "Full Yosys Report:\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "\n",
      "yosys> \n",
      "\n",
      "yosys>     read_verilog verilog_files/fanin_5378.v\n",
      "\n",
      "1. Executing Verilog-2005 frontend: verilog_files/fanin_5378.v\n",
      "Parsing Verilog input from `verilog_files/fanin_5378.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\fanin_5378'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "yosys>     synth -top fanin_5378\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\fanin_5378\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\fanin_5378\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_5378.\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_5378.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_5378..\n",
      "Removed 0 unused cells and 13 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module fanin_5378...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_5378.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_5378'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\fanin_5378..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\fanin_5378.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_5378'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_5378..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_5378.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_5378..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_5378.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_5378'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\fanin_5378..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\fanin_5378.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_5378'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_5378..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_5378.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_5378..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module fanin_5378:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_5378.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_5378'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\fanin_5378..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\fanin_5378.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_5378'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_5378..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_5378.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_5378..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_5378..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_5378..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_5378.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_5378'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_5378..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_5378.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_5378'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\fanin_5378..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\fanin_5378.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_5378'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_5378..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_5378.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v\n",
      "Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $or.\n",
      "No more expansions possible.\n",
      "<suppressed ~86 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_5378.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_5378'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_5378..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\fanin_5378' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 1 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:                OR cells:       13\n",
      "ABC RESULTS:        internal signals:       12\n",
      "ABC RESULTS:           input signals:       14\n",
      "ABC RESULTS:          output signals:        1\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_5378.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_5378'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_5378..\n",
      "Removed 0 unused cells and 27 unused wires.\n",
      "<suppressed ~13 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "Attribute `top' found on module `fanin_5378'. Setting top module to fanin_5378.\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\fanin_5378\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\fanin_5378\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== fanin_5378 ===\n",
      "\n",
      "   Number of wires:                 28\n",
      "   Number of wire bits:             28\n",
      "   Number of public wires:          16\n",
      "   Number of public wire bits:      16\n",
      "   Number of ports:                 15\n",
      "   Number of port bits:             15\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                 13\n",
      "     $_OR_                          13\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module fanin_5378...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "yosys>     stat\n",
      "\n",
      "3. Printing statistics.\n",
      "\n",
      "=== fanin_5378 ===\n",
      "\n",
      "   Number of wires:                 28\n",
      "   Number of wire bits:             28\n",
      "   Number of public wires:          16\n",
      "   Number of public wire bits:      16\n",
      "   Number of ports:                 15\n",
      "   Number of port bits:             15\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                 13\n",
      "     $_OR_                          13\n",
      "\n",
      "\n",
      "yosys>     \n",
      "\n",
      "yosys> exit\n",
      "End of script. Logfile hash: a4758903bb, CPU: user 0.05s system 0.00s, MEM: 14.41 MB peak\n",
      "Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "Time spent: 50% 1x abc (0 sec), 13% 13x opt_expr (0 sec), ...\n",
      "\n",
      "Combinational depth not found in report\n",
      "Flip-flop count not found in report\n",
      "Processed fanin_5378\n",
      "Full Yosys Report:\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "\n",
      "yosys> \n",
      "\n",
      "yosys>     read_verilog verilog_files/fanin_9279.v\n",
      "\n",
      "1. Executing Verilog-2005 frontend: verilog_files/fanin_9279.v\n",
      "Parsing Verilog input from `verilog_files/fanin_9279.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\fanin_9279'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "yosys>     synth -top fanin_9279\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\fanin_9279\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\fanin_9279\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_9279.\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_9279.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_9279..\n",
      "Removed 0 unused cells and 15 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module fanin_9279...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_9279.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_9279'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\fanin_9279..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\fanin_9279.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_9279'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_9279..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_9279.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_9279..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_9279.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_9279'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\fanin_9279..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\fanin_9279.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_9279'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_9279..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_9279.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_9279..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module fanin_9279:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_9279.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_9279'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\fanin_9279..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\fanin_9279.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_9279'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_9279..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_9279.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_9279..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_9279..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_9279..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_9279.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_9279'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_9279..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_9279.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_9279'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\fanin_9279..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\fanin_9279.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_9279'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_9279..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_9279.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v\n",
      "Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $or.\n",
      "No more expansions possible.\n",
      "<suppressed ~88 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_9279.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_9279'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_9279..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\fanin_9279' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 1 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:                OR cells:       15\n",
      "ABC RESULTS:        internal signals:       14\n",
      "ABC RESULTS:           input signals:       16\n",
      "ABC RESULTS:          output signals:        1\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_9279.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_9279'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_9279..\n",
      "Removed 0 unused cells and 31 unused wires.\n",
      "<suppressed ~15 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "Attribute `top' found on module `fanin_9279'. Setting top module to fanin_9279.\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\fanin_9279\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\fanin_9279\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== fanin_9279 ===\n",
      "\n",
      "   Number of wires:                 32\n",
      "   Number of wire bits:             32\n",
      "   Number of public wires:          18\n",
      "   Number of public wire bits:      18\n",
      "   Number of ports:                 17\n",
      "   Number of port bits:             17\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                 15\n",
      "     $_OR_                          15\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module fanin_9279...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "yosys>     stat\n",
      "\n",
      "3. Printing statistics.\n",
      "\n",
      "=== fanin_9279 ===\n",
      "\n",
      "   Number of wires:                 32\n",
      "   Number of wire bits:             32\n",
      "   Number of public wires:          18\n",
      "   Number of public wire bits:      18\n",
      "   Number of ports:                 17\n",
      "   Number of port bits:             17\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                 15\n",
      "     $_OR_                          15\n",
      "\n",
      "\n",
      "yosys>     \n",
      "\n",
      "yosys> exit\n",
      "End of script. Logfile hash: fd5e7742a3, CPU: user 0.05s system 0.00s, MEM: 13.70 MB peak\n",
      "Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "Time spent: 51% 1x abc (0 sec), 13% 13x opt_expr (0 sec), ...\n",
      "\n",
      "Combinational depth not found in report\n",
      "Flip-flop count not found in report\n",
      "Processed fanin_9279\n",
      "Full Yosys Report:\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "\n",
      "yosys> \n",
      "\n",
      "yosys>     read_verilog verilog_files/fanin_7536.v\n",
      "\n",
      "1. Executing Verilog-2005 frontend: verilog_files/fanin_7536.v\n",
      "Parsing Verilog input from `verilog_files/fanin_7536.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\fanin_7536'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "yosys>     synth -top fanin_7536\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\fanin_7536\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\fanin_7536\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_7536.\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_7536.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_7536..\n",
      "Removed 0 unused cells and 10 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module fanin_7536...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_7536.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_7536'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\fanin_7536..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\fanin_7536.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_7536'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_7536..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_7536.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_7536..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_7536.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_7536'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\fanin_7536..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\fanin_7536.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_7536'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_7536..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_7536.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_7536..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module fanin_7536:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_7536.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_7536'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\fanin_7536..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\fanin_7536.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_7536'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_7536..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_7536.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_7536..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_7536..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_7536..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_7536.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_7536'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_7536..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_7536.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_7536'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\fanin_7536..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\fanin_7536.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_7536'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_7536..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_7536.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v\n",
      "Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $or.\n",
      "No more expansions possible.\n",
      "<suppressed ~83 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_7536.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_7536'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_7536..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\fanin_7536' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 1 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:                OR cells:       10\n",
      "ABC RESULTS:        internal signals:        9\n",
      "ABC RESULTS:           input signals:       11\n",
      "ABC RESULTS:          output signals:        1\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_7536.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_7536'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_7536..\n",
      "Removed 0 unused cells and 21 unused wires.\n",
      "<suppressed ~10 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "Attribute `top' found on module `fanin_7536'. Setting top module to fanin_7536.\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\fanin_7536\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\fanin_7536\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== fanin_7536 ===\n",
      "\n",
      "   Number of wires:                 22\n",
      "   Number of wire bits:             22\n",
      "   Number of public wires:          13\n",
      "   Number of public wire bits:      13\n",
      "   Number of ports:                 12\n",
      "   Number of port bits:             12\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                 10\n",
      "     $_OR_                          10\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module fanin_7536...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "yosys>     stat\n",
      "\n",
      "3. Printing statistics.\n",
      "\n",
      "=== fanin_7536 ===\n",
      "\n",
      "   Number of wires:                 22\n",
      "   Number of wire bits:             22\n",
      "   Number of public wires:          13\n",
      "   Number of public wire bits:      13\n",
      "   Number of ports:                 12\n",
      "   Number of port bits:             12\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                 10\n",
      "     $_OR_                          10\n",
      "\n",
      "\n",
      "yosys>     \n",
      "\n",
      "yosys> exit\n",
      "End of script. Logfile hash: b4bbb7edec, CPU: user 0.04s system 0.00s, MEM: 13.39 MB peak\n",
      "Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "Time spent: 52% 1x abc (0 sec), 13% 13x opt_expr (0 sec), ...\n",
      "\n",
      "Combinational depth not found in report\n",
      "Flip-flop count not found in report\n",
      "Processed fanin_7536\n",
      "Full Yosys Report:\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "\n",
      "yosys> \n",
      "\n",
      "yosys>     read_verilog verilog_files/pipe_6588.v\n",
      "\n",
      "1. Executing Verilog-2005 frontend: verilog_files/pipe_6588.v\n",
      "Parsing Verilog input from `verilog_files/pipe_6588.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\pipe_6588'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "yosys>     synth -top pipe_6588\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_6588\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_6588\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_6588.v:36$12 in module pipe_6588.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_6588.v:29$10 in module pipe_6588.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_6588.v:22$7 in module pipe_6588.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_6588.v:15$4 in module pipe_6588.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_6588.v:8$2 in module pipe_6588.\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 5 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "Found async reset \\reset in `\\pipe_6588.$proc$verilog_files/pipe_6588.v:36$12'.\n",
      "Found async reset \\reset in `\\pipe_6588.$proc$verilog_files/pipe_6588.v:29$10'.\n",
      "Found async reset \\reset in `\\pipe_6588.$proc$verilog_files/pipe_6588.v:22$7'.\n",
      "Found async reset \\reset in `\\pipe_6588.$proc$verilog_files/pipe_6588.v:15$4'.\n",
      "Found async reset \\reset in `\\pipe_6588.$proc$verilog_files/pipe_6588.v:8$2'.\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "Creating decoders for process `\\pipe_6588.$proc$verilog_files/pipe_6588.v:36$12'.\n",
      "     1/1: $0\\stage5_ff[0:0]\n",
      "Creating decoders for process `\\pipe_6588.$proc$verilog_files/pipe_6588.v:29$10'.\n",
      "     1/1: $0\\stage4_ff[0:0]\n",
      "Creating decoders for process `\\pipe_6588.$proc$verilog_files/pipe_6588.v:22$7'.\n",
      "     1/1: $0\\stage3_ff[0:0]\n",
      "Creating decoders for process `\\pipe_6588.$proc$verilog_files/pipe_6588.v:15$4'.\n",
      "     1/1: $0\\stage2_ff[0:0]\n",
      "Creating decoders for process `\\pipe_6588.$proc$verilog_files/pipe_6588.v:8$2'.\n",
      "     1/1: $0\\stage1_ff[0:0]\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "Creating register for signal `\\pipe_6588.\\stage5_ff' using process `\\pipe_6588.$proc$verilog_files/pipe_6588.v:36$12'.\n",
      "  created $adff cell `$procdff$16' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\pipe_6588.\\stage4_ff' using process `\\pipe_6588.$proc$verilog_files/pipe_6588.v:29$10'.\n",
      "  created $adff cell `$procdff$19' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\pipe_6588.\\stage3_ff' using process `\\pipe_6588.$proc$verilog_files/pipe_6588.v:22$7'.\n",
      "  created $adff cell `$procdff$22' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\pipe_6588.\\stage2_ff' using process `\\pipe_6588.$proc$verilog_files/pipe_6588.v:15$4'.\n",
      "  created $adff cell `$procdff$25' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\pipe_6588.\\stage1_ff' using process `\\pipe_6588.$proc$verilog_files/pipe_6588.v:8$2'.\n",
      "  created $adff cell `$procdff$28' with positive edge clock and positive level reset.\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Removing empty process `pipe_6588.$proc$verilog_files/pipe_6588.v:36$12'.\n",
      "Removing empty process `pipe_6588.$proc$verilog_files/pipe_6588.v:29$10'.\n",
      "Removing empty process `pipe_6588.$proc$verilog_files/pipe_6588.v:22$7'.\n",
      "Removing empty process `pipe_6588.$proc$verilog_files/pipe_6588.v:15$4'.\n",
      "Removing empty process `pipe_6588.$proc$verilog_files/pipe_6588.v:8$2'.\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_6588.\n",
      "<suppressed ~6 debug messages>\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_6588.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_6588..\n",
      "Removed 6 unused cells and 22 unused wires.\n",
      "<suppressed ~11 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module pipe_6588...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_6588.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_6588'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_6588..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_6588.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_6588'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_6588..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_6588.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_6588..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_6588.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_6588'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_6588..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_6588.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_6588'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_6588..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_6588.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_6588..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module pipe_6588:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_6588.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_6588'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_6588..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_6588.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_6588'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_6588..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_6588.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_6588..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_6588..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_6588..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_6588.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_6588'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_6588..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_6588.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_6588'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_6588..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_6588.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_6588'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_6588..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_6588.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v\n",
      "Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $or.\n",
      "Using extmapper simplemap for cells of type $adff.\n",
      "No more expansions possible.\n",
      "<suppressed ~79 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_6588.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_6588'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_6588..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\pipe_6588' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 1 gates and 3 wires to a netlist network with 2 inputs and 1 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:                OR cells:        1\n",
      "ABC RESULTS:        internal signals:        0\n",
      "ABC RESULTS:           input signals:        2\n",
      "ABC RESULTS:          output signals:        1\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_6588.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_6588'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_6588..\n",
      "Removed 0 unused cells and 3 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "Attribute `top' found on module `pipe_6588'. Setting top module to pipe_6588.\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_6588\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_6588\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== pipe_6588 ===\n",
      "\n",
      "   Number of wires:                 13\n",
      "   Number of wire bits:             13\n",
      "   Number of public wires:          13\n",
      "   Number of public wire bits:      13\n",
      "   Number of ports:                  6\n",
      "   Number of port bits:              6\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  6\n",
      "     $_DFF_PP0_                      5\n",
      "     $_OR_                           1\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module pipe_6588...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "yosys>     stat\n",
      "\n",
      "3. Printing statistics.\n",
      "\n",
      "=== pipe_6588 ===\n",
      "\n",
      "   Number of wires:                 13\n",
      "   Number of wire bits:             13\n",
      "   Number of public wires:          13\n",
      "   Number of public wire bits:      13\n",
      "   Number of ports:                  6\n",
      "   Number of port bits:              6\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  6\n",
      "     $_DFF_PP0_                      5\n",
      "     $_OR_                           1\n",
      "\n",
      "\n",
      "yosys>     \n",
      "\n",
      "yosys> exit\n",
      "End of script. Logfile hash: 0297869b4f, CPU: user 0.04s system 0.00s, MEM: 13.81 MB peak\n",
      "Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "Time spent: 52% 1x abc (0 sec), 13% 13x opt_expr (0 sec), ...\n",
      "\n",
      "Combinational depth not found in report\n",
      "Flip-flop count not found in report\n",
      "Processed pipe_6588\n",
      "Full Yosys Report:\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "\n",
      "yosys> \n",
      "\n",
      "yosys>     read_verilog verilog_files/multiclk_1397.v\n",
      "\n",
      "1. Executing Verilog-2005 frontend: verilog_files/multiclk_1397.v\n",
      "Parsing Verilog input from `verilog_files/multiclk_1397.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\multiclk_1397'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "yosys>     synth -top multiclk_1397\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\multiclk_1397\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\multiclk_1397\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/multiclk_1397.v:13$4 in module multiclk_1397.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/multiclk_1397.v:8$3 in module multiclk_1397.\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 2 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "Found async reset \\reset in `\\multiclk_1397.$proc$verilog_files/multiclk_1397.v:13$4'.\n",
      "Found async reset \\reset in `\\multiclk_1397.$proc$verilog_files/multiclk_1397.v:8$3'.\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "Creating decoders for process `\\multiclk_1397.$proc$verilog_files/multiclk_1397.v:13$4'.\n",
      "     1/1: $0\\cross_domain[0:0]\n",
      "Creating decoders for process `\\multiclk_1397.$proc$verilog_files/multiclk_1397.v:8$3'.\n",
      "     1/1: $0\\reg1[0:0]\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "Creating register for signal `\\multiclk_1397.\\cross_domain' using process `\\multiclk_1397.$proc$verilog_files/multiclk_1397.v:13$4'.\n",
      "  created $adff cell `$procdff$7' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\multiclk_1397.\\reg1' using process `\\multiclk_1397.$proc$verilog_files/multiclk_1397.v:8$3'.\n",
      "  created $adff cell `$procdff$10' with positive edge clock and positive level reset.\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Removing empty process `multiclk_1397.$proc$verilog_files/multiclk_1397.v:13$4'.\n",
      "Removing empty process `multiclk_1397.$proc$verilog_files/multiclk_1397.v:8$3'.\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_1397.\n",
      "<suppressed ~2 debug messages>\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_1397.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_1397..\n",
      "Removed 0 unused cells and 5 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module multiclk_1397...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_1397.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_1397'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\multiclk_1397..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\multiclk_1397.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_1397'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_1397..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_1397.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_1397..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_1397.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_1397'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\multiclk_1397..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\multiclk_1397.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_1397'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_1397..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_1397.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_1397..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module multiclk_1397:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_1397.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_1397'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\multiclk_1397..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\multiclk_1397.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_1397'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_1397..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_1397.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_1397..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_1397..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_1397..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_1397.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_1397'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_1397..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_1397.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_1397'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\multiclk_1397..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\multiclk_1397.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_1397'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_1397..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_1397.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v\n",
      "Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $and.\n",
      "Using extmapper simplemap for cells of type $not.\n",
      "Using extmapper simplemap for cells of type $adff.\n",
      "No more expansions possible.\n",
      "<suppressed ~77 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_1397.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_1397'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_1397..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\multiclk_1397' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 1 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:              NAND cells:        1\n",
      "ABC RESULTS:        internal signals:        1\n",
      "ABC RESULTS:           input signals:        2\n",
      "ABC RESULTS:          output signals:        1\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_1397.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_1397'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_1397..\n",
      "Removed 0 unused cells and 4 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "Attribute `top' found on module `multiclk_1397'. Setting top module to multiclk_1397.\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\multiclk_1397\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\multiclk_1397\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== multiclk_1397 ===\n",
      "\n",
      "   Number of wires:                 11\n",
      "   Number of wire bits:             11\n",
      "   Number of public wires:          11\n",
      "   Number of public wire bits:      11\n",
      "   Number of ports:                  8\n",
      "   Number of port bits:              8\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  3\n",
      "     $_DFF_PP0_                      2\n",
      "     $_NAND_                         1\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module multiclk_1397...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "yosys>     stat\n",
      "\n",
      "3. Printing statistics.\n",
      "\n",
      "=== multiclk_1397 ===\n",
      "\n",
      "   Number of wires:                 11\n",
      "   Number of wire bits:             11\n",
      "   Number of public wires:          11\n",
      "   Number of public wire bits:      11\n",
      "   Number of ports:                  8\n",
      "   Number of port bits:              8\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  3\n",
      "     $_DFF_PP0_                      2\n",
      "     $_NAND_                         1\n",
      "\n",
      "\n",
      "yosys>     \n",
      "\n",
      "yosys> exit\n",
      "End of script. Logfile hash: 8c310eafc9, CPU: user 0.04s system 0.00s, MEM: 14.59 MB peak\n",
      "Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "Time spent: 53% 1x abc (0 sec), 13% 13x opt_expr (0 sec), ...\n",
      "\n",
      "Combinational depth not found in report\n",
      "Flip-flop count not found in report\n",
      "Processed multiclk_1397\n",
      "Full Yosys Report:\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "\n",
      "yosys> \n",
      "\n",
      "yosys>     read_verilog verilog_files/multiclk_4371.v\n",
      "\n",
      "1. Executing Verilog-2005 frontend: verilog_files/multiclk_4371.v\n",
      "Parsing Verilog input from `verilog_files/multiclk_4371.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\multiclk_4371'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "yosys>     synth -top multiclk_4371\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\multiclk_4371\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\multiclk_4371\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/multiclk_4371.v:13$3 in module multiclk_4371.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/multiclk_4371.v:8$2 in module multiclk_4371.\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 2 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "Found async reset \\reset in `\\multiclk_4371.$proc$verilog_files/multiclk_4371.v:13$3'.\n",
      "Found async reset \\reset in `\\multiclk_4371.$proc$verilog_files/multiclk_4371.v:8$2'.\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "Creating decoders for process `\\multiclk_4371.$proc$verilog_files/multiclk_4371.v:13$3'.\n",
      "     1/1: $0\\cross_domain[0:0]\n",
      "Creating decoders for process `\\multiclk_4371.$proc$verilog_files/multiclk_4371.v:8$2'.\n",
      "     1/1: $0\\reg1[0:0]\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "Creating register for signal `\\multiclk_4371.\\cross_domain' using process `\\multiclk_4371.$proc$verilog_files/multiclk_4371.v:13$3'.\n",
      "  created $adff cell `$procdff$6' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\multiclk_4371.\\reg1' using process `\\multiclk_4371.$proc$verilog_files/multiclk_4371.v:8$2'.\n",
      "  created $adff cell `$procdff$9' with positive edge clock and positive level reset.\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Removing empty process `multiclk_4371.$proc$verilog_files/multiclk_4371.v:13$3'.\n",
      "Removing empty process `multiclk_4371.$proc$verilog_files/multiclk_4371.v:8$2'.\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_4371.\n",
      "<suppressed ~3 debug messages>\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_4371.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_4371..\n",
      "Removed 0 unused cells and 5 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module multiclk_4371...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_4371.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_4371'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\multiclk_4371..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\multiclk_4371.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_4371'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_4371..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_4371.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_4371..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_4371.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_4371'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\multiclk_4371..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\multiclk_4371.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_4371'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_4371..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_4371.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_4371..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module multiclk_4371:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_4371.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_4371'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\multiclk_4371..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\multiclk_4371.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_4371'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_4371..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_4371.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_4371..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_4371..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_4371..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_4371.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_4371'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_4371..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_4371.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_4371'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\multiclk_4371..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\multiclk_4371.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_4371'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_4371..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_4371.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v\n",
      "Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $adff.\n",
      "No more expansions possible.\n",
      "<suppressed ~75 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_4371.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_4371'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_4371..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\multiclk_4371' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.\n",
      "Don't call ABC as there is nothing to map.\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_4371.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_4371'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_4371..\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "Attribute `top' found on module `multiclk_4371'. Setting top module to multiclk_4371.\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\multiclk_4371\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\multiclk_4371\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== multiclk_4371 ===\n",
      "\n",
      "   Number of wires:                 10\n",
      "   Number of wire bits:             10\n",
      "   Number of public wires:          10\n",
      "   Number of public wire bits:      10\n",
      "   Number of ports:                  7\n",
      "   Number of port bits:              7\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  2\n",
      "     $_DFF_PP0_                      2\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module multiclk_4371...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "yosys>     stat\n",
      "\n",
      "3. Printing statistics.\n",
      "\n",
      "=== multiclk_4371 ===\n",
      "\n",
      "   Number of wires:                 10\n",
      "   Number of wire bits:             10\n",
      "   Number of public wires:          10\n",
      "   Number of public wire bits:      10\n",
      "   Number of ports:                  7\n",
      "   Number of port bits:              7\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  2\n",
      "     $_DFF_PP0_                      2\n",
      "\n",
      "\n",
      "yosys>     \n",
      "\n",
      "yosys> exit\n",
      "End of script. Logfile hash: de82547cc9, CPU: user 0.04s system 0.00s, MEM: 13.95 MB peak\n",
      "Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "Time spent: 28% 13x opt_expr (0 sec), 23% 3x read_verilog (0 sec), ...\n",
      "\n",
      "Combinational depth not found in report\n",
      "Flip-flop count not found in report\n",
      "Processed multiclk_4371\n",
      "Full Yosys Report:\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "\n",
      "yosys> \n",
      "\n",
      "yosys>     read_verilog verilog_files/multiclk_6973.v\n",
      "\n",
      "1. Executing Verilog-2005 frontend: verilog_files/multiclk_6973.v\n",
      "Parsing Verilog input from `verilog_files/multiclk_6973.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\multiclk_6973'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "yosys>     synth -top multiclk_6973\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\multiclk_6973\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\multiclk_6973\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/multiclk_6973.v:13$3 in module multiclk_6973.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/multiclk_6973.v:8$2 in module multiclk_6973.\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 2 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "Found async reset \\reset in `\\multiclk_6973.$proc$verilog_files/multiclk_6973.v:13$3'.\n",
      "Found async reset \\reset in `\\multiclk_6973.$proc$verilog_files/multiclk_6973.v:8$2'.\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "Creating decoders for process `\\multiclk_6973.$proc$verilog_files/multiclk_6973.v:13$3'.\n",
      "     1/1: $0\\cross_domain[0:0]\n",
      "Creating decoders for process `\\multiclk_6973.$proc$verilog_files/multiclk_6973.v:8$2'.\n",
      "     1/1: $0\\reg1[0:0]\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "Creating register for signal `\\multiclk_6973.\\cross_domain' using process `\\multiclk_6973.$proc$verilog_files/multiclk_6973.v:13$3'.\n",
      "  created $adff cell `$procdff$6' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\multiclk_6973.\\reg1' using process `\\multiclk_6973.$proc$verilog_files/multiclk_6973.v:8$2'.\n",
      "  created $adff cell `$procdff$9' with positive edge clock and positive level reset.\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Removing empty process `multiclk_6973.$proc$verilog_files/multiclk_6973.v:13$3'.\n",
      "Removing empty process `multiclk_6973.$proc$verilog_files/multiclk_6973.v:8$2'.\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_6973.\n",
      "<suppressed ~2 debug messages>\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_6973.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_6973..\n",
      "Removed 0 unused cells and 5 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module multiclk_6973...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_6973.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_6973'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\multiclk_6973..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\multiclk_6973.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_6973'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_6973..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_6973.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_6973..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_6973.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_6973'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\multiclk_6973..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\multiclk_6973.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_6973'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_6973..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_6973.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_6973..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module multiclk_6973:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_6973.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_6973'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\multiclk_6973..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\multiclk_6973.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_6973'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_6973..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_6973.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_6973..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_6973..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_6973..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_6973.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_6973'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_6973..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_6973.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_6973'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\multiclk_6973..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\multiclk_6973.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_6973'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_6973..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_6973.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v\n",
      "Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $and.\n",
      "Using extmapper simplemap for cells of type $adff.\n",
      "No more expansions possible.\n",
      "<suppressed ~76 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_6973.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_6973'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_6973..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\multiclk_6973' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 1 gates and 3 wires to a netlist network with 2 inputs and 1 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:               AND cells:        1\n",
      "ABC RESULTS:        internal signals:        0\n",
      "ABC RESULTS:           input signals:        2\n",
      "ABC RESULTS:          output signals:        1\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_6973.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_6973'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_6973..\n",
      "Removed 0 unused cells and 3 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "Attribute `top' found on module `multiclk_6973'. Setting top module to multiclk_6973.\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\multiclk_6973\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\multiclk_6973\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== multiclk_6973 ===\n",
      "\n",
      "   Number of wires:                 10\n",
      "   Number of wire bits:             10\n",
      "   Number of public wires:          10\n",
      "   Number of public wire bits:      10\n",
      "   Number of ports:                  7\n",
      "   Number of port bits:              7\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  3\n",
      "     $_AND_                          1\n",
      "     $_DFF_PP0_                      2\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module multiclk_6973...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "yosys>     stat\n",
      "\n",
      "3. Printing statistics.\n",
      "\n",
      "=== multiclk_6973 ===\n",
      "\n",
      "   Number of wires:                 10\n",
      "   Number of wire bits:             10\n",
      "   Number of public wires:          10\n",
      "   Number of public wire bits:      10\n",
      "   Number of ports:                  7\n",
      "   Number of port bits:              7\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  3\n",
      "     $_AND_                          1\n",
      "     $_DFF_PP0_                      2\n",
      "\n",
      "\n",
      "yosys>     \n",
      "\n",
      "yosys> exit\n",
      "End of script. Logfile hash: be3aa283cb, CPU: user 0.04s system 0.00s, MEM: 13.77 MB peak\n",
      "Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "Time spent: 53% 1x abc (0 sec), 13% 13x opt_expr (0 sec), ...\n",
      "\n",
      "Combinational depth not found in report\n",
      "Flip-flop count not found in report\n",
      "Processed multiclk_6973\n",
      "Full Yosys Report:\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "\n",
      "yosys> \n",
      "\n",
      "yosys>     read_verilog verilog_files/pipe_2399.v\n",
      "\n",
      "1. Executing Verilog-2005 frontend: verilog_files/pipe_2399.v\n",
      "Parsing Verilog input from `verilog_files/pipe_2399.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\pipe_2399'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "yosys>     synth -top pipe_2399\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_2399\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_2399\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_2399.v:36$12 in module pipe_2399.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_2399.v:29$10 in module pipe_2399.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_2399.v:22$8 in module pipe_2399.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_2399.v:15$5 in module pipe_2399.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_2399.v:8$2 in module pipe_2399.\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 5 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "Found async reset \\reset in `\\pipe_2399.$proc$verilog_files/pipe_2399.v:36$12'.\n",
      "Found async reset \\reset in `\\pipe_2399.$proc$verilog_files/pipe_2399.v:29$10'.\n",
      "Found async reset \\reset in `\\pipe_2399.$proc$verilog_files/pipe_2399.v:22$8'.\n",
      "Found async reset \\reset in `\\pipe_2399.$proc$verilog_files/pipe_2399.v:15$5'.\n",
      "Found async reset \\reset in `\\pipe_2399.$proc$verilog_files/pipe_2399.v:8$2'.\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "Creating decoders for process `\\pipe_2399.$proc$verilog_files/pipe_2399.v:36$12'.\n",
      "     1/1: $0\\stage5_ff[0:0]\n",
      "Creating decoders for process `\\pipe_2399.$proc$verilog_files/pipe_2399.v:29$10'.\n",
      "     1/1: $0\\stage4_ff[0:0]\n",
      "Creating decoders for process `\\pipe_2399.$proc$verilog_files/pipe_2399.v:22$8'.\n",
      "     1/1: $0\\stage3_ff[0:0]\n",
      "Creating decoders for process `\\pipe_2399.$proc$verilog_files/pipe_2399.v:15$5'.\n",
      "     1/1: $0\\stage2_ff[0:0]\n",
      "Creating decoders for process `\\pipe_2399.$proc$verilog_files/pipe_2399.v:8$2'.\n",
      "     1/1: $0\\stage1_ff[0:0]\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "Creating register for signal `\\pipe_2399.\\stage5_ff' using process `\\pipe_2399.$proc$verilog_files/pipe_2399.v:36$12'.\n",
      "  created $adff cell `$procdff$17' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\pipe_2399.\\stage4_ff' using process `\\pipe_2399.$proc$verilog_files/pipe_2399.v:29$10'.\n",
      "  created $adff cell `$procdff$20' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\pipe_2399.\\stage3_ff' using process `\\pipe_2399.$proc$verilog_files/pipe_2399.v:22$8'.\n",
      "  created $adff cell `$procdff$23' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\pipe_2399.\\stage2_ff' using process `\\pipe_2399.$proc$verilog_files/pipe_2399.v:15$5'.\n",
      "  created $adff cell `$procdff$26' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\pipe_2399.\\stage1_ff' using process `\\pipe_2399.$proc$verilog_files/pipe_2399.v:8$2'.\n",
      "  created $adff cell `$procdff$29' with positive edge clock and positive level reset.\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Removing empty process `pipe_2399.$proc$verilog_files/pipe_2399.v:36$12'.\n",
      "Removing empty process `pipe_2399.$proc$verilog_files/pipe_2399.v:29$10'.\n",
      "Removing empty process `pipe_2399.$proc$verilog_files/pipe_2399.v:22$8'.\n",
      "Removing empty process `pipe_2399.$proc$verilog_files/pipe_2399.v:15$5'.\n",
      "Removing empty process `pipe_2399.$proc$verilog_files/pipe_2399.v:8$2'.\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_2399.\n",
      "<suppressed ~5 debug messages>\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_2399.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_2399..\n",
      "Removed 6 unused cells and 22 unused wires.\n",
      "<suppressed ~11 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module pipe_2399...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_2399.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_2399'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_2399..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_2399.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_2399'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_2399..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_2399.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_2399..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_2399.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_2399'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_2399..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_2399.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_2399'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_2399..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_2399.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_2399..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module pipe_2399:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_2399.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_2399'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_2399..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_2399.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_2399'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_2399..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_2399.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_2399..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_2399..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_2399..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_2399.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_2399'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_2399..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_2399.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_2399'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_2399..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_2399.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_2399'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_2399..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_2399.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v\n",
      "Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $or.\n",
      "Using extmapper simplemap for cells of type $and.\n",
      "Using extmapper simplemap for cells of type $not.\n",
      "Using extmapper simplemap for cells of type $adff.\n",
      "No more expansions possible.\n",
      "<suppressed ~81 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_2399.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_2399'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_2399..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\pipe_2399' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 2 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:              NAND cells:        1\n",
      "ABC RESULTS:                OR cells:        1\n",
      "ABC RESULTS:        internal signals:        1\n",
      "ABC RESULTS:           input signals:        3\n",
      "ABC RESULTS:          output signals:        2\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_2399.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_2399'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_2399..\n",
      "Removed 0 unused cells and 6 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "Attribute `top' found on module `pipe_2399'. Setting top module to pipe_2399.\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_2399\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_2399\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== pipe_2399 ===\n",
      "\n",
      "   Number of wires:                 13\n",
      "   Number of wire bits:             13\n",
      "   Number of public wires:          13\n",
      "   Number of public wire bits:      13\n",
      "   Number of ports:                  6\n",
      "   Number of port bits:              6\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  7\n",
      "     $_DFF_PP0_                      5\n",
      "     $_NAND_                         1\n",
      "     $_OR_                           1\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module pipe_2399...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "yosys>     stat\n",
      "\n",
      "3. Printing statistics.\n",
      "\n",
      "=== pipe_2399 ===\n",
      "\n",
      "   Number of wires:                 13\n",
      "   Number of wire bits:             13\n",
      "   Number of public wires:          13\n",
      "   Number of public wire bits:      13\n",
      "   Number of ports:                  6\n",
      "   Number of port bits:              6\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  7\n",
      "     $_DFF_PP0_                      5\n",
      "     $_NAND_                         1\n",
      "     $_OR_                           1\n",
      "\n",
      "\n",
      "yosys>     \n",
      "\n",
      "yosys> exit\n",
      "End of script. Logfile hash: 87d73ec298, CPU: user 0.04s system 0.00s, MEM: 13.59 MB peak\n",
      "Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "Time spent: 52% 1x abc (0 sec), 13% 13x opt_expr (0 sec), ...\n",
      "\n",
      "Combinational depth not found in report\n",
      "Flip-flop count not found in report\n",
      "Processed pipe_2399\n",
      "Full Yosys Report:\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "\n",
      "yosys> \n",
      "\n",
      "yosys>     read_verilog verilog_files/multiclk_1652.v\n",
      "\n",
      "1. Executing Verilog-2005 frontend: verilog_files/multiclk_1652.v\n",
      "Parsing Verilog input from `verilog_files/multiclk_1652.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\multiclk_1652'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "yosys>     synth -top multiclk_1652\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\multiclk_1652\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\multiclk_1652\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/multiclk_1652.v:13$3 in module multiclk_1652.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/multiclk_1652.v:8$2 in module multiclk_1652.\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 2 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "Found async reset \\reset in `\\multiclk_1652.$proc$verilog_files/multiclk_1652.v:13$3'.\n",
      "Found async reset \\reset in `\\multiclk_1652.$proc$verilog_files/multiclk_1652.v:8$2'.\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "Creating decoders for process `\\multiclk_1652.$proc$verilog_files/multiclk_1652.v:13$3'.\n",
      "     1/1: $0\\cross_domain[0:0]\n",
      "Creating decoders for process `\\multiclk_1652.$proc$verilog_files/multiclk_1652.v:8$2'.\n",
      "     1/1: $0\\reg1[0:0]\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "Creating register for signal `\\multiclk_1652.\\cross_domain' using process `\\multiclk_1652.$proc$verilog_files/multiclk_1652.v:13$3'.\n",
      "  created $adff cell `$procdff$6' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\multiclk_1652.\\reg1' using process `\\multiclk_1652.$proc$verilog_files/multiclk_1652.v:8$2'.\n",
      "  created $adff cell `$procdff$9' with positive edge clock and positive level reset.\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Removing empty process `multiclk_1652.$proc$verilog_files/multiclk_1652.v:13$3'.\n",
      "Removing empty process `multiclk_1652.$proc$verilog_files/multiclk_1652.v:8$2'.\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_1652.\n",
      "<suppressed ~2 debug messages>\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_1652.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_1652..\n",
      "Removed 0 unused cells and 5 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module multiclk_1652...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_1652.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_1652'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\multiclk_1652..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\multiclk_1652.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_1652'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_1652..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_1652.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_1652..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_1652.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_1652'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\multiclk_1652..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\multiclk_1652.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_1652'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_1652..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_1652.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_1652..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module multiclk_1652:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_1652.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_1652'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\multiclk_1652..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\multiclk_1652.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_1652'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_1652..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_1652.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_1652..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_1652..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_1652..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_1652.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_1652'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_1652..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_1652.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_1652'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\multiclk_1652..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\multiclk_1652.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_1652'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_1652..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_1652.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v\n",
      "Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $or.\n",
      "Using extmapper simplemap for cells of type $adff.\n",
      "No more expansions possible.\n",
      "<suppressed ~76 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_1652.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_1652'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_1652..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\multiclk_1652' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 1 gates and 3 wires to a netlist network with 2 inputs and 1 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:                OR cells:        1\n",
      "ABC RESULTS:        internal signals:        0\n",
      "ABC RESULTS:           input signals:        2\n",
      "ABC RESULTS:          output signals:        1\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_1652.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_1652'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_1652..\n",
      "Removed 0 unused cells and 3 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "Attribute `top' found on module `multiclk_1652'. Setting top module to multiclk_1652.\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\multiclk_1652\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\multiclk_1652\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== multiclk_1652 ===\n",
      "\n",
      "   Number of wires:                 11\n",
      "   Number of wire bits:             11\n",
      "   Number of public wires:          11\n",
      "   Number of public wire bits:      11\n",
      "   Number of ports:                  8\n",
      "   Number of port bits:              8\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  3\n",
      "     $_DFF_PP0_                      2\n",
      "     $_OR_                           1\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module multiclk_1652...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "yosys>     stat\n",
      "\n",
      "3. Printing statistics.\n",
      "\n",
      "=== multiclk_1652 ===\n",
      "\n",
      "   Number of wires:                 11\n",
      "   Number of wire bits:             11\n",
      "   Number of public wires:          11\n",
      "   Number of public wire bits:      11\n",
      "   Number of ports:                  8\n",
      "   Number of port bits:              8\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  3\n",
      "     $_DFF_PP0_                      2\n",
      "     $_OR_                           1\n",
      "\n",
      "\n",
      "yosys>     \n",
      "\n",
      "yosys> exit\n",
      "End of script. Logfile hash: a519dd8b39, CPU: user 0.04s system 0.00s, MEM: 14.33 MB peak\n",
      "Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "Time spent: 53% 1x abc (0 sec), 13% 13x opt_expr (0 sec), ...\n",
      "\n",
      "Combinational depth not found in report\n",
      "Flip-flop count not found in report\n",
      "Processed multiclk_1652\n",
      "Full Yosys Report:\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "\n",
      "yosys> \n",
      "\n",
      "yosys>     read_verilog verilog_files/fanin_9709.v\n",
      "\n",
      "1. Executing Verilog-2005 frontend: verilog_files/fanin_9709.v\n",
      "Parsing Verilog input from `verilog_files/fanin_9709.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\fanin_9709'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "yosys>     synth -top fanin_9709\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\fanin_9709\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\fanin_9709\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_9709.\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_9709.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_9709..\n",
      "Removed 0 unused cells and 7 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module fanin_9709...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_9709.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_9709'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\fanin_9709..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\fanin_9709.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_9709'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_9709..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_9709.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_9709..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_9709.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_9709'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\fanin_9709..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\fanin_9709.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_9709'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_9709..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_9709.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_9709..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module fanin_9709:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_9709.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_9709'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\fanin_9709..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\fanin_9709.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_9709'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_9709..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_9709.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_9709..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_9709..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_9709..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_9709.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_9709'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_9709..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_9709.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_9709'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\fanin_9709..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\fanin_9709.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_9709'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_9709..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_9709.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v\n",
      "Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $or.\n",
      "No more expansions possible.\n",
      "<suppressed ~80 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_9709.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_9709'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_9709..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\fanin_9709' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 1 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:                OR cells:        7\n",
      "ABC RESULTS:        internal signals:        6\n",
      "ABC RESULTS:           input signals:        8\n",
      "ABC RESULTS:          output signals:        1\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_9709.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_9709'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_9709..\n",
      "Removed 0 unused cells and 15 unused wires.\n",
      "<suppressed ~7 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "Attribute `top' found on module `fanin_9709'. Setting top module to fanin_9709.\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\fanin_9709\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\fanin_9709\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== fanin_9709 ===\n",
      "\n",
      "   Number of wires:                 16\n",
      "   Number of wire bits:             16\n",
      "   Number of public wires:          10\n",
      "   Number of public wire bits:      10\n",
      "   Number of ports:                  9\n",
      "   Number of port bits:              9\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  7\n",
      "     $_OR_                           7\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module fanin_9709...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "yosys>     stat\n",
      "\n",
      "3. Printing statistics.\n",
      "\n",
      "=== fanin_9709 ===\n",
      "\n",
      "   Number of wires:                 16\n",
      "   Number of wire bits:             16\n",
      "   Number of public wires:          10\n",
      "   Number of public wire bits:      10\n",
      "   Number of ports:                  9\n",
      "   Number of port bits:              9\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  7\n",
      "     $_OR_                           7\n",
      "\n",
      "\n",
      "yosys>     \n",
      "\n",
      "yosys> exit\n",
      "End of script. Logfile hash: ee314e12a4, CPU: user 0.04s system 0.00s, MEM: 13.41 MB peak\n",
      "Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "Time spent: 52% 1x abc (0 sec), 13% 13x opt_expr (0 sec), ...\n",
      "\n",
      "Combinational depth not found in report\n",
      "Flip-flop count not found in report\n",
      "Processed fanin_9709\n",
      "Full Yosys Report:\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "\n",
      "yosys> \n",
      "\n",
      "yosys>     read_verilog verilog_files/pipe_5477.v\n",
      "\n",
      "1. Executing Verilog-2005 frontend: verilog_files/pipe_5477.v\n",
      "Parsing Verilog input from `verilog_files/pipe_5477.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\pipe_5477'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "yosys>     synth -top pipe_5477\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_5477\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_5477\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_5477.v:43$15 in module pipe_5477.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_5477.v:36$13 in module pipe_5477.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_5477.v:29$10 in module pipe_5477.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_5477.v:22$8 in module pipe_5477.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_5477.v:15$5 in module pipe_5477.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_5477.v:8$3 in module pipe_5477.\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 6 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "Found async reset \\reset in `\\pipe_5477.$proc$verilog_files/pipe_5477.v:43$15'.\n",
      "Found async reset \\reset in `\\pipe_5477.$proc$verilog_files/pipe_5477.v:36$13'.\n",
      "Found async reset \\reset in `\\pipe_5477.$proc$verilog_files/pipe_5477.v:29$10'.\n",
      "Found async reset \\reset in `\\pipe_5477.$proc$verilog_files/pipe_5477.v:22$8'.\n",
      "Found async reset \\reset in `\\pipe_5477.$proc$verilog_files/pipe_5477.v:15$5'.\n",
      "Found async reset \\reset in `\\pipe_5477.$proc$verilog_files/pipe_5477.v:8$3'.\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "Creating decoders for process `\\pipe_5477.$proc$verilog_files/pipe_5477.v:43$15'.\n",
      "     1/1: $0\\stage6_ff[0:0]\n",
      "Creating decoders for process `\\pipe_5477.$proc$verilog_files/pipe_5477.v:36$13'.\n",
      "     1/1: $0\\stage5_ff[0:0]\n",
      "Creating decoders for process `\\pipe_5477.$proc$verilog_files/pipe_5477.v:29$10'.\n",
      "     1/1: $0\\stage4_ff[0:0]\n",
      "Creating decoders for process `\\pipe_5477.$proc$verilog_files/pipe_5477.v:22$8'.\n",
      "     1/1: $0\\stage3_ff[0:0]\n",
      "Creating decoders for process `\\pipe_5477.$proc$verilog_files/pipe_5477.v:15$5'.\n",
      "     1/1: $0\\stage2_ff[0:0]\n",
      "Creating decoders for process `\\pipe_5477.$proc$verilog_files/pipe_5477.v:8$3'.\n",
      "     1/1: $0\\stage1_ff[0:0]\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "Creating register for signal `\\pipe_5477.\\stage6_ff' using process `\\pipe_5477.$proc$verilog_files/pipe_5477.v:43$15'.\n",
      "  created $adff cell `$procdff$19' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\pipe_5477.\\stage5_ff' using process `\\pipe_5477.$proc$verilog_files/pipe_5477.v:36$13'.\n",
      "  created $adff cell `$procdff$22' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\pipe_5477.\\stage4_ff' using process `\\pipe_5477.$proc$verilog_files/pipe_5477.v:29$10'.\n",
      "  created $adff cell `$procdff$25' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\pipe_5477.\\stage3_ff' using process `\\pipe_5477.$proc$verilog_files/pipe_5477.v:22$8'.\n",
      "  created $adff cell `$procdff$28' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\pipe_5477.\\stage2_ff' using process `\\pipe_5477.$proc$verilog_files/pipe_5477.v:15$5'.\n",
      "  created $adff cell `$procdff$31' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\pipe_5477.\\stage1_ff' using process `\\pipe_5477.$proc$verilog_files/pipe_5477.v:8$3'.\n",
      "  created $adff cell `$procdff$34' with positive edge clock and positive level reset.\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Removing empty process `pipe_5477.$proc$verilog_files/pipe_5477.v:43$15'.\n",
      "Removing empty process `pipe_5477.$proc$verilog_files/pipe_5477.v:36$13'.\n",
      "Removing empty process `pipe_5477.$proc$verilog_files/pipe_5477.v:29$10'.\n",
      "Removing empty process `pipe_5477.$proc$verilog_files/pipe_5477.v:22$8'.\n",
      "Removing empty process `pipe_5477.$proc$verilog_files/pipe_5477.v:15$5'.\n",
      "Removing empty process `pipe_5477.$proc$verilog_files/pipe_5477.v:8$3'.\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_5477.\n",
      "<suppressed ~6 debug messages>\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_5477.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_5477..\n",
      "Removed 7 unused cells and 26 unused wires.\n",
      "<suppressed ~13 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module pipe_5477...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_5477.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_5477'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_5477..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_5477.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_5477'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_5477..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_5477.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_5477..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_5477.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_5477'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_5477..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_5477.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_5477'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_5477..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_5477.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_5477..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module pipe_5477:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_5477.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_5477'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_5477..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_5477.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_5477'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_5477..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_5477.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_5477..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_5477..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_5477..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_5477.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_5477'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_5477..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_5477.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_5477'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_5477..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_5477.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_5477'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_5477..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_5477.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v\n",
      "Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $and.\n",
      "Using extmapper simplemap for cells of type $not.\n",
      "Using extmapper simplemap for cells of type $or.\n",
      "Using extmapper simplemap for cells of type $adff.\n",
      "No more expansions possible.\n",
      "<suppressed ~82 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_5477.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_5477'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_5477..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\pipe_5477' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 2 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:              NAND cells:        1\n",
      "ABC RESULTS:                OR cells:        1\n",
      "ABC RESULTS:        internal signals:        1\n",
      "ABC RESULTS:           input signals:        3\n",
      "ABC RESULTS:          output signals:        2\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_5477.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_5477'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_5477..\n",
      "Removed 0 unused cells and 6 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "Attribute `top' found on module `pipe_5477'. Setting top module to pipe_5477.\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_5477\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_5477\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== pipe_5477 ===\n",
      "\n",
      "   Number of wires:                 13\n",
      "   Number of wire bits:             13\n",
      "   Number of public wires:          13\n",
      "   Number of public wire bits:      13\n",
      "   Number of ports:                  5\n",
      "   Number of port bits:              5\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  8\n",
      "     $_DFF_PP0_                      6\n",
      "     $_NAND_                         1\n",
      "     $_OR_                           1\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module pipe_5477...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "yosys>     stat\n",
      "\n",
      "3. Printing statistics.\n",
      "\n",
      "=== pipe_5477 ===\n",
      "\n",
      "   Number of wires:                 13\n",
      "   Number of wire bits:             13\n",
      "   Number of public wires:          13\n",
      "   Number of public wire bits:      13\n",
      "   Number of ports:                  5\n",
      "   Number of port bits:              5\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  8\n",
      "     $_DFF_PP0_                      6\n",
      "     $_NAND_                         1\n",
      "     $_OR_                           1\n",
      "\n",
      "\n",
      "yosys>     \n",
      "\n",
      "yosys> exit\n",
      "End of script. Logfile hash: 9d038e66d9, CPU: user 0.05s system 0.00s, MEM: 13.95 MB peak\n",
      "Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "Time spent: 51% 1x abc (0 sec), 13% 13x opt_expr (0 sec), ...\n",
      "\n",
      "Combinational depth not found in report\n",
      "Flip-flop count not found in report\n",
      "Processed pipe_5477\n",
      "Full Yosys Report:\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "\n",
      "yosys> \n",
      "\n",
      "yosys>     read_verilog verilog_files/comb_4357.v\n",
      "\n",
      "1. Executing Verilog-2005 frontend: verilog_files/comb_4357.v\n",
      "Parsing Verilog input from `verilog_files/comb_4357.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\comb_4357'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "yosys>     synth -top comb_4357\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\comb_4357\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\comb_4357\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_4357.\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_4357.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_4357..\n",
      "Removed 0 unused cells and 3 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module comb_4357...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_4357.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_4357'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\comb_4357..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\comb_4357.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_4357'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_4357..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_4357.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_4357..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_4357.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_4357'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\comb_4357..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\comb_4357.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_4357'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_4357..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_4357.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_4357..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module comb_4357:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_4357.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_4357'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\comb_4357..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\comb_4357.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_4357'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_4357..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_4357.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_4357..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_4357..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_4357..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_4357.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_4357'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_4357..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_4357.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_4357'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\comb_4357..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\comb_4357.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_4357'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_4357..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_4357.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v\n",
      "Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $or.\n",
      "No more expansions possible.\n",
      "<suppressed ~76 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_4357.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_4357'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_4357..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\comb_4357' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 1 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:                OR cells:        1\n",
      "ABC RESULTS:        internal signals:        2\n",
      "ABC RESULTS:           input signals:        2\n",
      "ABC RESULTS:          output signals:        1\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_4357.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_4357'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_4357..\n",
      "Removed 0 unused cells and 5 unused wires.\n",
      "<suppressed ~3 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "Attribute `top' found on module `comb_4357'. Setting top module to comb_4357.\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\comb_4357\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\comb_4357\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== comb_4357 ===\n",
      "\n",
      "   Number of wires:                  4\n",
      "   Number of wire bits:              4\n",
      "   Number of public wires:           4\n",
      "   Number of public wire bits:       4\n",
      "   Number of ports:                  3\n",
      "   Number of port bits:              3\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  1\n",
      "     $_OR_                           1\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module comb_4357...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "yosys>     stat\n",
      "\n",
      "3. Printing statistics.\n",
      "\n",
      "=== comb_4357 ===\n",
      "\n",
      "   Number of wires:                  4\n",
      "   Number of wire bits:              4\n",
      "   Number of public wires:           4\n",
      "   Number of public wire bits:       4\n",
      "   Number of ports:                  3\n",
      "   Number of port bits:              3\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  1\n",
      "     $_OR_                           1\n",
      "\n",
      "\n",
      "yosys>     \n",
      "\n",
      "yosys> exit\n",
      "End of script. Logfile hash: b7aca41889, CPU: user 0.04s system 0.00s, MEM: 13.61 MB peak\n",
      "Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "Time spent: 54% 1x abc (0 sec), 13% 13x opt_expr (0 sec), ...\n",
      "\n",
      "Combinational depth not found in report\n",
      "Flip-flop count not found in report\n",
      "Processed comb_4357\n",
      "Full Yosys Report:\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "\n",
      "yosys> \n",
      "\n",
      "yosys>     read_verilog verilog_files/pipe_1025.v\n",
      "\n",
      "1. Executing Verilog-2005 frontend: verilog_files/pipe_1025.v\n",
      "Parsing Verilog input from `verilog_files/pipe_1025.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\pipe_1025'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "yosys>     synth -top pipe_1025\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_1025\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_1025\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_1025.v:22$6 in module pipe_1025.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_1025.v:15$4 in module pipe_1025.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_1025.v:8$2 in module pipe_1025.\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 3 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "Found async reset \\reset in `\\pipe_1025.$proc$verilog_files/pipe_1025.v:22$6'.\n",
      "Found async reset \\reset in `\\pipe_1025.$proc$verilog_files/pipe_1025.v:15$4'.\n",
      "Found async reset \\reset in `\\pipe_1025.$proc$verilog_files/pipe_1025.v:8$2'.\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "Creating decoders for process `\\pipe_1025.$proc$verilog_files/pipe_1025.v:22$6'.\n",
      "     1/1: $0\\stage3_ff[0:0]\n",
      "Creating decoders for process `\\pipe_1025.$proc$verilog_files/pipe_1025.v:15$4'.\n",
      "     1/1: $0\\stage2_ff[0:0]\n",
      "Creating decoders for process `\\pipe_1025.$proc$verilog_files/pipe_1025.v:8$2'.\n",
      "     1/1: $0\\stage1_ff[0:0]\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "Creating register for signal `\\pipe_1025.\\stage3_ff' using process `\\pipe_1025.$proc$verilog_files/pipe_1025.v:22$6'.\n",
      "  created $adff cell `$procdff$11' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\pipe_1025.\\stage2_ff' using process `\\pipe_1025.$proc$verilog_files/pipe_1025.v:15$4'.\n",
      "  created $adff cell `$procdff$14' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\pipe_1025.\\stage1_ff' using process `\\pipe_1025.$proc$verilog_files/pipe_1025.v:8$2'.\n",
      "  created $adff cell `$procdff$17' with positive edge clock and positive level reset.\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Removing empty process `pipe_1025.$proc$verilog_files/pipe_1025.v:22$6'.\n",
      "Removing empty process `pipe_1025.$proc$verilog_files/pipe_1025.v:15$4'.\n",
      "Removing empty process `pipe_1025.$proc$verilog_files/pipe_1025.v:8$2'.\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_1025.\n",
      "<suppressed ~3 debug messages>\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_1025.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_1025..\n",
      "Removed 2 unused cells and 12 unused wires.\n",
      "<suppressed ~5 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module pipe_1025...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_1025.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_1025'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_1025..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_1025.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_1025'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_1025..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_1025.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_1025..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_1025.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_1025'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_1025..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_1025.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_1025'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_1025..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_1025.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_1025..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module pipe_1025:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_1025.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_1025'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_1025..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_1025.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_1025'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_1025..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_1025.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_1025..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_1025..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_1025..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_1025.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_1025'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_1025..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_1025.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_1025'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_1025..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_1025.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_1025'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_1025..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_1025.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v\n",
      "Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $and.\n",
      "Using extmapper simplemap for cells of type $not.\n",
      "Using extmapper simplemap for cells of type $adff.\n",
      "No more expansions possible.\n",
      "<suppressed ~79 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_1025.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_1025'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_1025..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\pipe_1025' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 2 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:               AND cells:        1\n",
      "ABC RESULTS:              NAND cells:        1\n",
      "ABC RESULTS:        internal signals:        1\n",
      "ABC RESULTS:           input signals:        4\n",
      "ABC RESULTS:          output signals:        2\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_1025.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_1025'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_1025..\n",
      "Removed 0 unused cells and 7 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "Attribute `top' found on module `pipe_1025'. Setting top module to pipe_1025.\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_1025\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_1025\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== pipe_1025 ===\n",
      "\n",
      "   Number of wires:                 12\n",
      "   Number of wire bits:             12\n",
      "   Number of public wires:          12\n",
      "   Number of public wire bits:      12\n",
      "   Number of ports:                  7\n",
      "   Number of port bits:              7\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  5\n",
      "     $_AND_                          1\n",
      "     $_DFF_PP0_                      3\n",
      "     $_NAND_                         1\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module pipe_1025...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "yosys>     stat\n",
      "\n",
      "3. Printing statistics.\n",
      "\n",
      "=== pipe_1025 ===\n",
      "\n",
      "   Number of wires:                 12\n",
      "   Number of wire bits:             12\n",
      "   Number of public wires:          12\n",
      "   Number of public wire bits:      12\n",
      "   Number of ports:                  7\n",
      "   Number of port bits:              7\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  5\n",
      "     $_AND_                          1\n",
      "     $_DFF_PP0_                      3\n",
      "     $_NAND_                         1\n",
      "\n",
      "\n",
      "yosys>     \n",
      "\n",
      "yosys> exit\n",
      "End of script. Logfile hash: 0657e75453, CPU: user 0.04s system 0.00s, MEM: 13.53 MB peak\n",
      "Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "Time spent: 53% 1x abc (0 sec), 13% 13x opt_expr (0 sec), ...\n",
      "\n",
      "Combinational depth not found in report\n",
      "Flip-flop count not found in report\n",
      "Processed pipe_1025\n",
      "Full Yosys Report:\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "\n",
      "yosys> \n",
      "\n",
      "yosys>     read_verilog verilog_files/comb_9868.v\n",
      "\n",
      "1. Executing Verilog-2005 frontend: verilog_files/comb_9868.v\n",
      "Parsing Verilog input from `verilog_files/comb_9868.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\comb_9868'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "yosys>     synth -top comb_9868\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\comb_9868\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\comb_9868\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_9868.\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_9868.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_9868..\n",
      "Removed 0 unused cells and 8 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module comb_9868...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_9868.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_9868'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\comb_9868..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\comb_9868.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_9868'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_9868..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_9868.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_9868..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_9868.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_9868'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\comb_9868..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\comb_9868.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_9868'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_9868..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_9868.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_9868..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module comb_9868:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_9868.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_9868'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\comb_9868..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\comb_9868.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_9868'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_9868..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_9868.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_9868..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_9868..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_9868..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_9868.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_9868'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_9868..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_9868.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_9868'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\comb_9868..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\comb_9868.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_9868'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_9868..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_9868.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v\n",
      "Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $or.\n",
      "Using extmapper simplemap for cells of type $and.\n",
      "Using extmapper simplemap for cells of type $xor.\n",
      "No more expansions possible.\n",
      "<suppressed ~81 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_9868.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_9868'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_9868..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\comb_9868' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 8 gates and 11 wires to a netlist network with 3 inputs and 1 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:            ANDNOT cells:        1\n",
      "ABC RESULTS:               NOR cells:        1\n",
      "ABC RESULTS:               XOR cells:        2\n",
      "ABC RESULTS:        internal signals:        7\n",
      "ABC RESULTS:           input signals:        3\n",
      "ABC RESULTS:          output signals:        1\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_9868.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_9868'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_9868..\n",
      "Removed 0 unused cells and 11 unused wires.\n",
      "<suppressed ~8 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "Attribute `top' found on module `comb_9868'. Setting top module to comb_9868.\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\comb_9868\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\comb_9868\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== comb_9868 ===\n",
      "\n",
      "   Number of wires:                 10\n",
      "   Number of wire bits:             10\n",
      "   Number of public wires:           7\n",
      "   Number of public wire bits:       7\n",
      "   Number of ports:                  6\n",
      "   Number of port bits:              6\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  4\n",
      "     $_ANDNOT_                       1\n",
      "     $_NOR_                          1\n",
      "     $_XOR_                          2\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module comb_9868...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "yosys>     stat\n",
      "\n",
      "3. Printing statistics.\n",
      "\n",
      "=== comb_9868 ===\n",
      "\n",
      "   Number of wires:                 10\n",
      "   Number of wire bits:             10\n",
      "   Number of public wires:           7\n",
      "   Number of public wire bits:       7\n",
      "   Number of ports:                  6\n",
      "   Number of port bits:              6\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  4\n",
      "     $_ANDNOT_                       1\n",
      "     $_NOR_                          1\n",
      "     $_XOR_                          2\n",
      "\n",
      "\n",
      "yosys>     \n",
      "\n",
      "yosys> exit\n",
      "End of script. Logfile hash: 277963c32a, CPU: user 0.04s system 0.00s, MEM: 13.44 MB peak\n",
      "Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "Time spent: 53% 1x abc (0 sec), 13% 13x opt_expr (0 sec), ...\n",
      "\n",
      "Combinational depth not found in report\n",
      "Flip-flop count not found in report\n",
      "Processed comb_9868\n",
      "Full Yosys Report:\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "\n",
      "yosys> \n",
      "\n",
      "yosys>     read_verilog verilog_files/multiclk_5290.v\n",
      "\n",
      "1. Executing Verilog-2005 frontend: verilog_files/multiclk_5290.v\n",
      "Parsing Verilog input from `verilog_files/multiclk_5290.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\multiclk_5290'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "yosys>     synth -top multiclk_5290\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\multiclk_5290\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\multiclk_5290\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/multiclk_5290.v:13$3 in module multiclk_5290.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/multiclk_5290.v:8$2 in module multiclk_5290.\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 2 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "Found async reset \\reset in `\\multiclk_5290.$proc$verilog_files/multiclk_5290.v:13$3'.\n",
      "Found async reset \\reset in `\\multiclk_5290.$proc$verilog_files/multiclk_5290.v:8$2'.\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "Creating decoders for process `\\multiclk_5290.$proc$verilog_files/multiclk_5290.v:13$3'.\n",
      "     1/1: $0\\cross_domain[0:0]\n",
      "Creating decoders for process `\\multiclk_5290.$proc$verilog_files/multiclk_5290.v:8$2'.\n",
      "     1/1: $0\\reg1[0:0]\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "Creating register for signal `\\multiclk_5290.\\cross_domain' using process `\\multiclk_5290.$proc$verilog_files/multiclk_5290.v:13$3'.\n",
      "  created $adff cell `$procdff$6' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\multiclk_5290.\\reg1' using process `\\multiclk_5290.$proc$verilog_files/multiclk_5290.v:8$2'.\n",
      "  created $adff cell `$procdff$9' with positive edge clock and positive level reset.\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Removing empty process `multiclk_5290.$proc$verilog_files/multiclk_5290.v:13$3'.\n",
      "Removing empty process `multiclk_5290.$proc$verilog_files/multiclk_5290.v:8$2'.\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_5290.\n",
      "<suppressed ~2 debug messages>\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_5290.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_5290..\n",
      "Removed 0 unused cells and 5 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module multiclk_5290...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_5290.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_5290'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\multiclk_5290..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\multiclk_5290.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_5290'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_5290..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_5290.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_5290..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_5290.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_5290'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\multiclk_5290..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\multiclk_5290.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_5290'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_5290..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_5290.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_5290..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module multiclk_5290:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_5290.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_5290'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\multiclk_5290..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\multiclk_5290.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_5290'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_5290..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_5290.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_5290..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_5290..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_5290..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_5290.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_5290'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_5290..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_5290.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_5290'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\multiclk_5290..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\multiclk_5290.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_5290'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_5290..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_5290.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v\n",
      "Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $xor.\n",
      "Using extmapper simplemap for cells of type $adff.\n",
      "No more expansions possible.\n",
      "<suppressed ~76 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_5290.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_5290'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_5290..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\multiclk_5290' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 1 gates and 3 wires to a netlist network with 2 inputs and 1 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:               XOR cells:        1\n",
      "ABC RESULTS:        internal signals:        0\n",
      "ABC RESULTS:           input signals:        2\n",
      "ABC RESULTS:          output signals:        1\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_5290.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_5290'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_5290..\n",
      "Removed 0 unused cells and 3 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "Attribute `top' found on module `multiclk_5290'. Setting top module to multiclk_5290.\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\multiclk_5290\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\multiclk_5290\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== multiclk_5290 ===\n",
      "\n",
      "   Number of wires:                  9\n",
      "   Number of wire bits:              9\n",
      "   Number of public wires:           9\n",
      "   Number of public wire bits:       9\n",
      "   Number of ports:                  6\n",
      "   Number of port bits:              6\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  3\n",
      "     $_DFF_PP0_                      2\n",
      "     $_XOR_                          1\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module multiclk_5290...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "yosys>     stat\n",
      "\n",
      "3. Printing statistics.\n",
      "\n",
      "=== multiclk_5290 ===\n",
      "\n",
      "   Number of wires:                  9\n",
      "   Number of wire bits:              9\n",
      "   Number of public wires:           9\n",
      "   Number of public wire bits:       9\n",
      "   Number of ports:                  6\n",
      "   Number of port bits:              6\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  3\n",
      "     $_DFF_PP0_                      2\n",
      "     $_XOR_                          1\n",
      "\n",
      "\n",
      "yosys>     \n",
      "\n",
      "yosys> exit\n",
      "End of script. Logfile hash: 79a9f6ab2a, CPU: user 0.04s system 0.00s, MEM: 14.23 MB peak\n",
      "Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "Time spent: 53% 1x abc (0 sec), 13% 13x opt_expr (0 sec), ...\n",
      "\n",
      "Combinational depth not found in report\n",
      "Flip-flop count not found in report\n",
      "Processed multiclk_5290\n",
      "Full Yosys Report:\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "\n",
      "yosys> \n",
      "\n",
      "yosys>     read_verilog verilog_files/pipe_1945.v\n",
      "\n",
      "1. Executing Verilog-2005 frontend: verilog_files/pipe_1945.v\n",
      "Parsing Verilog input from `verilog_files/pipe_1945.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\pipe_1945'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "yosys>     synth -top pipe_1945\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_1945\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_1945\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_1945.v:15$4 in module pipe_1945.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_1945.v:8$2 in module pipe_1945.\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 2 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "Found async reset \\reset in `\\pipe_1945.$proc$verilog_files/pipe_1945.v:15$4'.\n",
      "Found async reset \\reset in `\\pipe_1945.$proc$verilog_files/pipe_1945.v:8$2'.\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "Creating decoders for process `\\pipe_1945.$proc$verilog_files/pipe_1945.v:15$4'.\n",
      "     1/1: $0\\stage2_ff[0:0]\n",
      "Creating decoders for process `\\pipe_1945.$proc$verilog_files/pipe_1945.v:8$2'.\n",
      "     1/1: $0\\stage1_ff[0:0]\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "Creating register for signal `\\pipe_1945.\\stage2_ff' using process `\\pipe_1945.$proc$verilog_files/pipe_1945.v:15$4'.\n",
      "  created $adff cell `$procdff$8' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\pipe_1945.\\stage1_ff' using process `\\pipe_1945.$proc$verilog_files/pipe_1945.v:8$2'.\n",
      "  created $adff cell `$procdff$11' with positive edge clock and positive level reset.\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Removing empty process `pipe_1945.$proc$verilog_files/pipe_1945.v:15$4'.\n",
      "Removing empty process `pipe_1945.$proc$verilog_files/pipe_1945.v:8$2'.\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_1945.\n",
      "<suppressed ~3 debug messages>\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_1945.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_1945..\n",
      "Removed 1 unused cells and 8 unused wires.\n",
      "<suppressed ~3 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module pipe_1945...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_1945.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_1945'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_1945..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_1945.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_1945'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_1945..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_1945.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_1945..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_1945.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_1945'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_1945..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_1945.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_1945'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_1945..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_1945.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_1945..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module pipe_1945:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_1945.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_1945'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_1945..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_1945.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_1945'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_1945..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_1945.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_1945..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_1945..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_1945..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_1945.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_1945'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_1945..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_1945.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_1945'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_1945..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_1945.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_1945'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_1945..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_1945.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v\n",
      "Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $xor.\n",
      "Using extmapper simplemap for cells of type $adff.\n",
      "No more expansions possible.\n",
      "<suppressed ~76 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_1945.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_1945'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_1945..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\pipe_1945' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 1 gates and 3 wires to a netlist network with 2 inputs and 1 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:               XOR cells:        1\n",
      "ABC RESULTS:        internal signals:        0\n",
      "ABC RESULTS:           input signals:        2\n",
      "ABC RESULTS:          output signals:        1\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_1945.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_1945'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_1945..\n",
      "Removed 0 unused cells and 3 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "Attribute `top' found on module `pipe_1945'. Setting top module to pipe_1945.\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_1945\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_1945\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== pipe_1945 ===\n",
      "\n",
      "   Number of wires:                 11\n",
      "   Number of wire bits:             11\n",
      "   Number of public wires:          11\n",
      "   Number of public wire bits:      11\n",
      "   Number of ports:                  7\n",
      "   Number of port bits:              7\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  3\n",
      "     $_DFF_PP0_                      2\n",
      "     $_XOR_                          1\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module pipe_1945...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "yosys>     stat\n",
      "\n",
      "3. Printing statistics.\n",
      "\n",
      "=== pipe_1945 ===\n",
      "\n",
      "   Number of wires:                 11\n",
      "   Number of wire bits:             11\n",
      "   Number of public wires:          11\n",
      "   Number of public wire bits:      11\n",
      "   Number of ports:                  7\n",
      "   Number of port bits:              7\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  3\n",
      "     $_DFF_PP0_                      2\n",
      "     $_XOR_                          1\n",
      "\n",
      "\n",
      "yosys>     \n",
      "\n",
      "yosys> exit\n",
      "End of script. Logfile hash: 84e629a53e, CPU: user 0.04s system 0.00s, MEM: 13.77 MB peak\n",
      "Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "Time spent: 53% 1x abc (0 sec), 13% 13x opt_expr (0 sec), ...\n",
      "\n",
      "Combinational depth not found in report\n",
      "Flip-flop count not found in report\n",
      "Processed pipe_1945\n",
      "Full Yosys Report:\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "\n",
      "yosys> \n",
      "\n",
      "yosys>     read_verilog verilog_files/multiclk_1090.v\n",
      "\n",
      "1. Executing Verilog-2005 frontend: verilog_files/multiclk_1090.v\n",
      "Parsing Verilog input from `verilog_files/multiclk_1090.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\multiclk_1090'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "yosys>     synth -top multiclk_1090\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\multiclk_1090\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\multiclk_1090\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/multiclk_1090.v:13$4 in module multiclk_1090.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/multiclk_1090.v:8$3 in module multiclk_1090.\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 2 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "Found async reset \\reset in `\\multiclk_1090.$proc$verilog_files/multiclk_1090.v:13$4'.\n",
      "Found async reset \\reset in `\\multiclk_1090.$proc$verilog_files/multiclk_1090.v:8$3'.\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "Creating decoders for process `\\multiclk_1090.$proc$verilog_files/multiclk_1090.v:13$4'.\n",
      "     1/1: $0\\cross_domain[0:0]\n",
      "Creating decoders for process `\\multiclk_1090.$proc$verilog_files/multiclk_1090.v:8$3'.\n",
      "     1/1: $0\\reg1[0:0]\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "Creating register for signal `\\multiclk_1090.\\cross_domain' using process `\\multiclk_1090.$proc$verilog_files/multiclk_1090.v:13$4'.\n",
      "  created $adff cell `$procdff$7' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\multiclk_1090.\\reg1' using process `\\multiclk_1090.$proc$verilog_files/multiclk_1090.v:8$3'.\n",
      "  created $adff cell `$procdff$10' with positive edge clock and positive level reset.\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Removing empty process `multiclk_1090.$proc$verilog_files/multiclk_1090.v:13$4'.\n",
      "Removing empty process `multiclk_1090.$proc$verilog_files/multiclk_1090.v:8$3'.\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_1090.\n",
      "<suppressed ~3 debug messages>\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_1090.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_1090..\n",
      "Removed 0 unused cells and 6 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module multiclk_1090...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_1090.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_1090'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\multiclk_1090..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\multiclk_1090.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_1090'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_1090..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_1090.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_1090..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_1090.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_1090'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\multiclk_1090..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\multiclk_1090.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_1090'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_1090..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_1090.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_1090..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module multiclk_1090:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_1090.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_1090'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\multiclk_1090..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\multiclk_1090.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_1090'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_1090..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_1090.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_1090..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_1090..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_1090..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_1090.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_1090'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_1090..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_1090.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_1090'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\multiclk_1090..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\multiclk_1090.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_1090'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_1090..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_1090.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v\n",
      "Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $not.\n",
      "Using extmapper simplemap for cells of type $adff.\n",
      "No more expansions possible.\n",
      "<suppressed ~76 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_1090.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_1090'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_1090..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\multiclk_1090' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:               NOT cells:        1\n",
      "ABC RESULTS:        internal signals:        0\n",
      "ABC RESULTS:           input signals:        1\n",
      "ABC RESULTS:          output signals:        1\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_1090.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_1090'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_1090..\n",
      "Removed 0 unused cells and 2 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "Attribute `top' found on module `multiclk_1090'. Setting top module to multiclk_1090.\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\multiclk_1090\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\multiclk_1090\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== multiclk_1090 ===\n",
      "\n",
      "   Number of wires:                  9\n",
      "   Number of wire bits:              9\n",
      "   Number of public wires:           9\n",
      "   Number of public wire bits:       9\n",
      "   Number of ports:                  6\n",
      "   Number of port bits:              6\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  3\n",
      "     $_DFF_PP0_                      2\n",
      "     $_NOT_                          1\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module multiclk_1090...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "yosys>     stat\n",
      "\n",
      "3. Printing statistics.\n",
      "\n",
      "=== multiclk_1090 ===\n",
      "\n",
      "   Number of wires:                  9\n",
      "   Number of wire bits:              9\n",
      "   Number of public wires:           9\n",
      "   Number of public wire bits:       9\n",
      "   Number of ports:                  6\n",
      "   Number of port bits:              6\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  3\n",
      "     $_DFF_PP0_                      2\n",
      "     $_NOT_                          1\n",
      "\n",
      "\n",
      "yosys>     \n",
      "\n",
      "yosys> exit\n",
      "End of script. Logfile hash: fa3e050b3b, CPU: user 0.04s system 0.00s, MEM: 13.73 MB peak\n",
      "Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "Time spent: 53% 1x abc (0 sec), 13% 13x opt_expr (0 sec), ...\n",
      "\n",
      "Combinational depth not found in report\n",
      "Flip-flop count not found in report\n",
      "Processed multiclk_1090\n",
      "Full Yosys Report:\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "\n",
      "yosys> \n",
      "\n",
      "yosys>     read_verilog verilog_files/pipe_8861.v\n",
      "\n",
      "1. Executing Verilog-2005 frontend: verilog_files/pipe_8861.v\n",
      "Parsing Verilog input from `verilog_files/pipe_8861.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\pipe_8861'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "yosys>     synth -top pipe_8861\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_8861\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_8861\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_8861.v:43$14 in module pipe_8861.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_8861.v:36$12 in module pipe_8861.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_8861.v:29$9 in module pipe_8861.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_8861.v:22$7 in module pipe_8861.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_8861.v:15$4 in module pipe_8861.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_8861.v:8$2 in module pipe_8861.\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 6 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "Found async reset \\reset in `\\pipe_8861.$proc$verilog_files/pipe_8861.v:43$14'.\n",
      "Found async reset \\reset in `\\pipe_8861.$proc$verilog_files/pipe_8861.v:36$12'.\n",
      "Found async reset \\reset in `\\pipe_8861.$proc$verilog_files/pipe_8861.v:29$9'.\n",
      "Found async reset \\reset in `\\pipe_8861.$proc$verilog_files/pipe_8861.v:22$7'.\n",
      "Found async reset \\reset in `\\pipe_8861.$proc$verilog_files/pipe_8861.v:15$4'.\n",
      "Found async reset \\reset in `\\pipe_8861.$proc$verilog_files/pipe_8861.v:8$2'.\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "Creating decoders for process `\\pipe_8861.$proc$verilog_files/pipe_8861.v:43$14'.\n",
      "     1/1: $0\\stage6_ff[0:0]\n",
      "Creating decoders for process `\\pipe_8861.$proc$verilog_files/pipe_8861.v:36$12'.\n",
      "     1/1: $0\\stage5_ff[0:0]\n",
      "Creating decoders for process `\\pipe_8861.$proc$verilog_files/pipe_8861.v:29$9'.\n",
      "     1/1: $0\\stage4_ff[0:0]\n",
      "Creating decoders for process `\\pipe_8861.$proc$verilog_files/pipe_8861.v:22$7'.\n",
      "     1/1: $0\\stage3_ff[0:0]\n",
      "Creating decoders for process `\\pipe_8861.$proc$verilog_files/pipe_8861.v:15$4'.\n",
      "     1/1: $0\\stage2_ff[0:0]\n",
      "Creating decoders for process `\\pipe_8861.$proc$verilog_files/pipe_8861.v:8$2'.\n",
      "     1/1: $0\\stage1_ff[0:0]\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "Creating register for signal `\\pipe_8861.\\stage6_ff' using process `\\pipe_8861.$proc$verilog_files/pipe_8861.v:43$14'.\n",
      "  created $adff cell `$procdff$18' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\pipe_8861.\\stage5_ff' using process `\\pipe_8861.$proc$verilog_files/pipe_8861.v:36$12'.\n",
      "  created $adff cell `$procdff$21' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\pipe_8861.\\stage4_ff' using process `\\pipe_8861.$proc$verilog_files/pipe_8861.v:29$9'.\n",
      "  created $adff cell `$procdff$24' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\pipe_8861.\\stage3_ff' using process `\\pipe_8861.$proc$verilog_files/pipe_8861.v:22$7'.\n",
      "  created $adff cell `$procdff$27' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\pipe_8861.\\stage2_ff' using process `\\pipe_8861.$proc$verilog_files/pipe_8861.v:15$4'.\n",
      "  created $adff cell `$procdff$30' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\pipe_8861.\\stage1_ff' using process `\\pipe_8861.$proc$verilog_files/pipe_8861.v:8$2'.\n",
      "  created $adff cell `$procdff$33' with positive edge clock and positive level reset.\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Removing empty process `pipe_8861.$proc$verilog_files/pipe_8861.v:43$14'.\n",
      "Removing empty process `pipe_8861.$proc$verilog_files/pipe_8861.v:36$12'.\n",
      "Removing empty process `pipe_8861.$proc$verilog_files/pipe_8861.v:29$9'.\n",
      "Removing empty process `pipe_8861.$proc$verilog_files/pipe_8861.v:22$7'.\n",
      "Removing empty process `pipe_8861.$proc$verilog_files/pipe_8861.v:15$4'.\n",
      "Removing empty process `pipe_8861.$proc$verilog_files/pipe_8861.v:8$2'.\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_8861.\n",
      "<suppressed ~6 debug messages>\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_8861.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_8861..\n",
      "Removed 7 unused cells and 26 unused wires.\n",
      "<suppressed ~13 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module pipe_8861...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_8861.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_8861'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_8861..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_8861.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_8861'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_8861..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_8861.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_8861..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_8861.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_8861'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_8861..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_8861.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_8861'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_8861..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_8861.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_8861..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module pipe_8861:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_8861.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_8861'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_8861..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_8861.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_8861'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_8861..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_8861.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_8861..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_8861..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_8861..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_8861.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_8861'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_8861..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_8861.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_8861'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_8861..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_8861.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_8861'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_8861..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_8861.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v\n",
      "Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $and.\n",
      "Using extmapper simplemap for cells of type $xor.\n",
      "Using extmapper simplemap for cells of type $adff.\n",
      "No more expansions possible.\n",
      "<suppressed ~81 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_8861.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_8861'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_8861..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\pipe_8861' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 2 gates and 6 wires to a netlist network with 4 inputs and 2 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:               AND cells:        1\n",
      "ABC RESULTS:               XOR cells:        1\n",
      "ABC RESULTS:        internal signals:        0\n",
      "ABC RESULTS:           input signals:        4\n",
      "ABC RESULTS:          output signals:        2\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_8861.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_8861'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_8861..\n",
      "Removed 0 unused cells and 6 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "Attribute `top' found on module `pipe_8861'. Setting top module to pipe_8861.\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_8861\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_8861\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== pipe_8861 ===\n",
      "\n",
      "   Number of wires:                 15\n",
      "   Number of wire bits:             15\n",
      "   Number of public wires:          15\n",
      "   Number of public wire bits:      15\n",
      "   Number of ports:                  7\n",
      "   Number of port bits:              7\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  8\n",
      "     $_AND_                          1\n",
      "     $_DFF_PP0_                      6\n",
      "     $_XOR_                          1\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module pipe_8861...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "yosys>     stat\n",
      "\n",
      "3. Printing statistics.\n",
      "\n",
      "=== pipe_8861 ===\n",
      "\n",
      "   Number of wires:                 15\n",
      "   Number of wire bits:             15\n",
      "   Number of public wires:          15\n",
      "   Number of public wire bits:      15\n",
      "   Number of ports:                  7\n",
      "   Number of port bits:              7\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  8\n",
      "     $_AND_                          1\n",
      "     $_DFF_PP0_                      6\n",
      "     $_XOR_                          1\n",
      "\n",
      "\n",
      "yosys>     \n",
      "\n",
      "yosys> exit\n",
      "End of script. Logfile hash: f52a9694a5, CPU: user 0.04s system 0.00s, MEM: 13.86 MB peak\n",
      "Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "Time spent: 51% 1x abc (0 sec), 13% 13x opt_expr (0 sec), ...\n",
      "\n",
      "Combinational depth not found in report\n",
      "Flip-flop count not found in report\n",
      "Processed pipe_8861\n",
      "Full Yosys Report:\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "\n",
      "yosys> \n",
      "\n",
      "yosys>     read_verilog verilog_files/pipe_7214.v\n",
      "\n",
      "1. Executing Verilog-2005 frontend: verilog_files/pipe_7214.v\n",
      "Parsing Verilog input from `verilog_files/pipe_7214.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\pipe_7214'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "yosys>     synth -top pipe_7214\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_7214\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_7214\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_7214.v:22$8 in module pipe_7214.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_7214.v:15$5 in module pipe_7214.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_7214.v:8$2 in module pipe_7214.\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 3 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "Found async reset \\reset in `\\pipe_7214.$proc$verilog_files/pipe_7214.v:22$8'.\n",
      "Found async reset \\reset in `\\pipe_7214.$proc$verilog_files/pipe_7214.v:15$5'.\n",
      "Found async reset \\reset in `\\pipe_7214.$proc$verilog_files/pipe_7214.v:8$2'.\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "Creating decoders for process `\\pipe_7214.$proc$verilog_files/pipe_7214.v:22$8'.\n",
      "     1/1: $0\\stage3_ff[0:0]\n",
      "Creating decoders for process `\\pipe_7214.$proc$verilog_files/pipe_7214.v:15$5'.\n",
      "     1/1: $0\\stage2_ff[0:0]\n",
      "Creating decoders for process `\\pipe_7214.$proc$verilog_files/pipe_7214.v:8$2'.\n",
      "     1/1: $0\\stage1_ff[0:0]\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "Creating register for signal `\\pipe_7214.\\stage3_ff' using process `\\pipe_7214.$proc$verilog_files/pipe_7214.v:22$8'.\n",
      "  created $adff cell `$procdff$12' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\pipe_7214.\\stage2_ff' using process `\\pipe_7214.$proc$verilog_files/pipe_7214.v:15$5'.\n",
      "  created $adff cell `$procdff$15' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\pipe_7214.\\stage1_ff' using process `\\pipe_7214.$proc$verilog_files/pipe_7214.v:8$2'.\n",
      "  created $adff cell `$procdff$18' with positive edge clock and positive level reset.\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Removing empty process `pipe_7214.$proc$verilog_files/pipe_7214.v:22$8'.\n",
      "Removing empty process `pipe_7214.$proc$verilog_files/pipe_7214.v:15$5'.\n",
      "Removing empty process `pipe_7214.$proc$verilog_files/pipe_7214.v:8$2'.\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_7214.\n",
      "<suppressed ~3 debug messages>\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_7214.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_7214..\n",
      "Removed 4 unused cells and 14 unused wires.\n",
      "<suppressed ~7 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module pipe_7214...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_7214.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_7214'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_7214..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_7214.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_7214'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_7214..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_7214.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_7214..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_7214.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_7214'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_7214..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_7214.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_7214'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_7214..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_7214.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_7214..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module pipe_7214:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_7214.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_7214'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_7214..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_7214.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_7214'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_7214..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_7214.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_7214..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_7214..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_7214..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_7214.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_7214'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_7214..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_7214.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_7214'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_7214..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_7214.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_7214'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_7214..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_7214.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v\n",
      "Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $or.\n",
      "Using extmapper simplemap for cells of type $and.\n",
      "Using extmapper simplemap for cells of type $adff.\n",
      "No more expansions possible.\n",
      "<suppressed ~78 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_7214.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_7214'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_7214..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\pipe_7214' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 2 gates and 5 wires to a netlist network with 3 inputs and 2 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:               AND cells:        1\n",
      "ABC RESULTS:                OR cells:        1\n",
      "ABC RESULTS:        internal signals:        0\n",
      "ABC RESULTS:           input signals:        3\n",
      "ABC RESULTS:          output signals:        2\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_7214.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_7214'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_7214..\n",
      "Removed 0 unused cells and 5 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "Attribute `top' found on module `pipe_7214'. Setting top module to pipe_7214.\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_7214\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_7214\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== pipe_7214 ===\n",
      "\n",
      "   Number of wires:                 11\n",
      "   Number of wire bits:             11\n",
      "   Number of public wires:          11\n",
      "   Number of public wire bits:      11\n",
      "   Number of ports:                  6\n",
      "   Number of port bits:              6\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  5\n",
      "     $_AND_                          1\n",
      "     $_DFF_PP0_                      3\n",
      "     $_OR_                           1\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module pipe_7214...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "yosys>     stat\n",
      "\n",
      "3. Printing statistics.\n",
      "\n",
      "=== pipe_7214 ===\n",
      "\n",
      "   Number of wires:                 11\n",
      "   Number of wire bits:             11\n",
      "   Number of public wires:          11\n",
      "   Number of public wire bits:      11\n",
      "   Number of ports:                  6\n",
      "   Number of port bits:              6\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  5\n",
      "     $_AND_                          1\n",
      "     $_DFF_PP0_                      3\n",
      "     $_OR_                           1\n",
      "\n",
      "\n",
      "yosys>     \n",
      "\n",
      "yosys> exit\n",
      "End of script. Logfile hash: e5e2bb48bf, CPU: user 0.04s system 0.00s, MEM: 14.72 MB peak\n",
      "Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "Time spent: 52% 1x abc (0 sec), 13% 13x opt_expr (0 sec), ...\n",
      "\n",
      "Combinational depth not found in report\n",
      "Flip-flop count not found in report\n",
      "Processed pipe_7214\n",
      "Full Yosys Report:\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "\n",
      "yosys> \n",
      "\n",
      "yosys>     read_verilog verilog_files/comb_1928.v\n",
      "\n",
      "1. Executing Verilog-2005 frontend: verilog_files/comb_1928.v\n",
      "Parsing Verilog input from `verilog_files/comb_1928.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\comb_1928'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "yosys>     synth -top comb_1928\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\comb_1928\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\comb_1928\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_1928.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_1928.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_1928..\n",
      "Removed 0 unused cells and 8 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module comb_1928...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_1928.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_1928'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\comb_1928..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\comb_1928.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_1928'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_1928..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_1928.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_1928..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_1928.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_1928'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\comb_1928..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\comb_1928.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_1928'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_1928..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_1928.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_1928..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module comb_1928:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_1928.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_1928'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\comb_1928..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\comb_1928.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_1928'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_1928..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_1928.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_1928..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_1928..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_1928..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_1928.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_1928'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_1928..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_1928.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_1928'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\comb_1928..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\comb_1928.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_1928'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_1928..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_1928.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v\n",
      "Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $or.\n",
      "Using extmapper simplemap for cells of type $not.\n",
      "Using extmapper simplemap for cells of type $and.\n",
      "Using extmapper simplemap for cells of type $xor.\n",
      "No more expansions possible.\n",
      "<suppressed ~83 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_1928.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_1928'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_1928..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\comb_1928' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 10 gates and 13 wires to a netlist network with 3 inputs and 1 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:               MUX cells:        1\n",
      "ABC RESULTS:             ORNOT cells:        1\n",
      "ABC RESULTS:        internal signals:        9\n",
      "ABC RESULTS:           input signals:        3\n",
      "ABC RESULTS:          output signals:        1\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module comb_1928.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\comb_1928'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\comb_1928..\n",
      "Removed 0 unused cells and 13 unused wires.\n",
      "<suppressed ~7 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "Attribute `top' found on module `comb_1928'. Setting top module to comb_1928.\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\comb_1928\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\comb_1928\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== comb_1928 ===\n",
      "\n",
      "   Number of wires:                  7\n",
      "   Number of wire bits:              7\n",
      "   Number of public wires:           6\n",
      "   Number of public wire bits:       6\n",
      "   Number of ports:                  4\n",
      "   Number of port bits:              4\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  2\n",
      "     $_MUX_                          1\n",
      "     $_ORNOT_                        1\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module comb_1928...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "yosys>     stat\n",
      "\n",
      "3. Printing statistics.\n",
      "\n",
      "=== comb_1928 ===\n",
      "\n",
      "   Number of wires:                  7\n",
      "   Number of wire bits:              7\n",
      "   Number of public wires:           6\n",
      "   Number of public wire bits:       6\n",
      "   Number of ports:                  4\n",
      "   Number of port bits:              4\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  2\n",
      "     $_MUX_                          1\n",
      "     $_ORNOT_                        1\n",
      "\n",
      "\n",
      "yosys>     \n",
      "\n",
      "yosys> exit\n",
      "End of script. Logfile hash: cf6bb465c6, CPU: user 0.04s system 0.00s, MEM: 13.47 MB peak\n",
      "Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "Time spent: 52% 1x abc (0 sec), 13% 13x opt_expr (0 sec), ...\n",
      "\n",
      "Combinational depth not found in report\n",
      "Flip-flop count not found in report\n",
      "Processed comb_1928\n",
      "Full Yosys Report:\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "\n",
      "yosys> \n",
      "\n",
      "yosys>     read_verilog verilog_files/multiclk_3677.v\n",
      "\n",
      "1. Executing Verilog-2005 frontend: verilog_files/multiclk_3677.v\n",
      "Parsing Verilog input from `verilog_files/multiclk_3677.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\multiclk_3677'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "yosys>     synth -top multiclk_3677\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\multiclk_3677\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\multiclk_3677\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/multiclk_3677.v:13$4 in module multiclk_3677.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/multiclk_3677.v:8$3 in module multiclk_3677.\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 2 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "Found async reset \\reset in `\\multiclk_3677.$proc$verilog_files/multiclk_3677.v:13$4'.\n",
      "Found async reset \\reset in `\\multiclk_3677.$proc$verilog_files/multiclk_3677.v:8$3'.\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "Creating decoders for process `\\multiclk_3677.$proc$verilog_files/multiclk_3677.v:13$4'.\n",
      "     1/1: $0\\cross_domain[0:0]\n",
      "Creating decoders for process `\\multiclk_3677.$proc$verilog_files/multiclk_3677.v:8$3'.\n",
      "     1/1: $0\\reg1[0:0]\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "Creating register for signal `\\multiclk_3677.\\cross_domain' using process `\\multiclk_3677.$proc$verilog_files/multiclk_3677.v:13$4'.\n",
      "  created $adff cell `$procdff$7' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\multiclk_3677.\\reg1' using process `\\multiclk_3677.$proc$verilog_files/multiclk_3677.v:8$3'.\n",
      "  created $adff cell `$procdff$10' with positive edge clock and positive level reset.\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Removing empty process `multiclk_3677.$proc$verilog_files/multiclk_3677.v:13$4'.\n",
      "Removing empty process `multiclk_3677.$proc$verilog_files/multiclk_3677.v:8$3'.\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_3677.\n",
      "<suppressed ~3 debug messages>\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_3677.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_3677..\n",
      "Removed 0 unused cells and 6 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module multiclk_3677...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_3677.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_3677'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\multiclk_3677..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\multiclk_3677.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_3677'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_3677..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_3677.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_3677..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_3677.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_3677'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\multiclk_3677..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\multiclk_3677.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_3677'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_3677..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_3677.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_3677..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module multiclk_3677:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_3677.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_3677'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\multiclk_3677..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\multiclk_3677.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_3677'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_3677..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_3677.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_3677..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_3677..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_3677..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_3677.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_3677'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_3677..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_3677.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_3677'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\multiclk_3677..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\multiclk_3677.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_3677'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_3677..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_3677.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v\n",
      "Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $not.\n",
      "Using extmapper simplemap for cells of type $adff.\n",
      "No more expansions possible.\n",
      "<suppressed ~76 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_3677.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_3677'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_3677..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\multiclk_3677' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:               NOT cells:        1\n",
      "ABC RESULTS:        internal signals:        0\n",
      "ABC RESULTS:           input signals:        1\n",
      "ABC RESULTS:          output signals:        1\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_3677.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_3677'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_3677..\n",
      "Removed 0 unused cells and 2 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "Attribute `top' found on module `multiclk_3677'. Setting top module to multiclk_3677.\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\multiclk_3677\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\multiclk_3677\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== multiclk_3677 ===\n",
      "\n",
      "   Number of wires:                 11\n",
      "   Number of wire bits:             11\n",
      "   Number of public wires:          11\n",
      "   Number of public wire bits:      11\n",
      "   Number of ports:                  8\n",
      "   Number of port bits:              8\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  3\n",
      "     $_DFF_PP0_                      2\n",
      "     $_NOT_                          1\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module multiclk_3677...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "yosys>     stat\n",
      "\n",
      "3. Printing statistics.\n",
      "\n",
      "=== multiclk_3677 ===\n",
      "\n",
      "   Number of wires:                 11\n",
      "   Number of wire bits:             11\n",
      "   Number of public wires:          11\n",
      "   Number of public wire bits:      11\n",
      "   Number of ports:                  8\n",
      "   Number of port bits:              8\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  3\n",
      "     $_DFF_PP0_                      2\n",
      "     $_NOT_                          1\n",
      "\n",
      "\n",
      "yosys>     \n",
      "\n",
      "yosys> exit\n",
      "End of script. Logfile hash: ee30eee304, CPU: user 0.04s system 0.00s, MEM: 13.77 MB peak\n",
      "Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "Time spent: 53% 1x abc (0 sec), 13% 13x opt_expr (0 sec), ...\n",
      "\n",
      "Combinational depth not found in report\n",
      "Flip-flop count not found in report\n",
      "Processed multiclk_3677\n",
      "Full Yosys Report:\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "\n",
      "yosys> \n",
      "\n",
      "yosys>     read_verilog verilog_files/fanin_1608.v\n",
      "\n",
      "1. Executing Verilog-2005 frontend: verilog_files/fanin_1608.v\n",
      "Parsing Verilog input from `verilog_files/fanin_1608.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\fanin_1608'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "yosys>     synth -top fanin_1608\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\fanin_1608\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\fanin_1608\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_1608.\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_1608.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_1608..\n",
      "Removed 0 unused cells and 11 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module fanin_1608...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_1608.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_1608'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\fanin_1608..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\fanin_1608.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_1608'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_1608..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_1608.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_1608..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_1608.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_1608'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\fanin_1608..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\fanin_1608.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_1608'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_1608..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_1608.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_1608..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module fanin_1608:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_1608.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_1608'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\fanin_1608..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\fanin_1608.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_1608'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_1608..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_1608.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_1608..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_1608..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_1608..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_1608.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_1608'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_1608..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_1608.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_1608'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\fanin_1608..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\fanin_1608.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_1608'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_1608..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_1608.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v\n",
      "Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $or.\n",
      "No more expansions possible.\n",
      "<suppressed ~84 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_1608.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_1608'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_1608..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\fanin_1608' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 1 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:                OR cells:       11\n",
      "ABC RESULTS:        internal signals:       10\n",
      "ABC RESULTS:           input signals:       12\n",
      "ABC RESULTS:          output signals:        1\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_1608.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_1608'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_1608..\n",
      "Removed 0 unused cells and 23 unused wires.\n",
      "<suppressed ~11 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "Attribute `top' found on module `fanin_1608'. Setting top module to fanin_1608.\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\fanin_1608\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\fanin_1608\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== fanin_1608 ===\n",
      "\n",
      "   Number of wires:                 24\n",
      "   Number of wire bits:             24\n",
      "   Number of public wires:          14\n",
      "   Number of public wire bits:      14\n",
      "   Number of ports:                 13\n",
      "   Number of port bits:             13\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                 11\n",
      "     $_OR_                          11\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module fanin_1608...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "yosys>     stat\n",
      "\n",
      "3. Printing statistics.\n",
      "\n",
      "=== fanin_1608 ===\n",
      "\n",
      "   Number of wires:                 24\n",
      "   Number of wire bits:             24\n",
      "   Number of public wires:          14\n",
      "   Number of public wire bits:      14\n",
      "   Number of ports:                 13\n",
      "   Number of port bits:             13\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                 11\n",
      "     $_OR_                          11\n",
      "\n",
      "\n",
      "yosys>     \n",
      "\n",
      "yosys> exit\n",
      "End of script. Logfile hash: 92fcb34d9e, CPU: user 0.05s system 0.00s, MEM: 13.89 MB peak\n",
      "Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "Time spent: 52% 1x abc (0 sec), 13% 13x opt_expr (0 sec), ...\n",
      "\n",
      "Combinational depth not found in report\n",
      "Flip-flop count not found in report\n",
      "Processed fanin_1608\n",
      "Full Yosys Report:\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "\n",
      "yosys> \n",
      "\n",
      "yosys>     read_verilog verilog_files/fanin_8610.v\n",
      "\n",
      "1. Executing Verilog-2005 frontend: verilog_files/fanin_8610.v\n",
      "Parsing Verilog input from `verilog_files/fanin_8610.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\fanin_8610'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "yosys>     synth -top fanin_8610\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\fanin_8610\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\fanin_8610\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_8610.\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_8610.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_8610..\n",
      "Removed 0 unused cells and 15 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module fanin_8610...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_8610.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_8610'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\fanin_8610..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\fanin_8610.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_8610'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_8610..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_8610.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_8610..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_8610.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_8610'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\fanin_8610..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\fanin_8610.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_8610'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_8610..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_8610.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_8610..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module fanin_8610:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_8610.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_8610'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\fanin_8610..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\fanin_8610.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_8610'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_8610..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_8610.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_8610..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_8610..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_8610..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_8610.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_8610'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_8610..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_8610.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_8610'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\fanin_8610..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\fanin_8610.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_8610'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_8610..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_8610.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v\n",
      "Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $or.\n",
      "No more expansions possible.\n",
      "<suppressed ~88 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_8610.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_8610'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_8610..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\fanin_8610' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 1 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:                OR cells:       15\n",
      "ABC RESULTS:        internal signals:       14\n",
      "ABC RESULTS:           input signals:       16\n",
      "ABC RESULTS:          output signals:        1\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module fanin_8610.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\fanin_8610'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\fanin_8610..\n",
      "Removed 0 unused cells and 31 unused wires.\n",
      "<suppressed ~15 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "Attribute `top' found on module `fanin_8610'. Setting top module to fanin_8610.\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\fanin_8610\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\fanin_8610\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== fanin_8610 ===\n",
      "\n",
      "   Number of wires:                 32\n",
      "   Number of wire bits:             32\n",
      "   Number of public wires:          18\n",
      "   Number of public wire bits:      18\n",
      "   Number of ports:                 17\n",
      "   Number of port bits:             17\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                 15\n",
      "     $_OR_                          15\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module fanin_8610...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "yosys>     stat\n",
      "\n",
      "3. Printing statistics.\n",
      "\n",
      "=== fanin_8610 ===\n",
      "\n",
      "   Number of wires:                 32\n",
      "   Number of wire bits:             32\n",
      "   Number of public wires:          18\n",
      "   Number of public wire bits:      18\n",
      "   Number of ports:                 17\n",
      "   Number of port bits:             17\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                 15\n",
      "     $_OR_                          15\n",
      "\n",
      "\n",
      "yosys>     \n",
      "\n",
      "yosys> exit\n",
      "End of script. Logfile hash: dfc20a2b63, CPU: user 0.05s system 0.00s, MEM: 13.45 MB peak\n",
      "Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "Time spent: 51% 1x abc (0 sec), 13% 13x opt_expr (0 sec), ...\n",
      "\n",
      "Combinational depth not found in report\n",
      "Flip-flop count not found in report\n",
      "Processed fanin_8610\n",
      "Full Yosys Report:\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "\n",
      "yosys> \n",
      "\n",
      "yosys>     read_verilog verilog_files/pipe_5057.v\n",
      "\n",
      "1. Executing Verilog-2005 frontend: verilog_files/pipe_5057.v\n",
      "Parsing Verilog input from `verilog_files/pipe_5057.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\pipe_5057'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "yosys>     synth -top pipe_5057\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_5057\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_5057\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_5057.v:29$11 in module pipe_5057.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_5057.v:22$9 in module pipe_5057.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_5057.v:15$6 in module pipe_5057.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/pipe_5057.v:8$3 in module pipe_5057.\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 4 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "Found async reset \\reset in `\\pipe_5057.$proc$verilog_files/pipe_5057.v:29$11'.\n",
      "Found async reset \\reset in `\\pipe_5057.$proc$verilog_files/pipe_5057.v:22$9'.\n",
      "Found async reset \\reset in `\\pipe_5057.$proc$verilog_files/pipe_5057.v:15$6'.\n",
      "Found async reset \\reset in `\\pipe_5057.$proc$verilog_files/pipe_5057.v:8$3'.\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "Creating decoders for process `\\pipe_5057.$proc$verilog_files/pipe_5057.v:29$11'.\n",
      "     1/1: $0\\stage4_ff[0:0]\n",
      "Creating decoders for process `\\pipe_5057.$proc$verilog_files/pipe_5057.v:22$9'.\n",
      "     1/1: $0\\stage3_ff[0:0]\n",
      "Creating decoders for process `\\pipe_5057.$proc$verilog_files/pipe_5057.v:15$6'.\n",
      "     1/1: $0\\stage2_ff[0:0]\n",
      "Creating decoders for process `\\pipe_5057.$proc$verilog_files/pipe_5057.v:8$3'.\n",
      "     1/1: $0\\stage1_ff[0:0]\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "Creating register for signal `\\pipe_5057.\\stage4_ff' using process `\\pipe_5057.$proc$verilog_files/pipe_5057.v:29$11'.\n",
      "  created $adff cell `$procdff$15' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\pipe_5057.\\stage3_ff' using process `\\pipe_5057.$proc$verilog_files/pipe_5057.v:22$9'.\n",
      "  created $adff cell `$procdff$18' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\pipe_5057.\\stage2_ff' using process `\\pipe_5057.$proc$verilog_files/pipe_5057.v:15$6'.\n",
      "  created $adff cell `$procdff$21' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\pipe_5057.\\stage1_ff' using process `\\pipe_5057.$proc$verilog_files/pipe_5057.v:8$3'.\n",
      "  created $adff cell `$procdff$24' with positive edge clock and positive level reset.\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Removing empty process `pipe_5057.$proc$verilog_files/pipe_5057.v:29$11'.\n",
      "Removing empty process `pipe_5057.$proc$verilog_files/pipe_5057.v:22$9'.\n",
      "Removing empty process `pipe_5057.$proc$verilog_files/pipe_5057.v:15$6'.\n",
      "Removing empty process `pipe_5057.$proc$verilog_files/pipe_5057.v:8$3'.\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_5057.\n",
      "<suppressed ~4 debug messages>\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_5057.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_5057..\n",
      "Removed 5 unused cells and 18 unused wires.\n",
      "<suppressed ~9 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module pipe_5057...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_5057.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_5057'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_5057..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_5057.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_5057'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_5057..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_5057.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_5057..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_5057.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_5057'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_5057..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_5057.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_5057'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_5057..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_5057.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_5057..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module pipe_5057:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_5057.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_5057'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_5057..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_5057.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_5057'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_5057..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_5057.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_5057..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_5057..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_5057..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_5057.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_5057'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_5057..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_5057.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_5057'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\pipe_5057..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\pipe_5057.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_5057'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_5057..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_5057.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v\n",
      "Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $and.\n",
      "Using extmapper simplemap for cells of type $not.\n",
      "Using extmapper simplemap for cells of type $or.\n",
      "Using extmapper simplemap for cells of type $adff.\n",
      "No more expansions possible.\n",
      "<suppressed ~80 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_5057.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_5057'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_5057..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\pipe_5057' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 2 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:              NAND cells:        1\n",
      "ABC RESULTS:                OR cells:        1\n",
      "ABC RESULTS:        internal signals:        1\n",
      "ABC RESULTS:           input signals:        3\n",
      "ABC RESULTS:          output signals:        2\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module pipe_5057.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\pipe_5057'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\pipe_5057..\n",
      "Removed 0 unused cells and 6 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "Attribute `top' found on module `pipe_5057'. Setting top module to pipe_5057.\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_5057\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\pipe_5057\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== pipe_5057 ===\n",
      "\n",
      "   Number of wires:                 11\n",
      "   Number of wire bits:             11\n",
      "   Number of public wires:          11\n",
      "   Number of public wire bits:      11\n",
      "   Number of ports:                  5\n",
      "   Number of port bits:              5\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  6\n",
      "     $_DFF_PP0_                      4\n",
      "     $_NAND_                         1\n",
      "     $_OR_                           1\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module pipe_5057...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "yosys>     stat\n",
      "\n",
      "3. Printing statistics.\n",
      "\n",
      "=== pipe_5057 ===\n",
      "\n",
      "   Number of wires:                 11\n",
      "   Number of wire bits:             11\n",
      "   Number of public wires:          11\n",
      "   Number of public wire bits:      11\n",
      "   Number of ports:                  5\n",
      "   Number of port bits:              5\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  6\n",
      "     $_DFF_PP0_                      4\n",
      "     $_NAND_                         1\n",
      "     $_OR_                           1\n",
      "\n",
      "\n",
      "yosys>     \n",
      "\n",
      "yosys> exit\n",
      "End of script. Logfile hash: b7064371f0, CPU: user 0.04s system 0.00s, MEM: 13.95 MB peak\n",
      "Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "Time spent: 52% 1x abc (0 sec), 13% 13x opt_expr (0 sec), ...\n",
      "\n",
      "Combinational depth not found in report\n",
      "Flip-flop count not found in report\n",
      "Processed pipe_5057\n",
      "Full Yosys Report:\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "\n",
      "yosys> \n",
      "\n",
      "yosys>     read_verilog verilog_files/multiclk_8965.v\n",
      "\n",
      "1. Executing Verilog-2005 frontend: verilog_files/multiclk_8965.v\n",
      "Parsing Verilog input from `verilog_files/multiclk_8965.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\multiclk_8965'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "yosys>     synth -top multiclk_8965\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\multiclk_8965\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\multiclk_8965\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/multiclk_8965.v:13$3 in module multiclk_8965.\n",
      "Marked 1 switch rules as full_case in process $proc$verilog_files/multiclk_8965.v:8$2 in module multiclk_8965.\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 2 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "Found async reset \\reset in `\\multiclk_8965.$proc$verilog_files/multiclk_8965.v:13$3'.\n",
      "Found async reset \\reset in `\\multiclk_8965.$proc$verilog_files/multiclk_8965.v:8$2'.\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "Creating decoders for process `\\multiclk_8965.$proc$verilog_files/multiclk_8965.v:13$3'.\n",
      "     1/1: $0\\cross_domain[0:0]\n",
      "Creating decoders for process `\\multiclk_8965.$proc$verilog_files/multiclk_8965.v:8$2'.\n",
      "     1/1: $0\\reg1[0:0]\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "Creating register for signal `\\multiclk_8965.\\cross_domain' using process `\\multiclk_8965.$proc$verilog_files/multiclk_8965.v:13$3'.\n",
      "  created $adff cell `$procdff$6' with positive edge clock and positive level reset.\n",
      "Creating register for signal `\\multiclk_8965.\\reg1' using process `\\multiclk_8965.$proc$verilog_files/multiclk_8965.v:8$2'.\n",
      "  created $adff cell `$procdff$9' with positive edge clock and positive level reset.\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Removing empty process `multiclk_8965.$proc$verilog_files/multiclk_8965.v:13$3'.\n",
      "Removing empty process `multiclk_8965.$proc$verilog_files/multiclk_8965.v:8$2'.\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_8965.\n",
      "<suppressed ~3 debug messages>\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_8965.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_8965..\n",
      "Removed 0 unused cells and 5 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module multiclk_8965...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_8965.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_8965'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\multiclk_8965..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\multiclk_8965.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_8965'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_8965..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_8965.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_8965..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_8965.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_8965'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\multiclk_8965..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\multiclk_8965.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_8965'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_8965..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_8965.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_8965..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module multiclk_8965:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_8965.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_8965'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\multiclk_8965..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\multiclk_8965.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_8965'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_8965..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_8965.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_8965..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_8965..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_8965..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_8965.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_8965'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_8965..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_8965.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_8965'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\multiclk_8965..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\multiclk_8965.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_8965'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_8965..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_8965.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v\n",
      "Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper simplemap for cells of type $adff.\n",
      "No more expansions possible.\n",
      "<suppressed ~75 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_8965.\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_8965'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_8965..\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\multiclk_8965' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.\n",
      "Don't call ABC as there is nothing to map.\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module multiclk_8965.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\multiclk_8965'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\multiclk_8965..\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "Attribute `top' found on module `multiclk_8965'. Setting top module to multiclk_8965.\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\multiclk_8965\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\multiclk_8965\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== multiclk_8965 ===\n",
      "\n",
      "   Number of wires:                  9\n",
      "   Number of wire bits:              9\n",
      "   Number of public wires:           9\n",
      "   Number of public wire bits:       9\n",
      "   Number of ports:                  6\n",
      "   Number of port bits:              6\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  2\n",
      "     $_DFF_PP0_                      2\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module multiclk_8965...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "yosys>     stat\n",
      "\n",
      "3. Printing statistics.\n",
      "\n",
      "=== multiclk_8965 ===\n",
      "\n",
      "   Number of wires:                  9\n",
      "   Number of wire bits:              9\n",
      "   Number of public wires:           9\n",
      "   Number of public wire bits:       9\n",
      "   Number of ports:                  6\n",
      "   Number of port bits:              6\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  2\n",
      "     $_DFF_PP0_                      2\n",
      "\n",
      "\n",
      "yosys>     \n",
      "\n",
      "yosys> exit\n",
      "End of script. Logfile hash: 10843d6076, CPU: user 0.04s system 0.00s, MEM: 13.67 MB peak\n",
      "Yosys 0.50 (git sha1 b5170e1394f602c607e75bdbb1a2b637118f2086, clang++ 16.0.0 -fPIC -O3)\n",
      "Time spent: 28% 13x opt_expr (0 sec), 23% 3x read_verilog (0 sec), ...\n",
      "\n",
      "Combinational depth not found in report\n",
      "Flip-flop count not found in report\n",
      "Processed multiclk_8965\n",
      "Dataset generated successfully!\n"
     ]
    }
   ],
   "execution_count": 18
  },
  {
   "metadata": {},
   "cell_type": "markdown",
   "source": [
    "## Data Preprocessing and Feature Engineering\n",
    "\n",
    "Drawing on **theoretical knowledge** of RTL design, we **derive new features** (e.g., ratios, composite metrics) from the existing dataset, **enhancing** each designs representation and **capturing** deeper insights into complexity."
   ],
   "id": "733e0ac9d18533f4"
  },
  {
   "metadata": {
    "ExecuteTime": {
     "end_time": "2025-02-25T10:31:40.519130Z",
     "start_time": "2025-02-25T10:31:40.374784Z"
    }
   },
   "cell_type": "code",
   "source": [
    "import json\n",
    "import pandas as pd\n",
    "import numpy as np\n",
    "\n",
    "# Load the raw dataset\n",
    "with open(\"final_dataset.json\", \"r\") as f:\n",
    "    raw_data = json.load(f)\n",
    "\n",
    "# Convert raw data into a DataFrame\n",
    "df = pd.DataFrame(raw_data)\n",
    "\n",
    "# Flatten nested dictionaries for expected and extracted features\n",
    "expected_df = pd.json_normalize(df[\"expected_features\"])\n",
    "extracted_df = pd.json_normalize(df[\"extracted_features\"])\n",
    "\n",
    "# Merge these with module-level info (module, template, rtl_code)\n",
    "data = pd.concat([df[['module', 'template', 'rtl_code']], expected_df, extracted_df], axis=1)\n",
    "\n",
    "# Rename columns for clarity\n",
    "if 'gate_counts.total' in data.columns:\n",
    "    data = data.rename(columns={'gate_counts.total': 'total_gate_count'})\n",
    "\n",
    "# ------------------------------\n",
    "# Advanced Feature Engineering\n",
    "# ------------------------------\n",
    "\n",
    "# 1. Fan-In / Fan-Out Ratio: indicates load and complexity.\n",
    "data['fan_in_out_ratio'] = data.apply(\n",
    "    lambda row: row['fan_in'] / row['fan_out'] if row['fan_out'] != 0 else np.nan, axis=1\n",
    ")\n",
    "\n",
    "# 2. Logic Complexity Ratio: total gate count divided by number of flip-flops.\n",
    "data['logic_complexity_ratio'] = data.apply(\n",
    "    lambda row: row['total_gate_count'] / row['flip_flops']\n",
    "    if (row['flip_flops'] and row['flip_flops'] > 0) else row['total_gate_count'], axis=1\n",
    ")\n",
    "\n",
    "# 3. Pipeline Stage Count: for deep_pipeline designs, use expected pipeline stages; otherwise, 1.\n",
    "data['pipeline_stage_count'] = data.apply(\n",
    "    lambda row: row['num_pipeline_stages'] if 'num_pipeline_stages' in row and not pd.isna(row['num_pipeline_stages']) else 1,\n",
    "    axis=1\n",
    ")\n",
    "\n",
    "# 4. Estimated Delay:\n",
    "#    Used extracted combinational_depth if available, otherwise fallback to expected_comb_depth.\n",
    "#    Assume DELAY_PER_GATE = 1.0 unit and DELAY_PER_FF = 0.5 unit per pipeline stage.\n",
    "DELAY_PER_GATE = 1.0\n",
    "DELAY_PER_FF = 0.5\n",
    "data['used_comb_depth'] = data.apply(\n",
    "    lambda row: row['combinational_depth'] if not pd.isna(row['combinational_depth'])\n",
    "                else row.get('expected_comb_depth', 0),\n",
    "    axis=1\n",
    ")\n",
    "data['estimated_delay'] = data['used_comb_depth'] * DELAY_PER_GATE + data['pipeline_stage_count'] * DELAY_PER_FF\n",
    "\n",
    "# 5. Composite Metrics:\n",
    "#    a) Flip-Flop to Gate Ratio: ratio of flip-flops to total gate count.\n",
    "data['ff_to_gate_ratio'] = data.apply(\n",
    "    lambda row: row['flip_flops'] / row['total_gate_count'] if row['total_gate_count'] != 0 else np.nan, axis=1\n",
    ")\n",
    "\n",
    "#    b) Delay-to-Fanout Ratio: estimated delay normalized by fan-out.\n",
    "data['delay_to_fanout_ratio'] = data.apply(\n",
    "    lambda row: row['estimated_delay'] / row['fan_out'] if row['fan_out'] != 0 else np.nan, axis=1\n",
    ")\n",
    "\n",
    "#    c) Fan-In and Fan-Out Product: as a measure of interconnect complexity.\n",
    "data['fan_in_fan_out_product'] = data['fan_in'] * data['fan_out']\n",
    "\n",
    "#    d) Weighted Complexity: a composite metric that multiplies estimated delay by logic complexity ratio.\n",
    "data['weighted_complexity'] = data['estimated_delay'] * data['logic_complexity_ratio']\n",
    "\n",
    "# ------------------------------\n",
    "# Preview and Save the Engineered Features\n",
    "# ------------------------------\n",
    "feature_columns = [\n",
    "    'module', 'template', 'num_inputs', 'num_gates', 'expected_ff', 'expected_comb_depth',\n",
    "    'combinational_depth', 'flip_flops', 'total_gate_count', 'fan_in', 'fan_out',\n",
    "    'fan_in_out_ratio', 'logic_complexity_ratio', 'pipeline_stage_count', 'estimated_delay',\n",
    "    'ff_to_gate_ratio', 'delay_to_fanout_ratio', 'fan_in_fan_out_product', 'weighted_complexity'\n",
    "]\n",
    "\n",
    "print(\"Advanced Engineered Features Preview:\")\n",
    "print(data[feature_columns].head())\n",
    "\n",
    "# Save the engineered features to a CSV file for model training\n",
    "data.to_csv(\"advanced_engineered_features.csv\", index=False)\n",
    "print(\"Advanced engineered features saved to advanced_engineered_features.csv\")\n"
   ],
   "id": "d2ea9a8333bb6ab6",
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Advanced Engineered Features Preview:\n",
      "          module       template       template  num_inputs  num_gates  \\\n",
      "0      comb_3530    simple_comb    simple_comb           5        4.0   \n",
      "1      pipe_3380  deep_pipeline  deep_pipeline           4        NaN   \n",
      "2  multiclk_8093    multi_clock    multi_clock           2        NaN   \n",
      "3     fanin_8225     high_fanin     high_fanin          12        NaN   \n",
      "4  multiclk_6608    multi_clock    multi_clock           3        NaN   \n",
      "\n",
      "   expected_ff  expected_comb_depth  combinational_depth  flip_flops  \\\n",
      "0            0                    4                    4           0   \n",
      "1            5                    5                    5           5   \n",
      "2            2                    1                    1           2   \n",
      "3            0                    4                    4           0   \n",
      "4            2                    1                    1           2   \n",
      "\n",
      "   total_gate_count  fan_in  fan_out  fan_in_out_ratio  \\\n",
      "0                 4       3        4          0.750000   \n",
      "1                 6       1        3          0.333333   \n",
      "2                 0       4        1          4.000000   \n",
      "3                11       3        4          0.750000   \n",
      "4                 3       3        4          0.750000   \n",
      "\n",
      "   logic_complexity_ratio  pipeline_stage_count  estimated_delay  \\\n",
      "0                     4.0                   1.0              4.5   \n",
      "1                     1.2                   5.0              7.5   \n",
      "2                     0.0                   1.0              1.5   \n",
      "3                    11.0                   1.0              4.5   \n",
      "4                     1.5                   1.0              1.5   \n",
      "\n",
      "   ff_to_gate_ratio  delay_to_fanout_ratio  fan_in_fan_out_product  \\\n",
      "0          0.000000                  1.125                      12   \n",
      "1          0.833333                  2.500                       3   \n",
      "2               NaN                  1.500                       4   \n",
      "3          0.000000                  1.125                      12   \n",
      "4          0.666667                  0.375                      12   \n",
      "\n",
      "   weighted_complexity  \n",
      "0                18.00  \n",
      "1                 9.00  \n",
      "2                 0.00  \n",
      "3                49.50  \n",
      "4                 2.25  \n",
      "Advanced engineered features saved to advanced_engineered_features.csv\n"
     ]
    }
   ],
   "execution_count": 45
  },
  {
   "metadata": {},
   "cell_type": "markdown",
   "source": [
    "## Model Training and Evaluation\n",
    "\n",
    "We **train** multiple regression models (e.g., Random Forest, Gradient Boosting, Decision Tree) via **scikit-learn**, **tune** hyperparameters with cross-validation, and **evaluate** them using metrics like R and MSE. This process helps **identify** the best-performing model and **quantify** its accuracy on unseen data."
   ],
   "id": "bc447085683ca475"
  },
  {
   "metadata": {
    "ExecuteTime": {
     "end_time": "2025-02-25T10:32:13.579463Z",
     "start_time": "2025-02-25T10:31:57.925435Z"
    }
   },
   "cell_type": "code",
   "source": [
    "import pandas as pd\n",
    "import numpy as np\n",
    "import matplotlib.pyplot as plt\n",
    "\n",
    "from sklearn.model_selection import train_test_split, GridSearchCV, cross_val_score\n",
    "from sklearn.ensemble import RandomForestRegressor, GradientBoostingRegressor\n",
    "from sklearn.tree import DecisionTreeRegressor\n",
    "from sklearn.metrics import mean_squared_error, r2_score\n",
    "from sklearn.impute import SimpleImputer\n",
    "from sklearn.pipeline import Pipeline\n",
    "import warnings\n",
    "\n",
    "warnings.filterwarnings(\"ignore\")\n",
    "\n",
    "# ------------------------------\n",
    "# Load Data and Define Target/Features\n",
    "# ------------------------------\n",
    "data = pd.read_csv(\"advanced_engineered_features.csv\")\n",
    "target_column = 'expected_comb_depth'\n",
    "y = data[target_column]\n",
    "\n",
    "# Use only numeric features (dropping removed or leakage columns, e.g. 'combinational_depth')\n",
    "X = data.select_dtypes(include=[np.number]).drop(columns=[target_column, 'combinational_depth'], errors='ignore')\n",
    "\n",
    "# ------------------------------\n",
    "# Split Data into Train/Test\n",
    "# ------------------------------\n",
    "X_train, X_test, y_train, y_test = train_test_split(X, y, test_size=0.2, random_state=42)\n",
    "\n",
    "# ------------------------------\n",
    "# Define Pipelines for Each Model\n",
    "# ------------------------------\n",
    "rf_pipeline = Pipeline([\n",
    "    ('imputer', SimpleImputer(strategy='median')),\n",
    "    ('rf', RandomForestRegressor(random_state=42, n_jobs=-1))\n",
    "])\n",
    "\n",
    "gb_pipeline = Pipeline([\n",
    "    ('imputer', SimpleImputer(strategy='median')),\n",
    "    ('gb', GradientBoostingRegressor(random_state=42))\n",
    "])\n",
    "\n",
    "dt_pipeline = Pipeline([\n",
    "    ('imputer', SimpleImputer(strategy='median')),\n",
    "    ('dt', DecisionTreeRegressor(random_state=42))\n",
    "])\n",
    "\n",
    "# ------------------------------\n",
    "# Hyperparameter Tuning: GridSearchCV Setup\n",
    "# ------------------------------\n",
    "param_grid_rf = {\n",
    "    'rf__n_estimators': [100, 200],\n",
    "    'rf__max_depth': [None, 10, 20],\n",
    "    'rf__min_samples_split': [2, 5],\n",
    "    'rf__min_samples_leaf': [1, 2],\n",
    "    'rf__bootstrap': [True, False]\n",
    "}\n",
    "\n",
    "param_grid_gb = {\n",
    "    'gb__n_estimators': [100, 200],\n",
    "    'gb__learning_rate': [0.01, 0.1],\n",
    "    'gb__max_depth': [3, 5],\n",
    "    'gb__min_samples_split': [2, 5],\n",
    "    'gb__min_samples_leaf': [1, 2]\n",
    "}\n",
    "\n",
    "param_grid_dt = {\n",
    "    'dt__max_depth': [None, 10, 20],\n",
    "    'dt__min_samples_split': [2, 5],\n",
    "    'dt__min_samples_leaf': [1, 2]\n",
    "}\n",
    "\n",
    "# ------------------------------\n",
    "# Train and Evaluate Each Model\n",
    "# ------------------------------\n",
    "\n",
    "# 1. Random Forest\n",
    "rf_grid = GridSearchCV(rf_pipeline, param_grid_rf, cv=5, scoring='r2', n_jobs=-1, verbose=1)\n",
    "rf_grid.fit(X_train, y_train)\n",
    "best_rf = rf_grid.best_estimator_\n",
    "rf_preds = best_rf.predict(X_test)\n",
    "rf_mse = mean_squared_error(y_test, rf_preds)\n",
    "rf_r2 = r2_score(y_test, rf_preds)\n",
    "\n",
    "# 2. Gradient Boosting\n",
    "gb_grid = GridSearchCV(gb_pipeline, param_grid_gb, cv=5, scoring='r2', n_jobs=-1, verbose=1)\n",
    "gb_grid.fit(X_train, y_train)\n",
    "best_gb = gb_grid.best_estimator_\n",
    "gb_preds = best_gb.predict(X_test)\n",
    "gb_mse = mean_squared_error(y_test, gb_preds)\n",
    "gb_r2 = r2_score(y_test, gb_preds)\n",
    "\n",
    "# 3. Decision Tree\n",
    "dt_grid = GridSearchCV(dt_pipeline, param_grid_dt, cv=5, scoring='r2', n_jobs=-1, verbose=1)\n",
    "dt_grid.fit(X_train, y_train)\n",
    "best_dt = dt_grid.best_estimator_\n",
    "dt_preds = best_dt.predict(X_test)\n",
    "dt_mse = mean_squared_error(y_test, dt_preds)\n",
    "dt_r2 = r2_score(y_test, dt_preds)\n",
    "\n",
    "# ------------------------------\n",
    "# Create Summary Table\n",
    "# ------------------------------\n",
    "results = {\n",
    "    'Model': ['Random Forest', 'Gradient Boosting', 'Decision Tree'],\n",
    "    'Best Params': [\n",
    "        rf_grid.best_params_,\n",
    "        gb_grid.best_params_,\n",
    "        dt_grid.best_params_\n",
    "    ],\n",
    "    'Test MSE': [rf_mse, gb_mse, dt_mse],\n",
    "    'Test R': [rf_r2, gb_r2, dt_r2]\n",
    "}\n",
    "\n",
    "results_df = pd.DataFrame(results)\n",
    "print(\"Model Performance Summary:\")\n",
    "print(results_df)\n",
    "results_df.to_csv(\"model_performance_summary.csv\", index=False)\n",
    "\n",
    "# ------------------------------\n",
    "# Feature Correlation Heatmap using matplotlib only\n",
    "# ------------------------------\n",
    "# Created a temporary copy of X without 'clock_domain' or 'or_tree_level' for better depiction\n",
    "X_for_corr = X.drop(columns=['clock_domains', 'or_tree_levels'], errors='ignore')\n",
    "\n",
    "corr = X_for_corr.corr()\n",
    "fig, ax = plt.subplots(figsize=(10, 8))\n",
    "cax = ax.matshow(corr, cmap='coolwarm')\n",
    "fig.colorbar(cax)\n",
    "\n",
    "# Set tick labels\n",
    "ticks = np.arange(0, len(corr.columns), 1)\n",
    "ax.set_xticks(ticks)\n",
    "ax.set_yticks(ticks)\n",
    "ax.set_xticklabels(corr.columns, rotation=90)\n",
    "ax.set_yticklabels(corr.columns)\n",
    "plt.title(\"Feature Correlation Heatmap\", pad=20)\n",
    "plt.tight_layout()\n",
    "plt.savefig(\"feature_correlation_heatmap.png\")\n",
    "plt.show()\n",
    "\n",
    "# ------------------------------\n",
    "# Scatter Plot: Predicted vs. Actual for Best Model (Gradient Boosting)\n",
    "# ------------------------------\n",
    "plt.figure(figsize=(8, 6))\n",
    "plt.scatter(y_test, gb_preds, alpha=0.7, color='teal')\n",
    "plt.plot([y_test.min(), y_test.max()], [y_test.min(), y_test.max()], '--', color='red')\n",
    "plt.xlabel(\"Actual Expected Comb Depth\")\n",
    "plt.ylabel(\"Predicted Expected Comb Depth\")\n",
    "plt.title(\"Predicted vs. Actual Values (Gradient Boosting)\")\n",
    "plt.tight_layout()\n",
    "plt.savefig(\"predicted_vs_actual.png\")\n",
    "plt.show()\n",
    "\n",
    "# ------------------------------\n",
    "# Cross-Validation Score Distribution Boxplot using matplotlib\n",
    "# ------------------------------\n",
    "cv_scores_rf = cross_val_score(best_rf, X, y, cv=5, scoring='r2', n_jobs=-1)\n",
    "cv_scores_gb = cross_val_score(best_gb, X, y, cv=5, scoring='r2', n_jobs=-1)\n",
    "cv_scores_dt = cross_val_score(best_dt, X, y, cv=5, scoring='r2', n_jobs=-1)\n",
    "\n",
    "fig, ax = plt.subplots(figsize=(8,6))\n",
    "data_to_plot = [cv_scores_rf, cv_scores_gb, cv_scores_dt]\n",
    "ax.boxplot(data_to_plot, patch_artist=True,\n",
    "           labels=[\"Random Forest\", \"Gradient Boosting\", \"Decision Tree\"],\n",
    "           boxprops=dict(facecolor=\"skyblue\", color=\"blue\"),\n",
    "           medianprops=dict(color=\"red\"))\n",
    "ax.set_ylabel(\"R Score\")\n",
    "ax.set_title(\"5-Fold CV R Score Distribution\")\n",
    "plt.tight_layout()\n",
    "plt.savefig(\"cv_score_distribution.png\")\n",
    "plt.show()\n"
   ],
   "id": "6f4e71269caca3ea",
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Fitting 5 folds for each of 48 candidates, totalling 240 fits\n",
      "Fitting 5 folds for each of 32 candidates, totalling 160 fits\n",
      "Fitting 5 folds for each of 12 candidates, totalling 60 fits\n",
      "Model Performance Summary:\n",
      "               Model                                        Best Params  \\\n",
      "0      Random Forest  {'rf__bootstrap': False, 'rf__max_depth': None...   \n",
      "1  Gradient Boosting  {'gb__learning_rate': 0.1, 'gb__max_depth': 5,...   \n",
      "2      Decision Tree  {'dt__max_depth': None, 'dt__min_samples_leaf'...   \n",
      "\n",
      "   Test MSE   Test R  \n",
      "0  1.261000  0.723465  \n",
      "1  0.617811  0.864515  \n",
      "2  0.200000  0.956140  \n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "<Figure size 1000x800 with 2 Axes>"
      ],
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAA1YAAAMWCAYAAADyBBcHAAAAOnRFWHRTb2Z0d2FyZQBNYXRwbG90bGliIHZlcnNpb24zLjEwLjAsIGh0dHBzOi8vbWF0cGxvdGxpYi5vcmcvlHJYcgAAAAlwSFlzAAAPYQAAD2EBqD+naQABAABJREFUeJzs3Qd0FGUXBuCb0CH0XgWU3osgTaRJVxFBQCmCFOkiCEhHBBRp0qug0lQQFRAEFFR6EUXpTbDRO0jd/7xXZ//JZhMCyZTsvs85A8lssjM72TJ37v3uF+LxeDxCREREREREDyz0wX+ViIiIiIiIgIEVERERERFRDDGwIiIiIiIiiiEGVkRERERERDHEwIqIiIiIiCiGGFgRERERERHFEAMrIiIiIiKiGGJgRUREREREFEMMrIiIiIiIiGKIgRUREQW9OXPmSEhIiBw7dizW7hP3hfvEfRMRUeBjYEVEFEsn5f6WPn36WLLNjRs3yuDBg+XChQviVocPH5b27dtL7ty5JXHixJIiRQqpUKGCjB8/Xq5fvy6BYv78+TJu3Dhxk1atWklYWFikt+O52blzZ0v3YfLkyQwqiSioxHd6B4iIAsXQoUMlV65c4dYVLlzYssBqyJAhegKdKlUqcZvly5dLo0aNJFGiRNKiRQs9Djdv3pQffvhBevXqJb/++qtMnz5dAiWw+uWXX6R79+7h1j/00EMaQCZIkECCEQKrdOnS6XOUiCgYMLAiIooltWvXltKlS0tcdvXqVUmWLFmM7uPo0aPSpEkTDSy++eYbyZw5s/e2Tp06yaFDhzTwiimPxyP//POPJEmSJMJtWJ8wYUIJDXWuMANZIWTqiIgoOLAUkIjIJl999ZVUqlRJA5fkyZNL3bp1NXNj9vPPP+sVfqN8LlOmTNK6dWs5e/as92dQAoisDyBDZpQdYkxPVON6sB6/a74frNuzZ480a9ZMUqdOLRUrVvTe/tFHH0mpUqU0cEmTJo0GSydOnLjn43znnXfkypUrMmvWrHBBleGRRx6Rbt26eb+/ffu2vPnmm/Lwww9rhitnzpzyxhtvyI0bN8L9HtbXq1dPVq1apQEs9mvatGmybt06fRwLFy6U/v37S9asWSVp0qRy6dIl/b0tW7ZIrVq1JGXKlLq+cuXKsmHDhns+js8//1z/RlmyZNH9wv5hP+/cueP9mSeeeEKDxN9++837d8B+QmR/CwSbxvMA2cann35a9u7dG+5njL8NglAjK4n9f+mll+TatWtiBRzvQYMG6d8Hjzd79uzy+uuvR/g7vP/++1K1alXJkCGD/lzBggVlypQp4X4GxwDP7fXr13uPC46VuXQW2cuuXbtK+vTp9fGhbBRZTZS3IsuJ5yMW7AOCaLN3331XypcvL2nTptXnAZ6nn376aaQlj/PmzZN8+fLpawo/+91331lyDIkouDFjRUQUSy5evChnzpwJtw6lUPDhhx9Ky5YtpWbNmvL222/ryTFORhHI/Pjjj96T8dWrV8uRI0f0BBpBlVEyh/83b96sJ4rPPvusHDhwQBYsWCBjx471bgMnqKdPn77v/UbJXp48eWT48OHeE9i33npLBgwYII0bN5aXX35Z73fChAny+OOP6/5GVX745ZdfamCIE9/owP3PnTtXnnvuOXnttdc0EBoxYoQGG5999lm4n92/f780bdpUT8Lbtm2rJ8sGBD3IUvXs2VODAXyNIAaZRJxMI2hABssIDL7//nspU6ZMpPuFAADjlHr06KH/474GDhyoAduoUaP0Z/r166d/999//13/FhDV2KY1a9bo/uD4IHhCqSCOK8ae7dy50/s8MOD4I3jG8cDtM2fO1IAGz6Ho8H0+Rubu3bvy1FNPabDTrl07KVCggOzevVsfE55rS5cu9f4snreFChXSn48fP77+vTt27Kj3gYwkYMxZly5d9FjgGEHGjBnDbRO34zmOklY8t/E8x/MKZa45cuTQ5+OKFSv0WKOUFMGWAeP0sP0XXnhBgzEE1XgeL1u2TINhMwR3ixYt0iAOgSBKFBFob9261bJSXSIKUh4iIoqR999/H9GI3wUuX77sSZUqladt27bhfu/vv//2pEyZMtz6a9euRbj/BQsW6H1999133nWjRo3SdUePHg33s/ge67FPvrB+0KBB3u/xNdY1bdo03M8dO3bMEy9ePM9bb70Vbv3u3bs98ePHj7De7OLFi3qfTz/9tCc6du3apT//8ssvh1vfs2dPXf/NN9941z300EO6buXKleF+9ttvv9X1uXPnDnf87t6968mTJ4+nZs2a+rUBP5MrVy5PjRo1IvwNzcfT39+iffv2nqRJk3r++ecf77q6devqvvny97coXry4J0OGDJ6zZ8961/3000+e0NBQT4sWLSL8bVq3bh3uPhs0aOBJmzat515atmwZ6XPSWDp16uT9+Q8//FD34fvvvw93P1OnTtWf3bBhQ5THBccYx9+sUKFCnsqVK0f4WeNY+/5dypUr5wkJCfF06NDBu+727duebNmyRbgf3324efOmp3Dhwp6qVauGW2881u3bt3vX/fbbb57EiRPrsSQiik0sBSQiiiWTJk3SjJN5AfyP8iZkWpBBMJZ48eJJ2bJl5dtvv/Xeh3m8EMYJ4ecee+wx/R4ZCyt06NAh3PdLlizR7AOyJeb9RXYBmS3z/voyyu9Q6hgdyEgAskJmyFyB71gsZG+Q9fMHGUHz8du1a5ccPHhQyxxRSmk8Dowjq1atmpaD4XFGxnxfly9f1t9FCR+yjfv27ZP79ddff+k+obQPpZWGokWLSo0aNbzHIqq/DbaPx2Ic56ig7M33+Wh+Xpp98sknmqXKnz9/uL85MnsQ2XPUyNKivBKZVnwfXW3atNEMrAGvBcRCWG/AawRln7hvM/M+nD9/XreLY+PvNVKuXDnNWBqQDUP5JUpKzWWdREQxxVJAIqJYgrIyf80rcHIPxkmqL7QhN5w7d05Lo1DadOrUqXA/dz8nrffDt5Mh9hcnuAii/Imqy53xWBCIRAfGJqE8D+N6zBDEoSwMt0e1r/d6HEbAFRkcU4zj8QfllxizhRJA30DmQf4WxmMxly8aENTgRN+3eQiCADNjXxFMmJ83/iAoqV69erT2DccKpZcoJ/XH/FzE+DSUVW7atCnCeC8cF4wFiw7fx2b8HsZ2+a7H4zVDyd+wYcM0UDWPATMHagZ/z+O8efPqvqPEFc81IqLYwMCKiMhiRlYE46z8ncRhnIoBWSKMMUFziuLFi+sYFfw+xoRElV2J6sQSoroy79tVD9vB/aDZBk7OfUU1hggn+2j2gPbj9yOy/b7XvkZ1m3G8MEYHx9KfyB4LMozIwuDxoI0+GlcgA4SMSO/evaP1t4gN/o4/+DZziCk8niJFisiYMWP83m4EO5ibDNk+ZLbws1iPsWzItmE81v0cl8gem7/15seLsXEYX4XxfhgvhQYpCPYxdg6t74mInMLAiojIYjgpBzQdiCqDgKvya9eu1YwVmiT4Zl6iE4gYGQ3fiYN9Mz/32l+cyCIDhCv79wud+9CIABkNlGFFBS3ZcTKOx4isjeHkyZP6GHB7TI87gqPoZm4M6DSIkjuUReIE3txK/kGDQuOxoAGHL5QWoglJTFvdx+RY/fTTTxo0RfV40KgCGaIvvvgiXMbJX3lodI/L/Vq8eLEGucjwoRmFAYGVP/5eP2jIgQ6RkWXoiIgeBMdYERFZDGOCcHKPLme3bt2KcLvRyc+4Uu+bjUCHNV/GCbhvAIXt4ATdt500ruxHF7oOYl8Q4PnuC743t373B+2xsX/o9ocAyReyHujqBnXq1PH7GI3MiW+Ht/uBcTUIGNCaG+3ffUXVQdHf3wLd5/wdRzzW6JQGIrOCzBk6IJr/bsjuff31195j4QRkSv/44w+ZMWNGhNvQuRAlipEdFzx2f0ENjovv8zM2YB8QtJmzsGhtb+5caIYA3zz2ClMGoJX+k08+GWnWjIjoQTBjRURkMQQ7aFHdvHlzKVmypM4HhSvlx48f1+YMaLU9ceJE/TlkRzAPFAIwzMeEE25/WRJjMD5aWeP+UApVv359b0AzcuRI/R9jvhBk4Qp9dCEYwfiVvn376gnrM888o80osB9of4523GhpHtXvoyTr+eef1ywU2mSjrTUCE5Q5olECGjhAsWLFdAwUMlxG+R3aYCP4wHarVKkiDwpjt9CeHO3N0R4cLexxTBFAIMOC440MjD9oFY/sH/YNbbpxIo9STn8lePhboJ03GnA8+uijWl6Iv4U/KEvE/iCThyYNRrt1jCMyzzFmNzw3P/74Y22WgWOD5yQCF2TSsN6YOwzBCEr/8PjQ8h4BK4IxZGPRnMP3uOB5j+cSxtDhZyIbZ3g/EGwj8EZ5LBqTYPwXGsdgG5gHzheee7i4YW63DrhwQEQUq2K1xyARURAy2kdv27Ytyp9DW3C0mEaLdbR7fvjhhz2tWrUK1wr6999/1zbQaM+On2vUqJHnzz//jNAqHd58801P1qxZtU22uVU4WlG3adNGfz958uSexo0be06dOhVpu/XTp0/73d/Fixd7Klas6EmWLJku+fPn1xbd+/fvj9ZxOXDggLaSz5kzpydhwoS6LxUqVPBMmDAhXLvyW7dueYYMGaIt0BMkSODJnj27p2/fvuF+BtDSHK3N/R1XPI5PPvnE7378+OOPnmeffVbblCdKlEjvB8dk7dq1UbZbR4vxxx57zJMkSRJPlixZPK+//rpn1apV+nPYpuHKlSueZs2a6d8Mtxmt1yNrfb9mzRo9DrjfFClSeOrXr+/Zs2dPuJ+J7G/jbz8ja7eOv1lkfNutGy3L3377bW2TjuOUOnVqT6lSpfRvgzb6hi+++MJTtGhRfQ7jb4vfmT17doT9wnQC+Hvh747bjJbpkb1eInvM/h7LrFmztJU+9hPPS9yn8fv+HudHH33k/fkSJUqE+/sREcWWEPwTu6EaERERkfOQacSkxcgIExFZjWOsiIiIiIiIYoiBFRERERERUQwxsCIiIiIiIoohdgUkIiKigMRh5ERkJ2asiIiIiIiIYoiBFRERERERUQwxsCIiIiIiIoohBlZEREREREQxxMCKiIiIiIgohhhYERERERERxRADKyIiIiIiohhiYEVERERERBRDDKyIiIiIiIhiiIEVERERERFRDDGwIiIiIiIiiiEGVkRERERERDHEwIqIiIiIiCiGGFgRERERERHFEAMrIiIiIiKiGGJgRUREREREFEMMrIiIiIiIiGKIgRUREREREVEMMbAiIiIiIiKKIQZWREREREREMcTAioiIiIiIKIYYWBEREREREcUQAysiIiIiIqIYYmBFREREREQUQwysiIiIiIiIYoiBFRERERG5ygcffCA3btyIsP7mzZt6G5EbhXg8Ho/TO0FEREREZIgXL5789ddfkiFDhnDrz549q+vu3Lnj2L4RRYYZKyIiIiJyFVz3DwkJibD+999/l5QpUzqyT0T3Ev+eP0FEREREZIMSJUpoQIWlWrVqEj/+/09VkaU6evSo1KpVy9F9JIoMAysiIiIicoVnnnlG/9+1a5fUrFlTwsLCvLclTJhQcubMKQ0bNnRwD4kixzFWREREROQqc+fOlSZNmkiiRImc3hWiaOMYKyIiIiJylYIFC2rWyteWLVtk+/btjuwT0b0wsCIiIiIiV+nUqZOcOHEiwvo//vhDbyNyI46xIiIicpkLFy7IrFmzZO/evfp9oUKFpHXr1uyGRkFjz549UrJkSb/NLXAbkRsxY0VEROQiKHN6+OGHZezYsXLu3DldxowZo+t27tzp9O4R2QJjq06ePBlhPea2MncKJHITNq8gIiJykUqVKskjjzwiM2bM8J5A3r59W15++WU5cuSIfPfdd07vIpHlmjZtqkHU559/7s3UIpOLroGYIPjjjz92eheJImBgRURE5CJJkiSRH3/8UfLnzx9uPcqfSpcuLdeuXXNs34jsgrFUjz/+uJw9e1bL/wDNLDJmzCirV6+W7NmzO72LRBEwl0pEROQiKVKkkOPHj0cIrDCQP3ny5I7tFwUfJ8f6Zc2aVX7++WeZN2+e/PTTT3rB4aWXXtJMVoIECSzfPtGDYMaKiIjIRbp27SqfffaZvPvuu1K+fHldt2HDBunVq5dOjDpu3Dind5GCZKwfJuhFQFOmTBldt23bNrl+/bp8/fXXfhtLEAU7BlZEREQucvPmTQ2ipk6dqmOrAFfoX3nlFRk5ciQnTKWgGOv3wQcfRHl7ixYtxGp4nLlz57Z8OxQ4GFgRERG5EMZSHT58WL9GR8CkSZM6vUsURJwe65c6depw39+6dUu3mTBhQn0toFum1UJDQ6Vy5crSpk0bee655yRx4sSWb5PiNrZbJyIiciGcPBYpUkQXu4OqoUOH+j1xRhkYbqPgGevny66xfufPnw+3XLlyRfbv3y8VK1aUBQsWiB0wvUHRokWlR48ekilTJmnfvr1s3brVlm1T3MSMFRG50p07d2T37t3y0EMPRbhySRRonn32WZkzZ46ezOLrqCxZssTy/YkXL562ukZbazN0aMM6vD4psLl1rB/Gfr344ouyb98+27aJEsgvvvhCX6MrV66UvHnzahOP5s2bS/r06W3bD3I/ZqyIyBW6d++u3acAJ20ov8DgaLTUXbdundO7R2QpdFkLCQnRrxFc4fvIFjvgmquxP2bozpYmTRpb9oGchYAKQT7GMuXMmVOXVq1aaUnc22+/7dh+YbzXn3/+afs2cSw++eQTfeyHDh2Snj176ucTjg8uQhABM1ZE5ArZsmWTpUuXau0+/u/UqZN8++238uGHH8o333yjV0qJyFrIDiOgunjxogZ45uAKFzxQjtWhQweZNGmSo/tJgT/WDxkiM5yuIoCZOHGiBjRfffWV2Jklmz17tixcuFCSJUsmLVu21HFXv//+uwwZMkQuXbrEEkFSDKyIyBUwKBhXARFgtWvXTj+8UWpy9OhRKVasmH5wEQWDqlWrarlfqlSpwq3Ha+CZZ57RCw1WmTt3rp7AoswJrz9zhgxNA5C1KFeunGXbJzI3jjBDkI+yO7w+Ro8eLZkzZ7Z8H8aMGSPvv/++ju2qU6eOdkTE/+Z9Q3CF14XRwZOCGycIJiJXyJgxo3abwoclatinTJnivVqK8R5EwQKlr2i57uuff/6R77//3tJt40o85MqVS8fVcCLW4OKmsX53794Vp+FzCBcZUAIZWSCHMYdGGTsRAysicoWXXnpJGjdurB9euDJZvXp1Xb9ly5YI7X6JAtHPP//s/RoXGf7+++9wZXi44JA1a1Zb9gVjHHFie+DAATl16lSEk9zHH3/clv0gZ8f6+RtnF0xWr14tOXLkiJA9Q1YX3RFxGzK5xgUJIpYCEpFrfPrpp/ph1ahRIy0JNEqTUBL19NNPO717RJbCyZtxIuvvoxnzCk2YMEGvoFtt8+bN0qxZM/ntt98i7Av2kV0ByQpoa34/ZXpWY3dMul/MWBGRa6DblFHyZOCVQAoWGE+IICZ37tw6EN7cxhlXxXEiZ1dZLBpUoJHM8uXLvVlkCi5OjPXDhMS+80hh7FK+fPn0e2RQ8RooVaqU2CGy3AOauHCyYPKHgRURuQKu/A0fPlymTp0qJ0+e1A9QnGAOGDBABwajAxNRIMOcbW4ZW3Lw4EHNID/yyCNO7woF0Vg/dII1Z6QwETGqFoy5DDFRMMrGK1WqJHZkznBBYeDAgeE6IeKzCiXqxYsXt3QfKG5iYEVErvDWW2/pB+g777wjbdu29a4vXLiwdidjYEXBBuOsjh8/HuHk9qmnnrJ822XLltUunQysgo9bxvqh89/XX38dboJ4fD1s2DB58skn5bXXXrNs20bmDBkrTFSPjLEBX6NTLeaxIvLFwIqIXOGDDz6Q6dOnS7Vq1bQMyYAPsH379jm6b0R2OnLkiDRo0EBP6HDF3ChHMsrx7BjX0aVLFz1xxUl1kSJFInQHLFq0qOX7QM5AJgbPNSwoB4xsrJ/VUHJ4+vTpCOux7vLly5Zu28icITs2fvx4beRBFB0MrIjIFf744w+/V8dRFnXr1i1H9onICd26ddN252vXrtX/Md4Kg+UR6Lz77ru27EPDhg31f3OjDCPIY/OKwOaWsX64uIDABpmrMmXK6DqU4PXq1euereBjC+awIrofDKyIyBUKFiyodfvGOBMDxnmUKFHCsf0istumTZu0MUC6dOm0UyCWihUryogRI6Rr164RBvhbdXJNwcktY/0w3hblduhOaVxcix8/vpaFjxo1Kijm8qK4h4EVEbkCBgijAyAyV/hAxwcWZrtHieCyZcuc3j0i2yAbhEH7gODqzz//1K5oOOHFa8IOvhc4KHg5NdYPDSMmT56sQdThw4d13cMPPyzJkiWzbS4vfE10PziPFRG5BjJWQ4cOlZ9++knb2ZYsWVIDLgxUJgoW6HiGsj+0tMbVenRC69+/v45B3LFjh/zyyy+W7wMuaESlRYsWlu8DOcsNY/0Mv//+u/5vzG9I5FYMrIiIiFxk1apVcvXqVS1DQme+evXq6fQDadOmlUWLFvltKBDbzJ3YAKVY165d0zE2yCScO3fO8n0gZ9WvX1/HUs2cOdPvWD+rW56jcgEdADHGChfaAJlcbL9fv35aIms1NE7Knz9/pK/TmjVrWr4PFLcwsCIiInI5BDIIdpycqBdzW73yyivaPIAnlIEPZagY64cOkCiJQ2CFklSsQ3Bj9Vi/vn37yqxZs2TIkCFSoUIFXffDDz/I4MGDdUoOTNFhNVxEQClip06dvOtu3Lihjx8Bp3kyeyJgYEVErhDZSSPWYYZ7dAxs1aqVdokiClTIDKGd9a5du3QON7fZvn27vPjii5wCIUjek3fu3KnZKoxtQiBRpUoVHe+EFvzIYFopS5Ys2sDCdyzX559/Lh07dtTxuFb7+OOP9WIC5nVDh8C//vpLy3ORTfvwww/l0UcftXwfKG6xPo9KRBQNGEuF0o66devqFUos+BrrcLUwb968+gE3Y8YMp3eVyDKYLypHjhyubWeOrmxopkGBD4E9xrsCAgtM3r5hwwYdB4tW7HZkaf2V4WGdXaWojRs31mOACx6FChWScuXKSeXKlTXgZFBF/rArIBG5Ako8UE9vnhwYpk2bJl9//bUsXrxYS1Lee+89LQMhClQYP/LGG2/oFfE0adI4sg9ffPFFuO9R3IKr9RMnTvSWZVFgQ8MUjPUDBFMY64dxVcZYP6thcng83/Ceb4Z1uM1O6IiIix1YMmfOrFUURP6wFJCIXCEsLEzLn3wnCcbg/eLFi+vgZZSgILgyPuyJAhHmbcPzHlfJ0fbct700rpZbzbcxAEpyMVEsGmegmQBOLu06oT116lSEOZWQ1aPAHuu3fv16rVrA3xqZImOOtxMnTsiKFSssb54BCxcu1EoJbAvjvfAZhXJ0vC5x4cOOzB3FLcxYEZEr4Mr8l19+Ka+++mq49VhnXLVHQGXM70MUqNBm3WlOTw6LRhmtW7eWjRs3hluPa8E4qXdrqWSgj/WzM4OKkjt0w5w0aZJ3TB86ZWJ8FcZf2QGTEaMDIoIrqFGjhrafb9++vV7wu3Tpki37QXEHAysicoUBAwboh9e3334rZcqU0XXbtm3TK5MYwAyrV6/WD1uiQDZo0KBo/dyCBQt0YL/VE6b6zl9kBzSqwXguTA6O7JiT3RCDkdNj/RDY1apVS9/77ej+Fxlkh9EJ0QwZOzS1QMaKyBdLAYnINTAwGvXz+/fv1+/xgdalSxcpX76807tG5DopUqTQjIJV5UiYJBitppE9AjSQQav15s2bi9UQLGIy5MjmECLrofRtyZIljo31Q+kpMpZ58uQRJ92+fVvWrVunpejoCIiqCTRwwesPJexEZsxYEZFrYFA8B8YTRY+V10XHjBmjWeTOnTuHm0MIzWXOnDkToWQ3thUsWFC3Q87BRS6M9UPZnRNj/dDWH8HdyJEjLd1OVH777TfNnB0/flznr0IpIAKrt99+W783qimIDAysiMh1MOkiBq2b4eogEdljwoQJMmXKFGnRooV3HcoO0XIaE7RaEViZx6vgxPX111+X4cOH65xJKE0z4/tB4I/1Q6Zo9uzZsmbNGilVqlSEwA7Bv9W6desmpUuX1pbr6IZoaNCgAbvTkl8MrIjIFTDZJE6kULt+9uzZCLdzsDqRfdBa3V8JLtbhNiukSpUq3FgqZOSqVasW7mfYvCJ4xvr98ssvUrJkSf0aTSzM7Bpz9/3332s5YsKECcOtz5kzpy0TFFPcw8CKiFwBYzfQuAJXyTGGA52g8MGFeaycLAUhCkaY9gAXOTCflhnmL7JqzAte/xT3oEMeJhCO7bF+bng+oDumvyD+999/Z4da8ouBFRG5AtqqY7D8E088ofOEYN4QnNyhtn/evHnywgsvOL2LZLHvvvtOMyLoBudbEoSrxo8//rhj+xZshgwZIs8//7z+TYwxVmgus3btWg24rGDu+IkxLdmzZ4+QmUDGCvMYkXvY0QPN+JvjOWGnJ598UsaNGyfTp0/X7/F8xJyKyObVqVPH1n2huCH8DIBERA5OPGlc8cT4CXwPFStW1JM7CnxVqlTx/t3NLl68qLdReLjo4Dv2KLY0bNhQtmzZIunSpZOlS5fqgq+3bt2q40uslitXLjl9+nSE9Xh+4DYKfLigggYqKVOm1NI7LPi6f//+2o7dDpgMGxcU0EwFY3/RFdAoA8Q4QCJfzFgRkSsgqDp69KjOnYIWy7gqjvmskMnC2AsKfMb4GV8Yc2f1XE1u0rJlS52Y9F4ZOoxBsRIaBnz00UfipucCsgWJEye2fPvISGCCYgSv5AxMtYF27++8846UK1dO123atEmbp+A9AWXjVsuWLZs2rli4cKH8/PPP+vzDaxMVFJhAmcgX57EiIlcYO3asxIsXT7p27apdoOrXr68nV7gyie5P6M5EgenZZ5/V/z///HNtbZwoUSLvbRjfgBMazGm2cuVKCZZubJgYGyf1KItFoJU1a1Zb9wHbx+uxZs2a4davWrVKx53Url3bku326NFD/x8/frx2XUuaNGm45wKyaNgvZBGsVLx4cQ1cUZ6IE2lk8MzPS/o/jDVC8BHbY6yQnUJA4/tcw3OzadOmmskmchtmrIjIFcztm6tXry779u3TCUIxzqpo0aKO7htZCydQgEAaJ2nmK8HoxvXYY48FVWtjlN2hDA4Ts86dO1ezJ3hN4AT/6aeftqz8z6xPnz5+m8bgb4TbrAqsfvzxR+92du/eHa4bG74uVqyY9OzZU6yGiZexL++//75e1OnUqZM0adJEs1iPPvqo5dsn0UAWZXe+UArq26UvNn3xxRfR/ll0QyQyY8aKiFwBjSswWN73qjDms8JVS/N8OhS4DRNw0hxMZX/RgYlYcYI/c+ZMCQsL04lTO3bsaFl3PkBwu3fv3ggntseOHdO5rK5evSpWQqYOWSs3zFeFrDlKkvE3QMYOpcoIclu1auW9KBDMChcuLF999VWsN5YYOnSoXmDDcTc+FzApL449nvvRbQd/v0JDo9d+gG3/yR82ryAiV8CJlL/SjsuXL+ttFPhwouSmoAotlbE4CXNGrV69WheUwKETGTI5GEyP8lmrIGA4cuRIhPWHDh2y5W+Ek2kjqEJHOCc7ARolybjIg69Tp04tEydO1EAC7ecDFUr7/M0peOHChXBlfyiZtKJbHzKGy5Yt03FOyNhiwdcIclF6iBJiY4lNKHWNzsKgivxhYEVErhDZYHWc2PKqcHA4efKkzmGWJUsWbbmOQMK82AEnTLhSjuccxjhhQfOUN998U2+zA07iFy9eLPXq1dPtf/LJJ9K9e3f5888/tTQQYxDR3AX7aRWUHGKbhw8fDhdUvfbaa7aUP7mhIxxKkTt37iyZM2fWUuUSJUpoFm/9+vVy8OBBeeutt3RMaKBCdtJf8ICskR2T4+J1h7FteB0gcMOCrxFI4blgXojcgmOsiMhROFlBQIWlWrVq4eYwwoc6OgWioQEFPpRWYf4inFDjZNZfoG21fv36yaxZs3R8kTF/0w8//KCdyNBuGSfTVsNjRxCHAfpob45GCr7Qft7KbpnoxIbXHcrekCUwLnJgfrl3331XAr0jXJEiRbQMDfMY4fmAZjq+wT3+PoHYVMc8xgilj+bABe/JmMvM39gnK7KW0YFGJgj2rGougseL7DCCaihQoIBedEAGjcgXx1gRkePjaoz/cTUcY0gMGKCMD3BctbRysDK5AxpXfP/9934DCbsgWzZ16tQIWRl0LMS4Jjuu1KNpRaNGjWxpKx4VnB6gBBFlVxhzhSYydk3S7HRHOGQo0ajC7m6MZsiMIYg1TuhR/tmrVy8Nbq1kjDHChQ3fU0Q0TsF7MuZ3QvbIDVAyimYjsd2VECZPnqzB83PPPecN8Ddv3iyffvqpBltoakJkxsCKiFwBJU7ousWWxsELJ47z5s3TLKZTEMygvXvevHnDrd+/f78GfNevX7d8H3BCj8YNCDTN0DACmZzZs2eLWyCzg2AntsfYZMiQQQMLZAfMEGQguPM3eXAgwfxhGFuKsjcjc4rMzGeffSZz5szRiWqthu5727Zt04mhg7HdOyBbiy6YKAk1mzRpkgwfPtyWCy0UtzCwIiJXwOB0XCE1yo5QAjV//nw92W7Xrp3Tu0c2+Prrr/VK+LRp02wpNfKnbNmyurz33nvh1iOgwUkmrlZbDSVnaFqB4MLszJkzkilTJh1/FOgntU51hDND6SPK4lCeisYVZphbz0oIKPG+Z56GwtjujBkzvFkssjawQgUFsmGY9sMMY+xwAQgTBhOZcYwVEbkCrsDiRALNC/7++2+tX0cbX2Qw8P3AgQOd3kWyGNrtX7t2TR5++GGdGNZ3vqZz585Zvg8Y01O3bl1tEGEe24PAH5kZK126dElLr7CgG6a5FBBjW7B932ArUKEjHMa24EIL5q4CnDwjwMFYTHMnOIzFim3YNspBcbKOAA/vRWjmgL9NyZIlxWroyIhxXb6wT2+88YbY4V7NUYLhPRnHG1lClGD6lga7pRSS3IWBFRG5Alr2lilTRr9GxzOUGKH0BVmMDh06BMWHeLAbN26c07sglStXlgMHDmipD06oASfxGF+F8VdWQjMKo5GLbykiYL0xJjHQGR3hzKxo6R2Zvn376pxqON7IiKBLI4LaF154wZZmOnisCO58MyUI+O06DggozNCNEc2E0GAIFz+C4T0ZFRNoWLNu3bpwY6zw2YQxwebMdiB3iKToYykgEbkCSi4QXKEEDFcJMa6gd+/eWoaTL18+W8a2EDkJY4rwkVy1alU9kU+TJo33NjRvQet1q4M7N5VhOf24UAKGAALzVqEzJCZGxmNFK3pkr6yErofoPIfxduXLl9d1OJnH+CqMv2vfvr04AVlVdO9s0KCBVhcEevMKjDOLDlz08DfvGwUfZqyIyBVw0oJubCjDQicydOUCzN2TNm1ap3ePbIAgOio5cuSwZLtoVoFSL3RDw9dRQWc8K7NlgKwAHqsT7ebdBGPJkCnAXFooFUawg/cDnEibu4daAZMgG+Oq0P4e+4D3KGOsm9VeeeUVHU+HMYfI4BvjrjAhMQI7p+DYI4uHMkW3BFZW5gfwWiS6HwysiMgV3n77bb0KOmrUKGnZsqV3XAUGjxslghTYkK2MKpjwN1lpbEC3P4zjQ6kXvvbXZhqw3qp9MAd3aCW+e/duR4I7t/jtt9+05A7BNppW1KhRQwMrvE/ge1yEsdJjjz2mWSoEM3Xq1NGyL/xNMJ4Lt9kB74dY3AbPT6vb3QMytzjevvO1IWv2zDPPyDfffKPfYzwikVswsCIiV3jiiSf0SjA+NFF6Y0BDCzQyMKAcpnTp0mzLHqANC3zHdGAdOqFZOTEvrkqnT5/e+7UT3BDcRQYTI0c2pxY6OGbMmDHWt4m5g/A6R+mdOWONQKNt27ZiNTznjI5vyNDga2SL0JHQ6o6AbuHbGRPPR3SrxDxrvvOLWQHZSt9ujMbzEfPd2QGPGXNWffvtt3Lq1CmduNvMisYpFLdxjBURxSlW1tOTOy1fvlwzmTjRstp3332nY1owQN+3LG3jxo2WTZCLDI1R/oevo4KxVlbDCSSCWWSGTp48qQ098JobMGCAZhbR9txKCKZwvDG+0jyOC2Ob0FAA3SMDDcbU4Thj3ihcXIoqe2tHh0zf8UXIpuICBDJJaO7hO89abDHKcXGBAVkp81hDXFRYuXKlBvRWj3MzAnxsq0qVKnoBwfdvgukAiMyYsSKiOIXXgoIPTq4xh5QdcALlbw4plD7hNquyReZgKarAya7n/7Bhw3TSbrSfN2eIUK6I7o1WB1YI7Pwda8wtZdUJvdPGjh3rfWz42ukxdk5mb43umAjifCVJkkQmTJhgy74gO4esFMpBiaKDgRUREbkCykD9lR4NHjxYS7DsgG36O6E9e/asNjSwA7quod277/ZwhR4NA+wog/rggw9k+vTpOmcUpjswYOyj0YbeSk8++aQGcNgHwN8E5XiYGNiqk9x7ZYmszhhhbKn5OeAmCGjBmMDd6oAOr0NkKDFRvFGma3THxEUPTKJth5QpU7I6gu4LAysiInIFYx4nM5xgYd6ehQsXWrptY8JZbB8nteYxfMicoDzJaHttNZS9oUHFRx995J07B9kjzJPj7wq+Ff74448IcygZmSSMfbMauuHVrFlTy/4wpgZdAQ8ePKhlcgsWLAjYedQMCBz8ZU4R4GOdHePs8LdG5hJ/C2O8GTJqaOTRr18/LQ20gpGx9R3P5ARc1MEYu9mzZ2umjOheGFgREZErYIC4vzEdOMH3HfNkxZVpI5DDyaP5JApXydEJzo6mCYCr9G+88YY2dMFJ7KFDh+Srr77Spgl27QMCGmTGfMsSMZC/RIkSlm8fmREEmAioEdTixB7lh5ig16oTXHPGyGmRlXyiIyKej3ZA8DRr1iwZOXKkzisI6JSIYAPBrpUNZYysaVRatGghVmvcuLEG8ghmMbYwQYIE4W7fuXOn5ftAcQsDKyKKU5wed0Bi+TxOTjAGoePkqWfPnraV/fmDkzc060A3TMznhqASkwcb2Ss7DBw4UAMNZK6QOcA4k/379+vJ7rJly2zZBzzuF198UZyCuavwvMD/mJQXJ9cIcNFkxJjTyqpOfHifmzlzZrj5upClQnOV/Pnzix2QJcU+YMJ2AzKpWbNmlY4dO1oeWKFxhBkypWhagsASrw07Aiu8Bnbs2KHPQ3/NK4h8sSsgEcUp5g5hFHhwEouSrL1793ozJzjBevjhhyVY4ASyT58+Os4KGStkCdAtDtkDOwfRI2M1dOhQfb0hY1SyZEkNuDD+yQqYsy66zCf7VkAgi5biyNQgmMHzEe85yN5s375dM3dWduJDZ0hk7cxjiRBQIPDH36Rs2bJiNbTYR7Ywb9684dYjwEaDievXr4vdUA6KyZN79eqlpaJWwwWWVatWScWKFS3fFgUGBlZE5BpoaY2W2ji5xpgKBFF//vmntlg3X7mlwIQTGJww46TNKD3CvGU4sf/yyy91klg74KT5448/1slpfefRsaP0Bw0icGUeHclQgoiPaXTnQ+OG1q1by+TJky3fByf4jtnxN5eXkTGweowRsoONGjWSHj16hLuYgzJNjMczmjlYBR0okSU0z+lnNwRvWHzns+rSpYt26dy8ebMj+4XAFhkkO5qoIDuI94JgmJSbYgkCKyIipx07dsyTP39+T9KkST3x4sXzHD58WNd37drV0759e6d3j2xQvHhxT+/evSOsx7oSJUrYsg/jx4/3hIWFeTp37uxJmDChPveqV6/uSZkypeeNN96wZR9at27tuXLlSoT1O3fu9BQqVMgTDFavXu0pWbKkZ+XKlZ6LFy/qgq9Lly7t+frrry3ffrJkyTxHjhzRr/F8MN6Pjh496kmUKJEnGKxbt06PQ4ECBfQ5iQVf43h89913ju3Xjz/+6EmePLkt21q2bJmnZs2a+ncnig5mrIjIFZ555hm9MoxyJ0wOalwhRgYLA/ZRAkKBDaVHu3fvjtBaHWVwuGKMAfN2XKFGZqhp06bhMhUogUOL7YkTJ4qT0LzA3LHQKpG1Hsc6/J3QUATdE1966SVLto/5sjA5sW8JFsoT27Vr5y0VtQrK8JCpQCdI8/Pgs88+0zF4yKpbDVkxlEf6y5yikYkdUDGAklQjO1SgQAEdX5UlSxbLt+1bGmpMv4DXIDqFYrybHa8DZI9RTYFxXb7NK+yYqJniFjavICJXwAnTxo0bI3S8wpgCDKCnwIcOgLt27YoQWGGdb9tpq+Ak1mirju5zly9f1q8xfxTK8uwKrFAGiMACc/ps2rRJu/Nh7BnG4Dz99NOWbx+BJJoTYJxRmTJldB3K4FauXCmdOnXS/cJYF5xwWtGpEIEL2u/7696I+bys1qRJE+ndu7d88sknGkyigQfKUhFU2dE0Ye3atVoWi2AOQQ0CTTxuBBcY62YXBFBWN6mI6mKbGf4OeI/AlANoAW8HN7Xgp7iBgRURuQJOXPyNm8BVW1wxpsCHE3RkI44cOeINbnAy+/bbb+tYFztkypRJr0IjkEH3N4wjwZgnY9JSO0yZMkUDm+7du+tJrfG6QKCBEz07Ais0zMAcRubJgWHatGny9ddfy+LFizWLiPE3VgRWjz76qP7NEWCiGxucPHlSmxYYgZ6Vhg8frgEkMiM4/miigv8x9rN///6Wb79v374axGEOJbz/4Xjj4gLazdeqVUvscuHCBQ2oT506FWFeKasDTDfMY+WmFvwUN7AUkIhc4fnnn9er0dOnT9cTCXSjwtVJnETiBNdoh02BCx9HCBxwNRolSMYVc5xMY3JcO1odv/zyy3oyjXJAlEBh22ikgQHzaFqAUlWr4SQeJ/ZGeaxRhvbLL7/o3FZnzpyxfB/QLAaZQt9JgjGnFpqLoEsgskoIrq5evRrr28d2GjRooGWg+HvAiRMnNJu5dOlSv5MXW5XBxHHH48X8Xb7ZVKvg747jj26YKEdDoIsW73gu4D3RjqwdGsYgkMNjRwMh8+sPX9tZBmecqjrR7hwBNZ5zRvkp/g7IJpo7NhIZGFgRkSsgM4X2uXhLwniq0qVL6//p0qXTdsd2lYKROxgleHZnK3GVHIsxITEmqEWJKk6o27dvb8vkrChBRPkXsmbmwAqvBwQydrS5xsWMV199VRezsWPH6oKAAxc/0Hr977//tmQf8F6wevXqcON7qlevHhRzCSFzigmz8ZgRaKPNO07m8VxAoI9gx2pos472/gjyMb7ICZg3DXO6GWNssU+42IHSXDsgwMcxQDl6vnz5vO3mEewvX748qKaBoOhhKSARuQIGi+OkASeyOGHDiUObNm30iilONCnwodwOY3YQxJgDKpxUYdA4xttZCdvGSSRamuP5aIy1wWInjKNCtgKBlRnGN+FE2w4DBgzQMVQ4uTdK79Bie8WKFTr2CxD0WDmpMwIoBG5RzZtVpEgR3ScjqxUT91NuanXzCIznQ5YKf2+c2GM+MzR2QQt23GYHBBPIFDsVVOEY43nYuXNn7/QLOCYoT0XW1jfotwIeP4InlASnSZNG1509e1bbveM2BFdEZsxYERGRK+AkHUGN77iGjz76SGbOnKkdIu0ogUPpl9VBXFTwWAcPHqwlkbi4gO9RdjdixAj92q5AD+Pb0KwDV+gBV+wxh5Ex/i3QJgzH3FG+c5Yh2DYyFShLRPlXqVKl5JtvvhErYZwhLi4ZpZYIrIzMKQIO36DbCih9xXOtcePG4gRcYMAYM9+xXHPnztXXBy7E2DFBMIIqBPBmdmYOKW5hxoqIXAOZCVwh9zdQGoP5KbD9+OOP3ivTZrhCj6vWdqhWrZqsX7/e0cAK47yQpUWTBLR6RsMEjDUbP368rdkz/C38/T0CFd57DAheELThJN6YpPf8+fPaXr5SpUqWj+lBabQxKS1O7o0soZ3q1q2rZXd79uzRwMK31ThKE62E1ur+gnisw212wNQGRlmyGQIqO8qCKe5hxoooSKHs5c0339QPbYxhwoeVMa7ECTNmzNDSI4ypwvgC34HSuHpMgQ3NS5CVQpMAsx07dmjTBn8nOLENJ7C4So4SVGQm8Pqw82TSFwIrnMQ5OcYQ84f5zqOEZgaBlrEyy5o1q3Y/RKMCM2QzUZpoNFexCuYKQ7MEZG2cEhoaGulteE/218U1NqHFPC4qvPHGG+HWo1vlokWLtDTSasiW4bMHTWuMktgtW7ZoJ0y8P8yZM8fyfaC4hYEVUZDC1UdcFUUrY5S34AqgkydvKG3BxJOYO4aCU/369TVTs2DBAm/HLZy8oWMkyqHsmBDU6ZNJt0BA9/rrr+skuRhT4sstx8GqwAr3i654COh9s1oIrq0O8tG8B9MMIIMarNBiHq99NCwxMqcoT8UcX3heomukHe3mUZqM54KRsUN5KJ4DCKpwMYjIjKWARH7gpAFXw3Cyb5SBBBqUOmEOGlx9xfUVTEIa2WN9/PHHLd8flNk0atTI8u2Qe+FEEs81jGkxyq0wcfSlS5csH9Pi9Nw5yNJFt9udHdlblIAhiMCcWujAhtbzaGaAeazQoS7Q4aQdZX8Y52bOVOC4YOyR1ZCVwTxWqCrwlzl1S8bQSg0bNtRjji6UaHcOaOaBebV8s9pWwdxxn3/+uXYHNNqtYx/savdPcQ8zVkQiOhEnasgxUBxBFQbRY6AwuiEtW7YswlXLQIAPKnRXwngmnNBF9lZg11V6HHtMCuo7ISkFF5RYoWECshDIXmGcCcZXGR253CI2u9EByg+jC3Ns2dFuHa2u8d6Hk3gEcziZxIS9yCjisQdyxgoZOwQ2s2fPllu3buk6lErjfQrtv30DHSszp+aAG+/TdmZOkSnGmEO01/ctB0VXPDdAoI/PDQRBRE5jYEX0X6tvBBoov8D/nTp10qu1OInAlXKUHwQqY/JHdP6KrBTQjnIHdDzDgHEMmPY3UNotH+LkPJSMDh06VMfjBdoJvVugOyKaFiDAwvsj2nwjc4NObHh9uqUb2vz583XCXKsCHQQW6MgIaLvtux2UU6OxSFQlpA8CwUxUrGxzb24mg1bvCDJxHHBxA23OccERnxXoXOgG+PzC9ARWvBaRNcPz3rdE/Z133tHpBz755JNY3ybFbQysiP4bKIxUP04g2rVrpx8c48aN05OIYsWKaSlSIDevwIc4atidbF4R1SBtXKF1y4c4BfaJlJsCq+3bt3vLjzBJLErC7IJM4YQJE/QEHmNcihcvLu+++66WD+OkEgGF1TCWBmVg5hIsVBdgf9zC6eeilRcZkK3EhLxo6IKLa3i+44IX5nDq1q2bLSWRTr8W06dPrxdXfdutY6gAnocnT56M9W1S3Ba7l1iI4ig0cMDVWZRXYBLOGjVq6HpcqTMG0QcanDQZV52rVq0q586dc3R/EMRGtjCoIrNAvx6IoAVjzHClHCewWFAmW7FiRVsCGsD4IpysQp8+fXSMFS5AYVJWjDOy2uTJk6VWrVp60mwcAwQxyKBgX9zC6eci5niz6sIfAkbMn4VsHD4Hb9y4oaWvCKx9O/UFqsjaqiPADMQLrhRzbF5B9N9JBCZBzJw5s2ZHjCuiGDibP39+y7ePuVJwxRFlcIBuXNOnT9er1BjPYMVkkG5rXkFE/5/HCuN6kKkxJqdFqS7ep3AbLv5YDQGUAe+H+/bt07b3GGdlzK9kpeHDh2u2yjx/GcqBkVnHbSjXJmsDOwQPRokjSv8wzgpZQ2SvTpw4IcEAmSq0dvedR3HhwoX6+Uzki4EVkYjO4o45M/Bhgc50mBQQcJUOV2uthhMFdN8CBDi4IouTCjTOwAkOxjfENgzAxoBfjG1CMBlZ61orB0qbyxHxdVQw/oooGKA0F81zjKAK8DWyzFZPTmtA4wq0ujbeC3FxBwsaGOA2zO9jdZtrZKx84UIQp2SwBzrvYRxRnjx5tCQUwQXGWGHsMT4vg8GAAQO05BHj7FDZYZSo4oInx1eRPwysiPycRBiaNm2qV6ashoDOaN+K5hkYMIuxXrg6a1VHwmeeeUaX6DSvsHJwtNFxC19HJrptqIkCAcqtjNeFGS5woFGCHZAdQ2Dj+56A+Ztwm9WBFeYJ+uyzzyKUHaL1db169SzdNv3/gp8xX9dbb72lf3NM4o5AC90SgwHm1sNnMo7Fp59+6u1UumbNGlsaiFDcw8CKyAUnEejAhUk40YHr66+/9mZvMKbh+vXrlm8bHRDRPOJezStiu60ttuvvayK3XWRBpgYXWYz3AsznhLGZVkA2uUuXLpq5RqdSo5EFxhmhgYQdjLbevjDGy6ouoShNNqDMCifz69atk3Llyum6zZs3a4dWjPtxi0C76PPFF19I7dq1tQzQeO4BPhvtKEF9EMjiIuCxCkr0jTL9yCCDhYsBVrfhJ/djV0Ci/+YMQXcfdAAyw+DtKlWqWN7Y4YUXXtAxDCi9wBs0atnTpk2rH3IYJPzLL7+IGzjdAYsIcNUcJaRWdEJD+e9ff/0V4SILLnxgnR3zB2GsIxrn3L5923uxw/ja98Qttt+bjImK8d5XqFChcBdb8NjRTAYXoT7++GOxszOoW7uEOt12P7a3j+f/33//rZ+Fkb0W7IQJu9GxF/Mt+k7e7aaxv/xsJAMzVhTUjJMILNWqVYv0JMJquDLdv39/LQlcvHixBlWAweIoR3SL2L4Ocz/teq0YZ0bu8/3332s2CGMaUHqTNWtWHdOBk250xQNjPGKgZGp8YaoHp6A8GHCSWLNmTc1oG9AdDU1vUKpsBbzfxjXoJmtXeaY/aH2Ok/rYgoAKmUGUwEX2WrAL9qNZs2by22+/RfjssXOS5OhgjoIMDKwoqDl5EmGG0rqJEydGWD9kyBAJZHadqFLcgIsKzZs31wwuxtyhvTNcvHhRxzisWLEi4C+yQMuWLcUpgwYN0v/x3tekSZMIJZGB7EEu9GA8XCBdZECpNyZcNl4LmTJlivRnrQ5ssC8oR1y+fLm3Yy+R2zGwoqBmPonAuAqMaXKK8SGKEhd0G/L3IRpo3n//fad3gVxk2LBhOhkpxjGZm8agiQtuC4aLLGYof/JXAmVHu3N0QDt9+rROmg5bt26V+fPn69gnNNaxIwOAYAJjL/0dAysy2OYLPdg+mmdgnTHWCBUE6FZox8S4Tl1kQIdcBNQov8OYIbxHx9aY2vt18OBBfQ4YjZ2I4gIGVkQOXyH2/RDduXOnrVfq3QTjSDBYHVdoUQKC8QN//vmnlrqYT3QpMKEzpb9xEzi5xQltsFxkwQk83pMwj5VTJVB4/SGAwvsSxtxgLiu02J43b55+7zuvT2zr3r27XmjCGFc0CbEjW2G+0IOW7pjbEIG+MUk8jnvHjh1jtfTOjRcZMHcjFrwmMP1I0qRJo/x5NBRB8Bnb2c2yZctqgMfAiuIUNK8gCnYhISGe0NDQSBerFS9e3DN37lz9OiwszHP48GH9eufOnZ6MGTN63MK8b7Ht2LFjnvz583uSJk3qiRcvnnc7Xbt29bRv396SbZK75MqVy7N69eoIzzW8NgoUKOAJFkWLFvU0aNDAs3nzZs/Ro0f1tWFe7JAqVSrPvn379Ovx48d7ypcvr1+vWrVK/05WS506tWf58uUep6RLl877+M2wLk2aNJZvP0mSJPq3930t4P9EiRJ53CR58uSWfC4sWbLEU7BgQc/777/v2b59u+enn34Kt7iJlZ+NFLcwY0X0X1mJ+Yoo5pBB+cXcuXNtGefk5JV6t7S1RStpXPVEhyujeQdg4uK2bdtask1yF/yd8TzAHDl4PSJbiQmze/bsqRN12tUhNKrsiB3ZIpQDI4vt5JV6vAcaGQjM2YOyMEAmA53irIb3Pic7rCF7jk6t5kmaAet8yxKtgLFNyNYgg2r2ww8/uK7znFWNG4zS29atW3vX4bVpNNVwU/MKTJ6NFvVEDKyITOMrzJ577jltN7xo0SJp06ZNwH2IXrp0Kdo/a5S+WFmSiDFmGzdu1PEsZjgmf/zxh2XbJffo06ePnrSieQTajeNiA07uEVhhXqdguMgCePy4wOBkYIX3PpSiYf6e1atXa3t7QLBrvvBhFYz1wfFGkG3lHEWRwfyFeN9HWXKZMmV03ZYtW3QuP9wWDBcZnBaXukS6ZUoUch4DK6IoPPbYY7YM1HbiQxQDkqM7bsGOK4M4ofa3HbS5xlgrCnx4Pvbr10969eqlFxquXLmizRLsHF/n9EUWmDlzpo6xwskaxjX5Xgk3skdWevvttzVbjMmKsS/FihXT9Zhbzwg0rITxTZjTD3Mo4eKK7zHAWFQrYSJmXPAaPXq0N0OHznR4btoxQbEbLjK4IQvkBMwjF93PRqvnuKS4hxMEE0Xi+vXr0rdvX/nqq6+0VM9KeBmiScWIESP0QxSMD1HjSnFsW79+vffrY8eO6Qd5q1atpFy5croOgR2u0mOf7GjugYYBKP+ZPn26BlI///yzzqmC1r85cuSwvYMgMnrffPONlgIVKFDA1m0HK5T8jB8/PkIgffXqVT2ZxIUHp6A8D934EOxZ7csvv9SmEf6yynaWQGE72AecaJrfK9DMwJg01qrGBQis0BEQQa2/5hVGsxE7GH8HO5pW+Lp586ZjFxncMkky5go7fvy4Hgs7LjDgc888MTiahaBTqPmzcdWqVXrR89VXX7VkHygOc3qQF5EbYKA2BksbC75HAwUMyv38889t248bN254fv31V8+WLVs8ly9ftm27VatW9cyfPz/C+nnz5nkqV65syz6cOHFCByqjSUH8+PE9jz32mCdt2rSefPnyeU6ePGn59hs1auSZMGGCfn3t2jVPnjx5PAkSJNB9+fTTTy3fPnm0UYy/v/Xp06f19egUPB+6devmyZs3ry3be+ihhzydOnXy/P333x63s6pxAZrYfP/99x4n3bp1S5upTJ061XPp0iVd98cff9jy3vzSSy95t2l25coVvS0YngO4TzRyMZpL4X9zoyk7PPvss97PBTOse/rpp23ZB4pbmLEi8rlCZQxgR7YE7V7NV2sD9Uo9rkDjimOePHnCrT9w4IAUL17cm0WzY8A4WgsjW4UrtCVLltQW9HaMsUDZD65CouQJ8/XgijiOCZ4byKJhnA1ZlxHARxFea5i7Bq89c9YEGRxkVFEia3cZEPbr8uXL+hr56KOPbCnDw/sA5tN6+OGHxe2sylagScbHH39sy5xd/vz22286ITQyJZj+Au+FeIwo2cb3GH9mJbR4RwmikRk0nDlzRt+r8F4Z6M+B+vXr63FAaSzmc8RcasggoRQTpZpopmQ1ZAjxWvQd74gsIj4b7chgU9zCMVZELpjHCifvGBTtG1ihHPGDDz6wPLDKnj27zJgxQ955551w6/GBhtvsEj9+fHnxxRfFCZgzLE2aNPr1ypUrtSMVTqYxeB/jKsg6xng/LHnz5o1wO9bb1Thi3Lhxjl5kAUxAizK4uBBYWQVjm15//XUNYHyb+tjBqS6lxkUGI6A3z6eGiwxoIOQbbFkNE0Ub5fAojTZf+ADspxVQcody7HTp0unrEEvFihW1PL1r1662XOzC3/7zzz+PMK4O6+xo4kJxDwMrov+cP39eZs2apZNyAurZ0f3JONkO5A/RsWPHaiCB8WQ4gQRcHUT2AG2f7YIP7wkTJnj/Bhjb1LlzZ716bTUEkPggx98bgZUxKSeeF05OFhsMEETgNVC1alV9vplfc+gSiUHsWbJkCYqLLIDgEuM70RW0SJEiERo34KQy0OECCzLlCC5xgcP3GFjdNMCpLqVuushgVEx8+OGH3nF9yCBh0mK8T99r4uCYwjaNi40IrpCxRmCH9wOrxz0bcKxffvllnbje+GxEd0h8RuBiJJEvBlZEIvLdd99p2QGaJ+AqJbz33nsydOhQLUPyN8dUIH2I1qlTR0tdpkyZovO0AI5Hhw4dbMtY4YS6SZMmevyNQcKbN2/WE0sEOcacJlbp3r27lh2i9AMf3E888YT3uYF9IOtUrlzZ214ZzzdcmXYS5o4zX2RBR0CU6+L9wQ7IFON5iAYz5iYzxntCMARWvplDuznVpdRNFxl69Oihzz90gqxQoYKuQ7CP5x8yOPi8sBI6YiJjiDJABDWoqMAxQGm2XXN5oaETLvDhfABTMQC+x3EwAi0iM46xIhLRE2eczOODAlfkAB+qHTt21KuWu3fvtmS7+NByy4eo03BlGoENglkzjHXC2BbMJ2O17du3y4kTJ6RGjRre7lvLly/XANg4sSDrIVPhrwuYHeNt8BxABzCM6zPaim/btk3Lcr/++msd90f/h055GIPitklr43qXUozxcvoiA7JEn376qfcikzn4Q9dGlAhaCWNekTVDaSzGNNWrV08vAKIED1Mf4HOTyG0YWBGJ6EkUTg5QZmCGcgMMUMVJVaB/iKL0Zdq0adpW+pNPPpGsWbNqCQiuFqKu3WooK8HJi+8gYZQjoqGEXQ00wHhbjO5cJhQ7cKKG8luUpPpjR5txDIjHcxBlPhjzB2gUgHIgvDaQwbST25+LVrbaxt976dKl4TKHaB5iXPyyEjJTCLBx/PEehEw6/kewgeeAXeOcnLzIgPfkHTt2RJhu4tdff9WLDgh6Yhs+A5CpiuyzECWg9zPPVGzART0E0nj9I5OKvz3eoxBg4zlJZOZsvQWRS+AqtPHhbYZ1xsSYVkJmCh8k+BBFKR4+XMyL1ZAtM67SY+JNdL0yGjpgfi074KoogjtfKLmwo/sToPwLH+oYU4UFX6Msi+yBckyU4WEMA56LGMeAxi7oVolyJDsgY9W7d29vUAX4Go0UcJtd0LQGmXQcByw4kcaFDjshoFyzZo1ecDEaFGCci7kTGtZbEVQhQ4ETeoznQQkWFoy7womsHdnrbNmyacCICasxV1GJEiW0wRAaJtgRVOEiAzI0CFzxmLF982IHVHGgYuCff/7xrsNFRpSnG+XasQ2PDZ0PAc8rdAE0Q1WHnUEVqkrwOsR7Ej4njec+nht2zqVGcYjT/d6J3GDhwoWeHDlyeEaNGqVzp2DB1zlz5tTbfvrpJ+9ihVOnTnnq1q3rnZ/Dd7Fa8eLFPXPnztWvw8LCvHOS7Ny505MxY0aPHaZMmeJJnz69zt/z4Ycf6oKvM2TIoLdhPjFjscKAAQM8yZIl8/Tp08e7HXyN44HbyHqZMmXSOdyMuXH279+vX+NvUaFCBVv2Ac+3VatWRVi/cuVKvc0Oo0eP1nmcXn/9de9zsVevXrpuzJgxtuzDsWPHPPnz59dtYg4x4z2ha9eunvbt21u+/dq1a3tq1arlOXv2rHfdmTNndF2dOnUs3/769et1HitfWIfbrNasWTN9zm/btk3fl77++mt9T8S8fsuWLfPY4eeff/ZkyZJF5xPEXIdY8HXWrFk9v/zyiyXbTJMmjWfz5s36NeaswmejkzCfIl6Pvp+NeJ/CcSDyxcCK6L838KgWY3JCq4Icpz9EkyRJ4jl69GiEDw/8nyhRIo8b/gbmv4UV0qVL53eSZKzDyUQwqFKliuf8+fMR1l+8eFFvsxqCKeN5iAsdP/zwg3595MgRfY7aoUuXLp5s2bLpBZXjx4/rsmDBAl2HSYLtgAs6xoUOszlz5uhtdsDkpy+++KJOWm5+T/j22289jzzyiOXbR0CHE3tfu3bt0vdIpyarRnBnx8UuN1xkgKtXr3qmT5/u6dGjhy4zZszQCbOt0rZtW/3MwfMcxxnvA7ly5fK72AHPNbz/gPl1gPcpuz4bKW5hV0Ci/7qROQlzdWBeDNTxoyQQpYFooICB4ZizA3MpWQkTTqL0xne+GJTh2TUoHV24nHTr1i1vR0izUqVKuWoyTiuhpbDvWA5AKZC/Ms3YhjGOGNeI5yFKcFGChq8xl1HmzJnFDph4FKVGKEEz/u5o9f3KK69oKZgdMDFs+fLlI6zHOtxmB6fajRsSJUrkd34klGL57pMVcOHZX8kZStOSJUtm+fYxfskoOcSYIpQGonMsytJQrm0HjCXDc8533i68LnCbFd1y0SzEaFaB7oPYtpVdGO8FjYvwmsNYYzOUhGIcMpEvBlZE/41xcpLTH6L48MKEmJiIGCcTGEeBOZ169uwpAwYMkGDQvHlz7Qo5ZsyYCB/06FYYyMzj+Pbs2SN///13uAYCGOtkx0kEnoNG4IDxC7Vq1ZJ58+bpifScOXPEDtjW+PHj9YKGMZbHmEvJt7kBOnZa0XAGzTM+/vhjeeONN8KtRyc0jDcL5HbjBowvateunY57NLozYpwLpoBAAwur4KQe8D6IVtsI8Aw4Hnit+At6A/EiQ5UqVfT16DumDGNvcZtVzWTwugc0zsB7wr2eb1a+FjEFCMZcoqETnhN4XWzYsEE/G3HxhcgXAyui/6DjE9rInjp1KkL2ZODAgQH9IdqnTx99zNWqVdMGGrgSiRMKfHhggkirYG4QnDyhUQS+joodc/fgJA4ttR977DHviRw6cuEDFHO6GHyDr7gOnS+N+dT8tTBG8wRMCGo1NCcwZwrRLRPNXNB9C93Y7IRAKqr5yzCBuFVtxtEcAO2+kRUw2vzjZG7t2rUacNnhySef1A5ouLAAeG4gW4SAF/PeWQ3vB5isGU0SjMmBkSlBUIXA1yrGXGXIWOGEHs99c9CN9wbfDE6gXmRwOmsX3Zb2Vr4W0bypU6dO2rUXgSS2hf+bNWsm/fv3j/XtUdzHdutEItpaGaU+OHlDWZz5wwRfW501wjxNOGnAFVJcpcOHKNrKGh+iOMmyA8rAUIKBEyh8gBhzOVkF5RXotIZ5SXxLLczwN0CrWyvhCmx0YF9QuhlIEMDgowAnJlu3btX5egx4DuKKtR0truMSK9uMA94Hxo4d6+1Wig55mJTVro5wbmk3jvcj8zHwnY7BKghucWHJjgAiOoyOsXZcZDCydihPx2eRv6wdLgYikx0Mr0XA/IaYzxKfjXgN2pU5priHgRXRf6WAmAwYKf9g+xCF1q1b61Vg35ILlCgiY4USQSKrmbOCvsEsspo4qcYEreaJtAP5ZM5puNizcOFCPZHGCSWmpUBZrDmLQ4EHc8kBpjrARMC+WTtUUyBrZ3cW2YnXIiasR4DtWwqMtvOjRo2yvJqF4h4GVkQi2iTCqlKCuADZCH+19JhPBBk8u5s3OD0pKq7WG3PZBBPMnRQVq8cUIGuI7DCuihuTdR84cECfn/nz59dyWTwn0FQFGdVAPZlbsWKFPmZkjMxWrVqlJbu1a9eWQNewYUMdW+V7seudd96Rbdu26ZgXq3366adaeulvgl6rqxjccJEhulk7lKkio2nObAXKazGyz0aUQ2KdHZOWU9zCMVZEItKoUSMdW4OB0U5w6kP00qVLGsRgQQcubMuADwyc4NlV8mOMcUL5E0qOAOUWmDT25ZdftnzbOGEdNmyYjB492jsJJD6wUX6FSUKtGBjtNhjX4dspEdlTXKXGFVurAyvjOY6xFbjYYQyUx9+/YsWKepUcYxswYSuCjECFMY/+OhDidYrb7AqsnBx3inLDwYMHR1iPx47XqB1jvPC6R3k2SuKQxUEzEwR1GHNjNXSdi+oiw+TJk/W9ycqLDNGdABd/k0C9MBnZODMEcm7InJP7MLAi+q8LF7rfbd68WQesG4Ol7Wqc4NSHKFrJGk0L0IXQF9bjqqUdcKKGphAoPcSAdUBnQpxE44oxSjKshJMoBHY4oTUaBuB44+QO7cbfeustCXTnz5/3e3KN8Ye9evWyfPsorVm9erU3qDKaCeBvgGYKCPzwPMHXTrMym4pj7u91jvcCjDlyw7hTqwOryNqq470ZF4SshvdcNO5o2rSpjnN9/fXXNXDA48b4V6vFpYsMThc+WfFaRHde82ejeRv4nMbz06kLseRyTk+kReQGmIwwssWOiQjHjh3refbZZ3UiVsOFCxc8zz33nGfcuHE6SSMm7HzyySdjdbvr1q3TCT8x8e6SJUv0e2PZuHGj548//vDYxekJejNnzqyTb/paunSpJ0uWLJ5ghomrMVm1HZNx4vnoC+swOSdggk5MmOo082ShsS1jxoyetWvXRli/evVqT/r06T12wMSsI0eO9Djl0Ucf9QwZMiTC+kGDBnlKlixp+fYxIfWxY8f0axxzTEwMBw4c8KRJk8by7eM959dff42w/pdffvG+H+3YscMVk5db+VpwavuYjPv999/Xz8bx48fr98aCzyR8PhL5w4wVkQsmCHbqSn3lypW9jx+NMpwa0+SGCXpxFRoZAV9YZ8cVajeLHz++zm1mx1V6NFJBqdejjz6q61B6hXEezzzzjH6ProX+sqt2w3xfmDvHquOAEtjPPvtM59ACZKqQtbZyDiff7CVKpJ2CCgJ0p0P5nTEFANrNL1iwwJbxVcjS4XWPxkZ4b0Q1A6bCwHulHRkaZKdQgumbucQch0bGDhUH/ib0DjZWvBbR6h/QrRbzlvlWsRBFhoEVkQs4/SGK9uFore57IoUTGIyxMT5kAnmCXpw0TZw4McJ8WliH26yGDowoQ8TJo78xLVa3m4cvvvgi3Pc4gcTAbRwDozzSSpi/DaVNmJTTCKYR1OH5h7F3RqA7c+ZMx/8OmNfGKmjQgDbXeKxGAxU0VKlUqZK8++67EgzjTuvXry9Lly7VeYTQRAKd6YoWLSpr1qzxXhCyEoI5vB7QWhvjq/C8xH5gegijHbmV4tJFhkB+LeK5hu2iNN/fPmDORyIzdgWkoIWGEW+++aZ2PIqseYRdE8IicMB4In8forha9uGHH2rbY5xU4YM9tuHDGSe1vnM5rV+/XifwRTc2q2FsFbrS4UPS3wS95iuGVvw98Fjr1q2rV6fNY7wwfwmaeOCk1koYy4F9QICJSaF9s4e+jSWs4NugA/uAOa1wkonnph2TVQPGLxgnTRjX4jufGoIMXKG2oqGIG/4OgI9mZLExSN4IKuw8iRsxYoS+zvCacGLcaXQhg4UsXmzPN4UTaCwI7AHvvxs3btSGOu3bt/c7/iu2XwMI5vCe6O8iAx4vGkYYE3wHYlddN7wWkanEWDZjrj8z7A+7ApIvBlYUtBBEoNQGmaCoJoe1Y0JYpz9E0Q0Q82ZhfhKzY8eO6aScmLPDam6YoBflbpMmTdJjAXjsmN/MqpIvMzwPly9fbktmKK6zcnqEuPR3QMCDoN+KK/ZOT9gdXYE+VYaTFxmcbnfuhtciPm9x4RFNnPwFdyjZJzJjKSAFLbQR9vd1VKz6EMOHJbpwIYiK7EMUb/DYPq6ixvb20VIdk4D6Blb4sEybNq3Y4X7+BlYcA8Df1qnuf+hC5ab2vU7PJRYVK68Huu3vEBVc+MDYxEAcd+qG5wK6geJ90V8JmF1j3fAZgGxlZFA+blVgiXbrKEfEOLOoYKqOQH0tokMnSkDROZgoOgJ/YhaiWIQPMZzMWP0hisX3yqSV20fJBUp7ENygtAELskIotcB4FzeJzWOAk6boLlZDWSoalGBMm5OQNUUmBOVnRgkaSlGDhVv+DuSslStXalkwypIRRGFck7E0aNBAgiGwxPxdaJ5SrVo1mT9/vty4cUOC7bVYtmxZ26Y4oMDAjBXRfXC6ctaq7eMDDMEKPkCNMQW4QouxTRg87iaxeQyQBURG5l73aUctPcYwoQNaxowZNXPoO6YF85xZDWNq0I2tc+fO4ebyQgODM2fOaLlqoHPD38Epbhp36jSM+UQDD5zY47kQjJAJwxyLmEsLF9kwMTIutCGLZYwFDsTXovlCGp4H6Mb5999/+x1rGFU2kYITAysi0oHYixYt0pMqY7A8PkTuVQIS17mp3Mno9OWkCRMmaGdGBNQGXK0vVKiQtv4PhsDKDX8Hp+Ak2igtxNeRcWN5aGw7efKkBpfBGlQZ0BURC4KcL7/8UoMsXHRBx8o2bdpIq1atLBtn5NRr0d8FNwSTBuM2Nq8gfxhYEZEXrgriAwPlH0bmKpChpAetfFHLP3ToUO3CmDRpUkf2BeMZnIbW6uhC6QvrcJtbWHli74a/Q1wadxqonnvuOVm3bp13HrFgh88FBN2Y8gNf4z0T0zAgw43xwc8//3zAvBbddMGN4p7AP3MiontCDTtKHubOnavfY84ODIbGuqxZs0qfPn0kEO3du1fnSsFJAro+oeTNqcDKDTBA++OPP5Y33ngj3HpkM9Fm2i2cLskl90BW3YrJWxE0oBTw+++/d3W7eauzhzt27NAsFdraJ0qUSLPZ6JxqNHNAlhvHworAyimBXqlB1mJgRXQfnC6BsWr7ffv21RJAXKHFxKSG6tWrawmYmwKr2DwGKPnA5J8VK1bUk3XME+avaQhgrEVsQ8crBLHp0qXT4C6qx3bu3DmxGoJLnCB999133jFWGzZs0KweAi632LNnT6y2wHfb3yG6MPdcbJaq3c/Et0uWLBE3+OWXXyy5XwQSmCAZU1HgfdH8nMDXbgmsrLzIgIASU088+eSTMmvWLJ20OV68eBEaH8XmfFJuey36TppuwH7huYEAM6qpCSj4MLAiikNXyq3a/tKlSzUrgQ5Y5g8yjK3B4GE3ic1jMGfOHC03WbZsmT7ur776ym8JJG6zIrBCe33MAQPjxo0TpzVs2FAnZcZ+4TlhzOW1detWHWdhhQc5mY/teZvc9nfASTtO2HxP3pFFQYcyYx8xcWlscnpOnnudSNt5Ut2vXz+90ICLSk7OEWVMMQHZsmWz/CKDWePGjXVsEaoWIoMAyLcVfSC9FjHOy1+DI/M4K1yYw/slnr9EnCCY6D6cOHFCP8R8r9rF9e2j/A1XflH+Z57sEf8//vjjcvHiRXELq44BTp7Q+QlzernZyJEjtWQRk2cGwj4gYxhdKEkKhr8DTmRxpbxUqVIRuqChmYhxoh1ojFJkOHv2rAwbNkxq1qwp5cqV03WbNm2SVatW6bgeqxupIHOybds2x8ZYIVjB40fTCEwSDHhvRoc6BH1OB3tuYuVrEdl6HG/Mb1imTBldhwtNeA72799fL0a0b99e27Ijq0fEwIrov4kgUSuOAdv+JoO0usWy09tH8ITxBBhThQ9vtJtFeQO+xwSJmNPFak4fg+iqW7euzJw5UzJnzuzI9lOkSGHZhKBxaR+cZuUxQIkRLnT4TkqKbFXhwoX1tWKH27dvaxkcstbIjuG94c8//9THHlnJbGxmT6tUqaKt/32zdmvWrPFmVK2CwC19+vQRxhvaBeXZOFFH1sw89QFKs9u2bWvbROYI4hHkHz9+XBtXuLHlvpWvRbzepk+fHqGpD0qk27VrJ7/++qs+H5HZwzEiYikgkYi2jUU9PTpB4aqU3WOpnN4+5qqqXbu2lpXgZGr8+PH69caNG2X9+vVBcQyiC+OPrl+/7tj23XAtzA37EMjHAAEVLmb4BhUoVbUrmP3tt990vCVOFjExbI0aNTSwevvtt/X7qVOnWrp9ZKawLV/YJzvGfKKN9jvvvKP7gbmKfJtXWB1UIHuHCzjIUBqwH8hmduzY0ZbACtkabB/POYy1QpCB+Q7x3C9ZsqQEw2sRFxUQuPnCuiNHjujXaOyDef6IgIEVkYiOsVmxYoX3ymCwbR814rjih5IKDFhGgIMPTpTe4PtgOAbkDp9++qk2yvB3hdwtWUurYf4kBFWnT5+WqlWrek9yURZm17gTNCQoXbq0lgOnTZs23BQFyJhYDdv8/PPPtfTNDOvM+2OV3bt3e8cV+jbIsOOiD8aQYa4oX1hnVwMVZM0wBQWyZgiqFy9erKXSL7zwQrgmR4EM5bi9evWSDz74QDOYgNfl66+/7p0kGVUdsT3uk+IuBlZE/41pMAbMBuP2AWMJMB9JMB8DctZ7772n4xkw6ShOoDH+CleMMdalU6dOEixQVoSsELISmLTbmGPOd/JmK6HNODLWmDzcDPvxxx9/WL59nMy//PLLWoqI8SuAxirI5NnxPuX0PF7FihXTske8JsywDrfZNR0FuiMCmvogU48SUMz59/TTT8srr7wigQ7lmHisaBxiBE8Y54ssHt6jAGPgMN6KCBhYEYnoleDevXtreYsTc1g4vX2j9OWzzz7TD1MoWLCgfqDYNVGwG44BOWvy5Mk6ngEtnNGxEVeFcQKDjoxuanNuB5y0YsHV8SRJklg+pskXxjjiPcHfmBs7LoAguEZHSgQWRjdIfI9xRkagFchQhojxnBi/Y27egZN6ZPbtkCxZMm/WGGNKcZEDnWIhWErf8uXLp2XxqOJAG3hjHUpjjQYi6BxIZGBgRSSiJS8YEI6TOHTI862nt/qkzuntYwAuaunRFQ8fGoDxDSh9+PLLL7W23mpOHwNyHsr/jEHiCCYuX76sXzdv3lynAsDV+mBjlB/ZDXMXoewQga5R/oYr85ieoE6dOrbsAwKoefPmiV3Q+h8BPcbP3GsaAKvn8apcubKeyGMyXoxvMvYP46usaq/uC685BLIIaPE3R1kmSiTx2HFbsEAAhdLHYCl/pJhhYEX03ySHKG9BEwdMuGl34wSnt4+SG1yJ3L59u3cujvPnz+tVY3Q+QklQoB+DuKJSpUoadATiPmTKlEkDaGQsc+TIIZs3b9ayp6NHj7quYUZsHwOMacQ4Krz+MLYnque/HWPNkEFGq3NkrnHBA10BMZYE8xYZ5WFWQ4YELfbRJABBHsb3oIEHnhtG5iQ2oXW2cdwRXDn5HoSLDCg989ekArfhGFgNDTqMVu8ozcTXmO8QzRrc0hHQitcisqT43EN3Tt9STF9umSia3IPt1on+m8cJZRZ21a67bfv4UEJQ5XuygkHbGKBrRxc8p49BdI0YMUJLtKyYMwXlV2ip7a/dPFri28HJfUCAj5NJZEVwpR6DxtHMBM9NXK23a54YJ44BTlzxePE6wNdRwfGxAzqELly4UKdfwEk1gj80LrAjsEc3UnQqxd8fnThRooxsNhrs4PmAJieBDPP0/fXXXxHm1cP8Xljnr0wzEDnxWsRUI3iOoUkKvo4MAm+jMyCRFwIromBXokQJz6ZNm4J2+0WLFvWsXbs2wnqsK1y4cFAcA9i3b5+nU6dOnqpVq+qCr7HODnjsuXLl8oSGhnpCQkLCLVgXDPtw584dz61bt7zfL1iwwNOlSxfPe++957lx44YnGI4B/euxxx7zjB49Wr8OCwvzHD58WL/esmWLJ2vWrJZvv0qVKp7z589HWH/x4kW9zWp4vp06dSrC+mPHjnmSJk3qCQZ8LVJcxIwVkYgOTMVVYpRdoL247/gef/NYBNL2MRgajQIw+aRRO48yLHR/whVitGO3el+cPgZoJdykSRMd62UMFscxQEc6XLXHhKVWKl68uOTNm1ePAQaK+5YhoUzJak7vg1H+5LtdfExh0L4d5U9OHwM32b9/v07abTS0wVgbtIH31wY8tqFZB8bzIGOAZhlo+46MFeZRwvatniQZ42ow5tQ3Y4TMCTqY3rp1y7JW+4C5BNHWHhlMA7JU6IyIbBYmqLUCSlGjWwJp9bhXN70W0cQDJcnonmtXQyeKmxhYEf33IQr+TuiwzuqyC7ds37wPxluD+Xsr98XpY4APTJQ5IZj0Lbv66KOPdLyH1R24cPKIyWGd4vQ+uKH8yeljENXJLdZh3Af2DeMf0Y4+UC80oL015jNDMxNzYIXOpZhbyarXI8oejZP6b775RtKkSeO9Dc8/tHufNm2aBnhWqFKlircUEsfd3O4eX6PdPR4/xjlZNTFxdLVs2VIC/bV47do16dKli/e4oKEInodYhwDbjsmqKW5h2E3kgjlLgn37btgHnND7myPoxRdflFGjRtnSAQ1jCZw8iXB6H4wg2hfG9yCgCIZjAGgvj8wtxhiVKVNG123dulVP6jGfF66cY5wfxkBZNVkvMtiYINbfhQbcZnVghaAO0y988skn+pzA+BpkaRBUWDmXFwIqbA+LMTmzGcaXIYtn9fsggmZkre6VqUf7e3QJNF8ciwmrg6W49lrEawDBHeZTM3cFrF69ulZ4MLAiXwysiP5rbcvtS1DvwxNPPKGTovp+iKPdMLpOWQ1XQNHOGOVH/kohixYtGrD7YJQ/4WR2wIABfsufcMJrBzf8HfCcGzZsmHTo0CHcemRKUDKLbBL2Ax3LrAqsnL7QgO6gCCJRGornALoT4n90J7RyMlajAyWyEghmze3ukTFC5hSZVauhG2J04Ljs2rVL99fKzoz4H4Ge1Z0Z3fZaXLp0qXZCRIm8+aIPHrvVVQwUN7EUkEhEu05FxepuaE5vH1fecJXc96rnxYsX9eTOjvbKTh8DTEyMY9C4ceNw48xwxRw1/ua5YzDnV2zzd8UZH+R2lUI6uQ9Olz+57e+A8UU4WfYN8nH1HgEmMng4qcOJ5dWrVy3ZB8xb1KhRowjlhjjJRingqlWrxA4YW4exVnjMaENvx3MgLjGXSQZaZ0Y3vBZxkQfdcfG4zcca/+MzCZ+RRGYMrIiieAM32DnGyYnt46owFowlMj6gUfqAK9aYWwhXbq3m9DGIbimNVR/ov/32W5S3Y24nqzm9D9EtfwrkYwDIBrz66qu6mI0dO1YXNPnAWCBM4our+YF4ocEXXnMIsHD8jbn2rIQxNZizq27duvo9yh8xWTIyRLjQZMfzwOnAChc5EFwjo2zeDj4PMP0ByhAD/bWI4AnHANkzHAO87tBQBd9jXjeU5xKF43BXQiJXuHDhQrjl9OnTnq+//tpTtmxZz5o1awJ+++fOnfM0atTIkzx5cs/06dM9PXv29CRIkMDzxhtvhGt/HcjHgNzlxIkTugQjvAbjxYvnqV+/vufNN9/U5amnnvLEjx/fM3PmTP2Zd99919O4cWPL9sG3vXVki1Vtr7t16+Z9rLdv3/ZUqFBBt5csWTLPt99+67Fa3rx5vVNQbNy40ZMkSRLPtGnT9G/SoEEDj1uYW9HHNhzrI0eORNjO0aNHPYkSJfIEg++//14fe4cOHTyJEyfW52WNGjX02Gzfvt3p3SMX4hgrokjattaoUUPLkHC1bseOHQG9fVwBRgeuN954Q9q3b6/tZFFHX61aNbGL08fALfbs2aMZCbT3NbMjK+D0PqBBAcYWjR49Wku/AFeJMc6iX79+sTZA3+1/B4ybQmZk4sSJsmTJEl2XL18+Lc1ClzzAMbGS72SsdkOZGcZzwZdffqkTse7bt08+/PBDfS5Y1W7cXIJolGJinM1zzz0n7dq107I4jMcMBpgEHWPtfCfJ/fHHH7UjXjC8FjHVCDJ1mBge47wwxhETZWMye3xP5IuBFVEUMmbMqHO5BMP20ekKZVhNmzbVIKZr164yf/58KVasmDjJymOAwf84WULHOXwdFRwPK+HEsUGDBlruZIwjMJdD2jGewOl9wAnzrFmzdAwHTmCNRg4YA4h5i9ApL9CPgQGP3zgGwejMmTNahmzMs4eSRMxp1Lp1a32fsmOcG9r8oywTJ9NGgxW8V1y/fl3cIrpzTsWlzoxuei3icWIMKLr/YUoOonthYEVkmrvEgDdwXKnDCZ4d3cic3j7ayGJ+GowrwJVZnDjgRAJjKzCeAuMLAvEYYLwK5q7CyRK+jgw+yK0OrLp166ZXhteuXav/YxwDTuyQmXj33Xct3bZb9gHPv5kzZ4a7Eo0GDbg63rFjR1sCK6ePgQEnjciUGJPzogsZjouVHencdKEBF1SQqcDEsBjHMmXKFO+8QnZ05UO2/OWXX9aGGZi7CM084Ndff7VsbA/eAwsXLnxfmVkrh8n768yIFv94z7SyM6ObXouomEC2Cs8FjCtE91pkLPE/G6mQX07XIhK5gTFWwHf8QLly5Tx79+4N+O1Xr17d88cff0RYv2zZMk+mTJk8dnD6GDgtbdq0np9++km/TpEihWffvn36NcZ5FC9ePCj2AeM29u/fH2E99gPjG4LhGMDBgwc9efLk8SRNmtRTokQJXfB1vnz5PIcOHbJsuzlz5vScOXPG+3VkS65cuTxWGzRokCdlypSe/Pnze3LkyOH5559/dP2sWbM8jz32mOXbP3/+vKdz586ep59+2rNy5Urv+oEDB3qGDRtmyTbx/nfy5En9GsfY+FtE5fjx4zoGzUrYxvLlyz2LFi3yHDhwwGMXN7wWDb///rtn/vz5nvbt2+tzEn+rrFmz2roPFDcwY0X039wlZrhiiPlL7JqU1Ontr169WudwQmYKbZwxvgFZgnPnzunYq2A4Bk7DFWGMJwJ0I/vzzz91XA2ujttVDur0PqDsFOOKfLMlWGdXSarTx8DIBqHsCF340qRJo+twpR5jjnDb8uXLLX8Nmr/2LcGyA8o/MYYFY2vQlS1RokS6HtkqTNpqx/gibBdzh2FfkEnCeyL+LlbNGYVt4rhjrqhjx45Fa5wbskmxySh5jAyek4YxY8ZIoL8WzeOQ06ZNq//j74RxyOY5zogMDKyI/mvbinIDLKdOnYrwgTZ79uyA3j4mHG3evLmWeGBg8o0bN3Q95uhAGYQdE+Q6cQzudRJhZvVJBE7cMEgaJS9ly5aVd955R8tQ0OLZqhM5t+0Dtof21mvWrNFWz4BB4mgkgHE2wXAMAE0qzEEV4KTOPPbMDhjvhhJZtJUGlD51795dy6KsNnTo0Ehf+2jDbXXjgsjeEy9duqQlclY8Hxs2bKglZih/RBBbunTpSMseMf7ICnisZjt37tTyPwQ0gLJI7FOpUqUkGF6LaOiEqUdwXAoUKKB/H4y3Qht2O9r+U9zDwIpIRMcR4YMcH2TGh1owbR+d2DBvDQbqYvJPA07icFugHgNMdooPb1x9NA+O9mXVvpjHVGDMAsaPAI5DvXr1NKDFCfWiRYss2b5b9sGAEyicuE2aNEk7wAHmy8H4KpzcBcMxAGRnLl++HGE9OiWaJ0+2EuawwsUEzNdjDnIxtxaySObAxwqfffZZuO9v3bql2Ry8VpE1wv4F2nsixjMhYES2CplJdIc0MjZ2+fbbb71f4++P7WPsoxFEnD9/Xuebs+pim9tei7iYgczUoEGD9L0IDVSIouR0LSKRG2Ac0QcffBC028ccLZibxHe+Evxv13wlThwDjOG63zENdo6pOHv2rOfu3bsBvw/+9sUM+2TVfEluOwbQvHlzT6FChTybN2/W7WLZtGmTp3Dhwp6WLVvasg/p0qXTMSW+sA5jX5xw8eJFnUPKjvcJJ94Tzc9DjGXD2CYnZcmSxfPLL79EWL97925P5syZg+K1uGvXLs/48eP1eYfXBI5J06ZNdU4zf+NBieybFITIxTA/hjE/TDBuH22NDx06FGE9Wl3bVXLhxDHAVVhjLEl0xzRYMaYisu2jFMzqzJ0b9sEQWcYQmRorx9q56RgAxpghK4NMER43Frw2MK/SuHHjbNkHZIiQPfaFEjArs4dRSZEihWa2BwwYEJDviebnIbKCTo8vRdnj6dOnI6zHOn8Z1UB8LWJsJ7KHmE8OjxsloMgaI7uI0kAiXywFJBLRMQOYs8mOD2w3bh8lJ2hti7EM+NDCIGGU/WC+Erv2yYljgDENqJVHG10nxjS4YUyFG/bBGOuG7aPEK2nSpOEGsG/ZssXSaQfccAx8Ty4///xzPbE32q3jJM6YsNYOGF+EFue+YwsxvgXjjpyCcZ9YAvE90fx+BE4/DzGHFMr+MGF3mTJldB1ei7169dKyuGB4LeJiD8ZXYZwVFgTWCDgxDQT2k8gXAysiEZ18FCcMGDSPN8wECRLY2rjA6e1jMC6uDFarVk1r2vHhjnEeOInAGAs7OHEMsD2cIOAE1okxDU5v3y37YAyYx0kMJgM1jyPC17hqjOdiIB+DezVS8R37YlfzCkyOi/nsjJNqZFIw7si8v1bsj29nSGNeuw8//FBq164tVnPiPdENz0MzjDHD423WrJlmMAFj3Nq0aSOjRo0KimOADBky5ngPQiCF/cE4L1z8IPInBPWAfm8hCiKYWT0yuGr2zTffBPT2zeV4+EDDBwkmgwwLCxO7OH0McGUWJ3NOfYg7vX037AO2P378eC35CrZjENXz34n3A6f3B41M/E2/ULVqVW23btffx6n3RKdfi2ZXr17VaTgAJarJkiULmmOAqQ0QSDn5nkRxCwMrIiIiIiKiGGLzCiIiIiIiohhiYEVERERERBRDDKyIfNy4cUMGDx6s/wfj9t2wD05v3w37EOzbd8M+OL19N+yD09t3wz44vX037IPT23fDPji9fYobOMaKyAdaqaZMmVJb+joxYNXp7bthH5zevhv2Idi374Z9cHr7btgHp7fvhn1wevtu2Aent++GfXB6+8Huu+++026UO3bs0A6hn332mTzzzDNR/g5a5KOD6a+//irZs2eX/v37S6tWrSzdT2asiIiIiIjIta5evapt7ydNmhStn8dE03Xr1tUOp7t27ZLu3bvrfJmrVq2ydD85jxUREREREblW7dq172sOO8zDhmkbMMG1Mck6JngeO3as1KxZ07L9ZGBFAQUTOv7555867wXmV3nQdL/5f7s5vX037IPT23fDPgT79t2wD05v3w374PT23bAPTm/fDfvg9PbdsA8x3T5G3ly+fFmyZMmi87K50T///KNzt9nF4/FEOFfDRNxYYmrTpk1SvXr1cOsQUCFzZSWOsaKA8vvvv2sdLREREZHbnDhxQrJlyyZuDKqyJAmT83LHtm2GhYXp5NtmgwYN0iYhUUEwdq8xVnnz5tVJpjGhuGHFihVaHnjt2jVJkiSJWIEZKwooxgzt74fkkqQhzlwRWv/29+K0C2evOr0LQa9zY+evWXnkwbK2sSXxWx3Eaad6feDo9q/XqypO2/rWBke3X6HoLXHaqUuJHd3+grl7HN1+s1YFxWkl0x91dPt/Nmnp6Pav3bkjzx3a4z1PcRtkqhBUzYmXS5La0ILhmtyVVleOaqBpbgYSG9kqJzGwooBipJQRVCUNiefIPiRK4ny3oISJ3VlmEEzCwhhYJU7g/EfM1TBnX4+hoc68D7npPSlZmPOBVdI7zgZW8ROGObr9pMmc/1xyOqBIFs/51yI86DAFuyRLEM+W86cQzx1BcgxBlRVdFjNlyiQnT54Mtw7fY1tWZauAZ19ERERERBQwypUrJ2vXrg23bvXq1breSgysiIiIiIjIta5cuaJt07EY7dTx9fHjx/V7jKVq0aKF9+c7dOggR44ckddff1327dsnkydPlo8//lheffVVS/fT+ToNIiIiIiJyXEj8EAm1oVwxxHN/29i+fbvOSWXAxL/QsmVLmTNnjk4abARZgFbry5cv10Bq/Pjx2jBk5syZlrZaBwZWRERERETkWk888YS2Z48Mgit/v/Pjjz+KnRhYERERERGRhCQIlRAbuiqHBOhsTxxjRUREREREFEPMWBERERERkYTGC5HQUOvHWIXedXfb+QfFjBUREREREVEMMWNFOrivePHiMm7cOKd3hYiIiIgcEpIgREJsyFiFBGjGioEVyZIlSyRBggS2b3fw4MGydOlS75wERERERERxFQMrkjRp0ji9C0RERETksFDMY8UxVg+MY6wcKLvr2rWrzgSNgCZTpkyauYFjx45JSEhIuAzOhQsXdN26dev0e/yP71etWiUlSpSQJEmSSNWqVeXUqVPy1VdfSYECBSRFihTSrFkzuXbtWrT3qXv37t7vc+bMKcOHD5fWrVtL8uTJJUeOHDJ9+nTv7cZ+Lly4UMqXLy+JEyeWwoULy/r168PNJ5AqVapw20F2Cr9n3D5kyBD56aefdB0WrMMcBTge2GaiRIkkS5YseryIiIiIiNyMgZUD5s6dK8mSJZMtW7bIO++8I0OHDpXVq1ff130g+Jg4caJs3LhRTpw4IY0bN9YxUvPnz9eZpr/++muZMGHCA+/j6NGjpXTp0jqxWseOHeWVV16R/fv3h/uZXr16yWuvvaY/U65cOalfv76cPXs2Wvf//PPP6+8WKlRIZ8vGgnWLFy+WsWPHyrRp0+TgwYMajBUpUiTS+7lx44ZcunQp3EJEREREDzjGyqYlEDGwckDRokVl0KBBkidPHmnRooUGMGvXrr2v+xg2bJhUqFBBs1Zt2rTRbNGUKVP0+0qVKslzzz0n33777QPvY506dTSgeuSRR6R3796SLl26CPfXuXNnadiwoWbJsO2UKVPKrFmzonX/yLSFhYVJ/PjxNWuHBeuOHz+uX1evXl2zVmXKlJG2bdtGej8jRozQ7RpL9uzZH/gxExERERE9KAZWDgVWZpkzZ9ZSvge9j4wZM0rSpEkld+7c4dbd731Gdv8o00Ow43t/yFIZECAhQNy7d6/ERKNGjeT69ev6WBBQffbZZ3L79u1If75v375y8eJF74LsHRERERE94DxW8W1Y4jFjRbHEtwMfApe7d+9KaOi/fw6MMzLcunXrnveB34/sPmN7H6MLj8X8OKJ6LGbIOKHkcPLkyZrBQtbs8ccfj/R3MQ4LY8rMCxERERGR3RhYuUj69On1f4w3Mri5FfnmzZu9XyOrtGPHDi0LNB7L5cuX5erVq5E+loQJE8qdO3ci3C8CKozXeu+997RZx6ZNm2T37t2WPhYiIiIiophgu3UXQUDx2GOPyciRIyVXrlxaete/f39xq0mTJuk4MQRTaDhx/vx57SQIZcuW1fLEN954Q7v6oVEHuv6Zofvg0aNHNeDKli2bdiBcsGCBBlvG73/00Ud6XB566CGHHiURERFRcAiJF6KL5dsRlgKSDWbPnq3Zn1KlSmkLdDSpcCsEgFiKFSsmP/zwg3zxxRfa5ALQSh5B0YoVK7SrHwImo628AY0vatWqJVWqVNEMF34GLdpnzJihjTkwzmvNmjXy5ZdfStq0aR16lERERERE9xbi8R0IQ3QPmMcKGTW0WS9evLi4CdqtozvgotCHJWlIPEf24ZvxO8Vp589ccXoXgl6PZs6/tXocviKYeGBLcdrJ/p86uv3rVcuK0za+62xJeeUS9x5fa7WTFxM7uv25M39xdPut2hYWpz2a8Yij2//9qUaObv/qnTtSZ/9ubbTlxvHgxvnTykJFJVm8eLYcj1q//uza4/GgmLEiIiIiIiKKIY6xCnCYF6pgwYKR3r5nzx6dL4qIiIiIgltIaIgulm/HE5hjrBhYBbgsWbJE2VkQt98vNJ1gBSkRERER0f8xsApwmLj3kUcecXo3iIiIiMjlQuKF6mL5diQwL9BzjBUREREREVEMMWNFREREREQSGi9EF8u3I4E5xooZKyIiIiIiohhixoqIiIiIiCQkxKaugHeZsSIiIiIiIiI/mLGigLT+7e8lURJnZvKu2q2kOK3e7f1O70LQ6zX1mtO7II2r3HB0+2mGvCtOW7TsjqPb7/P9InHak3kTOLr9ZfELi9PCHN7+Vw6/J/9+4Bdx2oojhRzdfouRbR3d/qVr10Wa9HR0H8h6DKyIiIiIiEhC4v3bwMLy7XgkILEUkIiIiIiIKIaYsSIiIiIiIgmJF6KL5dvxsHkFERERERER+cGMFRERERERSUhoqC52bCcQBeajIiIiIiIishEzVkREREREpJMD2zJBcCjHWBEREREREZEfzFgREREREZHOYWXHPFah7ApIRERERERE/jBjRUREREREHGMVQ8xYERERERERxRADK7LEunXrJCQkRC5cuOD0rhARERERWY6lgEREREREJCEhNk0QHBKYuZ3AfFRxyBNPPCFdu3aV119/XdKkSSOZMmWSwYMH623Hjh3TrM+uXbu8P48MENYhI2TODK1atUpKlCghSZIkkapVq8qpU6fkq6++kgIFCkiKFCmkWbNmcu3atWjt0+XLl+WFF16QZMmSSebMmWXs2LG6n927d/f+zIcffiilS5eW5MmT6z7j/rFNY7+rVKmiX6dOnVr3r1WrVvr93bt3ZcSIEZIrVy7d12LFismnn37qvd/z58/rttOnT6+358mTR95///1YOdZERERERFZhxsoF5s6dKz169JAtW7bIpk2bNAipUKGCBhXRhWBs4sSJkjRpUmncuLEuiRIlkvnz58uVK1ekQYMGMmHCBOndu/c97wv7smHDBvniiy8kY8aMMnDgQNm5c6cUL17c+zO3bt2SN998U/Lly6cBFX4H+71ixQrJnj27LF68WBo2bCj79+/XwA5BEiCo+uijj2Tq1Kn6+L777jt58cUXNZCqXLmyDBgwQPbs2aNBYbp06eTQoUNy/fr1SPf1xo0buhguXboU7WNGRERERP/H5hUxw8DKBYoWLSqDBg3SrxFsIEBau3btfQVWw4YN02AM2rRpI3379pXDhw9L7ty5dd1zzz0n33777T0DK2SrEOghIKtWrZquQ8YoS5Ys4X6udevW3q+xjffee08effRRDeLCwsI0+wYZMmSQVKlS6dcIgIYPHy5r1qyRcuXKeX/3hx9+kGnTpmlgdfz4cc28IRsGOXPmjHJ/EagNGTIk2seJiIiIiMgKLAV0SWBlhvI7o6zuQe4DWSZkroygylgXnfs8cuSIZqPKlCnjXZcyZUrNTJnt2LFD6tevLzly5NByQARFgMAoMsg+oRyxRo0aGnwZywcffKBBILzyyiuycOFCzY6hPHLjxo1R7i8CyIsXL3qXEydO3PMxEhEREVHkEwTbsQQiZqxcIEGCBOG+x5gkjEUK/W/woMfj8d6GoOde94Hfj+w+Y8PVq1elZs2ausybN0/L+BBQ4fubN29G+nvIZsHy5csla9as4W5D2SLUrl1bfvvtNy0pXL16tWbNOnXqJO+++67f+8TvGb9LREREROQUZqxcDAEL/PXXX9515kYWVkCWC0HZtm3bvOuQCTpw4ID3+3379snZs2dl5MiRUqlSJcmfP3+EbFjChAn1/zt37njXFSxYUIMgBGGPPPJIuAXjssyPu2XLljoWa9y4cTJ9+nRLHzMRERER/X+MlR1LIGLGysXQ8OGxxx7TAAZd9BC89O/f39JtoqwPQU2vXr10nBTGSGH8F7JnyHoByv8QOKEZRocOHeSXX37RRhZmDz30kP78smXLpE6dOvpYcN89e/aUV199VbNnFStW1KANjTLQ4ALbRaOMUqVKSaFChXRMFn4fnQ2JiIiIiNyMGSuXmz17tty+fVuDDbQ7R5MKq40ZM0abS9SrV0+qV6+uTTEQ3CROnNibUZozZ4588sknmoVC4OdbqodSPzSV6NOnj47v6ty5s65HAIbOf2g6gfusVauWlgYicAQEbBg3hTFjjz/+uMSLF0/HXBERERGRtTCHlV1LIArxmAfwEEUypgqB0ujRo7XjoJuh3TqabXQc9ackSpLCkX2o2q2kOK3e7f1O70LQ6zU1evPGWalxlf9PReCEzCF/iNNGLvt/mbET+tRzvqFOtryFHd3+svjhmx8FI6ffk38/8Is4bcVvhRzdfot/pji6/UvXrkvGJj21UgdVOm49f9pa/wkJS2B9QduVW7elzJfrXHs8HhRLASmCH3/8UcdRoTMgnvBDhw7V9U8//bTTu0ZEREREFuE8VjHDwCrIoHEEyvcig8l5AaV9mNwXpXkoQ/z+++91wl4iIiIiIoqIgVWQwUS/UXUWxO1oToF5qoiIiIgoeDBjFTMMrIJM/Pjxtb05ERERERHFnsBsyUFERERERGQjZqyIiIiIiIilgDHEjBUREREREbnepEmTJGfOnDq3atmyZWXr1q1R/vy4ceMkX758kiRJEsmePbu8+uqr8s8//1i2f8xYERERERHRfxmrUFdmrBYtWiQ9evSQqVOnalCFoKlmzZraxTpDhgwRfn7+/PnSp08fmT17tpQvX14OHDggrVq1kpCQEBkzZoxYgRkrIiIiIiJytTFjxkjbtm3lpZde0qmDEGAlTZpUAyd/Nm7cKBUqVJBmzZppluvJJ5+Upk2b3jPLFRPMWFFAunD2qiRM7Mx1g3q394vTlsXP5/QuBL1nd29zehfk3PWkjm7/UujD4rQ29a46uv0eU5OJ0zp+VczR7VddM0icdnPrJke3/3Odyo5uP89LT4nTsuR29nOp+5omjm7/5j+XRKSnuB0ySaHxbBhjdef+tnHz5k2dCqhv377edaGhoVK9enXZtMn/6xtZqo8++kgDqTJlysiRI0dkxYoV0rx5c7EKAysiIiIiIrLdpUsIOP8vUaJEuvg6c+aM3LlzRzJmzBhuPb7ft2+f3/tGpgq/V7FiRfF4PHL79m3p0KGDvPHGG2IVlgISEREREZG3K6AdC6ChRMqUKb3LiBEjJLasW7dOhg8fLpMnT5adO3fKkiVLZPny5fLmm2+KVZixIiIiIiIi2504cUJSpEjh/d5ftgrSpUsn8eLFk5MnT4Zbj+8zZcrk93cGDBigZX8vv/yyfl+kSBG5evWqtGvXTvr166elhLGNGSsiIiIiItKOgHYtgKDKvEQWWCVMmFBKlSola9eu9a67e/eufl+uXDm/v3Pt2rUIwROCM0BpoBWYsSIiIiIiIlfr0aOHtGzZUkqXLq3NKNBuHRkodAmEFi1aSNasWb3lhPXr19dOgiVKlND27IcOHdIsFtYbAVZsY2BFREREREThxj9ZvZ379fzzz8vp06dl4MCB8vfff0vx4sVl5cqV3oYWx48fD5eh6t+/v85Zhf//+OMPSZ8+vQZVb731lliFgRUREREREble586ddYmsWYVZ/PjxZdCgQbrYhWOsiIiIiIiIYogZKyIiIiIicnUpYFzAjBUREREREVEMMbAiy6DWFYMGL1y4EK2fX7p0qTzyyCPaqaV79+6RriMiIiKiuN9uPdAE5qMi24Kh2NS+fXt57rnndLI4Y1Zsf+uIiIiIiNyGY6zIFa5cuSKnTp2SmjVrSpYsWSJdR0RERETW4BirmGHGymaYJRoTl+XKlUuSJEkixYoVk08//VRngK5evboGEcZs0OfOnZNs2bJpv35zNmn58uVStGhRSZw4sTz22GPyyy+/hNvGDz/8IJUqVdL7z549u3Tt2lUnUDPcuHFDevfurbdhhmuU2s2aNUuOHTsmVapU0Z9JnTq1bqtVq1ZR7rfZihUrJG/evHo77gf3Fx14XMmTJ9evq1atqtuNbB0RERERkRsxsLIZgpMPPvhApk6dKr/++qu8+uqr8uKLL8p3330nc+fOlW3btsl7772nP9uhQwedQdoIrAy9evWS0aNH688ak53dunVLbzt8+LDUqlVLGjZsKD///LMsWrRIAy1zz3/MTL1gwQLdzt69e2XatGkSFhamgdbixYv1Z/bv3y9//fWXjB8/Psr9Xr9+vd6OUr1nn31W92XXrl3y8ssvS58+faJ1TMqXL6/bA2wf241snS8EiZcuXQq3EBEREdH94xirmGEpoI0QBAwfPlzWrFkj5cqV03W5c+fWwAfBzfz58/V/BD6YURoZoB9//FEnODPDRGc1atTQrxGMIav12WefSePGjTUAeuGFF7yNHvLkyaMBVOXKlWXKlCk6K/XHH38sq1ev1gyZsQ+GNGnS6P8ZMmSQVKlSRWu/jft++OGHNeCDfPnyye7du+Xtt9++53FJmDChbs/YfqZMmbz74LvOFx7vkCFD7uvvQEREREQU2xhY2ejQoUNy7do1b1BkuHnzppQoUUK/btSokQZJI0eO1GAFgZEvI7gxgg4EMcg8wU8//aSZqnnz5nl/BqWFKOU7evSoBjvosIdgKDb3G9svW7ZspPtplb59+0qPHj283yNjhcwbEREREd2nkJB/Fzu2E4AYWNkIzRgAY6RQ4meGsU6AAGbHjh0a/Bw8ePCBtoFOehhX5StHjhwaJFmx307B9p3eByIiIiIiBlY2KliwoAYBKMeLLGP02muvSWhoqHz11VdSp04dqVu3rjZvMNu8ebMGSXD+/Hk5cOCAFChQQL8vWbKk7NmzRxtS+FOkSBHNXmFslFEK6FuWB3fu3Lmv/cb2v/jiiwj7SURERERxA5qF2dIVMIQZK4ohdLnr2bOnNn5AcFOxYkW5ePGibNiwQVKkSCHp0qWT2bNny6ZNmzRAQpOKli1bamkfuvQZhg4dKmnTppWMGTNKv3799PeeeeYZvQ3d/tApEM0q0EAiWbJkGmhhTNXEiRMlZ86cep+tW7fWsVfo7vfbb79pW3OM0XrooYf0yb5s2TIN7NDh7177jftDow2Mr8I+Y7vIus2ZM8fBo01EREREZJ/AbMnhYpjkdsCAAdp0AVkedPBDiR0CnjZt2sjgwYM1qAI0ZUDwhKDFDOOvunXrJqVKldImF19++aU304Q27MhGIYuFlusYA4WuguZ5oDB2C5PuduzYUfLnzy9t27b1tmNHqR+2i45+2LbRTTCy/Ub7dUAGDd37li5dqsEaugei4QURERERxQ3sChgzIR5j0iRyPczjhPmhUP5ndOyj8NC8ImXKlNKsz0FJmPjfebDs9v6gjOK0ZfHzOb0LQS/t7m1O74JcuuHs+MP4oXfFaWkS/38OPyeMmHpZnNbxq38rGpxSZkpvcdrNrZsc3f7xdT87uv08Lz0lTlubO+LYbzstW+Psa/HmP5fk/cG5tOIH1T5uPX/a90pDSZ4ogeXbu3zjluSfsti1x+NBBWa4SEREREREZCMGVmSL2rVr6yTE/haWDBIRERE5D40r7FoCEZtXxCFPPPGEzkkVF82cOVOuX7/u9zZjUmIiIiIioriKgRXZwnf+KyIiIiJyF7saS4QEaPOKwHxURERERERENmLGioiIiIiIJCT033FWdmwnEAXowyIiIiIiIrIPM1ZERERERGRbx76QAO0KyIwVERERERFRDDFjRURkgbD415zeBVm1PYmj269V+h9xWli8K85uP3WYOO3KQWf/Dt9UHyLB7olJDZ3dAc9dZ7cvIqcuOnvK2eqpeI5u/+qVePL+YHE/dOuzo2NfaGDmdgLzUREREREREdmIGSsiIiIiIpKQkBBd7NhOIGLGioiIiIiIKIYYWBEREREREcUQSwGJiIiIiEhCQkN1sWM7gSgwHxUREREREZGNmLEiIiIiIiJOEBxDzFgRERERERHFEDNWRERERESEVJI9k/eGBGZuJzAfFRERERERkY2YsSIiIiIiIhGbxlgJx1gFr5w5c8q4ceNi9T5btWolzzzzjPf7J554Qrp37x6r2yAiIiIiInswYxUN27Ztk2TJklm6jSVLlkiCBAnEDQYPHixLly6VXbt2Ob0rRERERGSTkJBQXezYTiBiYBUN6dOnt3wbadKksXwbRERERERkDVvDRZS7de3aVV5//XUNJDJlyqTZETh27JiEhISEy5JcuHBB161bt06/x//4ftWqVVKiRAlJkiSJVK1aVU6dOiVfffWVFChQQFKkSCHNmjWTa9euRXufOnfurEvKlCklXbp0MmDAAPF4PJGWAmIfpkyZIrVr19Z9yJ07t3z66afh7vfEiRPSuHFjSZUqlT7Wp59+Wh9jVPthLgXENocPHy6tW7eW5MmTS44cOWT69Okx2oYZjmWZMmU0E4ffr1Chgvz2228yZ84cGTJkiPz000/6OLFgHYwZM0aKFCmiv5M9e3bp2LGjXLlyJdz9zpgxQ29LmjSpNGjQQH8H92/2+eefS8mSJSVx4sR67LC927dv62047nhO4PEmSpRIsmTJos8ZIiIiIrJh7JNdSwCyPQ83d+5cPTHfsmWLvPPOOzJ06FBZvXr1fd0HTrwnTpwoGzdu9AYXCHzmz58vy5cvl6+//lomTJhwX/sUP3582bp1q4wfP16DgZkzZ0b5Owi+GjZsqAHICy+8IE2aNJG9e/fqbbdu3ZKaNWtqQPT999/Lhg0bJCwsTGrVqiU3b96M9n6NHj1aSpcuLT/++KMGMa+88ors378/xttAEIPxXZUrV5aff/5ZNm3aJO3atdMg6vnnn5fXXntNChUqJH/99ZcuWAehoaHy3nvvya+//qrH7JtvvtEg2YB96NChg3Tr1k0D5Bo1ashbb70VbtvY1xYtWujP7NmzR6ZNm6aBm/FzixcvlrFjx+r6gwcPakkigrnI3LhxQy5duhRuISIiIiIK+FLAokWLyqBBg/TrPHnyaIC0du1a/Tq6hg0bphkWaNOmjfTt21cOHz6s2Q947rnn5Ntvv5XevXtH6/6QYcHJPAKLfPnyye7du/X7tm3bRvo7jRo1kpdfflm/fvPNNzU4RDA3efJkWbRokdy9e1eDM9wnvP/++5q5QaboySefjNZ+1alTRwMqwGPBPuFxYR9jsg0EHxcvXpR69erJww8/rOuQ7TMgQEOgiYyimW9GDX8HBFJ4zIDHjyxez5499fu8efNq8Lts2TLv7yE71adPH2nZsqV+j78Zjh8CNDwvjh8/rtutXr26jjlD5gqZtciMGDFC75OIiIiIKKgyVgiszDJnzqylfA96HxkzZtSyMyOoMtbdz30+9thj3uAEypUrp9mSO3fuRPo7+Bnf742MFbJYhw4d0mwSghQsKNX7559/NAB8kMeJ/UPAYTyumGwDP4euhMh41a9fX7N0yEzdy5o1a6RatWqSNWtW3W7z5s3l7Nmz3rJLZNN8gyDf77HfyFIa+4wFASy2j/tBwHr9+nX9e2L9Z5995i0T9AdBNYJEY0EGk4iIiIjuX0hoqG1LILI9Y+Xb+Q4BAzIvKDMD89gmlLvd6z7w+5Hdp1Mw7qhUqVIyb968GDXCiOpxxXQbyG5h7NLKlSs1+9W/f3/NuiHI9Adjt5DhQjkiyvYQnP3www+aMUTpIYLb6MB+I8P07LPPRrgNY66QPUSAhiAO+4OM3ahRo2T9+vV+uyZiHBYWIiIiIiInuaYroBEMIHOBxhRgV7tvjPcy27x5s5YmxosXL9Lfwc9grJD5e2O/0ZgBwUqGDBm0mYYVYmMb2F8syPog44YxagisEiZMGCFbt2PHDg3qMO7LCII//vjjcD+DEkW0pjfz/R77jcDpkUceiXS/0BAEmTQsnTp1kvz582t5Jn6XiIiIiKwRYtMEwSFsXmEtnEzjpH7kyJFaUocMBbIodsC4nh49eugJ/4IFC3SsEJorROWTTz6R2bNny4EDB3RsEBpfoLMgoJkFuguiSx+aNRw9elTHPSFD9Pvvv8fKPsdkG/hZBFNoWoFOgGj2gdJHY5wVxk/hZxDYnjlzRhtEIBBCBhHH5siRI/Lhhx/K1KlTw91vly5dZMWKFdr8A/eHBhTo1mgusxw4cKB88MEHmrVCEwz8rRcuXOj9W6ORxaxZs+SXX37R7Xz00Uf63HjooYdi5bgREREREQV0YAUIVDCeBiVuaJSA5gh2QOYJ43owHggZEgRV6JIXFQQGCAgwDgqBAgKyggUL6m0oi/vuu++08QJK3hCwoGQO459iK4MVk23gd/ft26ddDdFgAo8Vj7t9+/Z6O9aju2CVKlU0k4jHVqxYMQ2Y3n77bSlcuLCWIKJxhBkaiiDYws/h51Fm+Oqrr2qJnwHjutDMAsHco48+qsE0mnIYgROab6BlO+4LxxYlgV9++aWkTZs2Vo4bEREREUUCF8Mxea/lS4gEohCPeVBTEML8UcWLFw83T9W9IAODpgpoWU5RQwMKBHHIqtkBHQ8xH1mzPgclYeLk4oT3B2UUpy2Ln8/pXQh6D+1d7/QuyOLNzl6QqFU6evMJWiltwvOObn/E/GTitGeHVHR6F4LeE5MaOrr9eKlTi9MWpPu3Y7BTCmZ2djqWq1cuSfUyObTRllXDRGLj/On4m+0lRWLrx65f+ueG5BgwzbXHI86PsaLA8O677+r8VZirDGWAmO/KaMdORERERO7FMVYxE9CBFcZOGeV5/mCC2kCFNuaRQcBTqVIlS7aLsWaY+Pny5cvaMh0TChvzfRERERERBaqADqyyZMkSZWdB3I6GD/crLlRPRvW4MQ+VVXw7BRIRERFRHIHOz3bMMRXqqjYPsSagA6v48eNH2dY7kAXr4yYiIiIickJAB1ZERERERBT9Bm3maXKs3E4gCsw8HBERERERkY2YsSIiIiIion/nmLJj/FNIYOZ2AvNRERERERFRQJk0aZLkzJlTEidOLGXLltVu1FG5cOGCdOrUSTJnziyJEiWSvHnzyooVKyzbP2asiIiIiIjI1RYtWiQ9evSQqVOnalA1btw4qVmzpuzfv18yZMgQ4edv3rypc6vitk8//VS7Yv/222+SKlUqy/aRgRURkQWu3E7q9C5IuSJ3Hd3+1VsJxWmJ4kU+p58drpy/LE4Ly5PY0e2XmdJbnHZz6yZHt3/k8w2Obj/PS0+J0zKkvO3o9ud8ccfR7d/8x9ntB8IEwWPGjJG2bdvKSy+9pN8jwFq+fLnMnj1b+vTpE+Hnsf7cuXOyceNGSZAgga5DtstKLAUkIiIiIiLXunnzpuzYsUOqV6/uXRcaGqrfb9rk/8LJF198IeXKldNSwIwZM0rhwoVl+PDhcueOdUEuM1ZERERERPRvUwk7GkuE/LuNS5cuhVuNcVBYfJ05c0YDIgRIZvh+3759fjdx5MgR+eabb+SFF17QcVWHDh2Sjh07yq1bt2TQoEFiBWasiIiIiIjIdtmzZ5eUKVN6lxEjRsTafd+9e1fHV02fPl1KlSolzz//vPTr109LCK3CjBUREREREYlg7JMNY6zkv22cOHFCUqRI4V3tL1sF6dKlk3jx4snJkyfDrcf3mTJl8vs76ASIsVX4PUOBAgXk77//1tLChAljfxwwM1ZERERERGS7FClShFsiC6wQBCHrtHbt2nAZKXyPcVT+VKhQQcv/8HOGAwcOaMBlRVAFDKyIiIiIiEhCQkJtW+4XWq3PmDFD5s6dK3v37pVXXnlFrl696u0S2KJFC+nbt6/353E7ugJ269ZNAyp0EETzCjSzsApLAYmIiIiIyNWef/55OX36tAwcOFDL+YoXLy4rV670NrQ4fvy4dgo0j99atWqVvPrqq1K0aFGdxwpBVu/e1k0BwcCKiIiIiIhsH2N1vzp37qyLP+vWrYuwDmWCmzdvFruwFJCIiIiIiCiGmLEiIiIiIiIJCQ3VxY7tBKLAfFRBwuPxSLt27SRNmjQSEhIiqVKlku7du3tvz5kzp4wbNy7WtocJ2B577DFJnDix1rUeO3ZMt7tr165Y2wYRERERUVzEjFUchgF7c+bM0ZrS3Llzy3PPPRfu9m3btkmyZMlibXuYpRr3t3//fgkLC5PLly/H2n0TEREREcVlDKzisMOHD2sv/vLly+v38eOH/3OmT58+1rdXt25deeihh/R7BlZEREREASQk5N/Fju0EIJYCxlGtWrWSLl26aGtJlOOh7M+Xbykgfm7KlClSu3ZtSZIkiWa5Pv3002htD7+7Y8cOGTp0qH49ePBgvz+3fv16KVOmjE7whqCvT58+cvv2be/tTzzxhLejS8qUKXUm7QEDBmhZo2Hy5MmSJ08eLTlEC03fTBwRERERkdswsIqjxo8fr0FOtmzZ5K+//tKyv+hAENOwYUP56aef5IUXXpAmTZroJGv3gm0UKlRIXnvtNf26Z8+eEX7mjz/+kDp16sijjz6q948gbtasWTJs2LBwP4eJ3ZBd27p1qz6OMWPGyMyZM/W27du3S9euXfWxoeQQ5Y6PP/54pPt148YNuXTpUriFiIiIiB603XqoDUuIBCKWAsZRyPYkT55c4sWLJ5kyZYr27zVq1Ehefvll/frNN9+U1atXy4QJEzRLFBVsA8EQxlYZ2ztz5ky4n8F9YDK2iRMnalYrf/788ueff+pEbJjMzZi0DT8zduxY/Zl8+fLJ7t279fu2bdtqBg7juOrVq6ePD2WHJUqUiHS/RowYIUOGDIn24yciIiIisgIzVkEGE6X5fh+djFV04H5wfwiYDBUqVJArV67I77//7l2HzoLmn8HvHDx4UO7cuSM1atTQYAplis2bN5d58+bJtWvXIt1m37595eLFi97lxIkTsfJYiIiIiIJ2jJUdSwBiYEWugizVzp07ZcGCBTpGC5muYsWKyYULF/z+PMZypUiRItxCRERERGQ3BlZBZvPmzRG+L1CgQKzcN+5n06ZN4RpRbNiwQYMljAUzbNmyJcI+oFkFyhoBJYfVq1eXd955R37++WedL+ubb76JlX0kIiIioqgnCLZjCUQcYxVkPvnkEyldurRUrFhRy+zQQAINJmJDx44dtQshuhWi6x+aT2Duqx49enjHVwHGUWFd+/btNTuFMV6jR4/W25YtWyZHjhzRhhWpU6eWFStWyN27d3UsFhERERGRWzGwCjJo9LBw4UINglBqh5K7ggULxsp9Z82aVQOhXr16aflemjRppE2bNtK/f/9wP9eiRQu5fv26tmVHlqpbt27Srl07vS1VqlSyZMkSbef+zz//aCYL+4iOhERERERkoZDQfxc7thOAGFjFYd27d9fFsG7dunC3o4TOV5YsWeTrr79+oO3t2rUrwjxZ5rI/qFy5smbBopIgQQLNbKEduy9k0nwfBxERERGR2zGwIiIiIiKif7v12THHVAi7AlIAGz58uM5R5W+pXbu207tHRERERORqzFgFEd+yPbMOHTpI48aN/d6WJEmSWNsHlvkRERERuVNISKgudmwnEDGwIoVGE1iIiIiIiOj+BWa4SEREREREZCNmrIiIiIiI6N/GFXY0rwhl8woiIiIiIiLygxkrIiIiIiLiBMExFJiPioiIiIiIyEbMWFFA6tzYI2FhkbeXt1KvqdfEac/u3ubo9sPiO38MrtxO6uj2zxZ5VJx2Zf1eR7efM81lcVqW2T0c3X7/V0aJ0662/d7R7X93I7E4LUGtBo5u/1rVBI5uP0WqI+K0Kt8Nc3T7mZ/p5uj2r1wReX+wuB8m7rVj8t4QjrEiIiIiIiIiP5ixIiIiIiIikdDQfxc7thOAAvNRERERERER2YgZKyIiIiIiYlfAGArMR0VERERERGQjZqyIiIiIiEgkNOTfxY7tBCBmrIiIiIiIiGKIgRUREREREVEMsRSQiIiIiIj+myDYjuYVIRKImLEiIiIiIiKKIQZW5OXxeKRdu3aSJk0aCQkJkV27dlm6vTlz5kiqVKks3QYRERER3U/GyqYlADGwIq+VK1dqsLNs2TL566+/pHDhwpZu7/nnn5cDBw5Yug0iIiIiIjtwjBV5HT58WDJnzizly5e3ZXtJkiTRhYiIiIhcIDT038WO7QSgwHxUdN9atWolXbp0kePHj2sZYM6cOTWDVbFiRS3XS5s2rdSrV0+DL8OxY8f0Z5csWSJVqlSRpEmTSrFixWTTpk0PVAo4ePBgKV68uHz44Ye6/ZQpU0qTJk3k8uXLljxmIiIiIqLYwsCK1Pjx42Xo0KGSLVs2LQPctm2bXL16VXr06CHbt2+XtWvXSmhoqDRo0EDu3r0b7nf79esnPXv21DFZefPmlaZNm8rt27cfaD8QuC1dulTLEbGsX79eRo4cGUuPkoiIiIgixTFWMcJSQFLIDiVPnlzixYsnmTJl0nUNGzYM9zOzZ8+W9OnTy549e8KNv0JQVbduXf16yJAhUqhQITl06JDkz5//vvcDQRsyWdgXaN68uQZ1b731lt+fv3Hjhi6GS5cu3fc2iYiIiIhiihkritTBgwc1+5Q7d25JkSKFlucBygXNihYt6v0aY7Tg1KlTD7RNbMMIqoz7i+q+RowYoUGhsWTPnv2BtktEREQU9DCHlV1LAArMR0Wxon79+nLu3DmZMWOGbNmyRRe4efNmuJ9LkCCB92uMuQLfcsHoMt+XcX9R3Vffvn3l4sWL3uXEiRMPtF0iIiIiophgKSD5dfbsWdm/f78GVZUqVdJ1P/zwg7hNokSJdCEiIiKiGEImyY6OfSGBmdthYEV+pU6dWjsBTp8+XcvxUP7Xp08fp3eLiIiIiMiVAjNcpBhDB8CFCxfKjh07tFHFq6++KqNGjXJ6t4iIiIjIKuwKGCMhHo/HE7O7IHIPdAVEE4uNOw9IWNj/m2DY6YO1KcRpz1Z+sHb3sSUs/jVx2pXbSR3d/tkij4rTrqzf6+j2c6Zxfg66XHO7OLr9k22cvyB19bazE7FfvJFYnJYg9I6j2792M/z4YbsVSXVEnJb+u3mObn9fhW6Obv/KlUvyROlcOh4cDcHcev50cvEESZHM+veMS1evS8aGXVx7PB4UM1ZEREREREQxxMCKLFO7dm0JCwvzuwwfPtzp3SMiIiIiM7ZbjxE2ryDLzJw5U65fv+73tjRp0ti+P0REREREVmFgRZbJmjWr07tARERERNFlV2OJkMBsXhGYeTgiIiIiIiIbMWNFRERERET/Tg5sxwTBoYGZ2wnMR0VERERERGQjZqyIiIiIiEg8ISG62LGdQMSMFRERERERUQwxY0VERERERP91BbQh7xISmBkrBlYUkDwSoosTGle5IU47dz2po9tftT2JOK1ckbuObv/K+r3itLDKBRzdfrr9K8Vpz/7axtHtTwtx9nkI/9xx9qM+TeKr4rS7HmcLdP657ezfoNsYjzjt/awnHd1+knj/OLr9O6HOnxsEgkmTJsmoUaPk77//lmLFismECROkTJky9/y9hQsXStOmTeXpp5+WpUuXWrZ/LAUkIiIiIqJ/s1V2Lfdp0aJF0qNHDxk0aJDs3LlTA6uaNWvKqVOnovy9Y8eOSc+ePaVSpUpiNQZWRERERETkamPGjJG2bdvKSy+9JAULFpSpU6dK0qRJZfbs2ZH+zp07d+SFF16QIUOGSO7cuS3fRwZWRERERERku0uXLoVbbtzwXzJ58+ZN2bFjh1SvXt27LjQ0VL/ftGlTpPc/dOhQyZAhg7RpY09ZOAMrIiIiIiLytlu3Y4Hs2bNLypQpvcuIESPEnzNnzmj2KWPGjOHW43uMt/Lnhx9+kFmzZsmMGTPELmxeQUREREREtjtx4oSkSJHC+32iRIli5X4vX74szZs316AqXbp0YhcGVkRERERE9MCNJR5oOyIaVJkDq8ggOIoXL56cPBm+uyS+z5QpU4SfP3z4sDatqF+/vnfd3bv/dmmNHz++7N+/Xx5++GGJbSwFJCIiIiIi10qYMKGUKlVK1q5dGy5QwvflypWL8PP58+eX3bt3y65du7zLU089JVWqVNGvUYJoBWasiIiIiIjovwmCbZgHNOT+t4FW6y1btpTSpUvr3FXjxo2Tq1evapdAaNGihWTNmlXHaSVOnFgKFy4c7vdTpUql//uuj00MrIiIiIiIyNWef/55OX36tAwcOFAbVhQvXlxWrlzpbWhx/Phx7RToJAZWRERERESEHub/LnZs5wF07txZF3/WrVsX5e/OmTNHrMYxVkHA4/FIu3btJE2aNBISEqK1pUREREREFHsYWAUBpEkRpS9btkz++usvS2tLYws6uTAIJCIiIgrceawCDUsBgwBaTmbOnFnKly/v9K4QEREREQUkZqwCXKtWraRLly46oA8ZoJw5c2oGq2LFitodJW3atFKvXj0NvnyzRUuWLNG2lEmTJpVixYrJpk2bor3dxYsXS6FChXSiN2xz9OjR4W7H/S9dujTcOuyPUf+aK1cu/b9EiRL6s0888UQMjwQRERERRWseKzuWABSYj4q8xo8fL0OHDpVs2bJpGeC2bdu0NSVaVm7fvl37/6ODSoMGDbwTpxn69esnPXv21HK8vHnzStOmTeX27dv33OaOHTukcePG0qRJE51DYPDgwTJgwID7GjS4detW/X/NmjW63wjy/Llx44ZcunQp3EJEREREZDeWAga4lClTSvLkyXW2amNm6oYNG4b7mdmzZ0v69Ollz5494cZfIaiqW7eufj1kyBDNQB06dEgnXYvKmDFjpFq1ahpMAYIy3PeoUaM0gxYd2B9ARs3fjNoGzFWAfSMiIiIichIzVkHo4MGDmn3KnTu3pEiRQkv1AOWCZkWLFvV+jTFacOrUqXve/969e6VChQrh1uF7bPfOnTsSm/r27SsXL170LidOnIjV+yciIiIKFp6QUNuWQMSMVRCqX7++PPTQQzJjxgzJkiWLlgAiU3Xz5s1wP5cgQQLv1xjnBL7lgg8K94c28Ga3bt267/vBGC4sREREREROYmAVZM6ePSv79+/XoKpSpUq67ocffojVbRQoUEA2bNgQbh2+R0kgShKNUj+MnTIgm3Xt2jXv9wkTJtT/YzvDRURERESRwIV0O1qhh7DdOgWA1KlT67il6dOna3kfyv/69OkTq9t47bXX5NFHH5U333xTnn/+ee0mOHHiRJk8ebL3Z6pWrarrypUrp8FT7969w2XIMmTIIEmSJNEOhmi8kThxYh0vRkRERETkRoFZ4EiRQgfAhQsXauc+lP+9+uqr2lQiNpUsWVI+/vhj3Q62MXDgQO1MaG5cgfbr2bNn16xZs2bNtFEG2rob4sePL++9955MmzZNyxWffvrpWN1HIiIiIgrPIzaNsZLADEGYsQoC3bt318VQvXp17dJnZh7vhGYWvuOfMMeU77qooPOgb/dBMwRLq1atCrfuwoUL4b5/+eWXdSEiIiIicjsGVkRERERExDFWMRSYeTiyVO3atSUsLMzvMnz4cKd3j4iIiIjIdsxY0X2bOXOmXL9+3e9tadKksX1/iIiIiCi2MlY25F1CAjNjxcCK7lvWrFmd3gUiIiIiIldhYEVEREREROIJCdHFju0EIo6xIiIiIiIiiiFmrIiIiIiI6N/xVbaMsQqVQBSYj4qIiIiIiMhGDKyIiIiIiIhiiKWAFJASv9VBEidw5umdZsi74rRLoQ87uv1apf8Rp129ldDR7edMc1mclm7/Ske3vy9fLXFan82/Orr9hAPqidMyvjnb0e2nufWXo9uHO6EJHN3+jr+LOLr9Id2dnwrlXLzejm7/dpemzm7/1m2JCzwSoosd2wlEzFgRERERERHFEDNWREREREQknpBQXezYTiAKzEdFRERERERkI2asiIiIiIiI7dZjKDAfFRERERERkY2YsSIiIiIiIvGEhOhix3YCETNWREREREREMcSMFRERERERsStgDAXmoyIiIiIiIrIRM1ZERERERCSCsU92jH8K4RgrioZWrVrJM8884/RuEBERERGRjYIisHriiSeke/fulv+OE9atWychISFy4cIFCTQMUomIiIgormApIBERERER6cS9tjSWCAnM3E5gPiqfrMf69etl/PjxmtnBcuzYMV1XpkwZSZQokWTOnFn69Okjt2/fjvJ37ty5I23atJFcuXJJkiRJJF++fPozD+ry5cvywgsvSLJkyXQfxo4dGyFT9uGHH0rp0qUlefLkkilTJmnWrJmcOnVKb8M+ValSRb9OnTq17if2He7evSsjRozw7muxYsXk008/jfa+/frrr1KvXj1JkSKFbrtSpUpy+PBh730PHTpUsmXLpsevePHisnLlyiizaLt27fIeR5gzZ46kSpVKVq1aJQUKFJCwsDCpVauW/PXXX3r74MGDZe7cufL55597/wa4XyIiIiIiNwr4wAqBT7ly5aRt27Z60o4lQYIEUqdOHXn00Uflp59+kilTpsisWbNk2LBhkf5O9uzZNaBAMPHJJ5/Inj17ZODAgfLGG2/Ixx9//ED71qNHD9mwYYN88cUXsnr1avn+++9l586d4X7m1q1b8uabb+p+Ll26VAMTI3jCPi1evFi/3r9/v+6nEeghqPrggw9k6tSpGiS9+uqr8uKLL2rAeC9//PGHPP744xo0ffPNN7Jjxw5p3bq1N/DENkaPHi3vvvuu/Pzzz1KzZk156qmn5ODBg/f1+K9du6b3geDxu+++k+PHj0vPnj31NvzfuHFjb7CFpXz58vd1/0REREQUfR4JsW0JRAFfCpgyZUpJmDChJE2aVDM+0K9fPw1KJk6cqJmQ/Pnzy59//im9e/fWYMnf70C8ePFkyJAh3u+RDdq0aZMGVggC7jdbhYzM/PnzpVq1arru/ffflyxZsoT7OQQ0hty5c8t7772nAeGVK1c0y5MmTRq9LUOGDJoBghs3bsjw4cNlzZo1GiAav/vDDz/ItGnTpHLlylHu26RJk/QYLFy4UINQyJs3r/d2BEM4Vk2aNNHv3377bfn2229l3Lhx+rvRhaARgd/DDz+s33fu3FkzYYDHhkwbHov5b+ALt2MxXLp0KdrbJyIiIiKKLQEfWPmzd+9eDTgQVBkqVKigwcrvv/8uOXLkiPR3ETjMnj1bsyvXr1+Xmzdvainc/Tpy5IgGFihHNCCYQXmhGbJFKItDxur8+fOaNQNsv2DBgn7v+9ChQ5oNqlGjRrj12NcSJUrcc99QtofSPyOoMkPggiAUx8sM32Mf7wcCVyOoApRDGmWO0YXMnDnYJSIiIqIHwwmCYyYoA6sHhQwOStRQBofADGOPRo0aJVu2bLFke1evXtUyOyzz5s2T9OnTa0CF7xEkRQYBIixfvlyyZs0a7jaU990LMkUxERr674vF4/F41yGI9OUbuCHQNf9OdPTt21dLKs2BH7KRRERERER2CorACmV9aDxhQLMEjE3CSbyRtcJYJwRKGEPl73eMn8E4n44dO3rXGQ0d7hdK8xBYbNu2zZshu3jxohw4cEDHN8G+ffvk7NmzMnLkSG+wsH379giPDcz7ikwWAigEYfcq+/OnaNGiWqaIYMg3+EEzC5Qr4liY7xvfG9k3BICAcVFoqmFkwe6Xv7+BLzzO6ASLRERERHQPOC22ZYJgCUiBmYfzkTNnTs0qofHDmTNnNDA6ceKEdOnSRYMXdJ4bNGiQZj6MbIvv76AEL0+ePBrYoJMdAqABAwZoYPQgEMS1bNlSevXqpeOT0GACHQexfSPYQ8CF4GLChAlaOogmF2hkYfbQQw/pzy9btkxOnz6t2SrcNzJraFiBAAnBH5pi4H7w/b1grBMyPxhDhceLphRoMIEGGYB9xriqRYsW6Tp0VETg1K1bN739kUce0UAQJYz4XWTOkOW7X/gboDkGtoG/gb+sFxERERGRGwRFYIUgA40nkMlBNgUn6CtWrJCtW7dqG/IOHTpoUNO/f/9IfwfZn/bt28uzzz4rzz//vJQtW1azSebs1f0aM2aMlhSirXn16tV1nBKyaYkTJ9bbsV20JUcXQuwHMldoHGGGUj+MMUJwkzFjRg2KAAEYAj+MQcJ9orseAhw03LiXtGnTajdABGnISpUqVUpmzJjhzV517dpVg9DXXntNihQpoq3WEfQh8AT83IIFCzRoRfYLQZjRcfF+oCsjxpyh3TyOBbJiRERERGQNj4TatgSiEM/9Dmohy2BMFQIlZHcQ6NH9Q6YNTUB2NKwmYQmcqXRNOiR88OuE/f/8vymIE5IliHwMoF2u3vq3TDaYj0G6hOcc3f6+fLXEaZ7Nvzq6/Xyj64nTbr8529Htp7n17/yETroTGrEZk52WHi7i6PYrPHJGnBYW79/x30651uXfqWqccuXWbamwZqMO+8CwCreePx3a8q0kDwuzfHuXr1yRR8pWce3xeFBBMcbKrX788UfN6mBsEp5YRqvxp59+2uldIyIiIqIg40EjMRvGWHnsGMflgMDMw7kASgcxF1NkC24HlPahHBGlgMhYYZLgdOnSWbpvKH2MbL9wGxERERER3R9mrCyCznlRdcLD7WhOgXmq7IbMGMaQ+RNI6VgiIiIiij7OYxUzDKwsEj9+fO2O50YZMmTQhYiIiIiIYkdghotEREREREQ2YsaKiIiIiIjEIyG62LGdQMSMFRERERERUQwxY0VERERERGxeEUOB+aiIiIiIiIhsxIwVERERERFxguAYYmBFAelUrw/kapgzc3ItWnZHnNam3lVHtx8W74o4LVG8MEe3n2V2D3Has7+2cXT7fTb/Kk4LeayQo9s/sTPy+Qztks5z2dHtH/LkFacl8Dj7vpw78y1Ht59381Rx2pKc/R3dfqaRqxzd/tUrl0TWZHR0H8h6LAUkIiIiIiJvV0A7lgcxadIkyZkzpyROnFjKli0rW7dujfRnZ8yYIZUqVZLUqVPrUr169Sh/PjYwsCIiIiIiIldbtGiR9OjRQwYNGiQ7d+6UYsWKSc2aNeXUqVN+f37dunXStGlT+fbbb2XTpk2SPXt2efLJJ+WPP/6wbB8ZWBERERERkbcroB3L/RozZoy0bdtWXnrpJSlYsKBMnTpVkiZNKrNnz/b78/PmzZOOHTtK8eLFJX/+/DJz5ky5e/eurF27VqzCwIqIiIiIiFzr5s2bsmPHDi3nM4SGhur3yEZFx7Vr1+TWrVuSJk0ay/aTzSuIiIiIiChG45/uh7GNS5cuhVufKFEiXXydOXNG7ty5Ixkzhm8Agu/37dsXrW327t1bsmTJEi44i23MWBERERERke2yZ88uKVOm9C4jRoywZDsjR46UhQsXymeffaaNL6zCjBUREREREdnuxIkTkiLF/6fH8ZetgnTp0km8ePHk5MmT4dbj+0yZMkW5jXfffVcDqzVr1kjRokXFSsxYERERERGReMSm5hXybwiCoMq8RBZYJUyYUEqVKhWu8YTRiKJcuXKRPp533nlH3nzzTVm5cqWULl1arMaMFRERERERuVqPHj2kZcuWGiCVKVNGxo0bJ1evXtUugdCiRQvJmjWrt5zw7bffloEDB8r8+fN17qu///5b14eFheliBQZWRERERERke/OK+/H888/L6dOnNVhCkIQ26shEGQ0tjh8/rp0CDVOmTNFugs8991y4+8E8WIMHDxYrBG0poMfjkXbt2mnLxZCQENm1a5el25szZ46kSpXK0m3ENceOHbPl2BMRERFR3Ne5c2f57bff5MaNG7JlyxYpW7ZsuAmBcb5tPs/E+b7vYlVQFdSBFSJcHPxly5bJX3/9JYULF7Z0e4iyDxw4IG6CJxaifTu0atVKnnnmmQidYOw49kRERER0b56QEJsmCA6RQBS0pYCHDx+WzJkzS/ny5W3ZXpIkSXQJNJhoLUGCBA/0u+jucq9OLkREREREcUFQZqyQPenSpYvWYqIUDQPakMGqWLGiluulTZtW6tWrp8GXb9nakiVLpEqVKpI0aVIpVqxYtGd79i0FNLJFH374oW4fvfubNGkily9fjtb9IQXatWtXyZAhg/bjx75v27Yt0u3B0qVL9TEYtw8ZMkR++uknXYfFnD6NDH4ONatPPfWUJEuWTN566y2dsK1NmzaSK1cuDR7z5csn48ePD/dY586dK59//rl3W0jX+isFXL9+vQ5IRFcYBL59+vSR27dvR+uYEBEREVHMx1jZsQSioAyscNI/dOhQyZYtm5aiISBBVxF0G9m+fbu2bsTgtwYNGmgrR7N+/fpJz549NRjImzevNG3a9IFP/BG4IdhBOSIWBBXosx8dr7/+uixevFgDlp07d8ojjzwiNWvWlHPnzkW7NPG1116TQoUK6THAgnXRgUAJx2b37t3SunVrPUY4lp988ons2bNHBxW+8cYb8vHHH+vP43g1btxYatWq5d2Wv0zhH3/8IXXq1JFHH31UAz4EcLNmzZJhw4ZFGWBi1m7zQkRERERkt6AsBUR2KHny5OFK0Ro2bBjuZ2bPni3p06fXQME8BghBQt26dfVrZHwQmBw6dEjy589/3/uBgARZIuwLNG/eXIM6ZIGigiAQQQd+t3bt2rpuxowZsnr1ag1EevXqdc9tI7OEVpPx48e/73K8Zs2aeVtbGnAsDMhcIZOHwAoBFbaD7SEIimpbkydP1nFXEydO1EwWjumff/4pvXv31mDN3OnFgJaa5m0TERERUUzGWNnQFTCEGauAdvDgQc0+5c6dWycoQ3keoFzQzDxjM0rV4NSpUw+0TWzDCKqM+4vOfSHThbFNFSpU8K7DOCeU0O3du1es5m+CtUmTJunEbQhGEUhNnz49wrG7F+w7JnkzyhUBj/HKlSvy+++/+/2dvn37ysWLF70LZvAmIiIiIrJbUGas/Klfv7489NBDmvnJkiWLZpOQqUL/ezNzowYjAPAtF4wu36YPuL8HvS9fyO6gpaQZgrHYgLFVZgsXLtRM3ujRozUwQrA4atQobYNpNYzFimyWbiIiIiKKPo8nRBc7thOImLESkbNnz8r+/fulf//+Uq1aNSlQoICcP39e3Orhhx+WhAkTyoYNG8IFTRgrVrBgQf0emSM0wkDZoMF3vijcBxpPxBT2A2OmOnbsKCVKlNDxXubGH9HdFo47SgjNASHuG4EaxnAREREREbkVAysRSZ06tXYCRPkaxkt988032sjCrZAxeuWVV3QsFboZYhxY27Zt5dq1a9qdDzBhGjoXookEgpz58+dH6PqHUsSjR49qwHXmzBkdA/Ug8uTJo00/Vq1apXN1DRgwIFyHQmNbP//8swaw2Ja/7BkCM5TyoWPjvn37tIsgZsfG38Lf+CoiIiIiIrfg2ep/ZXMoZ9uxY4eW/7366qtayuZm6B6IhhtoeFGyZEkNCBHYIEiENGnSyEcffSQrVqyQIkWKyIIFCyLMNI3fR6c+tI9Hhgs/8yDat28vzz77rHYVRECHDCCCJDMEfmjDjvFZ2JY522bImjWr7u/WrVu1lX2HDh00UEQmkYiIiIisFioeGxYJ0BAkxOM7EIcoDkO7dXR9/GrzH5IsLIUj+7BoVczLK2OqTb3YGU/3oMLiXRGnXbkT5uj2s8x2Puv97K//ZrCd0mfQ/xvsOCXksUKObj/JzvAl2E5IlyR68yNa5fKtJOK0BKHOvi+fu57U0e1X3v22OG1JTmcvkmZK9WBVObHl6pVL8kyFjNpoC03S3Hr+tPPH3RJmaqxmlSuXL0vJEkVcezweFJtXEBERERGRbZP3ejhBMEUF80mhzbi/Zfjw4fd1X2hTHtl9YbnfNubRNW/evEi3ifm6iIiIiIjIP2asYsnMmTPl+vXrfm/DeKf7gXbvvh38fG+3wlNPPaVjpKLTGp6IiIiIAgszVjHDwCqWoPFCbIkfP762LLcb2pqbJywmIiIiIqLoYWBFRERERETMWMUQx1gRERERERHFEDNWRERERETEjFUMMWNFREREREQUQ8xYERERERGReDwhutixnUDEwIoC0vV6VSU0NJ4j2+7z/SJxWo+pyRzdfljqMHHalfOXHd1+/1dGidOmhdx1dPsJB9QTp53YGfnUFXa4XrK4OO3D93Y6uv2nKovjjpxx9j1x4tvfO7r9s736i9MqZDnk6PYPVnjG0e3fvXvH0e2TPRhYERERERERx1jFEMdYERERERERxRADKyIiIiIiohhiKSAREREREbEUMIaYsSIiIiIiIoohZqyIiIiIiIgZqxhixoqIiIiIiCiGmLEiIiIiIqJ/M1Z2TBAszFgRERERERGRH8xYERERERGR3JUQXezYTiCKtYzVE088Id27d4+tu5PBgwdL8eLFJZDF9mM8duyYhISEyK5duySuaNWqlTzzzDNO7wYRERERUWCWAvbs2VPWrl3r9G7EKdmzZ5e//vpLChcurN+vW7dOA60LFy44vWuRBn3jx4+XOXPmOLZfRERERBS+K6AdSyBybSlgWFiYLhR98eLFk0yZMtm6zZs3b0rChAkf+PdTpkwZq/tDRERERBQwGavz589LixYtJHXq1JI0aVKpXbu2HDx4MNzPzJgxQzMsuL1BgwYyZswYSZUqVZRlcrNnz5ZChQpJokSJJHPmzNK5c+do7Q8yNu3bt5eMGTNK4sSJNaOzbNky7+2LFy/23m/OnDll9OjR4X4f64YNG6aPCcHeQw89JF988YWcPn1ann76aV1XtGhR2b59u/d3kIXB41m6dKnkyZNHt1uzZk05ceJElPs6c+ZMKVCggP58/vz5ZfLkyd7bWrdurdu5ceOGN6gpUaKE7pdvVghfV6lSRdfj74D1KLv74IMPJG3atN77MKAcr3nz5vc8lsbfBfuZK1cu3U9YuXKlVKxYUR8z7r9evXpy+PBh7+/hZwH7i31B6ai/UkDsV9euXSVDhgx637jPbdu23XO/iIiIiChm0BHQriUQWRJY4WQZQQaCj02bNonH45E6derIrVu39PYNGzZIhw4dpFu3bhoE1KhRQ956660o73PKlCnSqVMnadeunezevVvv+5FHHrnnvty9e1cDO2zzo48+kj179sjIkSM1uwM7duyQxo0bS5MmTfR+ETgMGDAgQnna2LFjpUKFCvLjjz9K3bp1NQhBQPPiiy/Kzp075eGHH9bv8VgN165d08eFYAbbR4CH7URm3rx5MnDgQP2dvXv3yvDhw3Vf5s6dq7e/9957cvXqVenTp49+369fP73PiRMnRrgvBK0IGGH//v1aIoiyu0aNGsmdO3f0+BlOnToly5cv18AtOg4dOqT3vWTJEm9pH/arR48e+ndHCWdoaKgGzDj+sHXrVv1/zZo1ui/4XX9ef/11vW88ZhxX/I0RkJ47dy5a+0ZEREREFBClgMhM4aQdgUT58uW9AQNO9JG9wYn9hAkTNNjBOCrImzevbNy4MVwWyRcyRq+99poGY4ZHH330nvuDE3mc1CNQwXYgd+7c3tuRKatWrZoGMMa+IPgaNWqUBogGBIbIegGCHwR62D4eD/Tu3VvKlSsnJ0+e9JbjIZBE0FO2bFn9HsECslHYnzJlykTY10GDBmm27Nlnn/VmebAv06ZNk5YtW2pmDMFh5cqVJXny5DJu3Dj59ttvJUWKFBHuC4FjmjRp9Gtkf8zZwGbNmsn777/v3XfcZ44cObxZpHtBpgzBYvr06b3rGjZsGCG7iNux/8gQGj+LbFZk5YoIznBcEdTi+WFkNlevXi2zZs2SXr16RfgdZLjM2bdLly5F6zEQEREREbk6Y4UAJn78+N5gwjiZzpcvn95mZFB8Awt/gYY5o/Lnn39qAHS/kFHJli2bN6jyt7/IRJnhewSIyOwYUIJnQEkhFClSJMI67KsBx8Ec/KG0DwGOcRx8g4r/tXcncDbW7//Hr7HvJGQt2SlkayFLUomKdtKipF22FL+ULEUlRfpGq9K+aJOEJJKlbK22kBSJsgxZZ/6P96f/fTpznBkzc2bOfebM6/l93A/Odn8+930m3/ua6/pct0rnevToEVhfpk0BZXBJnYI3BaTDhw93gaZK5TKqZ8+eNmPGDPvtt9/cYwUyCiJVopceKoUMDqpE56tr164uaFWgp/JJ2bhxY7rnpeNUMBr8feTPn9/9bIQ7ZzJy5Ei3TsvbFMADAAAg41R3FZ3mFfEpZptXBCtcuLAvnw2mC3yPF4CEe84rfcuoxMTEQIYmOCgVr2zR27+ygXpOJXmZoXVODRs2dFmnc88913744QdXCpheRYsWPeK5Cy+80AVcmn/FihXdPJWpUnYrOw0aNMiVIAZnrAiuAAAAkOMzVip1O3TokC1atCjw3Pbt212Wql69eu6xslehDQnSalCgsjdlQDLTfl2Zpk2bNtnq1atTna8ClWB6rAxXcECTGToPwQ0tdA60JkpjhlLGSwHJunXr3Lqi4M1r/CAqUVy5cqV98cUXrmGESvpS43XrC868eW688UaXqdLn27VrF1Ew4n2/gwcPdllFHZ8amKR3Lh6tU9P7gr8PZbD0s+H97IRSwxFlyII3AAAAZBzNK2IsY6UOeOqUp3IzrQ1SUKRmC5UqVXLPS69evaxVq1ZufZMyHbNnz7ZPPvkkzVI0NZVQwwutF9L6m927d7sLcO0rLVqPpLG0BkjjKVBRYKKx2rdv78rpVK6n0rorr7zSNdvQuqjgbnyZpYyW5qemEyoLVBfD008/PdWyx6FDh7qOeCpp09y0dkiBmYIUZWXUOEPru9555x1XLqfj0ZozHWPwujGPMkg6Tq1d0xoxZe+8FvZaZ6WSQmWYlLmKhLoOqtzzmWeecd0aVf7nNdjw6HvT+AoGVZqpjn+hrdaVCbv11lvdWiqtD9O6r0ceecQ1AVGJJAAAAJCrugIqC9KkSRPXcltrgtQpb9q0aYHSOQUFEyZMcIGBStJ0sd23b99A6+5w1LxBzRoU8Kg1uvYd2sI9Neoyp+BJa4CU+VDnOS9z0rhxY3vrrbfsjTfecKVrClyGDRuWonFFZqmVvJpaKIjRMSuoefPNN1N9v7JIamOu86f1WwqYlFVSxmrfvn2uA6HmpWBU1CFRLdXVoTBcJkjBrII1BTnKiAW3p1dQo2BTcwpud54Z6gCo86cOizqH+i6VWQumwFIBpoJtZea8IDuUOjZqXjomfTcqd/z0009d8AYAAIDsww2CI5OQHNwf3EfKcCmTNG/ePIsHCoj69OnjSv9ilcr2FKQq4IkXWmOloHFKmdpWNE9kpZyZVW9e6sFztPSbcOQ6uGgqdoz/N/dO/PvfdYt+GXxrEfNbnoTMrfnMKgXuu9789uug93wd/5/GKe/H6Ic545b6Ov5Frc13v/2dNeutM2v8w/5e29w6oJX5rUXFzK0LzyprWkT2S+RI7Uk6bJdsW2U7d+6MyWUL3vXT7G9+sWLFsn9+iYm7rG3TE2L2fOS45hWjR492969S+ZfKANWKPCvK73B0Ki2cM2eO2zjnAAAAkGitf0pmjVXW0r2ctH5Ga6W0PkhZE5XCZZTukeXdXyrcGiN1vMORXQEVXD388MOukUgwZbB++eWXsJ9TGV+3bt2iNEsAAAAg5/AtsNK6pqxw0UUXHdGe3BPcDj3atBYqK9ZpZYcNGzak+prWwqkTXzjevboAAAAQf7Q+KBpF5MkWn3LEfazSoq6D2pA1lOUDAAAAkMsCKwAAAACRY41VDLZbBwAAAIDchIwVAAAAgKjdYyo5Tu9jRcYKAAAAACJEYAUAAAAAEaIUEAAAAADNKyJEYIW4tPjB+VawcAlfxj63ln/3T/Pc9klDX8dPXLPP/FasZiFfx9/Tc575bd9hf/+JP274C+a3Msm7fR1/8ril5rc2dzb2dfz6I9qZ345duNLX8T9uWc/X8RO+ec/8NrfVaF/HX/fc976Ov2/vLrMupXydA7IfgRUAAAAAmldEiDVWAAAAABAhAisAAAAAlpQcvS0znnrqKatataoVKlTITjvtNFu8eHGa73/77betTp067v3169e3adOmWXYisAIAAAAQ0958803r16+fDRkyxJYuXWoNGza08847z7Zu3Rr2/V999ZV17drVevToYcuWLbPOnTu77fvvs2+9HYEVAAAAgMAaq2hsGTVmzBjr2bOnXX/99VavXj2bMGGCFSlSxF54IXyjpLFjx1r79u1twIABVrduXRs+fLg1btzYxo8fb9mFwAoAAABA1O3atSvFtn///rDvO3DggC1ZssTatfuvy2iePHnc4wULFoT9jJ4Pfr8ow5Xa+7MCgRUAAACAwH2sorFJlSpVrGTJkoFt5MiRFs62bdvs8OHDdtxxx6V4Xo+3bNkS9jN6PiPvzwq0WwcAAAAQdb/++quVKPHffUcLFixoORmBFQAAAABLTv53i8Y4oqAqOLBKTZkyZSxv3rz2xx9/pHhej8uXLx/2M3o+I+/PCpQCAgAAAIhZBQoUsCZNmthnn30WeC4pKck9PuOMM8J+Rs8Hv19mzpyZ6vvjKrBST/onnngiS/fZvXt311bR06ZNG+vTp0+WjgEAAAAge6nV+rPPPmsvvfSS/fTTT3brrbfanj17XJdAufbaa23QoEGB9/fu3dumT59ujz32mK1cudIeeOAB++abb+yOO+6I/1LAr7/+2ooWLZqtY0yZMsXy589vsUBf7vvvv2/Lly/3eyoxadKkSS4I3rFjh99TAQAAyBWSLMFt0Rgno6688kr7888/7f7773cNKE455RQXOHkNKjZu3Og6BXqaN29ur732mg0ePNj+7//+z2rWrOmuvU8++WSL+8CqbNmy2T5G6dKls30MAAAAAFlP2abUMk5z5sw54rnLL7/cbdEStVJAleF5J0PtFLUI7b777rPk/796LbQUMCEhwZ5++mk7//zzrXDhwlatWjV75513jugkcsUVV1ipUqVc0NSpUyfbsGFDmnMILgXUmA899JDdcMMNVrx4cTv++OPtmWeeiWiM0C/41FNPdZk4fb5Fixb2yy+/uGzM0KFDbcWKFe44tek57+Zn9evXd59RC8rbbrvNEhMTU+xXaVC9ppuiXXzxxe4z2n+wDz74wN0ErVChQu7cabxDhw6la97KEt18883uNwD6vCL7qVOnBl5/99137aSTTnKdW3QOlWINpuPRbwSCaX7eMer86T3KIJ511lnuOHT3bO++AjpvSuvu3LkzcH6U4QMAAED8tFuPN1FdY6WayHz58tnixYvd3ZAVEDz33HOpvl+B16WXXuoCkG7dulmXLl1cTaUcPHjQ3eRLAdG8efNs/vz5VqxYMXeHZd1ELL0UFDRt2tSWLVvmghjVa65atSriMRTEaH1X69at7dtvv3VBw0033eSCBKUy+/fv74KTzZs3u03PiVKY48aNsx9++MGdr9mzZ9vdd98d2K/mcMstt7i6UZURnnPOOfbggw+mGFtzVZ2p3vPjjz/axIkTXVAT+r5wtBBQwazGeeWVV9znR40a5TqxiG7OpkBT38V3333nAh59T17QlBH33nuv3XXXXe44atWqZV27dnXnTalbBdnqEuOdH70vHN1ILvTmcgAAAEC0RbUUUFmWxx9/3AUXtWvXdhfmetyzZ8+w71fq7sYbb3R/Hz58uOvk8eSTT9r//vc/e/PNN10QoMBM+5MXX3zRZUaU8Tj33HPTNacOHTq4gEruueceN5/PP//czS+SMXSBr4zLBRdcYNWrV3fP1a1bN/C6AjQFmaEtH0MzaiNGjHCBlI5ZdPwKfLxAQwHJV199lSKjpOzUwIED7brrrnOPlbHS+VOANmTIkDTPx6xZs1zgqwBW+/Y+71EwfPbZZ7tgyhtfwdejjz7qmoVkhI6hY8eOgTkr0Fy7dq3VqVPHZTV1zo/WElM3ktNnAQAAkLParcebqGasTj/99ECAImp3uGbNGncn5XBC2yHqsZexUhZLF+HKJilI0aZSvX379tnPP/+c7jk1aNAg8HfvQn7r1q0Rj6H3KdBQxuvCCy90GTplXo5GgY0Cl0qVKrlxr7nmGtu+fbvt3bvXva5smsoLg4U+1ryHDRsWmLM2Ba8a39tPapQ9qly5ciCoCqXzr5LGYHqc1veYnnNfoUIF96d37tNL3V8UwHqbSjcBAACAaIuZ5hUZpXVH6mf/6quvRtQII7RLoIIrZamyYgxlt+68807XsUTZL3UlUdZNAWY4WnukDJfKEVW2p+Dsyy+/tB49erjSQ61FSg/NW1mcSy655IjXtGYqLVrPFimdQ2/tnEdllWmdey/g9s59emmdV06/SzcAAEAsSLYEt0VjnHgU1cBq0aJFKR4vXLjQtT701u+E0utaKxT8uFGjRu7vasygYKVcuXLpumNzZmTFGJqvNmVWlHFT20cFVrrRWWiGR+uXFFho3ZfXLvKtt95K8R6VKKo1fbDQx5q3Mls1atTI8HyVRdq0aZOtXr06bNZK5YxafxVMj/Ve73tU0BmcnVM262iZslDhzg8AAAAQq6JaCqj+8rq5ly76X3/9dbdeSA0WUvP222/bCy+84C7ytTZIa3+8FotqZqHOgurSp2YN69evd+uelCFSYJAVIhlD71UwpaYV6gQ4Y8YMF2B466y0fkrvUendtm3bXBMGBULK7Oi8rFu3ziZPnmwTJkxIsd9evXrZtGnT3Fon7U+NKT755JMUJZbq7//yyy+7rJWaYKh874033nAZs6NRs41WrVq5piHKrmmO2r+ybqKmG7qLtdZs6XtRg43x48enaC7Rtm1b95waguhGbFojltH7h+n8KPOmsXR+MhqYAQAAIGOSkqO3xaOoBlbKPv3zzz9uTdDtt9/ugip1ykuNAgMFBMqiKFBQMFavXj33msri5s6d61qkq+RNAYtK5rT+KasyWJGMoc/qLs8KUJTN0XHqmNXGXPS8uguq3bgyPDo2tRxXwPTwww+7FucqQVRzhtD1TAq29D69XwFP3759U5T4aV2XmlkomGvWrJnLkKkpxwknnJCu41Y7dX1OXfp0vtX0wsseKRumLJq+F81RQZzWcwU3rlDGTY1KWrZsaVdddZULutJbxuhRZ0AFZOqWqPPzyCOPZOjzAAAAQDQlJIcuhskmuoeU7pAcfK+qtCgD895777mW5UibGlMoiFNWLbdTN0Z1FBw4cZsVLJw9JaJH88A1GcvOZYc5dRv6On7imn3mt2I1015PmN0KTvH/v8d9h/1dRntcoR3mt4PJ/p6DyTOLmt/a3NnY1/FbjGhnfvt94Upfx6/U/N9fCvslIV/4JRfRNLfVaF/HX7fZ33Owb+8uG9illGu0lV1LWLLi+umdudusSLHsn9/exF12WasyMXs+cl3zitxs9OjR7v5VuomwyvRUjue1YwcAAAAQfQRWEVAb89Qo4FEpXHbQWjOVxu3evdvdY0o3FPbu93U0Ki/0yhFDqVRQa7IAAACQ+3AfqxwSWKnpQ0ZEqUIxImo8kRrdhyq7hHYKzIiLLrrITjvttLCvZbTBBAAAAIB/kbGKQGbamftNNx3WBgAAACDrEFgBAAAAsCRLcFs0xolHUW23DgAAAADxiIwVAAAAAJpXRIiMFQAAAABEiIwVAAAAAEtOTnBbNMaJRwRWiEstGhy0osUO+jL21Hwnm9/azhri6/iz2w01v5369D2+jj93fyHzW+lCe/wd/+Bm89va5Fq+jn9Ra/Nd/RHtfB1//uBZ5rfClQv4Ov7y/v6eg44L7jS/7T3gb5HUZbW+83X83YmJNtDXGSAaCKwAAAAAWFLyv1s0xolHrLECAAAAgAiRsQIAAABAV8AIkbECAAAAgAiRsQIAAABgyZbgtmiME4/IWAEAAABAhAisAAAAACBClAICAAAAsKQotUJPsvhExgoAAAAAIkTGCgAAAADt1iNExioDJk2aZKVKlbJYVrVqVXviiSeydJ8JCQn2/vvvW3abM2eOG2vHjh3ZPhYAAACQlQis4Is2bdpYnz59/J4GAAAAQjJW0djiEYEVAAAAAOTmwCpc2dspp5xiDzzwgCUnJ7s/jz/+eCtYsKBVrFjR7rzzzsD79u/fb3fddZdVqlTJihYtaqeddporRQst/dPnixQpYhdffLFt3749Q/P76KOPrFmzZlaoUCErU6aM24fn77//tmuvvdaOOeYYt//zzz/f1qxZc0TZ4dSpU6127druPZdddpnt3bvXXnrpJXfs+qyO6fDhwynG3b17t3Xt2tUdl47vqaeeSvecNYdWrVq5OderV89mzpx5xHt+/fVXu+KKK9z8SpcubZ06dbINGzYEXu/evbt17tzZhg4damXLlrUSJUrYLbfcYgcOHAi8/sUXX9jYsWNd6Z+24M8vWbLEmjZt6o65efPmtmrVqgycdQAAAGRGUnJC1LZ4lKMDq7S8++679vjjj9vEiRNdsKA1QvXr1w+8fscdd9iCBQvsjTfesG+//dYuv/xya9++fSC4WbRokfXo0cO9b/ny5XbWWWfZiBEj0j3+xx9/7AKpDh062LJly+yzzz6zU089NfC6gotvvvnGPvzwQzcPBYJ678GDBwPvURA1btw4N8fp06e7wE/7nDZtmtsmT57sju+dd95JMfajjz5qDRs2dOMOHDjQevfuHTZACpWUlGSXXHKJFShQwB3/hAkT7J577knxHs3vvPPOs+LFi9u8efNs/vz5VqxYMXfuvMBJdLw//fSTm/Prr79uU6ZMcYGWKKA644wzrGfPnrZ582a3ValSJfDZe++91x577DF3fvLly2c33HBDus87AAAA4Ie47Qq4ceNGK1++vLVr187y58/vMk9eYKPXXnzxRfenMlmi7JWCFz3/0EMPuYt/BQt33323e71WrVr21Vdfufekx4MPPmhdunQJBBOiYEcUvCmgUlCijIy8+uqrLrhQAKggzwtinn76aatevbp7rIyVgqk//vjDBTPKKCng+/zzz+3KK68MjNOiRQsXUHnz1jgKMs8555w05zxr1ixbuXKlffrpp4HzonOhbJrnzTffdAHYc8895zJNonOm7JWCqHPPPdc9p+DshRdecFmnk046yYYNG2YDBgyw4cOHW8mSJd3rek3fUbhz17p1a/d3HUfHjh1t3759LosWSplHbZ5du3al49sBAABAKLoCRiZuM1YKTv755x+rVq2ay4y89957dujQIffad99958rnFHQoQPE2laf9/PPP7j3Ktqg8MJiyLOmlLNfZZ58d9jXtW5mY4P0fe+yxruRPr3kUeHhBlRx33HGuBFBzDX5u69atac5Tj4P3mxq9R8GdF1SF29eKFSts7dq1LmPlnTeVAyrw8c6dF0Rq/sH7SUxMdGWER9OgQYPA3ytUqOD+DD1Gz8iRI12g5m3BmS8AAAAgWnJ0xipPnjyuhC6YV0qnC2ytzVEWRmVwt912myuRU/CkC/y8efO6tTz6M1hw0BKJwoULR7wPZdqCKUMU7jllkKJF565JkyYuwxZK66myQvAxelmx1I5x0KBB1q9fvxQZK4IrAACAjCNjlYsDK13Ia31O8EX1+vXrUwQ3F154odtuv/12q1OnjstWNWrUyGWslAVp2bJl2H3XrVvXrTMKtnDhwnTPTVkXrTO6/vrrw+5b2TPt3ysFVGMMBYIq74tU6Dz1WGMejd6jjJLOqZcpCt1X48aNXTlguXLlXFOK1CizpYyhF2BqPwpavaBHpYChTTcyQ41JtAEAAAB+ytGlgG3btnVrjtREQQHTddddF8hAqave888/b99//72tW7fOXnnlFXeRf8IJJ7gSwG7durmufGqqoGBs8eLFrqxMTSdE3fa0nmr06NFuTdT48ePTvb5KhgwZ4po26E+V2Gl+Dz/8sHutZs2arpOeShS//PJLF4RcffXVroOfno+U1lQ98sgjtnr1atcR8O2333YNLI5G69F0bnQeNSedVzWSCKbzpg6Hmqde17nT2iqdr02bNgXep0YWav7x448/ukYbOg9qBKIso6ikUYGlugFu27Ytqlk3AAAAIKvl6MBKZWBqcnDBBRe4Bgdq8e2tSVIzhWeffdY1clD2SCWBan+utUxewwUFVv3793drm/TZr7/+2jW5kNNPP919Xk0stF5oxowZNnjw4AzdAFcBjZpUqAW8gkAFbx6Nr5I6zV3rj1TSqAAktNQvM3RM6qinzJw6GY4ZM8Z18jsaBT1ai6ZMkxp93Hjjja6RRDCtm5o7d647T+ogqCyXAiitsQrOYGl9mQJItW5XY42LLrrItb/3qFmIgmBl6JR5VCMRAAAA+EcleklR2JLjtBQwITl0kRIQIbWS37Fjh+twGG0qB1UTi48WbLaixVIvVcxOe05pZH5rO2uIr+PPbvdfN8zceg7mlrrM/Fa60B5fxz8+eZ35bW1yLV/HT0r2//eX9T/6t7utX+YPnmV+K1y5gK/jb5n8ra/jd1zw3308/fLpmWN9Hf/MY7/3dfzdiYlWt2kL27lzZ5pLKfziXT8988kOK1w0++f3z55ddtP5pWL2fOTKNVYAAAAAskZycoLbojFOPPL/V2k5lO7NFNyqPXgL1zEvFmheqc1ZxwMAAAAgc8hYZZLWQ3mt3UPp3lKxSOucQu/N5cmKtV0eNQ4BAABAzkK79cgQWGWSugvmNLqprzYAAAAAWYvACgAAAECga180xolHrLECAAAAgAiRsQIAAADAGqsIkbECAAAAgAiRsQIAAABAxipCZKwAAAAAIEJkrBCXtu4qZEUOF/Jl7GLmvwOLF1hu5/c5yN/+YvNbUrK/vzs7nCfr7o+XWfmTD/s6/rptRc1vxy5c6ev4hSsX8HV8+WfTAV/Hb1Zxo6/jH9yVaH7Lk+Dv+Fussq/jJ9ouywnoChgZMlYAAAAAECECKwAAAACIEKWAAAAAAGheESEyVgAAAADiwl9//WXdunWzEiVKWKlSpaxHjx6WmJiY5vt79epltWvXtsKFC9vxxx9vd955p+3cuTPDY5OxAgAAAGBJSf9u0Rgnuyio2rx5s82cOdMOHjxo119/vd1000322muvhX3/77//7rbRo0dbvXr17JdffrFbbrnFPffOO+9kaGwCKwAAAAA53k8//WTTp0+3r7/+2po2beqee/LJJ61Dhw4ucKpYseIRnzn55JPt3XffDTyuXr26Pfjgg3b11VfboUOHLF++9IdLlAICAAAACKyxisYmu3btSrHt37/fIrFgwQJX/ucFVdKuXTvLkyePLVq0KN37URmgSgkzElQJgRUAAACAqKtSpYqVLFkysI0cOTKi/W3ZssXKlSuX4jkFR6VLl3avpce2bdts+PDhrnwwoygFBAAAABD1roC//vqrywx5ChYsGPb9AwcOtIcffvioZYCRUtasY8eObq3VAw88kOHPE1gBAAAAiLoSJUqkCKxS079/f+vevXua76lWrZqVL1/etm7dmuJ5rZNS5z+9lpbdu3db+/btrXjx4vbee+9Z/vz5LaMIrDJJX+6OHTvs/ffft9wy5zZt2tgpp5xiTzzxRLreP2nSJOvTp48bEwAAALFNzfqSopCxSsrg+8uWLeu2oznjjDPcdeeSJUusSZMm7rnZs2dbUlKSnXbaaWlmqs477zyXMfvwww+tUKFClhmssTqKDRs2WEJCgi1fvjzF82PHjnWBQzSCoc6dO2f7OAAAAEBOVrduXZd16tmzpy1evNjmz59vd9xxh3Xp0iXQEfC3336zOnXquNe9oOrcc8+1PXv22PPPP+8eaz2WtsOHD2dofDJWmaQFdgAAAEC8SE5Odls0xskur776qgumzj77bNcN8NJLL7Vx48YFXte9rVatWmV79+51j5cuXRroGFijRo0U+1q/fr1VrVo13WPnmoyVUoDqNHLiiSe6uyo3bNgwcNOvv//+291MTClGvVazZk178cUX3Wt6vzRq1MhlrlQOFy6TpOd112aVvh1zzDF23HHH2bPPPuuiX92YTPWa+rI++eSTwGcUBetu0N6cdMdnZcI8WjT30ksv2QcffODG1jZnzpzAYr8rrrjCtZRUp5NOnTq57Frwvvv16+deP/bYY+3uu+/O0A+x5n3ttddasWLFrEKFCvbYY48d8R61xLzrrrusUqVKVrRoUZdi9eYXzs8//+zmqXOj/TZr1sxmzZoVeH3YsGHuXgKhVH543333pXvuAAAAyJ1Kly7tbgasNVNqm/7CCy+4606PAiVdE3vX9PrTCyhDt4wEVbkqsFJQ9fLLL9uECRPshx9+sL59+7obf33xxRfuov3HH390QY86ijz99NNWpkwZ9zkvTagAQHdxnjJlSqpjKAjS5/QZBVm33nqrXX755da8eXMXDSvNeM011wQiZAV7lStXtrffftuNf//999v//d//2VtvveVeV9Ci4EkpTY2tTftSpK06UAVr8+bNc2lO/cDofQcOHHCfVSCkUkX9MH355Zdu0Z4W4qXXgAED3LlRUDdjxgwXMOkYgum3AbpfwBtvvGHffvutO1bNYc2aNWH3mZiY6G7Q9tlnn9myZcvcey+88ELbuHGje/2GG25w5183dfPofdq3gtNwFNyF3gMBAAAAiLZcUQqoi++HHnrIBUda1OZ1DlHAMXHiRHfBr4yUdzOx4OjUWyinrM/RuokoCzZ48GD390GDBtmoUaNcoKU6T1HgpKBNgcLpp5/uuo0MHTo08HllrhSoKLBSQKVgSZkszT947FdeecUFZc8995zLYokybMpOKQBSAKcGE5rDJZdc4l5XQPnpp5+m63zpfKjGVOMojeoFjQoCPQqGNKb+9GpWFQjqbtd6Xuc73PnR5tE9AhTsaZGggjTtXwGjPq9slndcrVu3dt9XagFz8DkEAABAzmi3Hm9yRWC1du1alyU655xzUjyv7I4CKpXcqf7SyyqpxE+ZoYxq0KBB4O958+Z1wVj9+vUDz6kEToLbQD711FMuq6QA5Z9//nFzUulbWlasWOGOSRmrYPv27XPldkp7KrsV3P1EN0dT4JieckDtQ/MI/rzSqipV9Hz33Xeu3LBWrVopPqsgUMedWsCmc/3xxx+7+an9pY7Zy1iJglBlrsaMGePqYpXKffzxx1Odq4JHlTx6lLHSzeYAAACAaMoVgZUu6EUX9FoPFExtFXUh/ssvv9i0adNs5syZLktz++232+jRozM0Tmi/e2WTgp/zskvKNolK6JTlUdmeMmkKlB599NHAArq0jkctJLU4L1R6WlFmBc1BwaPaWerPYMF1rMF0rDq/Oq9ab6Zs3GWXXRYoXxSVBuo7USarQIECruxR70mN3pvazeQAAACQfslJuk6NzjjxKFcEVrp7si6+lRlRWVk4Ckiuu+46t7Vs2dKtMVIAoIt7yWi7xfTQ2ihlxm677bYU2aJgGj907MaNG9ubb75p5cqVS/Wmamo4oQCtVatW7rGyQwqC9NmjqV69ugsI9fnjjz8+0OBj9erVgfOnTJ/mpeybzld6j1dNPy6++OJAcBbccMPLrOk7UAmgjl3tMRWAAQAAALEsVwRWygQpW6KGFcoWnXnmma5cThf6CkwUzCgDdNJJJ7lStqlTp7o++KLgRRf2WjukNUC6YVhWtVpX90E11NDaJ62vmjx5smvc4HUi9NZ76XW1hVSJncZWB0NlttRhT530NC9l3NRYQ93/9Lh3795ujZfGUK9+ldal90a9yjipW6GCS42pc3Dvvfe60jyPSgA1D3UOVMZNgdaff/7pGlOoJLJjx45hj1dzVFZK2Ts1DfGyd8FuvPHGwPnXdwQAAIDsxxqryOSaroBqlKALeTU78G4eptJABTHKjGitjgICZXhU2qYyPS+Dot73anKhJg0KZrLKzTff7JpLXHnllW490/bt21Nkr7w1R1rbpPVRyqop0ChSpIjNnTvXZZP0eR2PAiGtsfIyWP3793cdCJX98coMvUxReihwUyZKQVC7du1cMOrdwdqjrJICK42lOWptmgJDL8sVSsGdWtErS6f9qlFFuAyaAjC9RwFhWnfJBgAAAGJFQnI07gIGZIB+JBVcKcgMbkyRHmpeoaze85/+bUWKhi+TzG7FWv+bbfPTmQ+d6+v4X/7fDMvt52BJ+0fMb0Xz/7d+0Q9V8vxiftuUHP4XPdGybps//w4FazA6ZeOmaNuy/L+GTX75Z5O//y3UWuXvv4nHvPiA+W1Ox+d9Hb9a6fRV7WSXxMRd1qbpia5iKrVlHH7yrp8efG2HFSqS/fPbt3eX3XtVqZg9H5mVK0oBkXOonFDZwi1btqR67yoAAAAg1hBY5UJq4qGGHqnRzYpTK+fLblrPpXt/PfPMM65sEAAAANHBGqvIEFjlQlortnz58jRf9wuVqQAAAMiJCKxyITXk0H2kAAAAAE9yUrLbojFOPMo1XQEBAAAAILuQsQIAAABgSiRFI5mUFJ8JKzJWAAAAABApAisAAAAAiBClgAAAAABotx4hAivEpddf+tHyFSjmy9ifHFplfvu2Q2tfx2/z1KXmt3UfzPd1/L1t85vf9h3y95/4JVvqm9+qVTjo6/jjH55nfvu4Zer3LYyG5f1nmd+aVdzo6/ira5/r6/g1Vvr/HRTeedjX8XsP+N7X8Q8d3OPr+IgOAisAAAAAlpSU7LZojBOPWGMFAAAAABEiYwUAAACANVYRImMFAAAAABEiYwUAAACAjFWEyFgBAAAAQITIWAEAAACwpORkt0VjnHhExgoAAAAAIkTGCgAAAIAlJ/27RWOceETGCgAAAAAilOsDq+TkZLvpppusdOnSlpCQYMuWLUvxePny5X5PMW5NmjTJSpUq5fc0AAAAgIjl+sBq+vTp7gJ/6tSptnnzZtu0aVOKxyeffHKan2/Tpo316dPHYs2cOXNcYLhjxw6LBVWrVrUnnngixXNXXnmlrV692rc5AQAA4D/J+l9yFDaLz+YVuX6N1c8//2wVKlSw5s2bu8e//PJLisdInf7DOHz4sOXLl7kfo8KFC7sNAAAAyOlydcaqe/fu1qtXL9u4caPL7iirEvr4aJ//4osvbOzYse792jZs2OBe0/OnnnqqFSxY0AVqAwcOtEOHDqVrXrt377Zu3bpZ0aJF3Wcff/zxIzJjkydPtqZNm1rx4sWtfPnydtVVV9nWrVvda5rDWWed5f5+zDHHuHlprpKUlGQjR460E0880QU1DRs2tHfeeSdDWbBPPvnEmjRp4o7tyy+/dMFpp06d7LjjjrNixYpZs2bNbNasWYHPae4KWPv27Rs4T6mVAj799NNWvXp1K1CggNWuXdsdJwAAAKLTVCIpClsyzSvijwKiYcOGWeXKlV3Zn4Kh4Mdff/31UT9/xhlnWM+ePd37tVWpUsV+++0369ChgwswVqxY4YKF559/3kaMGJGuefXr18/mz59vH374oc2cOdPmzZtnS5cuTfGegwcP2vDhw93+33//fRdMecGT5vDuu++6v69atcrNS3MVBVUvv/yyTZgwwX744QcX7Fx99dXu2NNLQeKoUaPsp59+sgYNGlhiYqI73s8++8ytUWvfvr1deOGFLkCVKVOmuHOqc+udp3Dee+896927t/Xv39++//57u/nmm+3666+3zz//PN1zAwAAAPyQq0sBS5Ys6TI+efPmdVkfCX18tM8rs1KkSJEU7//f//7ngpvx48e77EydOnXs999/t3vuucfuv/9+y5MnT5rZqpdeeslee+01O/vss91zL774olWsWDHF+2644YbA36tVq2bjxo1zgZyCHGWN1HxDypUrF8gK7d+/3x566CGXTVJA6H1WWaeJEyda69at03XeFCCdc845gccaS5kvjwI+BUkKDO+44w73us6pl11LzejRo11weNtttwUCzIULF7rnvQxcKB2TNs+uXbvSdQwAAABIyVsDFY1x4lGuzlhlF2VyFLh4JW/SokULF/SoOUZa1q1b57JRKiMMDuBUFhdsyZIlLit0/PHHu4DFC4q8LFE4a9eutb1797qgSMGXtymDpXK+9FIJYjAd11133WV169Z1QZz2qXOQ1lzC0Wd0noLpsZ5PjTJwOj/epoAWAAAAiLZcnbHKqfbs2WPnnXee21599VUrW7asC2L0+MCBA6l+TgGQfPzxx1apUqUUr2m9VHpp7VcwBVUqWVRmqUaNGm7t1mWXXZbmXLLKoEGDXGYrOGNFcAUAAJBxScn/btEYJx4RWEVIpYDqjBdMmRutcVKa08taac2UMktaa5QWleblz5/fre9SNkp27tzp2pK3atXKPV65cqVt377drXPygohvvvnmiHlJ8Nzq1avnAigFYekt+0sPHZtK+C6++OJAAOc18UjrPIXSedO+rrvuuhT71rxTo+PJSFAIAAAAZAcCqwipc+CiRYtcIOGtbdIaId2zSR0GtcZIDSSGDBniMitpra8SBV8KLAYMGOD2pTVS+qw+5wVpCrgUqDz55JN2yy23uEYPWtcU7IQTTnDv1/241FhCWSTtW9klNaxQd8AzzzzTBW0KXkqUKJEioMmImjVrugYVKk3UmPfdd5/bf+h5mjt3rnXp0sUFQmXKlDliPzrmK664who1amTt2rWzjz76yO03uMMgAAAAskdyUrLbojFOPGKNVYQUqKgxg7IqXkmeyuymTZtmixcvdk0dFPz06NHDBg8enK59jhkzxq3RuuCCC1yAoXVGyuYUKlTIva5x1Kr87bffduMqc6UyvGCaw9ChQ10HP7VBV4AnCsAU+GhtkvapDn4qDVT79czSfNXWXff+UnClksTGjRsf0fBCwadaqWv+4XTu3Nl1L9SxnHTSSa6hhhp3qF07AAAAEMsSkuO1LUecralSoPTYY4+5AA2p0xorNbFod9V8y1egmC9z+OTFBua3bztkXalnZlTrlLIJiR/WfTDf1/F/GfaZ+S1PHn//ed+wxf+iiGoVDvo6/oj7F5jfPm75jr/jnzHO/NasYsaaKWW11bXP9XX8Giv9r/xYu/Po3Zaz06ih/v63eOjgHls0vYOrFFKVUKxeP/V7cqsVLJz989v/zy4b06tczJ6PzPL///VwBN0LSuuo1BlQP3DK9ohuwgsAAAAg9lAKmAaV9QW3JQ/dMtpOPCP7VDmcyghVCqiMlW4SHG5dUlZSyWJq89JrAAAAAMIjY5UG3ZR3+fLlab6eHftUcwrdpyralBnTmrFw4ilNCwAAgCMlJSW7LRrjxCMCqzTky5fP3Zcp1veZVdSBUBsAAACAjCGwAgAAAODuwRqNvnbJcdo7jzVWAAAAABAhMlYAAAAALDnp3y0a48QjMlYAAAAAECEyVgAAAAAsKTnZbdEYJx6RsQIAAACACJGxQly6qns9K1LUn3tvbVr9vfmt5vUX+TuBGCie9vsclCi1zvzWe4y/vxEc2qe0+a3Wwgm+jr99wGDzW8I37/k6fscFd5rfDu5K9HX8Gitn+Tr+2jrtzG+zxy71dfyhI5r5Ov6exF3WabrFPLoCRoaMFQAAAABEiIwVAAAAAEtKSnZbNMaJR2SsAAAAACBCZKwAAAAAmJY+RWP5U3J8JqzIWAEAAACID3/99Zd169bNSpQoYaVKlbIePXpYYmJiuptqnH/++ZaQkGDvv/9+hscmsAIAAAAQF7p162Y//PCDzZw506ZOnWpz5861m266KV2ffeKJJ1xQlVmUAgIAAAD4t916Us5tt/7TTz/Z9OnT7euvv7amTZu655588knr0KGDjR492ipWrJjqZ5cvX26PPfaYffPNN1ahQoVMjU/GCgAAAECOt2DBAlf+5wVV0q5dO8uTJ48tWrQo1c/t3bvXrrrqKnvqqaesfPnymR6fjBUAAAAAl0lKiuINgnft2pXi+YIFC7ots7Zs2WLlypVL8Vy+fPmsdOnS7rXU9O3b15o3b26dOnWySJCxAgAAABB1VapUsZIlSwa2kSNHhn3fwIED3dqntLaVK1dmag4ffvihzZ49262vilTUA6s2bdpYnz590vXeSZMmuXReTvfAAw/Ycccdl+kOI/Gse/fu1rlzZ7+nAQAAkOtpfVW0Nvn1119t586dgW3QoEEWTv/+/d36qbS2atWquTK+rVu3pvjsoUOHXKfA1Er8FFT9/PPPLuZQdkubXHrppS5uyQhKAUMu8nfs2JGlwY++6KFDh9p7771np59+uh1zzDEWSxTsaW7ZHdxs2LDBTjzxRFu2bJmdcsopgefHjh2bbQsYAQAAELtKlCjhtqMpW7as247mjDPOcNfyS5YssSZNmgQCp6SkJDvttNNSzYbdeOONKZ6rX7++Pf7443bhhRdaRhBYZTNFwKKazUjaN8aqAwcOWIECBTL9eaV9AQAA4L/gbFJ2j5Md6tata+3bt7eePXvahAkT7ODBg3bHHXdYly5dAh0Bf/vtNzv77LPt5ZdftlNPPdVlssJls44//niXFIiZUsA9e/bYtddea8WKFXNtC9XCMNj+/fvtrrvuskqVKlnRokVdJDlnzpw0gxQFKCqr0z6bNWtms2bNCrw+bNgwO/nkk4/4nDIk991331HL9V566SX74IMPArWa3ly+++47a9u2rRUuXNiOPfZY1ws/PTca0z69SFfdSLzASi0gzznnHCtTpowLLFq3bm1Lly5N8Vm997nnnrOLL77YihQpYjVr1nQ1oMG++OIL9wOhRX46v4q4le70VK1a9Yh6UZ0Lzct7XTSGxvMeH+2YtA/NTT9shQoVcs+rteWZZ57p0qg6RxdccEEgqBTvB7NRo0ZuLC+1GloKqJ+JO++80y081L61T50vAAAA4GheffVVq1Onjgue1GZd15LPPPNM4HUFW6tWrXKdALNatgZWAwYMcBf/ClZmzJjhApXgAEIRpNoivvHGG/btt9/a5Zdf7qLMNWvWhN2fghmdoM8++8yVlOm9Clw2btzoXr/hhhtc6V3whbjep31ff/31ac5VAd4VV1zh9rl582a3qTuIgsPzzjvPlfBpv2+//bYL5jT3o9E+X3zxRfd3b5+ye/duu+666+zLL7+0hQsXuqBJx6Xng6mEUHPS/PW6bnimGlEv2tZzCi5XrFhhTz/9tD3//PM2YsQISy/vPGmOmlt6A5i1a9fau+++a1OmTHE9/0XnqV+/fq73v74fBZIK2JR6lcWLF7s/de40lj4bzt133+32rSBXPys1atRw59877lAKxNRRJngDAABAximRFK0tu6gD4Guvveauq7Vu64UXXnAJGY8SCVqGktb6Kb2emWUy2VYKqCBIF/qvvPKKixhFF8uVK1d2f1cwpAt6/eml5hSIKPOh5x966KEj9tmwYUO3eYYPH+7WBymTo0BH+9ZFuD6vgEP0d2WEtKAtLTrhykjpQj04Hag579u3z6ULlVWT8ePHu4Du4YcfdtmztPbpNd8I3qeyX8EURet9CkKV6fEom9O1a1f3d52PcePGuQBFwd///vc/10lFc1EGSJH577//bvfcc4/df//9LrA5Gq9WVWNnpGe/yv90PoJrXbXAL5h+iPX6jz/+6LKI3nuVzUptLAVnChDVtOT88893zz377LPuztn6WVKgHkrdYxSAAgAAAH7KtoyVysB0AR68UEwRZO3atQPldYcPH7ZatWq5AMTbFFwEl5CFBmsKvlQ/qWBA71eGystYiWoqX3/9dRcMaXxFrMpkZZb2r2DOC6qkRYsWLhOjNGJm/PHHH26eylSpFFCL9nRswcchDRo0CPxd4+t9XqcTzUsL9ILXbWle2s+mTZssO51wwglHLCBUllFBoAJYzdMrKww9prToe1d6VsfhyZ8/vyt31PGGo+4xwd1k1F0GAAAAsd8VMN741rxCAUDevHld1w79GSw4XRdMQZWyF6NHj3YlYsowXXbZZS6A8iiTpDVHymSpqYIu1PWeWKIywO3bt7uOeApSNF8FScHH4QUVwRREeaV16aGsVWjHPZ2PSAUHmcHnXceiDJMykJqnMlWhx5TVIr2RHAAAABDTgVX16tVdYLBo0SLXVUP+/vtvW716tSvNUxMDZayUgWnZsmW69jl//nxXHqe1O15wpjbewdR7XoGLSgAVWKkLiAKw9ND7Nadgyo6pNE1lal5AoXkoaPGybxmlz6uUT2ukRFmWbdu2ZWgfmpfWIilw8rJW2m/x4sUD5ZbKKnnrukTrj9avX59iP/qOQo85oxQkKnunoMr7LrV+LJjXOTCtsfQzo/fpOBSkeYGg1n6l995nAAAAQFyVAirr1KNHD7cuRv3jv//+excUeWt/VAKoZgzqGqhGBrrg1/ohrZn5+OOPw+5TpXNewwQ1bLjqqqvCZnDUi15jar1WRsoAVb6mRhEKEhTo6KJec1R3OgVrOobPP//cevXqZddcc02a66vSouOYPHmyK29T4Kkx0hv8eW677TYXkGkuutO0GoQMGTLENZDwzrHWcmmcefPmudJLHUNodlDHrGYTW7ZscYFvZqixh9ZOaa2YGlvo3GsewdTlT8eo70SlkCrbC6XA9dZbb3U/M3qf1mepZFJdW/SzBAAAgOyjX9hHa4tH2doV8NFHH3UZDJWJtWvXzrU79G7WJcoqKbDS3ZSV/VH3DWUnvAxXqDFjxriLeHXr0z7VqKJx48ZhAxe9Rw0dUrsZWDi6iNc8mjZt6rI9ypyo1fmnn37qutKpIYbKCtWMQ00jMkuNGBTEaO4K0Lz24hmhFvXTpk1zwajWgN1yyy0u+Bg8eHCK9UfKDqohRseOHd35VVYomFrgq7xSjTCURcwMBXLq7KiyTpX/9e3b1333oZlENd+YOHGiKxVU2/xwRo0a5Rph6Lzo/ChQ0/mPtRsrAwAAAMESkuMwZNQhKbhSVic0c4L4pnJHNQR5YcbfVqTo0e/knR1alPnR/Hbsik/9nUBy+tcCZpuEbP290VH90Shjd2vPDr3H+PvP+9A+pc1vtRZO8HX8KVX/+2WXXy78pq+v4ycfiqzcPCsc3HX0e09mp+3dh/k6/to67cxvs8emvF9ntHVs6e//J+xJ3GWdWpR3FTtq8hWr10/X3rfeChQqnu3jHdi3214efmLMno8c17wiu/z5558ue6LStqPduwoAAAAAskLcBVYqqStTpoxb7xNaPpZat0H55JNP0t1EI7v36aeTTjrJfvnll7CvqYxP68EAAAAQf6K1/ik5/grm4jOwSuuLUtOLtNYsZUZ27NNPWreVWkv2zDbrAAAAAOJd3AVWadG9r3LCPv3ktTkHAABA7hKtm/cmx+kNgv1dyQcAAAAAcSBXZawAAAAAhEfGKjJkrAAAAAAgQmSsAAAAAFiSJVtSFDr2JRkZKwAAAABAGGSsEJcal11vxYtn/53Dw5m27iTzW8VqtX0df+tO//9pKVfykK/jnzV3hPntxUp/+Dr+X3nvMb9NqTrY1/FbVFxrfpvbarSv4+894P/vcPMk+Dt+4Z2HfR1/9til5re2vRv7On7llTN9HT/x8G7LCVhjFRn//7UDAAAAgByOwAoAAAAAIuR/vQ4AAAAA3yUnJ7stGuPEIzJWAAAAABAhMlYAAAAAXFOJJJpXZBoZKwAAAACIEBkrAAAAALRbjxAZKwAAAACIEBkrAAAAAHQFjBAZKwAAAACIZmCl6PKmm26y0qVLW0JCgi1fvtyy06RJk6xUqVJZtr9ozz83adOmjfXp08fvaQAAACCTkpOSorZZbg+spk+f7oKdqVOn2ubNm+3kk0/OvpmZ2ZVXXmmrV6/Osv1Fe/5ZZcOGDbkuEHzggQfslFNO8XsaAAAAQNavsfr555+tQoUK1rx5c4uGwoULuy2rRHv+Oc2BAwesQIECfk8DAAAAPkiK0n2sknJ7V8Du3btbr169bOPGjS57UrVqVZcBOvPMM1253rHHHmsXXHCBC15CMy1Tpkyxs846y4oUKWINGza0BQsWZKoU0MtiTJ482Y1fsmRJ69Kli+3evTtT85fsPgZ599137aSTTrKCBQu6cR977LEUr2v/77//fornNB8dv5x44onuz0aNGrn3quwuPcfbuXNnGzp0qJUtW9ZKlChht9xyiwuePNrPHXfc4Ur4ypQpY+edd557/osvvrBTTz3VzVeB6MCBA+3QoUOBz+3Zs8euvfZaK1asmHs99HjSc0yyadMm69q1qyvNLFq0qDVt2tQWLVrk3qN5r1ixwu1HW/DnAAAAgBwbWI0dO9aGDRtmlStXdmV0X3/9tbvA7tevn33zzTf22WefWZ48eeziiy+2pJC6yXvvvdfuuusuV8pWq1YtdzEdfKGeEQp6dMGucj5tCgJGjRqVqflLdh/DkiVL7IorrnAB4HfffeeCw/vuuy9DgcLixYvdn7NmzXJzV5CXHjqen376yebMmWOvv/66+5wClmAvvfSSy1LNnz/fJkyYYL/99pt16NDBmjVr5gKbp59+2p5//nkbMWJE4DMDBgxw5/2DDz6wGTNmuP0vXbrUMiIxMdFat27txvvwww/dWHfffbc77yoB7d+/vwtGdbza9Fw4+/fvt127dqXYAAAAgJgtBVR2qHjx4pY3b14rX768e+7SSy9N8Z4XXnjBZUd+/PHHFOuXFJB07NjR/V0X9rpgXrt2rdWpUyfDE9aFt4ISzUWuueYaF0A8+OCDGZ5/NI5hzJgxdvbZZ7tgShSUad+PPvqoyyqlh+YjyqgFz/1oFDDpeJRl03wVWCooGj58uAsgpWbNmvbII4+kCCCrVKli48ePd5kiHd/vv/9u99xzj91///22d+9eF2i98sor7ri84EwBa0a89tpr9ueff7oAVxkrqVGjRuB1ZcPy5ct31OMdOXLkEcEiAAAAMo526z62W1+zZo3L3FSrVs2VmnnldSq3C9agQYPA31U6Jlu3bs3UmBrDC6q8/WV2X9E4BmWMWrRokeI5Pda4hw8ftuykkkUFVZ4zzjjDZYp+/fXXwHNNmjQ5Yr56n4Kq4PnqcyrdU8ZQ5YSnnXZa4HUFRrVr187Q3JT5U2mjF1Rl1qBBg2znzp2BLfjYAAAAgBxxg+ALL7zQTjjhBHv22WetYsWKLpukLE/wOh7Jnz9/4O/eBXtoqV16Be/L219m9+XXMYTS/kIj94MHD1o0aG1TdjjaMWVVUxKtA9MGAACAyCQnJbstGuPEo0xnrLZv326rVq2ywYMHu5KwunXr2t9//205STSOQfvU+qVgeqySQJUleqV+WkfkUTZLJXcer1NfRjNcWrf0zz//BB4vXLjQldip1C+t+aoxR3BQpPkqS6hyv+rVq7sgU00mPDpnoW3xj3ZMygAqa/XXX3+FnYeOObszegAAAIDvgdUxxxzj1vw888wzbq3R7NmzXROInCQax6AmDFoDpnVNCj60Hknrl7Rmy9O2bVv33LJly1wTDXXvC86QlStXzmV41MHwjz/+cCVv6aGsW48ePdyarmnTptmQIUNcF0BvfVU4t912myunUwfFlStXugYV+pzOiz6nwEz71Fotna/vv//erRUL3efRjknll1o/pc6FCtzWrVvnuid63RZVkrl+/XoXfG3bts01qQAAAED2Z6yiscWjTAdWupB+4403XNc7lc717dvXNWTISaJxDI0bN7a33nrLjaMx1ABCTSSCG1eoXbmySC1btrSrrrrKBV3Ba6PUxGHcuHE2ceJEV67YqVOndI2tLJyaU7Rq1cp11bvoootcV8K0VKpUyQVh6kSoNVoKiBRIKavn0TnSXFVG2a5dO9euPnSt1tGOSRkpdRRU0KguhPXr13fdHb0snpqKtG/f3rW4V/ZLXQ0BAACAWJWQHK9tOXI5BW47duw44l5S8U7t1tUBcvmypSmanETTrHXVzW8VS2fudgZZZevOiJZvZolyJf09B2et+O8WBX7Zv/kPX8f/q8s95reFv/3bkMgvLSquNb99v+PfeyH6Ze+BiPpkZYk8//Vj8kXhAv6Wts9emHLduB/a9m7s6/g1V870dfzE3butaeOTXdWRmqXF6vXTBTcvtfwFsv/66eCB3TZ1YuOYPR+Z5f+/dgAAAACQw/kaWJ1//vluzU647aGHHsrQvtQePbV9aQttnx6Lx5ARaR3rvHnzsm1cAAAAxKfkpGits7K45Gu9znPPPZeia12wjN7fSGuP1Oggrddj/RgyIq1j1ToprW0CAAAAkAsCKwUAWUUNHmrUqGE5+Rgywo9jBQAAQPziPlaRYY0VAAAAAETI/9ZdAAAAAHynZuHRaBieHKdNyclYAQAAAECECKwAAAAAIEKUAgIAAACwpKQkt0VjnHhEYIW49HuX66xo3ry+jH3tqJ7mtz6zuvg6fveL/Dn3wSZ9eNjX8St07m1+K5x3n6/jH+rV1fxWftSnvo6/pkVn89u65773dfzLan1nfttilX0dv/cAf7+DoSOamd8qr5zp6/hr6pzj6/h7k/39/yREB4EVAAAAANqtR4g1VgAAAAAQITJWAAAAACw5Oclt0RgnHpGxAgAAAIAIkbECAAAAwBqrCJGxAgAAAIAIkbECAAAAYBaljJWRsQIAAACA2PXXX39Zt27drESJElaqVCnr0aOHJSYmHvVzCxYssLZt21rRokXdZ1u1amX//PNPhsYmYwUAAADAkpKT3BaNcbKLgqrNmzfbzJkz7eDBg3b99dfbTTfdZK+99lqaQVX79u1t0KBB9uSTT1q+fPlsxYoVlidPxnJQBFYAAAAAcryffvrJpk+fbl9//bU1bdrUPadAqUOHDjZ69GirWLFi2M/17dvX7rzzThs4cGDgudq1a2d4fEoBAQAAAETdrl27Umz79++PaH/KPKn8zwuqpF27di7ztGjRorCf2bp1q3utXLly1rx5czvuuOOsdevW9uWXX+aOwKpq1ar2xBNPpPv9GzZssISEBFu+fLlFw6RJk9yXmtPpnL3//vtZtr/u3btb586ds2x/AAAAyPp269HYpEqVKlayZMnANnLkSIvEli1bXIAUTGV9pUuXdq+Fs27dOvfnAw88YD179nQZr8aNG9vZZ59ta9asif9SQKX3tLAsq4OhPn362I4dO7J0v/jP2LFjLTn5vy4wbdq0sUqfVkAAAAv8SURBVFNOOSVDQTIAAADiw6+//uoaRXgKFiwY9n0q0Xv44YePWgaYGUlJ/673uvnmm916LGnUqJF99tln9sILL2Qo2MuRgVXZsmX9ngIyQb+JAAAAQGxKTk6y5P8faGT3OKKgKjiwSk3//v1d5VNaqlWrZuXLl3elfcEOHTrkOgXqtXAqVKjg/qxXr16K5+vWrWsbN260mCsFnDp1qiuNO3z4sHuskjyVmQUvELvxxhvt6quvdn9XTWPLli2tcOHCLkWoxWR79uxJtRRw5cqVduaZZ1qhQoXcSZk1a1bYMjal+s466ywrUqSINWzY0NVhypw5c1yEunPnTvc5bUoHimo977rrLqtUqZLLkp122mnu/aHZruOPP97t9+KLL7bt27dn6Px89NFH1qxZMzf/MmXKuH14/v77b7v22mvtmGOOcfs///zzU6QlvbJDnWMtstN7LrvsMtu7d6+99NJL7lzpszqH3vn3zuHw4cOta9eu7rh0fE899dRRf6twxRVXuPGUUu3UqZMrs/S+A40d3HHlrbfect/hjz/+eEQpoP7+xRdfuCyWd87Xr19vNWrUcIsLg3k/L2vXrs3QeQUAAEDOV7ZsWatTp06aW4ECBeyMM85w1WdLliwJfHb27NkuK6Vr+HB0TaymFqtWrUrx/OrVq+2EE06IvcBKQdLu3btt2bJl7rEuqBVABAcoek6lYT///LNrd3jppZfat99+a2+++aYLtO64446w+1awoIt1XdRr4dkzzzxj9957b9j36nkFSbpQr1WrlgsqFMVqoZoCNUXMas+oTe8TjasA7I033nDzufzyy938vOBGY6o/vt6n/SpwGzFiRLrPzccff+wCKXUr0flR2vHUU08NvK4A5JtvvrEPP/zQzUOldHqv2kd6FESNGzfOzVF1oTqv2ue0adPcNnnyZJs4caK98847KcZ+9NFHXYCpcRXk9u7d27WmDEfjnXfeeVa8eHGbN2+ezZ8/34oVK+bOxYEDB9wPtAKi2267zUX3mzZtsltuucWlbUN/AyAKqPTDr1pW75wrOL3hhhvsxRdfTPFePda9BBR0hVLgG7rwEQAAALG/xiqrKcuka1NdXy5evNhdr+oavUuXLoGOgL/99pu7btXrol/eDxgwwF1L61pZv8i/7777XNJA1/gZkS9aJWBaS6MLfnXp0J9qazh06FB3wy5linQQ6sChOkb1n9d6J6lZs6Y7UL329NNPu6xOMAUCCsa0Ty/F9+CDD9o555xzxDwULHXs2NH9XWOfdNJJblydXM1RJzY4TagAQRf1+tP7MrQPBS96/qGHHnIBgr7Au+++272ugO2rr75y70kPzVVftubjUbAjCt4UUOmHQsGfvPrqqy6Lp2ycgjwv6NG5qV69unusjJWCqT/++MMFPwpsFPB9/vnnduWVVwbGadGiRSBrqHlrnMcffzzsuVOAq2j/ueeec+dJdA6UvdK5P/fcc11QpUBOmUf91kBZuF69eoU9bp1vvUcBcfA5VyB5//33ux92BZg6NmXBQrNYHv28BJ87AAAA5F6vvvqqC6bUfELdAJWsUSzh0bWlslNKTHgUd+zbt8/FJyob1LW4Ygzv2jrm1lgpMNIFuGoklfHQBbFKxZSN0gEocFEQpZtxKTOkk+JRlkYX9SoVUyQaTCdGgUbwxXlwxidYgwYNjqinVB2mAqtwvvvuO5cRU9ARmiU59thjAwvlgkv3RJmY9AZWynIpqg5H+1Ynk+DUpcZVyV/wAj0FJ8FfvNpEKq2poCr4udCaU80z9HFqjST0vSgIVcYqmH4IFdh6tMhP50s/yD/88EMgCEsv/Rwo+NV+9D2qTFLn2wsiQ+lGbv369Qs8VsZKPw8AAADIxBqrKNwgODkbx9BylbRuBqxr5OBmah4lG4KXKWVG1AIrlfnpYlkX6Pnz53fBjJ5TsKV1RAq8RBksdeXQmqBQKhWLhMb1eBf8XieQcDSXvHnzujpN/RksOGiJhNYgRSr4uLxjC/dcWsd6NDoXTZo0SRHwhmsmou9X6+EUWKm8zwtgM0Lr7a655hqXPVNWTFk2BY/hqHtMah1kAAAAgGiJWmDlrbPSxbIXRCmwGjVqlAuslMkS9Y1Xs4Nw62nCUfZGTRVU9qasjNeOPaNUlhbc3MFrtajnlOnR/MNRBi30hmMLFy5M97jKomldldfeMXTfWgOm/XulgGqMoSxduHVLGRU6Tz0OzQh69L2oHFD3Bkite4syjyrl01o2BVUq6Vy6dGmqwWO4cy5aQ6aGGipvVOZv7ty5mTo+AAAApJ9+B5+UTeufgkWh8aAvonaDYHWmUxChjIcCKlFDAl14q+uGF2zdc889bo2S1wxC64w++OCDVJtXaD2QyuCuu+46V0KodUKDBw92r2WkDE1pQWVlFORs27bN1V2qpE3BgbryTZkyxZUiau2PyhjVdEKUWdPFv9YAaa7jx49PdxmgDBkyxF5//XX3p8r7VH7o9elXaaQ676lUUCWTygZp/ZI6+On5SOlcPfLII+78qyPg22+/7RpYhKPzoIYjGlelnDoXyjbq+NWoQtSsQmV4Ov9jxoxxQZPXBCS1c66gUZ0Fdc69jJqygwrQVOancxBasggAAADk2sBKFDzpYtsLrFQDqcyL1kcp8yQKvtQhUBf7yhIpa6RmBl7ziFC6CFcjBwVFapagMjKvK2Boo4u0KCOkwEBlZyptU8AhKkVTYKWMmuaoDoTKiHlliaeffro9++yzromFFrrNmDEjENilh86FAho1qVCDj7Zt2wa6lHjjqwTvggsucAGGakLVICK01C8zdEzqOKhzrE6GCobU+S8cleIpc6TjvuSSS1xmS51StMZKGayXX3450IFQ68KUcXrllVfcufnkk0/C7lNBl74//QzonAffK0D7VrfBcJk8AAAAZD3dwypaWzxKSA63eiuHUyZG97VSs4WMdvPILZQtUgcUr/tirFFWTN1cVObplXimh5pXqOPgtNr1rWjIurhoOXVU+GYk0dTnxy6+jt/9In/OfbBJHx5ZZhpNPf+9ZZuvCufd5+v4h+7san7bOupTX8dPOqeJ+e2n5773dfzLan1nfttilX0dv/cAf7+DoSOamd8qF/nT1/HX1Dmy43E07U0+bFcm/ew6YafnhrjR5l0/tbhopuXLXzTbxzt0cI/N//CcmD0fMb/GKju99957rpmEysYUTKmcTa3ECapyHnUA/PPPP90NmtUJMCNBFQAAAJArSgGzi5pi3H777a7ToNbmqCRQ67Jige6VpaAv3Bauw15up/Vmusu17prtlWMCAAAg++X0GwT7LS4yVloDpS0Wad2RbkQWjp/ZGDWMiEUKjLUBAAAAOUlcBFaxTNkXAAAAINbFww2C/RQXpYAAAAAA4CcyVgAAAACitv4pOU7XWJGxAgAAAIAIkbECAAAAELWb9ybH6Q2CCawQV7z7Xe897N/NYXft/cf8dmDfLl/H35Po/w2CD+zz9wbBiYnmu8N59vs6/qGDh8xvexL9/W8hKcnfn0PZt9ffc7A7Bv5jSDR/z4Fuhpqb/zuQxMO7fb9Br7/jJ6W4TolVhw/tiatxoi0hOda/YSADNm3aZFWqVPF7GgAAAEf49ddfrXLlyhZr9u3bZyeeeKJt2bIlamOWL1/e1q9fb4UKFbJ4QWCFuJKUlGS///67FS9e3BISEjK1j127drngTP/4lShRIsvnGOvjx8Ic/B4/FuaQ28ePhTn4PX4szMHv8WNhDn6PHwtz8Hv8WJhDpOPrcnv37t1WsWJFy5MnNlscKLg6cOBA1MYrUKBAXAVVQikg4or+scqq3wTpH06//g8kFsaPhTn4PX4szCG3jx8Lc/B7/FiYg9/jx8Ic/B4/Fubg9/ixMIdIxi9ZsqTFMgU58RboRFtshswAAAAAkIMQWAEAAABAhAisgBAFCxa0IUOGuD9z4/ixMAe/x4+FOeT28WNhDn6PHwtz8Hv8WJiD3+PHwhz8Hj8W5uD3+MgZaF4BAAAAABEiYwUAAAAAESKwAgAAAIAIEVgBAAAAQIQIrAAAAAAgQgRWAAAAABAhAisAAAAAiBCBFQAAAABEiMAKAAAAACwy/w/JwSroDvpUjAAAAABJRU5ErkJggg=="
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/plain": [
       "<Figure size 800x600 with 1 Axes>"
      ],
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAxYAAAJOCAYAAAAqFJGJAAAAOnRFWHRTb2Z0d2FyZQBNYXRwbG90bGliIHZlcnNpb24zLjEwLjAsIGh0dHBzOi8vbWF0cGxvdGxpYi5vcmcvlHJYcgAAAAlwSFlzAAAPYQAAD2EBqD+naQAAeTpJREFUeJzt3QmczdX/x/H3GIx9zRqiyE6EikpFCpVWbbZIKlkqhTaJSKVo+SstSLRKaUG0SSVrpCyRLXvZZZ/7f3zO93fHzBiaa5bvnXtfz8fjmvl+7517P/d7F+fzPedzTkwgEAgIAAAAANIgW1r+GAAAAAAMiQUAAACANCOxAAAAAJBmJBYAAAAA0ozEAgAAAECakVgAAAAASDMSCwAAAABpRmIBAAAAIM1ILAAAAACkGYkFEEXKly+vDh06JGx/++23iomJcT/DNUakj8cff9y91plt9OjR7nFXr16tcLVu3TrlypVLP/zwg8JVVvjsZmWZdTxvuukmtW7dOkMfA/ATiQWQyQ2s4MUaMmeeeabuuecebd68WVnJF1984Rqq0erIkSMqXbq0ex0nT5580vczfvx4DRs2TOHg0KFDOuWUU3T++ecf9zaBQEBly5ZV3bp1FUmeeOIJnXPOOWrUqNEx133//feuIXjqqacqZ86cKliwoLut/U1W+9yejEGDBunjjz9O1W0teUz8HWeXAgUK6KyzztJLL73kPjd++7//+z/3XeyX3r17a8KECVq4cKFvMQAZicQCyGTWIBk7dqz7j7Zhw4YaMWKEzjvvPP3777+ZHsuFF16offv2uZ+hJhb9+/dXtPr666+1ceNGdxZ53LhxEZFY5MiRQzfccIN+/PFHrVmzJsXbzJgxQ3/99ZfatGmjSLF161aNGTNGd9555zHXPfbYY+6zMW/ePNdbYJ9Va2hXr15dQ4cOdZ9fv5zsZzcjE4ugm2++2X3H2WXw4MEuKevWrZv69OmjcE0sMut41qlTR/Xq1XPvHyASkVgAmax58+auYXb77be7/+B69uypVatW6ZNPPjnu3+zduzdDYsmWLZvrObGfSL23337bnbW/9957XaMro16fzHbrrbe6Xol33nnnuImQvVdsOEckvZbZs2fXlVdemWT/e++9pwEDBrjeiiVLlujJJ59Up06d1LVrV7355ptau3at2rZte8L7tmNpjdVo++zaZ8O+4+xix+uzzz5T/fr13fsnXGXm8bT31EcffaQ9e/Zk+GMBmS38vpGAKHPJJZe4n5ZcGDszmi9fPq1cuVItWrRQ/vz5XYPPxMfHuzPcdsbU/hMsUaKEunTpou3btx/ToBk4cKDKlCmjPHny6OKLL9Zvv/2W6nHFP//8s3vswoULK2/evKpVq5aGDx+eEN/LL7/sfk885CEovWNMachOkSJFdNtttx1z3a5du9xj9urVK2Hfiy++6GKxx7DnY2cL09LAsYbixIkTE8ZK2/bxkkIbJtW4cWP3GtqQkMSNq4suukiff/656x0IHkPrATlRXUJKr5cN1bGehnLlyikuLs4NVbKE52QatDYUyGJI6fjYcf/www/d62TDwBYtWuTeC6effro75iVLllTHjh31zz///Ofj2HNIaShdSvU1O3bscMm3PS97fhUrVtSQIUPc+yyxd999V2effXbCsa5Zs2bCe/ZELDG0oU32mUveW2FDw9544w03BCo5GxKV/DlY/FdccYWmTp3q3me5c+fWq6++6q4bNWqU+6wXL17cPY9q1aq5HpDk0uOze/nll7v47O/t/Ze8diRYb7NixQp3vAsVKuRub5+pxD2ndhtLmq1HJ/gePZn6J/s7+x6wBC6lHgT7fNoxsfeVJSL2mif3wQcfuNfXjqm9Lpa0rF+/PsltNm3a5J6DHTu7v1KlSqlVq1YJnyN7fexYfvfddwnPxz6Hxzuedl2NGjX0+++/u9fBjqf1vjz99NPHxGef46uuusp9X9prbJ9Bex+k9Bpdeuml7rhOmzYt5GMJhLtjP+UAMpUlEKZo0aIJ+w4fPqzLLrvMjXd/9tln3X9oxhro1ui0/zy7d+/ukhEbUrVgwQLXeLDhLMFGkTVOLDmwy/z589WsWTMdPHjwP+Ox/+yscWT/Kffo0cM1GO2MrZ11tG2LYcOGDe52NtQhuYyO0f7+mmuucWf8rNGWuNFnjcQDBw4knFF/7bXXXAzXX3+9i33//v2uQWyNr1tuuUUnY9KkSe5Moz2GHRtrfNhwqOT3Z8fAGtrWaOrbt69rvNkxmDJlirvtww8/rJ07d7qhRc8//7z7m+SN29SwBpc1Bu+66y73Hpo9e7ZLpux+7bpQWCPIYrPhL9YAs9iDLO5t27YlJLn2+v/555/udbbjYLcfOXKk+zlr1qx0KRS352UNY2tA2vvKkicbqmXH04aiBYeRWSw2/KZJkyYu6TD2nrX3m73ux2PJ0pw5c9yxS2z58uXuYr2Kob4my5Ytc7FYvJ07d1blypXdfksi7Hha49Ma2J9++qnuvvtulyBZYzooLZ9dG6JnPaLWAO/Xr587+x5MaCwBbdCgQZLbW2JcoUIFN1zJHuf11193jeLgMbTPtx0D+7s77rjD7TvjjDNS9br9/fffCcm+Jdj2/rHXLXmCY0MqmzZt6l4DO3Z2nOw1SfxdEfw+scTcYrXaFksa7Tb2mbLPlrnuuuvc+8+GXVkSsWXLFvfesN4l27b3i11nr6l9/owlPCdiJ0QsUbv22mvd8bLk2uokLHG1Y20sSbBjbO/J4HemJefffPNNivdpSaUlSBa/fZcBESUAIFOMGjUqYB+56dOnB7Zu3RpYt25d4N133w0ULVo0kDt37sBff/3lbte+fXt3uz59+iT5+++//97tHzduXJL9U6ZMSbJ/y5YtgZw5cwZatmwZiI+PT7jdQw895G5n9x/0zTffuH320xw+fDhQoUKFwGmnnRbYvn17ksdJfF9du3Z1f5dcRsSYkqlTp7rbffrpp0n2t2jRInD66acnbLdq1SpQvXr1QHq64oorAo0aNUrYHjlyZCB79uzuOQXt2LEjkD9//sA555wT2LdvX5K/T/x87fnbsT7ee2XVqlVJ9id/vcy///57zN8PHjw4EBMTE1izZk3Cvn79+qX4miX322+/udv17ds3yf6bbropkCtXrsDOnTuP+7jvvPOO+9sZM2ac8LnYtsWTnB2LxK/9gAEDAnnz5g0sX748ye3ssxEbGxtYu3at2+7Ro0egQIEC7v0bihUrVrhYXnzxxST7P/nkE7d/2LBhx7x29tlNfDl06FCS+O3v7P2eXErH67LLLkvyfk3LZ9duX6lSJXefif/WHtc+05deeukx74WOHTsmieeaa65x30eJ2fH/r89jkL3Gdr8pXe66664kcQWfa7NmzQJHjhxJ2P/SSy+527/55ptu++DBg4HixYsHatSokeSz9Nlnn7nbPfbYY27bvq9s+5lnnjlhjPZ90Lhx42P2p/TZstvZvrfeeith34EDBwIlS5YMXHfddQn7hg4d6m738ccfJ+yzWKtUqXLMfQadeeaZgebNm//HEQWyHoZCAZnMzs4VK1bMDe2ws9529syG1lgXe2LJz6La2WcbrmDd6HY2MHixs5N2H8GzY9OnT3dnN+3MXOKzxjac5L/Y2T/rYbDbBs8CBqXmDHRmxGjs7KANh7Bx8InPLNrZyRtvvDFhnz0HO3NvZ0DTgw3zseENdkY6yM6S2nN4//33E/ZZHLt373bFqjZMKLH0nvLVznwG2ZlTO95WVGztd3s9Q2VnU63A1IYWJb5f66mxniwbZpT8ca0nyB733HPPddt29js92PvpggsucEPYEr+f7DNkMwxZMXnwdT6ZoSXBYVt2/4nZWXaTvLfCepjss5v48ssvvyS5jfUAWG9jcomPl92PPQ/rjbFeH9tO6+fC4vjjjz9cj5M9r+CxsuNiPTl2rJIPH0tesG7H2v42+PxPlvVu2GthF5sByXpkrHfxvvvuS7hN8Lnac0tc12C9PPYes2GCZu7cua7nwXp3En+WWrZsqSpVqiTczo6v9V7asKPkwy7Twt4DiScrsMewHhx73YKsN8a+v603KshitedyPMH3NBBpGAoFZDKrT7BpZm04hHXD21CJ5AWDdp2NE07MGg3WALGhCimx/3xNcEafSpUqJbneGkHJG1DHG5Zl44pPRmbEGDw+1qC34QY29MnGU9vQKBvakjixsCEL1oCxhoCNzbchJdbwSmla0dSwRMYewxreNj49yMbo23Co4JCWtB7HUNgwDxs+Yw3/5A2qYIM1VDbcyepUbNiRJSk2xMyGtwSHQRkbFmXDWCwBCb6uaX3clN5PNnTN3hcpCT6uNTotsbOhKdbAs9fZhq3YEJbU8DpRjrI6DZO8uNYamcHk5csvv9QzzzxzzH1ZYpESG/Ziw5N++umnY2aAs+NlCXlaPhd2rEz79u2Pext7nMT3Y0PLEgteZ++jYAJ5Mix+S/6CbBiRJUo2FMmGB9owouBzDQ4VS9xwt7qd4PXHu52xxGLmzJnud/sOsCFc999/v/tetSTXEuF27dq5oUkny76Hk58MsONk78sgi9GGiCW/nX3nnOg958e6MkBGI7EAMpk1cq2w80TsP8nkyYadbbQG+/GmNz1e4yszZWaM1ttjZ0Ft/PbVV1/tGpbW0Khdu3bCbapWrerGbVt9iJ1VtLOnVixqDfGTmS43+LyOl5jYWUxrFKXV8RocydcBsG3rHbJGviVR9vyteNRqEqzINvkZ6tSyHpkHH3zQJW6WWNhPa0zZmP8ga7hb4vHAAw+4dQqs0W2PZ435k33c5M/P7seen8WSEkvQjb3n7Iy99SbZ+8EuVltgjUorPD6eYF1T8oTMjqNZvHjxMQltsMFsPWEpSdwzEWSJpvUa2P0+99xzrrfSGtA2bbPV15zs8UoseB+W7NjrkZLkPTCxsbGpSrTSgz1/q7WynhNLLDKC9X7Y7F6WCNt74dFHH3U1GVZ7YicDTkZGHSN7zyVPIIFIQGIBZBF2RszOvlujNqXGS9Bpp52WcAYzcSPX5uv/ryECwcJMa1AlPuOY2oZvZsQYZPPNW4G59SJYkbs1HoIFmYlZQ9t6MexiQy/s7KlNHWqFpMmHKZ2IDRGzhrQtaGhDWJI36mzqUWuAP/LII0mO44nOWh7vOAbPHCefHSf5+hK//vqrKzK2xrM1ooPSOtuMzc5js+DYUCRrnNn9WaISLJS31+irr75yyZklacnPmv8Xe37Jn5u9Nlb8mpgdR+s1ONF7Mchis0alXez1sF4MSzwt/uO9BnbG3t6nwRnZguzsuDX6rIFqZ9ntPZQWVqhtPWvWq5S4lyB5cW96fHatpyE1xyu10uusuk1IkbgXKPhcLfFP/FztfWCvR/A5JL5dcAa9INsXvD7xcbBeC7vYcbQky9aMsGmF0/P5JGYx2MxRyXshEvdqJj8Wttp74qFTQKSgxgLIIuwMsZ3Rtbn1U/qPKthQs/+QbTYVmxko8Vm11CzEZvPP21AOu23yhl/i+wo2tJLfJjNiDLIeHZvtyRptNnuN3X/iYVAm+dSn1vi0GgJ7TBvSZGxYytKlS/9zvHOwt8LOntvjJr7Y87ZkI3gbG4pjw2nsbKnVH5zoOKY0bCjYSAzWEBg7rjbrUkpnUxPfp/2emmlW/4sNe7KhRja7kR2rxMOgUnrcUF4/e36Jn5ux55a8x8KOqw0dsrPPydl7KdhYTf4623vDpkg21qA/HnsPWu+hjeNPzmYssveEjZMPvldO9ox1SsfLXnfrVUksLZ8Lq2Oy42qzyKW0PoIlJyfD3qMpTf8aKvucmmCPoj1X+zy+8MILSZ6rTe9rx8ZqKIy9PtYj9corryR5La1Xymb+Ct7OPsfJP2t2POxzmPjv0uv5JGY1NdZLaIljkMVis9KlxJIQu97PBRaBjEKPBZBFWMPVGnnWWLVhH9Z4tUaInZWzM8vWmLRGrg03svHxdjsbY2zDV6yI1/4jtoLnE7EGmU33aGd97UyfTfFovQLW8LZpHIMNPGvEGJvK1f5TtYaTDU3KjBgTs0TCGmE2dt2GV9jQp8Ts8W18tfWg2Lhra4jYcAxrjATH0dv0rHZ23u4jpbUVgixpsGNiw1hSYmcfrejWCpctQbMhLjZVp02RaXUddpZ+4cKFrgEUHJ5jx9F6XKyo1W5nQ1Xs2Nu0pDZG3HpVbJiTrdthtQzBhnSQDa2xxpMdS2vY2NlqG+6VHsWrVsNiZ/1tjQ57zolXJLbHsW2bz98a3VbXYDUHyc/8H48dFysctsewoU52XOy9lfy1t2FWwaJx6zGx42XFyNZTY9N+2voE9jd2f3ac7Iy2jYm3nh17X9jrlfw9kZytc2A9XVawnLiuwF4z63Gy96i9R+z9bUm3Pb7tt0UE7T2Umpogex8Ge1Ts82ENf2t0WoM5cS9NWj+7Nl2s1ZnY+8c+u/a62PvCekbsuQUb96GwY269kDaEy3qy7BhYTdGJ2Gcg2ENgkxhY75a9L60hbcci+Fzt/W29XjZ8zj4/1gNhQxXtsxAsmLbvD6udsOdj3y82TC843axNIWvrRRjrubPhVpaM2skDG7Zmk2LYbRMv6GjPx77jbEpf68my1yB5T0io7DW17xWLzaabte9M+74I9ogm7yWxHkCbQtze+0DE8XtaKiBaBKfdnDNnzglvZ1M72hSPx2PTm5599tluilqb0rRmzZqBBx98MLBhw4aE29j0jf379w+UKlXK3e6iiy4KLF68+JjpPFOaYtHMnDnTTU9p92+x1KpVK8mUnDatZ7du3QLFihVz05om/ypJzxhPxKavLFu2rHv8gQMHHnP9q6++GrjwwgvdFJpxcXGBM844I/DAAw8kTJma+BikNP1p0Lx589xtHn300ePeZvXq1e429957b8K+SZMmBRo2bOien02H2qBBAzcla9CePXsCt9xyS6BQoULubxNPPbty5cpA06ZNXdwlSpRwU45OmzbtmNfr999/d7fLly9f4JRTTgl07tw5sHDhQnc7e8+FOt1sYjfccIP7G3vtkrPpkW16Uou9YMGC7rb2+iY/lilNN2uvfe/evV28efLkcVOk2tSvKb32u3fvdlPfVqxY0U1Pan9jx/TZZ591U5GaDz/80E1batOS2m3KlSsX6NKlS2Djxo3/+Rw3b97spgseO3Zsitd/++23geuvv969T3PkyOFex3r16rnnmPz+LX6bKjYl9l6wz5FN2Vu+fPnAkCFD3JSqKR2btHx2FyxYELj22msT3vP2d61btw589dVXx7wXbLrcxFJ6rZYuXeo+QxbLf00FndJ0s3ZsbUpd+9zZa5mcTS9r07LasbX3uU1Lm3yqa/Pee+8F6tSp455TkSJFArfeemvCFN3m77//dtNg233Zd5a9J2265/fffz/J/WzatMm9Rva9ZPEFp5493nSzKU1Xbccg+TTRf/75p7tfO072vXj//fcHJkyY4O5z1qxZSW5rcbVp0+a4xxHIymLsH7+TGwAA/NKpUyd3xtsWkQPSiw1hsx4VK/QPTiduPbnWo2m9OscrsgeyMhILAEBUsyl7bYYpG7JzslMRI7rt27fvmLVdbCYqqxuypDXIhmXZ5AKJ170BIgmJBQAAQBpYbYvN+GW9EFZ8bjUmVpdmtRZWrwNEC4q3AQAA0sAmsbDieUskrJfCCshtwoXkM9UBkY4eCwAAAABpxjoWAAAAANKMxAIAAABAdNdY2MwKGzZscIsUJV+ABgAAAEDaWNWELXZpi2TaYpwRm1hYUnG8VXABAAAApI9169apTJkykZtYWE9F8IkWKFDA73AAAACAiLJr1y53Ij/Y7o7YxCI4/MmSChILAAAAIGOkpuyA4m0AAAAAaUZiAQAAACDNSCwAAAAApBmJBQAAAIA0I7EAAAAAkGYkFgAAAADSjMQCAAAAQJqRWAAAAABIMxILAAAAAGlGYgEAAAAgzUgsAAAAAKQZiQUAAACANCOxAAAAAJBmJBYAAAAA0ozEAgAAAECakVgAAAAAyNqJxZEjR/Too4+qQoUKyp07t8444wwNGDBAgUDAz7AAAAAAhCi7fDRkyBCNGDFCY8aMUfXq1TV37lzddtttKliwoLp37+5naAAAAACySmLx448/qlWrVmrZsqXbLl++vN555x3Nnj3bz7AAAAAAZKWhUA0bNtRXX32l5cuXu+2FCxdq5syZat68eYq3P3DggHbt2pXkAgAAAESchQuluXOVlfjaY9GnTx+XHFSpUkWxsbGu5uLJJ5/UrbfemuLtBw8erP79+2d6nAAAAECm+f57qUkTqVw56ZdfpHz5lBX42mPx/vvva9y4cRo/frzmz5/vai2effZZ9zMlffv21c6dOxMu69aty/SYAQAAgAx17rlSzZpSjRrSwYPKKmICPk7BVLZsWddr0bVr14R9AwcO1Ntvv62lS5f+599bb4cVeluSUaBAgQyOFgAAAMgAgYD03nvStddKOXN6+3bskAoWlGJifA0tlPa2rz0W//77r7JlSxqCDYmKj4/3LSYAAAAg02zcKNlERjffLA0YcHR/oUK+JxVZqsbiyiuvdDUV5cqVc9PNLliwQM8995w6duzoZ1gAAABAxvvgA+nOO6Vt26S4OKlYMWVlvg6F2r17t1sgb+LEidqyZYtKly6tm2++WY899phyBruBToChUAAAAMhytm+X7rlHGj/e265bVxo7VqpWTeEmlPa2r4lFWpFYAAAAIEv56Sfphhuk9eutBkB66CHpkUeO1lZk4fa2r0OhAAAAgKhSrJjXY1GpktdLcc45ihQkFgAAAEBG+usvqUwZ7/eKFaUpU6Szz5by5FEk8XVWKAAAACBiHTokPfqodPrp0nffHd1/wQURl1QYEgsAAAAgvf3+u7fQ3cCBXoLx2WeKdCQWAAAAQHqJj5eef96b6Wn+fKlIEW/xu2eeUaSjxgIAAABID2vWSB06SN9+6203by69/rpUurSiAT0WAAAAQHr47jsvqbD6iVdekT7/PGqSCkOPBQAAAHCybEm4mBjv97ZtpZUrvZ82+1OUoccCAAAAOBmffOJNG7ttm7dtCUb//lGZVBgSCwAAACAUu3ZJHTtKV18tLVggDRnid0RhgaFQAAAAQCh1FO3be4Xa1kPxwAPSE0/4HVVYILEAAAAA/sv+/dLDD3tTyVpdRYUK0pgx3mJ3cBgKBQAAAPyXxx+XnnvOSyo6d5YWLiSpSIbEAgAAAPgvvXtL9epJn34qjRwp5c/vd0Rhh8QCAAAASG75cumRR7weClO4sDR7tnTFFX5HFraosQAAAACCLJH4v//zirL37fOmjrXVtE1wvQqkiMQCAAAAMOvXS7fdJk2b5m03aeJdkCoMhQIAAADeeUeqUcNLKnLlkoYPl778Uipb1u/Isgx6LAAAABDdevWShg71frcC7bFjpSpV/I4qy6HHAgAAANGtVSspZ05vStkffySpOEn0WAAAACC67NkjzZ0rXXSRt23rUaxaJZUu7XdkWRo9FgAAAIge1iNx1llSixbSH38c3U9SkWYkFgAAAIh8Bw9KDz3k9U6sXCmdcor0zz9+RxVRGAoFAACAyPbrr1LbttLChd52u3berE+FCvkdWUShxwIAAACR6/nnvZmeLKmwXooJE6QxY0gqMgA9FgAAAIhcO3Z4w6CuuEJ67TWpZEm/I4pYJBYAAACIHIGAtH27VKSIt/3II1LNmtJ110kxMX5HF9EYCgUAAIDIsGmTdNVVUpMmXi+FyZFDuv56kopMQGIBAACArO+jj6QaNaTPPpN+/136+We/I4o6JBYAAADIunbu9GZ5sqFONn1s7drSvHnetLLIVCQWAAAAyJq++sqrnxg7VsqWzVunYvZsr+cCmY7ibQAAAGTNIu3HH5fWrZPOOEN66y2pYUO/o4pq9FgAAAAg67Fi7NGjpW7dpF9+IakIA/RYAAAAIPwdOiQNGiTt3Ss9/bS3z3oqXnjB78jwPyQWAAAACG9Ll0pt20pz53rb9rvVViCsMBQKAAAA4Sk+3uuRqFPHSyoKFZLGjaM4O0zRYwEAAIDwY0XZt93mzfxkLr1UevNNqUwZvyPDcZBYAAAAIPzqKWwdijVrpNy5pWefle66i9WzwxxDoQAAABBecuSQBgyQzjnHm/Hp7rtJKrIAEgsAAAD477PPpOnTj263aSP98IN05pl+RoUQkFgAAADAP7t3S507S1deKbVrJ/3zj7ffeihiY/2ODiGgxgIAAAD++P57qX17adUqL5G4+WYpb16/o8JJoscCAAAAmevAAal3b6lxYy+pOO006euvpaFDpVy5/I4OJ4keCwAAAGSeXbuk88+Xfv3V27YpZYcNkwoU8DsypBGJBQAAADKPJRC1a0ubNkmvvSa1auV3REgnJBYAAADIWCtXSvnySSVKeNsvvigdPCgVL+53ZEhH1FgAAAAgYwQC0siRXg+Fzfxk26ZQIZKKCESPBQAAANLfxo1Sp07S5MlHayv27JHy5/c7MmQQeiwAAACQvj74QKpRw0sq4uK82Z5s1ieSiohGjwUAAADSx86d0t13S+PHe9t16khjx0rVq/sdGTIBPRYAAABIH9myST/95P185BFp1iySiihCjwUAAABO3r593nAnSyZsqFOwt+Lcc/2ODJmMHgsAAACcnNmzpbPOkkaMOLrPEgqSiqhEYgEAAIDQHDokPfaY1LChtHy5NHy4tw9RzdfEonz58oqJiTnm0rVrVz/DAgAAwPH8/rvXIzFggHTkiHTLLdLPP0s5cvgdGaK5xmLOnDk6Ym/I/1m8eLEuvfRS3XDDDX6GBQAAgOTi472eib59pQMHpCJFvCFQrVv7HRnChK+JRbFixZJsP/XUUzrjjDPUuHFj32ICAABACpYskR54wOulaN5cev11qXRpv6NCGAmbWaEOHjyot99+W/fdd58bDgUAAIAwYtPGPvmkVKiQdMcdEu01hGti8fHHH2vHjh3q0KHDcW9z4MABdwnaZUvDAwAAIP1t2SJ16yY9+qi3irbp3dvvqBDGwmZWqDfeeEPNmzdX6RN0qQ0ePFgFCxZMuJQtWzZTYwQAAIgKkyZJNWtK778vdeokBQJ+R4QsICwSizVr1mj69Om6/fbbT3i7vn37aufOnQmXdevWZVqMAAAAEc9Gg1gi0aqV12NhPRWvvsqwJ2SdoVCjRo1S8eLF1bJlyxPeLi4uzl0AAACQzr77Tmrf3s74eolEr17elLK0vZBVEov4+HiXWLRv317Zs/seDgAAQPT5+mupaVNvyFOFCtKYMdIFF/gdFbIY31vyNgRq7dq16tixo9+hAAAARCeb6t9W0a5aVXruOSl/fr8jQhbke2LRrFkzBSgIAgAAyDyHD3u1E3ZiN3duKTbWzvZKuXL5HRmysLAo3gYAAEAm+eMPb5jTPfdIDz98dD9JBdKIxAIAACAa2AiR//s/6ayzpFmzpIIFpbp1/Y4KEcT3oVAAAADIYOvXe9PITp3qbV9yiTR6tMSaYEhH9FgAAABE+oxPttidJRU23Gn4cGnaNJIKpDt6LAAAACJZpUo2v79Ur5701lvezE9ABiCxAAAAiDS//y5Vq+b9bj0TtvidbefI4XdkiGAMhQIAAIgUe/ZId90lVa8uTZ58dH/t2iQVyHAkFgAAAJHgp5+8GZ9eecXbnjvX74gQZUgsAAAAsrKDB731KM4/X1q5UipTxlvs7tFH/Y4MUYYaCwAAgKxq8WKpTRtp4UJvu21b6YUXpEKF0uXu4wMB/bZli7bv36/CuXKpevHiyhYTky73jchDYgEAAJBVLV3qJRVFi0qvvipdd1263fWP69bppdmztWTrVh04ckRxsbGqWqyY7mnQQA2ZqhYpYCgUAABAVnLo0NHfr79eGjbM67lI56Si15dfav7GjSqUO7fKFyrkfi7YuNHtt+uB5EgsAAAAsoJAQHrjDalyZWnTpqP7e/SQSpZMt4ex4U/WU7Ft3z6dUbiw296xf7/7eXrhwtq+b59enj3bbQOJMRQKAAAg3G3eLHXuLH36qbf90kvSwIEZ8lBWU2HDn/LkyKFfNm/WnoMHFR8fr2zZsilfzpwqkTevft+61d2uZokSGRIDsiYSCwAAgHD20UdSly7S339LOXNKTz4p3Xtvhj2cFWrbZef+/ToUH6+47NkVGxurI4GA2/fvwYMqmCuXuw2QGIkFAABAONq5U+reXXrrraOL3I0dK9WsmaEPWzAuziUQVrBtPRQx/5sFKntMjGJz5HA9GHa93Q5IjBoLAACAcDR4sJdUZMsm9e0r/fxzhicVCf6XTASTiqO7U94PGHosAAAAwtEjj0gLFkiPPSY1apRpD7vzwAGv1yIQ0N6DB5Ure3a3doUVa+8/fNhNO1vArj9wINNiQtZAjwUAAEA4mDtXuvtuKT7e286XT5o6NVOTCmML4dmlQuHCrpbi0JEj2nfokPtZ8H/7g7cBEqPHAgAAwO91KQYNkgYMkI4c8WoprFjbJ7a6ti2EZ2tWnFWihPb8L6nIERurfDly6M/t21W3VCl3OyAxeiwAAAD8XDnbeiQef9xLKlq39ha985ENe7LVtQvnzu2SCNsulCuX+2nbtr9rgwZuG0iMxAIAACCz2XCnF1+U6tSR5syRChWSxo+X3ntPKlrU7+jUsGxZPdusmeqUKqUd+/Zp9Y4d7qf1VNh+ux5IjqFQAAAAma1rV+mVV7zfmzWT3nxTOvVUhRNLHs4tU8YthGdrVlhNhQ1/oqcCx0NiAQAAkNk6dfJ6KGxK2bvuSpjeNdxYEsHq2kgtEgsAAICMZqtm//ijdNVV3na9etLatVLBgn5HBqQbaiwAAAAy0uefSzVqSDfcIC1adHQ/SQUiDIkFAABARti9W7rjDumKK6TNm6WKFf2OCMhQJBYAAADpbeZMbz2K117z6ifuu0+aN0+qVcvvyIAMQ2IBAACQnh57TLrwQmnVKqlcOenrr6WhQyVWqkaEI7EAAABIT/nySYGA1KGD9Ouv0kUX+R0RkCmYFQoAACAtbMXsTZuOrkNx//1S/frSxRf7HRmQqeixAAAAOFkrV3rDnpo2lfbt8/bFxpJUICqRWAAAAITKhjqNHOkVaNv6FOvXSwsX+h0V4CsSCwAAgFBs3Ci1bCl16SLt3evVUFgtxbnn+h0Z4CsSCwAAgNT64ANvsbvJk6W4OOm556SvvpJOO83vyADfUbwNAAAQyvCnbdukunWlsWOlatX8jgoIGyQWAAAAJxIfL2XL5i109+ab0qhRUp8+Us6cfkeGCHY4Pl6fLF2qDbt3q3T+/GpVpYqy2/swjJFYAAAApOTff6UHH5QOH5ZeecXbV7astwAekIFenTtXg2bO1Ja9exUfH69s2bKpeN68euj889WlXj2FKxILAACA5H7+WWrXTlq+3Nvu1k2qXt3vqBAlSUWvadN08PBh5cmRQ9lz5HC9F5t273b7TbgmF+HdnwIAAJCZDh2SHn1UatjQSyps0bupU0kqkCkOx8e7ngpLKgrmyqWc2bO73gr7adu2f/DMme524YjEAgAAwPz+uzdl7MCBXl3FLbd408g2a+Z3ZIgSnyxd6oY/WU9FjNX0JGLbtn/z3r3uduGIoVAAAAAHD0qXXSb99ZdUpIg0YoTUurXfUSHKbNi929VU2PCnlFjxdvyhQ+524YgeCwAAAJvhafhwqXlzr5eCpAI+KJ0/vxv6dLyhTrbfrrfbhSMSCwAAEJ1rUowZI3388dF9114rff65VLq0n5EhirWqUsXN/vTvoUMK2Hs0Edu2/SXy5nW3C0ckFgAAILps2eIlER06SLff7m0HJRvXDmSm7NmyuSllrVh75/79rljbhkbZT9u2/X3PPz9s17OgxgIAAESPSZOkzp29ZMLGsffqJRUt6ndUQILgVLIJ61gcOuSGP5XKn98lFeE61ayJCSTvZ0kFy5xWrFihLVu2uN8Tu/DCC5VZdu3apYIFC2rnzp0qUKBApj0uAADIYnbtku6911s529SsKY0dK9Wu7XdkQFivvB1KezvkHotZs2bplltu0Zo1a44Z+2XTYB05ciT0iAEAADLKzp3SWWdJq1d7Q50eeEB64gkpLs7vyIDjsiTiumrVlJWEnFjceeedqlevnj7//HOVKlXqmDl2AQAAwkrBgt5Usl9+6RVsX3CB3xEBESnkoVB58+bVwoULVbFiRfmNoVAAACBF8+dLxYpJZct623v3eovehek0nUC4CqW9HfJArXPOOcfVVwAAAISdw4e9lbPPOUe67TYvmTB585JUAOEwFGrRokUJv3fr1k3333+/Nm3apJo1aypHspUBa9Wqlf5RAgAA/Jfly6V27aSffz46BGrfPi+pABAeQ6FsiiurpTjeTYPXZXbxNkOhAACAW+xuxAhv6lhLJCyheOkl6dZbWZcCCLdZoVatWpXWmAAAANLf3397CYQVZpsmTaRRo47WVgDINKlKLE477bSE32fMmKGGDRsqe/akf3r48GH9+OOPSW4LAACQoWyY07p1Uq5c0pAh0j332FALv6MColLIn7yLL75Y27ZtO2a/dY/YdaFav3692rRpo6JFiyp37tyubmPu3Lkh3w8AAIgS27dLwaHXuXNL774rLVggde9OUgH4KORPX7CWIrl//vnHTUUbiu3bt6tRo0auAHzy5Mn6/fffNXToUBUuXDjUsAAAQDSYMkWqXl0aOvToPps4pkoVP6MCEMoCeddee637aUlFhw4dFJdotUor2LaZo2yIVCiGDBmismXLapSNhfyfChUqhHQfAAAgCuzZ462Y/cor3va4cdJ990nJhmYDyAI9FlYNbhfrscifP3/Ctl1KliypO+64Q2+//XZIDz5p0iS3ivcNN9yg4sWLq06dOnrttdeOe/sDBw64yvTEFwAAEOF++kk666yjSYUNeZo1i6QCCDOp/kQGexXKly+vXr16hTzsKSV//vmnRowYofvuu08PPfSQ5syZo+7duytnzpxq3779MbcfPHiw+vfvn+bHBQAAWcDBg5L9v//UU95Cd2XKSKNHezM/Acia61ikZMuWLVq2bJn7vXLlyq7HIVSWQFiPhc0mFWSJhSUYP9nZiRR6LOwSZD0WNpSKdSwAAIhAS5Z4PRWWYLRtK73wglSokN9RAVFlV3qvY5HY7t27dffdd+vdd99NWAwvNjZWN954o15++WX3wKlVqlQpVatWLcm+qlWrasKECSne3uo6Etd2AACACFa1qjR8uFSsmHTddX5HAyC9Z4W6/fbb9fPPP+uzzz7Tjh073MV+tyliu3TpEtJ92YxQwV6PoOXLl7MWBgAA0cgW5LVhTnPmHN13550kFUCkDoWy2oqpU6fq/PPPT7L/+++/1+WXX669e/em+r5syJPNJGV1E61bt9bs2bPVuXNnjRw5UrfaKprp2DUDAADClDVF3nxT6tnTm/2pXj1p9mybitLvyICotyuE9nbIPRa2kF1Kw51sX6jrT9SvX18TJ07UO++8oxo1amjAgAEaNmxYqpIKAAAQATZvllq1siERXlJhJy7fe4+kAoiGHgvrTfjggw80duxYN82s2bRpk5vFyda6CHU4VFrQYwEAQBb20UeStRv+/ttmdJEGDvTWpoiN9TsyACfR3g45sbC1JlasWOFmZypXrpzbt3btWldUXalSpSS3nT9/vjISiQUAAFnUtGlSs2be77VrS2PHSjVr+h0VgMycFerqq68O9U8AAACSsiLtyy+3M5ZSv3429aPfEQHwax2LcECPBQAAWcS+fdIzz0j33ivlz+/ts2nrGfYERG/xtrEpZl9//XX17dtX27ZtSxj2tH79+pOLGAAARK65c6W6db2eifvvP7qfpAKIKCEPhVq0aJGaNm3qMpfVq1e76WGLFCmijz76yNVavPXWWxkTKQAAyFoOHZIGDZIGDPB6J2zSl2uu8TsqABkk5B6L++67Tx06dNAff/yhXLlyJexv0aKFZsyYkd7xAQCArGjpUlsJV3r8cS+puOEGafFiqXlzvyMDEC49Frao3auvvnrM/lNPPdVNOwsAAKLc559L118v7d8vFSokvfyydPPNrE0BRLiQEwubVtaKOJJbvny5ihUrll5xAQCArMpWzs6XT7rgAm9F7TJl/I4IQDgOhbrqqqv0xBNP6JCNm7RppWJiXG1F7969dd1112VEjAAAIJzZBJMzZx7dLlFCmjVLmjKFpAKIIiEnFkOHDtWePXtUvHhx7du3T40bN1bFihWVP39+PfnkkxkTJQAACE+2anbr1l7vxIcfHt1/xhlStpOafBJAtAyFstmgpk2bppkzZ7oZoizJqFu3rpspCgAARFktRadO0ubNUvbsEtPOA1GNBfIAAEBodu/21qN47TVvu2pVaexY6eyz/Y4MgI/t7ZB6LOLj4zV69Gi3ZoWtYWH1FRUqVND111+vtm3bum0AABDBfvxRatNGWrXKm+XJVtIeOFDKndvvyAD4LNWDH61jwwq3b7/9drfCds2aNVW9enWtWbPGrWtxDQveAAAQ+WxmSEsqypWTvv7aii9JKgCE1mNhPRW2AN5XX32liy++OMl1X3/9ta6++mq36na7du1Se5cAACAr2LtXypvX+/3yy6W33rJpIq3w0u/IAGTFHot33nlHDz300DFJhbnkkkvUp08fjRs3Lr3jAwAAfrEVs4cMkSpUkNatO7q/bVuSCgAnn1jYDFCX21mK42jevLkWLlyY2rsDAADhbOVKqXFjqU8faetWadQovyMCECmJxbZt21TCFrw5Drtu+/bt6RUXAADwg00WOXKkVLu29MMPUv783urZjz7qd2QAIqXG4siRI8puc1QfR2xsrA4fPpxecQEAgMy2caN0++3SF19429ZjMXq0VL6835EBiKTEwmaFstmf4uLiUrz+wIED6RkXAADIbC++6CUV9n/9oEFSz56sng0g/ROL9u3b/+dtmBEKAIAszIY7rV4tPfywVL2639EAyGJYeRsAgGg1bZr0xhuSzeoYG+t3NACyeHub/k0AAKLNv/9K3bpJzZpJ770nvfqq3xEBiKahUAAAIALMnu2tQ7F8ubfdtauNd/Y7KgARgB4LAACiwaFDUr9+UsOGXlJx6qnS1KnSSy8dXVUbANKAHgsAAKLBHXd4U8eaW27xEorChf2OCkAEoccCAIBocP/9UqlSXk2FFWuTVAAIhx6LZcuW6cUXX9SSJUvcdtWqVdWtWzdVrlw5veMDAAAnY80aacYMr57C1KghrVrlrVEBAOHQYzFhwgTVqFFD8+bNU+3atd1l/vz5bp9dBwAAfGSzyI8ZI9WqJd12m1esHURSASCceiwefPBB9e3bV0888USS/f369XPXXXfddekZHwAASK2tW6UuXaSJE73t886TihTxOyoAUSLkHouNGzemuMJ2mzZt3HUAAMAHkyZ5w50sqciRQxo0SPr+e6liRb8jAxAlQk4sLrroIn1vX1TJzJw5UxdccEF6xQUAAFLLFrtr1UrassVLLmz4U9++rKYNIPyGQk2ysyD/c9VVV6l3796uxuLcc891+2bNmqUPPvhA/fv3z7hIAQBAyqpUkWJipF69JBuqnCuX3xEBiEIxgYBVeZ1Ytmyp69iIiYnRkSNHlFl27dqlggULaufOnSpQoECmPS4AAL7av19at06qVMnbtv/KFy6UzjrL78gARJhQ2tup6rGIj49Pr9gAAEBaLFjgTSH7779eMpE/v9dbQVIBwGcskAcAQFZw+LBXkH3OOdJvv3mJxR9/+B0VAKRtgbw5c+bom2++0ZYtW47pzXjuuedO5i4BAMDxWAJhMzLOmuVtX3ut9MorUrFifkcGACefWAwaNEiPPPKIW2W7RIkSrq4iKPHvAAAgjax2whIIK8q2HoqCBaWXXpJuvdUb/gQAWTmxGD58uN5880116NAhYyICAABHTZniJRWXXCKNHi2VLet3RACQPomFzRDVqFGjUP8MAACk1sGDUs6cXq/EyJHSZZdJd95p/wn7HRkAHFfI31D33nuvXn755VD/DAAA/Jdt26SbbpI6djy6r0QJ6e67SSoARMY6FolZsXbLli21fPlyVatWTTly5Ehy/UcffaTMwjoWAICIGvJkCcXGjd6K2b/+KlWt6ndUAKLcrhDa2yGf/ujevbubEerMM89U0aJF3QMlvgAAgBDs3SvddZfUvLmXVFSuLP30E0kFgMivsRgzZowmTJjgei0AAEAaWAJhi92tXOltd+8uPfWUlDu335EBQMYnFkWKFNEZZ5wR+iMBAICkBdo33iitWyeVKePN+NSkid9RAcBJC3ko1OOPP65+/frpX5v6DgAAnByb9clmfGrTxqunIKkAEG3F23Xq1NHKlStlf1a+fPljirfnz5+vzELxNgAgyzhyRHr+ealUKW+BOwDIAkJpb4c8FOrqq69OS2wAAESfVaskW1h2xgzJ/mO23omSJf2OCgDSVciJhQ2DAgAAqWCDAkaNknr0kPbskfLlk557zlubAgCiPbEImjdvnpYsWeJ+r169uhsiBQAA/mfzZqlzZ+nTT73t88+3qRWl00/3OzIACI/EYsuWLbrpppv07bffqlChQm7fjh07dPHFF+vdd99VsWLFMiJOAACyjh07pFq17D9Nr0h74EDpvvu8he8AIEKFPCtUt27dtHv3bv3222/atm2buyxevNgVdtjieQAARD078WazPVlyMWeO9MADJBUAIl7Is0JZVfj06dNVv379JPtnz56tZs2aud6LzMKsUACAsPH111K5clLFit72gQPez7g4X8MCgMxqb4fcYxEfH3/MFLPG9tl1AABElX37pJ49vZme2rf3ppUNJhQkFQCiSMiJxSWXXKIePXpow4YNCfvWr1+ve++9V01CXNzHFtuLiYlJcqlSpUqoIQEAkOHiAwH9unmzZqxZ437atubOlerWlYYP925Us6a3ojYARKGQi7dfeuklXXXVVW5xvLJly7p969atU40aNfT222+HHIDNKGVDqxICyn7SE1UBAJAhfly3Ti/Nnq0lW7fqwJEjyiup94wZum7CBMVYD4UtevfGG1Lz5n6HCgC+CbkVb8mEra5tycDSpUvdvqpVq6pp06YnF0D27CrJIkEAgDBOKnp9+aW27dunUvnzq/Tu3XrkuedU1Ra9k/T3FVfolNGjpaJF/Q4VAHx1Ut0DNmTp0ksvdZe0+uOPP1S6dGnlypVL5513ngYPHqxyVvwGAIDPbLiT9VRYUlGxSBH3/9+/BQsqZyCgPXnyqN8NN2jTFVdobJEioY8tBoAIk+rvwa+//lrVqlVzleHJWZW4DWn6/vvvQ3rwc845R6NHj9aUKVM0YsQIrVq1ShdccIGbzjYlBw4ccI+f+AIAQEb5bcsWN/yp5uHDyv6/ouzD2bNrSLduumfIEM2/+GL9/vff7nYAEO1SnVgMGzZMnTt3TnGaKZuCqkuXLnruuedCevDmzZvrhhtuUK1atXTZZZfpiy++cNPVvv/++yne3noz7LGCl2CNBwAAGWH7vn1q9tNPGvXww7rx448T9m8sVUr/FC2q3Nmzu5qL7fv3+xonAGSpxGLhwoW6/PLLj3u9rWExb968NAVjK3mfeeaZWrFiRYrX9+3b1/WOBC9WNA4AQIb4+2/V7tZNQ956S/n+/Ve1Fy9WtuBUsv+z7/BhxcXGqnCuXL6FCQBZrsZi8+bNKa5fkXBH2bNr69ataQpmz549Wrlypdq2bZvi9XFxce4CAECG+vxzqVMnFdy8WYdjY/VS8+b6unVrBRKtnm3ry27avVt1S5VS9eLFfQ0XALJUj8Wpp56qxYsXH/f6RYsWqZRNtxeCXr166bvvvtPq1av1448/6pprrlFsbKxuvvnmkO4HAIB0sWePdMcd0hVX2Bk1qVo1/TZpkt6/+mr9sXOn9hw8qCPx8e7nym3bVDh3bnVt0EDZYmL8jhwAsk5i0aJFCz366KPan8I40n379qlfv366wr6IQ/DXX3+5JKJy5cpq3bq1ihYtqlmzZqlYsWIh3Q8AAOli0yZp3Dib/lC67z5p3jzVbtFCzzZrpjqlSmnHvn1avWOH+2k9Fba/IfV+AODEBKwvN5VDoerWret6FO655x6XDBhby+Lll1/WkSNH3PoWJUqUUGaxWaGsiNvqLVIqKgcA4D/Fx0vZEp1nGz9eKl1auuiipDcLBNzsT1aobTUVNvyJngoAkW5XCO3tVCcWZs2aNbrrrrs0depUN7bU3UFMjJvRyZKLChUqKDORWAAA0mThQql9e+mFF6QLL/Q7GgCInsQiaPv27W7mJvvTSpUqqXDhwvIDiQUA4KTY7E7PPCM99ph06JDUoIE0a5Y3BAoAcFLt7ZNaedsSifr165/MnwIA4K+VK71eih9+8LZbtZJGjiSpAIDMKt4GACBLsw56SyBq1/aSivz5pVGjpIkTJaaLBYA0O6keCwAAspwvv5S6dPF+t8Ls0aOl007zOyoAiBgkFgCA6NCsmXTTTV49RY8eSWeCAgCkGd+qAIDItH271K2b99NYDYVNJXvvvSQVAOBXj8WkSZNSfYdXXXVVWuIBACDtpk2TbrtNWr/eSyzeftvbT4E2APibWFx99dVJtm3tisSz1Np2kC2UBwCAL/79V+rdW3rpJW+7UiXpnnv8jgoAokKq+oLj4+MTLl9++aXOOussTZ48WTt27HCXL774wq3KPWXKlIyPGACAlPz8s1SnztGk4u67pQULpHPP9TsyAIgKIRdv9+zZU6+88orOP//8hH228naePHl0xx13aMmSJekdIwAAJzZhgnTjjd7Cd6VLS2++af85+R0VAESVkBOLlStXqlChQsfstxX5Vq9enV5xAQCQehdfLJUo4U0jaz0WhQv7HREARJ2Qp8WwFbfvu+8+bd68OWGf/f7AAw+ogU3hBwBARouPlz7+2Fv0zhQp4g17GjeOpAIAskpi8eabb2rjxo0qV66cKlas6C72+/r16/XGG29kTJQAAAStWSM1aSJdc4301ltH97N6NgBkraFQlkgsWrRI06ZN09KlS92+qlWrqmnTpklmhwIAIF1Z74QlEt27S7t2SXnyeD0XAICwEBNIPG9siPbv36+4uDjfEopdu3a52o6dO3eqQIECvsQAAMgEW7ZIXbp4w5/Meed5SUbFin5HBgARbVcI7e2Qh0LZlLMDBgzQqaeeqnz58mnVqlVu/6OPPspQKABA+vvyS6lmTS+pyJFDGjRI+v57kgoACDMhJxYDBw7U6NGj9fTTTytnzpwJ+2vUqKHXX389veMDAES7uDhp61b7j0aaPVvq21eKjfU7KgBAWhOLt956SyNHjtStt96q2ERf7LVr106ouQAAIE0skQhq3Fj69FNp7lzprLP8jAoAkJ6Jhc3+ZAXcKQ2ROnToUKh3BwDAUfv3S716SaefLv3xx9H9LVt6PRcAgMhJLKpVq6bvbWxrMh9++KHq1KmTXnEBAKKNrUNRr540dKi0Z4/0ySd+RwQAyMjpZh977DG1b9/e9VxYL8VHH32kZcuWuSFSn332Wah3BwCIdocPS0OGSI8/7v1u61FYzd6VV/odGQAgI3ssWrVqpU8//VTTp09X3rx5XaKxZMkSt+/SSy8N9e4AANHMhjtdcIH0yCNeUnHttdLixSQVABANPRbmggsucAvkAQCQJuPGSbNmSTY3+ksvSW3aSCy2CgDR0WNx+umn659//jlm/44dO9x1AACcUOJ1WR9+WLrnHunXX6W2bUkqACCaEovVq1fryJEjx+w/cOCAq7sAAOC43ntPatZMOnjQ27YF7158USpXzu/IAACZNRRq0qRJCb9PnTrVLe0dZInGV199pfLly6c1HgBAJNq2TeraVXr3XW/7tde8bQBA9CUWV199tfsZExPjZoVKLEeOHC6pGGpTBAIAkNiUKVLHjtLGjd6K2VaofccdfkcFAPArsbCpZU2FChU0Z84cnXLKKekdCwAgkuzd6y1298or3nblytLYsVL9+n5HBgAIh1mhVq1alRFxAAAijfVKjB/v/d69uzR4sJQnj99RAQDCpXi7e/fueuGFF47Z/9JLL6lnz57pFRcAIKuzBe+qVJGmT5eGDyepAIAIF3JiMWHCBDVq1OiY/Q0bNtSHH36YXnEBALIaW9jOZngKqlRJ+u03qUkTP6MCAIRrYmFrWCSeESqoQIEC+vvvv9MrLgBAVmFTkD/7rHT22VKPHtJ33x29LlvI/80AALKokL/xK1asqCk2w0cykydPZoE8AIg2Vnd3ySXSAw94a1O0aOEVaQMAok7Ixdv33Xef7rnnHm3dulWX2H8mklvDwqaaHTZsWEbECAAIx9Wz33xTstq6PXukfPmk55+XOnVi9WwAiFIhJxYdO3Z0q2w/+eSTGjBggNtna1iMGDFC7dq1y4gYAQDhxr7v337b+/3886UxYyR6rQEgqsUEAnba6eRYr0Xu3LmVz85U+WDXrl2u3mPnzp2uxgMAkEkskbDpZO0E0/33ewvfAQAiTijt7ZOqqjt8+LCmT5+ujz76SMG8ZMOGDdpj3eEAgMizc6f0yy9JeyyWLJEefJCkAgBwckOh1qxZo8svv1xr1651Q6IuvfRS5c+fX0OGDHHbrwRXWAUARIavv5Y6dPBmf/r1V6lIEa+OgqFPAIC09Fj06NFD9erV0/bt290wqKBrrrnGFXEDACLEvn3Svfd661CsWyflyiVt3Oh3VACASOmx+P777/Xjjz8qZ86cSfZbAff69evTMzYAgF/mzZPatvWGO5kuXby1KnyqqQMARGCPRXx8vI5Yd3gyf/31lxsSBQDIwqxu7oknpHPP9ZKKkiWlzz+XbJgrSQUAID0Ti2bNmiVZryImJsYVbffr108tbGEkAEDWZbUTS5faLB3SDTdIixd7i94BAJDe081az8Rll13mZoP6448/XL2F/TzllFM0Y8YMFS9eXJmF6WYBIB3Ex0v//nu0R2L7dunLL6XWrVnsDgCi3K4Q2tsntY6FTTf77rvvatGiRa63om7durr11luTFHNnBhILAEgjK8ru2FHKm1eaOJFEAgBw0u3tkIu33R9lz642bdqczJ8CAMKBnVMaP17q2tVbo8JODC1fLlWu7HdkAIAs6qQSi2XLlunFF1/Ukv/NFlK1alXdc889qlKlSnrHBwBIb3//Ld11l/Thh952gwbS2LHSmWf6HRkAIJqKtydMmKAaNWpo3rx5ql27trvMnz9fNWvWdNcBAMKYzfBUs6aXVGTPLg0YIP3wA0kFACDNQq6xOOOMM1w9xRM2HWEiNivU22+/rZUrVyqzUGMBACE4cECynuXVq62r2eulOPtsv6MCAISxUNrbIfdYbNy4Ue3atTtmv9Vc2HUAgDAVFyeNGeOtpm0L4JFUAADSUciJxUUXXeRW305u5syZuuCCC9IrLgBAevRQ9OnjLW4XdOGF0nPPecXaAAD4Wbx91VVXqXfv3q7G4lxbmVXSrFmz9MEHH6h///6aNGlSktsCAHywaJHUtq33M08e6ZprpBIl/I4KABDBQq6xyJYtdZ0ctiL3kSNHlJGosQCAZOx799lnpUcflQ4dkooVk0aOlK6+2u/IAABZUIauYxFvK7QCAMKPTZ7Rvr03y5OxXuPXXpOKF/c7MgBAFDipdSyO599//1Ue63IHAGSIw/Hx+mTpUm3YvVul8+dXqypVlN16krdv94qxbbG7/Pml4cOlDh1YSRsAEL7F202aNNH69euP2f/zzz/rrLPOOulAnnrqKTd8qmfPnid9HwAQyV6dO1dnvPCC2kycqF5fful+2rbtV+HCUvfuUuPGXl3FbbeRVAAAwjuxyJUrl2rVqqX33nsvYWjU448/7maEatGixUkFMWfOHL366qvufgEAx7Lkode0adq0e7eyx8Qod44cuu6331R45Uq33yUXjz0mff21VL683+ECAKJQyEOhPv/8c7388svq2LGjPvnkE61evVpr1qzRZ599pmbNmoUcwJ49e9yCe6+99poGDhwY8t8DQDQMfxo0c6b2Hz7szgbl2r1bw774QrcuWqQFpUqpUefOGjxzpjrVresNiwIAIKvUWHTt2lV//fWXhgwZouzZs+vbb79Vw4YNdbL31bJlSzVt2vQ/E4sDBw64S+IqdQCIdFZTsWnPHgXi49X4zz/15scfq8yuXToSE6PPK1VSfCCgjXv2uNtdV62a3+ECAKJUyInF9u3bdfvtt+urr75yw5e+++4711Px9NNP6+677w7pvt59913Nnz/fDYVKjcGDB7u1MgAgmvy1a5dy7NunZ6dPV7fZs92+5UWKqN0112hO2bKyOcNjjhxxtwMAIMskFjVq1FCFChW0YMEC97Nz586u3sKSChsmZZfUWLdunXr06KFp06a5uo3U6Nu3r+67774kPRZly5YN9SkAQJaSe/NmzX31VVX55x+3/XL9+up96aX6N2dOl1QY+3kktGWJAABIVyEPxr3zzjs1Y8YMl1QE3XjjjVq4cKEOHjyY6vuxlbu3bNmiujYmOHt2d7HejxdeeMH9ntLienFxcW5hjsQXAIh0p1erpn/y5NH6/PnVrE0bdWvZ0iUVidn8T7VYWRsAkJV6LB611VxTUKZMGdf7EMq0tb/++muSfbfddpuqVKmi3r17KzY2NtTQACByLF3qze6UK5d2HjqkzjfcoJ3Zs2v7cdYKio2J0c79+zM9TAAAQu6xsBqKffv2JWz/8MMPSQqpd+/eHVKNRf78+d2wqsSXvHnzqmjRou53AIhK8fHSsGGSrQv08MNuV9E8ebTtlFO0J1++Y760bTtHtmzKkyOHux0AAGGfWFh9gyUPQc2bN0+yUJ6tum3F3ACAk7R2rdS0qXTvvTYNntdrcfiwiubOrRL58il39uzKlT278uXIoXw5c7qftm377Xq7HQAAYT8UKpCsKDD5dnqwaWsBIOrY9+lbb3krZ9vMTtbzMHSo1KWLWz27evHiqle6tH5ct04HjxzR3oMH3RSz2WJilD8uTjljY1W/dGl3OwAAstQ6FgCAdLJ1q5dATJzobZ93npdkVKyYcBNLIO5p0ECrd+zQtn37dGqBAm6fJRe7DxxQkdy51bVBA7cPAAC/sEQrAPjJate++krKkUMaNEiaMSNJUhHUsGxZPdusmeqWKqXDR464hMJ+nl2qlNtv1wMAkGV6LF5//XXly5fP/X748GGNHj1ap5xyittOXH8BADgBq5+Ii/N+L1dOGjvW+2kF2ydgycO5Zcroty1btH3/fhXOlcsNf6KnAgAQDmICqSyWKF++vGJS8Z/XqlWrlFlsgbyCBQtq586drGkBIGuwHon27aX/+z+bBcPvaAAASLf2dqp7LFavXp3amwIAkrM1Jh55RHruOa9Y+8knpcsvd8XZAABEAmosACCjLVgg1avnzfRkScXtt0uTJ5NUAAAiCokFAGSUw4e9guxzzpF++02y6WAnTZJee81WCfU7OgAA0hXTzQJARvn664TVs3XttdIrr0jFivkdFQAAGYLEAgAySrNm0l13eWtTtGnD0CcAQERjKBQApJf166VbbpE2bz66z2Z/atuWpAIAEPGyp3aaqdRi2lcAUendd6W775a2b/dqK95/3++IAAAIv8SiUKFCqVrDwhw5ciStMQFA1rFtm5dQvPeet3322VL//n5HBQBAeCYW33zzTZL1LPr06aMOHTroPBs3LOmnn37SmDFjNHjw4IyLFADCzZQpUseO0saNUmyst06FFWvnyOF3ZAAAhO/K20FNmjTR7bffrptvvjnJ/vHjx2vkyJH69ttvlVlYeRuAb8aPl2691fu9cmVp7Fipfn2/owIAwLf2dsjF29Y7Uc8WekrG9s2ePTvUuwOArOnKK6XTT5e6d5fmzyepAABEvZATi7Jly+o1W9wpmddff91dBwAR6eBB6Y03vJWzjS1wt3ChNHy4lCeP39EBAJD11rF4/vnndd1112ny5Mk6x1aTlVxPxR9//KEJEyZkRIwA4K/Fi70pY3/5RTpwwCvWNvny+R0ZAABZt8eiRYsWWr58ua688kpt27bNXex322fXAUDEsFnunn3Wm+nJkoqiRaXSpf2OCgCAyCjeDicUbwPIMKtWSR06SDNmeNtXXCHZMNCSJf2ODACAyCjeNt9//73atGmjhg0bar2tNCubEGWsZs6ceXIRA0A4+egjqVYtL6mw4U6vvy5NmkRSAQBAeiYWVkdx2WWXKXfu3Jo/f74O2HhjyWUxgwYNCvXuACD8lCkj7dsnnX++V6DdqZOUykVCAQCIViEnFgMHDtQrr7ziZobKkWgRqEaNGrlEAwCypD//PPp7gwbSd99Jti6PTSkLAADSP7FYtmyZLrzwwmP229irHTt2hHp3AOCvnTul9u2lqlW92Z+CGjXyVtMGAAAZk1iULFlSK1asOGa/1Veczpk9AFnJ119LNWtKb70lHT5sBWR+RwQAQPQkFp07d1aPHj30888/KyYmRhs2bNC4cePUq1cv3XXXXRkTJQCkJ6uf6NlTatJEWrfOG+5khdp8hwEAkHkL5PXp00fx8fFq0qSJ/v33XzcsKi4uziUW3bp1O/lIACAzzJ3rLXa3dKm33aWLt1YFi90BAODPOhYHDx50Q6L27NmjatWqKZ8P/ymzjgWAkA0ZYmdIvKlj33xTat7c74gAAIjOdSw6duyo3bt3K2fOnC6haNCggUsq9u7d664DgLBcQTuoVy+pXz+vUJukAgAA/3osYmNjtXHjRhUvXjzJ/r///tsVdh+2AshMQo8FgBOKj5deflkaM8YrzM6d2++IAADIUkJpb2cP5U4tB7GL9VjkypUr4bojR47oiy++OCbZAADfWFG29aJOn+5tjx5NcTYAABko1YlFoUKF3CxQdjnzzDOPud729+/fP73jA4DQWCfs+PFS167eGhXWS/HMM16RNgAA8D+x+Oabb1xvxSWXXKIJEyaoSJEiCddZvcVpp52m0qVLZ1ScAPDf/v7b65X48MOjK2jbGhWVK/sdGQAAES/ViUXjxo3dz1WrVqlcuXKuhwIAwopNeW1JRfbsXoG2zf5kvwMAgAwX8v+4X3/9tZsF6oYbbkiy/4MPPnDrWrRv3z494wOA1Hv6aWntWumFF6Szz/Y7GgAAokrI080OHjxYp5xyyjH7rXB70KBB6RUXAPy3mTOlAQOObpct6+0jqQAAIPx7LNauXasKFSocs99qLOw6AMhwBw5Ijz3mFWVbsfY550jNmnnXMUwTAICs0WNhPROLFi06Zv/ChQtVtGjR9IoLAFK2cKFUv7437MmSig4dvMQCAABkrcTi5ptvVvfu3d0sUbZ+hV2s7qJHjx666aabMiZKALDVs596yksqfv1VKlZMmjhRGjVKKljQ7+gAAIh6IQ+FGjBggFavXq0mTZoo+/9mW4mPj1e7du2osQCQca67TvrkE+/3Vq2kkSOtC9XvqAAAwP/EBGxxipOwfPlyN/wpd+7cqlmzpquxCOclxgFkcTaNrK2kbTM+2exz1FIAABBW7e2TTizCAYkFEME2bZJWrJDOPz/pAngpzEoHAAD8b2+naijUfffd54ZA5c2b1/1+Is8991xo0QJASr0Td97p9UosXiyVKOHtJ6kAACBspSqxWLBggQ4dOpTw+/GwGjeANNm+3Vs9e9w4b7tOHWn37qOJBQAACFsMhQIQHqZNk267TVq/XsqWTerb11urImdOvyMDACBq7UrvoVAAkGHi46WePaUXX/S2K1aUxo6Vzj3X78gAAEAIUpVYXHvttam+w48++iiUxwcQ7ax3Yv9+7/e77vJW086b1++oAABARiQW1v0RZCOnJk6c6PbVq1fP7Zs3b5527NgRUgICIIpZzZbVThQp4m0PHSq1bi01bep3ZAAAICMTi1G2su3/9O7dW61bt9Yrr7yi2NhYt89W37777rupcwDw35Yskdq29ZKKKVO8Hov8+UkqAACItuLtYsWKaebMmapcuXKS/cuWLVPDhg31zz//KLNQvA1ksVoKW9yuTx/pwAGpcGHp55+lSpX8jgwAAKRDezubQnT48GEtXbr0mP22L94aDgCQ3Nq1Xo/Evfd6ScXll3vrU5BUAAAQMUKeFeq2225Tp06dtHLlSjVo0MDt+/nnn/XUU0+56wAggXWIvvWW1L27nfKQ8uTx6im6dPEWvwMAANGbWDz77LMqWbKkhg4dqo0bN7p9pUqV0gMPPKD7778/I2IEkFUdPCg99ZSXVJx3npdk2HSyAAAg4qRpgTwbc2X8qm+gxgIIU/a1EuyRmDPHW/zuwQel7CydAwBAVpKhNRbBOovp06frnXfeUcz/Gg8bNmzQnj17Ti5iAJHBTjZ06mRdm0f31a8vPfQQSQUAABEu5MRizZo1qlmzplq1aqWuXbtq69atbv+QIUPUq1evkO5rxIgRqlWrlst+7HLeeedp8uTJoYYEIBzMmCHVri29+ab02GPSli1+RwQAAMI5sejRo4dbGG/79u3KnTt3wv5rrrlGX331VUj3VaZMGVf0bQvszZ07V5dccolLWH777bdQwwLgF1s1204qXHSRtHq1VL68NHWqVLy435EBAIBMFPLYhO+//14//vijcubMmWR/+fLltX79+pDu68orr0yy/eSTT7pejFmzZql69eqhhgYgs/3yi7fYnU0da2wY1HPPWeGV35EBAIBwTyxsrQpbaTu5v/76S/lt9dyTZPf5wQcfaO/evW5IFIAwt22bdMEFktVWWe/E66/b2QK/owIAAFllKFSzZs00bNiwhG0r3rai7X79+qlFixYhB/Drr78qX758iouL05133qmJEyeqWrVqKd72wIEDrjI98QWAT4oUkR55xMZBej0WJBUAAES1kKebXbdunS6//HLZn/3xxx+u3sJ+nnLKKZoxY4aKhziu+uDBg1q7dq2bwurDDz/U66+/ru+++y7F5OLxxx9X//79j9nPdLNAJrCvildflerV8y4mPt6bVpbF7gAAULRPN3tS61jYdLPvvfeeFi5c6Hor6tatq1tvvTVJMffJatq0qc444wy9ag2YFHos7JL4iZYtW5bEAshoGzZIHTt6RdlVqkjz50vp8HkHAACRk1iEVGNx6NAhValSRZ999plLJOyS3qyGI3HykJgNl7ILgEz03nvSXXdJ27dLuXJJd95pH0a/owIAAGEmpMQiR44c2m9TS6aTvn37qnnz5ipXrpx2796t8ePH69tvv9VUOysKwP/i7Hvukd55x9s++2xp7FipalW/IwMAAJFQvG2L4tlieDYcKq22bNmidu3aqXLlymrSpInmzJnjkopLL700zfcNIA3WrJFq1vSSithYqV8/6aefSCoAAED61VgEF8KzmZxsBe68efMmuf6jjz5SOI75AhACK8pu1szmkfZ6KerX9zsiAAAQSTUWplChQrruuuvSEh+AcDR7tmSzseXLJ2XLJo0f7/2eJ4/fkQEAgCwg5MRi1KhRGRMJAH8cPCjZNM5PPSV17iy98oq3P8SpowEAQHTLFspsTVZb0ahRI9WvX199+vTRvn37MjY6ABnLFrY75xxp0CBv+NPevdKRI35HBQAAIjmxePLJJ/XQQw+52opTTz1Vw4cPd4XcALIgSx6GDvVmevrlF6loUemDD7x6CivWBgAAyKji7UqVKqlXr17q0qWL254+fbpatmzpei2y2XhsH1C8DZyEdeukNm2kGTO87ZYtpddek0qV8jsyAAAQZkJpb6c6I1i7dq1atGiRZIXsmJgYbbAVeQFkHTlySL/9JtmMbiNHSp9+SlIBAAAyr3jb1q3IZavuJlswz1bjBhDmdu2SgmcZSpaU3n9fKl9eOv10vyMDAADRlljYiKkOHTooLi4uYZ+twn3nnXcmWcsiM9exAJAKEydKNoRxxAgpOFX0JZf4HRUAAIjWxKJ9+/bH7Gtj47QBhKedO6UePaQxY7xtSyyuvVaKifE7MgAAEM2JBetXAFnIN99IHTpYcZS32F3v3lK/fiQVAAAgfBbIAxDGbG2Zhx+Wnn/e27Yairfekho18jsyAAAQ4fyZJxZAxvjhh6NJhdVVLFxIUgEAADIFPRZAJGnaVHroIS+ZSDQ9NAAAQEajxwLIypYtky67zFv0LujJJ0kqAABApiOxALKi+HjppZekOnWkL7+Uevb0OyIAABDlGAoFZDXWO9GxozR9+tHhT8OH+x0VAACIcvRYAFlFICCNGyfVrOklFblze70WU6dKZcr4HR0AAIhy9FgAWYUtdHfbbd7vDRp408hWrux3VAAAAA49FkBWceONXm/FE09408qSVAAAgDBCjwUQrvbskf7v/6T775diY72hT/PmSTly+B0ZAADAMUgsgHBkPRLt2kl//inFxEgPPODtJ6kAAABhiqFQQDg5cEDq00e64AIvqShXTqpf3++oAAAA/hM9FkC4WLRIatvW+2k6dJCGDZMKFvQ7MgAAgP9EYgGEA5vh6fbbpUOHpFNOkUaOlK65xu+oAAAAUo2hUEA4sBW0rZbiqqukxYtJKgAAQJZDjwXg12J3CxZIdet62zaNrM34VL26l2AAAABkMfRYAJlt40bpiiu8Re7mzj26v0YNkgoAAJBlkVgAmemDD7wE4osvpOzZpd9/9zsiAACAdMFQKCAzbN8udesmjRt3tKZi7Fhv6BMAAEAEoMcCyGjTp3s1FJZUZMsmPfywNGsWSQUAAIgo9FgAGW3JEmn9eqlSJW9a2XPP9TsiAACAdEdiAWSE/fulXLm837t29X527CjlzetrWAAAABmFoVBAerIF7vr1k2rXlnbv9vbZ8CerryCpAAAAEYzEAkjPIU/nnSc98YS0fLn03nt+RwQAAJBpSCyAtIqPl4YN82Z6skXuCheW3n1Xuv12vyMDAADINNRYAGmxdq3UoYP0zTfe9uWXS2+8IZUu7XdkAAAAmYoeCyAt+vTxkoo8eaQRI7yF70gqAABAFKLHAkiL55+X9uyRhg71ppMFAACIUvRYAKGYNEm6996j2yVKePtIKgAAQJSjxwJIjV27vITizTe97aZNpZYt/Y4KAAAgbJBYAP9lxgypfXtp9WopJkbq1Utq0sTvqAAAAMIKiQVwotWzH3lEeu45KRCQypeX3npLuuACvyMDAAAIOyQWwPG0aiV9+aX3u61JYQlG/vx+RwUAABCWKN4Gjqdnz6PF2a+9RlIBAABwAvRYAEF//CGtWCE1b+5t28+VK6W8ef2ODAAAIOzRYwFY/YQtbnfWWdLNN0vr1h29jqQCAAAgVeixQHRbv17q1EmaOtXbvvhivyMCAADIkuixQPR6912pZk0vqciVSxo2TJo+XSpb1u/IAAAAshx6LBB94uOlNm2kd97xts8+Wxo7Vqpa1e/IAAAAsix6LBB9smXzZnuKjZX69ZN++omkAgAAII3osUB02LtX2rlTKl3a2x40yOu1sN4KAAAApBk9Foh81iNhMz61bi0dOeLty52bpAIAACAdkVggch08KD38sHT++d76FGvWeBcAAACkOxILRKbFi6VzzvGGPAWLtX/9VTr9dL8jAwAAiEgkFogsNtRp6FBvmNMvv0hFi0offODN+lSokN/RAQAARCxfE4vBgwerfv36yp8/v4oXL66rr75ay5Yt8zMkREJi8fbb3jColi29novrr/c7KgAAgIjna2Lx3XffqWvXrpo1a5amTZumQ4cOqVmzZtprM/gAqRUIHC3KzpnT650YOVL69FOpZEm/owMAAIgKMYGAtcrCw9atW13PhSUcF1544X/efteuXSpYsKB27typAgUKZEqMCDObN0t33CHVqSM9/rjf0QAAAESUUNrbYVVjYQGbIkWKpHj9gQMH3JNLfEEUmzhRqllTmjRJeuYZy0z9jggAACBqhU1iER8fr549e6pRo0aqUaPGcWsyLGMKXsqWLZvpcSIMWALaoYN07bVeMlGrlrdWRbFifkcGAAAQtcJmKNRdd92lyZMna+bMmSpTpsxxeyzsEmQ9FpZcMBQqinz9tZdUrFsnZcsmPfigNwQqLs7vyAAAAKJ6KFR2hYF77rlHn332mWbMmHHcpMLExcW5C6LUP/9IV10lWXG/rUfx1ltSo0Z+RwUAAAC/EwvrLOnWrZsmTpyob7/9VhUqVPAzHIQ7W5Pi6aelRYukZ5+V8uXzOyIAAACEQ2JhU82OHz9en3zyiVvLYtOmTW6/dbfkzp3bz9AQDg4flp56SmrcWLrgAm/f3Xf7HRUAAADCrcYiJiYmxf2jRo1SBxtH/x+YbjaC2UKJ7dpJs2dL1pP1228SySYAAECmyjI1FmFSN45wEh8v/d//eUXZ+/ZJhQpJAwdKuXL5HRkAAADCvXgbcGymp44dpenTve2mTa37SjpBQT8AAADCA4kFwsOff0p163prVNiQJyvStnoKm1IWAAAAYY/EAuHB6iisSNsK+G0a2cqV/Y4IAAAAISCxgH+mTpUaNJAKF7ZKfi+hyJtXys7bEgAAIKthnAky3549Upcu0uWXS926Hd1fsCBJBQAAQBZFKw6Z64cfvGlkrabCFCsmHTkixcb6HRkAAADSgB4LZI4DB6Q+fbyF7iypKFdO+vpr6fnnSSoAAAAiAD0WyHgrVkjXXSctWuRtt28vDR/uDX0CAABARCCxQMYrUkTaulU65RRp5Ejpmmv8jggAAADpjMQCGWPjRqlkSW+2J0ssPv5YOu00qUQJvyMDAABABqDGAukrEJBee02qVEl6++2j+21aWZIKAACAiEVigfRji9tdeaV0xx3S3r3Shx/6HREAAAAyCYkF0oclETVqSJ9/LsXFSUOHShMn+h0VAAAAMgk1FkibHTu8Re6Cw57OOksaO9ZLMgAAABA16LFA2ixc6CUV2bJJDz8s/fwzSQUAAEAUoscCJ1egbbM9mcaNpWeekRo1ks47z+/IAAAA4BN6LBCa2bOl+vWllSuP7uvVi6QCAAAgypFYIHUOHZL69ZMaNpTmzZN69/Y7IgAAAIQRhkLhvy1ZIrVt6yUU5qabpJdf9jsqAAAAhBF6LHB88fHS8OFS3bpeUlG4sPTOO97FVtMGAAAA/oceCxzfG29IPXt6v192mfTmm1Lp0n5HBQAAgDBEjwWOr317b7anESOkyZNJKgAAAHBcJBY4autWqU8fr1Db5Mwpff+9dOedR6eXBQAAAFLAUCh4Pv1Uuv12acsWKS5O6t/f209CAQAAgFSgxyLa7drlJRRXXeUlFdWrS1df7XdUAAAAyGJILKLZjBlS7dpekbb1TNhCd3PnSnXq+B0ZAAAAshiGQkWrV16R7r5bCgSk8uWlMWOkCy/0OyoAAABkUfRYRKsmTaTcuaVOnaSFC0kqAAAAkCb0WESLw4e9oU+XXOJtV6okLV0qlS3rd2QAAACIAPRYRIMVK7weiaZNveQiiKQCAAAA6YTEIpJZ/YTVUliB9k8/SfnzS3//7XdUAAAAiEAMhYpUGzZ49RNTpnjbNgRq1CipXDm/IwMAAEAEosciEn30kVSjhpdU5MolDRsmTZtGUgEAAIAMQ49FpC56t327dPbZ0tixUtWqfkcEAACACEdiESl27JAKFfJ+b99eypFDat3a+wkAAABkMIZCZXV793oL3dWs6fVSGFtF+9ZbSSoAAACQaUgssrJZs6SzzpJGjJD++kv67DO/IwIAAECUIrHIig4elB55RGrUyFujokwZrzi7bVu/IwMAAECUosYiq/ntNy+BWLDA227TRnrxxaP1FQAAAIAPSCyymiFDvKSiaFFv8bvrr/c7IgAAAIDEIsuxNSliY6VBg6RSpfyOBgAAAHCosQhngYC3WrZNH2u/myJFvH0kFQAAAAgj9FiEq82bpTvukCZN8rZtyNOVV/odFQAAAJAieizC0ccfe+tSWFKRM6dXV9Gihd9RAQAAAMdFj0U42blT6tFDGjPG265VSxo71vsJAAAAhDF6LMJJq1ZeUpEtm9SnjzR7NkkFAAAAsgQSi3DSv79UqZI0Y4Y0eLAUF+d3RAAAAECqMBTKT/PmSStXSq1be9uNG0u//y5l52UBAABA1kKPhR8OH5aeeEI691zpttukFSuOXkdSAQAAgCyIVmxmW7ZMatfOq58wV18tFSrkd1QAAABAmtBjkVni46WXXpLq1PGSCksmxo2T3n9fOuUUv6MDAAAA0oQei8xKKlq2lKZM8babNvVWzy5Txu/IAAAAgHRBj0VmsOljzz5byp1bevFFaepUkgoAAABElJhAIBBQFrVr1y4VLFhQO3fuVIECBRRW/vnHW/Du9NO97YMHpbVrpYoV/Y4MAAAASPf2tq89FjNmzNCVV16p0qVLKyYmRh9//LGykvhAQL9u3qwZa9a4n7btfPGFVKOGdP31XkJhcuYkqQAAAEDE8rXGYu/evapdu7Y6duyoa6+9VlnJj+vW6aXZs7Vk61YdOHJEcbGxOitfPg2ePFklx4/3blS4sLRpk1SunN/hAgAAAJGbWDRv3txdshpLKnp9+aW27dunUvnzK3f27DpjyRI98OqrKvn3396N7r1XevJJr64CAAAAiHDMChUiG+5kPRWWVFQsUkQ5jhzRLe+/r2s//VSxgYA2FC6sUT16qO9jjylbTIzf4QIAAACZIkslFgcOHHCXxMUkme23LVvc8CfrqbC6kPiYGNVYssQlFdMvvFDDbrpJ62NidNWWLapZokSmxwcAAAD4IUslFoMHD1b//v19jWH7/v2upsKGP5n42Fg9f+edOu2vvzSrfn3Fx8frwI4d7nYAAABAtMhS61j07dvXTXUVvKxbty7TYyicK5cr1N53+HDCvo2lSrmkwth+u95uBwAAAESLLNVjERcX5y5+ql68uKoWK6YFGzfqjCJF3HCoIFsSZNPu3apbqpS7HQAAABAtfO2x2LNnj3755Rd3MatWrXK/r7WF5MKUFWTf06CBCufOrZXbtmnPwYM6Eh/vftq27e/aoAGF2wAAAIgqvq68/e233+riiy8+Zn/79u01evTosF55O6V1LKoVK+aSioZly2ZqLAAAAEBGCKW97WtikVZ+JhbBqWdtligr1LaaChv+RE8FAAAAIkUo7e0sVWMRbiyJYEpZAAAAIIvNCgUAAAAgPJFYAAAAAEgzEgsAAAAAaUZiAQAAACDNSCwAAAAApBmJBQAAAIA0I7EAAAAAkGYkFgAAAADSjMQCAAAAQJqRWAAAAABIMxILAAAAAGlGYgEAAAAgzUgsAAAAAKQZiQUAAACANCOxAAAAAJBm2ZWFBQIB93PXrl1+hwIAAABEnGA7O9jujtjEYvfu3e5n2bJl/Q4FAAAAiFjW7i5YsOAJbxMTSE36Eabi4+O1YcMG5c+fXzExMb5lcZbYrFu3TgUKFPAlhmjFsfcXx98/HHv/cOz9w7H3D8c+uo+9pQqWVJQuXVrZsmWL3B4Le3JlypRROLAXmw+bPzj2/uL4+4dj7x+OvX849v7h2EfvsS/4Hz0VQRRvAwAAAEgzEgsAAAAAaUZikUZxcXHq16+f+4nMxbH3F8ffPxx7/3Ds/cOx9w/H3j9xWezYZ+nibQAAAADhgR4LAAAAAGlGYgEAAAAgzUgsAAAAAKQZiUUazJgxQ1deeaVbMMQW6Pv444/9DikqDB48WPXr13cLIxYvXlxXX321li1b5ndYUWHEiBGqVatWwnza5513niZPnux3WFHpqaeect87PXv29DuUiPf444+7Y534UqVKFb/Dihrr169XmzZtVLRoUeXOnVs1a9bU3Llz/Q4r4pUvX/6Y971dunbt6ndoEe/IkSN69NFHVaFCBfeeP+OMMzRgwAC3UF24y9IL5Plt7969ql27tjp27Khrr73W73Cixnfffee+2Cy5OHz4sB566CE1a9ZMv//+u/Lmzet3eBHNFqS0Bm2lSpXcF9yYMWPUqlUrLViwQNWrV/c7vKgxZ84cvfrqqy7JQ+aw9/f06dMTtrNn57/PzLB9+3Y1atRIF198sTuJUaxYMf3xxx8qXLiw36FFxfeMNXCDFi9erEsvvVQ33HCDr3FFgyFDhrgTefZ/rH33WCJ92223uUXqunfvrnDGN2MaNG/e3F2QuaZMmZJke/To0a7nYt68ebrwwgt9iysaWA9dYk8++aT78ps1axaJRSbZs2ePbr31Vr322msaOHCg3+FEDUskSpYs6XcYUdnAKlu2rEaNGpWwz87iIuNZEpeYnVSyM+eNGzf2LaZo8eOPP7qTdi1btkzoPXrnnXc0e/ZshTuGQiHL27lzp/tZpEgRv0OJKnYm691333U9dzYkCpnDeuvsP5umTZv6HUpUsbPkNuz19NNPd4nd2rVr/Q4pKkyaNEn16tVzZ8ntBFKdOnVcUo3MdfDgQb399ttuhIYNh0LGatiwob766istX77cbS9cuFAzZ87MEiez6bFAlhYfH+/GmFtXeY0aNfwOJyr8+uuvLpHYv3+/8uXLp4kTJ6patWp+hxUVLJGbP3++G6KAzHPOOee4ntHKlStr48aN6t+/vy644AI3NMRqvZBx/vzzT9cret9997lhr/bet6EgOXPmVPv27f0OL2pYDemOHTvUoUMHv0OJCn369NGuXbtcLVdsbKw7kWcjBOykRrgjsUCWP3tr/7lbJo/MYY2rX375xfUUffjhh+4/d6t7IbnIWOvWrVOPHj00bdo05cqVy+9wokris4RW12KJxmmnnab3339fnTp18jW2aDh5ZD0WgwYNctvWY2Hf+a+88gqJRSZ644033OfAeu2Q8d5//32NGzdO48ePd8OM7f9cO4lqxz/c3/ckFsiy7rnnHn322Wdudi4rKkbmsDOFFStWdL+fffbZ7gzi8OHDXTExMo7VEG3ZskV169ZN2Gdnsez9/9JLL+nAgQPuzBYyXqFChXTmmWdqxYoVfocS8UqVKnXMSYuqVatqwoQJvsUUbdasWeMmLvjoo4/8DiVqPPDAA67X4qabbnLbNhOavQ42KyaJBZDObDaibt26uSE43377LYV8YXBG0Rq1yFhNmjRxw9ASs1lCrKu8d+/eJBWZXEC/cuVKtW3b1u9QIp4Nc00+nbiNO7ceI2QOK5y3+pZgITEy3r///qts2ZKWQdt3vP1/G+5ILNL4n0viM1arVq1y3VVWRFyuXDlfY4v04U/WPfjJJ5+48c2bNm1y+20aNpvvGRmnb9++rjvc3t+7d+92r4Mld1OnTvU7tIhn7/XkdUQ2vbLN7U99Ucbq1auXmxHNGrMbNmxQv3793H/yN998s9+hRbx7773XFbLaUKjWrVu7WXFGjhzpLsh41pC1xMLOkjPFcua58sorXU2F/V9rQ6FsSvfnnnvOFc+HvQBO2jfffGMrlRxzad++vd+hRbSUjrldRo0a5XdoEa9jx46B0047LZAzZ85AsWLFAk2aNAl8+eWXfocVtRo3bhzo0aOH32FEvBtvvDFQqlQp974/9dRT3faKFSv8DitqfPrpp4EaNWoE4uLiAlWqVAmMHDnS75CixtSpU93/r8uWLfM7lKiya9cu991erly5QK5cuQKnn3564OGHHw4cOHAgEO5i7B+/kxsAAAAAWRvrWAAAAABIMxILAAAAAGlGYgEAAAAgzUgsAAAAAKQZiQUAAACANCOxAAAAAJBmJBYAAAAA0ozEAgAAAECakVgAgI9iYmL08ccf+x1GWLnooovUs2dPhatwj+9Eypcvr2HDhvkdBoAIRWIBICr89NNPio2NVcuWLbNUY6xDhw4u+Uh+ufzyyxXNje2DBw/q6aefVu3atZUnTx6dcsopatSokUaNGqVDhw4p3IwePTrhtbP3YeHChXXOOefoiSee0M6dOzPk8QoVKpTu9wsAJ5L9hNcCQIR444031K1bN/dzw4YNKl26tLIKSyKswZxYXFycopUlFZdddpkWLlyoAQMGuISiQIECmjVrlp599lnVqVNHZ511lsKNxbhs2TIFAgHt2LFDP/74owYPHuxe2x9++CFLvScBICX0WACIeHv27NF7772nu+66y/VY2Nnc5D799FPVr19fuXLlcme/r7nmmoQz8WvWrNG9996bcMbZPP7448c0Xq1Xw3o3gubMmaNLL73U3V/BggXVuHFjzZ8/P+T4LYkoWbJkkoud8TbffvutcubMqe+//z7h9nYmv3jx4tq8eXPCc7jnnnvcxeKweB599FHXwA06cOCAevXqpVNPPVV58+Z1Z9PtvhOzxq/dl/UQ2ONb43779u2uV+W7777T8OHDE47R6tWr3d8sXrxYzZs3V758+VSiRAm1bdtWf//9d8J97t27V+3atXPXlypVSkOHDv3P42HHecaMGfrqq6/UtWtX9zqcfvrpuuWWW/Tzzz+rUqVKCc+pe/fu7ljY63r++ee71yTInp/FOnXqVJeM5M6dW5dccom2bNmiyZMnq2rVqi4ZsPv9999/k8Rw+PDhEx7PlNhj2Wtnz9Puu1OnTi65sPfngw8+mHC7+Ph4l3BUqFDBxWS9Mh9++OExcX/++eeqVauWe27nnnuuO9bB62+77TbXExJ8Pez9GmTPpWPHjsqfP7/KlSunkSNH/ucxB4BUCQBAhHvjjTcC9erVc79/+umngTPOOCMQHx+fcP1nn30WiI2NDTz22GOB33//PfDLL78EBg0a5K77559/AmXKlAk88cQTgY0bN7qL6devX6B27dpJHuf5558PnHbaaQnbX331VWDs2LGBJUuWuPvt1KlToESJEoFdu3Yl3Ma+hidOnHjc2Nu3bx9o1arVCZ/fAw884B53x44dgfnz5wdy5swZ+OSTTxKub9y4cSBfvnyBHj16BJYuXRp4++23A3ny5AmMHDky4Ta33357oGHDhoEZM2YEVqxYEXjmmWcCcXFxgeXLl7vrFyxY4Lbvuusud3wWL14cePHFFwNbt251j3veeecFOnfunHCMDh8+HNi+fXugWLFigb59+7pjYLFdeumlgYsvvjjhce3+ypUrF5g+fXpg0aJFgSuuuCKQP39+F+vx1KpVK9CsWbPAf+nevXugdOnSgS+++CLw22+/uWNZuHBh95qab775xh3/c889NzBz5kwXX8WKFd3xsvu3bTseRYsWDTz11FMhHc/kRo0aFShYsGCK19n92HO2Y2YGDhwYqFKlSmDKlCmBlStXur+1Y//tt98mibtq1aqBL7/8MuG4lS9fPnDw4MHAgQMHAsOGDQsUKFAg4fXYvXu3+1t7nxQpUiTw8ssvB/7444/A4MGDA9myZXPPAwDSisQCQMSzBrM1tMyhQ4cCp5xyimucBVmj+NZbbz3u31tjzJKGxFKTWCR35MgR14C05CaUxMKSnrx58ya5PPnkkwm3sYbkWWedFWjdunWgWrVqroGfmDWErRGaOJnq3bu322fWrFnjHmP9+vVJ/q5JkyYuKTA333xzoFGjRseN0x4jeTIwYMCAYxKAdevWuee8bNky19i1JOj9999PuN4a/blz5z5hYmHXW9JwInv27AnkyJEjMG7cuIR91ui2ROPpp59O0kC3pCbIGtq2zxr0QV26dAlcdtllqT6eoSYWI0aMcI+5efPmwP79+12S8uOPPya5jSWl9hokjvvdd9895ri99957J3w8e3+2adMmYdueQ/HixV0MAJBW1FgAiGg2pn327NmaOHGi286ePbtuvPFGV2thw3rML7/8os6dO6f7Y9tQpEceecQNTbHhNUeOHHHDUNauXRvS/Vx88cUaMWJEkn1FihRJ+N2GQo0bN84NiznttNP0/PPPH3MfNlQmOIzLnHfeeW7YkcX066+/up9nnnlmkr+xoURFixZNOEY33HBDSHFbDcQ333zjhjklt3LlSu3bt8/VS9iwq8TPq3Llyie83/8achS8fyvitvqLoBw5cqhBgwZasmRJktvacQuy4Vo21MuGViXeZ++h1B5PK84ORfD52P2tWLHCvUdsCF1idpxsuFZi9pjJj1vy55aSxM83ODzL3p8AkFYkFgAimiUQNh4+cWGsNeSsbuGll15yY+RtHHuosmXLdkwDN/lsRO3bt9c///zjag+swW+PaY1BaySGwmoeKlaseMLb2Fh9s23bNnexv0ktG+NvjeF58+Yd0ygOJgUnc4zsfq+88koNGTLkmOuszsAa0SfDEqClS5cqvVjCkbihnXg7uM/qHjKKJQNWy2FJ3J9//un2Wf2E1btkRMF+Zj8/ANGD4m0AEcsSirfeesudSbYz7sGLnUm3ROOdd95JOINrhcDHYz0CdiY6sWLFimnTpk1Jkgu77+TFzlY83KJFC1WvXt01DBMXLqcXOztvxeWvvfaaO/tvCU3yhqIVNSdmMyhZkbMlEnYm3J6fnbW2BCbxxc5mn+wxqlu3rn777TdX0J78fi3xOeOMM1wjN3FsVgy+fPnyEz5fK6aePn26FixYcMx1ltxZQbjdt8Vkr0Hi66x4u1q1akqrEx3PUNgxHz9+vK6++mqXrFps9j6xXq3kx6xs2bLHPGby42ZF4cd7PQAgo5FYAIhYn332mWtw2ew7NWrUSHK57rrrXG+G6devn0sy7KedPbahQYnPslvD2GYhWr9+fUJiYMOotm7d6mZgsob9yy+/7GYSSswammPHjnX3aQ3RW2+99aTO/NuQJEtiEl+CcVjjsU2bNm6GJpsJyKYuXbRo0TGzK1lD9b777nNDw+y5vvjii+rRo0dCD4DFZrMzffTRR1q1apUb+mMzE9mZc9O3b1/XKL/77rvd/VuPgQ3PCsZhx8ieo80GZfsssbEZm6z35Oabb3Z/a8fJZmCyOC1u6w2x1+aBBx7Q119/7WY1shmmrIF9IrZehg1xatKkiTvulijamf7333/fDVH6448/XOJis4DZfU+ZMkW///67G+5mw4zsMdPqRMfzeCwJtddu48aN7j3x5ptvqmHDhq7X7KmnnnK3sZmabHYuSxTHjBnjjpnNJGb3b9uJ2RoYluwFj5vNTmUJSvD1sB4ju95ej+SzWgFAhkhzlQYAhCmbKadFixYpXvfzzz+7AtiFCxe67QkTJrgCaCsmtuLua6+9NuG2P/30k5uJyGbmSfy1aQWvZcuWdcXU7dq1cwXViYu3bVYhm40qV65cgUqVKgU++OCDYwrBU1O8bbdJfqlcubK7vn///oFSpUoF/v7774S/sediz8NmbwoWG999992BO++8080UZDMjPfTQQ0mKj62w2WbFspmFrOjZ7vOaa65xMw4F2axEVghvx6FQoUKuoNlmfjJWjG2zK1kBscW3atUqt99mlbL7sdvbdTbbUc+ePRMe2wq4rZjYCpZtxiwrrE6pEDw5K3K2QuuaNWu642szHVlx+ejRo12Bvtm3b1+gW7du7vW0mO362bNnJ9xHsAg6+ByOV/ScvFA/NcczObvf4GsXExPjHqNBgwZutrGdO3cmua3dj002YK+xvRY2s5Yd6++++y5J3DYJQPXq1d1rbfcVfC8HWXw2o5Xd1p7D8SYisOcWvB4A0iLG/smYlAUAEA6sd8XWevBr9XCkL5sMwAr6rTeO1bUBhBOGQgEAAABIMxILAAAAAGnGUCgAAAAAaUaPBQAAAIA0I7EAAAAAkGYkFgAAAADSjMQCAAAAQJqRWAAAAABIMxILAAAAAGlGYgEAAAAgzUgsAAAAAKQZiQUAAAAApdX/A2pVocq/+4LIAAAAAElFTkSuQmCC"
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/plain": [
       "<Figure size 800x600 with 1 Axes>"
      ],
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAxYAAAJOCAYAAAAqFJGJAAAAOnRFWHRTb2Z0d2FyZQBNYXRwbG90bGliIHZlcnNpb24zLjEwLjAsIGh0dHBzOi8vbWF0cGxvdGxpYi5vcmcvlHJYcgAAAAlwSFlzAAAPYQAAD2EBqD+naQAAR0lJREFUeJzt3QeYVNX9P/5DkWIBC0pRFKxYsKEQLLHEaGJi19hQglFjon5ji4oNjQpJLMFYoilqjCaxBE0ixkbUWEANmsQCigqCCgJGARsozP/53P9vNruwCwtncdvr9Twjzp07d87M3jtz3veU26JUKpUSAABAhpY5TwYAAAiCBQAAkE2wAAAAsgkWAABANsECAADIJlgAAADZBAsAACCbYAEAAGQTLAAAgGyCBcBSatGiRbrwwguXuF6sE+vSvDz66KPF3z3+Xd6q28fi/kknnZS+CDfffHPxepMmTfpCXg9o2AQLoNFU1Kq7jRkzplbbqOn5Xbp0SQ3pfR544IFFmdq0aZPWWmuttM8++6QRI0YUj1955ZVFmR9++OEat/GrX/2qWOcvf/nLEiuj5dsKK6yQevTokf7v//4vffDBB1XWHT58eNphhx3Sl7/85bTlllsudrtl8+bNS1dddVXaZpttUocOHdKqq66aNt9883T88cen8ePHp8YkKswLf1adOnUqPpNzzjknTZ48uc5ea+jQoemee+5JDVFDLhvQcLSu7wIA1FZUfLfffvsqyzbccMNaP/+rX/1qOvroo6ssa9++fWoIhgwZkn70ox+ljTbaKH33u99N6623XnrvvffSfffdlw466KB02223pcMOOyz98Ic/TL///e/THnvsUe124rE11lgjff3rX1/ia/7iF79IK6+8cvroo4/SqFGj0tVXX52ee+659MQTT1Ss881vfrP43Fu2bFlULA899ND0/vvvp3bt2tW43Sjv3/72t3T44Yen4447Ln322WdFoLj33nuLCnmvXr1SYxPvZe+9904LFiwo3v+zzz5bhK4IUL/5zW+Kv01ZhLBPPvmkCIdLW3k/+OCD0/7771/r55x33nnp7LPPTstbTWU76qijivfetm3b5V4GoOETLIBGY+eddy4qN8tq4403TgMGDEgNzV133VWEinhvEQzirHhZBIkHHnigqJx369Yt7bbbbkULRoSChStzb7/9dvrHP/5RtAxU3kZN4vXi7HuIMBMVxNtvvz0988wzqW/fvosEt1KplFq1arXYbUaFOwLEpZdeWpzRr+yaa65ZpEVkefr000+Lyn2EolzbbrvtIvvOm2++mfbcc880cODAtOmmm6atttqqWB6vt7jgVRciDK600kqpdevWxa2+xP6wpH0CaD50hQIalTlz5qTPP/98uWx7+vTp6Tvf+U7q3LlzUTGMiuJvf/vbWj03zvJHa0o8b4MNNkg33HBDrV/3/PPPT6uvvnq68cYbqw0Ee+21V9FyEKJyO2vWrDRy5MhF1vvjH/9YnFE/8sgj07IGt/D6668v8liElpNPPrk4c724SnP5uTvuuOMij0UFNFpTFt5ufOYRmiIo9ezZM33ve98rulOVvfHGG+mQQw4pPqMVV1wxfelLX1rk/Ze7y8VnEGfx11577WLd2bNnF48//fTT6Wtf+1rq2LFjsXyXXXZJTz75ZMoRrUoxxiDK+tOf/nSxYywmTJhQtOREN7f4/NZZZ50iyMXfMsT6ERZifyt3u/r2t79dpevayy+/nI444oi02mqrpZ122qnKY9WJVq5NNtmkeL0+ffoUobOy2H50gVvYwttcXNlqGmNx3XXXFd3f4m8af9sTTzxxkVC56667pi222KJ4XxGY4+8Sf7fKnyXQuGixABqNQYMGpQ8//LCooEYl+LLLLkvbbbfdUp3BnjlzZpVlq6yySlH5ia4rUdF57bXXioGvUcG98847iwpUVIh+8IMf1LjdF154oThzveaaaxaVsgg+0bUpAsqSRIUzugkdc8wxRVmWJMZgRMU7Wjbi/yuLZVHZra5SXxvlymFUXCuLLlnRtSoqxtEtanHi9cuV2ijH4s6mv/POO0XLSHy+0coSXaQiaEQLzscff1y0Nrz77rtF96m4H68dwSQquPvuu2+x3gEHHFBlmxdffHHxvDPOOCPNnTu3+P+///3vRfmjch1/l2hRuOmmm9Luu++eHn/88YrWmWXRv3//Ikg+9NBDNa4TwSPCYZQnwlmEi3if0bIT7z3Czu9+97t07LHHFmWJzyLEdiuLcBVd5SLcRevR4jz22GNF61N8ZrF/R0U/glW0RkVlfmnUpmyVxTFw0UUXFd31Yl995ZVXiha2aM2KMFc5PEe3sihX7Mvf+ta3ir/pWWedlXr37l2r7nxAA1MCaOCefPLJ0kEHHVT6zW9+U/rzn/9cGjZsWGmNNdYotWvXrvTcc8/VahvxdVfd7aabbioeHz58eHH/1ltvrXjOvHnzSv379y+tvPLKpdmzZ1fZ1pAhQyru77///kVZ3nzzzYplL7/8cqlVq1bFuosT7yfW+dnPflbrz+OQQw4pXm/WrFkVy8aPH19sZ/DgwUt8fpQ91n3llVdKM2bMKE2aNKl04403ltq3b19ac801Sx999FHFuvH4VlttVTrrrLNqVbYFCxaUdtlll2L7nTt3Lh1++OGla6+9tspnU3b00UeXWrZsWXr22Wer3U445ZRTim09/vjjFY/NmTOn1LNnz1KPHj1K8+fPL5Y98sgjxXrrr79+6eOPP66ynY022qi01157VWwzxDqxja9+9auLfT8TJ04stnvZZZfVuM5+++1XrFP+e5TLEv+G559/vrh/5513Lva1VlpppdLAgQNr/HvFZ1nTY5WV9+1//vOfFcvi84995oADDqhYFq+13nrr1WqbNZUtjp9YNz6nMH369FKbNm1Ke+65Z8XfJlxzzTXFerGflZX3k1tuuaVi2dy5c0tdunQpjneg8dEVCmjw4ox1nMmMs/pxpjoGq8ZsUNEFY/DgwbXezn777VecWa58izPJIQZJx5nkGKRbFmdW44xvtJLEGeDqzJ8/vxgDEYNa11133Yrl0ee+vO3FKXfVqU1rRVl0h4rWl/JsUeXWirA03aCim0y0skR3mPhsYzxFDLqOLill0VLz6quvFp93tOjEbeLEiTVuM/4m8XlccsklRcvHH/7wh6IbTLRkxMDvcneY6LIVg8Fj1qvqWp3KXXHi7xJnystdf0IMOI8z59HCEt1oKovxDpUH5P/rX/8qWoWiC1G0vESLVdyia89XvvKVontQlCVHlKfcTa860SIR4nOJlpdldcIJJyxVS0q00JTFvhn7f5Qh9tnlJWYsixaaU045pcrYlhjEHzOELdyFLT67ymNXooUp/t7R/Q1ofHSFAhqlqARHRSkq11FRiu5R//3vf6v0zY8KZrlSF6Jfe02zKcVA3OhmsvBA3wgI5cerM2PGjKIbVTy3uop7VIwXJypbi6uUVie6iMR4gwgT5b7uUYGPMSHRr722/vSnPxWvH+/h5z//eREYFp4lK7o0La3oenPuuecWt6lTpxahLGZPuuOOO4qwduuttxavGaFqSd1y4nPv16/fIssr/10qbyO6sFUWoaIcOGoS4xwW7v61NCJ4Li4cRplOO+20Yrrg+DyjG18E5KhQV94/l2Th97Y41e2PMXlBBJv47JfXNMvl4yT2/coiMKy//vqLHEdxTC48RiT+Fv/5z3+WS/mA5UuLBdBode/evQgScfY5RD/trl27VtwWNy6ioShPvRrjNGorKufRHz3GDsQYhOi7HhXopR20HdOiRtCKVppovYlQEdvIPYNfWfwdYpBytAxEZTfCxfIafB8WDkbl9xLjcRZurSrfyi0Oy+rFF18srjlSDonVueKKK4rKcsyUFUE0WsIiBL711lu1fp26nhq5pkHfy7NFY2E1zSi1pDEkQMOkxQJotKK7RMx4U64YRuUtBoOWxWw0tRVddaLiFxXRyq0W5Qu6lQclLyy6EkWFr3xmvLIYtLokcRY5zu7++c9/Ls7q17aSGwHg+uuvLwboRktDVBIrd+NaWvG6MbA5BshH5b/ydRnqQoShuMBefE7RFalcEY9K+eLE517d57ikv0tZeZBxvFZNrVU5Ro8eXcyEVZtpjGNActxi1qqnnnqqGNwef8PoNhbq8irt1e2P0aUturnFPltuGahu+t/qWudqW7by3yP+ZtFCURYnAGI/XR5/A6Dh0GIBNHjRdWNh//73v4urQMdsTOUgEH3Ko+JSvm222Wa1fo24+Nm0adOKinpZnFmPi8ZFpTumJ63pjGuMpYjxApWvwjxu3LiiP3ttxAw60f8/Zt6p7mz+gw8+WMwgVFlUSmNsRHQrijJH+aJbSY4IK7GNn/zkJ1kV2uquRh0V2KiER2U2KrbxN4txKX/961/TP//5zxrPWMffJWYyiueWRQvVL3/5y+L9L+lvHPtEhIvLL7+8osvSkvat2ooKeHRFi24+cb2RmkSXr4X/rhEw4jOImaLK4roUdXWdj/i84mKHZVOmTCnCaxwv5VaC+FyiG1jlbkfRde3uu+9eZHu1LVscd/F5RNe6yq0OcRHBeK1vfOMbdfDugIZKiwXQ4MWg32gViEHccaY7BuxGxTLOvv74xz+uk9eIwcBx7YmoKI4dO7aotMaA8ZgeM66wvLjB1REM7r///qLv/Pe///2KQBJdXWrTVzzeX3SFiovKPf/880XLQ/nK27HduCp2eXB25TPIMSA5ph4NcYG9umhViO5jUUmO141pQJdWBL4oV4wDic8jxoLE1KoxRWxMLxufZbliG2WP0BShKD7/GDcRFduY5jeuC7LqqqsWA/Vj/EhsL7oPxfZiW3H2O8aILOnid/H4r3/96+L58feIFpm4VkKU6ZFHHilaMiLcLElU0iPERYtWVLCj+1m8fvwdYjrWaI2pSXRZiymMY7rYaKGK/SOeE59DTOFbOQTF4OcYixGtbTGmorrxJbUR404i8Faebra8r5ZFq1RM7RpT9sZ6Mf4ipoWNMlYOJUtTtgiNMaFCvE7sPzGWJFov4vXjOi8N8QKVQB2q72mpAJbkqquuKvXt27e0+uqrl1q3bl3q2rVracCAAaUJEybUehvxdXfiiScudp133323NGjQoFKnTp2KKTN79+5dMR3twtuqPN1seOyxx0p9+vQpnhdTnl5//fXVTtu5OKNGjSqmLl1rrbWK9xlTv+6zzz7FlLTVeemll4rtt23btvT+++/X+nXK5YqpZBcWU6Z27NixmAp0WcRn+OMf/7h4fvyd4n2sttpqpd1337101113LbJ+TIMa087Ge433EZ9d/J1i2tGy119/vXTwwQeXVl111WLK1NgX7r333irbKU/xWtOUrjHl64EHHlhMUxyvE9Osfutb3yo+89pMN1u+xfuJ/bBfv37F1L7VTaO78HSzb7zxRumYY44pbbDBBkX54/m77bZb6eGHH67yvJgy+Mtf/nIx7W88vzy96+L+XjVNNxufYUydHFPtxvvdZpttKspT2YMPPljaYostiv12k002KZ5T3TZrKtvC081Wnl62V69epRVWWKGYdvh73/veIvto7CObb775ImWqaRpcoOFrEf+py6ACAAA0P8ZYAAAA2QQLAAAgm2ABAABkEywAAIBsggUAAJBNsAAAALK5QF414gJIcSGnuCBWXPwIAACao1KplObMmVNcHHNJFyUVLKoRoaJ79+71XQwAAGgQpkyZktZZZ53FriNYVCNaKsofYIcOHeq7OAAAUC9mz55dnHAv148XR7CoRrn7U4QKwQIAgOauRS2GBxi8DQAAZBMsAACAbIIFAACQTbAAAACyCRYAAEA2wQIAAMgmWAAAANkECwAAIJtgAQAAZBMsAACAbIIFAACQTbAAAACyCRYAAEA2wQIAAMgmWAAAANkECwAAIJtgAQAANO5g8Y9//CPts88+qVu3bqlFixbpnnvuWeJzHn300bTtttumtm3bpg033DDdfPPNi6xz7bXXph49eqR27dqlfv36pWeeeWY5vQMAAKDeg8VHH32UttpqqyII1MbEiRPTN77xjbTbbrulf/3rX+mUU05Jxx57bHrggQcq1rn99tvTaaedloYMGZKee+65Yvt77bVXmj59+nJ8JwAA0Ly1KJVKpdQARIvF3Xffnfbff/8a1znrrLPSyJEj04svvlix7LDDDksffPBBuv/++4v70UKx/fbbp2uuuaa4v2DBgtS9e/d08sknp7PPPrtWZZk9e3bq2LFjmjVrVurQoUP2ewMAgMZoaerFrVMjMnr06LTHHntUWRatEdFyEebNm5fGjh2bBg8eXPF4y5Yti+fEc2syd+7c4lb5A6Rh+fjjj9P48eOztvHJJ5+kSZMmFd3k2rdvn12mXr16pRVXXDF7OwDQ2H9j6/p31m9s49SogsW0adNS586dqyyL+xEEYmd+//330/z586tdZ3EHzLBhw9JFF1203MpNvvj79enTJzUkEWJjvA/Q8CspQUUFquc3lmYZLJaXaOGIcRllEVSi+xQNR1QI4ksmx7hx49KAAQPSrbfemjbddNM6KRM0RZMnpzRz5rI/f9y48WnAgIZVSQm33jo2bbppXkWlU6eU1l23zooETeY3tq5/Z/3GNk6NKlh06dIlvfvuu1WWxf3o7xVns1q1alXcqlsnnluTmGEqbjRccZaxrs5cxJedsyBQc6jotWkpffJxi4ytRIUgv5KS0riU0oCIBHHkZm9twID8ikr7FUtp/LgWwgVNSl3+xga/s81XowoW/fv3T/fdd1+VZQ899FCxPLRp06Zoyhs1alTFIPAYvB33TzrppHopM0BjEi0VESq+dcmctFbPzzO21DO7LJ/N7Zzef+eRtFq3jdIKbeuiC1OMpfvfeLqlNX1i63THeasUn5FgAdDAgsWHH36YXnvttSrTycY0squvvnpad911iy5Kb7/9drrllluKx0844YRitqczzzwzHXPMMenvf/97uuOOO4qZosqiS9PAgQPTdtttl/r27ZuGDx9eTGs7aNCgenmPAI1RhIq1N51fz6Vom3psvcX/+//6LgsADTpY/POf/yyuSVFWHucQwSAufDd16tQ0Odrl/5+ePXsWIeLUU09NV111VVpnnXXSr3/962JmqLJDDz00zZgxI11wwQXFYO+tt966mIp24QHdAABAEwkWu+66a1rcZTSqu6p2POf5559f7Haj25OuTwAA0EyuvA0AADQNggUAANC8ZoWiec6JX1fGjav6b0NgTnwAoKkQLGgEc+LXrQExLX4DYU58AKCpECxoJHPipzqcE79zWqHt+6m+mRMfAGhKBAu+EObEBwBo2gzeBgAAsgkWAABANsECAADIJlgAAADZBAsAACCbYAEAAGQTLAAAgGyCBQAAkE2wAAAAsgkWAABANsECAADIJlgAAADZBAsAACCbYAEAAGQTLAAAgGyCBQAAkE2wAAAAsgkWAABANsECAADIJlgAAADZBAsAACCbYAEAAGQTLAAAgGyt8zcBQFPSJU1N60x8Ja2V5td3URqUFhNbpS5pk5RS1/ouCkCDJFiw3KmkVE8lhYbqu+mGdNZ5F9V3MRqkT9KQlNKF9V0MgAZJsGC5U0mpmUoKDdEN6bup/SW7prV6OhlQ2fSJrdIN522S9q3vggA0UIIFy51KSvVUUmiopqWu6a2e7VJpU8dsZW+nVmlaWq2+iwHQYAkWfCGVlOfSymmt9Pkyb+OzuR+n99+ZkBqS1bptlFZou+IyP396ap2mpVXqtEwANC+TJ6c0c2ZqEMaNq/pvfevUKaV1163vUjQvggXL/aBuv2Ip3XFebgV6Ykppt9SwjE0pbZu1hfhsOnVqUWclAqB5hYpem5bSJx83rN+RAQNSgxC/sePHtRAuvkCCBctVHMxxUOeeTfnkk15p0qSoyDccPXr0Su3b520jQoUvPACWRfy2Rqj41iVz0lo9l71XQF35bG7n9P47j6TVunVOK7R9v17LMn1i6+KkZnxGfme/OIIFy10c0PkH9Yppxx3zWgcAoCmKULF2gxgT1Tb12HqL//f/DaE8fNFcIA8AAMgmWAAAANkECwAAIJtgAQAAZBMsAACAbIIFAACQTbAAAACyCRYAAEA2wQIAAMgmWAAAANkECwAAIJtgAQAAZBMsAACAbIIFAACQTbAAAACyCRYAAEA2wQIAAMgmWAAAANkECwAAIJtgAQAAZBMsAACAbIIFAACQTbAAAACyCRYAAEA2wQIAAMgmWAAAANkECwAAIJtgAQAAZGudvwkAmprpE5f95+GzuR+n99+ZkBqa1bptlFZou2K9fCYAzYFvSQAqdOqUUvsVS+mO81bJ2MrElNJuqeEZm1LaNmsL8dl06tSizkoE0JQIFgBUWHfdlMaPa5Fmzlz2bXzySa80aVJU4huWHj16pfbt87YRoSI+IwAWJVgAUEVUnPMqzyumHXfMaxkAoPExeBsAAMgmWAAAANkECwAAIJtgAQAAZBMsAACAbIIFAACQTbAAAACyCRYAAEA2wQIAAMgmWAAAANkECwAAIJtgAQAAZBMsAACAbIIFAACQTbAAAACyCRYAAEA2wQIAAMgmWAAAANkECwAAIJtgAQAAZBMsAACAbIIFAACQTbAAAACyCRYAAEA2wQIAAMgmWAAAANkECwAAIJtgAQAAZBMsAACAbIIFAACQTbAAAACyCRYAAEA2wQIAAMjWOn8TAADUhy5palpn4itprTS/vovSoLSY2Cp1SZuklLrWd1GalXoPFtdee2267LLL0rRp09JWW22Vrr766tS3b99q1/3ss8/SsGHD0m9/+9v09ttvp0022ST95Cc/SV/72tcq1rnwwgvTRRddVOV5sd748eOX+3sBAPgifTfdkM46r2q9h//fJ2lI1AzruxjNSr0Gi9tvvz2ddtpp6frrr0/9+vVLw4cPT3vttVd65ZVX0lprrbXI+uedd1669dZb069+9avUq1ev9MADD6QDDjggPfXUU2mbbbapWG/zzTdPDz/8cMX91q3rPT8BANS5G9J3U/tLdk1r9dRiUdn0ia3SDedtkvat74I0M/Va477yyivTcccdlwYNGlTcj4AxcuTIdOONN6azzz57kfV/97vfpXPPPTftvffexf3vfe97RYC44oorisBROUh06dLlC3wnAABfvGmpa3qrZ7tU2lSwqOzt1CpNS6vVdzGanXobvD1v3rw0duzYtMcee/yvMC1bFvdHjx5d7XPmzp2b2rVrV2VZ+/bt0xNPPFFl2YQJE1K3bt3S+uuvn4488sg0efLkxZYltjt79uwqNwAAoBEEi5kzZ6b58+enzp07V1ke92O8RXWim1S0ckRwWLBgQXrooYfSiBEj0tSpUyvWiS5VN998c7r//vvTL37xizRx4sS08847pzlz5tRYlhi30bFjx4pb9+7d6/CdAgBA09eoppu96qqr0kYbbVSMr2jTpk066aSTim5U0dJR9vWvfz0dcsghacsttyyCyH333Zc++OCDdMcdd9S43cGDB6dZs2ZV3KZMmfIFvSMAAGga6i1YdOrUKbVq1Sq9++67VZbH/ZrGR6y55prpnnvuSR999FF68803i5meVl555aLLU01WXXXVtPHGG6fXXnutxnXatm2bOnToUOUGAAA0gmARLQ59+vRJo0aNqlgW3Zvifv/+/Rf73Bhnsfbaa6fPP/88/elPf0r77bdfjet++OGH6fXXX09du5rHGAAAmmRXqJhqNqaOjetSjBs3rpjlKVojyrNEHX300UU3pbKnn366GFPxxhtvpMcff7y4fkWEkTPPPLNinTPOOCM99thjadKkScU0tDEdbbSMHH744fXyHgEAoDmo1+lmDz300DRjxox0wQUXFAO2t95662LQdXlAd8zmVHn8xKefflpcyyKCRXSBimlnYwra6O5U9tZbbxUh4r333iu6Tu20005pzJgxxf8DAADLR4tSqVRaTttutGK62ZgdKgZyG28BADREzz2XUp8+KZ102/tpbdexqOLtca3SNUeulsaOTWnbbeu7NM2nXtyoZoUCAAAaJsECAADIJlgAAADZBAsAACCbYAEAAGQTLAAAgGyCBQAAkE2wAAAAsgkWAABANsECAADIJlgAAADZBAsAACCbYAEAAGQTLAAAgGyCBQAAkE2wAAAAsgkWAABANsECAADIJlgAAADZBAsAACCbYAEAAGQTLAAAgGyCBQAAkE2wAAAAsgkWAABANsECAADIJlgAAADZBAsAACCbYAEAAGQTLAAAgGyCBQAAkE2wAAAAsgkWAABANsECAADIJlgAAADZBAsAACCbYAEAAGQTLAAAgGyCBQAAkE2wAAAAsgkWAABANsECAADIJlgAAADZBAsAACCbYAEAAGQTLAAAgGyCBQAAkE2wAAAAsgkWAABANsECAADIJlgAAADZBAsAACCbYAEAAGQTLAAAgGyCBQAAkK11/iag4Zs/f356/PHH09SpU1PXrl3TzjvvnFq1alXfxQIAaDK0WNDkjRgxIm244YZpt912S0cccUTxb9yP5QAA1A3BgiYtwsPBBx+cevfunUaPHp3mzJlT/Bv3Y7lwAQBQNwQLmnT3p9NPPz1985vfTPfcc0/60pe+lFZeeeXi37gfy88444xiPQAA8ggWNFkxpmLSpEnpnHPOSS1bVt3V4/7gwYPTxIkTi/UAAMgjWNBkxUDtsMUWW1T7eHl5eT0AAJadWaFosmL2p/Diiy8W3Z8WFssrrwcAjdH0iXnVuc/mfpzef2dCakhW67ZRWqHtivX2mbBsWpRKpdIyPrfJmj17durYsWOaNWtW6tChQ30Xh2UUYydi9qcYqB1jKip3h1qwYEHaf//9i3AxYcIEU88C0OhMnpxSr01L6ZOPW2Ru6bmUUp/UsIxNKW2btYX2K5bS+HEt0rrr1lmhmqXZS1EvFudosiIsXHHFFcXsTxEiYkxFdH+KMDFs2LB07733prvuukuoAKBRigpzVJxnzszbzief9EqTJkVFvuHo0aNXat8+bxudOgkVXzQtFtXQYtG0xJSyMTtUDOQu69mzZ7r88svTgQceWK9lAwBoKvViwaIagkXT48rbAABLT1coWEiEiF133bW+iwEA0GSZbhYAAMgmWAAAANkECwAAIJtgAQAAZBMsAACAbIIFAACQTbAAAACyCRYAAEA2wQIAAMgmWAAAANkECwAAIJtgAQAAZBMsAACAbIIFAACQTbAAAACyCRYAAEA2wQIAAMgmWAAAANkECwAAIJtgAQAAZBMsAACAbIIFAABQP8Hi9ddfT+edd146/PDD0/Tp04tlf/vb39JLL72UXyIAAKDpB4vHHnss9e7dOz399NNpxIgR6cMPPyyW//vf/05DhgxZHmUEAACaWrA4++yz0yWXXJIeeuih1KZNm4rlu+++exozZkxdlw8AAGiKweKFF15IBxxwwCLL11prrTRz5sy6KhcAANCUg8Wqq66apk6dusjy559/Pq299tp1VS4AAKApB4vDDjssnXXWWWnatGmpRYsWacGCBenJJ59MZ5xxRjr66KOXTykBAICmFSyGDh2aevXqlbp3714M3N5ss83Sl7/85bTDDjsUM0UBAADNT4tSqVSq7cqx6pQpU9Kaa65ZjKeI8RYRLrbZZpu00UYbpaZi9uzZqWPHjmnWrFmpQ4cO9V0cAABo8PXi1kuz4QgWG264YXG9iggS0WoBAACwVF2hWrZsWQSK9957b/mVCAAAaPpjLH784x+nH/7wh+nFF19cPiUCAACa9hiLsNpqq6WPP/44ff7558UF8tq3b1/l8f/+97+psTPGAgAA0vIbYxGGDx+eUzYAAKAJWupgMXDgwOVTEgAAoPmMsQjz589Pf/rTn9Ill1xS3O6+++5i2bK49tprU48ePVK7du1Sv3790jPPPFPjup999ln60Y9+lDbYYINi/a222irdf//9WdsEAADqIVi89tpradNNNy2usj1ixIjiNmDAgLT55pun119/fam2dfvtt6fTTjstDRkyJD333HNFUNhrr73S9OnTq10/LsB3ww03pKuvvjq9/PLL6YQTTkgHHHBAev7555d5mwAAQD0M3t57772L61ncdtttafXVVy+WxfSzES5iOtqRI0fWelvRmrD99tuna665pri/YMGC4toYJ598cjr77LMXWb9bt27p3HPPTSeeeGLFsoMOOqgYQH7rrbcu0zarY/A2AACkpaoXL3WLxWOPPZZ++tOfVoSKsMYaaxTT0MZjtTVv3rw0duzYtMcee/yvMC1bFvdHjx5d7XPmzp1bdG+qLELFE088sczbBAAA8i11sGjbtm2aM2fOIss//PDDYvrZ2po5c2YxLqNz585Vlsf9adOmVfuc6NJ05ZVXpgkTJhQtEQ899FDRFWvq1KnLvM1yYIk0VvkGAAAsx2DxzW9+Mx1//PHp6aefLrpExW3MmDHFeId99903LU9XXXVVceXvXr16FSHmpJNOSoMGDSpaJXIMGzasaOIp36LrFAAAUHtLXSP/+c9/XszK1L9//6JbUtx23HHHtOGGGxYV/9rq1KlTatWqVXr33XerLI/7Xbp0qfY5a665ZrrnnnvSRx99lN588800fvz4tPLKK6f1119/mbcZBg8eXPQbK9+mTJlS6/cBAAAsQ7BYddVV05///Of06quvprvuuqu4vfLKK8WUs3G2v7aixaFPnz5p1KhRFcuie1Pcj9CyOBFm1l577eLq3zHt7X777Ze1zejeFYNRKt8AAIDleIG8smihiFuOmBY2Lri33Xbbpb59+xZX9Y7WiOjeFGJK2wgQ0VUpRPert99+O2299dbFvxdeeGERHM4888xabxMAAGgAwSKmd40K+1lnnVVlecwU9eyzz6Y777yz1ts69NBD04wZM9IFF1xQDK6OwBAXvCsPvp48eXKV8ROffvppcS2LN954o+gCFVPf/u53vytaUWq7TQAAoAFcxyLGOfz9739PvXv3rrL8hRdeKKZ1XXh8Q2PkOhYAAJCW73UsappWdoUVVjBNKwAANFNLHSyipeL2229fZPkf//jHtNlmm9VVuQAAgKY8xuL8889PBx54YHr99dfT7rvvXiyLWZf+8Ic/LNX4CgAAoBkHi3322ae4lsTQoUOLqWbbt2+fttxyy/Twww+nXXbZZfmUEgAAaFqDt5sDg7cBACAtVb14ma9jUZ7+NcZbxHUivvrVr6aNNtooZ3MAAEAjVetgERee++yzz9LVV19d3J83b1760pe+lF5++eW04oorFhepe+ihh5Z41WwAAKAZzwr14IMPFq0SZbfddltxAbsJEyak999/Px1yyCHpkksuWV7lBAAAmkKwiBBReTrZCBoHH3xwWm+99VKLFi3SD37wg/T8888vr3ICAABNIVi0bNkyVR7nPWbMmKIrVNmqq65atFwAAADNT62Dxaabbpr++te/Fv//0ksvFS0Yu+22W8Xjb775ZurcufPyKSUAANA0Bm/H4OzDDjssjRw5sggWe++9d+rZs2fF4/fdd1/q27fv8ionAADQFFosDjjggCI8xMXwTj311GKa2cpiZqjvf//7y6OMAABAA+cCedVwgTyA+jV//vz0+OOPp6lTp6auXbumnXfeObVq1aq+iwXQ7MxeinpxrVssAOCLMGLEiLThhhsW4/iOOOKI4t+4H8sBaLgECwAajAgPMZV579690+jRo9OcOXOKf+N+LBcuABouXaGqoSsUQP10f4qWiQgR99xzTzHNedmCBQvS/vvvn1588cXiwqy6RQF8MXSFAqDRiTEVkyZNSuecc06VUBHi/uDBg9PEiROL9QBoeGodLD777LP0yiuvVNyPpmkAqCsxUDtsscUW1T5eXl5eD4BGGiwGDhyY9tlnn+JMUjj99NOXZ7kAaGZi9qcQ3Z2qU15eXg+ARhos4gv91VdfTSussEK69tprl2+pAGh2YkrZHj16pKFDhxZjKiqL+8OGDSsuzBrrAdCIg0X5DNFFF12UnnzyyaKfKwDUlRiQfcUVV6R77723GKhdeVaouB/LL7/8cgO3ARp7sNhxxx3T559/Xvz/9ddfn/r167c8ywVAM3TggQemu+66K73wwgtphx12KGYgiX+j1TyWx+MANIPpZj/55JPUvn371NiZbhagfrnyNkDjqxe3rosXnDt3brrmmmvSZZddlqZNm1YXmwSgGYsQseuuu9Z3MQBYHl2hIjzEHOLbbbdd0SwdFy8KN910UzGYbvjw4enUU09dmtcGAACaiFq3WFxwwQXphhtuSHvssUd66qmn0iGHHJIGDRqUxowZk6688srivmZqAABonmodLO688850yy23pH333bcYRLflllsWg7n//e9/pxYtWizfUgIAAE2jK9Rbb72V+vTpU3H107Zt2xZdn4QKAACg5dLM0NGmTZuK+61bt04rr7zy8ioXAADQFLtCxay03/72t4uWivDpp5+mE044Ia200kpV1hsxYkTdlxIAAGgawWLgwIFV7g8YMGB5lAcAAGjKwSKmlQUAAMgaYwEAAFATwQIAAMgmWAAAANkECwAAIJtgAQAAZBMsAACAbIIFAACQTbAAAACyCRYAAEA2wQIAAMgmWAAAANkECwAAIJtgAQAAZBMsAACAbIIFAACQTbAAAACyCRYAAEA2wQIAAMgmWAAAANkECwAAIJtgAQAAZBMsAACAbIIFAACQTbAAAACyCRYAAEA2wQIAAMgmWAAAANkECwAAIJtgAQAAZBMsAACAbIIFAACQTbAAAACyCRYAAEA2wQIAAMgmWAAAANkECwAAIJtgAQAAZBMsAACAbIIFAACQTbAAAACyCRYAAEA2wQIAAMgmWAAAANkECwAAIJtgAQAAZBMsAACAbIIFAACQTbAAAACyCRYAAEA2wQIAAMgmWAAAANkECwAAIJtgAQAAZBMsAACAbIIFAACQTbAAAACyCRYAAEA2wQIAAMgmWAAAANkECwAAIJtgAQAAZBMsAACAbIIFAACQTbAAAACyCRYAAEA2wQIAAMgmWAAAANkECwAAIJtgAQAAZBMsAACAbIIFAADQ+IPFtddem3r06JHatWuX+vXrl5555pnFrj98+PC0ySabpPbt26fu3bunU089NX366acVj1944YWpRYsWVW69evX6At4JAAA0X63r88Vvv/32dNppp6Xrr7++CBURGvbaa6/0yiuvpLXWWmuR9X//+9+ns88+O914441phx12SK+++mr69re/XYSHK6+8smK9zTffPD388MMV91u3rte3CQAATV69tlhEGDjuuOPSoEGD0mabbVYEjBVXXLEIDtV56qmn0o477piOOOKIopVjzz33TIcffvgirRwRJLp06VJx69Sp0xf0jgAAoHmqt2Axb968NHbs2LTHHnv8rzAtWxb3R48eXe1zopUinlMOEm+88Ua677770t57711lvQkTJqRu3bql9ddfPx155JFp8uTJiy3L3Llz0+zZs6vcAACA2qu3PkIzZ85M8+fPT507d66yPO6PHz++2udES0U8b6eddkqlUil9/vnn6YQTTkjnnHNOxTrRpermm28uxmFMnTo1XXTRRWnnnXdOL774YlpllVWq3e6wYcOK9QAAgEY6eHtpPProo2no0KHpuuuuS88991waMWJEGjlyZLr44osr1vn617+eDjnkkLTlllsW4zWiReODDz5Id9xxR43bHTx4cJo1a1bFbcqUKV/QOwIAgKah3losYtxDq1at0rvvvltledyPcRHVOf/889NRRx2Vjj322OJ+796900cffZSOP/74dO655xZdqRa26qqrpo033ji99tprNZalbdu2xQ0AAGhkLRZt2rRJffr0SaNGjapYtmDBguJ+//79q33Oxx9/vEh4iHASomtUdT788MP0+uuvp65du9Zp+QEAgP+p13lYY6rZgQMHpu222y717du3mG42WiBilqhw9NFHp7XXXrsYAxH22WefYiapbbbZphhLEa0Q0YoRy8sB44wzzijur7feeumdd95JQ4YMKR6L2aMAAIAmGCwOPfTQNGPGjHTBBRekadOmpa233jrdf//9FQO6Yzanyi0U5513XnHNivj37bffTmuuuWYRIi699NKKdd56660iRLz33nvF4zHQe8yYMcX/AwAAy0eLUk19iJqxmG62Y8eOxUDuDh061HdxAACgwdeLG9WsUAAAQMMkWAAAANkECwAAIJtgAQAAZBMsAACAbIIFAACQTbAAAACyCRYAAEA2wQIAAMgmWAAAANkECwAAIJtgAQAAZBMsAACAbIIFAACQTbAAAACyCRYAAEA2wQIAAMgmWAAAANkECwAAIJtgAQAAZBMsAACAbIIFAACQTbAAAACyCRYAAEA2wQIAAMgmWAAAANkECwAAIJtgAQAAZBMsAACAbIIFAACQTbAAAACyCRYAAEA2wQIAAMgmWAAAANkECwAAIJtgAQAAZBMsAACAbIIFAACQTbAAAACyCRYAAEA2wQIAAMgmWAAAANkECwAAIJtgAQAAZBMsAACAbIIFAACQTbAAAACyCRYAAEA2wQIAAMgmWAAAANkECwAAIJtgAQAAZBMsAACAbIIFAACQTbAAAACyCRYAAEA2wQIAAMgmWAAAANkECwAAIJtgAQAAZBMsAACAbIIFAACQTbAAAACyCRYAAEA2wQIAAMgmWAAAANkECwAAIJtgAQAAZBMsAACAbIIFAACQTbAAAACyCRYAAEA2wQIAAMgmWAAAANkECwAAIJtgAQAAZBMsAACAbIIFAACQTbAAAACyCRYAAEA2wQIAAMgmWAAAANkECwAAIJtgAQAAZBMsAACAbIIFAACQTbAAAACyCRYAAEA2wQIAAMgmWAAAANkECwAAIJtgAQAAZBMsAACAbIIFAACQTbAAAACyCRYAAEA2wQIAAMgmWAAAANkECwAAIJtgAQAAZBMsAACAbIIFAACQTbAAAAAaf7C49tprU48ePVK7du1Sv3790jPPPLPY9YcPH5422WST1L59+9S9e/d06qmnpk8//TRrmwAAQCMOFrfffns67bTT0pAhQ9Jzzz2Xttpqq7TXXnul6dOnV7v+73//+3T22WcX648bNy795je/KbZxzjnnLPM2AQCAfC1KpVIp1ZNoTdh+++3TNddcU9xfsGBB0Qpx8sknFwFiYSeddFIRKEaNGlWx7PTTT09PP/10euKJJ5Zpm9WZPXt26tixY5o1a1bq0KFDHb1bAABoXJamXlxvLRbz5s1LY8eOTXvsscf/CtOyZXF/9OjR1T5nhx12KJ5T7tr0xhtvpPvuuy/tvffey7zNMHfu3OJDq3wDAABqr3WqJzNnzkzz589PnTt3rrI87o8fP77a5xxxxBHF83baaacUDS2ff/55OuGEEyq6Qi3LNsOwYcPSRRddVCfvCwAAmqN6H7y9NB599NE0dOjQdN111xXjJ0aMGJFGjhyZLr744qztDh48uGjeKd+mTJlSZ2UGAIDmoN5aLDp16pRatWqV3n333SrL436XLl2qfc7555+fjjrqqHTssccW93v37p0++uijdPzxx6dzzz13mbYZ2rZtW9wAAIBG1mLRpk2b1KdPnyoDsWOgddzv379/tc/5+OOPizETlUWQCNE1alm2CQAANOIWixDTwg4cODBtt912qW/fvsU1KqIFYtCgQcXjRx99dFp77bWLMRBhn332SVdeeWXaZpttitmfXnvttaIVI5aXA8aStgkAADSxYHHooYemGTNmpAsuuCBNmzYtbb311un++++vGHw9efLkKi0U5513XmrRokXx79tvv53WXHPNIlRceumltd4mAADQxK5j0VC5jgUAAKTGcR0LAACg6RAsAACAbIIFAACQTbAAAACyCRYAAEA2wQIAAMgmWAAAAI37AnkAADR+8+fPT48//niaOnVq6tq1a9p5551Tq1at6rtYfMG0WAAAsMxGjBiRNtxww7TbbrulI444ovg37sdymhfBAgCAZRLh4eCDD069e/dOo0ePTnPmzCn+jfuxXLhoXlqUSqVSfReiMV+6HACguXZ/ipaJCBH33HNPatnyf+erFyxYkPbff//04osvpgkTJugW1UzqxVosAABYajGmYtKkSemcc86pEipC3B88eHCaOHFisR7Ng2ABAMBSi4HaYYsttqj28fLy8no0fYIFAABLLWZ/CtHdqTrl5eX1aPoECwAAllpMKdujR480dOjQYkxFZXF/2LBhqWfPnsV6NA+CBQAASy0GZF9xxRXp3nvvLQZqV54VKu7H8ssvv9zA7WbEBfIAAFgmBx54YLrrrrvS6aefnnbYYYeK5dFSEcvjcZoP081Ww3SzAAC158rbTdfS1Iu1WAAAkCVCxK677lrfxaCeGWMBAABkEywAAIBsggUAAJBNsAAAALIJFgAAQDbBAgAAyCZYAAAA2QQLAAAgm2ABAABkEywAAIBsggUAAJBNsAAAALIJFgAAQDbBAgAAyCZYAAAA2QQLAAAgW+v8TTQ9pVKp+Hf27Nn1XRQAAKg35fpwuX68OIJFNebMmVP827179/ouCgAANIj6cceOHRe7TotSbeJHM7NgwYL0zjvvpFVWWSW1aNGivotDHSbuCItTpkxJHTp0qO/iAEvgmIXGxTHbNEVUiFDRrVu31LLl4kdRaLGoRnxo66yzTn0Xg+Ukvux84UHj4ZiFxsUx2/QsqaWizOBtAAAgm2ABAABkEyxoNtq2bZuGDBlS/As0fI5ZaFwcsxi8DQAAZNNiAQAAZBMsAACAbIIFAACQTbCgwYuLFN5zzz31XQxolr797W+n/fffv+L+rrvumk455ZR6LVNDdOGFF6att966vosBy6RHjx5p+PDhdb4uzY9gQa0qFlG5j9sKK6yQevbsmc4888z06aefpubyvivfXnvttQZTyaN5mTZtWvrBD36QNtxww9SuXbvUuXPntOOOO6Zf/OIX6eOPP/5CyjBixIh08cUX18t+vfAxucYaa6Svfe1r6T//+U+q75MdZ5xxRho1atQXWg6a129vHO9f/epX04033pgWLFhQp6/17LPPpuOPP77O163L397yLYINDZdgQa3Ej/fUqVPTG2+8kX72s5+lG264oZhSrrm878q3CFbLYt68eXVePpqPOPa22Wab9OCDD6ahQ4em559/Po0ePboI+ffee296+OGHa3zuZ599VmflWH311dMqq6ySGsIxGRX51q1bp29+85upvq288spF0IHlsb9PmjQp/e1vf0u77bZbcXIh9vnPP/+8zl5nzTXXTCuuuGKdr7ssrrrqqiq/ueGmm26quB/BpjK/rQ1MTDcLizNw4MDSfvvtV2XZgQceWNpmm20q7s+cObN02GGHlbp161Zq3759aYsttij9/ve/r/KcXXbZpXTyySeXfvjDH5ZWW221UufOnUtDhgypss6rr75a2nnnnUtt27YtbbrppqUHH3wwpkMu3X333RXr/Oc//ynttttupXbt2pVWX3310nHHHVeaM2fOIuW99NJLS2uttVapY8eOpYsuuqj02Weflc4444zitddee+3SjTfeuNTvu7JHH320tP3225fatGlT6tKlS+mss84qXqPy+z3xxBNLP/jBD0prrLFGaddddy2Wv/DCC6Wvfe1rpZVWWqko34ABA0ozZsyoeN6dd95ZfH7l9/eVr3yl9OGHHxafVXwWlW+PPPLIYt8DTcdee+1VWmeddYp9oToLFiyo+P/YN6677rrSPvvsU1pxxRWLfefzzz8vHXPMMaUePXoU+9bGG29cGj58eJVtxDqnnnpqcczEvhfH6tFHH13lOIj9Ovbpsk8//bR0+umnF8d+vFbfvn2r7Jc33XRTsb3777+/1KtXr2K/j/fyzjvvFI8vzX5d3TH5+OOPF8+ZPn16rb8j5s+fX3wnxPdAHL9bbbVV6W9/+1vF43Pnzi2O3Tiu47to3XXXLQ0dOrR4bL311qtS1rhffh+xnYXLetlllxXbiXJ8//vfL82bN69infgM9t5776Kc8Xe57bbbiu397Gc/q/b907zU9Bs0atSoYt/71a9+VbHs/fffL33nO98pderUqbTKKqsU+/+//vWvKs/7y1/+Utpuu+2KfTp+k/bff/+Kxyrvd/FdEvtz9+7di+Oja9euxW93deuGN998s7TvvvsWx3a89iGHHFKaNm1axePlY+OWW24pntuhQ4fSoYceWpo9e3atPoeF6wCxjR/96Eelo446qni9+JzK3wU77bRTcTzFd2WUufL35ZK+q6gbWixYai+++GJ66qmnUps2bSqWRbeoPn36pJEjRxaPRzPpUUcdlZ555pkqz/3tb3+bVlpppfT000+nn/70p+lHP/pReuihh4rHomn3wAMPLLYbj19//fXprLPOqvL8jz76KO21115ptdVWK85a3HnnncWZ2pNOOqnKen//+9/TO++8k/7xj3+kK6+8smhdiTM88bzY9gknnJC++93vprfeemuZPoO333477b333mn77bdP//73v4uuKL/5zW/SJZdcssj7jffz5JNPFu/ngw8+SLvvvntx5vmf//xnuv/++9O7776bvvWtbxXrx9mYww8/PB1zzDFp3Lhx6dFHHy0+k/huja4WsV7lM7Y77LDDMpWfxuW9994rWipOPPHE4vipTnQRWLjP/wEHHJBeeOGFYn+K42udddYpjpmXX345XXDBBemcc85Jd9xxR8VzrrjiinTzzTcXXS2eeOKJ9N///jfdfffdiy1bHHvRcvLHP/6x6JJ0yCGHFPvohAkTKtaJblqXX355+t3vflcck5MnTy7255CzX3/44Yfp1ltvLbqGlVsLavMdEWdE471GmaLMsf6+++5bUeaf//zn6S9/+Uvx2bzyyivptttuq+h+UT5bWj6DuvDZ08oeeeSR9Prrrxf/xndBfLZxKzv66KOL76k4zv/0pz+lX/7yl2n69Om1eu80X/EbstVWWxXdEsviuIt9J1o1xo4dm7bddtv0la98pTiGQ/w2x/dB/G5Fa2e09vXt27fa7ce+WO6ZEMdEdPvr3bt3tevG98p+++1XvM5jjz1W/J5H6+qhhx5aZb04DmI70boat1j3xz/+8TJ/BnHsxmcQ7+X8888vth/fIQcddFBxTN9+++3Fd1jl474231XUgToKKDRhcTagVatWxdmIONMRu03Lli1Ld91112Kf941vfKM4O1D5TGecTagszvjHmf7wwAMPlFq3bl16++23Kx6Ps4iVz1b88pe/LFocKp+FGDlyZFGe8hmSKG+c0YizkmWbbLJJ0RJS+cxsvJ8//OEPtXrf5dvBBx9cPHbOOecU26x8lvjaa68trbzyyhWvG++3cqtOuPjii0t77rlnlWVTpkwp3uMrr7xSGjt2bPH/kyZNWqZWFJqmMWPGFPvFiBEjqiyPs47lffPMM8+sWB7rnnLKKUvcbpyVP+iggyrux5nJn/70pxX3owUuzvzV1GIRZyrjGKl8zIZoZRs8eHBFi0WU57XXXqtyrESL5dLu1wsfk7HdKHMcN2W1+Y6IM5bRornwd1G0KIQ407n77rtXOb4Xdwa1phaL+B6K75qyOJMbZ2rDuHHjiu08++yzFY9PmDChWKbFgiUdF7EfRat++Ux9tALEGfnKNthgg9INN9xQ/H///v1LRx55ZI2vVbkV4oorrihaNCu3rtW0bvQqiGNy8uTJFY+/9NJLxX78zDPPVBwb0UJQuYUiWkP79eu3zC0WlVtbQrTWHH/88VWWxecSx/0nn3xSq+8q6kbruggnNH3RrzPOysfZwDiTEf2a48xA2fz584t+33GGL87mR5/HuXPnLtIPc8stt6xyv2vXrhVn6OIMfffu3VO3bt0qHu/fv3+V9WOdOEtR+axtDF6NsyZxZjEGt4XNN988tWz5vwa5WL7FFltU3G/VqlVxhnNJZwfL77us/LpRjihb5bPEUY44gxqtIOuuu26xLFpxKovWjTh7Gf2xFxZnXPbcc8/iLFOcHYqzqHH/4IMPLs6+wsKiRTD2/SOPPLI43irbbrvtFln/2muvLVojosXgk08+KY7T8kxGs2bNKs7A9+vXr2L9OM5jO///b/uiojUkjv2NN964yvIoS+XxBvE9sMEGG1R73C+tysfk+++/n6677rr09a9/vfgs1ltvvSV+R7Rv375oJYhllcX9OD7Lg0djkOwmm2xSnNGM1s44FpdWfA/Fd03l9x2fWYiyxOcbZ5bLouXFsU5txDFZ/v2J/TZ+exYe4xPHePyuhH/961/puOOOq9W240x+zPq0/vrrF/t/tHLss88+xf66sPLvdtzKNttss7TqqqsWj0WrfogWv8pjs3K+A6r7fovPIFohonWx8mcUx/3EiROLVpTafFeRT7CgVuJHOn70QlRM4oc7uv585zvfKZZddtllRfeC+DKKSnGsH1NSLjyoKma2qCy+GOt6douaXmdZXrvy+14WC3dbiS//+IL+yU9+ssi68UUblZBoSo6uZtH15eqrr07nnntu0X1rWQeN0/jFPhj7a1RGK4sf/hCV5SXte9H8H92OogtQhOL4kY/jNvatZRX7c+yz0fWicgU6VA7P1R17NYWVJVn4mPz1r3+dOnbsmH71q18t0hVxWUVlPyoj0a0kulFFV6099tgj3XXXXUu1nS/q+47mJyrt5d+EOA7j9yO61C0sKvg1fUfUJEJCfNfEvh+/R9///veL74rovrTwPl1fx0J1v63Rvfn//u//Flk3TvRF6KjNdxX5jLFgqUVLQPTNPu+884ozIiHGEEQ/ywEDBhShIyo8r7766lJtd9NNN01TpkypmAUijBkzZpF14sxEtJyUxWtHmeLs4hclyhF9NStXjqIcUVmLfuyLq7C89NJLxdmbqBxVvpW/KOMLN86eXnTRRUX/0RijUe7nHv8fZ11oXuKMWpxBv+aaa6rs+0sj9s8YuxCVhBjjE/tc+WxmiMp5VE4qB42YdSZ+iGsS24n9Mc48Lrw/d+nSpdZly9mv43iJ47/8XbSk74gOHToUraKxrLK4H2day2K96CcegSX6a0e/83J/9agk5R6HUZb4fOMYL4uprKMVBhYnxhBGy1e510D8rsRU1NGisPBx2KlTp4reAkszHXIEkTgJFuONIrDE7125ta263+24lcUYrhhPWPl4Wt7iM4jXXfj9xy2+X+rqu4olEyxYJtFUGqk/ulaEjTbaqOJMe5xJiTMHMSh5acQZwWimHDhwYFExePzxx4uz9ZVFl4+Yvz/WiUHi0a3o5JNPLgaKl7tBfRGichZfpPHa48ePT3/+85+LAeKnnXZalS5YC4vBt1E5iQHaMegzKnYPPPBAGjRoUPGlF5W66FIWA7uju0oMzpsxY0bx5R0ikMSZlzibNHPmzDqdRpSGLbr8REU0ugBERTeOs9gPYvBy7IMLn4VbWByjsV/F/hahPwY8LjzwOKaxjAGVMcgythn7eVQQahLHaxyTMQg59tU4yx9dkoYNG1YMFq2tpdmvo+tCVKLiFp9BHIPllsDafkf88Ic/LFoN43OM1zz77LOLriLx/kNM+PCHP/yh+Azis4oB4FH5KJ/9jfJGJS3KsKxBoFevXsV3Xkx0EZ9ZBIz4/6jQLTwQn+arvL9HF+Pnnnuu+H2Ik3jRPS+OuxD7UbRCxrVgoqU7pqaN3+L4/YxjPsTvU+zT8W8cNxESqms5DzHBQPRIiOMnuhDFd0zsl9HVcGHx2tFLIY67KF/sy1GuXXbZpdrumMtLTPQS7zkGaMexHAOy43e5PHi7rr6rWDLBgmUSZ0bigI2ZneLMYLRexBmDGBcQV+aNH+GlvZBbVMjjzHyceYzZKo499th06aWXVlkn+mpHxSgq59F3M8YfxJiEOJP7RVp77bXTfffdV3wxRQtNzDIV3cLic1ic8pnSCBHRZzu+kKPLWFRY4v3HWdKYNSf6tMYXYWwvuq5EH/IQfWTjTGd8Ycdc4gufdaXpijEKUfmMH/LBgwcX+13sB9FdLro4LemidRH2Y4axOAsf4yhipqkIDpWdfvrpRQU8KuXl7lIxk8zixOxI8WMdz419M477CCzlcUa1sTT7dcykFi0rcYv3UZ75Kb53avsdEd0l4iRAlDmOwdhmzAIV4SvE+47vtihPbCMqanG8l08axDEZJ1Kiy0icCV1Wt9xySxF2vvzlLxefc3wO8doRjKDy/h5hNsY7RFCOVoSoNJdPJkQQjf0z9qM4SRW/HYcddlh68803K8J0HB9xnMR+HuOqYmaphWdtLIvfo2ipi5bzaOmILlF//etfqx2LEK8dZYmxQfH68f0UPRYitH+RopzRVStOBOy8887FcRkz31Ues1kX31UsWYsYwV2L9QCA5SgmfoiwEhW5CEMAjY1gAQD11Fc+unFFq0mMLYurqEeXlzjruqyDZAHqk1mhAKAexFiSmAgj+rFHF6gYXB/TZQoVQGOlxQIAAMhm8DYAAJBNsAAAALIJFgAAQDbBAgAAyCZYAAAA2QQLAAAgm2ABAABkEywAAIBsggUAAJBy/X/2NTwr+LzuIwAAAABJRU5ErkJggg=="
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "execution_count": 46
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 2
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython2",
   "version": "2.7.6"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
