[INF:CM0023] Creating log file ../../build/regression/SignedBin/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<49> s<48> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<13> s<3> l<1:1> el<1:7>
n<prim_subreg> u<3> t<StringConst> p<13> s<12> l<1:8> el<1:19>
n<> u<4> t<PortDir_Inp> p<9> s<8> l<2:1> el<2:6>
n<> u<5> t<IntVec_TypeLogic> p<6> l<2:7> el<2:12>
n<> u<6> t<Data_type> p<7> c<5> l<2:7> el<2:12>
n<> u<7> t<Data_type_or_implicit> p<8> c<6> l<2:7> el<2:12>
n<> u<8> t<Net_port_type> p<9> c<7> l<2:7> el<2:12>
n<> u<9> t<Net_port_header> p<11> c<4> s<10> l<2:1> el<2:12>
n<test> u<10> t<StringConst> p<11> l<2:13> el<2:17>
n<> u<11> t<Ansi_port_declaration> p<12> c<9> l<2:1> el<2:17>
n<> u<12> t<List_of_port_declarations> p<13> c<11> l<1:19> el<3:2>
n<> u<13> t<Module_ansi_header> p<14> c<2> l<1:1> el<3:3>
n<> u<14> t<Module_declaration> p<15> c<13> l<1:1> el<5:10>
n<> u<15> t<Description> p<48> c<14> s<47> l<1:1> el<5:10>
n<> u<16> t<Module_keyword> p<20> s<17> l<7:1> el<7:7>
n<dut> u<17> t<StringConst> p<20> s<19> l<7:8> el<7:11>
n<> u<18> t<Port> p<19> l<7:12> el<7:12>
n<> u<19> t<List_of_ports> p<20> c<18> l<7:11> el<7:13>
n<> u<20> t<Module_nonansi_header> p<46> c<16> s<45> l<7:1> el<7:14>
n<prim_subreg> u<21> t<StringConst> p<42> s<41> l<9:1> el<9:12>
n<s> u<22> t<StringConst> p<23> l<9:13> el<9:14>
n<> u<23> t<Name_of_instance> p<41> c<22> s<40> l<9:13> el<9:14>
n<test> u<24> t<StringConst> p<39> s<37> l<9:16> el<9:20>
n<24> u<25> t<IntConst> p<26> l<9:22> el<9:24>
n<> u<26> t<Primary_literal> p<27> c<25> l<9:22> el<9:24>
n<> u<27> t<Primary> p<28> c<26> l<9:22> el<9:24>
n<> u<28> t<Expression> p<34> c<27> s<33> l<9:22> el<9:24>
n<1'sb0> u<29> t<IntConst> p<30> l<9:26> el<9:31>
n<> u<30> t<Primary_literal> p<31> c<29> l<9:26> el<9:31>
n<> u<31> t<Primary> p<32> c<30> l<9:26> el<9:31>
n<> u<32> t<Expression> p<33> c<31> l<9:26> el<9:31>
n<> u<33> t<Concatenation> p<34> c<32> l<9:25> el<9:32>
n<> u<34> t<Multiple_concatenation> p<35> c<28> l<9:21> el<9:33>
n<> u<35> t<Primary> p<36> c<34> l<9:21> el<9:33>
n<> u<36> t<Expression> p<39> c<35> s<38> l<9:21> el<9:33>
n<> u<37> t<OpenParens> p<39> s<36> l<9:20> el<9:21>
n<> u<38> t<CloseParens> p<39> l<9:33> el<9:34>
n<> u<39> t<Named_port_connection> p<40> c<24> l<9:15> el<9:34>
n<> u<40> t<List_of_port_connections> p<41> c<39> l<9:15> el<9:34>
n<> u<41> t<Hierarchical_instance> p<42> c<23> l<9:13> el<9:35>
n<> u<42> t<Module_instantiation> p<43> c<21> l<9:1> el<9:36>
n<> u<43> t<Module_or_generate_item> p<44> c<42> l<9:1> el<9:36>
n<> u<44> t<Non_port_module_item> p<45> c<43> l<9:1> el<9:36>
n<> u<45> t<Module_item> p<46> c<44> l<9:1> el<9:36>
n<> u<46> t<Module_declaration> p<47> c<20> l<7:1> el<10:10>
n<> u<47> t<Description> p<48> c<46> l<7:1> el<10:10>
n<> u<48> t<Source_text> p<49> c<15> l<1:1> el<10:10>
n<> u<49> t<Top_level_rule> c<1> l<1:1> el<12:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "prim_subreg".

[WRN:PA0205] dut.sv:7:1: No timescale set for "dut".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:7:1: Compile module "work@dut".

[INF:CP0303] dut.sv:1:1: Compile module "work@prim_subreg".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:7:1: Top level module "work@dut".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/SignedBin/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/SignedBin/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/SignedBin/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@dut)
|vpiElaborated:1
|vpiName:work@dut
|uhdmallModules:
\_module: work@dut (work@dut), file:dut.sv, line:7:1, endln:10:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@dut
  |vpiDefName:work@dut
|uhdmallModules:
\_module: work@prim_subreg (work@prim_subreg), file:dut.sv, line:1:1, endln:5:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@prim_subreg
  |vpiDefName:work@prim_subreg
  |vpiNet:
  \_logic_net: (work@prim_subreg.test), line:2:13, endln:2:17
    |vpiParent:
    \_module: work@prim_subreg (work@prim_subreg), file:dut.sv, line:1:1, endln:5:10
    |vpiName:test
    |vpiFullName:work@prim_subreg.test
    |vpiNetType:36
  |vpiPort:
  \_port: (test), line:2:13, endln:2:17
    |vpiParent:
    \_module: work@prim_subreg (work@prim_subreg), file:dut.sv, line:1:1, endln:5:10
    |vpiName:test
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@prim_subreg.test), line:2:13, endln:2:17
|uhdmtopModules:
\_module: work@dut (work@dut), file:dut.sv, line:7:1, endln:10:10
  |vpiName:work@dut
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module: work@prim_subreg (work@dut.s), file:dut.sv, line:9:1, endln:9:36
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:7:1, endln:10:10
    |vpiName:s
    |vpiFullName:work@dut.s
    |vpiDefName:work@prim_subreg
    |vpiDefFile:dut.sv
    |vpiDefLineNo:1
    |vpiNet:
    \_logic_net: (work@dut.s.test), line:2:13, endln:2:17
      |vpiParent:
      \_module: work@prim_subreg (work@dut.s), file:dut.sv, line:9:1, endln:9:36
      |vpiTypespec:
      \_logic_typespec: , line:2:7, endln:2:12
      |vpiName:test
      |vpiFullName:work@dut.s.test
      |vpiNetType:36
    |vpiInstance:
    \_module: work@dut (work@dut), file:dut.sv, line:7:1, endln:10:10
    |vpiPort:
    \_port: (test), line:2:13, endln:2:17
      |vpiParent:
      \_module: work@prim_subreg (work@dut.s), file:dut.sv, line:9:1, endln:9:36
      |vpiName:test
      |vpiDirection:1
      |vpiHighConn:
      \_constant: , line:9:21, endln:9:33
        |vpiDecompile:000000000000000000000000
        |vpiSize:24
        |BIN:000000000000000000000000
        |vpiTypespec:
        \_int_typespec: 
          |UINT:1
        |vpiConstType:3
      |vpiLowConn:
      \_ref_obj: (work@dut.s.test), line:9:16, endln:9:20
        |vpiParent:
        \_port: (test), line:2:13, endln:2:17
        |vpiName:test
        |vpiFullName:work@dut.s.test
        |vpiActual:
        \_logic_net: (work@dut.s.test), line:2:13, endln:2:17
      |vpiTypedef:
      \_logic_typespec: , line:2:7, endln:2:12
      |vpiInstance:
      \_module: work@prim_subreg (work@dut.s), file:dut.sv, line:9:1, endln:9:36
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/SignedBin/dut.sv | ${SURELOG_DIR}/build/regression/SignedBin/roundtrip/dut_000.sv | 3 | 10 | 

