 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10000
        -sort_by slack
Design : distr_arith
Version: O-2018.06-SP5-1
Date   : Sun Nov 27 15:54:53 2022
****************************************

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

  Startpoint: x3_bit[4] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_31_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x3_bit[4] (in)                           0.02       0.07 f
  U750/Y (BUFX3TS)                         0.16       0.23 f
  U1299/Y (NOR2BX1TS)                      0.30       0.53 f
  U1308/Y (OR2X1TS)                        0.43       0.96 f
  U1576/Y (AOI22X1TS)                      0.18       1.14 r
  U596/Y (NAND2BX1TS)                      0.14       1.28 f
  U1587/Y (XNOR2X1TS)                      0.19       1.47 r
  U921/CO (ADDFX1TS)                       0.75       2.22 r
  U912/S (ADDFX1TS)                        0.44       2.66 f
  U889/S (ADDFX1TS)                        0.72       3.39 f
  U2139/S (CMPR32X2TS)                     0.71       4.09 f
  U2207/S (CMPR32X2TS)                     0.52       4.61 f
  U638/Y (OR2X2TS)                         0.32       4.93 f
  U2537/Y (NAND2X1TS)                      0.11       5.04 r
  U837/Y (XNOR2X1TS)                       0.17       5.21 r
  U566/Y (BUFX4TS)                         0.35       5.56 r
  U829/Y (NOR2X1TS)                        0.15       5.72 f
  U551/Y (OAI21XLTS)                       0.45       6.17 r
  U811/Y (AOI21X1TS)                       0.34       6.51 f
  U1007/Y (OAI21X1TS)                      0.26       6.78 r
  U777/Y (AOI21X1TS)                       0.22       7.00 f
  U771/Y (OAI21X1TS)                       0.29       7.28 r
  U764/Y (AOI21X2TS)                       0.21       7.49 f
  U615/Y (OAI21X1TS)                       0.29       7.78 r
  U761/Y (AOI21X2TS)                       0.22       8.00 f
  U759/Y (OAI21X2TS)                       0.20       8.20 r
  U757/Y (AOI21X1TS)                       0.18       8.38 f
  U613/Y (OAI21X1TS)                       0.31       8.69 r
  U753/Y (AOI21X2TS)                       0.23       8.92 f
  U751/Y (OAI21X2TS)                       0.20       9.12 r
  U2634/Y (XNOR2X4TS)                      0.31       9.43 r
  dff0_data_out_reg_31_/D (DFFRX1TS)       0.00       9.43 r
  data arrival time                                   9.43

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_31_/CK (DFFRX1TS)      0.00      10.00 r
  library setup time                      -0.57       9.43
  data required time                                  9.43
  -----------------------------------------------------------
  data required time                                  9.43
  data arrival time                                  -9.43
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: x8_bit[6] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_30_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x8_bit[6] (in)                           0.03       0.08 f
  U521/Y (OR2X1TS)                         0.42       0.49 f
  U1410/Y (INVX2TS)                        0.12       0.61 r
  U1348/Y (INVX2TS)                        0.07       0.68 f
  U725/Y (NAND2X1TS)                       0.14       0.82 r
  U722/Y (INVX2TS)                         0.11       0.92 f
  U1622/Y (NAND2X1TS)                      0.16       1.08 r
  U1423/Y (INVX2TS)                        0.12       1.20 f
  U1424/Y (INVX2TS)                        0.09       1.29 r
  U2210/Y (NAND2X1TS)                      0.13       1.42 f
  U2211/Y (NAND2X1TS)                      0.12       1.54 r
  U2212/Y (NAND3X1TS)                      0.17       1.71 f
  U905/Y (NOR2X1TS)                        0.20       1.91 r
  U1199/Y (NAND4XLTS)                      0.22       2.13 f
  U515/Y (OAI21XLTS)                       0.31       2.44 r
  U879/Y (OAI211X1TS)                      0.25       2.69 f
  U869/S (ADDFX1TS)                        0.73       3.42 f
  U445/CO (ADDFX1TS)                       0.64       4.06 f
  U440/CO (CMPR32X2TS)                     0.48       4.54 f
  U2482/S (CMPR32X2TS)                     0.78       5.31 f
  U2472/Y (NOR2X1TS)                       0.23       5.54 r
  U2474/Y (NOR2X1TS)                       0.16       5.71 f
  U838/Y (AOI21X1TS)                       0.19       5.89 r
  U1072/Y (OAI21X1TS)                      0.19       6.08 f
  U824/Y (CLKINVX2TS)                      0.14       6.22 r
  U820/Y (OAI21X2TS)                       0.13       6.35 f
  U2527/Y (AOI21X1TS)                      0.21       6.56 r
  U808/Y (CLKXOR2X2TS)                     0.67       7.23 f
  U2545/Y (NOR2X1TS)                       0.42       7.65 r
  U2546/Y (NOR2X1TS)                       0.20       7.85 f
  U761/Y (AOI21X2TS)                       0.21       8.06 r
  U759/Y (OAI21X2TS)                       0.16       8.22 f
  U757/Y (AOI21X1TS)                       0.24       8.46 r
  U613/Y (OAI21X1TS)                       0.24       8.70 f
  U753/Y (AOI21X2TS)                       0.27       8.97 r
  U1719/Y (CLKXOR2X4TS)                    0.54       9.51 f
  dff0_data_out_reg_30_/D (DFFRX2TS)       0.00       9.51 f
  data arrival time                                   9.51

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_30_/CK (DFFRX2TS)      0.00      10.00 r
  library setup time                      -0.48       9.52
  data required time                                  9.52
  -----------------------------------------------------------
  data required time                                  9.52
  data arrival time                                  -9.51
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: x3_bit[4] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_29_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x3_bit[4] (in)                           0.02       0.07 f
  U750/Y (BUFX3TS)                         0.16       0.23 f
  U1299/Y (NOR2BX1TS)                      0.30       0.53 f
  U1308/Y (OR2X1TS)                        0.43       0.96 f
  U1576/Y (AOI22X1TS)                      0.18       1.14 r
  U596/Y (NAND2BX1TS)                      0.14       1.28 f
  U1587/Y (XNOR2X1TS)                      0.19       1.47 r
  U921/CO (ADDFX1TS)                       0.75       2.22 r
  U912/S (ADDFX1TS)                        0.44       2.66 f
  U889/S (ADDFX1TS)                        0.72       3.39 f
  U2139/S (CMPR32X2TS)                     0.71       4.09 f
  U2207/S (CMPR32X2TS)                     0.52       4.61 f
  U638/Y (OR2X2TS)                         0.32       4.93 f
  U2537/Y (NAND2X1TS)                      0.11       5.04 r
  U837/Y (XNOR2X1TS)                       0.17       5.21 r
  U566/Y (BUFX4TS)                         0.35       5.56 r
  U829/Y (NOR2X1TS)                        0.15       5.72 f
  U551/Y (OAI21XLTS)                       0.45       6.17 r
  U811/Y (AOI21X1TS)                       0.34       6.51 f
  U1007/Y (OAI21X1TS)                      0.26       6.78 r
  U777/Y (AOI21X1TS)                       0.22       7.00 f
  U771/Y (OAI21X1TS)                       0.29       7.28 r
  U764/Y (AOI21X2TS)                       0.21       7.49 f
  U615/Y (OAI21X1TS)                       0.29       7.78 r
  U761/Y (AOI21X2TS)                       0.22       8.00 f
  U759/Y (OAI21X2TS)                       0.20       8.20 r
  U757/Y (AOI21X1TS)                       0.18       8.38 f
  U613/Y (OAI21X1TS)                       0.31       8.69 r
  U1720/Y (XNOR2X2TS)                      0.58       9.27 r
  dff0_data_out_reg_29_/D (DFFRX2TS)       0.00       9.27 r
  data arrival time                                   9.27

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_29_/CK (DFFRX2TS)      0.00      10.00 r
  library setup time                      -0.72       9.28
  data required time                                  9.28
  -----------------------------------------------------------
  data required time                                  9.28
  data arrival time                                  -9.27
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: x3_bit[4] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_24_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x3_bit[4] (in)                           0.02       0.07 f
  U750/Y (BUFX3TS)                         0.16       0.23 f
  U1299/Y (NOR2BX1TS)                      0.30       0.53 f
  U1308/Y (OR2X1TS)                        0.43       0.96 f
  U1576/Y (AOI22X1TS)                      0.18       1.14 r
  U596/Y (NAND2BX1TS)                      0.14       1.28 f
  U1587/Y (XNOR2X1TS)                      0.19       1.47 r
  U921/CO (ADDFX1TS)                       0.75       2.22 r
  U912/S (ADDFX1TS)                        0.44       2.66 f
  U889/S (ADDFX1TS)                        0.72       3.39 f
  U2139/S (CMPR32X2TS)                     0.71       4.09 f
  U2207/S (CMPR32X2TS)                     0.52       4.61 f
  U638/Y (OR2X2TS)                         0.32       4.93 f
  U2537/Y (NAND2X1TS)                      0.11       5.04 r
  U837/Y (XNOR2X1TS)                       0.17       5.21 r
  U566/Y (BUFX4TS)                         0.35       5.56 r
  U829/Y (NOR2X1TS)                        0.15       5.72 f
  U551/Y (OAI21XLTS)                       0.45       6.17 r
  U811/Y (AOI21X1TS)                       0.34       6.51 f
  U1007/Y (OAI21X1TS)                      0.26       6.78 r
  U777/Y (AOI21X1TS)                       0.22       7.00 f
  U771/Y (OAI21X1TS)                       0.29       7.28 r
  U764/Y (AOI21X2TS)                       0.21       7.49 f
  U615/Y (OAI21X1TS)                       0.29       7.78 r
  U761/Y (AOI21X2TS)                       0.22       8.00 f
  U759/Y (OAI21X2TS)                       0.20       8.20 r
  U614/Y (INVX2TS)                         0.13       8.33 f
  U1172/Y (OAI21X1TS)                      0.24       8.56 r
  U2649/Y (AOI21X1TS)                      0.20       8.76 f
  U1327/Y (CLKXOR2X2TS)                    0.62       9.38 f
  dff0_data_out_reg_24_/D (DFFRX2TS)       0.00       9.38 f
  data arrival time                                   9.38

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_24_/CK (DFFRX2TS)      0.00      10.00 r
  library setup time                      -0.57       9.43
  data required time                                  9.43
  -----------------------------------------------------------
  data required time                                  9.43
  data arrival time                                  -9.38
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: x3_bit[4] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_20_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x3_bit[4] (in)                           0.02       0.07 f
  U750/Y (BUFX3TS)                         0.16       0.23 f
  U1299/Y (NOR2BX1TS)                      0.30       0.53 f
  U1308/Y (OR2X1TS)                        0.43       0.96 f
  U1576/Y (AOI22X1TS)                      0.18       1.14 r
  U596/Y (NAND2BX1TS)                      0.14       1.28 f
  U1587/Y (XNOR2X1TS)                      0.19       1.47 r
  U921/CO (ADDFX1TS)                       0.75       2.22 r
  U912/S (ADDFX1TS)                        0.44       2.66 f
  U889/S (ADDFX1TS)                        0.72       3.39 f
  U2139/S (CMPR32X2TS)                     0.71       4.09 f
  U2207/S (CMPR32X2TS)                     0.52       4.61 f
  U638/Y (OR2X2TS)                         0.32       4.93 f
  U2537/Y (NAND2X1TS)                      0.11       5.04 r
  U837/Y (XNOR2X1TS)                       0.17       5.21 r
  U566/Y (BUFX4TS)                         0.35       5.56 r
  U829/Y (NOR2X1TS)                        0.15       5.72 f
  U551/Y (OAI21XLTS)                       0.45       6.17 r
  U811/Y (AOI21X1TS)                       0.34       6.51 f
  U1007/Y (OAI21X1TS)                      0.26       6.78 r
  U777/Y (AOI21X1TS)                       0.22       7.00 f
  U771/Y (OAI21X1TS)                       0.29       7.28 r
  U764/Y (AOI21X2TS)                       0.21       7.49 f
  U615/Y (OAI21X1TS)                       0.29       7.78 r
  U761/Y (AOI21X2TS)                       0.22       8.00 f
  U1178/Y (INVX2TS)                        0.12       8.12 r
  U1177/Y (AOI21X1TS)                      0.15       8.26 f
  U553/Y (OAI21XLTS)                       0.35       8.62 r
  U429/Y (XNOR2X2TS)                       0.60       9.22 r
  dff0_data_out_reg_20_/D (DFFRX2TS)       0.00       9.22 r
  data arrival time                                   9.22

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_20_/CK (DFFRX2TS)      0.00      10.00 r
  library setup time                      -0.72       9.28
  data required time                                  9.28
  -----------------------------------------------------------
  data required time                                  9.28
  data arrival time                                  -9.22
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: x8_bit[6] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_26_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x8_bit[6] (in)                           0.03       0.08 f
  U521/Y (OR2X1TS)                         0.42       0.49 f
  U1410/Y (INVX2TS)                        0.12       0.61 r
  U1348/Y (INVX2TS)                        0.07       0.68 f
  U725/Y (NAND2X1TS)                       0.14       0.82 r
  U722/Y (INVX2TS)                         0.11       0.92 f
  U1622/Y (NAND2X1TS)                      0.16       1.08 r
  U1423/Y (INVX2TS)                        0.12       1.20 f
  U1424/Y (INVX2TS)                        0.09       1.29 r
  U2210/Y (NAND2X1TS)                      0.13       1.42 f
  U2211/Y (NAND2X1TS)                      0.12       1.54 r
  U2212/Y (NAND3X1TS)                      0.17       1.71 f
  U905/Y (NOR2X1TS)                        0.20       1.91 r
  U1199/Y (NAND4XLTS)                      0.22       2.13 f
  U515/Y (OAI21XLTS)                       0.31       2.44 r
  U879/Y (OAI211X1TS)                      0.25       2.69 f
  U869/S (ADDFX1TS)                        0.73       3.42 f
  U445/CO (ADDFX1TS)                       0.64       4.06 f
  U440/CO (CMPR32X2TS)                     0.48       4.54 f
  U2482/S (CMPR32X2TS)                     0.78       5.31 f
  U2472/Y (NOR2X1TS)                       0.23       5.54 r
  U2474/Y (NOR2X1TS)                       0.16       5.71 f
  U838/Y (AOI21X1TS)                       0.19       5.89 r
  U1072/Y (OAI21X1TS)                      0.19       6.08 f
  U824/Y (CLKINVX2TS)                      0.14       6.22 r
  U820/Y (OAI21X2TS)                       0.13       6.35 f
  U2527/Y (AOI21X1TS)                      0.21       6.56 r
  U808/Y (CLKXOR2X2TS)                     0.67       7.23 f
  U2545/Y (NOR2X1TS)                       0.42       7.65 r
  U2546/Y (NOR2X1TS)                       0.20       7.85 f
  U761/Y (AOI21X2TS)                       0.21       8.06 r
  U759/Y (OAI21X2TS)                       0.16       8.22 f
  U614/Y (INVX2TS)                         0.12       8.34 r
  U754/Y (OAI21X1TS)                       0.15       8.49 f
  U1330/Y (AOI21X1TS)                      0.22       8.70 r
  U1722/Y (CLKXOR2X2TS)                    0.65       9.35 f
  dff0_data_out_reg_26_/D (DFFRX2TS)       0.00       9.35 f
  data arrival time                                   9.35

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_26_/CK (DFFRX2TS)      0.00      10.00 r
  library setup time                      -0.57       9.43
  data required time                                  9.43
  -----------------------------------------------------------
  data required time                                  9.43
  data arrival time                                  -9.35
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: x3_bit[4] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_27_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x3_bit[4] (in)                           0.02       0.07 f
  U750/Y (BUFX3TS)                         0.16       0.23 f
  U1299/Y (NOR2BX1TS)                      0.30       0.53 f
  U1308/Y (OR2X1TS)                        0.43       0.96 f
  U1576/Y (AOI22X1TS)                      0.18       1.14 r
  U596/Y (NAND2BX1TS)                      0.14       1.28 f
  U1587/Y (XNOR2X1TS)                      0.19       1.47 r
  U921/CO (ADDFX1TS)                       0.75       2.22 r
  U912/S (ADDFX1TS)                        0.44       2.66 f
  U889/S (ADDFX1TS)                        0.72       3.39 f
  U2139/S (CMPR32X2TS)                     0.71       4.09 f
  U2207/S (CMPR32X2TS)                     0.52       4.61 f
  U638/Y (OR2X2TS)                         0.32       4.93 f
  U2537/Y (NAND2X1TS)                      0.11       5.04 r
  U837/Y (XNOR2X1TS)                       0.17       5.21 r
  U566/Y (BUFX4TS)                         0.35       5.56 r
  U829/Y (NOR2X1TS)                        0.15       5.72 f
  U551/Y (OAI21XLTS)                       0.45       6.17 r
  U811/Y (AOI21X1TS)                       0.34       6.51 f
  U1007/Y (OAI21X1TS)                      0.26       6.78 r
  U777/Y (AOI21X1TS)                       0.22       7.00 f
  U771/Y (OAI21X1TS)                       0.29       7.28 r
  U764/Y (AOI21X2TS)                       0.21       7.49 f
  U615/Y (OAI21X1TS)                       0.29       7.78 r
  U761/Y (AOI21X2TS)                       0.22       8.00 f
  U759/Y (OAI21X2TS)                       0.20       8.20 r
  U614/Y (INVX2TS)                         0.13       8.33 f
  U754/Y (OAI21X1TS)                       0.21       8.54 r
  U559/Y (CLKINVX2TS)                      0.17       8.71 f
  U612/Y (OAI21X1TS)                       0.26       8.97 r
  U1011/Y (XNOR2X4TS)                      0.35       9.32 r
  dff0_data_out_reg_27_/D (DFFRX2TS)       0.00       9.32 r
  data arrival time                                   9.32

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_27_/CK (DFFRX2TS)      0.00      10.00 r
  library setup time                      -0.58       9.42
  data required time                                  9.42
  -----------------------------------------------------------
  data required time                                  9.42
  data arrival time                                  -9.32
  -----------------------------------------------------------
  slack (MET)                                         0.09


  Startpoint: x3_bit[4] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_25_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x3_bit[4] (in)                           0.02       0.07 f
  U750/Y (BUFX3TS)                         0.16       0.23 f
  U1299/Y (NOR2BX1TS)                      0.30       0.53 f
  U1308/Y (OR2X1TS)                        0.43       0.96 f
  U1576/Y (AOI22X1TS)                      0.18       1.14 r
  U596/Y (NAND2BX1TS)                      0.14       1.28 f
  U1587/Y (XNOR2X1TS)                      0.19       1.47 r
  U921/CO (ADDFX1TS)                       0.75       2.22 r
  U912/S (ADDFX1TS)                        0.44       2.66 f
  U889/S (ADDFX1TS)                        0.72       3.39 f
  U2139/S (CMPR32X2TS)                     0.71       4.09 f
  U2207/S (CMPR32X2TS)                     0.52       4.61 f
  U638/Y (OR2X2TS)                         0.32       4.93 f
  U2537/Y (NAND2X1TS)                      0.11       5.04 r
  U837/Y (XNOR2X1TS)                       0.17       5.21 r
  U566/Y (BUFX4TS)                         0.35       5.56 r
  U829/Y (NOR2X1TS)                        0.15       5.72 f
  U551/Y (OAI21XLTS)                       0.45       6.17 r
  U811/Y (AOI21X1TS)                       0.34       6.51 f
  U1007/Y (OAI21X1TS)                      0.26       6.78 r
  U777/Y (AOI21X1TS)                       0.22       7.00 f
  U771/Y (OAI21X1TS)                       0.29       7.28 r
  U764/Y (AOI21X2TS)                       0.21       7.49 f
  U615/Y (OAI21X1TS)                       0.29       7.78 r
  U761/Y (AOI21X2TS)                       0.22       8.00 f
  U759/Y (OAI21X2TS)                       0.20       8.20 r
  U614/Y (INVX2TS)                         0.13       8.33 f
  U754/Y (OAI21X1TS)                       0.21       8.54 r
  U559/Y (CLKINVX2TS)                      0.17       8.71 f
  U1329/Y (CLKXOR2X2TS)                    0.62       9.33 f
  dff0_data_out_reg_25_/D (DFFRX2TS)       0.00       9.33 f
  data arrival time                                   9.33

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_25_/CK (DFFRX2TS)      0.00      10.00 r
  library setup time                      -0.57       9.43
  data required time                                  9.43
  -----------------------------------------------------------
  data required time                                  9.43
  data arrival time                                  -9.33
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: x3_bit[4] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_23_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x3_bit[4] (in)                           0.02       0.07 f
  U750/Y (BUFX3TS)                         0.16       0.23 f
  U1299/Y (NOR2BX1TS)                      0.30       0.53 f
  U1308/Y (OR2X1TS)                        0.43       0.96 f
  U1576/Y (AOI22X1TS)                      0.18       1.14 r
  U596/Y (NAND2BX1TS)                      0.14       1.28 f
  U1587/Y (XNOR2X1TS)                      0.19       1.47 r
  U921/CO (ADDFX1TS)                       0.75       2.22 r
  U912/S (ADDFX1TS)                        0.44       2.66 f
  U889/S (ADDFX1TS)                        0.72       3.39 f
  U2139/S (CMPR32X2TS)                     0.71       4.09 f
  U2207/S (CMPR32X2TS)                     0.52       4.61 f
  U638/Y (OR2X2TS)                         0.32       4.93 f
  U2537/Y (NAND2X1TS)                      0.11       5.04 r
  U837/Y (XNOR2X1TS)                       0.17       5.21 r
  U566/Y (BUFX4TS)                         0.35       5.56 r
  U829/Y (NOR2X1TS)                        0.15       5.72 f
  U551/Y (OAI21XLTS)                       0.45       6.17 r
  U811/Y (AOI21X1TS)                       0.34       6.51 f
  U1007/Y (OAI21X1TS)                      0.26       6.78 r
  U777/Y (AOI21X1TS)                       0.22       7.00 f
  U771/Y (OAI21X1TS)                       0.29       7.28 r
  U764/Y (AOI21X2TS)                       0.21       7.49 f
  U615/Y (OAI21X1TS)                       0.29       7.78 r
  U761/Y (AOI21X2TS)                       0.22       8.00 f
  U759/Y (OAI21X2TS)                       0.20       8.20 r
  U614/Y (INVX2TS)                         0.13       8.33 f
  U1172/Y (OAI21X1TS)                      0.24       8.56 r
  U1562/Y (XNOR2X2TS)                      0.56       9.12 r
  dff0_data_out_reg_23_/D (DFFRX2TS)       0.00       9.12 r
  data arrival time                                   9.12

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_23_/CK (DFFRX2TS)      0.00      10.00 r
  library setup time                      -0.72       9.28
  data required time                                  9.28
  -----------------------------------------------------------
  data required time                                  9.28
  data arrival time                                  -9.12
  -----------------------------------------------------------
  slack (MET)                                         0.16


  Startpoint: x3_bit[4] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_22_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x3_bit[4] (in)                           0.02       0.07 f
  U750/Y (BUFX3TS)                         0.16       0.23 f
  U1299/Y (NOR2BX1TS)                      0.30       0.53 f
  U1308/Y (OR2X1TS)                        0.43       0.96 f
  U1576/Y (AOI22X1TS)                      0.18       1.14 r
  U596/Y (NAND2BX1TS)                      0.14       1.28 f
  U1587/Y (XNOR2X1TS)                      0.19       1.47 r
  U921/CO (ADDFX1TS)                       0.75       2.22 r
  U912/S (ADDFX1TS)                        0.44       2.66 f
  U889/S (ADDFX1TS)                        0.72       3.39 f
  U2139/S (CMPR32X2TS)                     0.71       4.09 f
  U2207/S (CMPR32X2TS)                     0.52       4.61 f
  U638/Y (OR2X2TS)                         0.32       4.93 f
  U2537/Y (NAND2X1TS)                      0.11       5.04 r
  U837/Y (XNOR2X1TS)                       0.17       5.21 r
  U566/Y (BUFX4TS)                         0.35       5.56 r
  U829/Y (NOR2X1TS)                        0.15       5.72 f
  U551/Y (OAI21XLTS)                       0.45       6.17 r
  U811/Y (AOI21X1TS)                       0.34       6.51 f
  U1007/Y (OAI21X1TS)                      0.26       6.78 r
  U777/Y (AOI21X1TS)                       0.22       7.00 f
  U771/Y (OAI21X1TS)                       0.29       7.28 r
  U764/Y (AOI21X2TS)                       0.21       7.49 f
  U615/Y (OAI21X1TS)                       0.29       7.78 r
  U761/Y (AOI21X2TS)                       0.22       8.00 f
  U759/Y (OAI21X2TS)                       0.20       8.20 r
  U614/Y (INVX2TS)                         0.13       8.33 f
  U756/Y (OAI21X1TS)                       0.19       8.52 r
  U752/Y (XNOR2X2TS)                       0.53       9.05 r
  dff0_data_out_reg_22_/D (DFFRX2TS)       0.00       9.05 r
  data arrival time                                   9.05

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_22_/CK (DFFRX2TS)      0.00      10.00 r
  library setup time                      -0.72       9.28
  data required time                                  9.28
  -----------------------------------------------------------
  data required time                                  9.28
  data arrival time                                  -9.05
  -----------------------------------------------------------
  slack (MET)                                         0.23


  Startpoint: x3_bit[4] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_16_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x3_bit[4] (in)                           0.02       0.07 f
  U750/Y (BUFX3TS)                         0.16       0.23 f
  U1299/Y (NOR2BX1TS)                      0.30       0.53 f
  U1308/Y (OR2X1TS)                        0.43       0.96 f
  U1576/Y (AOI22X1TS)                      0.18       1.14 r
  U596/Y (NAND2BX1TS)                      0.14       1.28 f
  U1587/Y (XNOR2X1TS)                      0.19       1.47 r
  U921/CO (ADDFX1TS)                       0.75       2.22 r
  U912/S (ADDFX1TS)                        0.44       2.66 f
  U889/S (ADDFX1TS)                        0.72       3.39 f
  U2139/S (CMPR32X2TS)                     0.71       4.09 f
  U2207/S (CMPR32X2TS)                     0.52       4.61 f
  U638/Y (OR2X2TS)                         0.32       4.93 f
  U2537/Y (NAND2X1TS)                      0.11       5.04 r
  U837/Y (XNOR2X1TS)                       0.17       5.21 r
  U566/Y (BUFX4TS)                         0.35       5.56 r
  U829/Y (NOR2X1TS)                        0.15       5.72 f
  U551/Y (OAI21XLTS)                       0.45       6.17 r
  U811/Y (AOI21X1TS)                       0.34       6.51 f
  U1007/Y (OAI21X1TS)                      0.26       6.78 r
  U777/Y (AOI21X1TS)                       0.22       7.00 f
  U771/Y (OAI21X1TS)                       0.29       7.28 r
  U764/Y (AOI21X2TS)                       0.21       7.49 f
  U615/Y (OAI21X1TS)                       0.29       7.78 r
  U552/Y (INVX2TS)                         0.17       7.95 f
  U760/Y (OAI21X1TS)                       0.23       8.17 r
  U1718/Y (INVX2TS)                        0.15       8.32 f
  U755/Y (OAI21X1TS)                       0.19       8.51 r
  U2656/Y (XNOR2X2TS)                      0.53       9.04 r
  dff0_data_out_reg_16_/D (DFFRX2TS)       0.00       9.04 r
  data arrival time                                   9.04

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_16_/CK (DFFRX2TS)      0.00      10.00 r
  library setup time                      -0.72       9.28
  data required time                                  9.28
  -----------------------------------------------------------
  data required time                                  9.28
  data arrival time                                  -9.04
  -----------------------------------------------------------
  slack (MET)                                         0.24


  Startpoint: x8_bit[6] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_28_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x8_bit[6] (in)                           0.03       0.08 f
  U521/Y (OR2X1TS)                         0.42       0.49 f
  U1410/Y (INVX2TS)                        0.12       0.61 r
  U1348/Y (INVX2TS)                        0.07       0.68 f
  U725/Y (NAND2X1TS)                       0.14       0.82 r
  U722/Y (INVX2TS)                         0.11       0.92 f
  U1622/Y (NAND2X1TS)                      0.16       1.08 r
  U1423/Y (INVX2TS)                        0.12       1.20 f
  U1424/Y (INVX2TS)                        0.09       1.29 r
  U2210/Y (NAND2X1TS)                      0.13       1.42 f
  U2211/Y (NAND2X1TS)                      0.12       1.54 r
  U2212/Y (NAND3X1TS)                      0.17       1.71 f
  U905/Y (NOR2X1TS)                        0.20       1.91 r
  U1199/Y (NAND4XLTS)                      0.22       2.13 f
  U515/Y (OAI21XLTS)                       0.31       2.44 r
  U879/Y (OAI211X1TS)                      0.25       2.69 f
  U869/S (ADDFX1TS)                        0.73       3.42 f
  U445/CO (ADDFX1TS)                       0.64       4.06 f
  U440/CO (CMPR32X2TS)                     0.48       4.54 f
  U2482/S (CMPR32X2TS)                     0.78       5.31 f
  U2472/Y (NOR2X1TS)                       0.23       5.54 r
  U2474/Y (NOR2X1TS)                       0.16       5.71 f
  U838/Y (AOI21X1TS)                       0.19       5.89 r
  U1072/Y (OAI21X1TS)                      0.19       6.08 f
  U824/Y (CLKINVX2TS)                      0.14       6.22 r
  U820/Y (OAI21X2TS)                       0.13       6.35 f
  U2527/Y (AOI21X1TS)                      0.21       6.56 r
  U808/Y (CLKXOR2X2TS)                     0.67       7.23 f
  U2545/Y (NOR2X1TS)                       0.42       7.65 r
  U2546/Y (NOR2X1TS)                       0.20       7.85 f
  U761/Y (AOI21X2TS)                       0.21       8.06 r
  U759/Y (OAI21X2TS)                       0.16       8.22 f
  U757/Y (AOI21X1TS)                       0.24       8.46 r
  U1328/Y (CLKXOR2X2TS)                    0.67       9.13 f
  dff0_data_out_reg_28_/D (DFFRX2TS)       0.00       9.13 f
  data arrival time                                   9.13

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_28_/CK (DFFRX2TS)      0.00      10.00 r
  library setup time                      -0.57       9.43
  data required time                                  9.43
  -----------------------------------------------------------
  data required time                                  9.43
  data arrival time                                  -9.13
  -----------------------------------------------------------
  slack (MET)                                         0.30


  Startpoint: x8_bit[6] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_19_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x8_bit[6] (in)                           0.03       0.08 f
  U521/Y (OR2X1TS)                         0.42       0.49 f
  U1410/Y (INVX2TS)                        0.12       0.61 r
  U1348/Y (INVX2TS)                        0.07       0.68 f
  U725/Y (NAND2X1TS)                       0.14       0.82 r
  U722/Y (INVX2TS)                         0.11       0.92 f
  U1622/Y (NAND2X1TS)                      0.16       1.08 r
  U1423/Y (INVX2TS)                        0.12       1.20 f
  U1424/Y (INVX2TS)                        0.09       1.29 r
  U2210/Y (NAND2X1TS)                      0.13       1.42 f
  U2211/Y (NAND2X1TS)                      0.12       1.54 r
  U2212/Y (NAND3X1TS)                      0.17       1.71 f
  U905/Y (NOR2X1TS)                        0.20       1.91 r
  U1199/Y (NAND4XLTS)                      0.22       2.13 f
  U515/Y (OAI21XLTS)                       0.31       2.44 r
  U879/Y (OAI211X1TS)                      0.25       2.69 f
  U869/S (ADDFX1TS)                        0.73       3.42 f
  U445/CO (ADDFX1TS)                       0.64       4.06 f
  U440/CO (CMPR32X2TS)                     0.48       4.54 f
  U2482/S (CMPR32X2TS)                     0.78       5.31 f
  U2472/Y (NOR2X1TS)                       0.23       5.54 r
  U2474/Y (NOR2X1TS)                       0.16       5.71 f
  U838/Y (AOI21X1TS)                       0.19       5.89 r
  U1072/Y (OAI21X1TS)                      0.19       6.08 f
  U824/Y (CLKINVX2TS)                      0.14       6.22 r
  U820/Y (OAI21X2TS)                       0.13       6.35 f
  U2527/Y (AOI21X1TS)                      0.21       6.56 r
  U808/Y (CLKXOR2X2TS)                     0.67       7.23 f
  U2545/Y (NOR2X1TS)                       0.42       7.65 r
  U2546/Y (NOR2X1TS)                       0.20       7.85 f
  U761/Y (AOI21X2TS)                       0.21       8.06 r
  U1178/Y (INVX2TS)                        0.13       8.19 f
  U1177/Y (AOI21X1TS)                      0.22       8.41 r
  U1332/Y (CLKXOR2X2TS)                    0.67       9.07 f
  dff0_data_out_reg_19_/D (DFFRX2TS)       0.00       9.07 f
  data arrival time                                   9.07

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_19_/CK (DFFRX2TS)      0.00      10.00 r
  library setup time                      -0.57       9.43
  data required time                                  9.43
  -----------------------------------------------------------
  data required time                                  9.43
  data arrival time                                  -9.07
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: x8_bit[6] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_18_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x8_bit[6] (in)                           0.03       0.08 f
  U521/Y (OR2X1TS)                         0.42       0.49 f
  U1410/Y (INVX2TS)                        0.12       0.61 r
  U1348/Y (INVX2TS)                        0.07       0.68 f
  U725/Y (NAND2X1TS)                       0.14       0.82 r
  U722/Y (INVX2TS)                         0.11       0.92 f
  U1622/Y (NAND2X1TS)                      0.16       1.08 r
  U1423/Y (INVX2TS)                        0.12       1.20 f
  U1424/Y (INVX2TS)                        0.09       1.29 r
  U2210/Y (NAND2X1TS)                      0.13       1.42 f
  U2211/Y (NAND2X1TS)                      0.12       1.54 r
  U2212/Y (NAND3X1TS)                      0.17       1.71 f
  U905/Y (NOR2X1TS)                        0.20       1.91 r
  U1199/Y (NAND4XLTS)                      0.22       2.13 f
  U515/Y (OAI21XLTS)                       0.31       2.44 r
  U879/Y (OAI211X1TS)                      0.25       2.69 f
  U869/S (ADDFX1TS)                        0.73       3.42 f
  U445/CO (ADDFX1TS)                       0.64       4.06 f
  U440/CO (CMPR32X2TS)                     0.48       4.54 f
  U2482/S (CMPR32X2TS)                     0.78       5.31 f
  U2472/Y (NOR2X1TS)                       0.23       5.54 r
  U2474/Y (NOR2X1TS)                       0.16       5.71 f
  U838/Y (AOI21X1TS)                       0.19       5.89 r
  U1072/Y (OAI21X1TS)                      0.19       6.08 f
  U824/Y (CLKINVX2TS)                      0.14       6.22 r
  U820/Y (OAI21X2TS)                       0.13       6.35 f
  U2527/Y (AOI21X1TS)                      0.21       6.56 r
  U808/Y (CLKXOR2X2TS)                     0.67       7.23 f
  U2545/Y (NOR2X1TS)                       0.42       7.65 r
  U2546/Y (NOR2X1TS)                       0.20       7.85 f
  U761/Y (AOI21X2TS)                       0.21       8.06 r
  U1178/Y (INVX2TS)                        0.13       8.19 f
  U1333/Y (AOI21X1TS)                      0.19       8.38 r
  U2572/Y (CLKXOR2X2TS)                    0.65       9.03 f
  dff0_data_out_reg_18_/D (DFFRX2TS)       0.00       9.03 f
  data arrival time                                   9.03

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_18_/CK (DFFRX2TS)      0.00      10.00 r
  library setup time                      -0.57       9.43
  data required time                                  9.43
  -----------------------------------------------------------
  data required time                                  9.43
  data arrival time                                  -9.03
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: x3_bit[4] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_15_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x3_bit[4] (in)                           0.02       0.07 f
  U750/Y (BUFX3TS)                         0.16       0.23 f
  U1299/Y (NOR2BX1TS)                      0.30       0.53 f
  U1308/Y (OR2X1TS)                        0.43       0.96 f
  U1576/Y (AOI22X1TS)                      0.18       1.14 r
  U596/Y (NAND2BX1TS)                      0.14       1.28 f
  U1587/Y (XNOR2X1TS)                      0.19       1.47 r
  U921/CO (ADDFX1TS)                       0.75       2.22 r
  U912/S (ADDFX1TS)                        0.44       2.66 f
  U889/S (ADDFX1TS)                        0.72       3.39 f
  U2139/S (CMPR32X2TS)                     0.71       4.09 f
  U2207/S (CMPR32X2TS)                     0.52       4.61 f
  U638/Y (OR2X2TS)                         0.32       4.93 f
  U2537/Y (NAND2X1TS)                      0.11       5.04 r
  U837/Y (XNOR2X1TS)                       0.17       5.21 r
  U566/Y (BUFX4TS)                         0.35       5.56 r
  U829/Y (NOR2X1TS)                        0.15       5.72 f
  U551/Y (OAI21XLTS)                       0.45       6.17 r
  U811/Y (AOI21X1TS)                       0.34       6.51 f
  U1007/Y (OAI21X1TS)                      0.26       6.78 r
  U777/Y (AOI21X1TS)                       0.22       7.00 f
  U771/Y (OAI21X1TS)                       0.29       7.28 r
  U764/Y (AOI21X2TS)                       0.21       7.49 f
  U615/Y (OAI21X1TS)                       0.29       7.78 r
  U552/Y (INVX2TS)                         0.17       7.95 f
  U760/Y (OAI21X1TS)                       0.23       8.17 r
  U1335/Y (AOI21X1TS)                      0.19       8.37 f
  U1334/Y (CLKXOR2X2TS)                    0.62       8.99 f
  dff0_data_out_reg_15_/D (DFFRX2TS)       0.00       8.99 f
  data arrival time                                   8.99

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_15_/CK (DFFRX2TS)      0.00      10.00 r
  library setup time                      -0.57       9.43
  data required time                                  9.43
  -----------------------------------------------------------
  data required time                                  9.43
  data arrival time                                  -8.99
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: x8_bit[6] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_21_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x8_bit[6] (in)                           0.03       0.08 f
  U521/Y (OR2X1TS)                         0.42       0.49 f
  U1410/Y (INVX2TS)                        0.12       0.61 r
  U1348/Y (INVX2TS)                        0.07       0.68 f
  U725/Y (NAND2X1TS)                       0.14       0.82 r
  U722/Y (INVX2TS)                         0.11       0.92 f
  U1622/Y (NAND2X1TS)                      0.16       1.08 r
  U1423/Y (INVX2TS)                        0.12       1.20 f
  U1424/Y (INVX2TS)                        0.09       1.29 r
  U2210/Y (NAND2X1TS)                      0.13       1.42 f
  U2211/Y (NAND2X1TS)                      0.12       1.54 r
  U2212/Y (NAND3X1TS)                      0.17       1.71 f
  U905/Y (NOR2X1TS)                        0.20       1.91 r
  U1199/Y (NAND4XLTS)                      0.22       2.13 f
  U515/Y (OAI21XLTS)                       0.31       2.44 r
  U879/Y (OAI211X1TS)                      0.25       2.69 f
  U869/S (ADDFX1TS)                        0.73       3.42 f
  U445/CO (ADDFX1TS)                       0.64       4.06 f
  U440/CO (CMPR32X2TS)                     0.48       4.54 f
  U2482/S (CMPR32X2TS)                     0.78       5.31 f
  U2472/Y (NOR2X1TS)                       0.23       5.54 r
  U2474/Y (NOR2X1TS)                       0.16       5.71 f
  U838/Y (AOI21X1TS)                       0.19       5.89 r
  U1072/Y (OAI21X1TS)                      0.19       6.08 f
  U824/Y (CLKINVX2TS)                      0.14       6.22 r
  U820/Y (OAI21X2TS)                       0.13       6.35 f
  U2527/Y (AOI21X1TS)                      0.21       6.56 r
  U808/Y (CLKXOR2X2TS)                     0.67       7.23 f
  U2545/Y (NOR2X1TS)                       0.42       7.65 r
  U2546/Y (NOR2X1TS)                       0.20       7.85 f
  U761/Y (AOI21X2TS)                       0.21       8.06 r
  U759/Y (OAI21X2TS)                       0.16       8.22 f
  U614/Y (INVX2TS)                         0.12       8.34 r
  U1331/Y (CLKXOR2X2TS)                    0.62       8.96 f
  dff0_data_out_reg_21_/D (DFFRX2TS)       0.00       8.96 f
  data arrival time                                   8.96

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_21_/CK (DFFRX2TS)      0.00      10.00 r
  library setup time                      -0.57       9.43
  data required time                                  9.43
  -----------------------------------------------------------
  data required time                                  9.43
  data arrival time                                  -8.96
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: x3_bit[4] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_14_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x3_bit[4] (in)                           0.02       0.07 f
  U750/Y (BUFX3TS)                         0.16       0.23 f
  U1299/Y (NOR2BX1TS)                      0.30       0.53 f
  U1308/Y (OR2X1TS)                        0.43       0.96 f
  U1576/Y (AOI22X1TS)                      0.18       1.14 r
  U596/Y (NAND2BX1TS)                      0.14       1.28 f
  U1587/Y (XNOR2X1TS)                      0.19       1.47 r
  U921/CO (ADDFX1TS)                       0.75       2.22 r
  U912/S (ADDFX1TS)                        0.44       2.66 f
  U889/S (ADDFX1TS)                        0.72       3.39 f
  U2139/S (CMPR32X2TS)                     0.71       4.09 f
  U2207/S (CMPR32X2TS)                     0.52       4.61 f
  U638/Y (OR2X2TS)                         0.32       4.93 f
  U2537/Y (NAND2X1TS)                      0.11       5.04 r
  U837/Y (XNOR2X1TS)                       0.17       5.21 r
  U566/Y (BUFX4TS)                         0.35       5.56 r
  U829/Y (NOR2X1TS)                        0.15       5.72 f
  U551/Y (OAI21XLTS)                       0.45       6.17 r
  U811/Y (AOI21X1TS)                       0.34       6.51 f
  U1007/Y (OAI21X1TS)                      0.26       6.78 r
  U777/Y (AOI21X1TS)                       0.22       7.00 f
  U771/Y (OAI21X1TS)                       0.29       7.28 r
  U764/Y (AOI21X2TS)                       0.21       7.49 f
  U615/Y (OAI21X1TS)                       0.29       7.78 r
  U552/Y (INVX2TS)                         0.17       7.95 f
  U760/Y (OAI21X1TS)                       0.23       8.17 r
  U1718/Y (INVX2TS)                        0.15       8.32 f
  U1717/Y (CLKXOR2X2TS)                    0.60       8.93 f
  dff0_data_out_reg_14_/D (DFFRX2TS)       0.00       8.93 f
  data arrival time                                   8.93

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_14_/CK (DFFRX2TS)      0.00      10.00 r
  library setup time                      -0.57       9.43
  data required time                                  9.43
  -----------------------------------------------------------
  data required time                                  9.43
  data arrival time                                  -8.93
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: x8_bit[6] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_17_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x8_bit[6] (in)                           0.03       0.08 f
  U521/Y (OR2X1TS)                         0.42       0.49 f
  U1410/Y (INVX2TS)                        0.12       0.61 r
  U1348/Y (INVX2TS)                        0.07       0.68 f
  U725/Y (NAND2X1TS)                       0.14       0.82 r
  U722/Y (INVX2TS)                         0.11       0.92 f
  U1622/Y (NAND2X1TS)                      0.16       1.08 r
  U1423/Y (INVX2TS)                        0.12       1.20 f
  U1424/Y (INVX2TS)                        0.09       1.29 r
  U2210/Y (NAND2X1TS)                      0.13       1.42 f
  U2211/Y (NAND2X1TS)                      0.12       1.54 r
  U2212/Y (NAND3X1TS)                      0.17       1.71 f
  U905/Y (NOR2X1TS)                        0.20       1.91 r
  U1199/Y (NAND4XLTS)                      0.22       2.13 f
  U515/Y (OAI21XLTS)                       0.31       2.44 r
  U879/Y (OAI211X1TS)                      0.25       2.69 f
  U869/S (ADDFX1TS)                        0.73       3.42 f
  U445/CO (ADDFX1TS)                       0.64       4.06 f
  U440/CO (CMPR32X2TS)                     0.48       4.54 f
  U2482/S (CMPR32X2TS)                     0.78       5.31 f
  U2472/Y (NOR2X1TS)                       0.23       5.54 r
  U2474/Y (NOR2X1TS)                       0.16       5.71 f
  U838/Y (AOI21X1TS)                       0.19       5.89 r
  U1072/Y (OAI21X1TS)                      0.19       6.08 f
  U824/Y (CLKINVX2TS)                      0.14       6.22 r
  U820/Y (OAI21X2TS)                       0.13       6.35 f
  U2527/Y (AOI21X1TS)                      0.21       6.56 r
  U808/Y (CLKXOR2X2TS)                     0.67       7.23 f
  U2545/Y (NOR2X1TS)                       0.42       7.65 r
  U2546/Y (NOR2X1TS)                       0.20       7.85 f
  U761/Y (AOI21X2TS)                       0.21       8.06 r
  U1178/Y (INVX2TS)                        0.13       8.19 f
  U2658/Y (XNOR2X2TS)                      0.48       8.67 r
  dff0_data_out_reg_17_/D (DFFRX2TS)       0.00       8.67 r
  data arrival time                                   8.67

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_17_/CK (DFFRX2TS)      0.00      10.00 r
  library setup time                      -0.72       9.28
  data required time                                  9.28
  -----------------------------------------------------------
  data required time                                  9.28
  data arrival time                                  -8.67
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: x4_bit[3] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_12_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x4_bit[3] (in)                           0.01       0.06 f
  U1338/Y (CLKBUFX2TS)                     0.21       0.27 f
  U1336/Y (INVX2TS)                        0.13       0.40 r
  U1337/Y (INVX2TS)                        0.09       0.49 f
  U1701/Y (NOR2BX1TS)                      0.31       0.80 f
  U1550/Y (INVX2TS)                        0.15       0.95 r
  U1551/Y (INVX2TS)                        0.10       1.05 f
  U1778/Y (NOR2X1TS)                       0.13       1.18 r
  U1779/Y (XNOR2X1TS)                      0.26       1.44 f
  U1795/CO (ADDHX1TS)                      0.32       1.76 f
  U921/CO (ADDFX1TS)                       0.45       2.21 f
  U912/CO (ADDFX1TS)                       0.46       2.67 f
  U2328/CO (CMPR32X2TS)                    0.67       3.34 f
  U2476/CO (CMPR32X2TS)                    0.63       3.97 f
  U855/S (ADDFX1TS)                        0.44       4.42 f
  U641/S (ADDFX1TS)                        0.73       5.15 f
  U639/Y (NOR2X1TS)                        0.23       5.38 r
  U1312/Y (OAI21X1TS)                      0.18       5.56 f
  U830/Y (AOI21X1TS)                       0.22       5.78 r
  U827/Y (INVX2TS)                         0.16       5.93 f
  U2534/Y (AOI21X1TS)                      0.19       6.12 r
  U821/Y (CLKXOR2X2TS)                     0.67       6.79 f
  U543/Y (NOR2X1TS)                        0.39       7.19 r
  U1748/Y (NOR2X1TS)                       0.18       7.37 f
  U764/Y (AOI21X2TS)                       0.18       7.55 r
  U1179/Y (INVX2TS)                        0.12       7.67 f
  U1751/Y (AOI21X1TS)                      0.23       7.90 r
  U758/Y (OAI21X1TS)                       0.20       8.09 f
  U2660/Y (XNOR2X2TS)                      0.50       8.60 r
  dff0_data_out_reg_12_/D (DFFRX2TS)       0.00       8.60 r
  data arrival time                                   8.60

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_12_/CK (DFFRX2TS)      0.00      10.00 r
  library setup time                      -0.72       9.28
  data required time                                  9.28
  -----------------------------------------------------------
  data required time                                  9.28
  data arrival time                                  -8.60
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: x8_bit[6] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_13_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x8_bit[6] (in)                           0.03       0.08 f
  U521/Y (OR2X1TS)                         0.42       0.49 f
  U1410/Y (INVX2TS)                        0.12       0.61 r
  U1348/Y (INVX2TS)                        0.07       0.68 f
  U725/Y (NAND2X1TS)                       0.14       0.82 r
  U722/Y (INVX2TS)                         0.11       0.92 f
  U1622/Y (NAND2X1TS)                      0.16       1.08 r
  U1423/Y (INVX2TS)                        0.12       1.20 f
  U1424/Y (INVX2TS)                        0.09       1.29 r
  U2210/Y (NAND2X1TS)                      0.13       1.42 f
  U2211/Y (NAND2X1TS)                      0.12       1.54 r
  U2212/Y (NAND3X1TS)                      0.17       1.71 f
  U905/Y (NOR2X1TS)                        0.20       1.91 r
  U1199/Y (NAND4XLTS)                      0.22       2.13 f
  U515/Y (OAI21XLTS)                       0.31       2.44 r
  U879/Y (OAI211X1TS)                      0.25       2.69 f
  U869/S (ADDFX1TS)                        0.73       3.42 f
  U445/CO (ADDFX1TS)                       0.64       4.06 f
  U440/CO (CMPR32X2TS)                     0.48       4.54 f
  U2482/S (CMPR32X2TS)                     0.78       5.31 f
  U2472/Y (NOR2X1TS)                       0.23       5.54 r
  U2474/Y (NOR2X1TS)                       0.16       5.71 f
  U838/Y (AOI21X1TS)                       0.19       5.89 r
  U1072/Y (OAI21X1TS)                      0.19       6.08 f
  U824/Y (CLKINVX2TS)                      0.14       6.22 r
  U820/Y (OAI21X2TS)                       0.13       6.35 f
  U2527/Y (AOI21X1TS)                      0.21       6.56 r
  U808/Y (CLKXOR2X2TS)                     0.67       7.23 f
  U2545/Y (NOR2X1TS)                       0.42       7.65 r
  U544/Y (INVX2TS)                         0.14       7.79 f
  U2643/Y (NAND2X1TS)                      0.10       7.89 r
  U1716/Y (CLKXOR2X2TS)                    0.68       8.57 f
  dff0_data_out_reg_13_/D (DFFRX2TS)       0.00       8.57 f
  data arrival time                                   8.57

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_13_/CK (DFFRX2TS)      0.00      10.00 r
  library setup time                      -0.57       9.43
  data required time                                  9.43
  -----------------------------------------------------------
  data required time                                  9.43
  data arrival time                                  -8.57
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: x4_bit[3] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x4_bit[3] (in)                           0.01       0.06 f
  U1338/Y (CLKBUFX2TS)                     0.21       0.27 f
  U1336/Y (INVX2TS)                        0.13       0.40 r
  U1337/Y (INVX2TS)                        0.09       0.49 f
  U1701/Y (NOR2BX1TS)                      0.31       0.80 f
  U1550/Y (INVX2TS)                        0.15       0.95 r
  U1551/Y (INVX2TS)                        0.10       1.05 f
  U1778/Y (NOR2X1TS)                       0.13       1.18 r
  U1779/Y (XNOR2X1TS)                      0.26       1.44 f
  U1795/CO (ADDHX1TS)                      0.32       1.76 f
  U921/CO (ADDFX1TS)                       0.45       2.21 f
  U912/CO (ADDFX1TS)                       0.46       2.67 f
  U2328/CO (CMPR32X2TS)                    0.67       3.34 f
  U2476/CO (CMPR32X2TS)                    0.63       3.97 f
  U855/S (ADDFX1TS)                        0.44       4.42 f
  U641/S (ADDFX1TS)                        0.73       5.15 f
  U639/Y (NOR2X1TS)                        0.23       5.38 r
  U1312/Y (OAI21X1TS)                      0.18       5.56 f
  U830/Y (AOI21X1TS)                       0.22       5.78 r
  U827/Y (INVX2TS)                         0.16       5.93 f
  U2534/Y (AOI21X1TS)                      0.19       6.12 r
  U821/Y (CLKXOR2X2TS)                     0.67       6.79 f
  U543/Y (NOR2X1TS)                        0.39       7.19 r
  U1748/Y (NOR2X1TS)                       0.18       7.37 f
  U764/Y (AOI21X2TS)                       0.18       7.55 r
  U1179/Y (INVX2TS)                        0.12       7.67 f
  U1751/Y (AOI21X1TS)                      0.23       7.90 r
  U1715/Y (CLKXOR2X2TS)                    0.67       8.57 f
  dff0_data_out_reg_11_/D (DFFRX2TS)       0.00       8.57 f
  data arrival time                                   8.57

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_11_/CK (DFFRX2TS)      0.00      10.00 r
  library setup time                      -0.57       9.43
  data required time                                  9.43
  -----------------------------------------------------------
  data required time                                  9.43
  data arrival time                                  -8.57
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: x4_bit[3] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x4_bit[3] (in)                           0.01       0.06 f
  U1338/Y (CLKBUFX2TS)                     0.21       0.27 f
  U1336/Y (INVX2TS)                        0.13       0.40 r
  U1337/Y (INVX2TS)                        0.09       0.49 f
  U1701/Y (NOR2BX1TS)                      0.31       0.80 f
  U1550/Y (INVX2TS)                        0.15       0.95 r
  U1551/Y (INVX2TS)                        0.10       1.05 f
  U1778/Y (NOR2X1TS)                       0.13       1.18 r
  U1779/Y (XNOR2X1TS)                      0.26       1.44 f
  U1795/CO (ADDHX1TS)                      0.32       1.76 f
  U921/CO (ADDFX1TS)                       0.45       2.21 f
  U912/CO (ADDFX1TS)                       0.46       2.67 f
  U2328/CO (CMPR32X2TS)                    0.67       3.34 f
  U2476/CO (CMPR32X2TS)                    0.63       3.97 f
  U855/S (ADDFX1TS)                        0.44       4.42 f
  U641/S (ADDFX1TS)                        0.73       5.15 f
  U639/Y (NOR2X1TS)                        0.23       5.38 r
  U1312/Y (OAI21X1TS)                      0.18       5.56 f
  U830/Y (AOI21X1TS)                       0.22       5.78 r
  U827/Y (INVX2TS)                         0.16       5.93 f
  U2534/Y (AOI21X1TS)                      0.19       6.12 r
  U821/Y (CLKXOR2X2TS)                     0.67       6.79 f
  U543/Y (NOR2X1TS)                        0.39       7.19 r
  U1748/Y (NOR2X1TS)                       0.18       7.37 f
  U764/Y (AOI21X2TS)                       0.18       7.55 r
  U1179/Y (INVX2TS)                        0.12       7.67 f
  U2651/Y (AOI21X1TS)                      0.19       7.86 r
  U2653/Y (CLKXOR2X2TS)                    0.65       8.50 f
  dff0_data_out_reg_10_/D (DFFRX2TS)       0.00       8.50 f
  data arrival time                                   8.50

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_10_/CK (DFFRX2TS)      0.00      10.00 r
  library setup time                      -0.57       9.43
  data required time                                  9.43
  -----------------------------------------------------------
  data required time                                  9.43
  data arrival time                                  -8.50
  -----------------------------------------------------------
  slack (MET)                                         0.93


  Startpoint: x3_bit[4] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x3_bit[4] (in)                           0.02       0.07 f
  U750/Y (BUFX3TS)                         0.16       0.23 f
  U1299/Y (NOR2BX1TS)                      0.30       0.53 f
  U1308/Y (OR2X1TS)                        0.43       0.96 f
  U1576/Y (AOI22X1TS)                      0.18       1.14 r
  U596/Y (NAND2BX1TS)                      0.14       1.28 f
  U1587/Y (XNOR2X1TS)                      0.19       1.47 r
  U921/CO (ADDFX1TS)                       0.75       2.22 r
  U912/S (ADDFX1TS)                        0.44       2.66 f
  U889/S (ADDFX1TS)                        0.72       3.39 f
  U2139/S (CMPR32X2TS)                     0.71       4.09 f
  U2207/S (CMPR32X2TS)                     0.52       4.61 f
  U638/Y (OR2X2TS)                         0.32       4.93 f
  U2537/Y (NAND2X1TS)                      0.11       5.04 r
  U837/Y (XNOR2X1TS)                       0.17       5.21 r
  U566/Y (BUFX4TS)                         0.35       5.56 r
  U829/Y (NOR2X1TS)                        0.15       5.72 f
  U551/Y (OAI21XLTS)                       0.45       6.17 r
  U811/Y (AOI21X1TS)                       0.34       6.51 f
  U1007/Y (OAI21X1TS)                      0.26       6.78 r
  U777/Y (AOI21X1TS)                       0.22       7.00 f
  U771/Y (OAI21X1TS)                       0.29       7.28 r
  U617/Y (INVX2TS)                         0.17       7.45 f
  U763/Y (OAI21X1TS)                       0.19       7.65 r
  U2668/Y (XNOR2X2TS)                      0.53       8.18 r
  dff0_data_out_reg_8_/D (DFFRX2TS)        0.00       8.18 r
  data arrival time                                   8.18

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_8_/CK (DFFRX2TS)       0.00      10.00 r
  library setup time                      -0.72       9.28
  data required time                                  9.28
  -----------------------------------------------------------
  data required time                                  9.28
  data arrival time                                  -8.18
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: x4_bit[3] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x4_bit[3] (in)                           0.01       0.06 f
  U1338/Y (CLKBUFX2TS)                     0.21       0.27 f
  U1336/Y (INVX2TS)                        0.13       0.40 r
  U1337/Y (INVX2TS)                        0.09       0.49 f
  U1701/Y (NOR2BX1TS)                      0.31       0.80 f
  U1550/Y (INVX2TS)                        0.15       0.95 r
  U1551/Y (INVX2TS)                        0.10       1.05 f
  U1778/Y (NOR2X1TS)                       0.13       1.18 r
  U1779/Y (XNOR2X1TS)                      0.26       1.44 f
  U1795/CO (ADDHX1TS)                      0.32       1.76 f
  U921/CO (ADDFX1TS)                       0.45       2.21 f
  U912/CO (ADDFX1TS)                       0.46       2.67 f
  U2328/CO (CMPR32X2TS)                    0.67       3.34 f
  U2476/CO (CMPR32X2TS)                    0.63       3.97 f
  U855/S (ADDFX1TS)                        0.44       4.42 f
  U641/S (ADDFX1TS)                        0.73       5.15 f
  U639/Y (NOR2X1TS)                        0.23       5.38 r
  U1312/Y (OAI21X1TS)                      0.18       5.56 f
  U830/Y (AOI21X1TS)                       0.22       5.78 r
  U827/Y (INVX2TS)                         0.16       5.93 f
  U2534/Y (AOI21X1TS)                      0.19       6.12 r
  U821/Y (CLKXOR2X2TS)                     0.67       6.79 f
  U543/Y (NOR2X1TS)                        0.39       7.19 r
  U1748/Y (NOR2X1TS)                       0.18       7.37 f
  U764/Y (AOI21X2TS)                       0.18       7.55 r
  U1179/Y (INVX2TS)                        0.12       7.67 f
  U2664/Y (XNOR2X2TS)                      0.48       8.15 r
  dff0_data_out_reg_9_/D (DFFRX2TS)        0.00       8.15 r
  data arrival time                                   8.15

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_9_/CK (DFFRX2TS)       0.00      10.00 r
  library setup time                      -0.72       9.28
  data required time                                  9.28
  -----------------------------------------------------------
  data required time                                  9.28
  data arrival time                                  -8.15
  -----------------------------------------------------------
  slack (MET)                                         1.13


  Startpoint: x4_bit[3] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x4_bit[3] (in)                           0.01       0.06 f
  U1338/Y (CLKBUFX2TS)                     0.21       0.27 f
  U1336/Y (INVX2TS)                        0.13       0.40 r
  U1337/Y (INVX2TS)                        0.09       0.49 f
  U1701/Y (NOR2BX1TS)                      0.31       0.80 f
  U1550/Y (INVX2TS)                        0.15       0.95 r
  U1551/Y (INVX2TS)                        0.10       1.05 f
  U1778/Y (NOR2X1TS)                       0.13       1.18 r
  U1779/Y (XNOR2X1TS)                      0.26       1.44 f
  U1795/CO (ADDHX1TS)                      0.32       1.76 f
  U921/CO (ADDFX1TS)                       0.45       2.21 f
  U912/CO (ADDFX1TS)                       0.46       2.67 f
  U2328/CO (CMPR32X2TS)                    0.67       3.34 f
  U2476/CO (CMPR32X2TS)                    0.63       3.97 f
  U855/S (ADDFX1TS)                        0.44       4.42 f
  U641/S (ADDFX1TS)                        0.73       5.15 f
  U639/Y (NOR2X1TS)                        0.23       5.38 r
  U1312/Y (OAI21X1TS)                      0.18       5.56 f
  U830/Y (AOI21X1TS)                       0.22       5.78 r
  U827/Y (INVX2TS)                         0.16       5.93 f
  U2534/Y (AOI21X1TS)                      0.19       6.12 r
  U821/Y (CLKXOR2X2TS)                     0.67       6.79 f
  U543/Y (NOR2X1TS)                        0.39       7.19 r
  U621/Y (INVX1TS)                         0.15       7.34 f
  U2661/Y (NAND2X1TS)                      0.10       7.45 r
  U2662/Y (CLKXOR2X2TS)                    0.68       8.13 f
  dff0_data_out_reg_7_/D (DFFRX2TS)        0.00       8.13 f
  data arrival time                                   8.13

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_7_/CK (DFFRX2TS)       0.00      10.00 r
  library setup time                      -0.57       9.43
  data required time                                  9.43
  -----------------------------------------------------------
  data required time                                  9.43
  data arrival time                                  -8.13
  -----------------------------------------------------------
  slack (MET)                                         1.31


  Startpoint: x3_bit[4] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x3_bit[4] (in)                           0.02       0.07 f
  U750/Y (BUFX3TS)                         0.16       0.23 f
  U1299/Y (NOR2BX1TS)                      0.30       0.53 f
  U1308/Y (OR2X1TS)                        0.43       0.96 f
  U1576/Y (AOI22X1TS)                      0.18       1.14 r
  U596/Y (NAND2BX1TS)                      0.14       1.28 f
  U1587/Y (XNOR2X1TS)                      0.19       1.47 r
  U921/CO (ADDFX1TS)                       0.75       2.22 r
  U912/S (ADDFX1TS)                        0.44       2.66 f
  U889/S (ADDFX1TS)                        0.72       3.39 f
  U2139/S (CMPR32X2TS)                     0.71       4.09 f
  U2207/CO (CMPR32X2TS)                    0.48       4.57 f
  U443/S (CMPR32X2TS)                      0.52       5.09 f
  U635/Y (NOR2X1TS)                        0.19       5.29 r
  U630/Y (INVX1TS)                         0.12       5.40 f
  U2206/Y (NAND2X1TS)                      0.10       5.50 r
  U1008/Y (XOR2X1TS)                       0.23       5.73 f
  U624/Y (BUFX3TS)                         0.31       6.04 f
  U2551/Y (OR2X2TS)                        0.34       6.38 f
  U811/Y (AOI21X1TS)                       0.22       6.60 r
  U1007/Y (OAI21X1TS)                      0.21       6.81 f
  U777/Y (AOI21X1TS)                       0.27       7.07 r
  U2666/Y (CLKXOR2X2TS)                    0.67       7.75 f
  dff0_data_out_reg_6_/D (DFFRX2TS)        0.00       7.75 f
  data arrival time                                   7.75

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_6_/CK (DFFRX2TS)       0.00      10.00 r
  library setup time                      -0.57       9.43
  data required time                                  9.43
  -----------------------------------------------------------
  data required time                                  9.43
  data arrival time                                  -7.75
  -----------------------------------------------------------
  slack (MET)                                         1.69


  Startpoint: x3_bit[4] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x3_bit[4] (in)                           0.02       0.07 f
  U750/Y (BUFX3TS)                         0.16       0.23 f
  U1299/Y (NOR2BX1TS)                      0.30       0.53 f
  U1308/Y (OR2X1TS)                        0.43       0.96 f
  U1576/Y (AOI22X1TS)                      0.18       1.14 r
  U596/Y (NAND2BX1TS)                      0.14       1.28 f
  U1587/Y (XNOR2X1TS)                      0.19       1.47 r
  U921/CO (ADDFX1TS)                       0.75       2.22 r
  U912/S (ADDFX1TS)                        0.44       2.66 f
  U889/S (ADDFX1TS)                        0.72       3.39 f
  U2139/S (CMPR32X2TS)                     0.71       4.09 f
  U2207/S (CMPR32X2TS)                     0.52       4.61 f
  U638/Y (OR2X2TS)                         0.32       4.93 f
  U2537/Y (NAND2X1TS)                      0.11       5.04 r
  U837/Y (XNOR2X1TS)                       0.17       5.21 r
  U566/Y (BUFX4TS)                         0.35       5.56 r
  U829/Y (NOR2X1TS)                        0.15       5.72 f
  U551/Y (OAI21XLTS)                       0.45       6.17 r
  U811/Y (AOI21X1TS)                       0.34       6.51 f
  U1007/Y (OAI21X1TS)                      0.26       6.78 r
  U2672/Y (XNOR2X2TS)                      0.56       7.33 r
  dff0_data_out_reg_5_/D (DFFRX2TS)        0.00       7.33 r
  data arrival time                                   7.33

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_5_/CK (DFFRX2TS)       0.00      10.00 r
  library setup time                      -0.72       9.28
  data required time                                  9.28
  -----------------------------------------------------------
  data required time                                  9.28
  data arrival time                                  -7.33
  -----------------------------------------------------------
  slack (MET)                                         1.95


  Startpoint: x3_bit[4] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x3_bit[4] (in)                           0.02       0.07 f
  U750/Y (BUFX3TS)                         0.16       0.23 f
  U1299/Y (NOR2BX1TS)                      0.30       0.53 f
  U1308/Y (OR2X1TS)                        0.43       0.96 f
  U1576/Y (AOI22X1TS)                      0.18       1.14 r
  U596/Y (NAND2BX1TS)                      0.14       1.28 f
  U1587/Y (XNOR2X1TS)                      0.19       1.47 r
  U921/CO (ADDFX1TS)                       0.75       2.22 r
  U912/S (ADDFX1TS)                        0.44       2.66 f
  U889/S (ADDFX1TS)                        0.72       3.39 f
  U2139/S (CMPR32X2TS)                     0.71       4.09 f
  U2207/CO (CMPR32X2TS)                    0.48       4.57 f
  U443/S (CMPR32X2TS)                      0.52       5.09 f
  U635/Y (NOR2X1TS)                        0.19       5.29 r
  U630/Y (INVX1TS)                         0.12       5.40 f
  U2206/Y (NAND2X1TS)                      0.10       5.50 r
  U1008/Y (XOR2X1TS)                       0.23       5.73 f
  U624/Y (BUFX3TS)                         0.31       6.04 f
  U2551/Y (OR2X2TS)                        0.34       6.38 f
  U811/Y (AOI21X1TS)                       0.22       6.60 r
  U2670/Y (CLKXOR2X2TS)                    0.73       7.33 f
  dff0_data_out_reg_4_/D (DFFRX2TS)        0.00       7.33 f
  data arrival time                                   7.33

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_4_/CK (DFFRX2TS)       0.00      10.00 r
  library setup time                      -0.57       9.43
  data required time                                  9.43
  -----------------------------------------------------------
  data required time                                  9.43
  data arrival time                                  -7.33
  -----------------------------------------------------------
  slack (MET)                                         2.10


  Startpoint: x3_bit[4] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x3_bit[4] (in)                           0.02       0.07 f
  U750/Y (BUFX3TS)                         0.16       0.23 f
  U1299/Y (NOR2BX1TS)                      0.30       0.53 f
  U1308/Y (OR2X1TS)                        0.43       0.96 f
  U1576/Y (AOI22X1TS)                      0.18       1.14 r
  U596/Y (NAND2BX1TS)                      0.14       1.28 f
  U1587/Y (XNOR2X1TS)                      0.19       1.47 r
  U921/CO (ADDFX1TS)                       0.75       2.22 r
  U912/S (ADDFX1TS)                        0.44       2.66 f
  U889/S (ADDFX1TS)                        0.72       3.39 f
  U2139/S (CMPR32X2TS)                     0.71       4.09 f
  U2207/CO (CMPR32X2TS)                    0.48       4.57 f
  U443/S (CMPR32X2TS)                      0.52       5.09 f
  U635/Y (NOR2X1TS)                        0.19       5.29 r
  U630/Y (INVX1TS)                         0.12       5.40 f
  U2206/Y (NAND2X1TS)                      0.10       5.50 r
  U1008/Y (XOR2X1TS)                       0.23       5.73 f
  U624/Y (BUFX3TS)                         0.31       6.04 f
  U2551/Y (OR2X2TS)                        0.34       6.38 f
  U2675/Y (NAND2X1TS)                      0.13       6.51 r
  U2676/Y (XNOR2X2TS)                      0.50       7.01 r
  dff0_data_out_reg_3_/D (DFFRX2TS)        0.00       7.01 r
  data arrival time                                   7.01

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_3_/CK (DFFRX2TS)       0.00      10.00 r
  library setup time                      -0.72       9.28
  data required time                                  9.28
  -----------------------------------------------------------
  data required time                                  9.28
  data arrival time                                  -7.01
  -----------------------------------------------------------
  slack (MET)                                         2.27


  Startpoint: x3_bit[4] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x3_bit[4] (in)                           0.02       0.07 f
  U750/Y (BUFX3TS)                         0.16       0.23 f
  U1299/Y (NOR2BX1TS)                      0.30       0.53 f
  U1308/Y (OR2X1TS)                        0.43       0.96 f
  U1576/Y (AOI22X1TS)                      0.18       1.14 r
  U596/Y (NAND2BX1TS)                      0.14       1.28 f
  U1587/Y (XNOR2X1TS)                      0.19       1.47 r
  U921/CO (ADDFX1TS)                       0.75       2.22 r
  U912/S (ADDFX1TS)                        0.44       2.66 f
  U889/S (ADDFX1TS)                        0.72       3.39 f
  U2139/S (CMPR32X2TS)                     0.71       4.09 f
  U2207/S (CMPR32X2TS)                     0.52       4.61 f
  U638/Y (OR2X2TS)                         0.32       4.93 f
  U2537/Y (NAND2X1TS)                      0.11       5.04 r
  U837/Y (XNOR2X1TS)                       0.23       5.27 f
  U566/Y (BUFX4TS)                         0.27       5.54 f
  U829/Y (NOR2X1TS)                        0.18       5.73 r
  U826/Y (INVX1TS)                         0.11       5.84 f
  U2673/Y (NAND2X1TS)                      0.11       5.95 r
  U2674/Y (CLKXOR2X2TS)                    0.62       6.57 f
  dff0_data_out_reg_2_/D (DFFRX2TS)        0.00       6.57 f
  data arrival time                                   6.57

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_2_/CK (DFFRX2TS)       0.00      10.00 r
  library setup time                      -0.57       9.43
  data required time                                  9.43
  -----------------------------------------------------------
  data required time                                  9.43
  data arrival time                                  -6.57
  -----------------------------------------------------------
  slack (MET)                                         2.87


  Startpoint: x4_bit[1] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x4_bit[1] (in)                           0.03       0.08 f
  U1540/Y (INVX2TS)                        0.12       0.20 r
  U1541/Y (INVX2TS)                        0.09       0.29 f
  U985/Y (NAND2BX1TS)                      0.29       0.58 f
  U1503/Y (INVX2TS)                        0.12       0.70 r
  U1504/Y (INVX2TS)                        0.08       0.79 f
  U1772/Y (NOR2BX1TS)                      0.32       1.11 f
  U1216/Y (XOR2XLTS)                       0.37       1.47 r
  U1773/Y (XOR2X1TS)                       0.39       1.87 r
  U910/S (ADDFX1TS)                        0.82       2.68 f
  U871/S (ADDFHX1TS)                       0.51       3.20 f
  U2215/S (ADDFX1TS)                       0.72       3.92 f
  U853/Y (NOR2X1TS)                        0.19       4.11 r
  U851/Y (INVX1TS)                         0.12       4.23 f
  U2538/Y (NAND2X1TS)                      0.11       4.34 r
  U2539/Y (CLKXOR2X2TS)                    0.64       4.98 f
  U2552/Y (NAND2X1TS)                      0.34       5.32 r
  U831/Y (AND2X2TS)                        0.50       5.82 r
  dff0_data_out_reg_1_/D (DFFRX2TS)        0.00       5.82 r
  data arrival time                                   5.82

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_1_/CK (DFFRX2TS)       0.00      10.00 r
  library setup time                      -0.58       9.42
  data required time                                  9.42
  -----------------------------------------------------------
  data required time                                  9.42
  data arrival time                                  -5.82
  -----------------------------------------------------------
  slack (MET)                                         3.60


  Startpoint: dff0_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: add7_out[31]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_0_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_0_/Q (DFFRX2TS)        0.89      10.89 r
  U2552/Y (NAND2X1TS)                      0.30      11.19 f
  U551/Y (OAI21XLTS)                       0.49      11.69 r
  U811/Y (AOI21X1TS)                       0.34      12.03 f
  U1007/Y (OAI21X1TS)                      0.26      12.29 r
  U777/Y (AOI21X1TS)                       0.22      12.51 f
  U771/Y (OAI21X1TS)                       0.29      12.80 r
  U764/Y (AOI21X2TS)                       0.21      13.01 f
  U615/Y (OAI21X1TS)                       0.29      13.30 r
  U761/Y (AOI21X2TS)                       0.22      13.52 f
  U759/Y (OAI21X2TS)                       0.20      13.72 r
  U757/Y (AOI21X1TS)                       0.18      13.90 f
  U613/Y (OAI21X1TS)                       0.31      14.21 r
  U753/Y (AOI21X2TS)                       0.23      14.44 f
  U751/Y (OAI21X2TS)                       0.20      14.64 r
  U2634/Y (XNOR2X4TS)                      0.31      14.95 r
  add7_out[31] (out)                       0.00      14.95 r
  data arrival time                                  14.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -14.95
  -----------------------------------------------------------
  slack (MET)                                         5.00


  Startpoint: dff0_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: add7_out[30]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_0_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_0_/Q (DFFRX2TS)        0.89      10.89 r
  U2552/Y (NAND2X1TS)                      0.30      11.19 f
  U551/Y (OAI21XLTS)                       0.49      11.69 r
  U811/Y (AOI21X1TS)                       0.34      12.03 f
  U1007/Y (OAI21X1TS)                      0.26      12.29 r
  U777/Y (AOI21X1TS)                       0.22      12.51 f
  U771/Y (OAI21X1TS)                       0.29      12.80 r
  U764/Y (AOI21X2TS)                       0.21      13.01 f
  U615/Y (OAI21X1TS)                       0.29      13.30 r
  U761/Y (AOI21X2TS)                       0.22      13.52 f
  U759/Y (OAI21X2TS)                       0.20      13.72 r
  U757/Y (AOI21X1TS)                       0.18      13.90 f
  U613/Y (OAI21X1TS)                       0.31      14.21 r
  U753/Y (AOI21X2TS)                       0.23      14.44 f
  U1719/Y (CLKXOR2X4TS)                    0.50      14.95 f
  add7_out[30] (out)                       0.00      14.95 f
  data arrival time                                  14.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -14.95
  -----------------------------------------------------------
  slack (MET)                                         5.00


  Startpoint: dff0_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: add7_out[24]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_0_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_0_/Q (DFFRX2TS)        0.89      10.89 r
  U2552/Y (NAND2X1TS)                      0.30      11.19 f
  U551/Y (OAI21XLTS)                       0.49      11.69 r
  U811/Y (AOI21X1TS)                       0.34      12.03 f
  U1007/Y (OAI21X1TS)                      0.26      12.29 r
  U777/Y (AOI21X1TS)                       0.22      12.51 f
  U771/Y (OAI21X1TS)                       0.29      12.80 r
  U764/Y (AOI21X2TS)                       0.21      13.01 f
  U615/Y (OAI21X1TS)                       0.29      13.30 r
  U761/Y (AOI21X2TS)                       0.22      13.52 f
  U759/Y (OAI21X2TS)                       0.20      13.72 r
  U614/Y (INVX2TS)                         0.13      13.84 f
  U1172/Y (OAI21X1TS)                      0.24      14.08 r
  U2649/Y (AOI21X1TS)                      0.20      14.28 f
  U1327/Y (CLKXOR2X2TS)                    0.62      14.90 f
  add7_out[24] (out)                       0.00      14.90 f
  data arrival time                                  14.90

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -14.90
  -----------------------------------------------------------
  slack (MET)                                         5.05


  Startpoint: dff0_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: add7_out[26]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_0_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_0_/Q (DFFRX2TS)        0.89      10.89 r
  U2552/Y (NAND2X1TS)                      0.30      11.19 f
  U551/Y (OAI21XLTS)                       0.49      11.69 r
  U811/Y (AOI21X1TS)                       0.34      12.03 f
  U1007/Y (OAI21X1TS)                      0.26      12.29 r
  U777/Y (AOI21X1TS)                       0.22      12.51 f
  U771/Y (OAI21X1TS)                       0.29      12.80 r
  U764/Y (AOI21X2TS)                       0.21      13.01 f
  U615/Y (OAI21X1TS)                       0.29      13.30 r
  U761/Y (AOI21X2TS)                       0.22      13.52 f
  U759/Y (OAI21X2TS)                       0.20      13.72 r
  U614/Y (INVX2TS)                         0.13      13.84 f
  U754/Y (OAI21X1TS)                       0.21      14.06 r
  U1330/Y (AOI21X1TS)                      0.18      14.24 f
  U1722/Y (CLKXOR2X2TS)                    0.62      14.86 f
  add7_out[26] (out)                       0.00      14.86 f
  data arrival time                                  14.86

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -14.86
  -----------------------------------------------------------
  slack (MET)                                         5.09


  Startpoint: dff0_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: add7_out[25]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_0_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_0_/Q (DFFRX2TS)        0.89      10.89 r
  U2552/Y (NAND2X1TS)                      0.30      11.19 f
  U551/Y (OAI21XLTS)                       0.49      11.69 r
  U811/Y (AOI21X1TS)                       0.34      12.03 f
  U1007/Y (OAI21X1TS)                      0.26      12.29 r
  U777/Y (AOI21X1TS)                       0.22      12.51 f
  U771/Y (OAI21X1TS)                       0.29      12.80 r
  U764/Y (AOI21X2TS)                       0.21      13.01 f
  U615/Y (OAI21X1TS)                       0.29      13.30 r
  U761/Y (AOI21X2TS)                       0.22      13.52 f
  U759/Y (OAI21X2TS)                       0.20      13.72 r
  U614/Y (INVX2TS)                         0.13      13.84 f
  U754/Y (OAI21X1TS)                       0.21      14.06 r
  U559/Y (CLKINVX2TS)                      0.17      14.23 f
  U1329/Y (CLKXOR2X2TS)                    0.62      14.85 f
  add7_out[25] (out)                       0.00      14.85 f
  data arrival time                                  14.85

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -14.85
  -----------------------------------------------------------
  slack (MET)                                         5.10


  Startpoint: dff0_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: add7_out[27]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_0_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_0_/Q (DFFRX2TS)        0.89      10.89 r
  U2552/Y (NAND2X1TS)                      0.30      11.19 f
  U551/Y (OAI21XLTS)                       0.49      11.69 r
  U811/Y (AOI21X1TS)                       0.34      12.03 f
  U1007/Y (OAI21X1TS)                      0.26      12.29 r
  U777/Y (AOI21X1TS)                       0.22      12.51 f
  U771/Y (OAI21X1TS)                       0.29      12.80 r
  U764/Y (AOI21X2TS)                       0.21      13.01 f
  U615/Y (OAI21X1TS)                       0.29      13.30 r
  U761/Y (AOI21X2TS)                       0.22      13.52 f
  U759/Y (OAI21X2TS)                       0.20      13.72 r
  U614/Y (INVX2TS)                         0.13      13.84 f
  U754/Y (OAI21X1TS)                       0.21      14.06 r
  U559/Y (CLKINVX2TS)                      0.17      14.23 f
  U612/Y (OAI21X1TS)                       0.26      14.49 r
  U1011/Y (XNOR2X4TS)                      0.35      14.84 r
  add7_out[27] (out)                       0.00      14.84 r
  data arrival time                                  14.84

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -14.84
  -----------------------------------------------------------
  slack (MET)                                         5.11


  Startpoint: dff0_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: add7_out[29]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_0_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_0_/Q (DFFRX2TS)        0.89      10.89 r
  U2552/Y (NAND2X1TS)                      0.30      11.19 f
  U551/Y (OAI21XLTS)                       0.49      11.69 r
  U811/Y (AOI21X1TS)                       0.34      12.03 f
  U1007/Y (OAI21X1TS)                      0.26      12.29 r
  U777/Y (AOI21X1TS)                       0.22      12.51 f
  U771/Y (OAI21X1TS)                       0.29      12.80 r
  U764/Y (AOI21X2TS)                       0.21      13.01 f
  U615/Y (OAI21X1TS)                       0.29      13.30 r
  U761/Y (AOI21X2TS)                       0.22      13.52 f
  U759/Y (OAI21X2TS)                       0.20      13.72 r
  U757/Y (AOI21X1TS)                       0.18      13.90 f
  U613/Y (OAI21X1TS)                       0.31      14.21 r
  U1720/Y (XNOR2X2TS)                      0.58      14.79 r
  add7_out[29] (out)                       0.00      14.79 r
  data arrival time                                  14.79

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -14.79
  -----------------------------------------------------------
  slack (MET)                                         5.16


  Startpoint: dff0_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: add7_out[20]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_0_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_0_/Q (DFFRX2TS)        0.89      10.89 r
  U2552/Y (NAND2X1TS)                      0.30      11.19 f
  U551/Y (OAI21XLTS)                       0.49      11.69 r
  U811/Y (AOI21X1TS)                       0.34      12.03 f
  U1007/Y (OAI21X1TS)                      0.26      12.29 r
  U777/Y (AOI21X1TS)                       0.22      12.51 f
  U771/Y (OAI21X1TS)                       0.29      12.80 r
  U764/Y (AOI21X2TS)                       0.21      13.01 f
  U615/Y (OAI21X1TS)                       0.29      13.30 r
  U761/Y (AOI21X2TS)                       0.22      13.52 f
  U1178/Y (INVX2TS)                        0.12      13.63 r
  U1177/Y (AOI21X1TS)                      0.15      13.78 f
  U553/Y (OAI21XLTS)                       0.35      14.14 r
  U429/Y (XNOR2X2TS)                       0.60      14.74 r
  add7_out[20] (out)                       0.00      14.74 r
  data arrival time                                  14.74

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -14.74
  -----------------------------------------------------------
  slack (MET)                                         5.21


  Startpoint: dff0_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: add7_out[23]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_0_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_0_/Q (DFFRX2TS)        0.89      10.89 r
  U2552/Y (NAND2X1TS)                      0.30      11.19 f
  U551/Y (OAI21XLTS)                       0.49      11.69 r
  U811/Y (AOI21X1TS)                       0.34      12.03 f
  U1007/Y (OAI21X1TS)                      0.26      12.29 r
  U777/Y (AOI21X1TS)                       0.22      12.51 f
  U771/Y (OAI21X1TS)                       0.29      12.80 r
  U764/Y (AOI21X2TS)                       0.21      13.01 f
  U615/Y (OAI21X1TS)                       0.29      13.30 r
  U761/Y (AOI21X2TS)                       0.22      13.52 f
  U759/Y (OAI21X2TS)                       0.20      13.72 r
  U614/Y (INVX2TS)                         0.13      13.84 f
  U1172/Y (OAI21X1TS)                      0.24      14.08 r
  U1562/Y (XNOR2X2TS)                      0.56      14.64 r
  add7_out[23] (out)                       0.00      14.64 r
  data arrival time                                  14.64

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -14.64
  -----------------------------------------------------------
  slack (MET)                                         5.31


  Startpoint: dff0_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: add7_out[22]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_0_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_0_/Q (DFFRX2TS)        0.89      10.89 r
  U2552/Y (NAND2X1TS)                      0.30      11.19 f
  U551/Y (OAI21XLTS)                       0.49      11.69 r
  U811/Y (AOI21X1TS)                       0.34      12.03 f
  U1007/Y (OAI21X1TS)                      0.26      12.29 r
  U777/Y (AOI21X1TS)                       0.22      12.51 f
  U771/Y (OAI21X1TS)                       0.29      12.80 r
  U764/Y (AOI21X2TS)                       0.21      13.01 f
  U615/Y (OAI21X1TS)                       0.29      13.30 r
  U761/Y (AOI21X2TS)                       0.22      13.52 f
  U759/Y (OAI21X2TS)                       0.20      13.72 r
  U614/Y (INVX2TS)                         0.13      13.84 f
  U756/Y (OAI21X1TS)                       0.19      14.04 r
  U752/Y (XNOR2X2TS)                       0.53      14.57 r
  add7_out[22] (out)                       0.00      14.57 r
  data arrival time                                  14.57

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -14.57
  -----------------------------------------------------------
  slack (MET)                                         5.38


  Startpoint: dff0_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: add7_out[16]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_0_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_0_/Q (DFFRX2TS)        0.89      10.89 r
  U2552/Y (NAND2X1TS)                      0.30      11.19 f
  U551/Y (OAI21XLTS)                       0.49      11.69 r
  U811/Y (AOI21X1TS)                       0.34      12.03 f
  U1007/Y (OAI21X1TS)                      0.26      12.29 r
  U777/Y (AOI21X1TS)                       0.22      12.51 f
  U771/Y (OAI21X1TS)                       0.29      12.80 r
  U764/Y (AOI21X2TS)                       0.21      13.01 f
  U615/Y (OAI21X1TS)                       0.29      13.30 r
  U552/Y (INVX2TS)                         0.17      13.46 f
  U760/Y (OAI21X1TS)                       0.23      13.69 r
  U1718/Y (INVX2TS)                        0.15      13.84 f
  U755/Y (OAI21X1TS)                       0.19      14.03 r
  U2656/Y (XNOR2X2TS)                      0.53      14.56 r
  add7_out[16] (out)                       0.00      14.56 r
  data arrival time                                  14.56

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -14.56
  -----------------------------------------------------------
  slack (MET)                                         5.39


  Startpoint: dff0_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: add7_out[28]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_0_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_0_/Q (DFFRX2TS)        0.89      10.89 r
  U2552/Y (NAND2X1TS)                      0.30      11.19 f
  U551/Y (OAI21XLTS)                       0.49      11.69 r
  U811/Y (AOI21X1TS)                       0.34      12.03 f
  U1007/Y (OAI21X1TS)                      0.26      12.29 r
  U777/Y (AOI21X1TS)                       0.22      12.51 f
  U771/Y (OAI21X1TS)                       0.29      12.80 r
  U764/Y (AOI21X2TS)                       0.21      13.01 f
  U615/Y (OAI21X1TS)                       0.29      13.30 r
  U761/Y (AOI21X2TS)                       0.22      13.52 f
  U759/Y (OAI21X2TS)                       0.20      13.72 r
  U757/Y (AOI21X1TS)                       0.18      13.90 f
  U1328/Y (CLKXOR2X2TS)                    0.64      14.53 f
  add7_out[28] (out)                       0.00      14.53 f
  data arrival time                                  14.53

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -14.53
  -----------------------------------------------------------
  slack (MET)                                         5.42


  Startpoint: dff0_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: add7_out[15]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_0_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_0_/Q (DFFRX2TS)        0.89      10.89 r
  U2552/Y (NAND2X1TS)                      0.30      11.19 f
  U551/Y (OAI21XLTS)                       0.49      11.69 r
  U811/Y (AOI21X1TS)                       0.34      12.03 f
  U1007/Y (OAI21X1TS)                      0.26      12.29 r
  U777/Y (AOI21X1TS)                       0.22      12.51 f
  U771/Y (OAI21X1TS)                       0.29      12.80 r
  U764/Y (AOI21X2TS)                       0.21      13.01 f
  U615/Y (OAI21X1TS)                       0.29      13.30 r
  U552/Y (INVX2TS)                         0.17      13.46 f
  U760/Y (OAI21X1TS)                       0.23      13.69 r
  U1335/Y (AOI21X1TS)                      0.19      13.88 f
  U1334/Y (CLKXOR2X2TS)                    0.62      14.50 f
  add7_out[15] (out)                       0.00      14.50 f
  data arrival time                                  14.50

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -14.50
  -----------------------------------------------------------
  slack (MET)                                         5.45


  Startpoint: dff0_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: add7_out[21]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_0_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_0_/Q (DFFRX2TS)        0.89      10.89 r
  U2552/Y (NAND2X1TS)                      0.30      11.19 f
  U551/Y (OAI21XLTS)                       0.49      11.69 r
  U811/Y (AOI21X1TS)                       0.34      12.03 f
  U1007/Y (OAI21X1TS)                      0.26      12.29 r
  U777/Y (AOI21X1TS)                       0.22      12.51 f
  U771/Y (OAI21X1TS)                       0.29      12.80 r
  U764/Y (AOI21X2TS)                       0.21      13.01 f
  U615/Y (OAI21X1TS)                       0.29      13.30 r
  U761/Y (AOI21X2TS)                       0.22      13.52 f
  U759/Y (OAI21X2TS)                       0.20      13.72 r
  U614/Y (INVX2TS)                         0.13      13.84 f
  U1331/Y (CLKXOR2X2TS)                    0.61      14.45 f
  add7_out[21] (out)                       0.00      14.45 f
  data arrival time                                  14.45

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -14.45
  -----------------------------------------------------------
  slack (MET)                                         5.50


  Startpoint: dff0_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: add7_out[14]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_0_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_0_/Q (DFFRX2TS)        0.89      10.89 r
  U2552/Y (NAND2X1TS)                      0.30      11.19 f
  U551/Y (OAI21XLTS)                       0.49      11.69 r
  U811/Y (AOI21X1TS)                       0.34      12.03 f
  U1007/Y (OAI21X1TS)                      0.26      12.29 r
  U777/Y (AOI21X1TS)                       0.22      12.51 f
  U771/Y (OAI21X1TS)                       0.29      12.80 r
  U764/Y (AOI21X2TS)                       0.21      13.01 f
  U615/Y (OAI21X1TS)                       0.29      13.30 r
  U552/Y (INVX2TS)                         0.17      13.46 f
  U760/Y (OAI21X1TS)                       0.23      13.69 r
  U1718/Y (INVX2TS)                        0.15      13.84 f
  U1717/Y (CLKXOR2X2TS)                    0.60      14.44 f
  add7_out[14] (out)                       0.00      14.44 f
  data arrival time                                  14.44

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -14.44
  -----------------------------------------------------------
  slack (MET)                                         5.51


  Startpoint: dff0_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: add7_out[19]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_0_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_0_/Q (DFFRX2TS)        0.89      10.89 r
  U2552/Y (NAND2X1TS)                      0.30      11.19 f
  U551/Y (OAI21XLTS)                       0.49      11.69 r
  U811/Y (AOI21X1TS)                       0.34      12.03 f
  U1007/Y (OAI21X1TS)                      0.26      12.29 r
  U777/Y (AOI21X1TS)                       0.22      12.51 f
  U771/Y (OAI21X1TS)                       0.29      12.80 r
  U764/Y (AOI21X2TS)                       0.21      13.01 f
  U615/Y (OAI21X1TS)                       0.29      13.30 r
  U761/Y (AOI21X2TS)                       0.22      13.52 f
  U1178/Y (INVX2TS)                        0.12      13.63 r
  U1177/Y (AOI21X1TS)                      0.15      13.78 f
  U1332/Y (CLKXOR2X2TS)                    0.63      14.41 f
  add7_out[19] (out)                       0.00      14.41 f
  data arrival time                                  14.41

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -14.41
  -----------------------------------------------------------
  slack (MET)                                         5.54


  Startpoint: dff0_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: add7_out[18]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_0_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_0_/Q (DFFRX2TS)        0.89      10.89 r
  U2552/Y (NAND2X1TS)                      0.30      11.19 f
  U551/Y (OAI21XLTS)                       0.49      11.69 r
  U811/Y (AOI21X1TS)                       0.34      12.03 f
  U1007/Y (OAI21X1TS)                      0.26      12.29 r
  U777/Y (AOI21X1TS)                       0.22      12.51 f
  U771/Y (OAI21X1TS)                       0.29      12.80 r
  U764/Y (AOI21X2TS)                       0.21      13.01 f
  U615/Y (OAI21X1TS)                       0.29      13.30 r
  U761/Y (AOI21X2TS)                       0.22      13.52 f
  U1178/Y (INVX2TS)                        0.12      13.63 r
  U1333/Y (AOI21X1TS)                      0.13      13.76 f
  U2572/Y (CLKXOR2X2TS)                    0.62      14.39 f
  add7_out[18] (out)                       0.00      14.39 f
  data arrival time                                  14.39

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -14.39
  -----------------------------------------------------------
  slack (MET)                                         5.56


  Startpoint: x8_bit[0] (input port clocked by clk)
  Endpoint: dff0_data_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x8_bit[0] (in)                           0.01       0.06 f
  U1341/Y (CLKBUFX2TS)                     0.22       0.28 f
  U1455/Y (INVX2TS)                        0.11       0.39 r
  U520/Y (INVX2TS)                         0.07       0.46 f
  U726/Y (NAND2BX1TS)                      0.30       0.76 f
  U481/Y (NOR2XLTS)                        0.44       1.20 r
  U1966/Y (INVX2TS)                        0.21       1.41 f
  U1967/Y (NAND2X1TS)                      0.21       1.62 r
  U1978/Y (NAND2X1TS)                      0.21       1.83 f
  U1309/Y (OAI21XLTS)                      0.18       2.00 r
  U1749/Y (NOR3XLTS)                       0.20       2.20 f
  U1320/Y (AO21XLTS)                       0.46       2.65 f
  U659/Y (OAI21X1TS)                       0.25       2.90 r
  U2610/S (AFHCONX2TS)                     0.80       3.70 r
  dff0_data_out_reg_0_/D (DFFRX2TS)        0.00       3.70 r
  data arrival time                                   3.70

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_0_/CK (DFFRX2TS)       0.00      10.00 r
  library setup time                      -0.59       9.41
  data required time                                  9.41
  -----------------------------------------------------------
  data required time                                  9.41
  data arrival time                                  -3.70
  -----------------------------------------------------------
  slack (MET)                                         5.70


  Startpoint: dff0_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: add7_out[17]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_0_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_0_/Q (DFFRX2TS)        0.89      10.89 r
  U2552/Y (NAND2X1TS)                      0.30      11.19 f
  U551/Y (OAI21XLTS)                       0.49      11.69 r
  U811/Y (AOI21X1TS)                       0.34      12.03 f
  U1007/Y (OAI21X1TS)                      0.26      12.29 r
  U777/Y (AOI21X1TS)                       0.22      12.51 f
  U771/Y (OAI21X1TS)                       0.29      12.80 r
  U764/Y (AOI21X2TS)                       0.21      13.01 f
  U615/Y (OAI21X1TS)                       0.29      13.30 r
  U761/Y (AOI21X2TS)                       0.22      13.52 f
  U1178/Y (INVX2TS)                        0.12      13.63 r
  U2658/Y (XNOR2X2TS)                      0.49      14.13 r
  add7_out[17] (out)                       0.00      14.13 r
  data arrival time                                  14.13

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -14.13
  -----------------------------------------------------------
  slack (MET)                                         5.82


  Startpoint: dff0_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: add7_out[13]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_0_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_0_/Q (DFFRX2TS)        0.89      10.89 r
  U2552/Y (NAND2X1TS)                      0.30      11.19 f
  U551/Y (OAI21XLTS)                       0.49      11.69 r
  U811/Y (AOI21X1TS)                       0.34      12.03 f
  U1007/Y (OAI21X1TS)                      0.26      12.29 r
  U777/Y (AOI21X1TS)                       0.22      12.51 f
  U771/Y (OAI21X1TS)                       0.29      12.80 r
  U764/Y (AOI21X2TS)                       0.21      13.01 f
  U615/Y (OAI21X1TS)                       0.29      13.30 r
  U552/Y (INVX2TS)                         0.17      13.46 f
  U1716/Y (CLKXOR2X2TS)                    0.61      14.07 f
  add7_out[13] (out)                       0.00      14.07 f
  data arrival time                                  14.07

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -14.07
  -----------------------------------------------------------
  slack (MET)                                         5.88


  Startpoint: dff0_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: add7_out[12]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_0_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_0_/Q (DFFRX2TS)        0.89      10.89 r
  U2552/Y (NAND2X1TS)                      0.30      11.19 f
  U551/Y (OAI21XLTS)                       0.49      11.69 r
  U811/Y (AOI21X1TS)                       0.34      12.03 f
  U1007/Y (OAI21X1TS)                      0.26      12.29 r
  U777/Y (AOI21X1TS)                       0.22      12.51 f
  U771/Y (OAI21X1TS)                       0.29      12.80 r
  U764/Y (AOI21X2TS)                       0.21      13.01 f
  U1179/Y (INVX2TS)                        0.11      13.12 r
  U1751/Y (AOI21X1TS)                      0.15      13.27 f
  U758/Y (OAI21X1TS)                       0.22      13.49 r
  U2660/Y (XNOR2X2TS)                      0.53      14.03 r
  add7_out[12] (out)                       0.00      14.03 r
  data arrival time                                  14.03

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -14.03
  -----------------------------------------------------------
  slack (MET)                                         5.92


  Startpoint: dff0_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: add7_out[11]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_0_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_0_/Q (DFFRX2TS)        0.89      10.89 r
  U2552/Y (NAND2X1TS)                      0.30      11.19 f
  U551/Y (OAI21XLTS)                       0.49      11.69 r
  U811/Y (AOI21X1TS)                       0.34      12.03 f
  U1007/Y (OAI21X1TS)                      0.26      12.29 r
  U777/Y (AOI21X1TS)                       0.22      12.51 f
  U771/Y (OAI21X1TS)                       0.29      12.80 r
  U764/Y (AOI21X2TS)                       0.21      13.01 f
  U1179/Y (INVX2TS)                        0.11      13.12 r
  U1751/Y (AOI21X1TS)                      0.15      13.27 f
  U1715/Y (CLKXOR2X2TS)                    0.64      13.91 f
  add7_out[11] (out)                       0.00      13.91 f
  data arrival time                                  13.91

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -13.91
  -----------------------------------------------------------
  slack (MET)                                         6.04


  Startpoint: dff0_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: add7_out[10]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_0_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_0_/Q (DFFRX2TS)        0.89      10.89 r
  U2552/Y (NAND2X1TS)                      0.30      11.19 f
  U551/Y (OAI21XLTS)                       0.49      11.69 r
  U811/Y (AOI21X1TS)                       0.34      12.03 f
  U1007/Y (OAI21X1TS)                      0.26      12.29 r
  U777/Y (AOI21X1TS)                       0.22      12.51 f
  U771/Y (OAI21X1TS)                       0.29      12.80 r
  U764/Y (AOI21X2TS)                       0.21      13.01 f
  U1179/Y (INVX2TS)                        0.11      13.12 r
  U2651/Y (AOI21X1TS)                      0.13      13.25 f
  U2653/Y (CLKXOR2X2TS)                    0.62      13.87 f
  add7_out[10] (out)                       0.00      13.87 f
  data arrival time                                  13.87

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -13.87
  -----------------------------------------------------------
  slack (MET)                                         6.08


  Startpoint: dff0_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: add7_out[8]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_0_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_0_/Q (DFFRX2TS)        0.89      10.89 r
  U2552/Y (NAND2X1TS)                      0.30      11.19 f
  U551/Y (OAI21XLTS)                       0.49      11.69 r
  U811/Y (AOI21X1TS)                       0.34      12.03 f
  U1007/Y (OAI21X1TS)                      0.26      12.29 r
  U777/Y (AOI21X1TS)                       0.22      12.51 f
  U771/Y (OAI21X1TS)                       0.29      12.80 r
  U617/Y (INVX2TS)                         0.17      12.97 f
  U763/Y (OAI21X1TS)                       0.19      13.16 r
  U2668/Y (XNOR2X2TS)                      0.53      13.69 r
  add7_out[8] (out)                        0.00      13.69 r
  data arrival time                                  13.69

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -13.69
  -----------------------------------------------------------
  slack (MET)                                         6.26


  Startpoint: dff0_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: add7_out[9]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_0_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_0_/Q (DFFRX2TS)        0.89      10.89 r
  U2552/Y (NAND2X1TS)                      0.30      11.19 f
  U551/Y (OAI21XLTS)                       0.49      11.69 r
  U811/Y (AOI21X1TS)                       0.34      12.03 f
  U1007/Y (OAI21X1TS)                      0.26      12.29 r
  U777/Y (AOI21X1TS)                       0.22      12.51 f
  U771/Y (OAI21X1TS)                       0.29      12.80 r
  U764/Y (AOI21X2TS)                       0.21      13.01 f
  U1179/Y (INVX2TS)                        0.11      13.12 r
  U2664/Y (XNOR2X2TS)                      0.49      13.61 r
  add7_out[9] (out)                        0.00      13.61 r
  data arrival time                                  13.61

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -13.61
  -----------------------------------------------------------
  slack (MET)                                         6.34


  Startpoint: dff0_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: add7_out[7]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_0_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_0_/Q (DFFRX2TS)        0.89      10.89 r
  U2552/Y (NAND2X1TS)                      0.30      11.19 f
  U551/Y (OAI21XLTS)                       0.49      11.69 r
  U811/Y (AOI21X1TS)                       0.34      12.03 f
  U1007/Y (OAI21X1TS)                      0.26      12.29 r
  U777/Y (AOI21X1TS)                       0.22      12.51 f
  U771/Y (OAI21X1TS)                       0.29      12.80 r
  U617/Y (INVX2TS)                         0.17      12.97 f
  U2662/Y (CLKXOR2X2TS)                    0.61      13.58 f
  add7_out[7] (out)                        0.00      13.58 f
  data arrival time                                  13.58

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -13.58
  -----------------------------------------------------------
  slack (MET)                                         6.37


  Startpoint: dff0_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: add7_out[6]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_0_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_0_/Q (DFFRX2TS)        0.89      10.89 r
  U2552/Y (NAND2X1TS)                      0.30      11.19 f
  U551/Y (OAI21XLTS)                       0.49      11.69 r
  U811/Y (AOI21X1TS)                       0.34      12.03 f
  U1007/Y (OAI21X1TS)                      0.26      12.29 r
  U777/Y (AOI21X1TS)                       0.22      12.51 f
  U2666/Y (CLKXOR2X2TS)                    0.64      13.15 f
  add7_out[6] (out)                        0.00      13.15 f
  data arrival time                                  13.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -13.15
  -----------------------------------------------------------
  slack (MET)                                         6.80


  Startpoint: dff0_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: add7_out[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_0_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_0_/Q (DFFRX2TS)        0.89      10.89 r
  U2552/Y (NAND2X1TS)                      0.30      11.19 f
  U551/Y (OAI21XLTS)                       0.49      11.69 r
  U811/Y (AOI21X1TS)                       0.34      12.03 f
  U1007/Y (OAI21X1TS)                      0.26      12.29 r
  U2672/Y (XNOR2X2TS)                      0.56      12.85 r
  add7_out[5] (out)                        0.00      12.85 r
  data arrival time                                  12.85

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -12.85
  -----------------------------------------------------------
  slack (MET)                                         7.10


  Startpoint: dff0_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: add7_out[4]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_0_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_0_/Q (DFFRX2TS)        0.89      10.89 r
  U2552/Y (NAND2X1TS)                      0.30      11.19 f
  U551/Y (OAI21XLTS)                       0.49      11.69 r
  U811/Y (AOI21X1TS)                       0.34      12.03 f
  U2670/Y (CLKXOR2X2TS)                    0.70      12.73 f
  add7_out[4] (out)                        0.00      12.73 f
  data arrival time                                  12.73

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -12.73
  -----------------------------------------------------------
  slack (MET)                                         7.22


  Startpoint: dff0_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: add7_out[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_0_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_0_/Q (DFFRX2TS)        0.89      10.89 r
  U2552/Y (NAND2X1TS)                      0.30      11.19 f
  U551/Y (OAI21XLTS)                       0.49      11.69 r
  U2676/Y (XNOR2X2TS)                      0.74      12.43 r
  add7_out[3] (out)                        0.00      12.43 r
  data arrival time                                  12.43

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -12.43
  -----------------------------------------------------------
  slack (MET)                                         7.52


  Startpoint: dff0_data_out_reg_1_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: add7_out[2]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_1_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_1_/Q (DFFRX2TS)        0.98      10.98 f
  U829/Y (NOR2X1TS)                        0.26      11.25 r
  U826/Y (INVX1TS)                         0.11      11.36 f
  U2673/Y (NAND2X1TS)                      0.11      11.47 r
  U2674/Y (CLKXOR2X2TS)                    0.62      12.09 f
  add7_out[2] (out)                        0.00      12.09 f
  data arrival time                                  12.09

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -12.09
  -----------------------------------------------------------
  slack (MET)                                         7.86


  Startpoint: dff0_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: add7_out[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_0_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_0_/Q (DFFRX2TS)        0.98      10.98 f
  U1750/Y (OR2X1TS)                        0.46      11.44 f
  U831/Y (AND2X2TS)                        0.39      11.83 f
  add7_out[1] (out)                        0.00      11.83 f
  data arrival time                                  11.83

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -11.83
  -----------------------------------------------------------
  slack (MET)                                         8.12


  Startpoint: dff0_data_out_reg_7_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff0_out[7]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_7_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_7_/Q (DFFRX2TS)        0.99      10.99 f
  U2588/Y (CLKBUFX2TS)                     0.61      11.60 f
  dff0_out[7] (out)                        0.00      11.60 f
  data arrival time                                  11.60

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -11.60
  -----------------------------------------------------------
  slack (MET)                                         8.35


  Startpoint: dff0_data_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff0_out[27]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_27_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_27_/Q (DFFRX2TS)       0.98      10.98 f
  U2607/Y (CLKBUFX2TS)                     0.60      11.59 f
  dff0_out[27] (out)                       0.00      11.59 f
  data arrival time                                  11.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -11.59
  -----------------------------------------------------------
  slack (MET)                                         8.36


  Startpoint: dff0_data_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff0_out[25]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_25_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_25_/Q (DFFRX2TS)       0.98      10.98 f
  U2605/Y (CLKBUFX2TS)                     0.60      11.59 f
  dff0_out[25] (out)                       0.00      11.59 f
  data arrival time                                  11.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -11.59
  -----------------------------------------------------------
  slack (MET)                                         8.36


  Startpoint: dff0_data_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff0_out[24]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_24_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_24_/Q (DFFRX2TS)       0.98      10.98 f
  U2604/Y (CLKBUFX2TS)                     0.60      11.59 f
  dff0_out[24] (out)                       0.00      11.59 f
  data arrival time                                  11.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -11.59
  -----------------------------------------------------------
  slack (MET)                                         8.36


  Startpoint: dff0_data_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff0_out[23]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_23_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_23_/Q (DFFRX2TS)       0.98      10.98 f
  U2603/Y (CLKBUFX2TS)                     0.60      11.59 f
  dff0_out[23] (out)                       0.00      11.59 f
  data arrival time                                  11.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -11.59
  -----------------------------------------------------------
  slack (MET)                                         8.36


  Startpoint: dff0_data_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff0_out[22]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_22_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_22_/Q (DFFRX2TS)       0.98      10.98 f
  U2602/Y (CLKBUFX2TS)                     0.60      11.59 f
  dff0_out[22] (out)                       0.00      11.59 f
  data arrival time                                  11.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -11.59
  -----------------------------------------------------------
  slack (MET)                                         8.36


  Startpoint: dff0_data_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff0_out[21]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_21_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_21_/Q (DFFRX2TS)       0.98      10.98 f
  U2601/Y (CLKBUFX2TS)                     0.60      11.59 f
  dff0_out[21] (out)                       0.00      11.59 f
  data arrival time                                  11.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -11.59
  -----------------------------------------------------------
  slack (MET)                                         8.36


  Startpoint: dff0_data_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff0_out[20]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_20_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_20_/Q (DFFRX2TS)       0.98      10.98 f
  U2600/Y (CLKBUFX2TS)                     0.60      11.59 f
  dff0_out[20] (out)                       0.00      11.59 f
  data arrival time                                  11.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -11.59
  -----------------------------------------------------------
  slack (MET)                                         8.36


  Startpoint: dff0_data_out_reg_19_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff0_out[19]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_19_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_19_/Q (DFFRX2TS)       0.98      10.98 f
  U2599/Y (CLKBUFX2TS)                     0.60      11.59 f
  dff0_out[19] (out)                       0.00      11.59 f
  data arrival time                                  11.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -11.59
  -----------------------------------------------------------
  slack (MET)                                         8.36


  Startpoint: dff0_data_out_reg_18_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff0_out[18]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_18_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_18_/Q (DFFRX2TS)       0.98      10.98 f
  U2598/Y (CLKBUFX2TS)                     0.60      11.59 f
  dff0_out[18] (out)                       0.00      11.59 f
  data arrival time                                  11.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -11.59
  -----------------------------------------------------------
  slack (MET)                                         8.36


  Startpoint: dff0_data_out_reg_17_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff0_out[17]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_17_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_17_/Q (DFFRX2TS)       0.98      10.98 f
  U2597/Y (CLKBUFX2TS)                     0.60      11.59 f
  dff0_out[17] (out)                       0.00      11.59 f
  data arrival time                                  11.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -11.59
  -----------------------------------------------------------
  slack (MET)                                         8.36


  Startpoint: dff0_data_out_reg_16_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff0_out[16]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_16_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_16_/Q (DFFRX2TS)       0.98      10.98 f
  U2596/Y (CLKBUFX2TS)                     0.60      11.59 f
  dff0_out[16] (out)                       0.00      11.59 f
  data arrival time                                  11.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -11.59
  -----------------------------------------------------------
  slack (MET)                                         8.36


  Startpoint: dff0_data_out_reg_13_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff0_out[13]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_13_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_13_/Q (DFFRX2TS)       0.98      10.98 f
  U1756/Y (CLKBUFX2TS)                     0.60      11.59 f
  dff0_out[13] (out)                       0.00      11.59 f
  data arrival time                                  11.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -11.59
  -----------------------------------------------------------
  slack (MET)                                         8.36


  Startpoint: dff0_data_out_reg_12_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff0_out[12]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_12_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_12_/Q (DFFRX2TS)       0.98      10.98 f
  U2593/Y (CLKBUFX2TS)                     0.60      11.59 f
  dff0_out[12] (out)                       0.00      11.59 f
  data arrival time                                  11.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -11.59
  -----------------------------------------------------------
  slack (MET)                                         8.36


  Startpoint: dff0_data_out_reg_11_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff0_out[11]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_11_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_11_/Q (DFFRX2TS)       0.98      10.98 f
  U2592/Y (CLKBUFX2TS)                     0.60      11.59 f
  dff0_out[11] (out)                       0.00      11.59 f
  data arrival time                                  11.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -11.59
  -----------------------------------------------------------
  slack (MET)                                         8.36


  Startpoint: dff0_data_out_reg_10_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff0_out[10]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_10_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_10_/Q (DFFRX2TS)       0.98      10.98 f
  U2591/Y (CLKBUFX2TS)                     0.60      11.59 f
  dff0_out[10] (out)                       0.00      11.59 f
  data arrival time                                  11.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -11.59
  -----------------------------------------------------------
  slack (MET)                                         8.36


  Startpoint: dff0_data_out_reg_9_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff0_out[9]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_9_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_9_/Q (DFFRX2TS)        0.98      10.98 f
  U2590/Y (CLKBUFX2TS)                     0.60      11.59 f
  dff0_out[9] (out)                        0.00      11.59 f
  data arrival time                                  11.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -11.59
  -----------------------------------------------------------
  slack (MET)                                         8.36


  Startpoint: dff0_data_out_reg_8_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff0_out[8]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_8_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_8_/Q (DFFRX2TS)        0.98      10.98 f
  U2589/Y (CLKBUFX2TS)                     0.60      11.59 f
  dff0_out[8] (out)                        0.00      11.59 f
  data arrival time                                  11.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -11.59
  -----------------------------------------------------------
  slack (MET)                                         8.36


  Startpoint: dff0_data_out_reg_6_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff0_out[6]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_6_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_6_/Q (DFFRX2TS)        0.98      10.98 f
  U2587/Y (CLKBUFX2TS)                     0.60      11.59 f
  dff0_out[6] (out)                        0.00      11.59 f
  data arrival time                                  11.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -11.59
  -----------------------------------------------------------
  slack (MET)                                         8.36


  Startpoint: dff0_data_out_reg_3_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff0_out[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_3_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_3_/Q (DFFRX2TS)        0.98      10.98 f
  U2584/Y (CLKBUFX2TS)                     0.60      11.59 f
  dff0_out[3] (out)                        0.00      11.59 f
  data arrival time                                  11.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -11.59
  -----------------------------------------------------------
  slack (MET)                                         8.36


  Startpoint: dff0_data_out_reg_1_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff0_out[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_1_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_1_/Q (DFFRX2TS)        0.98      10.98 f
  U2582/Y (CLKBUFX2TS)                     0.60      11.59 f
  dff0_out[1] (out)                        0.00      11.59 f
  data arrival time                                  11.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -11.59
  -----------------------------------------------------------
  slack (MET)                                         8.36


  Startpoint: dff0_data_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff0_out[28]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_28_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_28_/Q (DFFRX2TS)       0.98      10.98 f
  U1757/Y (CLKBUFX2TS)                     0.60      11.59 f
  dff0_out[28] (out)                       0.00      11.59 f
  data arrival time                                  11.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -11.59
  -----------------------------------------------------------
  slack (MET)                                         8.36


  Startpoint: dff0_data_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff0_out[26]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_26_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_26_/Q (DFFRX2TS)       0.98      10.98 f
  U2606/Y (CLKBUFX2TS)                     0.60      11.59 f
  dff0_out[26] (out)                       0.00      11.59 f
  data arrival time                                  11.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -11.59
  -----------------------------------------------------------
  slack (MET)                                         8.36


  Startpoint: dff0_data_out_reg_4_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff0_out[4]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_4_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_4_/Q (DFFRX2TS)        0.98      10.98 f
  U2585/Y (CLKBUFX2TS)                     0.60      11.59 f
  dff0_out[4] (out)                        0.00      11.59 f
  data arrival time                                  11.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -11.59
  -----------------------------------------------------------
  slack (MET)                                         8.36


  Startpoint: dff0_data_out_reg_2_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff0_out[2]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_2_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_2_/Q (DFFRX2TS)        0.98      10.98 f
  U2583/Y (CLKBUFX2TS)                     0.60      11.59 f
  dff0_out[2] (out)                        0.00      11.59 f
  data arrival time                                  11.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -11.59
  -----------------------------------------------------------
  slack (MET)                                         8.36


  Startpoint: dff0_data_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff0_out[29]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_29_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_29_/Q (DFFRX2TS)       0.98      10.98 f
  U2608/Y (CLKBUFX2TS)                     0.60      11.58 f
  dff0_out[29] (out)                       0.00      11.58 f
  data arrival time                                  11.58

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -11.58
  -----------------------------------------------------------
  slack (MET)                                         8.37


  Startpoint: dff0_data_out_reg_14_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff0_out[14]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_14_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_14_/Q (DFFRX2TS)       0.98      10.98 f
  U2594/Y (CLKBUFX2TS)                     0.60      11.58 f
  dff0_out[14] (out)                       0.00      11.58 f
  data arrival time                                  11.58

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -11.58
  -----------------------------------------------------------
  slack (MET)                                         8.37


  Startpoint: dff0_data_out_reg_5_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff0_out[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_5_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_5_/Q (DFFRX2TS)        0.98      10.98 f
  U2586/Y (CLKBUFX2TS)                     0.60      11.58 f
  dff0_out[5] (out)                        0.00      11.58 f
  data arrival time                                  11.58

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -11.58
  -----------------------------------------------------------
  slack (MET)                                         8.37


  Startpoint: dff0_data_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff0_out[30]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_30_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_30_/Q (DFFRX2TS)       0.98      10.98 f
  U2609/Y (CLKBUFX2TS)                     0.60      11.58 f
  dff0_out[30] (out)                       0.00      11.58 f
  data arrival time                                  11.58

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -11.58
  -----------------------------------------------------------
  slack (MET)                                         8.37


  Startpoint: dff0_data_out_reg_15_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff0_out[15]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_15_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_15_/Q (DFFRX2TS)       0.98      10.98 f
  U2595/Y (CLKBUFX2TS)                     0.60      11.58 f
  dff0_out[15] (out)                       0.00      11.58 f
  data arrival time                                  11.58

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -11.58
  -----------------------------------------------------------
  slack (MET)                                         8.37


  Startpoint: dff0_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff0_out[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_0_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_0_/Q (DFFRX2TS)        0.98      10.98 f
  U1755/Y (CLKBUFX2TS)                     0.60      11.58 f
  dff0_out[0] (out)                        0.00      11.58 f
  data arrival time                                  11.58

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -11.58
  -----------------------------------------------------------
  slack (MET)                                         8.37


  Startpoint: dff0_data_out_reg_4_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff1_data_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_4_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_4_/QN (DFFRX2TS)       0.85      10.85 f
  U2719/Y (NOR2XLTS)                       0.15      11.01 r
  dff1_data_out_reg_4_/D (DFFRX1TS)        0.00      11.01 r
  data arrival time                                  11.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  dff1_data_out_reg_4_/CK (DFFRX1TS)       0.00      20.00 r
  library setup time                      -0.47      19.53
  data required time                                 19.53
  -----------------------------------------------------------
  data required time                                 19.53
  data arrival time                                 -11.01
  -----------------------------------------------------------
  slack (MET)                                         8.53


  Startpoint: dff0_data_out_reg_6_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff1_data_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_6_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_6_/QN (DFFRX2TS)       0.85      10.85 f
  U2733/Y (NOR2XLTS)                       0.15      11.01 r
  dff1_data_out_reg_6_/D (DFFRX1TS)        0.00      11.01 r
  data arrival time                                  11.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  dff1_data_out_reg_6_/CK (DFFRX1TS)       0.00      20.00 r
  library setup time                      -0.47      19.53
  data required time                                 19.53
  -----------------------------------------------------------
  data required time                                 19.53
  data arrival time                                 -11.01
  -----------------------------------------------------------
  slack (MET)                                         8.53


  Startpoint: dff0_data_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff1_data_out_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_21_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_21_/QN (DFFRX2TS)      0.85      10.85 f
  U1752/Y (NOR2XLTS)                       0.15      11.01 r
  dff1_data_out_reg_21_/D (DFFRX1TS)       0.00      11.01 r
  data arrival time                                  11.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  dff1_data_out_reg_21_/CK (DFFRX1TS)      0.00      20.00 r
  library setup time                      -0.47      19.53
  data required time                                 19.53
  -----------------------------------------------------------
  data required time                                 19.53
  data arrival time                                 -11.01
  -----------------------------------------------------------
  slack (MET)                                         8.53


  Startpoint: dff0_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff1_data_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_0_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_0_/QN (DFFRX2TS)       0.85      10.85 f
  U1754/Y (NOR2XLTS)                       0.15      11.01 r
  dff1_data_out_reg_0_/D (DFFRX1TS)        0.00      11.01 r
  data arrival time                                  11.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  dff1_data_out_reg_0_/CK (DFFRX1TS)       0.00      20.00 r
  library setup time                      -0.47      19.53
  data required time                                 19.53
  -----------------------------------------------------------
  data required time                                 19.53
  data arrival time                                 -11.01
  -----------------------------------------------------------
  slack (MET)                                         8.53


  Startpoint: dff0_data_out_reg_1_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff1_data_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_1_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_1_/QN (DFFRX2TS)       0.85      10.85 f
  U2735/Y (NOR2XLTS)                       0.15      11.01 r
  dff1_data_out_reg_1_/D (DFFRX1TS)        0.00      11.01 r
  data arrival time                                  11.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  dff1_data_out_reg_1_/CK (DFFRX1TS)       0.00      20.00 r
  library setup time                      -0.47      19.53
  data required time                                 19.53
  -----------------------------------------------------------
  data required time                                 19.53
  data arrival time                                 -11.01
  -----------------------------------------------------------
  slack (MET)                                         8.53


  Startpoint: dff0_data_out_reg_2_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff1_data_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_2_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_2_/QN (DFFRX2TS)       0.85      10.85 f
  U2716/Y (NOR2XLTS)                       0.15      11.01 r
  dff1_data_out_reg_2_/D (DFFRX1TS)        0.00      11.01 r
  data arrival time                                  11.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  dff1_data_out_reg_2_/CK (DFFRX1TS)       0.00      20.00 r
  library setup time                      -0.47      19.53
  data required time                                 19.53
  -----------------------------------------------------------
  data required time                                 19.53
  data arrival time                                 -11.01
  -----------------------------------------------------------
  slack (MET)                                         8.53


  Startpoint: dff0_data_out_reg_3_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff1_data_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_3_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_3_/QN (DFFRX2TS)       0.85      10.85 f
  U2734/Y (NOR2XLTS)                       0.15      11.01 r
  dff1_data_out_reg_3_/D (DFFRX1TS)        0.00      11.01 r
  data arrival time                                  11.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  dff1_data_out_reg_3_/CK (DFFRX1TS)       0.00      20.00 r
  library setup time                      -0.47      19.53
  data required time                                 19.53
  -----------------------------------------------------------
  data required time                                 19.53
  data arrival time                                 -11.01
  -----------------------------------------------------------
  slack (MET)                                         8.53


  Startpoint: dff0_data_out_reg_5_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff1_data_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_5_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_5_/QN (DFFRX2TS)       0.85      10.85 f
  U2729/Y (NOR2XLTS)                       0.15      11.01 r
  dff1_data_out_reg_5_/D (DFFRX1TS)        0.00      11.01 r
  data arrival time                                  11.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  dff1_data_out_reg_5_/CK (DFFRX1TS)       0.00      20.00 r
  library setup time                      -0.47      19.53
  data required time                                 19.53
  -----------------------------------------------------------
  data required time                                 19.53
  data arrival time                                 -11.01
  -----------------------------------------------------------
  slack (MET)                                         8.53


  Startpoint: dff0_data_out_reg_7_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff1_data_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_7_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_7_/QN (DFFRX2TS)       0.85      10.85 f
  U2731/Y (NOR2XLTS)                       0.15      11.01 r
  dff1_data_out_reg_7_/D (DFFRX1TS)        0.00      11.01 r
  data arrival time                                  11.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  dff1_data_out_reg_7_/CK (DFFRX1TS)       0.00      20.00 r
  library setup time                      -0.47      19.53
  data required time                                 19.53
  -----------------------------------------------------------
  data required time                                 19.53
  data arrival time                                 -11.01
  -----------------------------------------------------------
  slack (MET)                                         8.53


  Startpoint: dff0_data_out_reg_8_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff1_data_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_8_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_8_/QN (DFFRX2TS)       0.85      10.85 f
  U2730/Y (NOR2XLTS)                       0.15      11.01 r
  dff1_data_out_reg_8_/D (DFFRX1TS)        0.00      11.01 r
  data arrival time                                  11.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  dff1_data_out_reg_8_/CK (DFFRX1TS)       0.00      20.00 r
  library setup time                      -0.47      19.53
  data required time                                 19.53
  -----------------------------------------------------------
  data required time                                 19.53
  data arrival time                                 -11.01
  -----------------------------------------------------------
  slack (MET)                                         8.53


  Startpoint: dff0_data_out_reg_9_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff1_data_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_9_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_9_/QN (DFFRX2TS)       0.85      10.85 f
  U2732/Y (NOR2XLTS)                       0.15      11.01 r
  dff1_data_out_reg_9_/D (DFFRX1TS)        0.00      11.01 r
  data arrival time                                  11.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  dff1_data_out_reg_9_/CK (DFFRX1TS)       0.00      20.00 r
  library setup time                      -0.47      19.53
  data required time                                 19.53
  -----------------------------------------------------------
  data required time                                 19.53
  data arrival time                                 -11.01
  -----------------------------------------------------------
  slack (MET)                                         8.53


  Startpoint: dff0_data_out_reg_10_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff1_data_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_10_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_10_/QN (DFFRX2TS)      0.85      10.85 f
  U2728/Y (NOR2XLTS)                       0.15      11.01 r
  dff1_data_out_reg_10_/D (DFFRX1TS)       0.00      11.01 r
  data arrival time                                  11.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  dff1_data_out_reg_10_/CK (DFFRX1TS)      0.00      20.00 r
  library setup time                      -0.47      19.53
  data required time                                 19.53
  -----------------------------------------------------------
  data required time                                 19.53
  data arrival time                                 -11.01
  -----------------------------------------------------------
  slack (MET)                                         8.53


  Startpoint: dff0_data_out_reg_11_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff1_data_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_11_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_11_/QN (DFFRX2TS)      0.85      10.85 f
  U2727/Y (NOR2XLTS)                       0.15      11.01 r
  dff1_data_out_reg_11_/D (DFFRX1TS)       0.00      11.01 r
  data arrival time                                  11.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  dff1_data_out_reg_11_/CK (DFFRX1TS)      0.00      20.00 r
  library setup time                      -0.47      19.53
  data required time                                 19.53
  -----------------------------------------------------------
  data required time                                 19.53
  data arrival time                                 -11.01
  -----------------------------------------------------------
  slack (MET)                                         8.53


  Startpoint: dff0_data_out_reg_12_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff1_data_out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_12_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_12_/QN (DFFRX2TS)      0.85      10.85 f
  U1753/Y (NOR2XLTS)                       0.15      11.01 r
  dff1_data_out_reg_12_/D (DFFRX1TS)       0.00      11.01 r
  data arrival time                                  11.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  dff1_data_out_reg_12_/CK (DFFRX1TS)      0.00      20.00 r
  library setup time                      -0.47      19.53
  data required time                                 19.53
  -----------------------------------------------------------
  data required time                                 19.53
  data arrival time                                 -11.01
  -----------------------------------------------------------
  slack (MET)                                         8.53


  Startpoint: dff0_data_out_reg_13_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff1_data_out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_13_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_13_/QN (DFFRX2TS)      0.85      10.85 f
  U2725/Y (NOR2XLTS)                       0.15      11.01 r
  dff1_data_out_reg_13_/D (DFFRX1TS)       0.00      11.01 r
  data arrival time                                  11.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  dff1_data_out_reg_13_/CK (DFFRX1TS)      0.00      20.00 r
  library setup time                      -0.47      19.53
  data required time                                 19.53
  -----------------------------------------------------------
  data required time                                 19.53
  data arrival time                                 -11.01
  -----------------------------------------------------------
  slack (MET)                                         8.53


  Startpoint: dff0_data_out_reg_14_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff1_data_out_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_14_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_14_/QN (DFFRX2TS)      0.85      10.85 f
  U2724/Y (NOR2XLTS)                       0.15      11.01 r
  dff1_data_out_reg_14_/D (DFFRX1TS)       0.00      11.01 r
  data arrival time                                  11.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  dff1_data_out_reg_14_/CK (DFFRX1TS)      0.00      20.00 r
  library setup time                      -0.47      19.53
  data required time                                 19.53
  -----------------------------------------------------------
  data required time                                 19.53
  data arrival time                                 -11.01
  -----------------------------------------------------------
  slack (MET)                                         8.53


  Startpoint: dff0_data_out_reg_15_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff1_data_out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_15_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_15_/QN (DFFRX2TS)      0.85      10.85 f
  U2723/Y (NOR2XLTS)                       0.15      11.01 r
  dff1_data_out_reg_15_/D (DFFRX1TS)       0.00      11.01 r
  data arrival time                                  11.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  dff1_data_out_reg_15_/CK (DFFRX1TS)      0.00      20.00 r
  library setup time                      -0.47      19.53
  data required time                                 19.53
  -----------------------------------------------------------
  data required time                                 19.53
  data arrival time                                 -11.01
  -----------------------------------------------------------
  slack (MET)                                         8.53


  Startpoint: dff0_data_out_reg_16_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff1_data_out_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_16_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_16_/QN (DFFRX2TS)      0.85      10.85 f
  U2722/Y (NOR2XLTS)                       0.15      11.01 r
  dff1_data_out_reg_16_/D (DFFRX1TS)       0.00      11.01 r
  data arrival time                                  11.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  dff1_data_out_reg_16_/CK (DFFRX1TS)      0.00      20.00 r
  library setup time                      -0.47      19.53
  data required time                                 19.53
  -----------------------------------------------------------
  data required time                                 19.53
  data arrival time                                 -11.01
  -----------------------------------------------------------
  slack (MET)                                         8.53


  Startpoint: dff0_data_out_reg_17_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff1_data_out_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_17_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_17_/QN (DFFRX2TS)      0.85      10.85 f
  U2720/Y (NOR2XLTS)                       0.15      11.01 r
  dff1_data_out_reg_17_/D (DFFRX1TS)       0.00      11.01 r
  data arrival time                                  11.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  dff1_data_out_reg_17_/CK (DFFRX1TS)      0.00      20.00 r
  library setup time                      -0.47      19.53
  data required time                                 19.53
  -----------------------------------------------------------
  data required time                                 19.53
  data arrival time                                 -11.01
  -----------------------------------------------------------
  slack (MET)                                         8.53


  Startpoint: dff0_data_out_reg_18_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff1_data_out_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_18_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_18_/QN (DFFRX2TS)      0.85      10.85 f
  U2718/Y (NOR2XLTS)                       0.15      11.01 r
  dff1_data_out_reg_18_/D (DFFRX1TS)       0.00      11.01 r
  data arrival time                                  11.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  dff1_data_out_reg_18_/CK (DFFRX1TS)      0.00      20.00 r
  library setup time                      -0.47      19.53
  data required time                                 19.53
  -----------------------------------------------------------
  data required time                                 19.53
  data arrival time                                 -11.01
  -----------------------------------------------------------
  slack (MET)                                         8.53


  Startpoint: dff0_data_out_reg_19_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff1_data_out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_19_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_19_/QN (DFFRX2TS)      0.85      10.85 f
  U2717/Y (NOR2XLTS)                       0.15      11.01 r
  dff1_data_out_reg_19_/D (DFFRX1TS)       0.00      11.01 r
  data arrival time                                  11.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  dff1_data_out_reg_19_/CK (DFFRX1TS)      0.00      20.00 r
  library setup time                      -0.47      19.53
  data required time                                 19.53
  -----------------------------------------------------------
  data required time                                 19.53
  data arrival time                                 -11.01
  -----------------------------------------------------------
  slack (MET)                                         8.53


  Startpoint: dff0_data_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff1_data_out_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_20_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_20_/QN (DFFRX2TS)      0.85      10.85 f
  U2712/Y (NOR2XLTS)                       0.15      11.01 r
  dff1_data_out_reg_20_/D (DFFRX1TS)       0.00      11.01 r
  data arrival time                                  11.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  dff1_data_out_reg_20_/CK (DFFRX1TS)      0.00      20.00 r
  library setup time                      -0.47      19.53
  data required time                                 19.53
  -----------------------------------------------------------
  data required time                                 19.53
  data arrival time                                 -11.01
  -----------------------------------------------------------
  slack (MET)                                         8.53


  Startpoint: dff0_data_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff1_data_out_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_22_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_22_/QN (DFFRX2TS)      0.85      10.85 f
  U2704/Y (NOR2XLTS)                       0.15      11.01 r
  dff1_data_out_reg_22_/D (DFFRX1TS)       0.00      11.01 r
  data arrival time                                  11.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  dff1_data_out_reg_22_/CK (DFFRX1TS)      0.00      20.00 r
  library setup time                      -0.47      19.53
  data required time                                 19.53
  -----------------------------------------------------------
  data required time                                 19.53
  data arrival time                                 -11.01
  -----------------------------------------------------------
  slack (MET)                                         8.53


  Startpoint: dff0_data_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff1_data_out_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_23_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_23_/QN (DFFRX2TS)      0.85      10.85 f
  U2709/Y (NOR2XLTS)                       0.15      11.01 r
  dff1_data_out_reg_23_/D (DFFRX1TS)       0.00      11.01 r
  data arrival time                                  11.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  dff1_data_out_reg_23_/CK (DFFRX1TS)      0.00      20.00 r
  library setup time                      -0.47      19.53
  data required time                                 19.53
  -----------------------------------------------------------
  data required time                                 19.53
  data arrival time                                 -11.01
  -----------------------------------------------------------
  slack (MET)                                         8.53


  Startpoint: dff0_data_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff1_data_out_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_24_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_24_/QN (DFFRX2TS)      0.85      10.85 f
  U2706/Y (NOR2XLTS)                       0.15      11.01 r
  dff1_data_out_reg_24_/D (DFFRX1TS)       0.00      11.01 r
  data arrival time                                  11.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  dff1_data_out_reg_24_/CK (DFFRX1TS)      0.00      20.00 r
  library setup time                      -0.47      19.53
  data required time                                 19.53
  -----------------------------------------------------------
  data required time                                 19.53
  data arrival time                                 -11.01
  -----------------------------------------------------------
  slack (MET)                                         8.53


  Startpoint: dff0_data_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff1_data_out_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_25_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_25_/QN (DFFRX2TS)      0.85      10.85 f
  U2705/Y (NOR2XLTS)                       0.15      11.01 r
  dff1_data_out_reg_25_/D (DFFRX1TS)       0.00      11.01 r
  data arrival time                                  11.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  dff1_data_out_reg_25_/CK (DFFRX1TS)      0.00      20.00 r
  library setup time                      -0.47      19.53
  data required time                                 19.53
  -----------------------------------------------------------
  data required time                                 19.53
  data arrival time                                 -11.01
  -----------------------------------------------------------
  slack (MET)                                         8.53


  Startpoint: dff0_data_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff1_data_out_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_26_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_26_/QN (DFFRX2TS)      0.85      10.85 f
  U2710/Y (NOR2XLTS)                       0.15      11.01 r
  dff1_data_out_reg_26_/D (DFFRX1TS)       0.00      11.01 r
  data arrival time                                  11.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  dff1_data_out_reg_26_/CK (DFFRX1TS)      0.00      20.00 r
  library setup time                      -0.47      19.53
  data required time                                 19.53
  -----------------------------------------------------------
  data required time                                 19.53
  data arrival time                                 -11.01
  -----------------------------------------------------------
  slack (MET)                                         8.53


  Startpoint: dff0_data_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff1_data_out_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_27_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_27_/QN (DFFRX2TS)      0.85      10.85 f
  U2702/Y (NOR2XLTS)                       0.15      11.01 r
  dff1_data_out_reg_27_/D (DFFRX1TS)       0.00      11.01 r
  data arrival time                                  11.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  dff1_data_out_reg_27_/CK (DFFRX1TS)      0.00      20.00 r
  library setup time                      -0.47      19.53
  data required time                                 19.53
  -----------------------------------------------------------
  data required time                                 19.53
  data arrival time                                 -11.01
  -----------------------------------------------------------
  slack (MET)                                         8.53


  Startpoint: dff0_data_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff1_data_out_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_28_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_28_/QN (DFFRX2TS)      0.85      10.85 f
  U2701/Y (NOR2XLTS)                       0.15      11.01 r
  dff1_data_out_reg_28_/D (DFFRX1TS)       0.00      11.01 r
  data arrival time                                  11.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  dff1_data_out_reg_28_/CK (DFFRX1TS)      0.00      20.00 r
  library setup time                      -0.47      19.53
  data required time                                 19.53
  -----------------------------------------------------------
  data required time                                 19.53
  data arrival time                                 -11.01
  -----------------------------------------------------------
  slack (MET)                                         8.53


  Startpoint: dff0_data_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff1_data_out_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_29_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_29_/QN (DFFRX2TS)      0.85      10.85 f
  U2714/Y (NOR2XLTS)                       0.15      11.01 r
  dff1_data_out_reg_29_/D (DFFRX1TS)       0.00      11.01 r
  data arrival time                                  11.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  dff1_data_out_reg_29_/CK (DFFRX1TS)      0.00      20.00 r
  library setup time                      -0.47      19.53
  data required time                                 19.53
  -----------------------------------------------------------
  data required time                                 19.53
  data arrival time                                 -11.01
  -----------------------------------------------------------
  slack (MET)                                         8.53


  Startpoint: dff0_data_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff1_data_out_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_30_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_30_/QN (DFFRX2TS)      0.85      10.85 f
  U2708/Y (NOR2XLTS)                       0.15      11.01 r
  dff1_data_out_reg_30_/D (DFFRX1TS)       0.00      11.01 r
  data arrival time                                  11.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  dff1_data_out_reg_30_/CK (DFFRX1TS)      0.00      20.00 r
  library setup time                      -0.47      19.53
  data required time                                 19.53
  -----------------------------------------------------------
  data required time                                 19.53
  data arrival time                                 -11.01
  -----------------------------------------------------------
  slack (MET)                                         8.53


  Startpoint: dff0_data_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff1_data_out_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_31_/CK (DFFRX1TS)      0.00      10.00 r
  dff0_data_out_reg_31_/QN (DFFRX1TS)      0.78      10.78 f
  U2713/Y (NOR2XLTS)                       0.15      10.93 r
  dff1_data_out_reg_31_/D (DFFRX1TS)       0.00      10.93 r
  data arrival time                                  10.93

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  dff1_data_out_reg_31_/CK (DFFRX1TS)      0.00      20.00 r
  library setup time                      -0.47      19.53
  data required time                                 19.53
  -----------------------------------------------------------
  data required time                                 19.53
  data arrival time                                 -10.93
  -----------------------------------------------------------
  slack (MET)                                         8.60


  Startpoint: dff0_data_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: dff0_out[31]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_31_/CK (DFFRX1TS)      0.00      10.00 r
  dff0_data_out_reg_31_/Q (DFFRX1TS)       1.15      11.15 r
  dff0_out[31] (out)                       0.00      11.15 r
  data arrival time                                  11.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -11.15
  -----------------------------------------------------------
  slack (MET)                                         8.80


  Startpoint: dff0_data_out_reg_7_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: leftshift_out[8]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_7_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_7_/Q (DFFRX2TS)        0.99      10.99 f
  leftshift_out[8] (out)                   0.00      10.99 f
  data arrival time                                  10.99

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -10.99
  -----------------------------------------------------------
  slack (MET)                                         8.96


  Startpoint: dff0_data_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: leftshift_out[28]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_27_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_27_/Q (DFFRX2TS)       0.98      10.98 f
  leftshift_out[28] (out)                  0.00      10.98 f
  data arrival time                                  10.98

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -10.98
  -----------------------------------------------------------
  slack (MET)                                         8.97


  Startpoint: dff0_data_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: leftshift_out[26]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_25_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_25_/Q (DFFRX2TS)       0.98      10.98 f
  leftshift_out[26] (out)                  0.00      10.98 f
  data arrival time                                  10.98

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -10.98
  -----------------------------------------------------------
  slack (MET)                                         8.97


  Startpoint: dff0_data_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: leftshift_out[25]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_24_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_24_/Q (DFFRX2TS)       0.98      10.98 f
  leftshift_out[25] (out)                  0.00      10.98 f
  data arrival time                                  10.98

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -10.98
  -----------------------------------------------------------
  slack (MET)                                         8.97


  Startpoint: dff0_data_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: leftshift_out[24]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_23_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_23_/Q (DFFRX2TS)       0.98      10.98 f
  leftshift_out[24] (out)                  0.00      10.98 f
  data arrival time                                  10.98

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -10.98
  -----------------------------------------------------------
  slack (MET)                                         8.97


  Startpoint: dff0_data_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: leftshift_out[23]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_22_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_22_/Q (DFFRX2TS)       0.98      10.98 f
  leftshift_out[23] (out)                  0.00      10.98 f
  data arrival time                                  10.98

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -10.98
  -----------------------------------------------------------
  slack (MET)                                         8.97


  Startpoint: dff0_data_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: leftshift_out[22]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_21_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_21_/Q (DFFRX2TS)       0.98      10.98 f
  leftshift_out[22] (out)                  0.00      10.98 f
  data arrival time                                  10.98

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -10.98
  -----------------------------------------------------------
  slack (MET)                                         8.97


  Startpoint: dff0_data_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: leftshift_out[21]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_20_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_20_/Q (DFFRX2TS)       0.98      10.98 f
  leftshift_out[21] (out)                  0.00      10.98 f
  data arrival time                                  10.98

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -10.98
  -----------------------------------------------------------
  slack (MET)                                         8.97


  Startpoint: dff0_data_out_reg_19_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: leftshift_out[20]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_19_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_19_/Q (DFFRX2TS)       0.98      10.98 f
  leftshift_out[20] (out)                  0.00      10.98 f
  data arrival time                                  10.98

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -10.98
  -----------------------------------------------------------
  slack (MET)                                         8.97


  Startpoint: dff0_data_out_reg_18_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: leftshift_out[19]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_18_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_18_/Q (DFFRX2TS)       0.98      10.98 f
  leftshift_out[19] (out)                  0.00      10.98 f
  data arrival time                                  10.98

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -10.98
  -----------------------------------------------------------
  slack (MET)                                         8.97


  Startpoint: dff0_data_out_reg_17_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: leftshift_out[18]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_17_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_17_/Q (DFFRX2TS)       0.98      10.98 f
  leftshift_out[18] (out)                  0.00      10.98 f
  data arrival time                                  10.98

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -10.98
  -----------------------------------------------------------
  slack (MET)                                         8.97


  Startpoint: dff0_data_out_reg_16_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: leftshift_out[17]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_16_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_16_/Q (DFFRX2TS)       0.98      10.98 f
  leftshift_out[17] (out)                  0.00      10.98 f
  data arrival time                                  10.98

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -10.98
  -----------------------------------------------------------
  slack (MET)                                         8.97


  Startpoint: dff0_data_out_reg_13_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: leftshift_out[14]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_13_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_13_/Q (DFFRX2TS)       0.98      10.98 f
  leftshift_out[14] (out)                  0.00      10.98 f
  data arrival time                                  10.98

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -10.98
  -----------------------------------------------------------
  slack (MET)                                         8.97


  Startpoint: dff0_data_out_reg_12_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: leftshift_out[13]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_12_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_12_/Q (DFFRX2TS)       0.98      10.98 f
  leftshift_out[13] (out)                  0.00      10.98 f
  data arrival time                                  10.98

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -10.98
  -----------------------------------------------------------
  slack (MET)                                         8.97


  Startpoint: dff0_data_out_reg_11_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: leftshift_out[12]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_11_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_11_/Q (DFFRX2TS)       0.98      10.98 f
  leftshift_out[12] (out)                  0.00      10.98 f
  data arrival time                                  10.98

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -10.98
  -----------------------------------------------------------
  slack (MET)                                         8.97


  Startpoint: dff0_data_out_reg_10_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: leftshift_out[11]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_10_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_10_/Q (DFFRX2TS)       0.98      10.98 f
  leftshift_out[11] (out)                  0.00      10.98 f
  data arrival time                                  10.98

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -10.98
  -----------------------------------------------------------
  slack (MET)                                         8.97


  Startpoint: dff0_data_out_reg_9_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: leftshift_out[10]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_9_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_9_/Q (DFFRX2TS)        0.98      10.98 f
  leftshift_out[10] (out)                  0.00      10.98 f
  data arrival time                                  10.98

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -10.98
  -----------------------------------------------------------
  slack (MET)                                         8.97


  Startpoint: dff0_data_out_reg_8_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: leftshift_out[9]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_8_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_8_/Q (DFFRX2TS)        0.98      10.98 f
  leftshift_out[9] (out)                   0.00      10.98 f
  data arrival time                                  10.98

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -10.98
  -----------------------------------------------------------
  slack (MET)                                         8.97


  Startpoint: dff0_data_out_reg_6_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: leftshift_out[7]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_6_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_6_/Q (DFFRX2TS)        0.98      10.98 f
  leftshift_out[7] (out)                   0.00      10.98 f
  data arrival time                                  10.98

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -10.98
  -----------------------------------------------------------
  slack (MET)                                         8.97


  Startpoint: dff0_data_out_reg_3_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: leftshift_out[4]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_3_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_3_/Q (DFFRX2TS)        0.98      10.98 f
  leftshift_out[4] (out)                   0.00      10.98 f
  data arrival time                                  10.98

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -10.98
  -----------------------------------------------------------
  slack (MET)                                         8.97


  Startpoint: dff0_data_out_reg_1_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: leftshift_out[2]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_1_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_1_/Q (DFFRX2TS)        0.98      10.98 f
  leftshift_out[2] (out)                   0.00      10.98 f
  data arrival time                                  10.98

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -10.98
  -----------------------------------------------------------
  slack (MET)                                         8.97


  Startpoint: dff0_data_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: leftshift_out[29]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_28_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_28_/Q (DFFRX2TS)       0.98      10.98 f
  leftshift_out[29] (out)                  0.00      10.98 f
  data arrival time                                  10.98

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -10.98
  -----------------------------------------------------------
  slack (MET)                                         8.97


  Startpoint: dff0_data_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: leftshift_out[27]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_26_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_26_/Q (DFFRX2TS)       0.98      10.98 f
  leftshift_out[27] (out)                  0.00      10.98 f
  data arrival time                                  10.98

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -10.98
  -----------------------------------------------------------
  slack (MET)                                         8.97


  Startpoint: dff0_data_out_reg_4_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: leftshift_out[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_4_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_4_/Q (DFFRX2TS)        0.98      10.98 f
  leftshift_out[5] (out)                   0.00      10.98 f
  data arrival time                                  10.98

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -10.98
  -----------------------------------------------------------
  slack (MET)                                         8.97


  Startpoint: dff0_data_out_reg_2_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: leftshift_out[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_2_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_2_/Q (DFFRX2TS)        0.98      10.98 f
  leftshift_out[3] (out)                   0.00      10.98 f
  data arrival time                                  10.98

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -10.98
  -----------------------------------------------------------
  slack (MET)                                         8.97


  Startpoint: dff0_data_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: leftshift_out[30]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_29_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_29_/Q (DFFRX2TS)       0.98      10.98 f
  leftshift_out[30] (out)                  0.00      10.98 f
  data arrival time                                  10.98

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -10.98
  -----------------------------------------------------------
  slack (MET)                                         8.97


  Startpoint: dff0_data_out_reg_14_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: leftshift_out[15]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_14_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_14_/Q (DFFRX2TS)       0.98      10.98 f
  leftshift_out[15] (out)                  0.00      10.98 f
  data arrival time                                  10.98

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -10.98
  -----------------------------------------------------------
  slack (MET)                                         8.97


  Startpoint: dff0_data_out_reg_5_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: leftshift_out[6]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_5_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_5_/Q (DFFRX2TS)        0.98      10.98 f
  leftshift_out[6] (out)                   0.00      10.98 f
  data arrival time                                  10.98

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -10.98
  -----------------------------------------------------------
  slack (MET)                                         8.97


  Startpoint: dff0_data_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: leftshift_out[31]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_30_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_30_/Q (DFFRX2TS)       0.98      10.98 f
  leftshift_out[31] (out)                  0.00      10.98 f
  data arrival time                                  10.98

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -10.98
  -----------------------------------------------------------
  slack (MET)                                         8.97


  Startpoint: dff0_data_out_reg_15_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: leftshift_out[16]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_15_/CK (DFFRX2TS)      0.00      10.00 r
  dff0_data_out_reg_15_/Q (DFFRX2TS)       0.98      10.98 f
  leftshift_out[16] (out)                  0.00      10.98 f
  data arrival time                                  10.98

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -10.98
  -----------------------------------------------------------
  slack (MET)                                         8.97


  Startpoint: dff0_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by clk')
  Endpoint: leftshift_out[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  dff0_data_out_reg_0_/CK (DFFRX2TS)       0.00      10.00 r
  dff0_data_out_reg_0_/Q (DFFRX2TS)        0.98      10.98 f
  leftshift_out[1] (out)                   0.00      10.98 f
  data arrival time                                  10.98

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                 -10.98
  -----------------------------------------------------------
  slack (MET)                                         8.97


  Startpoint: x8_bit[6] (input port clocked by clk)
  Endpoint: add6_out[31]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x8_bit[6] (in)                           0.03       0.08 f
  U521/Y (OR2X1TS)                         0.42       0.49 f
  U1410/Y (INVX2TS)                        0.12       0.61 r
  U1348/Y (INVX2TS)                        0.07       0.68 f
  U725/Y (NAND2X1TS)                       0.14       0.82 r
  U722/Y (INVX2TS)                         0.11       0.92 f
  U1622/Y (NAND2X1TS)                      0.16       1.08 r
  U1423/Y (INVX2TS)                        0.12       1.20 f
  U1424/Y (INVX2TS)                        0.09       1.29 r
  U2210/Y (NAND2X1TS)                      0.13       1.42 f
  U2211/Y (NAND2X1TS)                      0.12       1.54 r
  U2212/Y (NAND3X1TS)                      0.17       1.71 f
  U905/Y (NOR2X1TS)                        0.20       1.91 r
  U1199/Y (NAND4XLTS)                      0.22       2.13 f
  U515/Y (OAI21XLTS)                       0.31       2.44 r
  U879/Y (OAI211X1TS)                      0.25       2.69 f
  U869/S (ADDFX1TS)                        0.73       3.42 f
  U445/CO (ADDFX1TS)                       0.64       4.06 f
  U440/CO (CMPR32X2TS)                     0.48       4.54 f
  U2482/S (CMPR32X2TS)                     0.78       5.31 f
  U2472/Y (NOR2X1TS)                       0.23       5.54 r
  U2474/Y (NOR2X1TS)                       0.16       5.71 f
  U838/Y (AOI21X1TS)                       0.19       5.89 r
  U1072/Y (OAI21X1TS)                      0.19       6.08 f
  U1598/Y (AOI21X1TS)                      0.36       6.44 r
  U1597/Y (INVX2TS)                        0.23       6.68 f
  U557/Y (INVX2TS)                         0.37       7.04 r
  U2620/Y (INVX2TS)                        0.24       7.29 f
  U1326/Y (INVX2TS)                        0.32       7.61 r
  U561/Y (CLKBUFX2TS)                      0.52       8.13 r
  add6_out[31] (out)                       0.00       8.13 r
  data arrival time                                   8.13

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -8.13
  -----------------------------------------------------------
  slack (MET)                                        11.82


  Startpoint: x8_bit[6] (input port clocked by clk)
  Endpoint: add6_out[28]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x8_bit[6] (in)                           0.03       0.08 f
  U521/Y (OR2X1TS)                         0.42       0.49 f
  U1410/Y (INVX2TS)                        0.12       0.61 r
  U1348/Y (INVX2TS)                        0.07       0.68 f
  U725/Y (NAND2X1TS)                       0.14       0.82 r
  U722/Y (INVX2TS)                         0.11       0.92 f
  U1622/Y (NAND2X1TS)                      0.16       1.08 r
  U1423/Y (INVX2TS)                        0.12       1.20 f
  U1424/Y (INVX2TS)                        0.09       1.29 r
  U2210/Y (NAND2X1TS)                      0.13       1.42 f
  U2211/Y (NAND2X1TS)                      0.12       1.54 r
  U2212/Y (NAND3X1TS)                      0.17       1.71 f
  U905/Y (NOR2X1TS)                        0.20       1.91 r
  U1199/Y (NAND4XLTS)                      0.22       2.13 f
  U515/Y (OAI21XLTS)                       0.31       2.44 r
  U879/Y (OAI211X1TS)                      0.25       2.69 f
  U869/S (ADDFX1TS)                        0.73       3.42 f
  U445/CO (ADDFX1TS)                       0.64       4.06 f
  U440/CO (CMPR32X2TS)                     0.48       4.54 f
  U2482/S (CMPR32X2TS)                     0.78       5.31 f
  U2472/Y (NOR2X1TS)                       0.23       5.54 r
  U2474/Y (NOR2X1TS)                       0.16       5.71 f
  U838/Y (AOI21X1TS)                       0.19       5.89 r
  U1072/Y (OAI21X1TS)                      0.19       6.08 f
  U1598/Y (AOI21X1TS)                      0.36       6.44 r
  U1597/Y (INVX2TS)                        0.23       6.68 f
  U814/Y (INVX4TS)                         0.23       6.91 r
  U558/Y (CLKBUFX2TS)                      0.52       7.43 r
  U2615/Y (INVX2TS)                        0.28       7.71 f
  U2619/Y (INVX2TS)                        0.34       8.04 r
  add6_out[28] (out)                       0.00       8.04 r
  data arrival time                                   8.04

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -8.04
  -----------------------------------------------------------
  slack (MET)                                        11.91


  Startpoint: x8_bit[6] (input port clocked by clk)
  Endpoint: add6_out[26]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x8_bit[6] (in)                           0.03       0.08 f
  U521/Y (OR2X1TS)                         0.42       0.49 f
  U1410/Y (INVX2TS)                        0.12       0.61 r
  U1348/Y (INVX2TS)                        0.07       0.68 f
  U725/Y (NAND2X1TS)                       0.14       0.82 r
  U722/Y (INVX2TS)                         0.11       0.92 f
  U1622/Y (NAND2X1TS)                      0.16       1.08 r
  U1423/Y (INVX2TS)                        0.12       1.20 f
  U1424/Y (INVX2TS)                        0.09       1.29 r
  U2210/Y (NAND2X1TS)                      0.13       1.42 f
  U2211/Y (NAND2X1TS)                      0.12       1.54 r
  U2212/Y (NAND3X1TS)                      0.17       1.71 f
  U905/Y (NOR2X1TS)                        0.20       1.91 r
  U1199/Y (NAND4XLTS)                      0.22       2.13 f
  U515/Y (OAI21XLTS)                       0.31       2.44 r
  U879/Y (OAI211X1TS)                      0.25       2.69 f
  U869/S (ADDFX1TS)                        0.73       3.42 f
  U445/CO (ADDFX1TS)                       0.64       4.06 f
  U440/CO (CMPR32X2TS)                     0.48       4.54 f
  U2482/S (CMPR32X2TS)                     0.78       5.31 f
  U2472/Y (NOR2X1TS)                       0.23       5.54 r
  U2474/Y (NOR2X1TS)                       0.16       5.71 f
  U838/Y (AOI21X1TS)                       0.19       5.89 r
  U1072/Y (OAI21X1TS)                      0.19       6.08 f
  U1598/Y (AOI21X1TS)                      0.36       6.44 r
  U1597/Y (INVX2TS)                        0.23       6.68 f
  U814/Y (INVX4TS)                         0.23       6.91 r
  U558/Y (CLKBUFX2TS)                      0.52       7.43 r
  U2615/Y (INVX2TS)                        0.28       7.71 f
  U2617/Y (INVX2TS)                        0.34       8.04 r
  add6_out[26] (out)                       0.00       8.04 r
  data arrival time                                   8.04

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -8.04
  -----------------------------------------------------------
  slack (MET)                                        11.91


  Startpoint: x8_bit[6] (input port clocked by clk)
  Endpoint: add6_out[22]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x8_bit[6] (in)                           0.03       0.08 f
  U521/Y (OR2X1TS)                         0.42       0.49 f
  U1410/Y (INVX2TS)                        0.12       0.61 r
  U1348/Y (INVX2TS)                        0.07       0.68 f
  U725/Y (NAND2X1TS)                       0.14       0.82 r
  U722/Y (INVX2TS)                         0.11       0.92 f
  U1622/Y (NAND2X1TS)                      0.16       1.08 r
  U1423/Y (INVX2TS)                        0.12       1.20 f
  U1424/Y (INVX2TS)                        0.09       1.29 r
  U2210/Y (NAND2X1TS)                      0.13       1.42 f
  U2211/Y (NAND2X1TS)                      0.12       1.54 r
  U2212/Y (NAND3X1TS)                      0.17       1.71 f
  U905/Y (NOR2X1TS)                        0.20       1.91 r
  U1199/Y (NAND4XLTS)                      0.22       2.13 f
  U515/Y (OAI21XLTS)                       0.31       2.44 r
  U879/Y (OAI211X1TS)                      0.25       2.69 f
  U869/S (ADDFX1TS)                        0.73       3.42 f
  U445/CO (ADDFX1TS)                       0.64       4.06 f
  U440/CO (CMPR32X2TS)                     0.48       4.54 f
  U2482/S (CMPR32X2TS)                     0.78       5.31 f
  U2472/Y (NOR2X1TS)                       0.23       5.54 r
  U2474/Y (NOR2X1TS)                       0.16       5.71 f
  U838/Y (AOI21X1TS)                       0.19       5.89 r
  U1072/Y (OAI21X1TS)                      0.19       6.08 f
  U1598/Y (AOI21X1TS)                      0.36       6.44 r
  U1597/Y (INVX2TS)                        0.23       6.68 f
  U814/Y (INVX4TS)                         0.23       6.91 r
  U558/Y (CLKBUFX2TS)                      0.52       7.43 r
  U2615/Y (INVX2TS)                        0.28       7.71 f
  U2616/Y (INVX2TS)                        0.34       8.04 r
  add6_out[22] (out)                       0.00       8.04 r
  data arrival time                                   8.04

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -8.04
  -----------------------------------------------------------
  slack (MET)                                        11.91


  Startpoint: x8_bit[6] (input port clocked by clk)
  Endpoint: add6_out[30]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x8_bit[6] (in)                           0.03       0.08 f
  U521/Y (OR2X1TS)                         0.42       0.49 f
  U1410/Y (INVX2TS)                        0.12       0.61 r
  U1348/Y (INVX2TS)                        0.07       0.68 f
  U725/Y (NAND2X1TS)                       0.14       0.82 r
  U722/Y (INVX2TS)                         0.11       0.92 f
  U1622/Y (NAND2X1TS)                      0.16       1.08 r
  U1423/Y (INVX2TS)                        0.12       1.20 f
  U1424/Y (INVX2TS)                        0.09       1.29 r
  U2210/Y (NAND2X1TS)                      0.13       1.42 f
  U2211/Y (NAND2X1TS)                      0.12       1.54 r
  U2212/Y (NAND3X1TS)                      0.17       1.71 f
  U905/Y (NOR2X1TS)                        0.20       1.91 r
  U1199/Y (NAND4XLTS)                      0.22       2.13 f
  U515/Y (OAI21XLTS)                       0.31       2.44 r
  U879/Y (OAI211X1TS)                      0.25       2.69 f
  U869/S (ADDFX1TS)                        0.73       3.42 f
  U445/CO (ADDFX1TS)                       0.64       4.06 f
  U440/CO (CMPR32X2TS)                     0.48       4.54 f
  U2482/S (CMPR32X2TS)                     0.78       5.31 f
  U2472/Y (NOR2X1TS)                       0.23       5.54 r
  U2474/Y (NOR2X1TS)                       0.16       5.71 f
  U838/Y (AOI21X1TS)                       0.19       5.89 r
  U1072/Y (OAI21X1TS)                      0.19       6.08 f
  U1598/Y (AOI21X1TS)                      0.36       6.44 r
  U1597/Y (INVX2TS)                        0.23       6.68 f
  U814/Y (INVX4TS)                         0.23       6.91 r
  U558/Y (CLKBUFX2TS)                      0.52       7.43 r
  U2615/Y (INVX2TS)                        0.28       7.71 f
  U2618/Y (INVX2TS)                        0.32       8.03 r
  add6_out[30] (out)                       0.00       8.03 r
  data arrival time                                   8.03

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -8.03
  -----------------------------------------------------------
  slack (MET)                                        11.92


  Startpoint: x8_bit[6] (input port clocked by clk)
  Endpoint: add6_out[29]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x8_bit[6] (in)                           0.03       0.08 f
  U521/Y (OR2X1TS)                         0.42       0.49 f
  U1410/Y (INVX2TS)                        0.12       0.61 r
  U1348/Y (INVX2TS)                        0.07       0.68 f
  U725/Y (NAND2X1TS)                       0.14       0.82 r
  U722/Y (INVX2TS)                         0.11       0.92 f
  U1622/Y (NAND2X1TS)                      0.16       1.08 r
  U1423/Y (INVX2TS)                        0.12       1.20 f
  U1424/Y (INVX2TS)                        0.09       1.29 r
  U2210/Y (NAND2X1TS)                      0.13       1.42 f
  U2211/Y (NAND2X1TS)                      0.12       1.54 r
  U2212/Y (NAND3X1TS)                      0.17       1.71 f
  U905/Y (NOR2X1TS)                        0.20       1.91 r
  U1199/Y (NAND4XLTS)                      0.22       2.13 f
  U515/Y (OAI21XLTS)                       0.31       2.44 r
  U879/Y (OAI211X1TS)                      0.25       2.69 f
  U869/S (ADDFX1TS)                        0.73       3.42 f
  U445/CO (ADDFX1TS)                       0.64       4.06 f
  U440/CO (CMPR32X2TS)                     0.48       4.54 f
  U2482/S (CMPR32X2TS)                     0.78       5.31 f
  U2472/Y (NOR2X1TS)                       0.23       5.54 r
  U2474/Y (NOR2X1TS)                       0.16       5.71 f
  U838/Y (AOI21X1TS)                       0.19       5.89 r
  U1072/Y (OAI21X1TS)                      0.19       6.08 f
  U1598/Y (AOI21X1TS)                      0.36       6.44 r
  U1597/Y (INVX2TS)                        0.23       6.68 f
  U557/Y (INVX2TS)                         0.37       7.04 r
  U2620/Y (INVX2TS)                        0.24       7.29 f
  U556/Y (INVX2TS)                         0.34       7.62 r
  add6_out[29] (out)                       0.00       7.62 r
  data arrival time                                   7.62

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -7.62
  -----------------------------------------------------------
  slack (MET)                                        12.33


  Startpoint: x8_bit[6] (input port clocked by clk)
  Endpoint: add6_out[27]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x8_bit[6] (in)                           0.03       0.08 f
  U521/Y (OR2X1TS)                         0.42       0.49 f
  U1410/Y (INVX2TS)                        0.12       0.61 r
  U1348/Y (INVX2TS)                        0.07       0.68 f
  U725/Y (NAND2X1TS)                       0.14       0.82 r
  U722/Y (INVX2TS)                         0.11       0.92 f
  U1622/Y (NAND2X1TS)                      0.16       1.08 r
  U1423/Y (INVX2TS)                        0.12       1.20 f
  U1424/Y (INVX2TS)                        0.09       1.29 r
  U2210/Y (NAND2X1TS)                      0.13       1.42 f
  U2211/Y (NAND2X1TS)                      0.12       1.54 r
  U2212/Y (NAND3X1TS)                      0.17       1.71 f
  U905/Y (NOR2X1TS)                        0.20       1.91 r
  U1199/Y (NAND4XLTS)                      0.22       2.13 f
  U515/Y (OAI21XLTS)                       0.31       2.44 r
  U879/Y (OAI211X1TS)                      0.25       2.69 f
  U869/S (ADDFX1TS)                        0.73       3.42 f
  U445/CO (ADDFX1TS)                       0.64       4.06 f
  U440/CO (CMPR32X2TS)                     0.48       4.54 f
  U2482/S (CMPR32X2TS)                     0.78       5.31 f
  U2472/Y (NOR2X1TS)                       0.23       5.54 r
  U2474/Y (NOR2X1TS)                       0.16       5.71 f
  U838/Y (AOI21X1TS)                       0.19       5.89 r
  U1072/Y (OAI21X1TS)                      0.19       6.08 f
  U1598/Y (AOI21X1TS)                      0.36       6.44 r
  U1597/Y (INVX2TS)                        0.23       6.68 f
  U557/Y (INVX2TS)                         0.37       7.04 r
  U2620/Y (INVX2TS)                        0.24       7.29 f
  U1326/Y (INVX2TS)                        0.32       7.61 r
  add6_out[27] (out)                       0.00       7.61 r
  data arrival time                                   7.61

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -7.61
  -----------------------------------------------------------
  slack (MET)                                        12.34


  Startpoint: x8_bit[6] (input port clocked by clk)
  Endpoint: add6_out[20]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x8_bit[6] (in)                           0.03       0.08 f
  U521/Y (OR2X1TS)                         0.42       0.49 f
  U1410/Y (INVX2TS)                        0.12       0.61 r
  U1348/Y (INVX2TS)                        0.07       0.68 f
  U725/Y (NAND2X1TS)                       0.14       0.82 r
  U722/Y (INVX2TS)                         0.11       0.92 f
  U1622/Y (NAND2X1TS)                      0.16       1.08 r
  U1423/Y (INVX2TS)                        0.12       1.20 f
  U1424/Y (INVX2TS)                        0.09       1.29 r
  U2210/Y (NAND2X1TS)                      0.13       1.42 f
  U2211/Y (NAND2X1TS)                      0.12       1.54 r
  U2212/Y (NAND3X1TS)                      0.17       1.71 f
  U905/Y (NOR2X1TS)                        0.20       1.91 r
  U1199/Y (NAND4XLTS)                      0.22       2.13 f
  U515/Y (OAI21XLTS)                       0.31       2.44 r
  U879/Y (OAI211X1TS)                      0.25       2.69 f
  U869/S (ADDFX1TS)                        0.73       3.42 f
  U445/CO (ADDFX1TS)                       0.64       4.06 f
  U440/CO (CMPR32X2TS)                     0.48       4.54 f
  U2482/S (CMPR32X2TS)                     0.78       5.31 f
  U2472/Y (NOR2X1TS)                       0.23       5.54 r
  U2474/Y (NOR2X1TS)                       0.16       5.71 f
  U838/Y (AOI21X1TS)                       0.19       5.89 r
  U1072/Y (OAI21X1TS)                      0.19       6.08 f
  U1598/Y (AOI21X1TS)                      0.36       6.44 r
  U1597/Y (INVX2TS)                        0.23       6.68 f
  U557/Y (INVX2TS)                         0.37       7.04 r
  U806/Y (BUFX3TS)                         0.51       7.55 r
  add6_out[20] (out)                       0.00       7.55 r
  data arrival time                                   7.55

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -7.55
  -----------------------------------------------------------
  slack (MET)                                        12.40


  Startpoint: x8_bit[6] (input port clocked by clk)
  Endpoint: add6_out[24]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x8_bit[6] (in)                           0.03       0.08 f
  U521/Y (OR2X1TS)                         0.42       0.49 f
  U1410/Y (INVX2TS)                        0.12       0.61 r
  U1348/Y (INVX2TS)                        0.07       0.68 f
  U725/Y (NAND2X1TS)                       0.14       0.82 r
  U722/Y (INVX2TS)                         0.11       0.92 f
  U1622/Y (NAND2X1TS)                      0.16       1.08 r
  U1423/Y (INVX2TS)                        0.12       1.20 f
  U1424/Y (INVX2TS)                        0.09       1.29 r
  U2210/Y (NAND2X1TS)                      0.13       1.42 f
  U2211/Y (NAND2X1TS)                      0.12       1.54 r
  U2212/Y (NAND3X1TS)                      0.17       1.71 f
  U905/Y (NOR2X1TS)                        0.20       1.91 r
  U1199/Y (NAND4XLTS)                      0.22       2.13 f
  U515/Y (OAI21XLTS)                       0.31       2.44 r
  U879/Y (OAI211X1TS)                      0.25       2.69 f
  U869/S (ADDFX1TS)                        0.73       3.42 f
  U445/CO (ADDFX1TS)                       0.64       4.06 f
  U440/CO (CMPR32X2TS)                     0.48       4.54 f
  U2482/S (CMPR32X2TS)                     0.78       5.31 f
  U2472/Y (NOR2X1TS)                       0.23       5.54 r
  U2474/Y (NOR2X1TS)                       0.16       5.71 f
  U838/Y (AOI21X1TS)                       0.19       5.89 r
  U1072/Y (OAI21X1TS)                      0.19       6.08 f
  U1598/Y (AOI21X1TS)                      0.36       6.44 r
  U1597/Y (INVX2TS)                        0.23       6.68 f
  U814/Y (INVX4TS)                         0.23       6.91 r
  U558/Y (CLKBUFX2TS)                      0.52       7.43 r
  add6_out[24] (out)                       0.00       7.43 r
  data arrival time                                   7.43

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -7.43
  -----------------------------------------------------------
  slack (MET)                                        12.52


  Startpoint: x8_bit[6] (input port clocked by clk)
  Endpoint: add6_out[16]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x8_bit[6] (in)                           0.03       0.08 f
  U521/Y (OR2X1TS)                         0.42       0.49 f
  U1410/Y (INVX2TS)                        0.12       0.61 r
  U1348/Y (INVX2TS)                        0.07       0.68 f
  U725/Y (NAND2X1TS)                       0.14       0.82 r
  U722/Y (INVX2TS)                         0.11       0.92 f
  U1622/Y (NAND2X1TS)                      0.16       1.08 r
  U1423/Y (INVX2TS)                        0.12       1.20 f
  U1424/Y (INVX2TS)                        0.09       1.29 r
  U2210/Y (NAND2X1TS)                      0.13       1.42 f
  U2211/Y (NAND2X1TS)                      0.12       1.54 r
  U2212/Y (NAND3X1TS)                      0.17       1.71 f
  U905/Y (NOR2X1TS)                        0.20       1.91 r
  U1199/Y (NAND4XLTS)                      0.22       2.13 f
  U515/Y (OAI21XLTS)                       0.31       2.44 r
  U879/Y (OAI211X1TS)                      0.25       2.69 f
  U869/S (ADDFX1TS)                        0.73       3.42 f
  U445/CO (ADDFX1TS)                       0.64       4.06 f
  U440/CO (CMPR32X2TS)                     0.48       4.54 f
  U2482/S (CMPR32X2TS)                     0.78       5.31 f
  U2472/Y (NOR2X1TS)                       0.23       5.54 r
  U2474/Y (NOR2X1TS)                       0.16       5.71 f
  U838/Y (AOI21X1TS)                       0.19       5.89 r
  U1072/Y (OAI21X1TS)                      0.19       6.08 f
  U1598/Y (AOI21X1TS)                      0.36       6.44 r
  U431/Y (BUFX3TS)                         0.47       6.91 r
  U563/Y (BUFX4TS)                         0.39       7.30 r
  add6_out[16] (out)                       0.00       7.30 r
  data arrival time                                   7.30

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -7.30
  -----------------------------------------------------------
  slack (MET)                                        12.65


  Startpoint: x8_bit[6] (input port clocked by clk)
  Endpoint: add6_out[13]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x8_bit[6] (in)                           0.03       0.08 f
  U521/Y (OR2X1TS)                         0.42       0.49 f
  U1410/Y (INVX2TS)                        0.12       0.61 r
  U1348/Y (INVX2TS)                        0.07       0.68 f
  U725/Y (NAND2X1TS)                       0.14       0.82 r
  U722/Y (INVX2TS)                         0.11       0.92 f
  U1622/Y (NAND2X1TS)                      0.16       1.08 r
  U1423/Y (INVX2TS)                        0.12       1.20 f
  U1424/Y (INVX2TS)                        0.09       1.29 r
  U2210/Y (NAND2X1TS)                      0.13       1.42 f
  U2211/Y (NAND2X1TS)                      0.12       1.54 r
  U2212/Y (NAND3X1TS)                      0.17       1.71 f
  U905/Y (NOR2X1TS)                        0.20       1.91 r
  U1199/Y (NAND4XLTS)                      0.22       2.13 f
  U515/Y (OAI21XLTS)                       0.31       2.44 r
  U879/Y (OAI211X1TS)                      0.25       2.69 f
  U869/S (ADDFX1TS)                        0.73       3.42 f
  U445/CO (ADDFX1TS)                       0.64       4.06 f
  U440/CO (CMPR32X2TS)                     0.48       4.54 f
  U2482/S (CMPR32X2TS)                     0.78       5.31 f
  U2472/Y (NOR2X1TS)                       0.23       5.54 r
  U2474/Y (NOR2X1TS)                       0.16       5.71 f
  U838/Y (AOI21X1TS)                       0.19       5.89 r
  U1072/Y (OAI21X1TS)                      0.19       6.08 f
  U824/Y (CLKINVX2TS)                      0.14       6.22 r
  U820/Y (OAI21X2TS)                       0.13       6.35 f
  U2527/Y (AOI21X1TS)                      0.21       6.56 r
  U808/Y (CLKXOR2X2TS)                     0.67       7.23 f
  add6_out[13] (out)                       0.00       7.23 f
  data arrival time                                   7.23

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -7.23
  -----------------------------------------------------------
  slack (MET)                                        12.72


  Startpoint: x8_bit[6] (input port clocked by clk)
  Endpoint: add6_out[17]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x8_bit[6] (in)                           0.03       0.08 f
  U521/Y (OR2X1TS)                         0.42       0.49 f
  U1410/Y (INVX2TS)                        0.12       0.61 r
  U1348/Y (INVX2TS)                        0.07       0.68 f
  U725/Y (NAND2X1TS)                       0.14       0.82 r
  U722/Y (INVX2TS)                         0.11       0.92 f
  U1622/Y (NAND2X1TS)                      0.16       1.08 r
  U1423/Y (INVX2TS)                        0.12       1.20 f
  U1424/Y (INVX2TS)                        0.09       1.29 r
  U2210/Y (NAND2X1TS)                      0.13       1.42 f
  U2211/Y (NAND2X1TS)                      0.12       1.54 r
  U2212/Y (NAND3X1TS)                      0.17       1.71 f
  U905/Y (NOR2X1TS)                        0.20       1.91 r
  U1199/Y (NAND4XLTS)                      0.22       2.13 f
  U515/Y (OAI21XLTS)                       0.31       2.44 r
  U879/Y (OAI211X1TS)                      0.25       2.69 f
  U869/S (ADDFX1TS)                        0.73       3.42 f
  U445/CO (ADDFX1TS)                       0.64       4.06 f
  U440/CO (CMPR32X2TS)                     0.48       4.54 f
  U2482/S (CMPR32X2TS)                     0.78       5.31 f
  U2472/Y (NOR2X1TS)                       0.23       5.54 r
  U2474/Y (NOR2X1TS)                       0.16       5.71 f
  U838/Y (AOI21X1TS)                       0.19       5.89 r
  U1072/Y (OAI21X1TS)                      0.19       6.08 f
  U1598/Y (AOI21X1TS)                      0.36       6.44 r
  U1597/Y (INVX2TS)                        0.23       6.68 f
  U557/Y (INVX2TS)                         0.37       7.04 r
  add6_out[17] (out)                       0.00       7.04 r
  data arrival time                                   7.04

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -7.04
  -----------------------------------------------------------
  slack (MET)                                        12.91


  Startpoint: x8_bit[6] (input port clocked by clk)
  Endpoint: add6_out[14]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x8_bit[6] (in)                           0.03       0.08 f
  U521/Y (OR2X1TS)                         0.42       0.49 f
  U1410/Y (INVX2TS)                        0.12       0.61 r
  U1348/Y (INVX2TS)                        0.07       0.68 f
  U725/Y (NAND2X1TS)                       0.14       0.82 r
  U722/Y (INVX2TS)                         0.11       0.92 f
  U1622/Y (NAND2X1TS)                      0.16       1.08 r
  U1423/Y (INVX2TS)                        0.12       1.20 f
  U1424/Y (INVX2TS)                        0.09       1.29 r
  U2210/Y (NAND2X1TS)                      0.13       1.42 f
  U2211/Y (NAND2X1TS)                      0.12       1.54 r
  U2212/Y (NAND3X1TS)                      0.17       1.71 f
  U905/Y (NOR2X1TS)                        0.20       1.91 r
  U1199/Y (NAND4XLTS)                      0.22       2.13 f
  U515/Y (OAI21XLTS)                       0.31       2.44 r
  U879/Y (OAI211X1TS)                      0.25       2.69 f
  U869/S (ADDFX1TS)                        0.73       3.42 f
  U445/CO (ADDFX1TS)                       0.64       4.06 f
  U440/CO (CMPR32X2TS)                     0.48       4.54 f
  U2482/S (CMPR32X2TS)                     0.78       5.31 f
  U2472/Y (NOR2X1TS)                       0.23       5.54 r
  U2474/Y (NOR2X1TS)                       0.16       5.71 f
  U838/Y (AOI21X1TS)                       0.19       5.89 r
  U1072/Y (OAI21X1TS)                      0.19       6.08 f
  U1598/Y (AOI21X1TS)                      0.36       6.44 r
  U1597/Y (INVX2TS)                        0.23       6.68 f
  U433/Y (INVX2TS)                         0.36       7.04 r
  add6_out[14] (out)                       0.00       7.04 r
  data arrival time                                   7.04

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -7.04
  -----------------------------------------------------------
  slack (MET)                                        12.91


  Startpoint: x8_bit[6] (input port clocked by clk)
  Endpoint: add6_out[25]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x8_bit[6] (in)                           0.03       0.08 f
  U521/Y (OR2X1TS)                         0.42       0.49 f
  U1410/Y (INVX2TS)                        0.12       0.61 r
  U1348/Y (INVX2TS)                        0.07       0.68 f
  U725/Y (NAND2X1TS)                       0.14       0.82 r
  U722/Y (INVX2TS)                         0.11       0.92 f
  U1622/Y (NAND2X1TS)                      0.16       1.08 r
  U1423/Y (INVX2TS)                        0.12       1.20 f
  U1424/Y (INVX2TS)                        0.09       1.29 r
  U2210/Y (NAND2X1TS)                      0.13       1.42 f
  U2211/Y (NAND2X1TS)                      0.12       1.54 r
  U2212/Y (NAND3X1TS)                      0.17       1.71 f
  U905/Y (NOR2X1TS)                        0.20       1.91 r
  U1199/Y (NAND4XLTS)                      0.22       2.13 f
  U515/Y (OAI21XLTS)                       0.31       2.44 r
  U879/Y (OAI211X1TS)                      0.25       2.69 f
  U869/S (ADDFX1TS)                        0.73       3.42 f
  U445/CO (ADDFX1TS)                       0.64       4.06 f
  U440/CO (CMPR32X2TS)                     0.48       4.54 f
  U2482/S (CMPR32X2TS)                     0.78       5.31 f
  U2472/Y (NOR2X1TS)                       0.23       5.54 r
  U2474/Y (NOR2X1TS)                       0.16       5.71 f
  U838/Y (AOI21X1TS)                       0.19       5.89 r
  U1072/Y (OAI21X1TS)                      0.19       6.08 f
  U1598/Y (AOI21X1TS)                      0.36       6.44 r
  U554/Y (INVX2TS)                         0.24       6.68 f
  U1758/Y (INVX2TS)                        0.32       7.00 r
  add6_out[25] (out)                       0.00       7.00 r
  data arrival time                                   7.00

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -7.00
  -----------------------------------------------------------
  slack (MET)                                        12.95


  Startpoint: x8_bit[6] (input port clocked by clk)
  Endpoint: add6_out[23]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x8_bit[6] (in)                           0.03       0.08 f
  U521/Y (OR2X1TS)                         0.42       0.49 f
  U1410/Y (INVX2TS)                        0.12       0.61 r
  U1348/Y (INVX2TS)                        0.07       0.68 f
  U725/Y (NAND2X1TS)                       0.14       0.82 r
  U722/Y (INVX2TS)                         0.11       0.92 f
  U1622/Y (NAND2X1TS)                      0.16       1.08 r
  U1423/Y (INVX2TS)                        0.12       1.20 f
  U1424/Y (INVX2TS)                        0.09       1.29 r
  U2210/Y (NAND2X1TS)                      0.13       1.42 f
  U2211/Y (NAND2X1TS)                      0.12       1.54 r
  U2212/Y (NAND3X1TS)                      0.17       1.71 f
  U905/Y (NOR2X1TS)                        0.20       1.91 r
  U1199/Y (NAND4XLTS)                      0.22       2.13 f
  U515/Y (OAI21XLTS)                       0.31       2.44 r
  U879/Y (OAI211X1TS)                      0.25       2.69 f
  U869/S (ADDFX1TS)                        0.73       3.42 f
  U445/CO (ADDFX1TS)                       0.64       4.06 f
  U440/CO (CMPR32X2TS)                     0.48       4.54 f
  U2482/S (CMPR32X2TS)                     0.78       5.31 f
  U2472/Y (NOR2X1TS)                       0.23       5.54 r
  U2474/Y (NOR2X1TS)                       0.16       5.71 f
  U838/Y (AOI21X1TS)                       0.19       5.89 r
  U1072/Y (OAI21X1TS)                      0.19       6.08 f
  U1598/Y (AOI21X1TS)                      0.36       6.44 r
  U554/Y (INVX2TS)                         0.24       6.68 f
  U2614/Y (INVX2TS)                        0.32       7.00 r
  add6_out[23] (out)                       0.00       7.00 r
  data arrival time                                   7.00

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -7.00
  -----------------------------------------------------------
  slack (MET)                                        12.95


  Startpoint: x8_bit[6] (input port clocked by clk)
  Endpoint: add6_out[21]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x8_bit[6] (in)                           0.03       0.08 f
  U521/Y (OR2X1TS)                         0.42       0.49 f
  U1410/Y (INVX2TS)                        0.12       0.61 r
  U1348/Y (INVX2TS)                        0.07       0.68 f
  U725/Y (NAND2X1TS)                       0.14       0.82 r
  U722/Y (INVX2TS)                         0.11       0.92 f
  U1622/Y (NAND2X1TS)                      0.16       1.08 r
  U1423/Y (INVX2TS)                        0.12       1.20 f
  U1424/Y (INVX2TS)                        0.09       1.29 r
  U2210/Y (NAND2X1TS)                      0.13       1.42 f
  U2211/Y (NAND2X1TS)                      0.12       1.54 r
  U2212/Y (NAND3X1TS)                      0.17       1.71 f
  U905/Y (NOR2X1TS)                        0.20       1.91 r
  U1199/Y (NAND4XLTS)                      0.22       2.13 f
  U515/Y (OAI21XLTS)                       0.31       2.44 r
  U879/Y (OAI211X1TS)                      0.25       2.69 f
  U869/S (ADDFX1TS)                        0.73       3.42 f
  U445/CO (ADDFX1TS)                       0.64       4.06 f
  U440/CO (CMPR32X2TS)                     0.48       4.54 f
  U2482/S (CMPR32X2TS)                     0.78       5.31 f
  U2472/Y (NOR2X1TS)                       0.23       5.54 r
  U2474/Y (NOR2X1TS)                       0.16       5.71 f
  U838/Y (AOI21X1TS)                       0.19       5.89 r
  U1072/Y (OAI21X1TS)                      0.19       6.08 f
  U1598/Y (AOI21X1TS)                      0.36       6.44 r
  U554/Y (INVX2TS)                         0.24       6.68 f
  U2613/Y (INVX2TS)                        0.32       7.00 r
  add6_out[21] (out)                       0.00       7.00 r
  data arrival time                                   7.00

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -7.00
  -----------------------------------------------------------
  slack (MET)                                        12.95


  Startpoint: x8_bit[6] (input port clocked by clk)
  Endpoint: add6_out[19]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x8_bit[6] (in)                           0.03       0.08 f
  U521/Y (OR2X1TS)                         0.42       0.49 f
  U1410/Y (INVX2TS)                        0.12       0.61 r
  U1348/Y (INVX2TS)                        0.07       0.68 f
  U725/Y (NAND2X1TS)                       0.14       0.82 r
  U722/Y (INVX2TS)                         0.11       0.92 f
  U1622/Y (NAND2X1TS)                      0.16       1.08 r
  U1423/Y (INVX2TS)                        0.12       1.20 f
  U1424/Y (INVX2TS)                        0.09       1.29 r
  U2210/Y (NAND2X1TS)                      0.13       1.42 f
  U2211/Y (NAND2X1TS)                      0.12       1.54 r
  U2212/Y (NAND3X1TS)                      0.17       1.71 f
  U905/Y (NOR2X1TS)                        0.20       1.91 r
  U1199/Y (NAND4XLTS)                      0.22       2.13 f
  U515/Y (OAI21XLTS)                       0.31       2.44 r
  U879/Y (OAI211X1TS)                      0.25       2.69 f
  U869/S (ADDFX1TS)                        0.73       3.42 f
  U445/CO (ADDFX1TS)                       0.64       4.06 f
  U440/CO (CMPR32X2TS)                     0.48       4.54 f
  U2482/S (CMPR32X2TS)                     0.78       5.31 f
  U2472/Y (NOR2X1TS)                       0.23       5.54 r
  U2474/Y (NOR2X1TS)                       0.16       5.71 f
  U838/Y (AOI21X1TS)                       0.19       5.89 r
  U1072/Y (OAI21X1TS)                      0.19       6.08 f
  U1598/Y (AOI21X1TS)                      0.36       6.44 r
  U554/Y (INVX2TS)                         0.24       6.68 f
  U2612/Y (INVX2TS)                        0.32       7.00 r
  add6_out[19] (out)                       0.00       7.00 r
  data arrival time                                   7.00

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -7.00
  -----------------------------------------------------------
  slack (MET)                                        12.95


  Startpoint: x8_bit[6] (input port clocked by clk)
  Endpoint: add6_out[11]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x8_bit[6] (in)                           0.03       0.08 f
  U521/Y (OR2X1TS)                         0.42       0.49 f
  U1410/Y (INVX2TS)                        0.12       0.61 r
  U1348/Y (INVX2TS)                        0.07       0.68 f
  U725/Y (NAND2X1TS)                       0.14       0.82 r
  U722/Y (INVX2TS)                         0.11       0.92 f
  U1622/Y (NAND2X1TS)                      0.16       1.08 r
  U1423/Y (INVX2TS)                        0.12       1.20 f
  U1424/Y (INVX2TS)                        0.09       1.29 r
  U2210/Y (NAND2X1TS)                      0.13       1.42 f
  U2211/Y (NAND2X1TS)                      0.12       1.54 r
  U2212/Y (NAND3X1TS)                      0.17       1.71 f
  U905/Y (NOR2X1TS)                        0.20       1.91 r
  U1199/Y (NAND4XLTS)                      0.22       2.13 f
  U515/Y (OAI21XLTS)                       0.31       2.44 r
  U879/Y (OAI211X1TS)                      0.25       2.69 f
  U869/S (ADDFX1TS)                        0.73       3.42 f
  U445/CO (ADDFX1TS)                       0.64       4.06 f
  U440/CO (CMPR32X2TS)                     0.48       4.54 f
  U2482/S (CMPR32X2TS)                     0.78       5.31 f
  U2472/Y (NOR2X1TS)                       0.23       5.54 r
  U2474/Y (NOR2X1TS)                       0.16       5.71 f
  U838/Y (AOI21X1TS)                       0.19       5.89 r
  U1072/Y (OAI21X1TS)                      0.19       6.08 f
  U824/Y (CLKINVX2TS)                      0.14       6.22 r
  U1180/Y (OAI21X1TS)                      0.12       6.34 f
  U622/Y (XNOR2X1TS)                       0.17       6.51 r
  U555/Y (BUFX3TS)                         0.40       6.91 r
  add6_out[11] (out)                       0.00       6.91 r
  data arrival time                                   6.91

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -6.91
  -----------------------------------------------------------
  slack (MET)                                        13.04


  Startpoint: x4_bit[3] (input port clocked by clk)
  Endpoint: add6_out[9]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x4_bit[3] (in)                           0.01       0.06 f
  U1338/Y (CLKBUFX2TS)                     0.21       0.27 f
  U1336/Y (INVX2TS)                        0.13       0.40 r
  U1337/Y (INVX2TS)                        0.09       0.49 f
  U1701/Y (NOR2BX1TS)                      0.31       0.80 f
  U1550/Y (INVX2TS)                        0.15       0.95 r
  U1551/Y (INVX2TS)                        0.10       1.05 f
  U1778/Y (NOR2X1TS)                       0.13       1.18 r
  U1779/Y (XNOR2X1TS)                      0.26       1.44 f
  U1795/CO (ADDHX1TS)                      0.32       1.76 f
  U921/CO (ADDFX1TS)                       0.45       2.21 f
  U912/CO (ADDFX1TS)                       0.46       2.67 f
  U2328/CO (CMPR32X2TS)                    0.67       3.34 f
  U2476/CO (CMPR32X2TS)                    0.63       3.97 f
  U855/S (ADDFX1TS)                        0.44       4.42 f
  U641/S (ADDFX1TS)                        0.73       5.15 f
  U639/Y (NOR2X1TS)                        0.23       5.38 r
  U1312/Y (OAI21X1TS)                      0.18       5.56 f
  U830/Y (AOI21X1TS)                       0.22       5.78 r
  U827/Y (INVX2TS)                         0.16       5.93 f
  U623/Y (AOI21X1TS)                       0.22       6.15 r
  U550/Y (OAI21XLTS)                       0.18       6.34 f
  U1010/Y (XNOR2X1TS)                      0.17       6.51 r
  U432/Y (BUFX3TS)                         0.40       6.91 r
  add6_out[9] (out)                        0.00       6.91 r
  data arrival time                                   6.91

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -6.91
  -----------------------------------------------------------
  slack (MET)                                        13.04


  Startpoint: x8_bit[6] (input port clocked by clk)
  Endpoint: add6_out[15]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x8_bit[6] (in)                           0.03       0.08 f
  U521/Y (OR2X1TS)                         0.42       0.49 f
  U1410/Y (INVX2TS)                        0.12       0.61 r
  U1348/Y (INVX2TS)                        0.07       0.68 f
  U725/Y (NAND2X1TS)                       0.14       0.82 r
  U722/Y (INVX2TS)                         0.11       0.92 f
  U1622/Y (NAND2X1TS)                      0.16       1.08 r
  U1423/Y (INVX2TS)                        0.12       1.20 f
  U1424/Y (INVX2TS)                        0.09       1.29 r
  U2210/Y (NAND2X1TS)                      0.13       1.42 f
  U2211/Y (NAND2X1TS)                      0.12       1.54 r
  U2212/Y (NAND3X1TS)                      0.17       1.71 f
  U905/Y (NOR2X1TS)                        0.20       1.91 r
  U1199/Y (NAND4XLTS)                      0.22       2.13 f
  U515/Y (OAI21XLTS)                       0.31       2.44 r
  U879/Y (OAI211X1TS)                      0.25       2.69 f
  U869/S (ADDFX1TS)                        0.73       3.42 f
  U445/CO (ADDFX1TS)                       0.64       4.06 f
  U440/CO (CMPR32X2TS)                     0.48       4.54 f
  U2482/S (CMPR32X2TS)                     0.78       5.31 f
  U2472/Y (NOR2X1TS)                       0.23       5.54 r
  U2474/Y (NOR2X1TS)                       0.16       5.71 f
  U838/Y (AOI21X1TS)                       0.19       5.89 r
  U1072/Y (OAI21X1TS)                      0.19       6.08 f
  U1598/Y (AOI21X1TS)                      0.36       6.44 r
  U431/Y (BUFX3TS)                         0.47       6.91 r
  add6_out[15] (out)                       0.00       6.91 r
  data arrival time                                   6.91

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -6.91
  -----------------------------------------------------------
  slack (MET)                                        13.04


  Startpoint: x8_bit[6] (input port clocked by clk)
  Endpoint: add6_out[18]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x8_bit[6] (in)                           0.03       0.08 f
  U521/Y (OR2X1TS)                         0.42       0.49 f
  U1410/Y (INVX2TS)                        0.12       0.61 r
  U1348/Y (INVX2TS)                        0.07       0.68 f
  U725/Y (NAND2X1TS)                       0.14       0.82 r
  U722/Y (INVX2TS)                         0.11       0.92 f
  U1622/Y (NAND2X1TS)                      0.16       1.08 r
  U1423/Y (INVX2TS)                        0.12       1.20 f
  U1424/Y (INVX2TS)                        0.09       1.29 r
  U2210/Y (NAND2X1TS)                      0.13       1.42 f
  U2211/Y (NAND2X1TS)                      0.12       1.54 r
  U2212/Y (NAND3X1TS)                      0.17       1.71 f
  U905/Y (NOR2X1TS)                        0.20       1.91 r
  U1199/Y (NAND4XLTS)                      0.22       2.13 f
  U515/Y (OAI21XLTS)                       0.31       2.44 r
  U879/Y (OAI211X1TS)                      0.25       2.69 f
  U869/S (ADDFX1TS)                        0.73       3.42 f
  U445/CO (ADDFX1TS)                       0.64       4.06 f
  U440/CO (CMPR32X2TS)                     0.48       4.54 f
  U2482/S (CMPR32X2TS)                     0.78       5.31 f
  U2472/Y (NOR2X1TS)                       0.23       5.54 r
  U2474/Y (NOR2X1TS)                       0.16       5.71 f
  U838/Y (AOI21X1TS)                       0.19       5.89 r
  U1072/Y (OAI21X1TS)                      0.19       6.08 f
  U1598/Y (AOI21X1TS)                      0.36       6.44 r
  U1597/Y (INVX2TS)                        0.23       6.68 f
  U814/Y (INVX4TS)                         0.23       6.91 r
  add6_out[18] (out)                       0.00       6.91 r
  data arrival time                                   6.91

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -6.91
  -----------------------------------------------------------
  slack (MET)                                        13.04


  Startpoint: x4_bit[3] (input port clocked by clk)
  Endpoint: add6_out[8]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x4_bit[3] (in)                           0.01       0.06 f
  U1338/Y (CLKBUFX2TS)                     0.21       0.27 f
  U1336/Y (INVX2TS)                        0.13       0.40 r
  U1337/Y (INVX2TS)                        0.09       0.49 f
  U1701/Y (NOR2BX1TS)                      0.31       0.80 f
  U1550/Y (INVX2TS)                        0.15       0.95 r
  U1551/Y (INVX2TS)                        0.10       1.05 f
  U1778/Y (NOR2X1TS)                       0.13       1.18 r
  U1779/Y (XNOR2X1TS)                      0.26       1.44 f
  U1795/CO (ADDHX1TS)                      0.32       1.76 f
  U921/CO (ADDFX1TS)                       0.45       2.21 f
  U912/CO (ADDFX1TS)                       0.46       2.67 f
  U2328/CO (CMPR32X2TS)                    0.67       3.34 f
  U2476/CO (CMPR32X2TS)                    0.63       3.97 f
  U855/S (ADDFX1TS)                        0.44       4.42 f
  U641/S (ADDFX1TS)                        0.73       5.15 f
  U639/Y (NOR2X1TS)                        0.23       5.38 r
  U1312/Y (OAI21X1TS)                      0.18       5.56 f
  U830/Y (AOI21X1TS)                       0.22       5.78 r
  U827/Y (INVX2TS)                         0.16       5.93 f
  U623/Y (AOI21X1TS)                       0.22       6.15 r
  U823/Y (CLKXOR2X2TS)                     0.70       6.85 f
  add6_out[8] (out)                        0.00       6.85 f
  data arrival time                                   6.85

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -6.85
  -----------------------------------------------------------
  slack (MET)                                        13.10


  Startpoint: x4_bit[3] (input port clocked by clk)
  Endpoint: add6_out[7]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x4_bit[3] (in)                           0.01       0.06 f
  U1338/Y (CLKBUFX2TS)                     0.21       0.27 f
  U1336/Y (INVX2TS)                        0.13       0.40 r
  U1337/Y (INVX2TS)                        0.09       0.49 f
  U1701/Y (NOR2BX1TS)                      0.31       0.80 f
  U1550/Y (INVX2TS)                        0.15       0.95 r
  U1551/Y (INVX2TS)                        0.10       1.05 f
  U1778/Y (NOR2X1TS)                       0.13       1.18 r
  U1779/Y (XNOR2X1TS)                      0.26       1.44 f
  U1795/CO (ADDHX1TS)                      0.32       1.76 f
  U921/CO (ADDFX1TS)                       0.45       2.21 f
  U912/CO (ADDFX1TS)                       0.46       2.67 f
  U2328/CO (CMPR32X2TS)                    0.67       3.34 f
  U2476/CO (CMPR32X2TS)                    0.63       3.97 f
  U855/S (ADDFX1TS)                        0.44       4.42 f
  U641/S (ADDFX1TS)                        0.73       5.15 f
  U639/Y (NOR2X1TS)                        0.23       5.38 r
  U1312/Y (OAI21X1TS)                      0.18       5.56 f
  U830/Y (AOI21X1TS)                       0.22       5.78 r
  U827/Y (INVX2TS)                         0.16       5.93 f
  U2534/Y (AOI21X1TS)                      0.19       6.12 r
  U821/Y (CLKXOR2X2TS)                     0.67       6.79 f
  add6_out[7] (out)                        0.00       6.79 f
  data arrival time                                   6.79

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -6.79
  -----------------------------------------------------------
  slack (MET)                                        13.16


  Startpoint: x8_bit[6] (input port clocked by clk)
  Endpoint: add6_out[10]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x8_bit[6] (in)                           0.03       0.08 f
  U521/Y (OR2X1TS)                         0.42       0.49 f
  U1410/Y (INVX2TS)                        0.12       0.61 r
  U1348/Y (INVX2TS)                        0.07       0.68 f
  U725/Y (NAND2X1TS)                       0.14       0.82 r
  U722/Y (INVX2TS)                         0.11       0.92 f
  U1622/Y (NAND2X1TS)                      0.16       1.08 r
  U1423/Y (INVX2TS)                        0.12       1.20 f
  U1424/Y (INVX2TS)                        0.09       1.29 r
  U2210/Y (NAND2X1TS)                      0.13       1.42 f
  U2211/Y (NAND2X1TS)                      0.12       1.54 r
  U2212/Y (NAND3X1TS)                      0.17       1.71 f
  U905/Y (NOR2X1TS)                        0.20       1.91 r
  U1199/Y (NAND4XLTS)                      0.22       2.13 f
  U515/Y (OAI21XLTS)                       0.31       2.44 r
  U879/Y (OAI211X1TS)                      0.25       2.69 f
  U869/S (ADDFX1TS)                        0.73       3.42 f
  U445/CO (ADDFX1TS)                       0.64       4.06 f
  U440/CO (CMPR32X2TS)                     0.48       4.54 f
  U2482/S (CMPR32X2TS)                     0.78       5.31 f
  U2472/Y (NOR2X1TS)                       0.23       5.54 r
  U2474/Y (NOR2X1TS)                       0.16       5.71 f
  U838/Y (AOI21X1TS)                       0.19       5.89 r
  U1072/Y (OAI21X1TS)                      0.19       6.08 f
  U824/Y (CLKINVX2TS)                      0.14       6.22 r
  U1009/Y (XOR2X1TS)                       0.17       6.39 r
  U813/Y (BUFX3TS)                         0.39       6.78 r
  add6_out[10] (out)                       0.00       6.78 r
  data arrival time                                   6.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -6.78
  -----------------------------------------------------------
  slack (MET)                                        13.17


  Startpoint: x3_bit[4] (input port clocked by clk)
  Endpoint: add6_out[12]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x3_bit[4] (in)                           0.02       0.07 f
  U750/Y (BUFX3TS)                         0.16       0.23 f
  U1299/Y (NOR2BX1TS)                      0.30       0.53 f
  U1308/Y (OR2X1TS)                        0.43       0.96 f
  U1576/Y (AOI22X1TS)                      0.18       1.14 r
  U596/Y (NAND2BX1TS)                      0.14       1.28 f
  U1587/Y (XNOR2X1TS)                      0.19       1.47 r
  U921/CO (ADDFX1TS)                       0.75       2.22 r
  U912/S (ADDFX1TS)                        0.44       2.66 f
  U889/S (ADDFX1TS)                        0.72       3.39 f
  U2139/S (CMPR32X2TS)                     0.71       4.09 f
  U2207/CO (CMPR32X2TS)                    0.48       4.57 f
  U443/S (CMPR32X2TS)                      0.45       5.03 r
  U635/Y (NOR2X1TS)                        0.10       5.13 f
  U2477/Y (OAI21X1TS)                      0.23       5.36 r
  U830/Y (AOI21X1TS)                       0.23       5.59 f
  U1072/Y (OAI21X1TS)                      0.30       5.89 r
  U824/Y (CLKINVX2TS)                      0.23       6.11 f
  U820/Y (OAI21X2TS)                       0.22       6.33 r
  U2533/Y (XNOR2X4TS)                      0.33       6.67 r
  add6_out[12] (out)                       0.00       6.67 r
  data arrival time                                   6.67

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -6.67
  -----------------------------------------------------------
  slack (MET)                                        13.28


  Startpoint: x4_bit[3] (input port clocked by clk)
  Endpoint: add6_out[6]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x4_bit[3] (in)                           0.01       0.06 f
  U1338/Y (CLKBUFX2TS)                     0.21       0.27 f
  U1336/Y (INVX2TS)                        0.13       0.40 r
  U1337/Y (INVX2TS)                        0.09       0.49 f
  U1701/Y (NOR2BX1TS)                      0.31       0.80 f
  U1550/Y (INVX2TS)                        0.15       0.95 r
  U1551/Y (INVX2TS)                        0.10       1.05 f
  U1778/Y (NOR2X1TS)                       0.13       1.18 r
  U1779/Y (XNOR2X1TS)                      0.26       1.44 f
  U1795/CO (ADDHX1TS)                      0.32       1.76 f
  U921/CO (ADDFX1TS)                       0.45       2.21 f
  U912/CO (ADDFX1TS)                       0.46       2.67 f
  U2328/CO (CMPR32X2TS)                    0.67       3.34 f
  U2476/CO (CMPR32X2TS)                    0.63       3.97 f
  U855/S (ADDFX1TS)                        0.44       4.42 f
  U641/S (ADDFX1TS)                        0.73       5.15 f
  U639/Y (NOR2X1TS)                        0.23       5.38 r
  U1312/Y (OAI21X1TS)                      0.18       5.56 f
  U830/Y (AOI21X1TS)                       0.22       5.78 r
  U827/Y (INVX2TS)                         0.16       5.93 f
  U434/Y (XNOR2X2TS)                       0.51       6.44 r
  add6_out[6] (out)                        0.00       6.44 r
  data arrival time                                   6.44

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -6.44
  -----------------------------------------------------------
  slack (MET)                                        13.51


  Startpoint: x4_bit[3] (input port clocked by clk)
  Endpoint: add6_out[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x4_bit[3] (in)                           0.01       0.06 f
  U1338/Y (CLKBUFX2TS)                     0.21       0.27 f
  U1336/Y (INVX2TS)                        0.13       0.40 r
  U1337/Y (INVX2TS)                        0.09       0.49 f
  U1701/Y (NOR2BX1TS)                      0.31       0.80 f
  U1550/Y (INVX2TS)                        0.15       0.95 r
  U1551/Y (INVX2TS)                        0.10       1.05 f
  U1778/Y (NOR2X1TS)                       0.13       1.18 r
  U1779/Y (XNOR2X1TS)                      0.26       1.44 f
  U1795/CO (ADDHX1TS)                      0.32       1.76 f
  U921/CO (ADDFX1TS)                       0.45       2.21 f
  U912/CO (ADDFX1TS)                       0.46       2.67 f
  U2328/CO (CMPR32X2TS)                    0.67       3.34 f
  U2476/CO (CMPR32X2TS)                    0.63       3.97 f
  U855/S (ADDFX1TS)                        0.44       4.42 f
  U641/S (ADDFX1TS)                        0.73       5.15 f
  U639/Y (NOR2X1TS)                        0.23       5.38 r
  U844/Y (INVX1TS)                         0.15       5.53 f
  U1325/Y (NAND2X1TS)                      0.10       5.62 r
  U1006/Y (XNOR2X1TS)                      0.24       5.87 r
  U822/Y (BUFX3TS)                         0.40       6.27 r
  add6_out[5] (out)                        0.00       6.27 r
  data arrival time                                   6.27

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -6.27
  -----------------------------------------------------------
  slack (MET)                                        13.68


  Startpoint: x3_bit[4] (input port clocked by clk)
  Endpoint: add6_out[4]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x3_bit[4] (in)                           0.02       0.07 f
  U750/Y (BUFX3TS)                         0.16       0.23 f
  U1299/Y (NOR2BX1TS)                      0.30       0.53 f
  U1308/Y (OR2X1TS)                        0.43       0.96 f
  U1576/Y (AOI22X1TS)                      0.18       1.14 r
  U596/Y (NAND2BX1TS)                      0.14       1.28 f
  U1587/Y (XNOR2X1TS)                      0.19       1.47 r
  U921/CO (ADDFX1TS)                       0.75       2.22 r
  U912/S (ADDFX1TS)                        0.44       2.66 f
  U889/S (ADDFX1TS)                        0.72       3.39 f
  U2139/S (CMPR32X2TS)                     0.71       4.09 f
  U2207/CO (CMPR32X2TS)                    0.48       4.57 f
  U443/S (CMPR32X2TS)                      0.52       5.09 f
  U635/Y (NOR2X1TS)                        0.19       5.29 r
  U2477/Y (OAI21X1TS)                      0.19       5.47 f
  U549/Y (INVX2TS)                         0.11       5.58 r
  U828/Y (XOR2X1TS)                        0.23       5.81 r
  U564/Y (BUFX3TS)                         0.39       6.20 r
  add6_out[4] (out)                        0.00       6.20 r
  data arrival time                                   6.20

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -6.20
  -----------------------------------------------------------
  slack (MET)                                        13.75


  Startpoint: x3_bit[4] (input port clocked by clk)
  Endpoint: add6_out[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x3_bit[4] (in)                           0.02       0.07 f
  U750/Y (BUFX3TS)                         0.16       0.23 f
  U1299/Y (NOR2BX1TS)                      0.30       0.53 f
  U1308/Y (OR2X1TS)                        0.43       0.96 f
  U1576/Y (AOI22X1TS)                      0.18       1.14 r
  U596/Y (NAND2BX1TS)                      0.14       1.28 f
  U1587/Y (XNOR2X1TS)                      0.19       1.47 r
  U921/CO (ADDFX1TS)                       0.75       2.22 r
  U912/S (ADDFX1TS)                        0.44       2.66 f
  U889/S (ADDFX1TS)                        0.72       3.39 f
  U2139/S (CMPR32X2TS)                     0.71       4.09 f
  U2207/CO (CMPR32X2TS)                    0.48       4.57 f
  U443/S (CMPR32X2TS)                      0.52       5.09 f
  U635/Y (NOR2X1TS)                        0.19       5.29 r
  U630/Y (INVX1TS)                         0.12       5.40 f
  U2206/Y (NAND2X1TS)                      0.10       5.50 r
  U1008/Y (XOR2X1TS)                       0.17       5.67 r
  U624/Y (BUFX3TS)                         0.39       6.06 r
  add6_out[3] (out)                        0.00       6.06 r
  data arrival time                                   6.06

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -6.06
  -----------------------------------------------------------
  slack (MET)                                        13.89


  Startpoint: x3_bit[4] (input port clocked by clk)
  Endpoint: add6_out[2]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x3_bit[4] (in)                           0.02       0.07 f
  U750/Y (BUFX3TS)                         0.16       0.23 f
  U1299/Y (NOR2BX1TS)                      0.30       0.53 f
  U1308/Y (OR2X1TS)                        0.43       0.96 f
  U1576/Y (AOI22X1TS)                      0.18       1.14 r
  U596/Y (NAND2BX1TS)                      0.14       1.28 f
  U1587/Y (XNOR2X1TS)                      0.19       1.47 r
  U921/CO (ADDFX1TS)                       0.75       2.22 r
  U912/S (ADDFX1TS)                        0.44       2.66 f
  U889/S (ADDFX1TS)                        0.72       3.39 f
  U2139/S (CMPR32X2TS)                     0.71       4.09 f
  U2207/S (CMPR32X2TS)                     0.52       4.61 f
  U638/Y (OR2X2TS)                         0.32       4.93 f
  U2537/Y (NAND2X1TS)                      0.11       5.04 r
  U837/Y (XNOR2X1TS)                       0.17       5.21 r
  U566/Y (BUFX4TS)                         0.35       5.56 r
  add6_out[2] (out)                        0.00       5.56 r
  data arrival time                                   5.56

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -5.56
  -----------------------------------------------------------
  slack (MET)                                        14.39


  Startpoint: x4_bit[1] (input port clocked by clk)
  Endpoint: add6_out[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x4_bit[1] (in)                           0.03       0.08 f
  U1540/Y (INVX2TS)                        0.12       0.20 r
  U1541/Y (INVX2TS)                        0.09       0.29 f
  U985/Y (NAND2BX1TS)                      0.29       0.58 f
  U1503/Y (INVX2TS)                        0.12       0.70 r
  U1504/Y (INVX2TS)                        0.08       0.79 f
  U1772/Y (NOR2BX1TS)                      0.32       1.11 f
  U1216/Y (XOR2XLTS)                       0.37       1.47 r
  U1773/Y (XOR2X1TS)                       0.39       1.87 r
  U910/S (ADDFX1TS)                        0.82       2.68 f
  U871/S (ADDFHX1TS)                       0.51       3.20 f
  U2215/S (ADDFX1TS)                       0.72       3.92 f
  U853/Y (NOR2X1TS)                        0.19       4.11 r
  U851/Y (INVX1TS)                         0.12       4.23 f
  U2538/Y (NAND2X1TS)                      0.11       4.34 r
  U2539/Y (CLKXOR2X2TS)                    0.64       4.98 f
  add6_out[1] (out)                        0.00       4.98 f
  data arrival time                                   4.98

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -4.98
  -----------------------------------------------------------
  slack (MET)                                        14.97


  Startpoint: x8_bit[0] (input port clocked by clk)
  Endpoint: add7_out[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x8_bit[0] (in)                           0.01       0.06 f
  U1341/Y (CLKBUFX2TS)                     0.22       0.28 f
  U1455/Y (INVX2TS)                        0.11       0.39 r
  U520/Y (INVX2TS)                         0.07       0.46 f
  U726/Y (NAND2BX1TS)                      0.30       0.76 f
  U481/Y (NOR2XLTS)                        0.44       1.20 r
  U1966/Y (INVX2TS)                        0.21       1.41 f
  U1967/Y (NAND2X1TS)                      0.21       1.62 r
  U1978/Y (NAND2X1TS)                      0.21       1.83 f
  U1309/Y (OAI21XLTS)                      0.18       2.00 r
  U1749/Y (NOR3XLTS)                       0.20       2.20 f
  U1320/Y (AO21XLTS)                       0.46       2.65 f
  U659/Y (OAI21X1TS)                       0.25       2.90 r
  U2610/S (AFHCONX2TS)                     0.80       3.70 r
  U2611/Y (CLKBUFX2TS)                     0.54       4.24 r
  add7_out[0] (out)                        0.00       4.24 r
  data arrival time                                   4.24

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -4.24
  -----------------------------------------------------------
  slack (MET)                                        15.71


  Startpoint: x8_bit[0] (input port clocked by clk)
  Endpoint: add6_out[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  x8_bit[0] (in)                           0.01       0.06 f
  U1341/Y (CLKBUFX2TS)                     0.22       0.28 f
  U1455/Y (INVX2TS)                        0.11       0.39 r
  U520/Y (INVX2TS)                         0.07       0.46 f
  U726/Y (NAND2BX1TS)                      0.30       0.76 f
  U481/Y (NOR2XLTS)                        0.44       1.20 r
  U1966/Y (INVX2TS)                        0.21       1.41 f
  U1967/Y (NAND2X1TS)                      0.21       1.62 r
  U1978/Y (NAND2X1TS)                      0.21       1.83 f
  U1309/Y (OAI21XLTS)                      0.18       2.00 r
  U1749/Y (NOR3XLTS)                       0.20       2.20 f
  U1320/Y (AO21XLTS)                       0.46       2.65 f
  U659/Y (OAI21X1TS)                       0.25       2.90 r
  U2610/S (AFHCONX2TS)                     0.80       3.70 r
  add6_out[0] (out)                        0.00       3.70 r
  data arrival time                                   3.70

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -3.70
  -----------------------------------------------------------
  slack (MET)                                        16.25


  Startpoint: counter0_count_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: counter0_count_reach_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter0_count_reg_1_/CK (DFFRXLTS)                     0.00       0.00 r
  counter0_count_reg_1_/Q (DFFRXLTS)                      0.79       0.79 f
  U2698/Y (NAND3XLTS)                                     0.24       1.03 r
  U2699/Y (NOR2XLTS)                                      0.18       1.21 f
  counter0_count_reach_reg/D (EDFFX1TS)                   0.00       1.21 f
  data arrival time                                                  1.21

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  counter0_count_reach_reg/CK (EDFFX1TS)                  0.00      20.00 r
  library setup time                                     -0.76      19.24
  data required time                                                19.24
  --------------------------------------------------------------------------
  data required time                                                19.24
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                       18.03


  Startpoint: counter0_count_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: counter0_count_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter0_count_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  counter0_count_reg_1_/Q (DFFRXLTS)       0.79       0.79 f
  U2738/Y (NOR2BX1TS)                      0.30       1.09 f
  U2740/Y (OA21XLTS)                       0.39       1.48 f
  counter0_count_reg_2_/D (DFFRXLTS)       0.00       1.48 f
  data arrival time                                   1.48

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  counter0_count_reg_2_/CK (DFFRXLTS)      0.00      20.00 r
  library setup time                      -0.40      19.60
  data required time                                 19.60
  -----------------------------------------------------------
  data required time                                 19.60
  data arrival time                                  -1.48
  -----------------------------------------------------------
  slack (MET)                                        18.12


  Startpoint: counter0_count_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: counter0_count_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter0_count_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  counter0_count_reg_1_/Q (DFFRXLTS)       0.72       0.72 r
  U2698/Y (NAND3XLTS)                      0.26       0.99 f
  U2699/Y (NOR2XLTS)                       0.32       1.31 r
  U2741/Y (AOI21X1TS)                      0.15       1.46 f
  counter0_count_reg_3_/D (DFFRXLTS)       0.00       1.46 f
  data arrival time                                   1.46

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  counter0_count_reg_3_/CK (DFFRXLTS)      0.00      20.00 r
  library setup time                      -0.39      19.61
  data required time                                 19.61
  -----------------------------------------------------------
  data required time                                 19.61
  data arrival time                                  -1.46
  -----------------------------------------------------------
  slack (MET)                                        18.16


  Startpoint: counter0_count_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: counter0_count_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter0_count_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  counter0_count_reg_1_/Q (DFFRXLTS)       0.79       0.79 f
  U2738/Y (NOR2BX1TS)                      0.30       1.09 f
  U2739/Y (AOI2BB1XLTS)                    0.18       1.26 r
  counter0_count_reg_1_/D (DFFRXLTS)       0.00       1.26 r
  data arrival time                                   1.26

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  counter0_count_reg_1_/CK (DFFRXLTS)      0.00      20.00 r
  library setup time                      -0.47      19.53
  data required time                                 19.53
  -----------------------------------------------------------
  data required time                                 19.53
  data arrival time                                  -1.26
  -----------------------------------------------------------
  slack (MET)                                        18.27


  Startpoint: reset (input port clocked by clk)
  Endpoint: counter0_count_reach_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  reset (in)                                              0.03       0.08 f
  U2677/Y (INVX2TS)                                       0.08       0.16 r
  U2678/Y (CLKBUFX2TS)                                    0.18       0.34 r
  U2679/Y (CLKBUFX2TS)                                    0.18       0.52 r
  U2689/Y (CLKBUFX2TS)                                    0.18       0.70 r
  counter0_count_reach_reg/E (EDFFX1TS)                   0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  counter0_count_reach_reg/CK (EDFFX1TS)                  0.00      20.00 r
  library setup time                                     -0.84      19.16
  data required time                                                19.16
  --------------------------------------------------------------------------
  data required time                                                19.16
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                       18.46


  Startpoint: counter0_count_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: counter0_count_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter0_count_reg_0_/CK (DFFRXLTS)      0.00       0.00 r
  counter0_count_reg_0_/QN (DFFRXLTS)      0.89       0.89 r
  counter0_count_reg_0_/D (DFFRXLTS)       0.00       0.89 r
  data arrival time                                   0.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  counter0_count_reg_0_/CK (DFFRXLTS)      0.00      20.00 r
  library setup time                      -0.47      19.53
  data required time                                 19.53
  -----------------------------------------------------------
  data required time                                 19.53
  data arrival time                                  -0.89
  -----------------------------------------------------------
  slack (MET)                                        18.64


  Startpoint: dff1_data_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_31_/CK (DFFRX1TS)      0.00       0.00 r
  dff1_data_out_reg_31_/Q (DFFRX1TS)       1.15       1.15 r
  sum[31] (out)                            0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[30] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_30_/CK (DFFRX1TS)      0.00       0.00 r
  dff1_data_out_reg_30_/Q (DFFRX1TS)       1.15       1.15 r
  sum[30] (out)                            0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[29] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_29_/CK (DFFRX1TS)      0.00       0.00 r
  dff1_data_out_reg_29_/Q (DFFRX1TS)       1.15       1.15 r
  sum[29] (out)                            0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[28] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_28_/CK (DFFRX1TS)      0.00       0.00 r
  dff1_data_out_reg_28_/Q (DFFRX1TS)       1.15       1.15 r
  sum[28] (out)                            0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[27] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_27_/CK (DFFRX1TS)      0.00       0.00 r
  dff1_data_out_reg_27_/Q (DFFRX1TS)       1.15       1.15 r
  sum[27] (out)                            0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[26] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_26_/CK (DFFRX1TS)      0.00       0.00 r
  dff1_data_out_reg_26_/Q (DFFRX1TS)       1.15       1.15 r
  sum[26] (out)                            0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[25] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_25_/CK (DFFRX1TS)      0.00       0.00 r
  dff1_data_out_reg_25_/Q (DFFRX1TS)       1.15       1.15 r
  sum[25] (out)                            0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[24] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_24_/CK (DFFRX1TS)      0.00       0.00 r
  dff1_data_out_reg_24_/Q (DFFRX1TS)       1.15       1.15 r
  sum[24] (out)                            0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[23] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_23_/CK (DFFRX1TS)      0.00       0.00 r
  dff1_data_out_reg_23_/Q (DFFRX1TS)       1.15       1.15 r
  sum[23] (out)                            0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[22] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_22_/CK (DFFRX1TS)      0.00       0.00 r
  dff1_data_out_reg_22_/Q (DFFRX1TS)       1.15       1.15 r
  sum[22] (out)                            0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[21] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_21_/CK (DFFRX1TS)      0.00       0.00 r
  dff1_data_out_reg_21_/Q (DFFRX1TS)       1.15       1.15 r
  sum[21] (out)                            0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[20] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_20_/CK (DFFRX1TS)      0.00       0.00 r
  dff1_data_out_reg_20_/Q (DFFRX1TS)       1.15       1.15 r
  sum[20] (out)                            0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[19] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_19_/CK (DFFRX1TS)      0.00       0.00 r
  dff1_data_out_reg_19_/Q (DFFRX1TS)       1.15       1.15 r
  sum[19] (out)                            0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[18] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_18_/CK (DFFRX1TS)      0.00       0.00 r
  dff1_data_out_reg_18_/Q (DFFRX1TS)       1.15       1.15 r
  sum[18] (out)                            0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[17] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_17_/CK (DFFRX1TS)      0.00       0.00 r
  dff1_data_out_reg_17_/Q (DFFRX1TS)       1.15       1.15 r
  sum[17] (out)                            0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[16] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_16_/CK (DFFRX1TS)      0.00       0.00 r
  dff1_data_out_reg_16_/Q (DFFRX1TS)       1.15       1.15 r
  sum[16] (out)                            0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[15] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_15_/CK (DFFRX1TS)      0.00       0.00 r
  dff1_data_out_reg_15_/Q (DFFRX1TS)       1.15       1.15 r
  sum[15] (out)                            0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[14] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_14_/CK (DFFRX1TS)      0.00       0.00 r
  dff1_data_out_reg_14_/Q (DFFRX1TS)       1.15       1.15 r
  sum[14] (out)                            0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[13] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_13_/CK (DFFRX1TS)      0.00       0.00 r
  dff1_data_out_reg_13_/Q (DFFRX1TS)       1.15       1.15 r
  sum[13] (out)                            0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[12] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_12_/CK (DFFRX1TS)      0.00       0.00 r
  dff1_data_out_reg_12_/Q (DFFRX1TS)       1.15       1.15 r
  sum[12] (out)                            0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[11] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_11_/CK (DFFRX1TS)      0.00       0.00 r
  dff1_data_out_reg_11_/Q (DFFRX1TS)       1.15       1.15 r
  sum[11] (out)                            0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[10] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_10_/CK (DFFRX1TS)      0.00       0.00 r
  dff1_data_out_reg_10_/Q (DFFRX1TS)       1.15       1.15 r
  sum[10] (out)                            0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[9] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_9_/CK (DFFRX1TS)       0.00       0.00 r
  dff1_data_out_reg_9_/Q (DFFRX1TS)        1.15       1.15 r
  sum[9] (out)                             0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[8] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_8_/CK (DFFRX1TS)       0.00       0.00 r
  dff1_data_out_reg_8_/Q (DFFRX1TS)        1.15       1.15 r
  sum[8] (out)                             0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[7] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_7_/CK (DFFRX1TS)       0.00       0.00 r
  dff1_data_out_reg_7_/Q (DFFRX1TS)        1.15       1.15 r
  sum[7] (out)                             0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[6] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_6_/CK (DFFRX1TS)       0.00       0.00 r
  dff1_data_out_reg_6_/Q (DFFRX1TS)        1.15       1.15 r
  sum[6] (out)                             0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[5] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_5_/CK (DFFRX1TS)       0.00       0.00 r
  dff1_data_out_reg_5_/Q (DFFRX1TS)        1.15       1.15 r
  sum[5] (out)                             0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[4] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_4_/CK (DFFRX1TS)       0.00       0.00 r
  dff1_data_out_reg_4_/Q (DFFRX1TS)        1.15       1.15 r
  sum[4] (out)                             0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[3] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_3_/CK (DFFRX1TS)       0.00       0.00 r
  dff1_data_out_reg_3_/Q (DFFRX1TS)        1.15       1.15 r
  sum[3] (out)                             0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[2] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_2_/CK (DFFRX1TS)       0.00       0.00 r
  dff1_data_out_reg_2_/Q (DFFRX1TS)        1.15       1.15 r
  sum[2] (out)                             0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_1_/CK (DFFRX1TS)       0.00       0.00 r
  dff1_data_out_reg_1_/Q (DFFRX1TS)        1.15       1.15 r
  sum[1] (out)                             0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: dff1_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sum[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dff1_data_out_reg_0_/CK (DFFRX1TS)       0.00       0.00 r
  dff1_data_out_reg_0_/Q (DFFRX1TS)        1.15       1.15 r
  sum[0] (out)                             0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                        18.80


  Startpoint: counter0_count_reach_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count_reach
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter0_count_reach_reg/CK (EDFFX1TS)                  0.00       0.00 r
  counter0_count_reach_reg/Q (EDFFX1TS)                   1.15       1.15 r
  count_reach (out)                                       0.00       1.15 r
  data arrival time                                                  1.15

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.05      19.95
  data required time                                                19.95
  --------------------------------------------------------------------------
  data required time                                                19.95
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                       18.80


1
