// Seed: 2841489973
module module_0 (
    input tri0 id_0,
    input uwire id_1,
    input uwire id_2
    , id_13,
    output wand id_3,
    input supply0 id_4,
    input tri0 id_5,
    input tri id_6,
    input tri id_7,
    output tri1 id_8,
    input wire id_9,
    output wire id_10,
    output tri id_11
);
  logic id_14;
  assign module_1.id_13 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd20,
    parameter id_4 = 32'd80
) (
    input uwire id_0,
    input tri0 _id_1,
    input wor id_2,
    output tri1 id_3,
    input uwire _id_4,
    inout tri1 id_5,
    input tri1 id_6,
    output tri0 id_7,
    input supply1 id_8,
    output wor id_9,
    input supply1 id_10,
    output supply1 id_11,
    output supply1 id_12,
    input uwire id_13,
    output tri0 id_14,
    output tri id_15
);
  logic [id_1  &  1 'd0 ==  id_4 : 1] id_17 = id_6;
  parameter id_18 = 1;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_0,
      id_5,
      id_10,
      id_2,
      id_8,
      id_13,
      id_15,
      id_2,
      id_15,
      id_11
  );
  wire id_19;
  assign id_17 = "";
endmodule
