
out/program.elf:     file format elf32-littlearm
out/program.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x1a0013a1

Program Header:
0x70000001 off    0x00012030 vaddr 0x1a002030 paddr 0x1a002030 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00010088 vaddr 0x10000088 paddr 0x10000088 align 2**16
         filesz 0x00000000 memsz 0x00000020 flags rw-
    LOAD off    0x00010000 vaddr 0x1a000000 paddr 0x1a000000 align 2**16
         filesz 0x00002038 memsz 0x00002038 flags r-x
    LOAD off    0x00020000 vaddr 0x10000000 paddr 0x1a002038 align 2**16
         filesz 0x00000084 memsz 0x00000084 flags rw-
private flags = 5000400: [Version5 EABI] [hard-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002030  1a000000  1a000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000084  10000000  1a002038  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data_RAM2    00000000  10080000  10080000  00020084  2**2
                  CONTENTS
  3 .data_RAM3    00000000  20000000  20000000  00020084  2**2
                  CONTENTS
  4 .data_RAM4    00000000  20008000  20008000  00020084  2**2
                  CONTENTS
  5 .data_RAM5    00000000  2000c000  2000c000  00020084  2**2
                  CONTENTS
  6 .bss          00000020  10000088  10000088  00010088  2**3
                  ALLOC
  7 .bss_RAM2     00000000  10080000  10080000  00020084  2**2
                  CONTENTS
  8 .bss_RAM3     00000000  20000000  20000000  00020084  2**2
                  CONTENTS
  9 .bss_RAM4     00000000  20008000  20008000  00020084  2**2
                  CONTENTS
 10 .bss_RAM5     00000000  2000c000  2000c000  00020084  2**2
                  CONTENTS
 11 .ARM.exidx    00000008  1a002030  1a002030  00012030  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 12 .uninit_RESERVED 00000000  10000000  10000000  00020084  2**2
                  CONTENTS
 13 .noinit_RAM2  00000000  10080000  10080000  00020084  2**2
                  CONTENTS
 14 .noinit_RAM3  00000000  20000000  20000000  00020084  2**2
                  CONTENTS
 15 .noinit_RAM4  00000000  20008000  20008000  00020084  2**2
                  CONTENTS
 16 .noinit_RAM5  00000000  2000c000  2000c000  00020084  2**2
                  CONTENTS
 17 .noinit       00000000  100000a8  100000a8  00020084  2**2
                  CONTENTS
 18 .debug_info   0000f9a8  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_abbrev 00002c3d  00000000  00000000  0002fa2c  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_loc    00005935  00000000  00000000  00032669  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_aranges 000007c0  00000000  00000000  00037f9e  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_ranges 00000650  00000000  00000000  0003875e  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_macro  0000a867  00000000  00000000  00038dae  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_line   0000bf6b  00000000  00000000  00043615  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .debug_str    0001c269  00000000  00000000  0004f580  2**0
                  CONTENTS, READONLY, DEBUGGING
 26 .comment      0000006e  00000000  00000000  0006b7e9  2**0
                  CONTENTS, READONLY
 27 .ARM.attributes 00000037  00000000  00000000  0006b857  2**0
                  CONTENTS, READONLY
 28 .debug_frame  00001210  00000000  00000000  0006b890  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
1a000000 l    d  .text	00000000 .text
10000000 l    d  .data	00000000 .data
10080000 l    d  .data_RAM2	00000000 .data_RAM2
20000000 l    d  .data_RAM3	00000000 .data_RAM3
20008000 l    d  .data_RAM4	00000000 .data_RAM4
2000c000 l    d  .data_RAM5	00000000 .data_RAM5
10000088 l    d  .bss	00000000 .bss
10080000 l    d  .bss_RAM2	00000000 .bss_RAM2
20000000 l    d  .bss_RAM3	00000000 .bss_RAM3
20008000 l    d  .bss_RAM4	00000000 .bss_RAM4
2000c000 l    d  .bss_RAM5	00000000 .bss_RAM5
1a002030 l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .uninit_RESERVED	00000000 .uninit_RESERVED
10080000 l    d  .noinit_RAM2	00000000 .noinit_RAM2
20000000 l    d  .noinit_RAM3	00000000 .noinit_RAM3
20008000 l    d  .noinit_RAM4	00000000 .noinit_RAM4
2000c000 l    d  .noinit_RAM5	00000000 .noinit_RAM5
100000a8 l    d  .noinit	00000000 .noinit
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 cr_startup_lpc43xx.c
00000000 l    df *ABS*	00000000 sapi_uart.c
00000000 l    df *ABS*	00000000 crp.c
00000000 l    df *ABS*	00000000 checkState.c
00000000 l    df *ABS*	00000000 obtenerDatos.c
00000000 l    df *ABS*	00000000 programa.c
00000000 l    df *ABS*	00000000 stateMachine.c
00000000 l    df *ABS*	00000000 chip_18xx_43xx.c
00000000 l    df *ABS*	00000000 clock_18xx_43xx.c
1a0005ac l     F .text	000000ac pll_calc_divs
1a000658 l     F .text	000000fa pll_get_frac
1a000754 l     F .text	0000004c Chip_Clock_FindBaseClock
1a0009c8 l     F .text	00000022 Chip_Clock_GetDivRate
10000088 l     O .bss	00000008 audio_usb_pll_freq
1a001db4 l     O .text	0000006c periph_to_base
00000000 l    df *ABS*	00000000 fpu_init.c
00000000 l    df *ABS*	00000000 gpio_18xx_43xx.c
00000000 l    df *ABS*	00000000 i2c_18xx_43xx.c
10000008 l     O .data	00000038 i2c
00000000 l    df *ABS*	00000000 i2cm_18xx_43xx.c
00000000 l    df *ABS*	00000000 sysinit_18xx_43xx.c
1a001e20 l     O .text	00000048 InitClkStates
00000000 l    df *ABS*	00000000 uart_18xx_43xx.c
1a0010b0 l     F .text	0000002c Chip_UART_GetIndex
1a001e68 l     O .text	00000008 UART_BClock
1a001e70 l     O .text	00000008 UART_PClock
00000000 l    df *ABS*	00000000 board.c
1a001250 l     F .text	00000040 Board_LED_Init
1a001e80 l     O .text	0000000c gpioLEDBits
00000000 l    df *ABS*	00000000 board_sysinit.c
1a001e8c l     O .text	0000000c InitClkStates
1a001e98 l     O .text	00000060 pinmuxing
00000000 l    df *ABS*	00000000 sysinit.c
00000000 l    df *ABS*	00000000 sapi_board.c
00000000 l    df *ABS*	00000000 sapi_datatypes.c
00000000 l    df *ABS*	00000000 sapi_gpio.c
1a00151c l     F .text	00000034 gpioObtainPinConfig
00000000 l    df *ABS*	00000000 sapi_i2c.c
1a00178c l     F .text	00000030 i2cHardwareConfig
1a0017bc l     F .text	0000003c i2cHardwareRead
00000000 l    df *ABS*	00000000 sapi_tick.c
00000000 l    df *ABS*	00000000 sapi_timer.c
1a0018cc l     F .text	00000002 errorOcurred
1a0018d0 l     F .text	00000002 doNothing
10000044 l     O .data	00000040 timer_dd
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 memset.c
1a0007ec g     F .text	0000001c Chip_Clock_GetDividerSource
1a000f24 g     F .text	0000000e Chip_I2CM_Xfer
1a00194c g     F .text	00000040 TIMER2_IRQHandler
1a000190  w    F .text	00000002 DebugMon_Handler
1a00019c  w    F .text	00000002 RIT_IRQHandler
1a080000 g       *ABS*	00000000 __top_MFlashA512
1a00019c  w    F .text	00000002 ADCHS_IRQHandler
1a000114 g       .text	00000000 __section_table_start
1a00019c  w    F .text	00000002 FLASH_EEPROM_IRQHandler
1a00019c  w    F .text	00000002 I2C0_IRQHandler
1a000b90 g     F .text	00000024 Chip_GPIO_SetDir
10000004 g     O .data	00000001 LEDCONTROL
1a00017c  w    F .text	00000002 HardFault_Handler
1a000bd4 g     F .text	00000122 handleMasterXferState
1a000000 g       *ABS*	00000000 __vectors_start__
1a0018a8 g     F .text	00000024 SysTick_Handler
1a00112c g     F .text	00000040 Chip_UART_SetBaud
1a00019c  w    F .text	00000002 SDIO_IRQHandler
1a00019c  w    F .text	00000002 ATIMER_IRQHandler
1a000194  w    F .text	00000002 PendSV_Handler
1a000178  w    F .text	00000002 NMI_Handler
1a002038 g       .ARM.exidx	00000000 __exidx_end
1a000150 g       .text	00000000 __data_section_table_end
1a00019c  w    F .text	00000002 I2C1_IRQHandler
1a00019c  w    F .text	00000002 UART1_IRQHandler
1a00019c  w    F .text	00000002 GPIO5_IRQHandler
1a00019c  w    F .text	00000002 CAN1_IRQHandler
1a001808 g     F .text	0000002a i2cRead
53ff64da g       *ABS*	00000000 __valid_user_code_checksum
1a002038 g       .ARM.exidx	00000000 _etext
1a00019c  w    F .text	00000002 USB1_IRQHandler
1a00019c  w    F .text	00000002 I2S0_IRQHandler
1a00198c g     F .text	00000040 TIMER3_IRQHandler
1a000a6c g     F .text	0000000c Chip_Clock_GetBaseClocktHz
1a0001d0 g     F .text	00000002 UART0_IRQHandler
1a0001bc g     F .text	00000012 bss_init
1a00019c  w    F .text	00000002 SGPIO_IRQHandler
1a000d88 g     F .text	00000030 Chip_I2C_MasterStateHandler
1a001a80 g     F .text	00000000 .hidden __aeabi_uldivmod
100000a8 g       .noinit	00000000 _noinit
1a001a60 g     F .text	00000018 uartWriteString
10000090 g     O .bss	00000004 SystemCoreClock
1a0010dc g     F .text	00000050 Chip_UART_Init
1a00019c  w    F .text	00000002 ADC0_IRQHandler
1a000188  w    F .text	00000002 UsageFault_Handler
1a000ae8 g     F .text	0000004c Chip_Clock_GetRate
1a00019c  w    F .text	00000002 GPIO6_IRQHandler
10000098 g     O .bss	00000008 tickCounter
1a001328 g     F .text	0000006c Board_SetupClocking
20008000 g       *ABS*	00000000 __top_RamAHB32
1a000d54 g     F .text	00000034 Chip_I2C_SetMasterEventHandler
1a001ab0 g     F .text	000002e2 .hidden __udivmoddi4
1a001e7c g     O .text	00000004 ExtRateIn
1a00019c  w    F .text	00000002 IntDefaultHandler
1a000300 g       .text	00000000 __CRP_WORD_END__
1a00019c  w    F .text	00000002 GPIO1_IRQHandler
1a001834 g     F .text	00000074 tickConfig
1a00019c  w    F .text	00000002 SSP0_IRQHandler
1a0003ec g     F .text	000001ac stateMachine
1a001550 g     F .text	00000174 gpioConfig
1a002030 g       .text	00000000 __exidx_start
1a0002fc g     O .text	00000004 CRP_WORD
1a00019c  w    F .text	00000002 ADC1_IRQHandler
1a0012cc g     F .text	00000028 Board_Init
1a000114 g       .text	00000000 __data_section_table
1a00019c  w    F .text	00000002 RTC_IRQHandler
100000a8 g       .bss	00000000 _ebss
1a0018d4 g     F .text	0000003c TIMER0_IRQHandler
20010000 g       *ABS*	00000000 __top_RamAHB_ETB16
1a00019c  w    F .text	00000002 SPI_IRQHandler
1a000f34 g     F .text	00000024 Chip_I2CM_XferBlocking
1a000d1c g     F .text	00000038 Chip_I2C_SetClockRate
1a00019c  w    F .text	00000002 LCD_IRQHandler
1a0007a0 g     F .text	0000004c Chip_Clock_EnableCrystal
1a001428 g     F .text	000000ee boardConfig
10008000 g       *ABS*	00000000 __top_RamLoc32
1a0001a0 g     F .text	0000001a data_init
1a001910 g     F .text	0000003c TIMER1_IRQHandler
1a000cf8 g     F .text	00000024 Chip_I2C_Init
1a001a78 g     F .text	00000002 UART2_IRQHandler
1a00095c g     F .text	0000006c Chip_Clock_GetMainPLLHz
1a001518 g     F .text	00000004 sAPI_NullFuncPtr
1a001a30 g     F .text	00000030 uartWriteByte
1a001774 g     F .text	00000016 gpioToggle
1a00019c  w    F .text	00000002 GPIO2_IRQHandler
1a000a44 g     F .text	00000026 Chip_Clock_GetBaseClock
10000088 g       .bss	00000000 _bss
10000000 g     O .data	00000004 STATE
1a00019c  w    F .text	00000002 I2S1_IRQHandler
1a000b8c g     F .text	00000002 Chip_GPIO_Init
1a001e78 g     O .text	00000004 OscRateIn
100000a8 g       .noinit	00000000 _end_noinit
10008000 g       *ABS*	00000000 _vStackTop
1a00019c  w    F .text	00000002 SSP1_IRQHandler
1a000178 g       .text	00000000 __bss_section_table_end
1a001d94  w    F .text	00000002 .hidden __aeabi_ldiv0
1a00019c  w    F .text	00000002 USB0_IRQHandler
1a00019c  w    F .text	00000002 GPIO3_IRQHandler
1a000db8 g     F .text	00000018 Chip_I2C_IsStateChanged
1a00019c  w    F .text	00000002 SCT_IRQHandler
1a000808 g     F .text	0000001c Chip_Clock_GetDividerDivisor
1a0002fc g       .text	00000000 __CRP_WORD_START__
1a001d98 g     F .text	00000010 memset
1a000180  w    F .text	00000002 MemManage_Handler
1a000390 g     F .text	0000005c main
1a000340 g     F .text	00000030 obtenerDatos
1a00019c  w    F .text	00000002 WDT_IRQHandler
2000c000 g       *ABS*	00000000 __top_RamAHB16
1008a000 g       *ABS*	00000000 __top_RamLoc40
1a00018c  w    F .text	00000002 SVC_Handler
1a00019c  w    F .text	00000002 GPIO7_IRQHandler
1a000a78 g     F .text	0000003c Chip_Clock_EnableOpts
1a001ef8 g     O .text	00000136 gpioPinsConfig
1a000824 g     F .text	000000b8 Chip_Clock_GetClockInputHz
1a000b34 g     F .text	00000058 fpuInit
1a0008dc g     F .text	00000080 Chip_Clock_CalcMainPLLValue
1a0017f8 g     F .text	0000000e i2cConfig
1a00141c g     F .text	0000000c SystemInit
1a00019c  w    F .text	00000002 SPIFI_IRQHandler
1a000300 g     F .text	00000040 check_state
1a00019c  w    F .text	00000002 QEI_IRQHandler
1a000150 g       .text	00000000 __bss_section_table
1a0016c4 g     F .text	00000056 gpioWrite
1a0012f4 g     F .text	00000034 Board_SetupMuxing
1a00116c g     F .text	000000e4 Chip_UART_SetBaudFDR
100000a0 g     O .bss	00000008 tickRateMS
1a00019c  w    F .text	00000002 ETH_IRQHandler
10000040 g     O .data	00000004 tickHookFunction
10000000 g       .uninit_RESERVED	00000000 _end_uninit_RESERVED
1a00019c  w    F .text	00000002 CAN0_IRQHandler
1a000e04 g     F .text	00000120 Chip_I2CM_XferHandler
10000000 g       .data	00000000 _data
100000a8 g       .bss	00000000 _pvHeapStart
1a000178 g       .text	00000000 __section_table_end
1a000dd0 g     F .text	00000034 Chip_I2C_EventHandlerPolling
1a0019cc g     F .text	00000064 uartConfig
1a00019c  w    F .text	00000002 GINT0_IRQHandler
1a00019c  w    F .text	00000002 DAC_IRQHandler
1a0012a4 g     F .text	00000028 Board_Debug_Init
10000084 g       .data	00000000 _edata
1a000bb4 g     F .text	00000020 Chip_I2C_EventHandler
1a00019c  w    F .text	00000002 M0SUB_IRQHandler
1a000f58 g     F .text	00000158 Chip_SetupCoreClock
1a000370 g     F .text	00000020 GPIO0_IRQHandler
1a000000 g     O .text	00000114 g_pfnVectors
1a0013a0 g     F .text	0000007c ResetISR
1a000598 g     F .text	00000014 SystemCoreClockUpdate
1a00019c  w    F .text	00000002 DMA_IRQHandler
1a00019c  w    F .text	00000002 EVRT_IRQHandler
1b080000 g       *ABS*	00000000 __top_MFlashB512
1a001d94  w    F .text	00000002 .hidden __aeabi_idiv0
1a000184  w    F .text	00000002 BusFault_Handler
1a000ab4 g     F .text	00000034 Chip_Clock_Enable
1a001a7c g     F .text	00000002 UART3_IRQHandler
1a00019c  w    F .text	00000002 MCPWM_IRQHandler
1a00019c  w    F .text	00000002 M0APP_IRQHandler
1a00171c g     F .text	00000058 gpioRead
1a00019c  w    F .text	00000002 GINT1_IRQHandler
1a001290 g     F .text	00000014 Board_UART_Init
1a0009ec g     F .text	00000058 Chip_Clock_SetBaseClock
1a00019c  w    F .text	00000002 GPIO4_IRQHandler
1a001394 g     F .text	0000000c Board_SystemInit



Disassembly of section .text:

1a000000 <g_pfnVectors>:
1a000000:	00 80 00 10 a1 13 00 1a 79 01 00 1a 7d 01 00 1a     ........y...}...
1a000010:	81 01 00 1a 85 01 00 1a 89 01 00 1a da 64 ff 53     .............d.S
	...
1a00002c:	8d 01 00 1a 91 01 00 1a 00 00 00 00 95 01 00 1a     ................
1a00003c:	a9 18 00 1a 9d 01 00 1a 9d 01 00 1a 9d 01 00 1a     ................
1a00004c:	00 00 00 00 9d 01 00 1a 9d 01 00 1a 9d 01 00 1a     ................
1a00005c:	9d 01 00 1a 9d 01 00 1a 9d 01 00 1a 9d 01 00 1a     ................
1a00006c:	9d 01 00 1a d5 18 00 1a 11 19 00 1a 4d 19 00 1a     ............M...
1a00007c:	8d 19 00 1a 9d 01 00 1a 9d 01 00 1a 9d 01 00 1a     ................
1a00008c:	9d 01 00 1a 9d 01 00 1a 9d 01 00 1a 9d 01 00 1a     ................
1a00009c:	9d 01 00 1a d1 01 00 1a 9d 01 00 1a 79 1a 00 1a     ............y...
1a0000ac:	7d 1a 00 1a 9d 01 00 1a 9d 01 00 1a 9d 01 00 1a     }...............
1a0000bc:	9d 01 00 1a 71 03 00 1a 9d 01 00 1a 9d 01 00 1a     ....q...........
1a0000cc:	9d 01 00 1a 9d 01 00 1a 9d 01 00 1a 9d 01 00 1a     ................
1a0000dc:	9d 01 00 1a 9d 01 00 1a 9d 01 00 1a 9d 01 00 1a     ................
1a0000ec:	9d 01 00 1a 00 00 00 00 9d 01 00 1a 9d 01 00 1a     ................
1a0000fc:	9d 01 00 1a 00 00 00 00 9d 01 00 1a 9d 01 00 1a     ................
1a00010c:	9d 01 00 1a 9d 01 00 1a                             ........

1a000114 <__data_section_table>:
1a000114:	1a002038 	.word	0x1a002038
1a000118:	10000000 	.word	0x10000000
1a00011c:	00000084 	.word	0x00000084
1a000120:	1a002038 	.word	0x1a002038
1a000124:	10080000 	.word	0x10080000
1a000128:	00000000 	.word	0x00000000
1a00012c:	1a002038 	.word	0x1a002038
1a000130:	20000000 	.word	0x20000000
1a000134:	00000000 	.word	0x00000000
1a000138:	1a002038 	.word	0x1a002038
1a00013c:	20008000 	.word	0x20008000
1a000140:	00000000 	.word	0x00000000
1a000144:	1a002038 	.word	0x1a002038
1a000148:	2000c000 	.word	0x2000c000
1a00014c:	00000000 	.word	0x00000000

1a000150 <__bss_section_table>:
1a000150:	10000088 	.word	0x10000088
1a000154:	00000020 	.word	0x00000020
1a000158:	10080000 	.word	0x10080000
1a00015c:	00000000 	.word	0x00000000
1a000160:	20000000 	.word	0x20000000
1a000164:	00000000 	.word	0x00000000
1a000168:	20008000 	.word	0x20008000
1a00016c:	00000000 	.word	0x00000000
1a000170:	2000c000 	.word	0x2000c000
1a000174:	00000000 	.word	0x00000000

1a000178 <NMI_Handler>:
//*****************************************************************************
// Default exception handlers. Override the ones here by defining your own
// handler routines in your application code.
//*****************************************************************************
__attribute__ ((section(".after_vectors")))
void NMI_Handler(void) {
1a000178:	e7fe      	b.n	1a000178 <NMI_Handler>
1a00017a:	bf00      	nop

1a00017c <HardFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void HardFault_Handler(void) {
1a00017c:	e7fe      	b.n	1a00017c <HardFault_Handler>
1a00017e:	bf00      	nop

1a000180 <MemManage_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void MemManage_Handler(void) {
1a000180:	e7fe      	b.n	1a000180 <MemManage_Handler>
1a000182:	bf00      	nop

1a000184 <BusFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void BusFault_Handler(void) {
1a000184:	e7fe      	b.n	1a000184 <BusFault_Handler>
1a000186:	bf00      	nop

1a000188 <UsageFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void UsageFault_Handler(void) {
1a000188:	e7fe      	b.n	1a000188 <UsageFault_Handler>
1a00018a:	bf00      	nop

1a00018c <SVC_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void SVC_Handler(void) {
1a00018c:	e7fe      	b.n	1a00018c <SVC_Handler>
1a00018e:	bf00      	nop

1a000190 <DebugMon_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void DebugMon_Handler(void) {
1a000190:	e7fe      	b.n	1a000190 <DebugMon_Handler>
1a000192:	bf00      	nop

1a000194 <PendSV_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void PendSV_Handler(void) {
1a000194:	e7fe      	b.n	1a000194 <PendSV_Handler>
1a000196:	bf00      	nop
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void SysTick_Handler(void) {
1a000198:	e7fe      	b.n	1a000198 <PendSV_Handler+0x4>
1a00019a:	bf00      	nop

1a00019c <ADC0_IRQHandler>:
// Processor ends up here if an unexpected interrupt occurs or a specific
// handler is not present in the application code.
//
//*****************************************************************************
__attribute__ ((section(".after_vectors")))
void IntDefaultHandler(void) {
1a00019c:	e7fe      	b.n	1a00019c <ADC0_IRQHandler>
1a00019e:	bf00      	nop

1a0001a0 <data_init>:
// ResetISR() function in order to cope with MCUs with multiple banks of
// memory.
//*****************************************************************************
        __attribute__((section(".after_vectors"
)))
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
1a0001a0:	b410      	push	{r4}
    unsigned int *pulDest = (unsigned int*) start;
    unsigned int *pulSrc = (unsigned int*) romstart;
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a0001a2:	2300      	movs	r3, #0
1a0001a4:	e004      	b.n	1a0001b0 <data_init+0x10>
        *pulDest++ = *pulSrc++;
1a0001a6:	6804      	ldr	r4, [r0, #0]
1a0001a8:	600c      	str	r4, [r1, #0]
)))
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
    unsigned int *pulDest = (unsigned int*) start;
    unsigned int *pulSrc = (unsigned int*) romstart;
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a0001aa:	3304      	adds	r3, #4
        *pulDest++ = *pulSrc++;
1a0001ac:	3004      	adds	r0, #4
1a0001ae:	3104      	adds	r1, #4
)))
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
    unsigned int *pulDest = (unsigned int*) start;
    unsigned int *pulSrc = (unsigned int*) romstart;
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b0:	4293      	cmp	r3, r2
1a0001b2:	d3f8      	bcc.n	1a0001a6 <data_init+0x6>
        *pulDest++ = *pulSrc++;
}
1a0001b4:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0001b8:	4770      	bx	lr
1a0001ba:	bf00      	nop

1a0001bc <bss_init>:

__attribute__ ((section(".after_vectors")))
void bss_init(unsigned int start, unsigned int len) {
    unsigned int *pulDest = (unsigned int*) start;
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a0001bc:	2300      	movs	r3, #0
1a0001be:	e003      	b.n	1a0001c8 <bss_init+0xc>
        *pulDest++ = 0;
1a0001c0:	2200      	movs	r2, #0
1a0001c2:	6002      	str	r2, [r0, #0]

__attribute__ ((section(".after_vectors")))
void bss_init(unsigned int start, unsigned int len) {
    unsigned int *pulDest = (unsigned int*) start;
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a0001c4:	3304      	adds	r3, #4
        *pulDest++ = 0;
1a0001c6:	3004      	adds	r0, #4

__attribute__ ((section(".after_vectors")))
void bss_init(unsigned int start, unsigned int len) {
    unsigned int *pulDest = (unsigned int*) start;
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a0001c8:	428b      	cmp	r3, r1
1a0001ca:	d3f9      	bcc.n	1a0001c0 <bss_init+0x4>
        *pulDest++ = 0;
}
1a0001cc:	4770      	bx	lr
1a0001ce:	bf00      	nop

1a0001d0 <UART0_IRQHandler>:
/*==================[ISR external functions definition]======================*/

__attribute__ ((section(".after_vectors")))

/* 0x28 0x000000A0 - Handler for ISR UART0 (IRQ 24) */
void UART0_IRQHandler(void){
1a0001d0:	4770      	bx	lr
1a0001d2:	bf00      	nop
1a0001d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000200:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000204:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000208:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000210:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000214:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000218:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000220:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000224:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000228:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000230:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000234:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000238:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000240:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000244:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000248:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000250:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000254:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000258:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000260:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000264:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000268:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000270:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000274:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000278:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000280:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000284:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000288:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000290:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000294:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000298:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ac:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff

1a0002fc <CRP_WORD>:
1a0002fc:	ffff ffff                                   ....

1a000300 <check_state>:
#define PIN_1 GPIO0
#define PIN_2 GPIO2
#define PIN_3 GPIO4
/*==================[definiciones de funciones internas]=====================*/
int check_state(int p1,int p2, int p3)
{
1a000300:	b570      	push	{r4, r5, r6, lr}
1a000302:	4604      	mov	r4, r0
1a000304:	460e      	mov	r6, r1
1a000306:	4615      	mov	r5, r2
    
    if(gpioRead(PIN_1) == p1 & gpioRead(PIN_2) == p2 & gpioRead(PIN_3) == p3)
1a000308:	2020      	movs	r0, #32
1a00030a:	f001 fa07 	bl	1a00171c <gpioRead>
1a00030e:	42a0      	cmp	r0, r4
1a000310:	bf14      	ite	ne
1a000312:	2400      	movne	r4, #0
1a000314:	2401      	moveq	r4, #1
1a000316:	201f      	movs	r0, #31
1a000318:	f001 fa00 	bl	1a00171c <gpioRead>
1a00031c:	42b0      	cmp	r0, r6
1a00031e:	bf14      	ite	ne
1a000320:	2400      	movne	r4, #0
1a000322:	f004 0401 	andeq.w	r4, r4, #1
1a000326:	201e      	movs	r0, #30
1a000328:	f001 f9f8 	bl	1a00171c <gpioRead>
1a00032c:	42a8      	cmp	r0, r5
1a00032e:	bf14      	ite	ne
1a000330:	2000      	movne	r0, #0
1a000332:	2001      	moveq	r0, #1
1a000334:	b114      	cbz	r4, 1a00033c <check_state+0x3c>
1a000336:	b108      	cbz	r0, 1a00033c <check_state+0x3c>
    {
        return 1;
1a000338:	2001      	movs	r0, #1
1a00033a:	bd70      	pop	{r4, r5, r6, pc}
    }
    else
    {
        return 0;
1a00033c:	2000      	movs	r0, #0
    }
}
1a00033e:	bd70      	pop	{r4, r5, r6, pc}

1a000340 <obtenerDatos>:
#include "obtenerDatos.h"
#include "sapi.h"

void obtenerDatos()
{
1a000340:	b530      	push	{r4, r5, lr}
1a000342:	b087      	sub	sp, #28
    uint8_t dataToReadBuffer;
    uint8_t Address;
    char xresult;
    char buff[10];
    int buffsize = 4;
   dataToReadBuffer = 0x00;
1a000344:	2400      	movs	r4, #0
1a000346:	aa06      	add	r2, sp, #24
1a000348:	f802 4d01 	strb.w	r4, [r2, #-1]!
    Address = 0x03;
    //Address = 0x00;
   i2cRead( I2C0, Address,
1a00034c:	2301      	movs	r3, #1
1a00034e:	9303      	str	r3, [sp, #12]
1a000350:	2104      	movs	r1, #4
1a000352:	9102      	str	r1, [sp, #8]
1a000354:	f10d 0516 	add.w	r5, sp, #22
1a000358:	9501      	str	r5, [sp, #4]
1a00035a:	9300      	str	r3, [sp, #0]
1a00035c:	2103      	movs	r1, #3
1a00035e:	4620      	mov	r0, r4
1a000360:	f001 fa52 	bl	1a001808 <i2cRead>
            &dataToReadBuffer, 1, TRUE,
            &xresult, buffsize, TRUE );
    
    //itoa(xresult,buff,10);
    uartWriteString(UART_USB,&xresult);
1a000364:	4629      	mov	r1, r5
1a000366:	4620      	mov	r0, r4
1a000368:	f001 fb7a 	bl	1a001a60 <uartWriteString>
    //uartWriteString(UART_USB,buff);

1a00036c:	b007      	add	sp, #28
1a00036e:	bd30      	pop	{r4, r5, pc}

1a000370 <GPIO0_IRQHandler>:

/*==================[funcion principal]======================================*/

// Handle interrupt from GPIO pin or GPIO pin mapped to PININT
void PININT_IRQ_HANDLER(void)
{
1a000370:	b508      	push	{r3, lr}
 * @param  pins    : Pin interrupts to clear (ORed value of PININTCH*)
 * @return Nothing
 */
STATIC INLINE void Chip_PININT_ClearIntStatus(LPC_PIN_INT_T *pPININT, uint32_t pins)
{
   pPININT->IST = pins;
1a000372:	2201      	movs	r2, #1
1a000374:	4b04      	ldr	r3, [pc, #16]	; (1a000388 <GPIO0_IRQHandler+0x18>)
1a000376:	625a      	str	r2, [r3, #36]	; 0x24
   Chip_PININT_ClearIntStatus( LPC_GPIO_PIN_INT, PININTCH(PININT_INDEX) );
    stateMachine();
1a000378:	f000 f838 	bl	1a0003ec <stateMachine>
   gpioToggle(LEDCONTROL);//LEd de conntrol de interrupciones 
1a00037c:	4b03      	ldr	r3, [pc, #12]	; (1a00038c <GPIO0_IRQHandler+0x1c>)
1a00037e:	7818      	ldrb	r0, [r3, #0]
1a000380:	f001 f9f8 	bl	1a001774 <gpioToggle>
1a000384:	bd08      	pop	{r3, pc}
1a000386:	bf00      	nop
1a000388:	40087000 	.word	0x40087000
1a00038c:	10000004 	.word	0x10000004

1a000390 <main>:
}

// FUNCION PRINCIPAL, PUNTO DE ENTRADA AL PROGRAMA LUEGO DE ENCENDIDO O RESET.
int main( void ){
1a000390:	b508      	push	{r3, lr}
    
    
   // ---------- CONFIGURACIONES ------------------------------
   // Inicializar y configurar la plataforma
   boardConfig();   
1a000392:	f001 f849 	bl	1a001428 <boardConfig>
   
   /* Configuración de GPIO0 de la EDU-CIAA-NXP como entrada con pull-up */
   gpioConfig( GPIO0, GPIO_INPUT_PULLUP );
1a000396:	2102      	movs	r1, #2
1a000398:	2020      	movs	r0, #32
1a00039a:	f001 f8d9 	bl	1a001550 <gpioConfig>
    
   i2cConfig( I2C0, 100000 );
1a00039e:	4910      	ldr	r1, [pc, #64]	; (1a0003e0 <main+0x50>)
1a0003a0:	2000      	movs	r0, #0
1a0003a2:	f001 fa29 	bl	1a0017f8 <i2cConfig>
   uartConfig( UART_USB, 115200 );
1a0003a6:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a0003aa:	2000      	movs	r0, #0
1a0003ac:	f001 fb0e 	bl	1a0019cc <uartConfig>
 */
STATIC INLINE void Chip_SCU_GPIOIntPinSel(uint8_t PortSel, uint8_t PortNum, uint8_t PinNum)
{
   int32_t of = (PortSel & 3) << 3;
   uint32_t val = (((PortNum & 0x7) << 5) | (PinNum & 0x1F)) << of;
   LPC_SCU->PINTSEL[PortSel >> 2] = (LPC_SCU->PINTSEL[PortSel >> 2] & ~(0xFF << of)) | val;
1a0003b0:	4a0c      	ldr	r2, [pc, #48]	; (1a0003e4 <main+0x54>)
1a0003b2:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	; 0xe00
1a0003b6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a0003ba:	f043 0360 	orr.w	r3, r3, #96	; 0x60
1a0003be:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
1a0003c2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
1a0003c6:	2301      	movs	r3, #1
1a0003c8:	6253      	str	r3, [r2, #36]	; 0x24
 * @param  pins    : Pins (ORed value of PININTCH*)
 * @return Nothing
 */
STATIC INLINE void Chip_PININT_SetPinModeEdge(LPC_PIN_INT_T *pPININT, uint32_t pins)
{
   pPININT->ISEL &= ~pins;
1a0003ca:	6811      	ldr	r1, [r2, #0]
1a0003cc:	f021 0101 	bic.w	r1, r1, #1
1a0003d0:	6011      	str	r1, [r2, #0]
 * @param  pins    : Pins to enable (ORed value of PININTCH*)
 * @return Nothing
 */
STATIC INLINE void Chip_PININT_EnableIntLow(LPC_PIN_INT_T *pPININT, uint32_t pins)
{
   pPININT->SIENF = pins;
1a0003d2:	6153      	str	r3, [r2, #20]
 * @param  pins    : Pins to enable (ORed value of PININTCH*)
 * @return Nothing
 */
STATIC INLINE void Chip_PININT_EnableIntHigh(LPC_PIN_INT_T *pPININT, uint32_t pins)
{
   pPININT->SIENR = pins;
1a0003d4:	6093      	str	r3, [r2, #8]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
1a0003d6:	4a04      	ldr	r2, [pc, #16]	; (1a0003e8 <main+0x58>)
1a0003d8:	f8c2 3184 	str.w	r3, [r2, #388]	; 0x184
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
1a0003dc:	6053      	str	r3, [r2, #4]
1a0003de:	e7fe      	b.n	1a0003de <main+0x4e>
1a0003e0:	000186a0 	.word	0x000186a0
1a0003e4:	40086000 	.word	0x40086000
1a0003e8:	e000e100 	.word	0xe000e100

1a0003ec <stateMachine>:
#include "sapi.h"
/*==================[Maquina de Estados]====================*/
int STATE = 12;
gpioMap_t LEDCONTROL = LEDB;
void stateMachine()
{
1a0003ec:	b508      	push	{r3, lr}
    
    
  switch (STATE)
1a0003ee:	4b68      	ldr	r3, [pc, #416]	; (1a000590 <stateMachine+0x1a4>)
1a0003f0:	681b      	ldr	r3, [r3, #0]
1a0003f2:	2b0d      	cmp	r3, #13
1a0003f4:	f200 80ca 	bhi.w	1a00058c <stateMachine+0x1a0>
1a0003f8:	e8df f013 	tbh	[pc, r3, lsl #1]
1a0003fc:	001c000e 	.word	0x001c000e
1a000400:	0038002a 	.word	0x0038002a
1a000404:	00540046 	.word	0x00540046
1a000408:	00700062 	.word	0x00700062
1a00040c:	008c007e 	.word	0x008c007e
1a000410:	00a8009a 	.word	0x00a8009a
1a000414:	00c500b8 	.word	0x00c500b8
  	{
  		case 0:
  			if(check_state(1,0,0)){
1a000418:	2200      	movs	r2, #0
1a00041a:	4611      	mov	r1, r2
1a00041c:	2001      	movs	r0, #1
1a00041e:	f7ff ff6f 	bl	1a000300 <check_state>
1a000422:	b118      	cbz	r0, 1a00042c <stateMachine+0x40>
  				STATE = 1;
1a000424:	2201      	movs	r2, #1
1a000426:	4b5a      	ldr	r3, [pc, #360]	; (1a000590 <stateMachine+0x1a4>)
1a000428:	601a      	str	r2, [r3, #0]
1a00042a:	bd08      	pop	{r3, pc}
  			}
        else
          {
            STATE = 13;
1a00042c:	220d      	movs	r2, #13
1a00042e:	4b58      	ldr	r3, [pc, #352]	; (1a000590 <stateMachine+0x1a4>)
1a000430:	601a      	str	r2, [r3, #0]
1a000432:	bd08      	pop	{r3, pc}
          }
  		break;
  		case 1:
  			if(check_state (0,0,0)){
1a000434:	2200      	movs	r2, #0
1a000436:	4611      	mov	r1, r2
1a000438:	4610      	mov	r0, r2
1a00043a:	f7ff ff61 	bl	1a000300 <check_state>
1a00043e:	b118      	cbz	r0, 1a000448 <stateMachine+0x5c>
  				STATE = 2;
1a000440:	2202      	movs	r2, #2
1a000442:	4b53      	ldr	r3, [pc, #332]	; (1a000590 <stateMachine+0x1a4>)
1a000444:	601a      	str	r2, [r3, #0]
1a000446:	bd08      	pop	{r3, pc}
  			}
        else
          {
            STATE = 13;
1a000448:	220d      	movs	r2, #13
1a00044a:	4b51      	ldr	r3, [pc, #324]	; (1a000590 <stateMachine+0x1a4>)
1a00044c:	601a      	str	r2, [r3, #0]
1a00044e:	bd08      	pop	{r3, pc}
          }
  		break;
  		case 2:
  			if(check_state(1,1,0)){
1a000450:	2200      	movs	r2, #0
1a000452:	2101      	movs	r1, #1
1a000454:	4608      	mov	r0, r1
1a000456:	f7ff ff53 	bl	1a000300 <check_state>
1a00045a:	b118      	cbz	r0, 1a000464 <stateMachine+0x78>
  				STATE = 3;
1a00045c:	2203      	movs	r2, #3
1a00045e:	4b4c      	ldr	r3, [pc, #304]	; (1a000590 <stateMachine+0x1a4>)
1a000460:	601a      	str	r2, [r3, #0]
1a000462:	bd08      	pop	{r3, pc}
  			}
        else
          {
            STATE = 13;
1a000464:	220d      	movs	r2, #13
1a000466:	4b4a      	ldr	r3, [pc, #296]	; (1a000590 <stateMachine+0x1a4>)
1a000468:	601a      	str	r2, [r3, #0]
1a00046a:	bd08      	pop	{r3, pc}
          }
  		break;
  		case 3:
  			if(check_state(0,1,0)){
1a00046c:	2200      	movs	r2, #0
1a00046e:	2101      	movs	r1, #1
1a000470:	4610      	mov	r0, r2
1a000472:	f7ff ff45 	bl	1a000300 <check_state>
1a000476:	b118      	cbz	r0, 1a000480 <stateMachine+0x94>
  				STATE = 4;
1a000478:	2204      	movs	r2, #4
1a00047a:	4b45      	ldr	r3, [pc, #276]	; (1a000590 <stateMachine+0x1a4>)
1a00047c:	601a      	str	r2, [r3, #0]
1a00047e:	bd08      	pop	{r3, pc}
  			}
        else
          {
            STATE = 13;
1a000480:	220d      	movs	r2, #13
1a000482:	4b43      	ldr	r3, [pc, #268]	; (1a000590 <stateMachine+0x1a4>)
1a000484:	601a      	str	r2, [r3, #0]
1a000486:	bd08      	pop	{r3, pc}
          }
  		break;
  		case 4:
  			if(check_state(1,0,0)){
1a000488:	2200      	movs	r2, #0
1a00048a:	4611      	mov	r1, r2
1a00048c:	2001      	movs	r0, #1
1a00048e:	f7ff ff37 	bl	1a000300 <check_state>
1a000492:	b118      	cbz	r0, 1a00049c <stateMachine+0xb0>
  				STATE = 5;
1a000494:	2205      	movs	r2, #5
1a000496:	4b3e      	ldr	r3, [pc, #248]	; (1a000590 <stateMachine+0x1a4>)
1a000498:	601a      	str	r2, [r3, #0]
1a00049a:	bd08      	pop	{r3, pc}
  			}
        else
          {
            STATE = 13;
1a00049c:	220d      	movs	r2, #13
1a00049e:	4b3c      	ldr	r3, [pc, #240]	; (1a000590 <stateMachine+0x1a4>)
1a0004a0:	601a      	str	r2, [r3, #0]
1a0004a2:	bd08      	pop	{r3, pc}
          }
  		break;
  		case 5:
  			if(check_state(0,0,0)){
1a0004a4:	2200      	movs	r2, #0
1a0004a6:	4611      	mov	r1, r2
1a0004a8:	4610      	mov	r0, r2
1a0004aa:	f7ff ff29 	bl	1a000300 <check_state>
1a0004ae:	b118      	cbz	r0, 1a0004b8 <stateMachine+0xcc>
  				STATE = 6;
1a0004b0:	2206      	movs	r2, #6
1a0004b2:	4b37      	ldr	r3, [pc, #220]	; (1a000590 <stateMachine+0x1a4>)
1a0004b4:	601a      	str	r2, [r3, #0]
1a0004b6:	bd08      	pop	{r3, pc}
  			}
        else
          {
            STATE = 13;
1a0004b8:	220d      	movs	r2, #13
1a0004ba:	4b35      	ldr	r3, [pc, #212]	; (1a000590 <stateMachine+0x1a4>)
1a0004bc:	601a      	str	r2, [r3, #0]
1a0004be:	bd08      	pop	{r3, pc}
          }
  		break;
  		case 6:
  			if(check_state(1,0,0)){
1a0004c0:	2200      	movs	r2, #0
1a0004c2:	4611      	mov	r1, r2
1a0004c4:	2001      	movs	r0, #1
1a0004c6:	f7ff ff1b 	bl	1a000300 <check_state>
1a0004ca:	b118      	cbz	r0, 1a0004d4 <stateMachine+0xe8>
  				STATE = 7;
1a0004cc:	2207      	movs	r2, #7
1a0004ce:	4b30      	ldr	r3, [pc, #192]	; (1a000590 <stateMachine+0x1a4>)
1a0004d0:	601a      	str	r2, [r3, #0]
1a0004d2:	bd08      	pop	{r3, pc}
  			}
        else
          {
            STATE = 13;
1a0004d4:	220d      	movs	r2, #13
1a0004d6:	4b2e      	ldr	r3, [pc, #184]	; (1a000590 <stateMachine+0x1a4>)
1a0004d8:	601a      	str	r2, [r3, #0]
1a0004da:	bd08      	pop	{r3, pc}
          }
  		break;
  		case 7:
  			if(check_state(0,0,0)){
1a0004dc:	2200      	movs	r2, #0
1a0004de:	4611      	mov	r1, r2
1a0004e0:	4610      	mov	r0, r2
1a0004e2:	f7ff ff0d 	bl	1a000300 <check_state>
1a0004e6:	b118      	cbz	r0, 1a0004f0 <stateMachine+0x104>
  				STATE = 8;
1a0004e8:	2208      	movs	r2, #8
1a0004ea:	4b29      	ldr	r3, [pc, #164]	; (1a000590 <stateMachine+0x1a4>)
1a0004ec:	601a      	str	r2, [r3, #0]
1a0004ee:	bd08      	pop	{r3, pc}
  			}
        else
          {
            STATE = 13;
1a0004f0:	220d      	movs	r2, #13
1a0004f2:	4b27      	ldr	r3, [pc, #156]	; (1a000590 <stateMachine+0x1a4>)
1a0004f4:	601a      	str	r2, [r3, #0]
1a0004f6:	bd08      	pop	{r3, pc}
          }
  		break;
  		case 8:
  			if(check_state(1,0,0)){
1a0004f8:	2200      	movs	r2, #0
1a0004fa:	4611      	mov	r1, r2
1a0004fc:	2001      	movs	r0, #1
1a0004fe:	f7ff feff 	bl	1a000300 <check_state>
1a000502:	b118      	cbz	r0, 1a00050c <stateMachine+0x120>
  				STATE = 9;
1a000504:	2209      	movs	r2, #9
1a000506:	4b22      	ldr	r3, [pc, #136]	; (1a000590 <stateMachine+0x1a4>)
1a000508:	601a      	str	r2, [r3, #0]
1a00050a:	bd08      	pop	{r3, pc}
  			}
        else
          {
            STATE = 13;
1a00050c:	220d      	movs	r2, #13
1a00050e:	4b20      	ldr	r3, [pc, #128]	; (1a000590 <stateMachine+0x1a4>)
1a000510:	601a      	str	r2, [r3, #0]
1a000512:	bd08      	pop	{r3, pc}
          }
  		break;
  		case 9:
  			if(check_state(0,0,0)){
1a000514:	2200      	movs	r2, #0
1a000516:	4611      	mov	r1, r2
1a000518:	4610      	mov	r0, r2
1a00051a:	f7ff fef1 	bl	1a000300 <check_state>
1a00051e:	b118      	cbz	r0, 1a000528 <stateMachine+0x13c>
  				STATE = 10;
1a000520:	220a      	movs	r2, #10
1a000522:	4b1b      	ldr	r3, [pc, #108]	; (1a000590 <stateMachine+0x1a4>)
1a000524:	601a      	str	r2, [r3, #0]
1a000526:	bd08      	pop	{r3, pc}
  			}
        else
          {
            STATE = 13;
1a000528:	220d      	movs	r2, #13
1a00052a:	4b19      	ldr	r3, [pc, #100]	; (1a000590 <stateMachine+0x1a4>)
1a00052c:	601a      	str	r2, [r3, #0]
1a00052e:	bd08      	pop	{r3, pc}
          }
  		break;
  		case 10:
  			if(check_state(1,0,1)){
1a000530:	2201      	movs	r2, #1
1a000532:	2100      	movs	r1, #0
1a000534:	4610      	mov	r0, r2
1a000536:	f7ff fee3 	bl	1a000300 <check_state>
1a00053a:	b118      	cbz	r0, 1a000544 <stateMachine+0x158>
  				STATE = 11;
1a00053c:	220b      	movs	r2, #11
1a00053e:	4b14      	ldr	r3, [pc, #80]	; (1a000590 <stateMachine+0x1a4>)
1a000540:	601a      	str	r2, [r3, #0]
1a000542:	bd08      	pop	{r3, pc}
  			}
        else
          {
            STATE = 13;
1a000544:	220d      	movs	r2, #13
1a000546:	4b12      	ldr	r3, [pc, #72]	; (1a000590 <stateMachine+0x1a4>)
1a000548:	601a      	str	r2, [r3, #0]
1a00054a:	bd08      	pop	{r3, pc}
          }
  		break;
  		case 11:
  			if(check_state(0,0,1)){
1a00054c:	2201      	movs	r2, #1
1a00054e:	2100      	movs	r1, #0
1a000550:	4608      	mov	r0, r1
1a000552:	f7ff fed5 	bl	1a000300 <check_state>
1a000556:	b128      	cbz	r0, 1a000564 <stateMachine+0x178>
  				STATE = 0;
1a000558:	2200      	movs	r2, #0
1a00055a:	4b0d      	ldr	r3, [pc, #52]	; (1a000590 <stateMachine+0x1a4>)
1a00055c:	601a      	str	r2, [r3, #0]
                obtenerDatos();
1a00055e:	f7ff feef 	bl	1a000340 <obtenerDatos>
1a000562:	bd08      	pop	{r3, pc}
  			}
        else
          {
            STATE = 13;
1a000564:	220d      	movs	r2, #13
1a000566:	4b0a      	ldr	r3, [pc, #40]	; (1a000590 <stateMachine+0x1a4>)
1a000568:	601a      	str	r2, [r3, #0]
1a00056a:	bd08      	pop	{r3, pc}
          }
  		break;
      case 12:
          if(check_state(0,0,1))
1a00056c:	2201      	movs	r2, #1
1a00056e:	2100      	movs	r1, #0
1a000570:	4608      	mov	r0, r1
1a000572:	f7ff fec5 	bl	1a000300 <check_state>
1a000576:	b148      	cbz	r0, 1a00058c <stateMachine+0x1a0>
          {

              // gpioWrite(LEDB,OFF);
              // gpioWrite(LEDG,!gpioRead(PIN_1));
              LEDCONTROL = LEDG;
1a000578:	2229      	movs	r2, #41	; 0x29
1a00057a:	4b06      	ldr	r3, [pc, #24]	; (1a000594 <stateMachine+0x1a8>)
1a00057c:	701a      	strb	r2, [r3, #0]
            //SEÑAL SINCRONIZADA IR AL ESTADO INICIAL
              
              STATE = 0;
1a00057e:	2200      	movs	r2, #0
1a000580:	4b03      	ldr	r3, [pc, #12]	; (1a000590 <stateMachine+0x1a4>)
1a000582:	601a      	str	r2, [r3, #0]
1a000584:	bd08      	pop	{r3, pc}
      break;
         case 13:
              // gpioWrite(LEDG,OFF);
              // gpioWrite(LEDR,!gpioRead(PIN_1));
              //ESTADO DE ERROR 
              LEDCONTROL = LEDR;
1a000586:	2228      	movs	r2, #40	; 0x28
1a000588:	4b02      	ldr	r3, [pc, #8]	; (1a000594 <stateMachine+0x1a8>)
1a00058a:	701a      	strb	r2, [r3, #0]
1a00058c:	bd08      	pop	{r3, pc}
1a00058e:	bf00      	nop
1a000590:	10000000 	.word	0x10000000
1a000594:	10000004 	.word	0x10000004

1a000598 <SystemCoreClockUpdate>:


/* Update system core clock rate, should be called if the system has
   a clock rate change */
void SystemCoreClockUpdate(void)
{
1a000598:	b508      	push	{r3, lr}
   /* CPU core speed */
   SystemCoreClock = Chip_Clock_GetRate(CLK_MX_MXCORE);
1a00059a:	2069      	movs	r0, #105	; 0x69
1a00059c:	f000 faa4 	bl	1a000ae8 <Chip_Clock_GetRate>
1a0005a0:	4b01      	ldr	r3, [pc, #4]	; (1a0005a8 <SystemCoreClockUpdate+0x10>)
1a0005a2:	6018      	str	r0, [r3, #0]
1a0005a4:	bd08      	pop	{r3, pc}
1a0005a6:	bf00      	nop
1a0005a8:	10000090 	.word	0x10000090

1a0005ac <pll_calc_divs>:
       return -val;
   return val;
}

static void pll_calc_divs(uint32_t freq, PLL_PARAM_T *ppll)
{
1a0005ac:	b5f0      	push	{r4, r5, r6, r7, lr}

   uint32_t prev = freq;
   int n, m, p;

   /* When direct mode is set FBSEL should be a don't care */
   if (ppll->ctrl & (1 << 7)) {
1a0005ae:	680b      	ldr	r3, [r1, #0]
1a0005b0:	f013 0f80 	tst.w	r3, #128	; 0x80
1a0005b4:	d002      	beq.n	1a0005bc <pll_calc_divs+0x10>
       ppll->ctrl &= ~(1 << 6);
1a0005b6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a0005ba:	600b      	str	r3, [r1, #0]
1a0005bc:	4607      	mov	r7, r0
1a0005be:	2501      	movs	r5, #1
1a0005c0:	e042      	b.n	1a000648 <pll_calc_divs+0x9c>
   }
   for (n = 1; n <= 4; n++) {
       for (p = 0; p < 4; p ++) {
           for (m = 1; m <= 256; m++) {
               uint32_t fcco, fout;
               if (ppll->ctrl & (1 << 6)) {
1a0005c2:	f8d1 e000 	ldr.w	lr, [r1]
1a0005c6:	f01e 0f40 	tst.w	lr, #64	; 0x40
1a0005ca:	d008      	beq.n	1a0005de <pll_calc_divs+0x32>
                   fcco = ((m << (p + 1)) * ppll->fin) / n;
1a0005cc:	1c73      	adds	r3, r6, #1
1a0005ce:	fa04 f203 	lsl.w	r2, r4, r3
1a0005d2:	694b      	ldr	r3, [r1, #20]
1a0005d4:	fb03 f302 	mul.w	r3, r3, r2
1a0005d8:	fbb3 f3f5 	udiv	r3, r3, r5
1a0005dc:	e004      	b.n	1a0005e8 <pll_calc_divs+0x3c>
               } else {
                   fcco = (m * ppll->fin) / n;
1a0005de:	694b      	ldr	r3, [r1, #20]
1a0005e0:	fb03 f304 	mul.w	r3, r3, r4
1a0005e4:	fbb3 f3f5 	udiv	r3, r3, r5
               }
               if (fcco < PLL_MIN_CCO_FREQ) continue;
1a0005e8:	4a19      	ldr	r2, [pc, #100]	; (1a000650 <pll_calc_divs+0xa4>)
1a0005ea:	4293      	cmp	r3, r2
1a0005ec:	d920      	bls.n	1a000630 <pll_calc_divs+0x84>
               if (fcco > PLL_MAX_CCO_FREQ) break;
1a0005ee:	4a19      	ldr	r2, [pc, #100]	; (1a000654 <pll_calc_divs+0xa8>)
1a0005f0:	4293      	cmp	r3, r2
1a0005f2:	d823      	bhi.n	1a00063c <pll_calc_divs+0x90>
               if (ppll->ctrl & (1 << 7)) {
1a0005f4:	f01e 0f80 	tst.w	lr, #128	; 0x80
1a0005f8:	d103      	bne.n	1a000602 <pll_calc_divs+0x56>
                   fout = fcco;
               } else {
                   fout = fcco >> (p + 1);
1a0005fa:	1c72      	adds	r2, r6, #1
1a0005fc:	fa23 f202 	lsr.w	r2, r3, r2
1a000600:	e000      	b.n	1a000604 <pll_calc_divs+0x58>
                   fcco = (m * ppll->fin) / n;
               }
               if (fcco < PLL_MIN_CCO_FREQ) continue;
               if (fcco > PLL_MAX_CCO_FREQ) break;
               if (ppll->ctrl & (1 << 7)) {
                   fout = fcco;
1a000602:	461a      	mov	r2, r3
/*****************************************************************************
 * Private functions
 ****************************************************************************/
__STATIC_INLINE uint32_t ABS(int val)
{
   if (val < 0)
1a000604:	ebb0 0e02 	subs.w	lr, r0, r2
1a000608:	d502      	bpl.n	1a000610 <pll_calc_divs+0x64>
       return -val;
1a00060a:	f1ce 0c00 	rsb	ip, lr, #0
1a00060e:	e000      	b.n	1a000612 <pll_calc_divs+0x66>
   return val;
1a000610:	46f4      	mov	ip, lr
                   fout = fcco;
               } else {
                   fout = fcco >> (p + 1);
               }

               if (ABS(freq - fout) < prev) {
1a000612:	4567      	cmp	r7, ip
1a000614:	d90c      	bls.n	1a000630 <pll_calc_divs+0x84>
                   ppll->nsel = n;
1a000616:	608d      	str	r5, [r1, #8]
                   ppll->psel = p + 1;
1a000618:	1c77      	adds	r7, r6, #1
1a00061a:	60cf      	str	r7, [r1, #12]
                   ppll->msel = m;
1a00061c:	610c      	str	r4, [r1, #16]
                   ppll->fout = fout;
1a00061e:	618a      	str	r2, [r1, #24]
                   ppll->fcco = fcco;
1a000620:	61cb      	str	r3, [r1, #28]
/*****************************************************************************
 * Private functions
 ****************************************************************************/
__STATIC_INLINE uint32_t ABS(int val)
{
   if (val < 0)
1a000622:	f1be 0f00 	cmp.w	lr, #0
1a000626:	da02      	bge.n	1a00062e <pll_calc_divs+0x82>
       return -val;
1a000628:	f1ce 0700 	rsb	r7, lr, #0
1a00062c:	e000      	b.n	1a000630 <pll_calc_divs+0x84>
   return val;
1a00062e:	4677      	mov	r7, lr
   if (ppll->ctrl & (1 << 7)) {
       ppll->ctrl &= ~(1 << 6);
   }
   for (n = 1; n <= 4; n++) {
       for (p = 0; p < 4; p ++) {
           for (m = 1; m <= 256; m++) {
1a000630:	3401      	adds	r4, #1
1a000632:	e000      	b.n	1a000636 <pll_calc_divs+0x8a>
1a000634:	2401      	movs	r4, #1
1a000636:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
1a00063a:	ddc2      	ble.n	1a0005c2 <pll_calc_divs+0x16>
   /* When direct mode is set FBSEL should be a don't care */
   if (ppll->ctrl & (1 << 7)) {
       ppll->ctrl &= ~(1 << 6);
   }
   for (n = 1; n <= 4; n++) {
       for (p = 0; p < 4; p ++) {
1a00063c:	3601      	adds	r6, #1
1a00063e:	e000      	b.n	1a000642 <pll_calc_divs+0x96>
1a000640:	2600      	movs	r6, #0
1a000642:	2e03      	cmp	r6, #3
1a000644:	ddf6      	ble.n	1a000634 <pll_calc_divs+0x88>

   /* When direct mode is set FBSEL should be a don't care */
   if (ppll->ctrl & (1 << 7)) {
       ppll->ctrl &= ~(1 << 6);
   }
   for (n = 1; n <= 4; n++) {
1a000646:	3501      	adds	r5, #1
1a000648:	2d04      	cmp	r5, #4
1a00064a:	ddf9      	ble.n	1a000640 <pll_calc_divs+0x94>
                   prev = ABS(freq - fout);
               }
           }
       }
   }
}
1a00064c:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a00064e:	bf00      	nop
1a000650:	094c5eff 	.word	0x094c5eff
1a000654:	1312d000 	.word	0x1312d000

1a000658 <pll_get_frac>:

static void pll_get_frac(uint32_t freq, PLL_PARAM_T *ppll)
{
1a000658:	b5f0      	push	{r4, r5, r6, r7, lr}
1a00065a:	b099      	sub	sp, #100	; 0x64
1a00065c:	4605      	mov	r5, r0
1a00065e:	460c      	mov	r4, r1
   int diff[3];
   PLL_PARAM_T pll[3] = {{0},{0},{0}};
1a000660:	2260      	movs	r2, #96	; 0x60
1a000662:	2100      	movs	r1, #0
1a000664:	4668      	mov	r0, sp
1a000666:	f001 fb97 	bl	1a001d98 <memset>

   /* Try direct mode */
   pll[0].ctrl |= (1 << 7);
1a00066a:	2380      	movs	r3, #128	; 0x80
1a00066c:	9300      	str	r3, [sp, #0]
   pll[0].fin = ppll->fin;
1a00066e:	6963      	ldr	r3, [r4, #20]
1a000670:	9305      	str	r3, [sp, #20]
   pll[0].srcin = ppll->srcin;
1a000672:	7923      	ldrb	r3, [r4, #4]
1a000674:	f88d 3004 	strb.w	r3, [sp, #4]
   pll_calc_divs(freq, &pll[0]);
1a000678:	4669      	mov	r1, sp
1a00067a:	4628      	mov	r0, r5
1a00067c:	f7ff ff96 	bl	1a0005ac <pll_calc_divs>
   if (pll[0].fout == freq) {
1a000680:	9b06      	ldr	r3, [sp, #24]
1a000682:	429d      	cmp	r5, r3
1a000684:	d107      	bne.n	1a000696 <pll_get_frac+0x3e>
       *ppll = pll[0];
1a000686:	466d      	mov	r5, sp
1a000688:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00068a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a00068c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000690:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
       return ;
1a000694:	e05b      	b.n	1a00074e <pll_get_frac+0xf6>
/*****************************************************************************
 * Private functions
 ****************************************************************************/
__STATIC_INLINE uint32_t ABS(int val)
{
   if (val < 0)
1a000696:	1aeb      	subs	r3, r5, r3
1a000698:	d500      	bpl.n	1a00069c <pll_get_frac+0x44>
       return -val;
1a00069a:	425b      	negs	r3, r3
   pll_calc_divs(freq, &pll[0]);
   if (pll[0].fout == freq) {
       *ppll = pll[0];
       return ;
   }
   diff[0] = ABS(freq - pll[0].fout);
1a00069c:	461e      	mov	r6, r3

   /* Try non-Integer mode */
   pll[2].ctrl = (1 << 6);
1a00069e:	2340      	movs	r3, #64	; 0x40
1a0006a0:	9310      	str	r3, [sp, #64]	; 0x40
   pll[2].fin = ppll->fin;
1a0006a2:	6963      	ldr	r3, [r4, #20]
1a0006a4:	9315      	str	r3, [sp, #84]	; 0x54
   pll[2].srcin = ppll->srcin;
1a0006a6:	7923      	ldrb	r3, [r4, #4]
1a0006a8:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
   pll_calc_divs(freq, &pll[2]);
1a0006ac:	a910      	add	r1, sp, #64	; 0x40
1a0006ae:	4628      	mov	r0, r5
1a0006b0:	f7ff ff7c 	bl	1a0005ac <pll_calc_divs>
   if (pll[2].fout == freq) {
1a0006b4:	9b16      	ldr	r3, [sp, #88]	; 0x58
1a0006b6:	429d      	cmp	r5, r3
1a0006b8:	d107      	bne.n	1a0006ca <pll_get_frac+0x72>
       *ppll = pll[2];
1a0006ba:	ad10      	add	r5, sp, #64	; 0x40
1a0006bc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0006be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0006c0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0006c4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
       return ;
1a0006c8:	e041      	b.n	1a00074e <pll_get_frac+0xf6>
/*****************************************************************************
 * Private functions
 ****************************************************************************/
__STATIC_INLINE uint32_t ABS(int val)
{
   if (val < 0)
1a0006ca:	1aeb      	subs	r3, r5, r3
1a0006cc:	d500      	bpl.n	1a0006d0 <pll_get_frac+0x78>
       return -val;
1a0006ce:	425b      	negs	r3, r3
   if (pll[2].fout == freq) {
       *ppll = pll[2];
       return ;
   }

   diff[2] = ABS(freq - pll[2].fout);
1a0006d0:	461f      	mov	r7, r3
   /* Try integer mode */
   pll[1].ctrl = (1 << 6);
1a0006d2:	2340      	movs	r3, #64	; 0x40
1a0006d4:	9308      	str	r3, [sp, #32]
   pll[1].fin = ppll->fin;
1a0006d6:	6963      	ldr	r3, [r4, #20]
1a0006d8:	930d      	str	r3, [sp, #52]	; 0x34
   pll[1].srcin = ppll->srcin;
1a0006da:	7923      	ldrb	r3, [r4, #4]
1a0006dc:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
   pll_calc_divs(freq, &pll[1]);
1a0006e0:	a908      	add	r1, sp, #32
1a0006e2:	4628      	mov	r0, r5
1a0006e4:	f7ff ff62 	bl	1a0005ac <pll_calc_divs>
   if (pll[1].fout == freq) {
1a0006e8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a0006ea:	429d      	cmp	r5, r3
1a0006ec:	d107      	bne.n	1a0006fe <pll_get_frac+0xa6>
       *ppll = pll[1];
1a0006ee:	ad08      	add	r5, sp, #32
1a0006f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0006f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0006f4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0006f8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
       return ;
1a0006fc:	e027      	b.n	1a00074e <pll_get_frac+0xf6>
/*****************************************************************************
 * Private functions
 ****************************************************************************/
__STATIC_INLINE uint32_t ABS(int val)
{
   if (val < 0)
1a0006fe:	1aed      	subs	r5, r5, r3
1a000700:	d500      	bpl.n	1a000704 <pll_get_frac+0xac>
       return -val;
1a000702:	426d      	negs	r5, r5
       return ;
   }
   diff[1] = ABS(freq - pll[1].fout);

   /* Find the min of 3 and return */
   if (diff[0] <= diff[1]) {
1a000704:	42ae      	cmp	r6, r5
1a000706:	dc11      	bgt.n	1a00072c <pll_get_frac+0xd4>
       if (diff[0] <= diff[2]) {
1a000708:	42be      	cmp	r6, r7
1a00070a:	dc07      	bgt.n	1a00071c <pll_get_frac+0xc4>
           *ppll = pll[0];
1a00070c:	466d      	mov	r5, sp
1a00070e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000710:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000712:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000716:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a00071a:	e018      	b.n	1a00074e <pll_get_frac+0xf6>
       } else {
           *ppll = pll[2];
1a00071c:	ad10      	add	r5, sp, #64	; 0x40
1a00071e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000720:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000722:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000726:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a00072a:	e010      	b.n	1a00074e <pll_get_frac+0xf6>
       }
   } else {
       if (diff[1] <= diff[2]) {
1a00072c:	42af      	cmp	r7, r5
1a00072e:	db07      	blt.n	1a000740 <pll_get_frac+0xe8>
           *ppll = pll[1];
1a000730:	ad08      	add	r5, sp, #32
1a000732:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000734:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000736:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a00073a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a00073e:	e006      	b.n	1a00074e <pll_get_frac+0xf6>
       } else {
           *ppll = pll[2];
1a000740:	ad10      	add	r5, sp, #64	; 0x40
1a000742:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000744:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000746:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a00074a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
       }
   }
}
1a00074e:	b019      	add	sp, #100	; 0x64
1a000750:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a000752:	bf00      	nop

1a000754 <Chip_Clock_FindBaseClock>:
   return Chip_Clock_GetClockInputHz(input) / (div + 1);
}

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
1a000754:	b430      	push	{r4, r5}
1a000756:	4605      	mov	r5, r0
   CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
   int i = 0;
1a000758:	2300      	movs	r3, #0
}

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
   CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
1a00075a:	201c      	movs	r0, #28
   int i = 0;

   while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a00075c:	e011      	b.n	1a000782 <Chip_Clock_FindBaseClock+0x2e>
       if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
1a00075e:	eb03 0143 	add.w	r1, r3, r3, lsl #1
1a000762:	004a      	lsls	r2, r1, #1
1a000764:	490d      	ldr	r1, [pc, #52]	; (1a00079c <Chip_Clock_FindBaseClock+0x48>)
1a000766:	5a8a      	ldrh	r2, [r1, r2]
1a000768:	42aa      	cmp	r2, r5
1a00076a:	d807      	bhi.n	1a00077c <Chip_Clock_FindBaseClock+0x28>
1a00076c:	eb03 0143 	add.w	r1, r3, r3, lsl #1
1a000770:	004a      	lsls	r2, r1, #1
1a000772:	490a      	ldr	r1, [pc, #40]	; (1a00079c <Chip_Clock_FindBaseClock+0x48>)
1a000774:	440a      	add	r2, r1
1a000776:	8852      	ldrh	r2, [r2, #2]
1a000778:	4295      	cmp	r5, r2
1a00077a:	d901      	bls.n	1a000780 <Chip_Clock_FindBaseClock+0x2c>
           baseclk = periph_to_base[i].clkbase;
       }
       else {
           i++;
1a00077c:	3301      	adds	r3, #1
1a00077e:	e000      	b.n	1a000782 <Chip_Clock_FindBaseClock+0x2e>
   CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
   int i = 0;

   while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
       if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
           baseclk = periph_to_base[i].clkbase;
1a000780:	4620      	mov	r0, r4
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
   CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
   int i = 0;

   while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a000782:	281c      	cmp	r0, #28
1a000784:	d107      	bne.n	1a000796 <Chip_Clock_FindBaseClock+0x42>
1a000786:	eb03 0143 	add.w	r1, r3, r3, lsl #1
1a00078a:	004a      	lsls	r2, r1, #1
1a00078c:	4903      	ldr	r1, [pc, #12]	; (1a00079c <Chip_Clock_FindBaseClock+0x48>)
1a00078e:	440a      	add	r2, r1
1a000790:	7914      	ldrb	r4, [r2, #4]
1a000792:	42a0      	cmp	r0, r4
1a000794:	d1e3      	bne.n	1a00075e <Chip_Clock_FindBaseClock+0xa>
           i++;
       }
   }

   return baseclk;
}
1a000796:	bc30      	pop	{r4, r5}
1a000798:	4770      	bx	lr
1a00079a:	bf00      	nop
1a00079c:	1a001db4 	.word	0x1a001db4

1a0007a0 <Chip_Clock_EnableCrystal>:
 * Public functions
 ****************************************************************************/

/* Enables the crystal oscillator */
void Chip_Clock_EnableCrystal(void)
{
1a0007a0:	b082      	sub	sp, #8
   volatile uint32_t delay = 1000;
1a0007a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a0007a6:	9301      	str	r3, [sp, #4]

   uint32_t OldCrystalConfig = LPC_CGU->XTAL_OSC_CTRL;
1a0007a8:	4a0d      	ldr	r2, [pc, #52]	; (1a0007e0 <Chip_Clock_EnableCrystal+0x40>)
1a0007aa:	6993      	ldr	r3, [r2, #24]

   /* Clear bypass mode */
   OldCrystalConfig &= (~2);
1a0007ac:	f023 0102 	bic.w	r1, r3, #2
   if (OldCrystalConfig != LPC_CGU->XTAL_OSC_CTRL) {
1a0007b0:	6992      	ldr	r2, [r2, #24]
1a0007b2:	4291      	cmp	r1, r2
1a0007b4:	d001      	beq.n	1a0007ba <Chip_Clock_EnableCrystal+0x1a>
       LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a0007b6:	4a0a      	ldr	r2, [pc, #40]	; (1a0007e0 <Chip_Clock_EnableCrystal+0x40>)
1a0007b8:	6191      	str	r1, [r2, #24]
   }

   /* Enable crystal oscillator */
   OldCrystalConfig &= (~1);
1a0007ba:	f023 0303 	bic.w	r3, r3, #3
   if (OscRateIn >= 20000000) {
1a0007be:	4a09      	ldr	r2, [pc, #36]	; (1a0007e4 <Chip_Clock_EnableCrystal+0x44>)
1a0007c0:	6811      	ldr	r1, [r2, #0]
1a0007c2:	4a09      	ldr	r2, [pc, #36]	; (1a0007e8 <Chip_Clock_EnableCrystal+0x48>)
1a0007c4:	4291      	cmp	r1, r2
1a0007c6:	d901      	bls.n	1a0007cc <Chip_Clock_EnableCrystal+0x2c>
       OldCrystalConfig |= 4;  /* Set high frequency mode */
1a0007c8:	f043 0304 	orr.w	r3, r3, #4

   }
   LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a0007cc:	4a04      	ldr	r2, [pc, #16]	; (1a0007e0 <Chip_Clock_EnableCrystal+0x40>)
1a0007ce:	6193      	str	r3, [r2, #24]

   /* Delay for 250uSec */
   while(delay--) {}
1a0007d0:	9b01      	ldr	r3, [sp, #4]
1a0007d2:	1e5a      	subs	r2, r3, #1
1a0007d4:	9201      	str	r2, [sp, #4]
1a0007d6:	2b00      	cmp	r3, #0
1a0007d8:	d1fa      	bne.n	1a0007d0 <Chip_Clock_EnableCrystal+0x30>
}
1a0007da:	b002      	add	sp, #8
1a0007dc:	4770      	bx	lr
1a0007de:	bf00      	nop
1a0007e0:	40050000 	.word	0x40050000
1a0007e4:	1a001e78 	.word	0x1a001e78
1a0007e8:	01312cff 	.word	0x01312cff

1a0007ec <Chip_Clock_GetDividerSource>:
}

/* Gets a CGU clock divider source */
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
   uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];
1a0007ec:	3012      	adds	r0, #18
1a0007ee:	4b05      	ldr	r3, [pc, #20]	; (1a000804 <Chip_Clock_GetDividerSource+0x18>)
1a0007f0:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

   if (reg & 1) {  /* divider is powered down */
1a0007f4:	f010 0f01 	tst.w	r0, #1
1a0007f8:	d102      	bne.n	1a000800 <Chip_Clock_GetDividerSource+0x14>
       return CLKINPUT_PD;
   }

   return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a0007fa:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a0007fe:	4770      	bx	lr
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
   uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];

   if (reg & 1) {  /* divider is powered down */
       return CLKINPUT_PD;
1a000800:	2011      	movs	r0, #17
   }

   return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
}
1a000802:	4770      	bx	lr
1a000804:	40050000 	.word	0x40050000

1a000808 <Chip_Clock_GetDividerDivisor>:

/* Gets a CGU clock divider divisor */
uint32_t Chip_Clock_GetDividerDivisor(CHIP_CGU_IDIV_T Divider)
{
   return (CHIP_CGU_CLKIN_T) ((LPC_CGU->IDIV_CTRL[Divider] >> 2) & CHIP_CGU_IDIV_MASK(Divider));
1a000808:	f100 0212 	add.w	r2, r0, #18
1a00080c:	4b03      	ldr	r3, [pc, #12]	; (1a00081c <Chip_Clock_GetDividerDivisor+0x14>)
1a00080e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
1a000812:	4b03      	ldr	r3, [pc, #12]	; (1a000820 <Chip_Clock_GetDividerDivisor+0x18>)
1a000814:	5c18      	ldrb	r0, [r3, r0]
}
1a000816:	ea00 0092 	and.w	r0, r0, r2, lsr #2
1a00081a:	4770      	bx	lr
1a00081c:	40050000 	.word	0x40050000
1a000820:	1a001dac 	.word	0x1a001dac

1a000824 <Chip_Clock_GetClockInputHz>:

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
1a000824:	b508      	push	{r3, lr}
   uint32_t rate = 0;

   switch (input) {
1a000826:	2810      	cmp	r0, #16
1a000828:	d80a      	bhi.n	1a000840 <Chip_Clock_GetClockInputHz+0x1c>
1a00082a:	e8df f000 	tbb	[pc, r0]
1a00082e:	0b42      	.short	0x0b42
1a000830:	091f160d 	.word	0x091f160d
1a000834:	2b282522 	.word	0x2b282522
1a000838:	322e0909 	.word	0x322e0909
1a00083c:	3a36      	.short	0x3a36
1a00083e:	3e          	.byte	0x3e
1a00083f:	00          	.byte	0x00
}

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
   uint32_t rate = 0;
1a000840:	2000      	movs	r0, #0
1a000842:	bd08      	pop	{r3, pc}
   case CLKIN_32K:
       rate = CRYSTAL_32K_FREQ_IN;
       break;

   case CLKIN_IRC:
       rate = CGU_IRC_FREQ;
1a000844:	481e      	ldr	r0, [pc, #120]	; (1a0008c0 <Chip_Clock_GetClockInputHz+0x9c>)
       break;
1a000846:	bd08      	pop	{r3, pc}

   case CLKIN_ENET_RX:
       if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a000848:	4b1e      	ldr	r3, [pc, #120]	; (1a0008c4 <Chip_Clock_GetClockInputHz+0xa0>)
1a00084a:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a00084e:	f003 0307 	and.w	r3, r3, #7
1a000852:	2b04      	cmp	r3, #4
1a000854:	d130      	bne.n	1a0008b8 <Chip_Clock_GetClockInputHz+0x94>
}

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
   uint32_t rate = 0;
1a000856:	2000      	movs	r0, #0
1a000858:	bd08      	pop	{r3, pc}
           rate = 25000000;
       }
       break;

   case CLKIN_ENET_TX:
       if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a00085a:	4b1a      	ldr	r3, [pc, #104]	; (1a0008c4 <Chip_Clock_GetClockInputHz+0xa0>)
1a00085c:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a000860:	f003 0307 	and.w	r3, r3, #7
1a000864:	2b04      	cmp	r3, #4
1a000866:	d029      	beq.n	1a0008bc <Chip_Clock_GetClockInputHz+0x98>
           rate = 25000000; /* MII uses 25 MHz */
1a000868:	4817      	ldr	r0, [pc, #92]	; (1a0008c8 <Chip_Clock_GetClockInputHz+0xa4>)
1a00086a:	bd08      	pop	{r3, pc}
           rate = 50000000; /* RMII uses 50 MHz */
       }
       break;

   case CLKIN_CLKIN:
       rate = ExtRateIn;
1a00086c:	4b17      	ldr	r3, [pc, #92]	; (1a0008cc <Chip_Clock_GetClockInputHz+0xa8>)
1a00086e:	6818      	ldr	r0, [r3, #0]
       break;
1a000870:	bd08      	pop	{r3, pc}

   case CLKIN_CRYSTAL:
       rate = OscRateIn;
1a000872:	4b17      	ldr	r3, [pc, #92]	; (1a0008d0 <Chip_Clock_GetClockInputHz+0xac>)
1a000874:	6818      	ldr	r0, [r3, #0]
       break;
1a000876:	bd08      	pop	{r3, pc}

   case CLKIN_USBPLL:
       rate = audio_usb_pll_freq[CGU_USB_PLL];
1a000878:	4b16      	ldr	r3, [pc, #88]	; (1a0008d4 <Chip_Clock_GetClockInputHz+0xb0>)
1a00087a:	6818      	ldr	r0, [r3, #0]
       break;
1a00087c:	bd08      	pop	{r3, pc}

   case CLKIN_AUDIOPLL:
       rate = audio_usb_pll_freq[CGU_AUDIO_PLL];
1a00087e:	4b15      	ldr	r3, [pc, #84]	; (1a0008d4 <Chip_Clock_GetClockInputHz+0xb0>)
1a000880:	6858      	ldr	r0, [r3, #4]
       break;
1a000882:	bd08      	pop	{r3, pc}

   case CLKIN_MAINPLL:
       rate = Chip_Clock_GetMainPLLHz();
1a000884:	f000 f86a 	bl	1a00095c <Chip_Clock_GetMainPLLHz>
       break;
1a000888:	bd08      	pop	{r3, pc}

   case CLKIN_IDIVA:
       rate = Chip_Clock_GetDivRate(input, CLK_IDIV_A);
1a00088a:	2100      	movs	r1, #0
1a00088c:	f000 f89c 	bl	1a0009c8 <Chip_Clock_GetDivRate>
       break;
1a000890:	bd08      	pop	{r3, pc}

   case CLKIN_IDIVB:
       rate = Chip_Clock_GetDivRate(input, CLK_IDIV_B);
1a000892:	2101      	movs	r1, #1
1a000894:	f000 f898 	bl	1a0009c8 <Chip_Clock_GetDivRate>
       break;
1a000898:	bd08      	pop	{r3, pc}

   case CLKIN_IDIVC:
       rate = Chip_Clock_GetDivRate(input, CLK_IDIV_C);
1a00089a:	2102      	movs	r1, #2
1a00089c:	f000 f894 	bl	1a0009c8 <Chip_Clock_GetDivRate>
       break;
1a0008a0:	bd08      	pop	{r3, pc}

   case CLKIN_IDIVD:
       rate = Chip_Clock_GetDivRate(input, CLK_IDIV_D);
1a0008a2:	2103      	movs	r1, #3
1a0008a4:	f000 f890 	bl	1a0009c8 <Chip_Clock_GetDivRate>
       break;
1a0008a8:	bd08      	pop	{r3, pc}

   case CLKIN_IDIVE:
       rate = Chip_Clock_GetDivRate(input, CLK_IDIV_E);
1a0008aa:	2104      	movs	r1, #4
1a0008ac:	f000 f88c 	bl	1a0009c8 <Chip_Clock_GetDivRate>
       break;
1a0008b0:	bd08      	pop	{r3, pc}
{
   uint32_t rate = 0;

   switch (input) {
   case CLKIN_32K:
       rate = CRYSTAL_32K_FREQ_IN;
1a0008b2:	f44f 4000 	mov.w	r0, #32768	; 0x8000
1a0008b6:	bd08      	pop	{r3, pc}
       break;

   case CLKIN_ENET_RX:
       if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
           /* MII mode requires 25MHz clock */
           rate = 25000000;
1a0008b8:	4803      	ldr	r0, [pc, #12]	; (1a0008c8 <Chip_Clock_GetClockInputHz+0xa4>)
1a0008ba:	bd08      	pop	{r3, pc}

   case CLKIN_ENET_TX:
       if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
           rate = 25000000; /* MII uses 25 MHz */
       } else {
           rate = 50000000; /* RMII uses 50 MHz */
1a0008bc:	4806      	ldr	r0, [pc, #24]	; (1a0008d8 <Chip_Clock_GetClockInputHz+0xb4>)
   default:
       break;
   }

   return rate;
}
1a0008be:	bd08      	pop	{r3, pc}
1a0008c0:	00b71b00 	.word	0x00b71b00
1a0008c4:	40043000 	.word	0x40043000
1a0008c8:	017d7840 	.word	0x017d7840
1a0008cc:	1a001e7c 	.word	0x1a001e7c
1a0008d0:	1a001e78 	.word	0x1a001e78
1a0008d4:	10000088 	.word	0x10000088
1a0008d8:	02faf080 	.word	0x02faf080

1a0008dc <Chip_Clock_CalcMainPLLValue>:
   while(delay--) {}
}

/* Calculate the Main PLL div values */
int Chip_Clock_CalcMainPLLValue(uint32_t freq, PLL_PARAM_T *ppll)
{
1a0008dc:	b538      	push	{r3, r4, r5, lr}
1a0008de:	4605      	mov	r5, r0
1a0008e0:	460c      	mov	r4, r1
   ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);
1a0008e2:	7908      	ldrb	r0, [r1, #4]
1a0008e4:	f7ff ff9e 	bl	1a000824 <Chip_Clock_GetClockInputHz>
1a0008e8:	6160      	str	r0, [r4, #20]

   /* Do sanity check on frequency */
   if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
1a0008ea:	4b19      	ldr	r3, [pc, #100]	; (1a000950 <Chip_Clock_CalcMainPLLValue+0x74>)
1a0008ec:	442b      	add	r3, r5
1a0008ee:	4a19      	ldr	r2, [pc, #100]	; (1a000954 <Chip_Clock_CalcMainPLLValue+0x78>)
1a0008f0:	4293      	cmp	r3, r2
1a0008f2:	d821      	bhi.n	1a000938 <Chip_Clock_CalcMainPLLValue+0x5c>
1a0008f4:	b318      	cbz	r0, 1a00093e <Chip_Clock_CalcMainPLLValue+0x62>
       return -1;
   }

   ppll->ctrl = 1 << 7; /* Enable direct mode [If possible] */
1a0008f6:	2380      	movs	r3, #128	; 0x80
1a0008f8:	6023      	str	r3, [r4, #0]
   ppll->nsel = 0;
1a0008fa:	2300      	movs	r3, #0
1a0008fc:	60a3      	str	r3, [r4, #8]
   ppll->psel = 0;
1a0008fe:	60e3      	str	r3, [r4, #12]
   ppll->msel = freq / ppll->fin;
1a000900:	fbb5 f3f0 	udiv	r3, r5, r0
1a000904:	6123      	str	r3, [r4, #16]

   if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
1a000906:	4a14      	ldr	r2, [pc, #80]	; (1a000958 <Chip_Clock_CalcMainPLLValue+0x7c>)
1a000908:	4295      	cmp	r5, r2
1a00090a:	d903      	bls.n	1a000914 <Chip_Clock_CalcMainPLLValue+0x38>
1a00090c:	fb03 f000 	mul.w	r0, r3, r0
1a000910:	4285      	cmp	r5, r0
1a000912:	d007      	beq.n	1a000924 <Chip_Clock_CalcMainPLLValue+0x48>
       pll_get_frac(freq, ppll);
1a000914:	4621      	mov	r1, r4
1a000916:	4628      	mov	r0, r5
1a000918:	f7ff fe9e 	bl	1a000658 <pll_get_frac>
       if (!ppll->nsel) {
1a00091c:	68a3      	ldr	r3, [r4, #8]
1a00091e:	b18b      	cbz	r3, 1a000944 <Chip_Clock_CalcMainPLLValue+0x68>
           return -1;
       }
       ppll->nsel --;
1a000920:	3b01      	subs	r3, #1
1a000922:	60a3      	str	r3, [r4, #8]
   }

   if (ppll->msel == 0) {
1a000924:	6923      	ldr	r3, [r4, #16]
1a000926:	b183      	cbz	r3, 1a00094a <Chip_Clock_CalcMainPLLValue+0x6e>
       return - 1;
   }

   if (ppll->psel) {
1a000928:	68e2      	ldr	r2, [r4, #12]
1a00092a:	b10a      	cbz	r2, 1a000930 <Chip_Clock_CalcMainPLLValue+0x54>
       ppll->psel --;
1a00092c:	3a01      	subs	r2, #1
1a00092e:	60e2      	str	r2, [r4, #12]
   }

   ppll->msel --;
1a000930:	3b01      	subs	r3, #1
1a000932:	6123      	str	r3, [r4, #16]

   return 0;
1a000934:	2000      	movs	r0, #0
1a000936:	bd38      	pop	{r3, r4, r5, pc}
{
   ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);

   /* Do sanity check on frequency */
   if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
       return -1;
1a000938:	f04f 30ff 	mov.w	r0, #4294967295
1a00093c:	bd38      	pop	{r3, r4, r5, pc}
1a00093e:	f04f 30ff 	mov.w	r0, #4294967295
1a000942:	bd38      	pop	{r3, r4, r5, pc}
   ppll->msel = freq / ppll->fin;

   if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
       pll_get_frac(freq, ppll);
       if (!ppll->nsel) {
           return -1;
1a000944:	f04f 30ff 	mov.w	r0, #4294967295
1a000948:	bd38      	pop	{r3, r4, r5, pc}
       }
       ppll->nsel --;
   }

   if (ppll->msel == 0) {
       return - 1;
1a00094a:	f04f 30ff 	mov.w	r0, #4294967295
   }

   ppll->msel --;

   return 0;
}
1a00094e:	bd38      	pop	{r3, r4, r5, pc}
1a000950:	ff6b3a10 	.word	0xff6b3a10
1a000954:	0b940510 	.word	0x0b940510
1a000958:	094c5eff 	.word	0x094c5eff

1a00095c <Chip_Clock_GetMainPLLHz>:
   return freq;
}

/* Returns the frequency of the main PLL */
uint32_t Chip_Clock_GetMainPLLHz(void)
{
1a00095c:	b530      	push	{r4, r5, lr}
1a00095e:	b083      	sub	sp, #12
   uint32_t PLLReg = LPC_CGU->PLL1_CTRL;
1a000960:	4d17      	ldr	r5, [pc, #92]	; (1a0009c0 <Chip_Clock_GetMainPLLHz+0x64>)
1a000962:	6c6c      	ldr	r4, [r5, #68]	; 0x44
   uint32_t freq = Chip_Clock_GetClockInputHz((CHIP_CGU_CLKIN_T) ((PLLReg >> 24) & 0xF));
1a000964:	f3c4 6003 	ubfx	r0, r4, #24, #4
1a000968:	f7ff ff5c 	bl	1a000824 <Chip_Clock_GetClockInputHz>
1a00096c:	4601      	mov	r1, r0
   uint32_t msel, nsel, psel, direct, fbsel;
   uint32_t m, n, p;
   const uint8_t ptab[] = {1, 2, 4, 8};
1a00096e:	4b15      	ldr	r3, [pc, #84]	; (1a0009c4 <Chip_Clock_GetMainPLLHz+0x68>)
1a000970:	6818      	ldr	r0, [r3, #0]
1a000972:	9001      	str	r0, [sp, #4]

   /* No lock? */
   if (!(LPC_CGU->PLL1_STAT & 1)) {
1a000974:	6c28      	ldr	r0, [r5, #64]	; 0x40
1a000976:	f010 0001 	ands.w	r0, r0, #1
1a00097a:	d01e      	beq.n	1a0009ba <Chip_Clock_GetMainPLLHz+0x5e>
       return 0;
   }

   msel = (PLLReg >> 16) & 0xFF;
1a00097c:	f3c4 4007 	ubfx	r0, r4, #16, #8
   nsel = (PLLReg >> 12) & 0x3;
1a000980:	f3c4 3301 	ubfx	r3, r4, #12, #2
   psel = (PLLReg >> 8) & 0x3;
1a000984:	f3c4 2201 	ubfx	r2, r4, #8, #2
   direct = (PLLReg >> 7) & 0x1;
   fbsel = (PLLReg >> 6) & 0x1;
1a000988:	f3c4 1580 	ubfx	r5, r4, #6, #1

   m = msel + 1;
1a00098c:	3001      	adds	r0, #1
   n = nsel + 1;
1a00098e:	3301      	adds	r3, #1
   p = ptab[psel];
1a000990:	f10d 0e08 	add.w	lr, sp, #8
1a000994:	4472      	add	r2, lr
1a000996:	f812 2c04 	ldrb.w	r2, [r2, #-4]

   if (direct || fbsel) {
1a00099a:	f014 0f80 	tst.w	r4, #128	; 0x80
1a00099e:	d100      	bne.n	1a0009a2 <Chip_Clock_GetMainPLLHz+0x46>
1a0009a0:	b125      	cbz	r5, 1a0009ac <Chip_Clock_GetMainPLLHz+0x50>
       return m * (freq / n);
1a0009a2:	fbb1 f3f3 	udiv	r3, r1, r3
1a0009a6:	fb03 f000 	mul.w	r0, r3, r0
1a0009aa:	e006      	b.n	1a0009ba <Chip_Clock_GetMainPLLHz+0x5e>
   }

   return (m / (2 * p)) * (freq / n);
1a0009ac:	0052      	lsls	r2, r2, #1
1a0009ae:	fbb0 f0f2 	udiv	r0, r0, r2
1a0009b2:	fbb1 f3f3 	udiv	r3, r1, r3
1a0009b6:	fb03 f000 	mul.w	r0, r3, r0
}
1a0009ba:	b003      	add	sp, #12
1a0009bc:	bd30      	pop	{r4, r5, pc}
1a0009be:	bf00      	nop
1a0009c0:	40050000 	.word	0x40050000
1a0009c4:	1a001da8 	.word	0x1a001da8

1a0009c8 <Chip_Clock_GetDivRate>:
   return TestHz;
}

/* Returns clock rate out of a divider */
static uint32_t Chip_Clock_GetDivRate(CHIP_CGU_CLKIN_T clock, CHIP_CGU_IDIV_T divider)
{
1a0009c8:	b538      	push	{r3, r4, r5, lr}
1a0009ca:	460c      	mov	r4, r1
   CHIP_CGU_CLKIN_T input;
   uint32_t div;

   input = Chip_Clock_GetDividerSource(divider);
1a0009cc:	4608      	mov	r0, r1
1a0009ce:	f7ff ff0d 	bl	1a0007ec <Chip_Clock_GetDividerSource>
1a0009d2:	4605      	mov	r5, r0
   div = Chip_Clock_GetDividerDivisor(divider);
1a0009d4:	4620      	mov	r0, r4
1a0009d6:	f7ff ff17 	bl	1a000808 <Chip_Clock_GetDividerDivisor>
1a0009da:	4604      	mov	r4, r0
   return Chip_Clock_GetClockInputHz(input) / (div + 1);
1a0009dc:	4628      	mov	r0, r5
1a0009de:	f7ff ff21 	bl	1a000824 <Chip_Clock_GetClockInputHz>
1a0009e2:	3401      	adds	r4, #1
}
1a0009e4:	fbb0 f0f4 	udiv	r0, r0, r4
1a0009e8:	bd38      	pop	{r3, r4, r5, pc}
1a0009ea:	bf00      	nop

1a0009ec <Chip_Clock_SetBaseClock>:
   return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
}

/* Sets a CGU Base Clock clock source */
void Chip_Clock_SetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock, CHIP_CGU_CLKIN_T Input, bool autoblocken, bool powerdn)
{
1a0009ec:	b430      	push	{r4, r5}
   uint32_t reg = LPC_CGU->BASE_CLK[BaseClock];
1a0009ee:	f100 0416 	add.w	r4, r0, #22
1a0009f2:	00a4      	lsls	r4, r4, #2
1a0009f4:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
1a0009f8:	f504 24a0 	add.w	r4, r4, #327680	; 0x50000
1a0009fc:	6865      	ldr	r5, [r4, #4]

   if (BaseClock < CLK_BASE_NONE) {
1a0009fe:	281b      	cmp	r0, #27
1a000a00:	d813      	bhi.n	1a000a2a <Chip_Clock_SetBaseClock+0x3e>
       if (Input != CLKINPUT_PD) {
1a000a02:	2911      	cmp	r1, #17
1a000a04:	d01a      	beq.n	1a000a3c <Chip_Clock_SetBaseClock+0x50>
           /* Mask off fields we plan to update */
           reg &= ~((0x1F << 24) | 1 | (1 << 11));
1a000a06:	4c0e      	ldr	r4, [pc, #56]	; (1a000a40 <Chip_Clock_SetBaseClock+0x54>)
1a000a08:	402c      	ands	r4, r5

           if (autoblocken) {
1a000a0a:	b10a      	cbz	r2, 1a000a10 <Chip_Clock_SetBaseClock+0x24>
               reg |= (1 << 11);
1a000a0c:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
           }
           if (powerdn) {
1a000a10:	b10b      	cbz	r3, 1a000a16 <Chip_Clock_SetBaseClock+0x2a>
               reg |= (1 << 0);
1a000a12:	f044 0401 	orr.w	r4, r4, #1
           }

           /* Set clock source */
           reg |= (Input << 24);
1a000a16:	ea44 6401 	orr.w	r4, r4, r1, lsl #24

           LPC_CGU->BASE_CLK[BaseClock] = reg;
1a000a1a:	3016      	adds	r0, #22
1a000a1c:	0080      	lsls	r0, r0, #2
1a000a1e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a000a22:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a000a26:	6044      	str	r4, [r0, #4]
1a000a28:	e008      	b.n	1a000a3c <Chip_Clock_SetBaseClock+0x50>
       }
   }
   else {
       LPC_CGU->BASE_CLK[BaseClock] = reg | 1; /* Power down this base clock */
1a000a2a:	f045 0501 	orr.w	r5, r5, #1
1a000a2e:	3016      	adds	r0, #22
1a000a30:	0080      	lsls	r0, r0, #2
1a000a32:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a000a36:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a000a3a:	6045      	str	r5, [r0, #4]
   }
}
1a000a3c:	bc30      	pop	{r4, r5}
1a000a3e:	4770      	bx	lr
1a000a40:	e0fff7fe 	.word	0xe0fff7fe

1a000a44 <Chip_Clock_GetBaseClock>:
/* Gets a CGU Base Clock clock source */
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
   uint32_t reg;

   if (BaseClock >= CLK_BASE_NONE) {
1a000a44:	281b      	cmp	r0, #27
1a000a46:	d80c      	bhi.n	1a000a62 <Chip_Clock_GetBaseClock+0x1e>
       return CLKINPUT_PD;
   }

   reg = LPC_CGU->BASE_CLK[BaseClock];
1a000a48:	3016      	adds	r0, #22
1a000a4a:	0080      	lsls	r0, r0, #2
1a000a4c:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a000a50:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a000a54:	6840      	ldr	r0, [r0, #4]

   /* base clock is powered down? */
   if (reg & 1) {
1a000a56:	f010 0f01 	tst.w	r0, #1
1a000a5a:	d104      	bne.n	1a000a66 <Chip_Clock_GetBaseClock+0x22>
       return CLKINPUT_PD;
   }

   return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a000a5c:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a000a60:	4770      	bx	lr
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
   uint32_t reg;

   if (BaseClock >= CLK_BASE_NONE) {
       return CLKINPUT_PD;
1a000a62:	2011      	movs	r0, #17
1a000a64:	4770      	bx	lr

   reg = LPC_CGU->BASE_CLK[BaseClock];

   /* base clock is powered down? */
   if (reg & 1) {
       return CLKINPUT_PD;
1a000a66:	2011      	movs	r0, #17
   }

   return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
}
1a000a68:	4770      	bx	lr
1a000a6a:	bf00      	nop

1a000a6c <Chip_Clock_GetBaseClocktHz>:
   return rate;
}

/* Returns the frequency of the specified base clock source */
uint32_t Chip_Clock_GetBaseClocktHz(CHIP_CGU_BASE_CLK_T clock)
{
1a000a6c:	b508      	push	{r3, lr}
   return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
1a000a6e:	f7ff ffe9 	bl	1a000a44 <Chip_Clock_GetBaseClock>
1a000a72:	f7ff fed7 	bl	1a000824 <Chip_Clock_GetClockInputHz>
}
1a000a76:	bd08      	pop	{r3, pc}

1a000a78 <Chip_Clock_EnableOpts>:
/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
   uint32_t reg = 1;

   if (autoen) {
1a000a78:	b909      	cbnz	r1, 1a000a7e <Chip_Clock_EnableOpts+0x6>
}

/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
   uint32_t reg = 1;
1a000a7a:	2101      	movs	r1, #1
1a000a7c:	e000      	b.n	1a000a80 <Chip_Clock_EnableOpts+0x8>

   if (autoen) {
       reg |= (1 << 1);
1a000a7e:	2103      	movs	r1, #3
   }
   if (wakeupen) {
1a000a80:	b10a      	cbz	r2, 1a000a86 <Chip_Clock_EnableOpts+0xe>
       reg |= (1 << 2);
1a000a82:	f041 0104 	orr.w	r1, r1, #4
   }

   /* Not all clocks support a divider, but we won't check that here. Only
      dividers of 1 and 2 are allowed. Assume 1 if not 2 */
   if (div == 2) {
1a000a86:	2b02      	cmp	r3, #2
1a000a88:	d101      	bne.n	1a000a8e <Chip_Clock_EnableOpts+0x16>
       reg |= (1 << 5);
1a000a8a:	f041 0120 	orr.w	r1, r1, #32
   }

   /* Setup peripheral clock and start running */
   if (clk >= CLK_CCU2_START) {
1a000a8e:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a000a92:	d305      	bcc.n	1a000aa0 <Chip_Clock_EnableOpts+0x28>
       LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
1a000a94:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a000a98:	4b04      	ldr	r3, [pc, #16]	; (1a000aac <Chip_Clock_EnableOpts+0x34>)
1a000a9a:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a000a9e:	4770      	bx	lr
   }
   else {
       LPC_CCU1->CLKCCU[clk].CFG = reg;
1a000aa0:	3020      	adds	r0, #32
1a000aa2:	4b03      	ldr	r3, [pc, #12]	; (1a000ab0 <Chip_Clock_EnableOpts+0x38>)
1a000aa4:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a000aa8:	4770      	bx	lr
1a000aaa:	bf00      	nop
1a000aac:	40052000 	.word	0x40052000
1a000ab0:	40051000 	.word	0x40051000

1a000ab4 <Chip_Clock_Enable>:

/* Enables a peripheral clock */
void Chip_Clock_Enable(CHIP_CCU_CLK_T clk)
{
   /* Start peripheral clock running */
   if (clk >= CLK_CCU2_START) {
1a000ab4:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a000ab8:	d309      	bcc.n	1a000ace <Chip_Clock_Enable+0x1a>
       LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
1a000aba:	4a09      	ldr	r2, [pc, #36]	; (1a000ae0 <Chip_Clock_Enable+0x2c>)
1a000abc:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a000ac0:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a000ac4:	f043 0301 	orr.w	r3, r3, #1
1a000ac8:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a000acc:	4770      	bx	lr
   }
   else {
       LPC_CCU1->CLKCCU[clk].CFG |= 1;
1a000ace:	4a05      	ldr	r2, [pc, #20]	; (1a000ae4 <Chip_Clock_Enable+0x30>)
1a000ad0:	3020      	adds	r0, #32
1a000ad2:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a000ad6:	f043 0301 	orr.w	r3, r3, #1
1a000ada:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a000ade:	4770      	bx	lr
1a000ae0:	40052000 	.word	0x40052000
1a000ae4:	40051000 	.word	0x40051000

1a000ae8 <Chip_Clock_GetRate>:
   LPC_CCU2->PM = 0;
}

/* Returns a peripheral clock rate */
uint32_t Chip_Clock_GetRate(CHIP_CCU_CLK_T clk)
{
1a000ae8:	b510      	push	{r4, lr}
   CHIP_CGU_BASE_CLK_T baseclk;
   uint32_t reg, div, rate;

   /* Get CCU config register for clock */
   if (clk >= CLK_CCU2_START) {
1a000aea:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a000aee:	d305      	bcc.n	1a000afc <Chip_Clock_GetRate+0x14>
       reg = LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG;
1a000af0:	f5a0 7391 	sub.w	r3, r0, #290	; 0x122
1a000af4:	4a0d      	ldr	r2, [pc, #52]	; (1a000b2c <Chip_Clock_GetRate+0x44>)
1a000af6:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
1a000afa:	e004      	b.n	1a000b06 <Chip_Clock_GetRate+0x1e>
   }
   else {
       reg = LPC_CCU1->CLKCCU[clk].CFG;
1a000afc:	f100 0320 	add.w	r3, r0, #32
1a000b00:	4a0b      	ldr	r2, [pc, #44]	; (1a000b30 <Chip_Clock_GetRate+0x48>)
1a000b02:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
   }

   /* Is the clock enabled? */
   if (reg & 1) {
1a000b06:	f014 0f01 	tst.w	r4, #1
1a000b0a:	d00c      	beq.n	1a000b26 <Chip_Clock_GetRate+0x3e>
       /* Get base clock for this peripheral clock */
       baseclk = Chip_Clock_FindBaseClock(clk);
1a000b0c:	f7ff fe22 	bl	1a000754 <Chip_Clock_FindBaseClock>

       /* Get base clock rate */
       rate = Chip_Clock_GetBaseClocktHz(baseclk);
1a000b10:	f7ff ffac 	bl	1a000a6c <Chip_Clock_GetBaseClocktHz>

       /* Get divider for this clock */
       if (((reg >> 5) & 0x7) == 0) {
1a000b14:	f014 0fe0 	tst.w	r4, #224	; 0xe0
1a000b18:	d101      	bne.n	1a000b1e <Chip_Clock_GetRate+0x36>
           div = 1;
1a000b1a:	2301      	movs	r3, #1
1a000b1c:	e000      	b.n	1a000b20 <Chip_Clock_GetRate+0x38>
       }
       else {
           div = 2;/* No other dividers supported */
1a000b1e:	2302      	movs	r3, #2

       }
       rate = rate / div;
1a000b20:	fbb0 f0f3 	udiv	r0, r0, r3
1a000b24:	bd10      	pop	{r4, pc}
   }
   else {
       rate = 0;
1a000b26:	2000      	movs	r0, #0
   }

   return rate;
}
1a000b28:	bd10      	pop	{r4, pc}
1a000b2a:	bf00      	nop
1a000b2c:	40052000 	.word	0x40052000
1a000b30:	40051000 	.word	0x40051000

1a000b34 <fpuInit>:
 * Public functions
 ****************************************************************************/

/* Early initialization of the FPU */
void fpuInit(void)
{
1a000b34:	b084      	sub	sp, #16
   volatile uint32_t Cpacr;
   volatile uint32_t Mvfr0;
   volatile uint32_t Mvfr1;
   char vfpPresent = 0;

   Mvfr0 = *regMvfr0;
1a000b36:	4b10      	ldr	r3, [pc, #64]	; (1a000b78 <fpuInit+0x44>)
1a000b38:	681b      	ldr	r3, [r3, #0]
1a000b3a:	9302      	str	r3, [sp, #8]
   Mvfr1 = *regMvfr1;
1a000b3c:	4b0f      	ldr	r3, [pc, #60]	; (1a000b7c <fpuInit+0x48>)
1a000b3e:	681b      	ldr	r3, [r3, #0]
1a000b40:	9301      	str	r3, [sp, #4]

   vfpPresent = ((SCB_MVFR0_RESET == Mvfr0) && (SCB_MVFR1_RESET == Mvfr1));
1a000b42:	9a02      	ldr	r2, [sp, #8]
1a000b44:	4b0e      	ldr	r3, [pc, #56]	; (1a000b80 <fpuInit+0x4c>)
1a000b46:	429a      	cmp	r2, r3
1a000b48:	d105      	bne.n	1a000b56 <fpuInit+0x22>
1a000b4a:	9a01      	ldr	r2, [sp, #4]
1a000b4c:	4b0d      	ldr	r3, [pc, #52]	; (1a000b84 <fpuInit+0x50>)
1a000b4e:	429a      	cmp	r2, r3
1a000b50:	d003      	beq.n	1a000b5a <fpuInit+0x26>
1a000b52:	2300      	movs	r3, #0
1a000b54:	e002      	b.n	1a000b5c <fpuInit+0x28>
1a000b56:	2300      	movs	r3, #0
1a000b58:	e000      	b.n	1a000b5c <fpuInit+0x28>
1a000b5a:	2301      	movs	r3, #1

   if (vfpPresent) {
1a000b5c:	f013 0fff 	tst.w	r3, #255	; 0xff
1a000b60:	d008      	beq.n	1a000b74 <fpuInit+0x40>
       Cpacr = *regCpacr;
1a000b62:	4a09      	ldr	r2, [pc, #36]	; (1a000b88 <fpuInit+0x54>)
1a000b64:	6813      	ldr	r3, [r2, #0]
1a000b66:	9303      	str	r3, [sp, #12]
       Cpacr |= (0xF << 20);
1a000b68:	9b03      	ldr	r3, [sp, #12]
1a000b6a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
1a000b6e:	9303      	str	r3, [sp, #12]
       *regCpacr = Cpacr;  // enable CP10 and CP11 for full access
1a000b70:	9b03      	ldr	r3, [sp, #12]
1a000b72:	6013      	str	r3, [r2, #0]
   }
#endif /* __FPU_PRESENT != 0 */
}
1a000b74:	b004      	add	sp, #16
1a000b76:	4770      	bx	lr
1a000b78:	e000ef40 	.word	0xe000ef40
1a000b7c:	e000ef44 	.word	0xe000ef44
1a000b80:	10110021 	.word	0x10110021
1a000b84:	11000011 	.word	0x11000011
1a000b88:	e000ed88 	.word	0xe000ed88

1a000b8c <Chip_GPIO_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize GPIO block */
void Chip_GPIO_Init(LPC_GPIO_T *pGPIO)
{
1a000b8c:	4770      	bx	lr
1a000b8e:	bf00      	nop

1a000b90 <Chip_GPIO_SetDir>:
}

/* Set Direction for a GPIO port */
void Chip_GPIO_SetDir(LPC_GPIO_T *pGPIO, uint8_t portNum, uint32_t bitValue, uint8_t out)
{
   if (out) {
1a000b90:	b13b      	cbz	r3, 1a000ba2 <Chip_GPIO_SetDir+0x12>
       pGPIO->DIR[portNum] |= bitValue;
1a000b92:	f501 6100 	add.w	r1, r1, #2048	; 0x800
1a000b96:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
1a000b9a:	431a      	orrs	r2, r3
1a000b9c:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
1a000ba0:	4770      	bx	lr
   }
   else {
       pGPIO->DIR[portNum] &= ~bitValue;
1a000ba2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
1a000ba6:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
1a000baa:	ea23 0202 	bic.w	r2, r3, r2
1a000bae:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
1a000bb2:	4770      	bx	lr

1a000bb4 <Chip_I2C_EventHandler>:
{
   struct i2c_interface *iic = &i2c[id];
   volatile I2C_STATUS_T *stat;

   /* Only WAIT event needs to be handled */
   if (event != I2C_EVENT_WAIT) {
1a000bb4:	2901      	cmp	r1, #1
1a000bb6:	d109      	bne.n	1a000bcc <Chip_I2C_EventHandler+0x18>
       return;
   }

   stat = &iic->mXfer->status;
1a000bb8:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a000bbc:	0083      	lsls	r3, r0, #2
1a000bbe:	4a04      	ldr	r2, [pc, #16]	; (1a000bd0 <Chip_I2C_EventHandler+0x1c>)
1a000bc0:	4413      	add	r3, r2
1a000bc2:	691a      	ldr	r2, [r3, #16]
   /* Wait for the status to change */
   while (*stat == I2C_STATUS_BUSY) {}
1a000bc4:	7d13      	ldrb	r3, [r2, #20]
1a000bc6:	b2db      	uxtb	r3, r3
1a000bc8:	2b04      	cmp	r3, #4
1a000bca:	d0fb      	beq.n	1a000bc4 <Chip_I2C_EventHandler+0x10>
1a000bcc:	4770      	bx	lr
1a000bce:	bf00      	nop
1a000bd0:	10000008 	.word	0x10000008

1a000bd4 <handleMasterXferState>:
   return I2C_SLAVE_GENERAL;
}

/* Master transfer state change handler handler */
int handleMasterXferState(LPC_I2C_T *pI2C, I2C_XFER_T  *xfer)
{
1a000bd4:	b410      	push	{r4}
}

/* Get current state of the I2C peripheral */
STATIC INLINE int getCurState(LPC_I2C_T *pI2C)
{
   return (int) (pI2C->STAT & I2C_STAT_CODE_BITMASK);
1a000bd6:	6843      	ldr	r3, [r0, #4]
1a000bd8:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
/* Master transfer state change handler handler */
int handleMasterXferState(LPC_I2C_T *pI2C, I2C_XFER_T  *xfer)
{
   uint32_t cclr = I2C_CON_FLAGS;

   switch (getCurState(pI2C)) {
1a000bdc:	2b58      	cmp	r3, #88	; 0x58
1a000bde:	d871      	bhi.n	1a000cc4 <handleMasterXferState+0xf0>
1a000be0:	e8df f003 	tbb	[pc, r3]
1a000be4:	7070706c 	.word	0x7070706c
1a000be8:	70707070 	.word	0x70707070
1a000bec:	7070702f 	.word	0x7070702f
1a000bf0:	70707070 	.word	0x70707070
1a000bf4:	7070702f 	.word	0x7070702f
1a000bf8:	70707070 	.word	0x70707070
1a000bfc:	70707039 	.word	0x70707039
1a000c00:	70707070 	.word	0x70707070
1a000c04:	70707060 	.word	0x70707060
1a000c08:	70707070 	.word	0x70707070
1a000c0c:	70707039 	.word	0x70707039
1a000c10:	70707070 	.word	0x70707070
1a000c14:	70707064 	.word	0x70707064
1a000c18:	70707070 	.word	0x70707070
1a000c1c:	70707068 	.word	0x70707068
1a000c20:	70707070 	.word	0x70707070
1a000c24:	70707059 	.word	0x70707059
1a000c28:	70707070 	.word	0x70707070
1a000c2c:	70707060 	.word	0x70707060
1a000c30:	70707070 	.word	0x70707070
1a000c34:	7070702d 	.word	0x7070702d
1a000c38:	70707070 	.word	0x70707070
1a000c3c:	4f          	.byte	0x4f
1a000c3d:	00          	.byte	0x00
}

/* Master transfer state change handler handler */
int handleMasterXferState(LPC_I2C_T *pI2C, I2C_XFER_T  *xfer)
{
   uint32_t cclr = I2C_CON_FLAGS;
1a000c3e:	233c      	movs	r3, #60	; 0x3c
1a000c40:	e020      	b.n	1a000c84 <handleMasterXferState+0xb0>

   switch (getCurState(pI2C)) {
   case 0x08:      /* Start condition on bus */
   case 0x10:      /* Repeated start condition */
       pI2C->DAT = (xfer->slaveAddr << 1) | (xfer->txSz == 0);
1a000c42:	780a      	ldrb	r2, [r1, #0]
1a000c44:	688b      	ldr	r3, [r1, #8]
1a000c46:	fab3 f383 	clz	r3, r3
1a000c4a:	095b      	lsrs	r3, r3, #5
1a000c4c:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
1a000c50:	6083      	str	r3, [r0, #8]
}

/* Master transfer state change handler handler */
int handleMasterXferState(LPC_I2C_T *pI2C, I2C_XFER_T  *xfer)
{
   uint32_t cclr = I2C_CON_FLAGS;
1a000c52:	233c      	movs	r3, #60	; 0x3c

   switch (getCurState(pI2C)) {
   case 0x08:      /* Start condition on bus */
   case 0x10:      /* Repeated start condition */
       pI2C->DAT = (xfer->slaveAddr << 1) | (xfer->txSz == 0);
       break;
1a000c54:	e037      	b.n	1a000cc6 <handleMasterXferState+0xf2>

   /* Tx handling */
   case 0x18:      /* SLA+W sent and ACK received */
   case 0x28:      /* DATA sent and ACK received */
       if (!xfer->txSz) {
1a000c56:	688b      	ldr	r3, [r1, #8]
1a000c58:	b94b      	cbnz	r3, 1a000c6e <handleMasterXferState+0x9a>
           cclr &= ~(xfer->rxSz ? I2C_CON_STA : I2C_CON_STO);
1a000c5a:	690b      	ldr	r3, [r1, #16]
1a000c5c:	b113      	cbz	r3, 1a000c64 <handleMasterXferState+0x90>
1a000c5e:	f06f 0320 	mvn.w	r3, #32
1a000c62:	e001      	b.n	1a000c68 <handleMasterXferState+0x94>
1a000c64:	f06f 0310 	mvn.w	r3, #16
1a000c68:	f003 033c 	and.w	r3, r3, #60	; 0x3c
1a000c6c:	e02b      	b.n	1a000cc6 <handleMasterXferState+0xf2>
       }
       else {
           pI2C->DAT = *xfer->txBuff++;
1a000c6e:	684b      	ldr	r3, [r1, #4]
1a000c70:	1c5a      	adds	r2, r3, #1
1a000c72:	604a      	str	r2, [r1, #4]
1a000c74:	781b      	ldrb	r3, [r3, #0]
1a000c76:	6083      	str	r3, [r0, #8]
           xfer->txSz--;
1a000c78:	688b      	ldr	r3, [r1, #8]
1a000c7a:	3b01      	subs	r3, #1
1a000c7c:	608b      	str	r3, [r1, #8]
}

/* Master transfer state change handler handler */
int handleMasterXferState(LPC_I2C_T *pI2C, I2C_XFER_T  *xfer)
{
   uint32_t cclr = I2C_CON_FLAGS;
1a000c7e:	233c      	movs	r3, #60	; 0x3c
1a000c80:	e021      	b.n	1a000cc6 <handleMasterXferState+0xf2>
       }
       break;

   /* Rx handling */
   case 0x58:      /* Data Received and NACK sent */
       cclr &= ~I2C_CON_STO;
1a000c82:	232c      	movs	r3, #44	; 0x2c

   case 0x50:      /* Data Received and ACK sent */
       *xfer->rxBuff++ = pI2C->DAT;
1a000c84:	68ca      	ldr	r2, [r1, #12]
1a000c86:	1c54      	adds	r4, r2, #1
1a000c88:	60cc      	str	r4, [r1, #12]
1a000c8a:	6884      	ldr	r4, [r0, #8]
1a000c8c:	7014      	strb	r4, [r2, #0]
       xfer->rxSz--;
1a000c8e:	690a      	ldr	r2, [r1, #16]
1a000c90:	3a01      	subs	r2, #1
1a000c92:	610a      	str	r2, [r1, #16]
1a000c94:	e000      	b.n	1a000c98 <handleMasterXferState+0xc4>
}

/* Master transfer state change handler handler */
int handleMasterXferState(LPC_I2C_T *pI2C, I2C_XFER_T  *xfer)
{
   uint32_t cclr = I2C_CON_FLAGS;
1a000c96:	233c      	movs	r3, #60	; 0x3c
   case 0x50:      /* Data Received and ACK sent */
       *xfer->rxBuff++ = pI2C->DAT;
       xfer->rxSz--;

   case 0x40:      /* SLA+R sent and ACK received */
       if (xfer->rxSz > 1) {
1a000c98:	690a      	ldr	r2, [r1, #16]
1a000c9a:	2a01      	cmp	r2, #1
1a000c9c:	dd13      	ble.n	1a000cc6 <handleMasterXferState+0xf2>
           cclr &= ~I2C_CON_AA;
1a000c9e:	f023 0304 	bic.w	r3, r3, #4
1a000ca2:	e010      	b.n	1a000cc6 <handleMasterXferState+0xf2>
       break;

   /* NAK Handling */
   case 0x20:      /* SLA+W sent NAK received */
   case 0x48:      /* SLA+R sent NAK received */
       xfer->status = I2C_STATUS_SLAVENAK;
1a000ca4:	2305      	movs	r3, #5
1a000ca6:	750b      	strb	r3, [r1, #20]
       cclr &= ~I2C_CON_STO;
1a000ca8:	232c      	movs	r3, #44	; 0x2c
       break;
1a000caa:	e00c      	b.n	1a000cc6 <handleMasterXferState+0xf2>

   case 0x30:      /* DATA sent NAK received */
       xfer->status = I2C_STATUS_NAK;
1a000cac:	2301      	movs	r3, #1
1a000cae:	750b      	strb	r3, [r1, #20]
       cclr &= ~I2C_CON_STO;
1a000cb0:	232c      	movs	r3, #44	; 0x2c
       break;
1a000cb2:	e008      	b.n	1a000cc6 <handleMasterXferState+0xf2>

   case 0x38:      /* Arbitration lost */
       xfer->status = I2C_STATUS_ARBLOST;
1a000cb4:	2302      	movs	r3, #2
1a000cb6:	750b      	strb	r3, [r1, #20]
}

/* Master transfer state change handler handler */
int handleMasterXferState(LPC_I2C_T *pI2C, I2C_XFER_T  *xfer)
{
   uint32_t cclr = I2C_CON_FLAGS;
1a000cb8:	233c      	movs	r3, #60	; 0x3c
       cclr &= ~I2C_CON_STO;
       break;

   case 0x38:      /* Arbitration lost */
       xfer->status = I2C_STATUS_ARBLOST;
       break;
1a000cba:	e004      	b.n	1a000cc6 <handleMasterXferState+0xf2>

   /* Bus Error */
   case 0x00:
       xfer->status = I2C_STATUS_BUSERR;
1a000cbc:	2303      	movs	r3, #3
1a000cbe:	750b      	strb	r3, [r1, #20]
       cclr &= ~I2C_CON_STO;
1a000cc0:	232c      	movs	r3, #44	; 0x2c
1a000cc2:	e000      	b.n	1a000cc6 <handleMasterXferState+0xf2>
}

/* Master transfer state change handler handler */
int handleMasterXferState(LPC_I2C_T *pI2C, I2C_XFER_T  *xfer)
{
   uint32_t cclr = I2C_CON_FLAGS;
1a000cc4:	233c      	movs	r3, #60	; 0x3c
       xfer->status = I2C_STATUS_BUSERR;
       cclr &= ~I2C_CON_STO;
   }

   /* Set clear control flags */
   pI2C->CONSET = cclr ^ I2C_CON_FLAGS;
1a000cc6:	f083 023c 	eor.w	r2, r3, #60	; 0x3c
1a000cca:	6002      	str	r2, [r0, #0]
   pI2C->CONCLR = cclr & ~I2C_CON_STO;
1a000ccc:	f023 0210 	bic.w	r2, r3, #16
1a000cd0:	6182      	str	r2, [r0, #24]

   /* If stopped return 0 */
   if (!(cclr & I2C_CON_STO) || (xfer->status == I2C_STATUS_ARBLOST)) {
1a000cd2:	f013 0f10 	tst.w	r3, #16
1a000cd6:	d002      	beq.n	1a000cde <handleMasterXferState+0x10a>
1a000cd8:	7d0b      	ldrb	r3, [r1, #20]
1a000cda:	2b02      	cmp	r3, #2
1a000cdc:	d105      	bne.n	1a000cea <handleMasterXferState+0x116>
       if (xfer->status == I2C_STATUS_BUSY) {
1a000cde:	7d0b      	ldrb	r3, [r1, #20]
1a000ce0:	2b04      	cmp	r3, #4
1a000ce2:	d104      	bne.n	1a000cee <handleMasterXferState+0x11a>
           xfer->status = I2C_STATUS_DONE;
1a000ce4:	2000      	movs	r0, #0
1a000ce6:	7508      	strb	r0, [r1, #20]
1a000ce8:	e002      	b.n	1a000cf0 <handleMasterXferState+0x11c>
       }
       return 0;
   }
   return 1;
1a000cea:	2001      	movs	r0, #1
1a000cec:	e000      	b.n	1a000cf0 <handleMasterXferState+0x11c>
   /* If stopped return 0 */
   if (!(cclr & I2C_CON_STO) || (xfer->status == I2C_STATUS_ARBLOST)) {
       if (xfer->status == I2C_STATUS_BUSY) {
           xfer->status = I2C_STATUS_DONE;
       }
       return 0;
1a000cee:	2000      	movs	r0, #0
   }
   return 1;
}
1a000cf0:	f85d 4b04 	ldr.w	r4, [sp], #4
1a000cf4:	4770      	bx	lr
1a000cf6:	bf00      	nop

1a000cf8 <Chip_I2C_Init>:
   }
}

/* Initializes the LPC_I2C peripheral with specified parameter */
void Chip_I2C_Init(I2C_ID_T id)
{
1a000cf8:	b570      	push	{r4, r5, r6, lr}
1a000cfa:	4605      	mov	r5, r0
 * Private functions
 ****************************************************************************/

STATIC INLINE void enableClk(I2C_ID_T id)
{
   Chip_Clock_Enable(i2c[id].clk);
1a000cfc:	4e06      	ldr	r6, [pc, #24]	; (1a000d18 <Chip_I2C_Init+0x20>)
1a000cfe:	00c4      	lsls	r4, r0, #3
1a000d00:	1a22      	subs	r2, r4, r0
1a000d02:	0093      	lsls	r3, r2, #2
1a000d04:	4433      	add	r3, r6
1a000d06:	8898      	ldrh	r0, [r3, #4]
1a000d08:	f7ff fed4 	bl	1a000ab4 <Chip_Clock_Enable>
void Chip_I2C_Init(I2C_ID_T id)
{
   enableClk(id);

   /* Set I2C operation to default */
   LPC_I2Cx(id)->CONCLR = (I2C_CON_AA | I2C_CON_SI | I2C_CON_STA | I2C_CON_I2EN);
1a000d0c:	1b64      	subs	r4, r4, r5
1a000d0e:	00a3      	lsls	r3, r4, #2
1a000d10:	58f3      	ldr	r3, [r6, r3]
1a000d12:	226c      	movs	r2, #108	; 0x6c
1a000d14:	619a      	str	r2, [r3, #24]
1a000d16:	bd70      	pop	{r4, r5, r6, pc}
1a000d18:	10000008 	.word	0x10000008

1a000d1c <Chip_I2C_SetClockRate>:
   disableClk(id);
}

/* Set up clock rate for LPC_I2C peripheral */
void Chip_I2C_SetClockRate(I2C_ID_T id, uint32_t clockrate)
{
1a000d1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a000d20:	460c      	mov	r4, r1
}

/* Get the ADC Clock Rate */
STATIC INLINE uint32_t getClkRate(I2C_ID_T id)
{
   return Chip_Clock_GetRate(i2c[id].clk);
1a000d22:	4e0b      	ldr	r6, [pc, #44]	; (1a000d50 <Chip_I2C_SetClockRate+0x34>)
1a000d24:	00c5      	lsls	r5, r0, #3
1a000d26:	1a2b      	subs	r3, r5, r0
1a000d28:	ea4f 0883 	mov.w	r8, r3, lsl #2
1a000d2c:	eb06 0308 	add.w	r3, r6, r8
1a000d30:	8898      	ldrh	r0, [r3, #4]
1a000d32:	f7ff fed9 	bl	1a000ae8 <Chip_Clock_GetRate>
/* Set up clock rate for LPC_I2C peripheral */
void Chip_I2C_SetClockRate(I2C_ID_T id, uint32_t clockrate)
{
   uint32_t SCLValue;

   SCLValue = (getClkRate(id) / clockrate);
1a000d36:	fbb0 f0f4 	udiv	r0, r0, r4
   LPC_I2Cx(id)->SCLH = (uint32_t) (SCLValue >> 1);
1a000d3a:	f856 3008 	ldr.w	r3, [r6, r8]
1a000d3e:	0842      	lsrs	r2, r0, #1
1a000d40:	611a      	str	r2, [r3, #16]
   LPC_I2Cx(id)->SCLL = (uint32_t) (SCLValue - LPC_I2Cx(id)->SCLH);
1a000d42:	f856 3008 	ldr.w	r3, [r6, r8]
1a000d46:	691a      	ldr	r2, [r3, #16]
1a000d48:	1a80      	subs	r0, r0, r2
1a000d4a:	6158      	str	r0, [r3, #20]
1a000d4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a000d50:	10000008 	.word	0x10000008

1a000d54 <Chip_I2C_SetMasterEventHandler>:

/* Set the master event handler */
int Chip_I2C_SetMasterEventHandler(I2C_ID_T id, I2C_EVENTHANDLER_T event)
{
   struct i2c_interface *iic = &i2c[id];
   if (!iic->mXfer) {
1a000d54:	ebc0 02c0 	rsb	r2, r0, r0, lsl #3
1a000d58:	0093      	lsls	r3, r2, #2
1a000d5a:	4a0a      	ldr	r2, [pc, #40]	; (1a000d84 <Chip_I2C_SetMasterEventHandler+0x30>)
1a000d5c:	4413      	add	r3, r2
1a000d5e:	691b      	ldr	r3, [r3, #16]
1a000d60:	b92b      	cbnz	r3, 1a000d6e <Chip_I2C_SetMasterEventHandler+0x1a>
       iic->mEvent = event;
1a000d62:	ebc0 02c0 	rsb	r2, r0, r0, lsl #3
1a000d66:	0093      	lsls	r3, r2, #2
1a000d68:	4a06      	ldr	r2, [pc, #24]	; (1a000d84 <Chip_I2C_SetMasterEventHandler+0x30>)
1a000d6a:	4413      	add	r3, r2
1a000d6c:	6099      	str	r1, [r3, #8]
   }
   return iic->mEvent == event;
1a000d6e:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a000d72:	0083      	lsls	r3, r0, #2
1a000d74:	4a03      	ldr	r2, [pc, #12]	; (1a000d84 <Chip_I2C_SetMasterEventHandler+0x30>)
1a000d76:	4413      	add	r3, r2
1a000d78:	6898      	ldr	r0, [r3, #8]
}
1a000d7a:	4281      	cmp	r1, r0
1a000d7c:	bf14      	ite	ne
1a000d7e:	2000      	movne	r0, #0
1a000d80:	2001      	moveq	r0, #1
1a000d82:	4770      	bx	lr
1a000d84:	10000008 	.word	0x10000008

1a000d88 <Chip_I2C_MasterStateHandler>:
   return isMasterState(i2c[id].ip);
}

/* State change handler for master transfer */
void Chip_I2C_MasterStateHandler(I2C_ID_T id)
{
1a000d88:	b510      	push	{r4, lr}
1a000d8a:	4604      	mov	r4, r0
   if (!handleMasterXferState(i2c[id].ip, i2c[id].mXfer)) {
1a000d8c:	4809      	ldr	r0, [pc, #36]	; (1a000db4 <Chip_I2C_MasterStateHandler+0x2c>)
1a000d8e:	00e3      	lsls	r3, r4, #3
1a000d90:	1b1b      	subs	r3, r3, r4
1a000d92:	009a      	lsls	r2, r3, #2
1a000d94:	1883      	adds	r3, r0, r2
1a000d96:	6919      	ldr	r1, [r3, #16]
1a000d98:	5880      	ldr	r0, [r0, r2]
1a000d9a:	f7ff ff1b 	bl	1a000bd4 <handleMasterXferState>
1a000d9e:	b940      	cbnz	r0, 1a000db2 <Chip_I2C_MasterStateHandler+0x2a>
       i2c[id].mEvent(id, I2C_EVENT_DONE);
1a000da0:	ebc4 02c4 	rsb	r2, r4, r4, lsl #3
1a000da4:	0093      	lsls	r3, r2, #2
1a000da6:	4a03      	ldr	r2, [pc, #12]	; (1a000db4 <Chip_I2C_MasterStateHandler+0x2c>)
1a000da8:	4413      	add	r3, r2
1a000daa:	689b      	ldr	r3, [r3, #8]
1a000dac:	2102      	movs	r1, #2
1a000dae:	4620      	mov	r0, r4
1a000db0:	4798      	blx	r3
1a000db2:	bd10      	pop	{r4, pc}
1a000db4:	10000008 	.word	0x10000008

1a000db8 <Chip_I2C_IsStateChanged>:
}

/* State change checking */
int Chip_I2C_IsStateChanged(I2C_ID_T id)
{
   return (LPC_I2Cx(id)->CONSET & I2C_CON_SI) != 0;
1a000db8:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a000dbc:	0083      	lsls	r3, r0, #2
1a000dbe:	4a03      	ldr	r2, [pc, #12]	; (1a000dcc <Chip_I2C_IsStateChanged+0x14>)
1a000dc0:	58d3      	ldr	r3, [r2, r3]
1a000dc2:	6818      	ldr	r0, [r3, #0]
}
1a000dc4:	f3c0 00c0 	ubfx	r0, r0, #3, #1
1a000dc8:	4770      	bx	lr
1a000dca:	bf00      	nop
1a000dcc:	10000008 	.word	0x10000008

1a000dd0 <Chip_I2C_EventHandlerPolling>:
{
   struct i2c_interface *iic = &i2c[id];
   volatile I2C_STATUS_T *stat;

   /* Only WAIT event needs to be handled */
   if (event != I2C_EVENT_WAIT) {
1a000dd0:	2901      	cmp	r1, #1
1a000dd2:	d114      	bne.n	1a000dfe <Chip_I2C_EventHandlerPolling+0x2e>
   while (*stat == I2C_STATUS_BUSY) {}
}

/* Chip polling event handler */
void Chip_I2C_EventHandlerPolling(I2C_ID_T id, I2C_EVENT_T event)
{
1a000dd4:	b538      	push	{r3, r4, r5, lr}
1a000dd6:	4604      	mov	r4, r0
   /* Only WAIT event needs to be handled */
   if (event != I2C_EVENT_WAIT) {
       return;
   }

   stat = &iic->mXfer->status;
1a000dd8:	ebc0 02c0 	rsb	r2, r0, r0, lsl #3
1a000ddc:	0093      	lsls	r3, r2, #2
1a000dde:	4a08      	ldr	r2, [pc, #32]	; (1a000e00 <Chip_I2C_EventHandlerPolling+0x30>)
1a000de0:	4413      	add	r3, r2
1a000de2:	691d      	ldr	r5, [r3, #16]
   /* Call the state change handler till xfer is done */
   while (*stat == I2C_STATUS_BUSY) {
1a000de4:	e006      	b.n	1a000df4 <Chip_I2C_EventHandlerPolling+0x24>
       if (Chip_I2C_IsStateChanged(id)) {
1a000de6:	4620      	mov	r0, r4
1a000de8:	f7ff ffe6 	bl	1a000db8 <Chip_I2C_IsStateChanged>
1a000dec:	b110      	cbz	r0, 1a000df4 <Chip_I2C_EventHandlerPolling+0x24>
           Chip_I2C_MasterStateHandler(id);
1a000dee:	4620      	mov	r0, r4
1a000df0:	f7ff ffca 	bl	1a000d88 <Chip_I2C_MasterStateHandler>
       return;
   }

   stat = &iic->mXfer->status;
   /* Call the state change handler till xfer is done */
   while (*stat == I2C_STATUS_BUSY) {
1a000df4:	7d2b      	ldrb	r3, [r5, #20]
1a000df6:	b2db      	uxtb	r3, r3
1a000df8:	2b04      	cmp	r3, #4
1a000dfa:	d0f4      	beq.n	1a000de6 <Chip_I2C_EventHandlerPolling+0x16>
1a000dfc:	bd38      	pop	{r3, r4, r5, pc}
1a000dfe:	4770      	bx	lr
1a000e00:	10000008 	.word	0x10000008

1a000e04 <Chip_I2CM_XferHandler>:
   Chip_I2CM_SetDutyCycle(pI2C, (clockDiv >> 1), (clockDiv - (clockDiv >> 1)));
}

/* Master transfer state change handler handler */
uint32_t Chip_I2CM_XferHandler(LPC_I2C_T *pI2C, I2CM_XFER_T *xfer)
{
1a000e04:	b410      	push	{r4}
 * @note   I2C controller clears STO bit when it sees STOP
 *          condition after a START condition on the bus.
 */
static INLINE uint32_t Chip_I2CM_GetCurState(LPC_I2C_T *pI2C)
{
   return pI2C->STAT & I2C_STAT_CODE_BITMASK;
1a000e06:	6843      	ldr	r3, [r0, #4]
1a000e08:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
   uint32_t cclr = I2C_CON_FLAGS;

   switch (Chip_I2CM_GetCurState(pI2C)) {
1a000e0c:	2b58      	cmp	r3, #88	; 0x58
1a000e0e:	d877      	bhi.n	1a000f00 <Chip_I2CM_XferHandler+0xfc>
1a000e10:	e8df f003 	tbb	[pc, r3]
1a000e14:	76767672 	.word	0x76767672
1a000e18:	76767676 	.word	0x76767676
1a000e1c:	7676762d 	.word	0x7676762d
1a000e20:	76767676 	.word	0x76767676
1a000e24:	7676762d 	.word	0x7676762d
1a000e28:	76767676 	.word	0x76767676
1a000e2c:	7676763f 	.word	0x7676763f
1a000e30:	76767676 	.word	0x76767676
1a000e34:	76767637 	.word	0x76767637
1a000e38:	76767676 	.word	0x76767676
1a000e3c:	7676763f 	.word	0x7676763f
1a000e40:	76767676 	.word	0x76767676
1a000e44:	76767637 	.word	0x76767637
1a000e48:	76767676 	.word	0x76767676
1a000e4c:	7676766e 	.word	0x7676766e
1a000e50:	76767676 	.word	0x76767676
1a000e54:	76767659 	.word	0x76767659
1a000e58:	76767676 	.word	0x76767676
1a000e5c:	7676766a 	.word	0x7676766a
1a000e60:	76767676 	.word	0x76767676
1a000e64:	76767651 	.word	0x76767651
1a000e68:	76767676 	.word	0x76767676
1a000e6c:	51          	.byte	0x51
1a000e6d:	00          	.byte	0x00
   case 0x08:      /* Start condition on bus */
   case 0x10:      /* Repeated start condition */
       pI2C->DAT = (xfer->slaveAddr << 1) | (xfer->txSz == 0);
1a000e6e:	780c      	ldrb	r4, [r1, #0]
1a000e70:	888a      	ldrh	r2, [r1, #4]
1a000e72:	fab2 f382 	clz	r3, r2
1a000e76:	095b      	lsrs	r3, r3, #5
1a000e78:	ea43 0344 	orr.w	r3, r3, r4, lsl #1
1a000e7c:	6083      	str	r3, [r0, #8]
}

/* Master transfer state change handler handler */
uint32_t Chip_I2CM_XferHandler(LPC_I2C_T *pI2C, I2CM_XFER_T *xfer)
{
   uint32_t cclr = I2C_CON_FLAGS;
1a000e7e:	233c      	movs	r3, #60	; 0x3c

   switch (Chip_I2CM_GetCurState(pI2C)) {
   case 0x08:      /* Start condition on bus */
   case 0x10:      /* Repeated start condition */
       pI2C->DAT = (xfer->slaveAddr << 1) | (xfer->txSz == 0);
       break;
1a000e80:	e043      	b.n	1a000f0a <Chip_I2CM_XferHandler+0x106>

   /* Tx handling */
   case 0x20:      /* SLA+W sent NAK received */
   case 0x30:      /* DATA sent NAK received */
       if ((xfer->options & I2CM_XFER_OPTION_IGNORE_NACK) == 0) {
1a000e82:	784b      	ldrb	r3, [r1, #1]
1a000e84:	f013 0f01 	tst.w	r3, #1
1a000e88:	d103      	bne.n	1a000e92 <Chip_I2CM_XferHandler+0x8e>
           xfer->status = I2CM_STATUS_NAK;
1a000e8a:	2302      	movs	r3, #2
1a000e8c:	804b      	strh	r3, [r1, #2]
           cclr &= ~I2C_CON_STO;
1a000e8e:	232c      	movs	r3, #44	; 0x2c
           break;
1a000e90:	e03b      	b.n	1a000f0a <Chip_I2CM_XferHandler+0x106>
       }

   case 0x18:      /* SLA+W sent and ACK received */
   case 0x28:      /* DATA sent and ACK received */
       if (!xfer->txSz) {
1a000e92:	888b      	ldrh	r3, [r1, #4]
1a000e94:	b92b      	cbnz	r3, 1a000ea2 <Chip_I2CM_XferHandler+0x9e>
           if (xfer->rxSz) {
1a000e96:	88cb      	ldrh	r3, [r1, #6]
1a000e98:	2b00      	cmp	r3, #0
1a000e9a:	d135      	bne.n	1a000f08 <Chip_I2CM_XferHandler+0x104>
               cclr &= ~I2C_CON_STA;
           }
           else {
               xfer->status = I2CM_STATUS_OK;
1a000e9c:	804b      	strh	r3, [r1, #2]
               cclr &= ~I2C_CON_STO;
1a000e9e:	232c      	movs	r3, #44	; 0x2c
1a000ea0:	e033      	b.n	1a000f0a <Chip_I2CM_XferHandler+0x106>
           }

       }
       else {
           pI2C->DAT = *xfer->txBuff++;
1a000ea2:	688b      	ldr	r3, [r1, #8]
1a000ea4:	1c5a      	adds	r2, r3, #1
1a000ea6:	608a      	str	r2, [r1, #8]
1a000ea8:	781b      	ldrb	r3, [r3, #0]
1a000eaa:	6083      	str	r3, [r0, #8]
           xfer->txSz--;
1a000eac:	888b      	ldrh	r3, [r1, #4]
1a000eae:	3b01      	subs	r3, #1
1a000eb0:	808b      	strh	r3, [r1, #4]
}

/* Master transfer state change handler handler */
uint32_t Chip_I2CM_XferHandler(LPC_I2C_T *pI2C, I2CM_XFER_T *xfer)
{
   uint32_t cclr = I2C_CON_FLAGS;
1a000eb2:	233c      	movs	r3, #60	; 0x3c
1a000eb4:	e029      	b.n	1a000f0a <Chip_I2CM_XferHandler+0x106>
       break;

   /* Rx handling */
   case 0x58:      /* Data Received and NACK sent */
   case 0x50:      /* Data Received and ACK sent */
       *xfer->rxBuff++ = pI2C->DAT;
1a000eb6:	68cb      	ldr	r3, [r1, #12]
1a000eb8:	1c5a      	adds	r2, r3, #1
1a000eba:	60ca      	str	r2, [r1, #12]
1a000ebc:	6882      	ldr	r2, [r0, #8]
1a000ebe:	701a      	strb	r2, [r3, #0]
       xfer->rxSz--;
1a000ec0:	88cb      	ldrh	r3, [r1, #6]
1a000ec2:	3b01      	subs	r3, #1
1a000ec4:	80cb      	strh	r3, [r1, #6]

   case 0x40:      /* SLA+R sent and ACK received */
       if ((xfer->rxSz > 1) || (xfer->options & I2CM_XFER_OPTION_LAST_RX_ACK)) {
1a000ec6:	88ca      	ldrh	r2, [r1, #6]
1a000ec8:	2a01      	cmp	r2, #1
1a000eca:	d805      	bhi.n	1a000ed8 <Chip_I2CM_XferHandler+0xd4>
1a000ecc:	784b      	ldrb	r3, [r1, #1]
1a000ece:	f013 0f02 	tst.w	r3, #2
1a000ed2:	d103      	bne.n	1a000edc <Chip_I2CM_XferHandler+0xd8>
}

/* Master transfer state change handler handler */
uint32_t Chip_I2CM_XferHandler(LPC_I2C_T *pI2C, I2CM_XFER_T *xfer)
{
   uint32_t cclr = I2C_CON_FLAGS;
1a000ed4:	233c      	movs	r3, #60	; 0x3c
1a000ed6:	e002      	b.n	1a000ede <Chip_I2CM_XferHandler+0xda>
       *xfer->rxBuff++ = pI2C->DAT;
       xfer->rxSz--;

   case 0x40:      /* SLA+R sent and ACK received */
       if ((xfer->rxSz > 1) || (xfer->options & I2CM_XFER_OPTION_LAST_RX_ACK)) {
           cclr &= ~I2C_CON_AA;
1a000ed8:	2338      	movs	r3, #56	; 0x38
1a000eda:	e000      	b.n	1a000ede <Chip_I2CM_XferHandler+0xda>
1a000edc:	2338      	movs	r3, #56	; 0x38
       }
       if (xfer->rxSz == 0) {
1a000ede:	b9a2      	cbnz	r2, 1a000f0a <Chip_I2CM_XferHandler+0x106>
           xfer->status = I2CM_STATUS_OK;
1a000ee0:	804a      	strh	r2, [r1, #2]
           cclr &= ~I2C_CON_STO;
1a000ee2:	f023 0310 	bic.w	r3, r3, #16
1a000ee6:	e010      	b.n	1a000f0a <Chip_I2CM_XferHandler+0x106>
       }
       break;

   /* NAK Handling */
   case 0x48:      /* SLA+R sent NAK received */
       xfer->status = I2CM_STATUS_SLAVE_NAK;
1a000ee8:	2304      	movs	r3, #4
1a000eea:	804b      	strh	r3, [r1, #2]
       cclr &= ~I2C_CON_STO;
1a000eec:	232c      	movs	r3, #44	; 0x2c
       break;
1a000eee:	e00c      	b.n	1a000f0a <Chip_I2CM_XferHandler+0x106>

   case 0x38:      /* Arbitration lost */
       xfer->status = I2CM_STATUS_ARBLOST;
1a000ef0:	2305      	movs	r3, #5
1a000ef2:	804b      	strh	r3, [r1, #2]
}

/* Master transfer state change handler handler */
uint32_t Chip_I2CM_XferHandler(LPC_I2C_T *pI2C, I2CM_XFER_T *xfer)
{
   uint32_t cclr = I2C_CON_FLAGS;
1a000ef4:	233c      	movs	r3, #60	; 0x3c
       cclr &= ~I2C_CON_STO;
       break;

   case 0x38:      /* Arbitration lost */
       xfer->status = I2CM_STATUS_ARBLOST;
       break;
1a000ef6:	e008      	b.n	1a000f0a <Chip_I2CM_XferHandler+0x106>

   case 0x00:      /* Bus Error */
       xfer->status = I2CM_STATUS_BUS_ERROR;
1a000ef8:	2303      	movs	r3, #3
1a000efa:	804b      	strh	r3, [r1, #2]
       cclr &= ~I2C_CON_STO;
1a000efc:	232c      	movs	r3, #44	; 0x2c
        break;
1a000efe:	e004      	b.n	1a000f0a <Chip_I2CM_XferHandler+0x106>
    default:
       xfer->status = I2CM_STATUS_ERROR;
1a000f00:	2301      	movs	r3, #1
1a000f02:	804b      	strh	r3, [r1, #2]
       cclr &= ~I2C_CON_STO;
1a000f04:	232c      	movs	r3, #44	; 0x2c
        break;
1a000f06:	e000      	b.n	1a000f0a <Chip_I2CM_XferHandler+0x106>

   case 0x18:      /* SLA+W sent and ACK received */
   case 0x28:      /* DATA sent and ACK received */
       if (!xfer->txSz) {
           if (xfer->rxSz) {
               cclr &= ~I2C_CON_STA;
1a000f08:	231c      	movs	r3, #28
       cclr &= ~I2C_CON_STO;
        break;
   }

   /* Set clear control flags */
   pI2C->CONSET = cclr ^ I2C_CON_FLAGS;
1a000f0a:	f083 023c 	eor.w	r2, r3, #60	; 0x3c
1a000f0e:	6002      	str	r2, [r0, #0]
   /* Stop flag should not be cleared as it is a reserved bit */
   pI2C->CONCLR = cclr & (I2C_CON_AA | I2C_CON_SI | I2C_CON_STA);
1a000f10:	f003 032c 	and.w	r3, r3, #44	; 0x2c
1a000f14:	6183      	str	r3, [r0, #24]

   return xfer->status != I2CM_STATUS_BUSY;
1a000f16:	8848      	ldrh	r0, [r1, #2]
}
1a000f18:	38ff      	subs	r0, #255	; 0xff
1a000f1a:	bf18      	it	ne
1a000f1c:	2001      	movne	r0, #1
1a000f1e:	f85d 4b04 	ldr.w	r4, [sp], #4
1a000f22:	4770      	bx	lr

1a000f24 <Chip_I2CM_Xfer>:

/* Transmit and Receive data in master mode */
void Chip_I2CM_Xfer(LPC_I2C_T *pI2C, I2CM_XFER_T *xfer)
{
   /* set the transfer status as busy */
   xfer->status = I2CM_STATUS_BUSY;
1a000f24:	23ff      	movs	r3, #255	; 0xff
1a000f26:	804b      	strh	r3, [r1, #2]
 * @note   This function clears all control/status flags.
 */
static INLINE void Chip_I2CM_ResetControl(LPC_I2C_T *pI2C)
{
   /* Reset STA, AA and SI. Stop flag should not be cleared as it is a reserved bit */
   pI2C->CONCLR = I2C_CON_SI | I2C_CON_STA | I2C_CON_AA;
1a000f28:	232c      	movs	r3, #44	; 0x2c
1a000f2a:	6183      	str	r3, [r0, #24]
 * @note   This function sets the controller to transmit START condition when
 *          the bus becomes free.
 */
static INLINE void Chip_I2CM_SendStart(LPC_I2C_T *pI2C)
{
   pI2C->CONSET = I2C_CON_I2EN | I2C_CON_STA;
1a000f2c:	2360      	movs	r3, #96	; 0x60
1a000f2e:	6003      	str	r3, [r0, #0]
1a000f30:	4770      	bx	lr
1a000f32:	bf00      	nop

1a000f34 <Chip_I2CM_XferBlocking>:
   Chip_I2CM_SendStart(pI2C);
}

/* Transmit and Receive data in master mode */
uint32_t Chip_I2CM_XferBlocking(LPC_I2C_T *pI2C, I2CM_XFER_T *xfer)
{
1a000f34:	b538      	push	{r3, r4, r5, lr}
1a000f36:	4604      	mov	r4, r0
1a000f38:	460d      	mov	r5, r1
   uint32_t ret = 0;
   /* start transfer */
   Chip_I2CM_Xfer(pI2C, xfer);
1a000f3a:	f7ff fff3 	bl	1a000f24 <Chip_I2CM_Xfer>
}

/* Transmit and Receive data in master mode */
uint32_t Chip_I2CM_XferBlocking(LPC_I2C_T *pI2C, I2CM_XFER_T *xfer)
{
   uint32_t ret = 0;
1a000f3e:	2000      	movs	r0, #0
   /* start transfer */
   Chip_I2CM_Xfer(pI2C, xfer);

   while (ret == 0) {
1a000f40:	e007      	b.n	1a000f52 <Chip_I2CM_XferBlocking+0x1e>
 * @return Returns 0 if state didn't change
 * @note
 */
static INLINE uint32_t Chip_I2CM_StateChanged(LPC_I2C_T *pI2C)
{
   return pI2C->CONSET & I2C_CON_SI;
1a000f42:	6823      	ldr	r3, [r4, #0]
       /* wait for status change interrupt */
       while ( Chip_I2CM_StateChanged(pI2C) == 0) {}
1a000f44:	f013 0f08 	tst.w	r3, #8
1a000f48:	d0fb      	beq.n	1a000f42 <Chip_I2CM_XferBlocking+0xe>
       /* call state change handler */
       ret = Chip_I2CM_XferHandler(pI2C, xfer);
1a000f4a:	4629      	mov	r1, r5
1a000f4c:	4620      	mov	r0, r4
1a000f4e:	f7ff ff59 	bl	1a000e04 <Chip_I2CM_XferHandler>
{
   uint32_t ret = 0;
   /* start transfer */
   Chip_I2CM_Xfer(pI2C, xfer);

   while (ret == 0) {
1a000f52:	2800      	cmp	r0, #0
1a000f54:	d0f5      	beq.n	1a000f42 <Chip_I2CM_XferBlocking+0xe>
       while ( Chip_I2CM_StateChanged(pI2C) == 0) {}
       /* call state change handler */
       ret = Chip_I2CM_XferHandler(pI2C, xfer);
   }
   return ret;
}
1a000f56:	bd38      	pop	{r3, r4, r5, pc}

1a000f58 <Chip_SetupCoreClock>:
/*****************************************************************************
 * Public functions
 ****************************************************************************/
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
1a000f58:	b570      	push	{r4, r5, r6, lr}
1a000f5a:	b092      	sub	sp, #72	; 0x48
1a000f5c:	4605      	mov	r5, r0
1a000f5e:	460e      	mov	r6, r1
1a000f60:	4614      	mov	r4, r2
   int i;
   volatile uint32_t delay = 5500;
1a000f62:	f241 537c 	movw	r3, #5500	; 0x157c
1a000f66:	9311      	str	r3, [sp, #68]	; 0x44
   uint32_t direct = 0;
   PLL_PARAM_T ppll;

   if (clkin == CLKIN_CRYSTAL) {
1a000f68:	2806      	cmp	r0, #6
1a000f6a:	d101      	bne.n	1a000f70 <Chip_SetupCoreClock+0x18>
       /* Switch main system clocking to crystal */
       Chip_Clock_EnableCrystal();
1a000f6c:	f7ff fc18 	bl	1a0007a0 <Chip_Clock_EnableCrystal>
   }
   Chip_Clock_SetBaseClock(CLK_BASE_MX, clkin, true, false);
1a000f70:	2300      	movs	r3, #0
1a000f72:	2201      	movs	r2, #1
1a000f74:	4629      	mov	r1, r5
1a000f76:	2004      	movs	r0, #4
1a000f78:	f7ff fd38 	bl	1a0009ec <Chip_Clock_SetBaseClock>
 * Saves power if the main PLL is not needed.
 */
__STATIC_INLINE void Chip_Clock_DisableMainPLL(void)
{
   /* power down main PLL */
   LPC_CGU->PLL1_CTRL |= 1;
1a000f7c:	4a49      	ldr	r2, [pc, #292]	; (1a0010a4 <Chip_SetupCoreClock+0x14c>)
1a000f7e:	6c53      	ldr	r3, [r2, #68]	; 0x44
1a000f80:	f043 0301 	orr.w	r3, r3, #1
1a000f84:	6453      	str	r3, [r2, #68]	; 0x44
   Chip_Clock_DisableMainPLL(); /* Disable PLL */

   /* Calculate the PLL Parameters */
   ppll.srcin = clkin;
1a000f86:	f88d 5028 	strb.w	r5, [sp, #40]	; 0x28
   Chip_Clock_CalcMainPLLValue(core_freq, &ppll);
1a000f8a:	a909      	add	r1, sp, #36	; 0x24
1a000f8c:	4630      	mov	r0, r6
1a000f8e:	f7ff fca5 	bl	1a0008dc <Chip_Clock_CalcMainPLLValue>

   if (core_freq > 110000000UL) {
1a000f92:	4b45      	ldr	r3, [pc, #276]	; (1a0010a8 <Chip_SetupCoreClock+0x150>)
1a000f94:	429e      	cmp	r6, r3
1a000f96:	d935      	bls.n	1a001004 <Chip_SetupCoreClock+0xac>
       if (!(ppll.ctrl & (1 << 7)) || ppll.psel) {
1a000f98:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a000f9a:	f013 0f80 	tst.w	r3, #128	; 0x80
1a000f9e:	d001      	beq.n	1a000fa4 <Chip_SetupCoreClock+0x4c>
1a000fa0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
1a000fa2:	b352      	cbz	r2, 1a000ffa <Chip_SetupCoreClock+0xa2>
           PLL_PARAM_T lpll;
           /* Calculate the PLL Parameters */
           lpll.srcin = clkin;
1a000fa4:	f88d 5008 	strb.w	r5, [sp, #8]
           Chip_Clock_CalcMainPLLValue(110000000UL, &lpll);
1a000fa8:	a901      	add	r1, sp, #4
1a000faa:	483f      	ldr	r0, [pc, #252]	; (1a0010a8 <Chip_SetupCoreClock+0x150>)
1a000fac:	f7ff fc96 	bl	1a0008dc <Chip_Clock_CalcMainPLLValue>
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
   /* power up main PLL */
   LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8);
1a000fb0:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a000fb4:	9b01      	ldr	r3, [sp, #4]
1a000fb6:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a000fba:	9a05      	ldr	r2, [sp, #20]
1a000fbc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a000fc0:	9a03      	ldr	r2, [sp, #12]
1a000fc2:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a000fc6:	9a04      	ldr	r2, [sp, #16]
1a000fc8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a000fcc:	4a35      	ldr	r2, [pc, #212]	; (1a0010a4 <Chip_SetupCoreClock+0x14c>)
1a000fce:	6453      	str	r3, [r2, #68]	; 0x44
 * @note   The main PLL should be locked prior to using it as a clock input for a base clock.
 */
__STATIC_INLINE int Chip_Clock_MainPLLLocked(void)
{
   /* Return true if locked */
   return (LPC_CGU->PLL1_STAT & 1) != 0;
1a000fd0:	4b34      	ldr	r3, [pc, #208]	; (1a0010a4 <Chip_SetupCoreClock+0x14c>)
1a000fd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
           Chip_Clock_SetupMainPLL(&lpll);
           /* Wait for the PLL to lock */
           while(!Chip_Clock_MainPLLLocked()) {}
1a000fd4:	f013 0f01 	tst.w	r3, #1
1a000fd8:	d0fa      	beq.n	1a000fd0 <Chip_SetupCoreClock+0x78>
           Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
1a000fda:	2300      	movs	r3, #0
1a000fdc:	2201      	movs	r2, #1
1a000fde:	2109      	movs	r1, #9
1a000fe0:	2004      	movs	r0, #4
1a000fe2:	f7ff fd03 	bl	1a0009ec <Chip_Clock_SetBaseClock>
           while(delay --){}
1a000fe6:	9b11      	ldr	r3, [sp, #68]	; 0x44
1a000fe8:	1e5a      	subs	r2, r3, #1
1a000fea:	9211      	str	r2, [sp, #68]	; 0x44
1a000fec:	2b00      	cmp	r3, #0
1a000fee:	d1fa      	bne.n	1a000fe6 <Chip_SetupCoreClock+0x8e>
           delay = 5500;
1a000ff0:	f241 537c 	movw	r3, #5500	; 0x157c
1a000ff4:	9311      	str	r3, [sp, #68]	; 0x44
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
   int i;
   volatile uint32_t delay = 5500;
   uint32_t direct = 0;
1a000ff6:	2500      	movs	r5, #0
   /* Calculate the PLL Parameters */
   ppll.srcin = clkin;
   Chip_Clock_CalcMainPLLValue(core_freq, &ppll);

   if (core_freq > 110000000UL) {
       if (!(ppll.ctrl & (1 << 7)) || ppll.psel) {
1a000ff8:	e005      	b.n	1a001006 <Chip_SetupCoreClock+0xae>
           Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
           while(delay --){}
           delay = 5500;
       } else {
           direct = 1;
           ppll.ctrl &= ~(1 << 7);
1a000ffa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a000ffe:	9309      	str	r3, [sp, #36]	; 0x24
           while(!Chip_Clock_MainPLLLocked()) {}
           Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
           while(delay --){}
           delay = 5500;
       } else {
           direct = 1;
1a001000:	2501      	movs	r5, #1
1a001002:	e000      	b.n	1a001006 <Chip_SetupCoreClock+0xae>
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
   int i;
   volatile uint32_t delay = 5500;
   uint32_t direct = 0;
1a001004:	2500      	movs	r5, #0
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
   /* power up main PLL */
   LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8);
1a001006:	f89d 2028 	ldrb.w	r2, [sp, #40]	; 0x28
1a00100a:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a00100c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a001010:	9a0d      	ldr	r2, [sp, #52]	; 0x34
1a001012:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a001016:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
1a001018:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a00101c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
1a00101e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a001022:	4a20      	ldr	r2, [pc, #128]	; (1a0010a4 <Chip_SetupCoreClock+0x14c>)
1a001024:	6453      	str	r3, [r2, #68]	; 0x44
 * @note   The main PLL should be locked prior to using it as a clock input for a base clock.
 */
__STATIC_INLINE int Chip_Clock_MainPLLLocked(void)
{
   /* Return true if locked */
   return (LPC_CGU->PLL1_STAT & 1) != 0;
1a001026:	4b1f      	ldr	r3, [pc, #124]	; (1a0010a4 <Chip_SetupCoreClock+0x14c>)
1a001028:	6c1b      	ldr	r3, [r3, #64]	; 0x40

   /* Setup and start the PLL */
   Chip_Clock_SetupMainPLL(&ppll);

   /* Wait for the PLL to lock */
   while(!Chip_Clock_MainPLLLocked()) {}
1a00102a:	f013 0f01 	tst.w	r3, #1
1a00102e:	d0fa      	beq.n	1a001026 <Chip_SetupCoreClock+0xce>

   /* Set core clock base as PLL1 */
   Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
1a001030:	2300      	movs	r3, #0
1a001032:	2201      	movs	r2, #1
1a001034:	2109      	movs	r1, #9
1a001036:	2004      	movs	r0, #4
1a001038:	f7ff fcd8 	bl	1a0009ec <Chip_Clock_SetBaseClock>

   while(delay --){} /* Wait for approx 50 uSec */
1a00103c:	9b11      	ldr	r3, [sp, #68]	; 0x44
1a00103e:	1e5a      	subs	r2, r3, #1
1a001040:	9211      	str	r2, [sp, #68]	; 0x44
1a001042:	2b00      	cmp	r3, #0
1a001044:	d1fa      	bne.n	1a00103c <Chip_SetupCoreClock+0xe4>
   if (direct) {
1a001046:	b1d5      	cbz	r5, 1a00107e <Chip_SetupCoreClock+0x126>
       delay = 5500;
1a001048:	f241 537c 	movw	r3, #5500	; 0x157c
1a00104c:	9311      	str	r3, [sp, #68]	; 0x44
       ppll.ctrl |= 1 << 7;
1a00104e:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a001050:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a001054:	9309      	str	r3, [sp, #36]	; 0x24
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
   /* power up main PLL */
   LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8);
1a001056:	f89d 2028 	ldrb.w	r2, [sp, #40]	; 0x28
1a00105a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a00105e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
1a001060:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a001064:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
1a001066:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a00106a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
1a00106c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a001070:	4a0c      	ldr	r2, [pc, #48]	; (1a0010a4 <Chip_SetupCoreClock+0x14c>)
1a001072:	6453      	str	r3, [r2, #68]	; 0x44
       Chip_Clock_SetupMainPLL(&ppll); /* Set DIRECT to operate at full frequency */
       while(delay --){} /* Wait for approx 50 uSec */
1a001074:	9b11      	ldr	r3, [sp, #68]	; 0x44
1a001076:	1e5a      	subs	r2, r3, #1
1a001078:	9211      	str	r2, [sp, #68]	; 0x44
1a00107a:	2b00      	cmp	r3, #0
1a00107c:	d1fa      	bne.n	1a001074 <Chip_SetupCoreClock+0x11c>
   }

   if (setbase) {
1a00107e:	b964      	cbnz	r4, 1a00109a <Chip_SetupCoreClock+0x142>
1a001080:	e00e      	b.n	1a0010a0 <Chip_SetupCoreClock+0x148>
       /* Setup system base clocks and initial states. This won't enable and
          disable individual clocks, but sets up the base clock sources for
          each individual peripheral clock. */
       for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
           Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
1a001082:	480a      	ldr	r0, [pc, #40]	; (1a0010ac <Chip_SetupCoreClock+0x154>)
1a001084:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a001088:	78cb      	ldrb	r3, [r1, #3]
1a00108a:	788a      	ldrb	r2, [r1, #2]
1a00108c:	7849      	ldrb	r1, [r1, #1]
1a00108e:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a001092:	f7ff fcab 	bl	1a0009ec <Chip_Clock_SetBaseClock>

   if (setbase) {
       /* Setup system base clocks and initial states. This won't enable and
          disable individual clocks, but sets up the base clock sources for
          each individual peripheral clock. */
       for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a001096:	3401      	adds	r4, #1
1a001098:	e000      	b.n	1a00109c <Chip_SetupCoreClock+0x144>
1a00109a:	2400      	movs	r4, #0
1a00109c:	2c11      	cmp	r4, #17
1a00109e:	d9f0      	bls.n	1a001082 <Chip_SetupCoreClock+0x12a>
           Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
                                   InitClkStates[i].autoblock_enab, InitClkStates[i].powerdn);
       }
   }
}
1a0010a0:	b012      	add	sp, #72	; 0x48
1a0010a2:	bd70      	pop	{r4, r5, r6, pc}
1a0010a4:	40050000 	.word	0x40050000
1a0010a8:	068e7780 	.word	0x068e7780
1a0010ac:	1a001e20 	.word	0x1a001e20

1a0010b0 <Chip_UART_GetIndex>:

/* Returns clock index for the peripheral block */
static int Chip_UART_GetIndex(LPC_USART_T *pUART)
{
   uint32_t base = (uint32_t) pUART;
   switch(base) {
1a0010b0:	4b09      	ldr	r3, [pc, #36]	; (1a0010d8 <Chip_UART_GetIndex+0x28>)
1a0010b2:	4298      	cmp	r0, r3
1a0010b4:	d009      	beq.n	1a0010ca <Chip_UART_GetIndex+0x1a>
1a0010b6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
1a0010ba:	4298      	cmp	r0, r3
1a0010bc:	d007      	beq.n	1a0010ce <Chip_UART_GetIndex+0x1e>
1a0010be:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
1a0010c2:	4298      	cmp	r0, r3
1a0010c4:	d005      	beq.n	1a0010d2 <Chip_UART_GetIndex+0x22>
       case LPC_USART0_BASE:
           return 0;
1a0010c6:	2000      	movs	r0, #0
1a0010c8:	4770      	bx	lr
       case LPC_UART1_BASE:
           return 1;
       case LPC_USART2_BASE:
           return 2;
1a0010ca:	2002      	movs	r0, #2
1a0010cc:	4770      	bx	lr
       case LPC_USART3_BASE:
           return 3;
1a0010ce:	2003      	movs	r0, #3
1a0010d0:	4770      	bx	lr
   uint32_t base = (uint32_t) pUART;
   switch(base) {
       case LPC_USART0_BASE:
           return 0;
       case LPC_UART1_BASE:
           return 1;
1a0010d2:	2001      	movs	r0, #1
       case LPC_USART3_BASE:
           return 3;
       default:
           return 0; /* Should never come here */
   }
}
1a0010d4:	4770      	bx	lr
1a0010d6:	bf00      	nop
1a0010d8:	400c1000 	.word	0x400c1000

1a0010dc <Chip_UART_Init>:
 * Public functions
 ****************************************************************************/

/* Initializes the pUART peripheral */
void Chip_UART_Init(LPC_USART_T *pUART)
{
1a0010dc:	b530      	push	{r4, r5, lr}
1a0010de:	b083      	sub	sp, #12
1a0010e0:	4604      	mov	r4, r0
    volatile uint32_t tmp;

   /* Enable UART clocking. UART base clock(s) must already be enabled */
   Chip_Clock_EnableOpts(UART_PClock[Chip_UART_GetIndex(pUART)], true, true, 1);
1a0010e2:	f7ff ffe5 	bl	1a0010b0 <Chip_UART_GetIndex>
1a0010e6:	2301      	movs	r3, #1
1a0010e8:	461a      	mov	r2, r3
1a0010ea:	4619      	mov	r1, r3
1a0010ec:	4d0d      	ldr	r5, [pc, #52]	; (1a001124 <Chip_UART_Init+0x48>)
1a0010ee:	f835 0010 	ldrh.w	r0, [r5, r0, lsl #1]
1a0010f2:	f7ff fcc1 	bl	1a000a78 <Chip_Clock_EnableOpts>
 *         with a RX trip level of 8 characters, use something like
 *         (UART_FCR_FIFO_EN | UART_FCR_TRG_LEV2)
 */
STATIC INLINE void Chip_UART_SetupFIFOS(LPC_USART_T *pUART, uint32_t fcr)
{
   pUART->FCR = fcr;
1a0010f6:	2307      	movs	r3, #7
1a0010f8:	60a3      	str	r3, [r4, #8]
 * @param  pUART   : Pointer to selected pUART peripheral
 * @return Nothing
 */
STATIC INLINE void Chip_UART_TXDisable(LPC_USART_T *pUART)
{
    pUART->TER2 = 0;
1a0010fa:	2300      	movs	r3, #0
1a0010fc:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Disable Tx */
    Chip_UART_TXDisable(pUART);

    /* Disable interrupts */
   pUART->IER = 0;
1a0010fe:	6063      	str	r3, [r4, #4]
   /* Set LCR to default state */
   pUART->LCR = 0;
1a001100:	60e3      	str	r3, [r4, #12]
   /* Set ACR to default state */
   pUART->ACR = 0;
1a001102:	6223      	str	r3, [r4, #32]
    /* Set RS485 control to default state */
   pUART->RS485CTRL = 0;
1a001104:	64e3      	str	r3, [r4, #76]	; 0x4c
   /* Set RS485 delay timer to default state */
   pUART->RS485DLY = 0;
1a001106:	6563      	str	r3, [r4, #84]	; 0x54
   /* Set RS485 addr match to default state */
   pUART->RS485ADRMATCH = 0;
1a001108:	6523      	str	r3, [r4, #80]	; 0x50

    /* Clear MCR */
    if (pUART == LPC_UART1) {
1a00110a:	4b07      	ldr	r3, [pc, #28]	; (1a001128 <Chip_UART_Init+0x4c>)
1a00110c:	429c      	cmp	r4, r3
1a00110e:	d103      	bne.n	1a001118 <Chip_UART_Init+0x3c>
       /* Set Modem Control to default state */
       pUART->MCR = 0;
1a001110:	2300      	movs	r3, #0
1a001112:	6123      	str	r3, [r4, #16]
       /*Dummy Reading to Clear Status */
       tmp = pUART->MSR;
1a001114:	69a3      	ldr	r3, [r4, #24]
1a001116:	9301      	str	r3, [sp, #4]
 *         stop bit, and even (enabled) parity would be
 *         (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
   pUART->LCR = config;
1a001118:	2303      	movs	r3, #3
1a00111a:	60e3      	str	r3, [r4, #12]

   /* Default 8N1, with DLAB disabled */
   Chip_UART_ConfigData(pUART, (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_DIS));

   /* Disable fractional divider */
   pUART->FDR = 0x10;
1a00111c:	2310      	movs	r3, #16
1a00111e:	62a3      	str	r3, [r4, #40]	; 0x28
}
1a001120:	b003      	add	sp, #12
1a001122:	bd30      	pop	{r4, r5, pc}
1a001124:	1a001e70 	.word	0x1a001e70
1a001128:	40082000 	.word	0x40082000

1a00112c <Chip_UART_SetBaud>:
   return readBytes;
}

/* Determines and sets best dividers to get a target bit rate */
uint32_t Chip_UART_SetBaud(LPC_USART_T *pUART, uint32_t baudrate)
{
1a00112c:	b538      	push	{r3, r4, r5, lr}
1a00112e:	4605      	mov	r5, r0
1a001130:	460c      	mov	r4, r1
   uint32_t div, divh, divl, clkin;

   /* Determine UART clock in rate without FDR */
   clkin = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a001132:	f7ff ffbd 	bl	1a0010b0 <Chip_UART_GetIndex>
1a001136:	4b0c      	ldr	r3, [pc, #48]	; (1a001168 <Chip_UART_SetBaud+0x3c>)
1a001138:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a00113c:	f7ff fcd4 	bl	1a000ae8 <Chip_Clock_GetRate>
   div = clkin / (baudrate * 16);
1a001140:	0123      	lsls	r3, r4, #4
1a001142:	fbb0 f3f3 	udiv	r3, r0, r3
 * @param  pUART   : Pointer to selected UART peripheral
 * @return Nothing
 */
STATIC INLINE void Chip_UART_EnableDivisorAccess(LPC_USART_T *pUART)
{
   pUART->LCR |= UART_LCR_DLAB_EN;
1a001146:	68ea      	ldr	r2, [r5, #12]
1a001148:	f042 0280 	orr.w	r2, r2, #128	; 0x80
1a00114c:	60ea      	str	r2, [r5, #12]
1a00114e:	b2da      	uxtb	r2, r3
 *         order to access the USART Divisor Latches. This function
 *         doesn't alter the DLAB state.
 */
STATIC INLINE void Chip_UART_SetDivisorLatches(LPC_USART_T *pUART, uint8_t dll, uint8_t dlm)
{
   pUART->DLL = (uint32_t) dll;
1a001150:	602a      	str	r2, [r5, #0]
1a001152:	f3c3 2207 	ubfx	r2, r3, #8, #8
   pUART->DLM = (uint32_t) dlm;
1a001156:	606a      	str	r2, [r5, #4]
 * @param  pUART   : Pointer to selected UART peripheral
 * @return Nothing
 */
STATIC INLINE void Chip_UART_DisableDivisorAccess(LPC_USART_T *pUART)
{
   pUART->LCR &= ~UART_LCR_DLAB_EN;
1a001158:	68ea      	ldr	r2, [r5, #12]
1a00115a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
1a00115e:	60ea      	str	r2, [r5, #12]
   Chip_UART_DisableDivisorAccess(pUART);

   /* Fractional FDR alreadt setup for 1 in UART init */

   return clkin / div;
}
1a001160:	fbb0 f0f3 	udiv	r0, r0, r3
1a001164:	bd38      	pop	{r3, r4, r5, pc}
1a001166:	bf00      	nop
1a001168:	1a001e68 	.word	0x1a001e68

1a00116c <Chip_UART_SetBaudFDR>:
    Chip_UART_ABIntHandler(pUART);
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
1a00116c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a001170:	b083      	sub	sp, #12
1a001172:	4683      	mov	fp, r0
1a001174:	4688      	mov	r8, r1
   uint32_t sdiv = 0, sm = 1, sd = 0;
   uint32_t pclk, m, d;
   uint32_t odiff = -1UL; /* old best diff */

   /* Get base clock for the corresponding UART */
   pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a001176:	f7ff ff9b 	bl	1a0010b0 <Chip_UART_GetIndex>
1a00117a:	4b34      	ldr	r3, [pc, #208]	; (1a00124c <Chip_UART_SetBaudFDR+0xe0>)
1a00117c:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a001180:	f7ff fcb2 	bl	1a000ae8 <Chip_Clock_GetRate>
1a001184:	4606      	mov	r6, r0
/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
   uint32_t sdiv = 0, sm = 1, sd = 0;
   uint32_t pclk, m, d;
   uint32_t odiff = -1UL; /* old best diff */
1a001186:	f04f 37ff 	mov.w	r7, #4294967295

   /* Get base clock for the corresponding UART */
   pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);

   /* Loop through all possible fractional divider values */
   for (m = 1; odiff && m < 16; m++) {
1a00118a:	2401      	movs	r4, #1
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
   uint32_t sdiv = 0, sm = 1, sd = 0;
1a00118c:	2300      	movs	r3, #0
1a00118e:	9301      	str	r3, [sp, #4]
1a001190:	46a2      	mov	sl, r4
1a001192:	4699      	mov	r9, r3

   /* Get base clock for the corresponding UART */
   pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);

   /* Loop through all possible fractional divider values */
   for (m = 1; odiff && m < 16; m++) {
1a001194:	e029      	b.n	1a0011ea <Chip_UART_SetBaudFDR+0x7e>
       for (d = 0; d < m; d++) {
           uint32_t diff, div;
           uint64_t dval = (((uint64_t) pclk << 28) * m) / (baud * (m + d));
1a001196:	2300      	movs	r3, #0
1a001198:	0932      	lsrs	r2, r6, #4
1a00119a:	0730      	lsls	r0, r6, #28
1a00119c:	fba4 0100 	umull	r0, r1, r4, r0
1a0011a0:	fb04 1102 	mla	r1, r4, r2, r1
1a0011a4:	1962      	adds	r2, r4, r5
1a0011a6:	fb08 f202 	mul.w	r2, r8, r2
1a0011aa:	f000 fc69 	bl	1a001a80 <__aeabi_uldivmod>

           /* Lower 32-bit of dval has diff */
           diff = (uint32_t) dval;
1a0011ae:	4603      	mov	r3, r0
           /* Upper 32-bit of dval has div */
           div = (uint32_t) (dval >> 32);
1a0011b0:	460a      	mov	r2, r1

           /* Closer to next div */
           if ((int)diff < 0) {
1a0011b2:	2800      	cmp	r0, #0
1a0011b4:	da01      	bge.n	1a0011ba <Chip_UART_SetBaudFDR+0x4e>
               diff = -diff;
1a0011b6:	4243      	negs	r3, r0
               div ++;
1a0011b8:	1c4a      	adds	r2, r1, #1
           }

           /* Check if new value is worse than old or out of range */
           if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
1a0011ba:	429f      	cmp	r7, r3
1a0011bc:	d30a      	bcc.n	1a0011d4 <Chip_UART_SetBaudFDR+0x68>
1a0011be:	b14a      	cbz	r2, 1a0011d4 <Chip_UART_SetBaudFDR+0x68>
1a0011c0:	0c11      	lsrs	r1, r2, #16
1a0011c2:	d107      	bne.n	1a0011d4 <Chip_UART_SetBaudFDR+0x68>
1a0011c4:	2a02      	cmp	r2, #2
1a0011c6:	d800      	bhi.n	1a0011ca <Chip_UART_SetBaudFDR+0x5e>
1a0011c8:	b925      	cbnz	r5, 1a0011d4 <Chip_UART_SetBaudFDR+0x68>
           sd = d;
           sm = m;
           odiff = diff;

           /* On perfect match, break loop */
           if(!diff) {
1a0011ca:	b14b      	cbz	r3, 1a0011e0 <Chip_UART_SetBaudFDR+0x74>

           /* Store the new better values */
           sdiv = div;
           sd = d;
           sm = m;
           odiff = diff;
1a0011cc:	461f      	mov	r7, r3
               continue;
           }

           /* Store the new better values */
           sdiv = div;
           sd = d;
1a0011ce:	9501      	str	r5, [sp, #4]
           sm = m;
1a0011d0:	46a2      	mov	sl, r4
           if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
               continue;
           }

           /* Store the new better values */
           sdiv = div;
1a0011d2:	4691      	mov	r9, r2
   /* Get base clock for the corresponding UART */
   pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);

   /* Loop through all possible fractional divider values */
   for (m = 1; odiff && m < 16; m++) {
       for (d = 0; d < m; d++) {
1a0011d4:	3501      	adds	r5, #1
1a0011d6:	e000      	b.n	1a0011da <Chip_UART_SetBaudFDR+0x6e>
1a0011d8:	2500      	movs	r5, #0
1a0011da:	42ac      	cmp	r4, r5
1a0011dc:	d8db      	bhi.n	1a001196 <Chip_UART_SetBaudFDR+0x2a>
1a0011de:	e003      	b.n	1a0011e8 <Chip_UART_SetBaudFDR+0x7c>

           /* Store the new better values */
           sdiv = div;
           sd = d;
           sm = m;
           odiff = diff;
1a0011e0:	461f      	mov	r7, r3
               continue;
           }

           /* Store the new better values */
           sdiv = div;
           sd = d;
1a0011e2:	9501      	str	r5, [sp, #4]
           sm = m;
1a0011e4:	46a2      	mov	sl, r4
           if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
               continue;
           }

           /* Store the new better values */
           sdiv = div;
1a0011e6:	4691      	mov	r9, r2

   /* Get base clock for the corresponding UART */
   pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);

   /* Loop through all possible fractional divider values */
   for (m = 1; odiff && m < 16; m++) {
1a0011e8:	3401      	adds	r4, #1
1a0011ea:	b10f      	cbz	r7, 1a0011f0 <Chip_UART_SetBaudFDR+0x84>
1a0011ec:	2c0f      	cmp	r4, #15
1a0011ee:	d9f3      	bls.n	1a0011d8 <Chip_UART_SetBaudFDR+0x6c>
           }
       }
   }

   /* Return 0 if a vaild divisor is not possible */
   if (!sdiv) {
1a0011f0:	f1b9 0f00 	cmp.w	r9, #0
1a0011f4:	d026      	beq.n	1a001244 <Chip_UART_SetBaudFDR+0xd8>
 * @param  pUART   : Pointer to selected UART peripheral
 * @return Nothing
 */
STATIC INLINE void Chip_UART_EnableDivisorAccess(LPC_USART_T *pUART)
{
   pUART->LCR |= UART_LCR_DLAB_EN;
1a0011f6:	f8db 300c 	ldr.w	r3, [fp, #12]
1a0011fa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a0011fe:	f8cb 300c 	str.w	r3, [fp, #12]
1a001202:	fa5f f389 	uxtb.w	r3, r9
 *         order to access the USART Divisor Latches. This function
 *         doesn't alter the DLAB state.
 */
STATIC INLINE void Chip_UART_SetDivisorLatches(LPC_USART_T *pUART, uint8_t dll, uint8_t dlm)
{
   pUART->DLL = (uint32_t) dll;
1a001206:	f8cb 3000 	str.w	r3, [fp]
1a00120a:	f3c9 2307 	ubfx	r3, r9, #8, #8
   pUART->DLM = (uint32_t) dlm;
1a00120e:	f8cb 3004 	str.w	r3, [fp, #4]
 * @param  pUART   : Pointer to selected UART peripheral
 * @return Nothing
 */
STATIC INLINE void Chip_UART_DisableDivisorAccess(LPC_USART_T *pUART)
{
   pUART->LCR &= ~UART_LCR_DLAB_EN;
1a001212:	f8db 300c 	ldr.w	r3, [fp, #12]
1a001216:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a00121a:	f8cb 300c 	str.w	r3, [fp, #12]
   Chip_UART_EnableDivisorAccess(pUART);
   Chip_UART_SetDivisorLatches(pUART, UART_LOAD_DLL(sdiv), UART_LOAD_DLM(sdiv));
   Chip_UART_DisableDivisorAccess(pUART);

   /* Set best fractional divider */
   pUART->FDR = (UART_FDR_MULVAL(sm) | UART_FDR_DIVADDVAL(sd));
1a00121e:	ea4f 130a 	mov.w	r3, sl, lsl #4
1a001222:	b2da      	uxtb	r2, r3
1a001224:	9901      	ldr	r1, [sp, #4]
1a001226:	f001 030f 	and.w	r3, r1, #15
1a00122a:	4313      	orrs	r3, r2
1a00122c:	f8cb 3028 	str.w	r3, [fp, #40]	; 0x28

   /* Return actual baud rate */
   return (pclk >> 4) * sm / (sdiv * (sm + sd));
1a001230:	0933      	lsrs	r3, r6, #4
1a001232:	fb03 f30a 	mul.w	r3, r3, sl
1a001236:	eb0a 0001 	add.w	r0, sl, r1
1a00123a:	fb00 f009 	mul.w	r0, r0, r9
1a00123e:	fbb3 f0f0 	udiv	r0, r3, r0
1a001242:	e000      	b.n	1a001246 <Chip_UART_SetBaudFDR+0xda>
       }
   }

   /* Return 0 if a vaild divisor is not possible */
   if (!sdiv) {
       return 0;
1a001244:	2000      	movs	r0, #0
   /* Set best fractional divider */
   pUART->FDR = (UART_FDR_MULVAL(sm) | UART_FDR_DIVADDVAL(sd));

   /* Return actual baud rate */
   return (pclk >> 4) * sm / (sdiv * (sm + sd));
}
1a001246:	b003      	add	sp, #12
1a001248:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a00124c:	1a001e68 	.word	0x1a001e68

1a001250 <Board_LED_Init>:
   }
#endif
}

static void Board_LED_Init()
{
1a001250:	b470      	push	{r4, r5, r6}
   uint32_t idx;

   for (idx = 0; idx < (sizeof(gpioLEDBits) / sizeof(io_port_t)); ++idx) {
1a001252:	2100      	movs	r1, #0
1a001254:	e014      	b.n	1a001280 <Board_LED_Init+0x30>
       /* Set pin direction and init to off */
       Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, gpioLEDBits[idx].port, gpioLEDBits[idx].pin);
1a001256:	4a0c      	ldr	r2, [pc, #48]	; (1a001288 <Board_LED_Init+0x38>)
1a001258:	f812 4011 	ldrb.w	r4, [r2, r1, lsl #1]
1a00125c:	eb02 0241 	add.w	r2, r2, r1, lsl #1
1a001260:	7850      	ldrb	r0, [r2, #1]
 * @param  pin     : GPIO pin to set direction on as output
 * @return Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIROutput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
   pGPIO->DIR[port] |= 1UL << pin;
1a001262:	4b0a      	ldr	r3, [pc, #40]	; (1a00128c <Board_LED_Init+0x3c>)
1a001264:	f504 6500 	add.w	r5, r4, #2048	; 0x800
1a001268:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
1a00126c:	2201      	movs	r2, #1
1a00126e:	4082      	lsls	r2, r0
1a001270:	4332      	orrs	r2, r6
1a001272:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 * @return Nothing
 * @note   This function replaces Chip_GPIO_WritePortBit()
 */
STATIC INLINE void Chip_GPIO_SetPinState(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin, bool setting)
{
   pGPIO->B[port][pin] = setting;
1a001276:	eb03 1344 	add.w	r3, r3, r4, lsl #5
1a00127a:	2200      	movs	r2, #0
1a00127c:	541a      	strb	r2, [r3, r0]

static void Board_LED_Init()
{
   uint32_t idx;

   for (idx = 0; idx < (sizeof(gpioLEDBits) / sizeof(io_port_t)); ++idx) {
1a00127e:	3101      	adds	r1, #1
1a001280:	2905      	cmp	r1, #5
1a001282:	d9e8      	bls.n	1a001256 <Board_LED_Init+0x6>
       /* Set pin direction and init to off */
       Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, gpioLEDBits[idx].port, gpioLEDBits[idx].pin);
       Chip_GPIO_SetPinState(LPC_GPIO_PORT, gpioLEDBits[idx].port, gpioLEDBits[idx].pin, (bool) false);
   }
}
1a001284:	bc70      	pop	{r4, r5, r6}
1a001286:	4770      	bx	lr
1a001288:	1a001e80 	.word	0x1a001e80
1a00128c:	400f4000 	.word	0x400f4000

1a001290 <Board_UART_Init>:
 * @note   Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
   LPC_SCU->SFSP[port][pin] = modefunc;
1a001290:	4b03      	ldr	r3, [pc, #12]	; (1a0012a0 <Board_UART_Init+0x10>)
1a001292:	2212      	movs	r2, #18
1a001294:	f8c3 2310 	str.w	r2, [r3, #784]	; 0x310
1a001298:	22d1      	movs	r2, #209	; 0xd1
1a00129a:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
1a00129e:	4770      	bx	lr
1a0012a0:	40086000 	.word	0x40086000

1a0012a4 <Board_Debug_Init>:
   Chip_SCU_PinMuxSet(0x2, 1, (SCU_MODE_INACT | SCU_MODE_INBUFF_EN | SCU_MODE_ZIF_DIS | SCU_MODE_FUNC1));/* P2.1 : UART0_RXD */
}

/* Initialize debug output via UART for board */
void Board_Debug_Init(void)
{
1a0012a4:	b510      	push	{r4, lr}
#if defined(DEBUG_UART)
   Board_UART_Init(DEBUG_UART);
1a0012a6:	4c08      	ldr	r4, [pc, #32]	; (1a0012c8 <Board_Debug_Init+0x24>)
1a0012a8:	4620      	mov	r0, r4
1a0012aa:	f7ff fff1 	bl	1a001290 <Board_UART_Init>

   Chip_UART_Init(DEBUG_UART);
1a0012ae:	4620      	mov	r0, r4
1a0012b0:	f7ff ff14 	bl	1a0010dc <Chip_UART_Init>
   Chip_UART_SetBaudFDR(DEBUG_UART, 115200);
1a0012b4:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a0012b8:	4620      	mov	r0, r4
1a0012ba:	f7ff ff57 	bl	1a00116c <Chip_UART_SetBaudFDR>
 *         stop bit, and even (enabled) parity would be
 *         (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
   pUART->LCR = config;
1a0012be:	2303      	movs	r3, #3
1a0012c0:	60e3      	str	r3, [r4, #12]
 * @param  pUART   : Pointer to selected pUART peripheral
 * @return Nothing
 */
STATIC INLINE void Chip_UART_TXEnable(LPC_USART_T *pUART)
{
    pUART->TER2 = UART_TER2_TXEN;
1a0012c2:	2301      	movs	r3, #1
1a0012c4:	65e3      	str	r3, [r4, #92]	; 0x5c
1a0012c6:	bd10      	pop	{r4, pc}
1a0012c8:	400c1000 	.word	0x400c1000

1a0012cc <Board_Init>:
}

/* Set up and initialize all required blocks and functions related to the
   board hardware */
void Board_Init(void)
{
1a0012cc:	b508      	push	{r3, lr}
   /* Sets up DEBUG UART */
   DEBUGINIT();
1a0012ce:	f7ff ffe9 	bl	1a0012a4 <Board_Debug_Init>

   /* Initializes GPIO */
   Chip_GPIO_Init(LPC_GPIO_PORT);
1a0012d2:	4806      	ldr	r0, [pc, #24]	; (1a0012ec <Board_Init+0x20>)
1a0012d4:	f7ff fc5a 	bl	1a000b8c <Chip_GPIO_Init>

   /* Initialize LEDs */
   Board_LED_Init();
1a0012d8:	f7ff ffba 	bl	1a001250 <Board_LED_Init>
 * RMII PHY, and must be called before calling any Ethernet
 * functions.
 */
STATIC INLINE void Chip_ENET_RMIIEnable(LPC_ENET_T *pENET)
{
   LPC_CREG->CREG6 |= 0x4;
1a0012dc:	4a04      	ldr	r2, [pc, #16]	; (1a0012f0 <Board_Init+0x24>)
1a0012de:	f8d2 312c 	ldr.w	r3, [r2, #300]	; 0x12c
1a0012e2:	f043 0304 	orr.w	r3, r3, #4
1a0012e6:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c
1a0012ea:	bd08      	pop	{r3, pc}
1a0012ec:	400f4000 	.word	0x400f4000
1a0012f0:	40043000 	.word	0x40043000

1a0012f4 <Board_SetupMuxing>:
 * Public functions
 ****************************************************************************/

/* Sets up system pin muxing */
void Board_SetupMuxing(void)
{
1a0012f4:	b410      	push	{r4}
 * @return Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
   uint32_t ix;
   for (ix = 0; ix < arrayLength; ix++ ) {
1a0012f6:	2300      	movs	r3, #0
1a0012f8:	e00c      	b.n	1a001314 <Board_SetupMuxing+0x20>
       Chip_SCU_PinMuxSet(pinArray[ix].pingrp, pinArray[ix].pinnum, pinArray[ix].modefunc);
1a0012fa:	4a09      	ldr	r2, [pc, #36]	; (1a001320 <Board_SetupMuxing+0x2c>)
1a0012fc:	eb02 0183 	add.w	r1, r2, r3, lsl #2
1a001300:	f812 4023 	ldrb.w	r4, [r2, r3, lsl #2]
1a001304:	784a      	ldrb	r2, [r1, #1]
1a001306:	8848      	ldrh	r0, [r1, #2]
 * @note   Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
   LPC_SCU->SFSP[port][pin] = modefunc;
1a001308:	eb02 1244 	add.w	r2, r2, r4, lsl #5
1a00130c:	4905      	ldr	r1, [pc, #20]	; (1a001324 <Board_SetupMuxing+0x30>)
1a00130e:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
 * @return Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
   uint32_t ix;
   for (ix = 0; ix < arrayLength; ix++ ) {
1a001312:	3301      	adds	r3, #1
1a001314:	2b17      	cmp	r3, #23
1a001316:	d9f0      	bls.n	1a0012fa <Board_SetupMuxing+0x6>
   /* Setup system level pin muxing */
   Chip_SCU_SetPinMuxing(pinmuxing, sizeof(pinmuxing) / sizeof(PINMUX_GRP_T));
}
1a001318:	f85d 4b04 	ldr.w	r4, [sp], #4
1a00131c:	4770      	bx	lr
1a00131e:	bf00      	nop
1a001320:	1a001e98 	.word	0x1a001e98
1a001324:	40086000 	.word	0x40086000

1a001328 <Board_SetupClocking>:

/* Set up and initialize clocking prior to call to main */
void Board_SetupClocking(void)
{
1a001328:	b510      	push	{r4, lr}
 */
STATIC INLINE void Chip_CREG_SetFlashAcceleration(uint32_t Hz)
{
   uint32_t FAValue = Hz / 21510000;

   LPC_CREG->FLASHCFGA = (LPC_CREG->FLASHCFGA & (~(0xF << 12))) | (FAValue << 12);
1a00132a:	4a17      	ldr	r2, [pc, #92]	; (1a001388 <Board_SetupClocking+0x60>)
1a00132c:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
1a001330:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a001334:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a001338:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
   LPC_CREG->FLASHCFGB = (LPC_CREG->FLASHCFGB & (~(0xF << 12))) | (FAValue << 12);
1a00133c:	f8d2 3124 	ldr.w	r3, [r2, #292]	; 0x124
1a001340:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a001344:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a001348:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124

   /* Enable Flash acceleration and setup wait states */
   Chip_CREG_SetFlashAcceleration(MAX_CLOCK_FREQ);

   /* Setup System core frequency to MAX_CLOCK_FREQ */
   Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);
1a00134c:	2201      	movs	r2, #1
1a00134e:	490f      	ldr	r1, [pc, #60]	; (1a00138c <Board_SetupClocking+0x64>)
1a001350:	2006      	movs	r0, #6
1a001352:	f7ff fe01 	bl	1a000f58 <Chip_SetupCoreClock>

   /* Setup system base clocks and initial states. This won't enable and
      disable individual clocks, but sets up the base clock sources for
      each individual peripheral clock. */
   for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a001356:	2400      	movs	r4, #0
1a001358:	e00a      	b.n	1a001370 <Board_SetupClocking+0x48>
       Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
1a00135a:	480d      	ldr	r0, [pc, #52]	; (1a001390 <Board_SetupClocking+0x68>)
1a00135c:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a001360:	78cb      	ldrb	r3, [r1, #3]
1a001362:	788a      	ldrb	r2, [r1, #2]
1a001364:	7849      	ldrb	r1, [r1, #1]
1a001366:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a00136a:	f7ff fb3f 	bl	1a0009ec <Chip_Clock_SetBaseClock>
   Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);

   /* Setup system base clocks and initial states. This won't enable and
      disable individual clocks, but sets up the base clock sources for
      each individual peripheral clock. */
   for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a00136e:	3401      	adds	r4, #1
1a001370:	2c02      	cmp	r4, #2
1a001372:	d9f2      	bls.n	1a00135a <Board_SetupClocking+0x32>
       Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
                               InitClkStates[i].autoblock_enab, InitClkStates[i].powerdn);
   }

   /* Reset and enable 32Khz oscillator */
   LPC_CREG->CREG0 &= ~((1 << 3) | (1 << 2));
1a001374:	4b04      	ldr	r3, [pc, #16]	; (1a001388 <Board_SetupClocking+0x60>)
1a001376:	685a      	ldr	r2, [r3, #4]
1a001378:	f022 020c 	bic.w	r2, r2, #12
1a00137c:	605a      	str	r2, [r3, #4]
   LPC_CREG->CREG0 |= (1 << 1) | (1 << 0);
1a00137e:	685a      	ldr	r2, [r3, #4]
1a001380:	f042 0203 	orr.w	r2, r2, #3
1a001384:	605a      	str	r2, [r3, #4]
1a001386:	bd10      	pop	{r4, pc}
1a001388:	40043000 	.word	0x40043000
1a00138c:	0c28cb00 	.word	0x0c28cb00
1a001390:	1a001e8c 	.word	0x1a001e8c

1a001394 <Board_SystemInit>:
}

/* Set up and initialize hardware prior to call to main */
void Board_SystemInit(void)
{
1a001394:	b508      	push	{r3, lr}
   /* Setup system clocking and memory. This is done early to allow the
      application and tools to clear memory and use scatter loading to
      external memory. */
   Board_SetupMuxing();
1a001396:	f7ff ffad 	bl	1a0012f4 <Board_SetupMuxing>
   Board_SetupClocking();
1a00139a:	f7ff ffc5 	bl	1a001328 <Board_SetupClocking>
1a00139e:	bd08      	pop	{r3, pc}

1a0013a0 <ResetISR>:
// not debug) by setting the define 'DONT_RESET_ON_RESTART'.
//
#ifndef DONT_RESET_ON_RESTART

    // Disable interrupts
    __asm volatile ("cpsid i");
1a0013a0:	b672      	cpsid	i
    // Note that we do not use the CMSIS register access mechanism,
    // as there is no guarantee that the project has been configured
    // to use CMSIS.

    // Write to LPC_RGU->RESET_CTRL0
    *(RESET_CONTROL + 0) = 0x10DF1000;
1a0013a2:	4a17      	ldr	r2, [pc, #92]	; (1a001400 <ResetISR+0x60>)
1a0013a4:	4b17      	ldr	r3, [pc, #92]	; (1a001404 <ResetISR+0x64>)
1a0013a6:	601a      	str	r2, [r3, #0]
    // GPIO_RST|AES_RST|ETHERNET_RST|SDIO_RST|DMA_RST|
    // USB1_RST|USB0_RST|LCD_RST|M0_SUB_RST

    // Write to LPC_RGU->RESET_CTRL1
    *(RESET_CONTROL + 1) = 0x01DFF7FF;
1a0013a8:	4a17      	ldr	r2, [pc, #92]	; (1a001408 <ResetISR+0x68>)
1a0013aa:	3304      	adds	r3, #4
1a0013ac:	601a      	str	r2, [r3, #0]
    // RITIMER_RST|TIMER3_RST|TIMER2_RST|TIMER1_RST|TIMER0_RST

    // Clear all pending interrupts in the NVIC
    volatile unsigned int *NVIC_ICPR = (unsigned int *) 0xE000E280;
    unsigned int irqpendloop;
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a0013ae:	2300      	movs	r3, #0
1a0013b0:	e005      	b.n	1a0013be <ResetISR+0x1e>
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
1a0013b2:	f04f 31ff 	mov.w	r1, #4294967295
1a0013b6:	4a15      	ldr	r2, [pc, #84]	; (1a00140c <ResetISR+0x6c>)
1a0013b8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    // RITIMER_RST|TIMER3_RST|TIMER2_RST|TIMER1_RST|TIMER0_RST

    // Clear all pending interrupts in the NVIC
    volatile unsigned int *NVIC_ICPR = (unsigned int *) 0xE000E280;
    unsigned int irqpendloop;
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a0013bc:	3301      	adds	r3, #1
1a0013be:	2b07      	cmp	r3, #7
1a0013c0:	d9f7      	bls.n	1a0013b2 <ResetISR+0x12>
// Reset entry point for your code.
// Sets up a simple runtime environment and initializes the C/C++
// library.
//
//*****************************************************************************
void ResetISR(void) {
1a0013c2:	b510      	push	{r4, lr}
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
    }

    // Reenable interrupts
    __asm volatile ("cpsie i");
1a0013c4:	b662      	cpsie	i

#endif  // ifndef DONT_RESET_ON_RESTART
// *************************************************************

#if defined (__USE_LPCOPEN)
    SystemInit();
1a0013c6:	f000 f829 	bl	1a00141c <SystemInit>
    //
    unsigned int LoadAddr, ExeAddr, SectionLen;
    unsigned int *SectionTableAddr;

    // Load base address of Global Section Table
    SectionTableAddr = &__data_section_table;
1a0013ca:	4b11      	ldr	r3, [pc, #68]	; (1a001410 <ResetISR+0x70>)

    // Copy the data sections from flash to SRAM.
    while (SectionTableAddr < &__data_section_table_end) {
1a0013cc:	e007      	b.n	1a0013de <ResetISR+0x3e>
        LoadAddr = *SectionTableAddr++;
        ExeAddr = *SectionTableAddr++;
        SectionLen = *SectionTableAddr++;
1a0013ce:	f103 040c 	add.w	r4, r3, #12
        data_init(LoadAddr, ExeAddr, SectionLen);
1a0013d2:	689a      	ldr	r2, [r3, #8]
1a0013d4:	6859      	ldr	r1, [r3, #4]
1a0013d6:	6818      	ldr	r0, [r3, #0]
1a0013d8:	f7fe fee2 	bl	1a0001a0 <data_init>

    // Copy the data sections from flash to SRAM.
    while (SectionTableAddr < &__data_section_table_end) {
        LoadAddr = *SectionTableAddr++;
        ExeAddr = *SectionTableAddr++;
        SectionLen = *SectionTableAddr++;
1a0013dc:	4623      	mov	r3, r4

    // Load base address of Global Section Table
    SectionTableAddr = &__data_section_table;

    // Copy the data sections from flash to SRAM.
    while (SectionTableAddr < &__data_section_table_end) {
1a0013de:	4a0d      	ldr	r2, [pc, #52]	; (1a001414 <ResetISR+0x74>)
1a0013e0:	4293      	cmp	r3, r2
1a0013e2:	d3f4      	bcc.n	1a0013ce <ResetISR+0x2e>
1a0013e4:	e006      	b.n	1a0013f4 <ResetISR+0x54>
        data_init(LoadAddr, ExeAddr, SectionLen);
    }
    // At this point, SectionTableAddr = &__bss_section_table;
    // Zero fill the bss segment
    while (SectionTableAddr < &__bss_section_table_end) {
        ExeAddr = *SectionTableAddr++;
1a0013e6:	461c      	mov	r4, r3
        SectionLen = *SectionTableAddr++;
        bss_init(ExeAddr, SectionLen);
1a0013e8:	6859      	ldr	r1, [r3, #4]
1a0013ea:	f854 0b08 	ldr.w	r0, [r4], #8
1a0013ee:	f7fe fee5 	bl	1a0001bc <bss_init>
    }
    // At this point, SectionTableAddr = &__bss_section_table;
    // Zero fill the bss segment
    while (SectionTableAddr < &__bss_section_table_end) {
        ExeAddr = *SectionTableAddr++;
        SectionLen = *SectionTableAddr++;
1a0013f2:	4623      	mov	r3, r4
        SectionLen = *SectionTableAddr++;
        data_init(LoadAddr, ExeAddr, SectionLen);
    }
    // At this point, SectionTableAddr = &__bss_section_table;
    // Zero fill the bss segment
    while (SectionTableAddr < &__bss_section_table_end) {
1a0013f4:	4a08      	ldr	r2, [pc, #32]	; (1a001418 <ResetISR+0x78>)
1a0013f6:	4293      	cmp	r3, r2
1a0013f8:	d3f5      	bcc.n	1a0013e6 <ResetISR+0x46>

#if defined (__REDLIB__)
    // Call the Redlib library, which in turn calls main()
    __main();
#else
    main();
1a0013fa:	f7fe ffc9 	bl	1a000390 <main>
1a0013fe:	e7fe      	b.n	1a0013fe <ResetISR+0x5e>
1a001400:	10df1000 	.word	0x10df1000
1a001404:	40053100 	.word	0x40053100
1a001408:	01dff7ff 	.word	0x01dff7ff
1a00140c:	e000e280 	.word	0xe000e280
1a001410:	1a000114 	.word	0x1a000114
1a001414:	1a000150 	.word	0x1a000150
1a001418:	1a000178 	.word	0x1a000178

1a00141c <SystemInit>:
 * Public functions
 ****************************************************************************/

/* Set up and initialize hardware prior to call to main */
void SystemInit(void)
{
1a00141c:	b508      	push	{r3, lr}

   *pSCB_VTOR = (unsigned int) &__Vectors;
#endif

#if defined(__FPU_PRESENT) && __FPU_PRESENT == 1
   fpuInit();
1a00141e:	f7ff fb89 	bl	1a000b34 <fpuInit>
#if defined(NO_BOARD_LIB)
   /* Chip specific SystemInit */
   Chip_SystemInit();
#else
   /* Board specific SystemInit */
   Board_SystemInit();
1a001422:	f7ff ffb7 	bl	1a001394 <Board_SystemInit>
1a001426:	bd08      	pop	{r3, pc}

1a001428 <boardConfig>:
/*==================[internal functions definition]==========================*/

/*==================[external functions definition]==========================*/

/* Set up and initialize board hardware */
void boardConfig(void) {
1a001428:	b508      	push	{r3, lr}

   /* Read clock settings and update SystemCoreClock variable */
   SystemCoreClockUpdate();
1a00142a:	f7ff f8b5 	bl	1a000598 <SystemCoreClockUpdate>

   Board_Init(); // From Board module (modules/lpc4337_m4/board)
1a00142e:	f7ff ff4d 	bl	1a0012cc <Board_Init>

   /* Inicializar el conteo de Ticks con resolución de 1ms, sin tickHook */
   tickConfig( 1, 0 );
1a001432:	2200      	movs	r2, #0
1a001434:	2001      	movs	r0, #1
1a001436:	2100      	movs	r1, #0
1a001438:	f000 f9fc 	bl	1a001834 <tickConfig>

   /* Inicializar GPIOs */
   gpioConfig( 0, GPIO_ENABLE );
1a00143c:	2105      	movs	r1, #5
1a00143e:	2000      	movs	r0, #0
1a001440:	f000 f886 	bl	1a001550 <gpioConfig>

   /* Configuración de pines de entrada para Teclas de la EDU-CIAA-NXP */
   gpioConfig( TEC1, GPIO_INPUT );
1a001444:	2100      	movs	r1, #0
1a001446:	2024      	movs	r0, #36	; 0x24
1a001448:	f000 f882 	bl	1a001550 <gpioConfig>
   gpioConfig( TEC2, GPIO_INPUT );
1a00144c:	2100      	movs	r1, #0
1a00144e:	2025      	movs	r0, #37	; 0x25
1a001450:	f000 f87e 	bl	1a001550 <gpioConfig>
   gpioConfig( TEC3, GPIO_INPUT );
1a001454:	2100      	movs	r1, #0
1a001456:	2026      	movs	r0, #38	; 0x26
1a001458:	f000 f87a 	bl	1a001550 <gpioConfig>
   gpioConfig( TEC4, GPIO_INPUT );
1a00145c:	2100      	movs	r1, #0
1a00145e:	2027      	movs	r0, #39	; 0x27
1a001460:	f000 f876 	bl	1a001550 <gpioConfig>

   /* Configuración de pines de salida para Leds de la EDU-CIAA-NXP */
   gpioConfig( LEDR, GPIO_OUTPUT );
1a001464:	2101      	movs	r1, #1
1a001466:	2028      	movs	r0, #40	; 0x28
1a001468:	f000 f872 	bl	1a001550 <gpioConfig>
   gpioConfig( LEDG, GPIO_OUTPUT );
1a00146c:	2101      	movs	r1, #1
1a00146e:	2029      	movs	r0, #41	; 0x29
1a001470:	f000 f86e 	bl	1a001550 <gpioConfig>
   gpioConfig( LEDB, GPIO_OUTPUT );
1a001474:	2101      	movs	r1, #1
1a001476:	202a      	movs	r0, #42	; 0x2a
1a001478:	f000 f86a 	bl	1a001550 <gpioConfig>
   gpioConfig( LED1, GPIO_OUTPUT );
1a00147c:	2101      	movs	r1, #1
1a00147e:	202b      	movs	r0, #43	; 0x2b
1a001480:	f000 f866 	bl	1a001550 <gpioConfig>
   gpioConfig( LED2, GPIO_OUTPUT );
1a001484:	2101      	movs	r1, #1
1a001486:	202c      	movs	r0, #44	; 0x2c
1a001488:	f000 f862 	bl	1a001550 <gpioConfig>
   gpioConfig( LED3, GPIO_OUTPUT );
1a00148c:	2101      	movs	r1, #1
1a00148e:	202d      	movs	r0, #45	; 0x2d
1a001490:	f000 f85e 	bl	1a001550 <gpioConfig>


   /* Configuración de pines de entrada de la CIAA-NXP */
   gpioConfig( DI0, GPIO_INPUT );
1a001494:	2100      	movs	r1, #0
1a001496:	202e      	movs	r0, #46	; 0x2e
1a001498:	f000 f85a 	bl	1a001550 <gpioConfig>
   gpioConfig( DI1, GPIO_INPUT );
1a00149c:	2100      	movs	r1, #0
1a00149e:	202f      	movs	r0, #47	; 0x2f
1a0014a0:	f000 f856 	bl	1a001550 <gpioConfig>
   gpioConfig( DI2, GPIO_INPUT );
1a0014a4:	2100      	movs	r1, #0
1a0014a6:	2030      	movs	r0, #48	; 0x30
1a0014a8:	f000 f852 	bl	1a001550 <gpioConfig>
   gpioConfig( DI3, GPIO_INPUT );
1a0014ac:	2100      	movs	r1, #0
1a0014ae:	2031      	movs	r0, #49	; 0x31
1a0014b0:	f000 f84e 	bl	1a001550 <gpioConfig>
   gpioConfig( DI4, GPIO_INPUT );
1a0014b4:	2100      	movs	r1, #0
1a0014b6:	2032      	movs	r0, #50	; 0x32
1a0014b8:	f000 f84a 	bl	1a001550 <gpioConfig>
   gpioConfig( DI5, GPIO_INPUT );
1a0014bc:	2100      	movs	r1, #0
1a0014be:	2033      	movs	r0, #51	; 0x33
1a0014c0:	f000 f846 	bl	1a001550 <gpioConfig>
   gpioConfig( DI6, GPIO_INPUT );
1a0014c4:	2100      	movs	r1, #0
1a0014c6:	2034      	movs	r0, #52	; 0x34
1a0014c8:	f000 f842 	bl	1a001550 <gpioConfig>
   gpioConfig( DI7, GPIO_INPUT );
1a0014cc:	2100      	movs	r1, #0
1a0014ce:	2035      	movs	r0, #53	; 0x35
1a0014d0:	f000 f83e 	bl	1a001550 <gpioConfig>

   /* Configuración de pines de salida de la CIAA-NXP */
   gpioConfig( DO0, GPIO_OUTPUT );
1a0014d4:	2101      	movs	r1, #1
1a0014d6:	2036      	movs	r0, #54	; 0x36
1a0014d8:	f000 f83a 	bl	1a001550 <gpioConfig>
   gpioConfig( DO1, GPIO_OUTPUT );
1a0014dc:	2101      	movs	r1, #1
1a0014de:	2037      	movs	r0, #55	; 0x37
1a0014e0:	f000 f836 	bl	1a001550 <gpioConfig>
   gpioConfig( DO2, GPIO_OUTPUT );
1a0014e4:	2101      	movs	r1, #1
1a0014e6:	2038      	movs	r0, #56	; 0x38
1a0014e8:	f000 f832 	bl	1a001550 <gpioConfig>
   gpioConfig( DO3, GPIO_OUTPUT );
1a0014ec:	2101      	movs	r1, #1
1a0014ee:	2039      	movs	r0, #57	; 0x39
1a0014f0:	f000 f82e 	bl	1a001550 <gpioConfig>
   gpioConfig( DO4, GPIO_OUTPUT );
1a0014f4:	2101      	movs	r1, #1
1a0014f6:	203a      	movs	r0, #58	; 0x3a
1a0014f8:	f000 f82a 	bl	1a001550 <gpioConfig>
   gpioConfig( DO5, GPIO_OUTPUT );
1a0014fc:	2101      	movs	r1, #1
1a0014fe:	203b      	movs	r0, #59	; 0x3b
1a001500:	f000 f826 	bl	1a001550 <gpioConfig>
   gpioConfig( DO6, GPIO_OUTPUT );
1a001504:	2101      	movs	r1, #1
1a001506:	203c      	movs	r0, #60	; 0x3c
1a001508:	f000 f822 	bl	1a001550 <gpioConfig>
   gpioConfig( DO7, GPIO_OUTPUT );
1a00150c:	2101      	movs	r1, #1
1a00150e:	203d      	movs	r0, #61	; 0x3d
1a001510:	f000 f81e 	bl	1a001550 <gpioConfig>
1a001514:	bd08      	pop	{r3, pc}
1a001516:	bf00      	nop

1a001518 <sAPI_NullFuncPtr>:
 * param:  void * - Not used
 * return: bool_t - Return always true
 */
bool_t sAPI_NullFuncPtr(void *ptr){
   return 1;
}
1a001518:	2001      	movs	r0, #1
1a00151a:	4770      	bx	lr

1a00151c <gpioObtainPinConfig>:
/*==================[internal functions definition]==========================*/

static void gpioObtainPinConfig( gpioMap_t pin,
                                int8_t *pinNamePort, int8_t *pinNamePin,
																int8_t *func, int8_t *gpioPort,
																int8_t *gpioPin ){
1a00151c:	b430      	push	{r4, r5}

   *pinNamePort = gpioPinsConfig[pin].pinName.port;
1a00151e:	4d0b      	ldr	r5, [pc, #44]	; (1a00154c <gpioObtainPinConfig+0x30>)
1a001520:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a001524:	182c      	adds	r4, r5, r0
1a001526:	5628      	ldrsb	r0, [r5, r0]
1a001528:	7008      	strb	r0, [r1, #0]
   *pinNamePin  = gpioPinsConfig[pin].pinName.pin;
1a00152a:	f994 1001 	ldrsb.w	r1, [r4, #1]
1a00152e:	7011      	strb	r1, [r2, #0]
   *func        = gpioPinsConfig[pin].func;
1a001530:	f994 2002 	ldrsb.w	r2, [r4, #2]
1a001534:	701a      	strb	r2, [r3, #0]
   *gpioPort    = gpioPinsConfig[pin].gpio.port;
1a001536:	f994 2003 	ldrsb.w	r2, [r4, #3]
1a00153a:	9b02      	ldr	r3, [sp, #8]
1a00153c:	701a      	strb	r2, [r3, #0]
   *gpioPin     = gpioPinsConfig[pin].gpio.pin;
1a00153e:	f994 2004 	ldrsb.w	r2, [r4, #4]
1a001542:	9b03      	ldr	r3, [sp, #12]
1a001544:	701a      	strb	r2, [r3, #0]
}
1a001546:	bc30      	pop	{r4, r5}
1a001548:	4770      	bx	lr
1a00154a:	bf00      	nop
1a00154c:	1a001ef8 	.word	0x1a001ef8

1a001550 <gpioConfig>:

/*==================[external functions definition]==========================*/

bool_t gpioConfig( gpioMap_t pin, gpioConfig_t config ){
1a001550:	b530      	push	{r4, r5, lr}
1a001552:	b085      	sub	sp, #20
1a001554:	460c      	mov	r4, r1

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a001556:	2300      	movs	r3, #0
1a001558:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a00155c:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a001560:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a001564:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a001568:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinConfig( pin, &pinNamePort, &pinNamePin, &func,
1a00156c:	f10d 030b 	add.w	r3, sp, #11
1a001570:	9301      	str	r3, [sp, #4]
1a001572:	ab03      	add	r3, sp, #12
1a001574:	9300      	str	r3, [sp, #0]
1a001576:	f10d 030d 	add.w	r3, sp, #13
1a00157a:	f10d 020e 	add.w	r2, sp, #14
1a00157e:	f10d 010f 	add.w	r1, sp, #15
1a001582:	f7ff ffcb 	bl	1a00151c <gpioObtainPinConfig>
                           &gpioPort, &gpioPin );

   switch(config){
1a001586:	2c05      	cmp	r4, #5
1a001588:	f200 8095 	bhi.w	1a0016b6 <gpioConfig+0x166>
1a00158c:	e8df f004 	tbb	[pc, r4]
1a001590:	3c227008 	.word	0x3c227008
1a001594:	0356      	.short	0x0356

      case GPIO_ENABLE:
		   /* Initializes GPIO */
		   Chip_GPIO_Init(LPC_GPIO_PORT);
1a001596:	4849      	ldr	r0, [pc, #292]	; (1a0016bc <gpioConfig+0x16c>)
1a001598:	f7ff faf8 	bl	1a000b8c <Chip_GPIO_Init>

/*==================[external functions definition]==========================*/

bool_t gpioConfig( gpioMap_t pin, gpioConfig_t config ){

   bool_t ret_val     = 1;
1a00159c:	2001      	movs	r0, #1
   switch(config){

      case GPIO_ENABLE:
		   /* Initializes GPIO */
		   Chip_GPIO_Init(LPC_GPIO_PORT);
	   break;
1a00159e:	e08b      	b.n	1a0016b8 <gpioConfig+0x168>

      case GPIO_INPUT:
         Chip_SCU_PinMux(
1a0015a0:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0015a4:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0015a8:	f89d 200d 	ldrb.w	r2, [sp, #13]
 * @note   Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
   LPC_SCU->SFSP[port][pin] = modefunc;
1a0015ac:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a0015b0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0015b4:	4942      	ldr	r1, [pc, #264]	; (1a0016c0 <gpioConfig+0x170>)
1a0015b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            pinNamePort,
            pinNamePin,
            SCU_MODE_INACT | SCU_MODE_INBUFF_EN | SCU_MODE_ZIF_DIS,
            func
         );
         Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a0015ba:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0015be:	2401      	movs	r4, #1
1a0015c0:	2300      	movs	r3, #0
1a0015c2:	fa04 f202 	lsl.w	r2, r4, r2
1a0015c6:	f89d 100c 	ldrb.w	r1, [sp, #12]
1a0015ca:	483c      	ldr	r0, [pc, #240]	; (1a0016bc <gpioConfig+0x16c>)
1a0015cc:	f7ff fae0 	bl	1a000b90 <Chip_GPIO_SetDir>

/*==================[external functions definition]==========================*/

bool_t gpioConfig( gpioMap_t pin, gpioConfig_t config ){

   bool_t ret_val     = 1;
1a0015d0:	4620      	mov	r0, r4
            pinNamePin,
            SCU_MODE_INACT | SCU_MODE_INBUFF_EN | SCU_MODE_ZIF_DIS,
            func
         );
         Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
      break;
1a0015d2:	e071      	b.n	1a0016b8 <gpioConfig+0x168>

      case GPIO_INPUT_PULLUP:
         Chip_SCU_PinMux(
1a0015d4:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0015d8:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0015dc:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a0015e0:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
1a0015e4:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0015e8:	4935      	ldr	r1, [pc, #212]	; (1a0016c0 <gpioConfig+0x170>)
1a0015ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            pinNamePort,
            pinNamePin,
            SCU_MODE_PULLUP | SCU_MODE_INBUFF_EN | SCU_MODE_ZIF_DIS,
            func
         );
         Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a0015ee:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0015f2:	2401      	movs	r4, #1
1a0015f4:	2300      	movs	r3, #0
1a0015f6:	fa04 f202 	lsl.w	r2, r4, r2
1a0015fa:	f89d 100c 	ldrb.w	r1, [sp, #12]
1a0015fe:	482f      	ldr	r0, [pc, #188]	; (1a0016bc <gpioConfig+0x16c>)
1a001600:	f7ff fac6 	bl	1a000b90 <Chip_GPIO_SetDir>

/*==================[external functions definition]==========================*/

bool_t gpioConfig( gpioMap_t pin, gpioConfig_t config ){

   bool_t ret_val     = 1;
1a001604:	4620      	mov	r0, r4
            pinNamePin,
            SCU_MODE_PULLUP | SCU_MODE_INBUFF_EN | SCU_MODE_ZIF_DIS,
            func
         );
         Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
      break;
1a001606:	e057      	b.n	1a0016b8 <gpioConfig+0x168>

      case GPIO_INPUT_PULLDOWN:
         Chip_SCU_PinMux(
1a001608:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a00160c:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a001610:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a001614:	f042 02d8 	orr.w	r2, r2, #216	; 0xd8
1a001618:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a00161c:	4928      	ldr	r1, [pc, #160]	; (1a0016c0 <gpioConfig+0x170>)
1a00161e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            pinNamePort,
            pinNamePin,
            SCU_MODE_PULLDOWN | SCU_MODE_INBUFF_EN | SCU_MODE_ZIF_DIS,
            func
         );
         Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a001622:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a001626:	2401      	movs	r4, #1
1a001628:	2300      	movs	r3, #0
1a00162a:	fa04 f202 	lsl.w	r2, r4, r2
1a00162e:	f89d 100c 	ldrb.w	r1, [sp, #12]
1a001632:	4822      	ldr	r0, [pc, #136]	; (1a0016bc <gpioConfig+0x16c>)
1a001634:	f7ff faac 	bl	1a000b90 <Chip_GPIO_SetDir>

/*==================[external functions definition]==========================*/

bool_t gpioConfig( gpioMap_t pin, gpioConfig_t config ){

   bool_t ret_val     = 1;
1a001638:	4620      	mov	r0, r4
            pinNamePin,
            SCU_MODE_PULLDOWN | SCU_MODE_INBUFF_EN | SCU_MODE_ZIF_DIS,
            func
         );
         Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
      break;
1a00163a:	e03d      	b.n	1a0016b8 <gpioConfig+0x168>
      case GPIO_INPUT_PULLUP_PULLDOWN:
         Chip_SCU_PinMux(
1a00163c:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a001640:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a001644:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a001648:	f042 02c8 	orr.w	r2, r2, #200	; 0xc8
1a00164c:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a001650:	491b      	ldr	r1, [pc, #108]	; (1a0016c0 <gpioConfig+0x170>)
1a001652:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            pinNamePort,
            pinNamePin,
            SCU_MODE_REPEATER | SCU_MODE_INBUFF_EN | SCU_MODE_ZIF_DIS,
            func
         );
         Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a001656:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a00165a:	2401      	movs	r4, #1
1a00165c:	2300      	movs	r3, #0
1a00165e:	fa04 f202 	lsl.w	r2, r4, r2
1a001662:	f89d 100c 	ldrb.w	r1, [sp, #12]
1a001666:	4815      	ldr	r0, [pc, #84]	; (1a0016bc <gpioConfig+0x16c>)
1a001668:	f7ff fa92 	bl	1a000b90 <Chip_GPIO_SetDir>

/*==================[external functions definition]==========================*/

bool_t gpioConfig( gpioMap_t pin, gpioConfig_t config ){

   bool_t ret_val     = 1;
1a00166c:	4620      	mov	r0, r4
            pinNamePin,
            SCU_MODE_REPEATER | SCU_MODE_INBUFF_EN | SCU_MODE_ZIF_DIS,
            func
         );
         Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
      break;
1a00166e:	e023      	b.n	1a0016b8 <gpioConfig+0x168>

      case GPIO_OUTPUT:
         Chip_SCU_PinMux(
1a001670:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a001674:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a001678:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a00167c:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a001680:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a001684:	490e      	ldr	r1, [pc, #56]	; (1a0016c0 <gpioConfig+0x170>)
1a001686:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            pinNamePort,
            pinNamePin,
            SCU_MODE_INACT | SCU_MODE_ZIF_DIS | SCU_MODE_INBUFF_EN,
            func
         );
         Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_OUTPUT );
1a00168a:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a00168e:	2401      	movs	r4, #1
1a001690:	4d0a      	ldr	r5, [pc, #40]	; (1a0016bc <gpioConfig+0x16c>)
1a001692:	4623      	mov	r3, r4
1a001694:	fa04 f202 	lsl.w	r2, r4, r2
1a001698:	f89d 100c 	ldrb.w	r1, [sp, #12]
1a00169c:	4628      	mov	r0, r5
1a00169e:	f7ff fa77 	bl	1a000b90 <Chip_GPIO_SetDir>
         Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, 0);
1a0016a2:	f89d 200c 	ldrb.w	r2, [sp, #12]
1a0016a6:	f89d 300b 	ldrb.w	r3, [sp, #11]
1a0016aa:	eb05 1542 	add.w	r5, r5, r2, lsl #5
1a0016ae:	2200      	movs	r2, #0
1a0016b0:	54ea      	strb	r2, [r5, r3]

/*==================[external functions definition]==========================*/

bool_t gpioConfig( gpioMap_t pin, gpioConfig_t config ){

   bool_t ret_val     = 1;
1a0016b2:	4620      	mov	r0, r4
1a0016b4:	e000      	b.n	1a0016b8 <gpioConfig+0x168>
         Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_OUTPUT );
         Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, 0);
      break;

      default:
         ret_val = 0;
1a0016b6:	2000      	movs	r0, #0
      break;
   }

   return ret_val;

}
1a0016b8:	b005      	add	sp, #20
1a0016ba:	bd30      	pop	{r4, r5, pc}
1a0016bc:	400f4000 	.word	0x400f4000
1a0016c0:	40086000 	.word	0x40086000

1a0016c4 <gpioWrite>:


bool_t gpioWrite( gpioMap_t pin, bool_t value ){
1a0016c4:	b510      	push	{r4, lr}
1a0016c6:	b084      	sub	sp, #16
1a0016c8:	460c      	mov	r4, r1

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a0016ca:	2300      	movs	r3, #0
1a0016cc:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a0016d0:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a0016d4:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a0016d8:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a0016dc:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinConfig( pin, &pinNamePort, &pinNamePin, &func,
1a0016e0:	f10d 030b 	add.w	r3, sp, #11
1a0016e4:	9301      	str	r3, [sp, #4]
1a0016e6:	ab03      	add	r3, sp, #12
1a0016e8:	9300      	str	r3, [sp, #0]
1a0016ea:	f10d 030d 	add.w	r3, sp, #13
1a0016ee:	f10d 020e 	add.w	r2, sp, #14
1a0016f2:	f10d 010f 	add.w	r1, sp, #15
1a0016f6:	f7ff ff11 	bl	1a00151c <gpioObtainPinConfig>
                           &gpioPort, &gpioPin );

   Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, value);
1a0016fa:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a0016fe:	f89d 200b 	ldrb.w	r2, [sp, #11]
1a001702:	3400      	adds	r4, #0
1a001704:	bf18      	it	ne
1a001706:	2401      	movne	r4, #1
1a001708:	015b      	lsls	r3, r3, #5
1a00170a:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a00170e:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a001712:	549c      	strb	r4, [r3, r2]

   return ret_val;
}
1a001714:	2001      	movs	r0, #1
1a001716:	b004      	add	sp, #16
1a001718:	bd10      	pop	{r4, pc}
1a00171a:	bf00      	nop

1a00171c <gpioRead>:

   return gpioWrite( pin, !gpioRead(pin) );
}


bool_t gpioRead( gpioMap_t pin ){
1a00171c:	b500      	push	{lr}
1a00171e:	b085      	sub	sp, #20

   bool_t ret_val     = OFF;

   int8_t pinNamePort = 0;
1a001720:	2300      	movs	r3, #0
1a001722:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a001726:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a00172a:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a00172e:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a001732:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinConfig( pin, &pinNamePort, &pinNamePin, &func,
1a001736:	f10d 030b 	add.w	r3, sp, #11
1a00173a:	9301      	str	r3, [sp, #4]
1a00173c:	ab03      	add	r3, sp, #12
1a00173e:	9300      	str	r3, [sp, #0]
1a001740:	f10d 030d 	add.w	r3, sp, #13
1a001744:	f10d 020e 	add.w	r2, sp, #14
1a001748:	f10d 010f 	add.w	r1, sp, #15
1a00174c:	f7ff fee6 	bl	1a00151c <gpioObtainPinConfig>
                           &gpioPort, &gpioPin );

   ret_val = (bool_t) Chip_GPIO_ReadPortBit( LPC_GPIO_PORT, gpioPort, gpioPin );
1a001750:	f99d 300c 	ldrsb.w	r3, [sp, #12]
1a001754:	f89d 200b 	ldrb.w	r2, [sp, #11]
 * @return true of the GPIO is high, false if low
 * @note   It is recommended to use the Chip_GPIO_GetPinState() function instead.
 */
STATIC INLINE bool Chip_GPIO_ReadPortBit(LPC_GPIO_T *pGPIO, uint32_t port, uint8_t pin)
{
   return (bool) pGPIO->B[port][pin];
1a001758:	015b      	lsls	r3, r3, #5
1a00175a:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a00175e:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a001762:	5c9b      	ldrb	r3, [r3, r2]
1a001764:	f013 0fff 	tst.w	r3, #255	; 0xff

   return ret_val;
}
1a001768:	bf14      	ite	ne
1a00176a:	2001      	movne	r0, #1
1a00176c:	2000      	moveq	r0, #0
1a00176e:	b005      	add	sp, #20
1a001770:	f85d fb04 	ldr.w	pc, [sp], #4

1a001774 <gpioToggle>:

   return ret_val;
}


bool_t gpioToggle( gpioMap_t pin ){
1a001774:	b510      	push	{r4, lr}
1a001776:	4604      	mov	r4, r0

   return gpioWrite( pin, !gpioRead(pin) );
1a001778:	f7ff ffd0 	bl	1a00171c <gpioRead>
1a00177c:	fab0 f180 	clz	r1, r0
1a001780:	0949      	lsrs	r1, r1, #5
1a001782:	4620      	mov	r0, r4
1a001784:	f7ff ff9e 	bl	1a0016c4 <gpioWrite>
}
1a001788:	bd10      	pop	{r4, pc}
1a00178a:	bf00      	nop

1a00178c <i2cHardwareConfig>:
      retVal = gpioRead( (int8_t)pin );
      return retVal;
   }
#else

   static bool_t i2cHardwareConfig( i2cMap_t i2cNumber, uint32_t clockRateHz ){
1a00178c:	b538      	push	{r3, r4, r5, lr}
1a00178e:	4604      	mov	r4, r0
1a001790:	460d      	mov	r5, r1
 *                  - I2C0_FAST_MODE_PLUS: Fast-mode Plus transmit
 * @return Nothing
 */
STATIC INLINE void Chip_SCU_I2C0PinConfig(uint32_t I2C0Mode)
{
   LPC_SCU->SFSI2C0 = I2C0Mode;
1a001792:	f640 0208 	movw	r2, #2056	; 0x808
1a001796:	4b07      	ldr	r3, [pc, #28]	; (1a0017b4 <i2cHardwareConfig+0x28>)
1a001798:	f8c3 2c84 	str.w	r2, [r3, #3204]	; 0xc84

      // Configuracion de las lineas de SDA y SCL de la placa
      Chip_SCU_I2C0PinConfig( I2C0_STANDARD_FAST_MODE );

      // Inicializacion del periferico
      Chip_I2C_Init( i2cNumber );
1a00179c:	f7ff faac 	bl	1a000cf8 <Chip_I2C_Init>
      // Seleccion de velocidad del bus
      Chip_I2C_SetClockRate( i2cNumber, clockRateHz );
1a0017a0:	4629      	mov	r1, r5
1a0017a2:	4620      	mov	r0, r4
1a0017a4:	f7ff faba 	bl	1a000d1c <Chip_I2C_SetClockRate>
      // Configuracion para que los eventos se resuelvan por polliong
      // (la otra opcion es por interrupcion)
      Chip_I2C_SetMasterEventHandler( i2cNumber, Chip_I2C_EventHandlerPolling );
1a0017a8:	4903      	ldr	r1, [pc, #12]	; (1a0017b8 <i2cHardwareConfig+0x2c>)
1a0017aa:	4620      	mov	r0, r4
1a0017ac:	f7ff fad2 	bl	1a000d54 <Chip_I2C_SetMasterEventHandler>

      return TRUE;
   }
1a0017b0:	2001      	movs	r0, #1
1a0017b2:	bd38      	pop	{r3, r4, r5, pc}
1a0017b4:	40086000 	.word	0x40086000
1a0017b8:	1a000dd1 	.word	0x1a000dd1

1a0017bc <i2cHardwareRead>:
                                  uint8_t* dataToReadBuffer,
                                  uint16_t dataToReadBufferSize,
                                  bool_t   sendWriteStop,
                                  uint8_t* receiveDataBuffer,
                                  uint16_t receiveDataBufferSize,
                                  bool_t   sendReadStop ){
1a0017bc:	b500      	push	{lr}
1a0017be:	b085      	sub	sp, #20

   //TODO: ver i2cData.options si se puede poner la condicion opcional de stop

      I2CM_XFER_T i2cData;

      i2cData.slaveAddr = i2cSlaveAddress;
1a0017c0:	f88d 1000 	strb.w	r1, [sp]
      i2cData.options   = 0;
1a0017c4:	2100      	movs	r1, #0
1a0017c6:	f88d 1001 	strb.w	r1, [sp, #1]
      i2cData.status    = 0;
1a0017ca:	f8ad 1002 	strh.w	r1, [sp, #2]
      i2cData.txBuff    = dataToReadBuffer;
1a0017ce:	9202      	str	r2, [sp, #8]
      i2cData.txSz      = dataToReadBufferSize;
1a0017d0:	f8ad 3004 	strh.w	r3, [sp, #4]
      i2cData.rxBuff    = receiveDataBuffer;
1a0017d4:	9b07      	ldr	r3, [sp, #28]
1a0017d6:	9303      	str	r3, [sp, #12]
      i2cData.rxSz      = receiveDataBufferSize;
1a0017d8:	f8bd 3020 	ldrh.w	r3, [sp, #32]
1a0017dc:	f8ad 3006 	strh.w	r3, [sp, #6]

      if( Chip_I2CM_XferBlocking( LPC_I2C0, &i2cData ) == 0 ) {
1a0017e0:	4669      	mov	r1, sp
1a0017e2:	4804      	ldr	r0, [pc, #16]	; (1a0017f4 <i2cHardwareRead+0x38>)
1a0017e4:	f7ff fba6 	bl	1a000f34 <Chip_I2CM_XferBlocking>
1a0017e8:	b100      	cbz	r0, 1a0017ec <i2cHardwareRead+0x30>
         return FALSE;
      }

      return TRUE;
1a0017ea:	2001      	movs	r0, #1
   }
1a0017ec:	b005      	add	sp, #20
1a0017ee:	f85d fb04 	ldr.w	pc, [sp], #4
1a0017f2:	bf00      	nop
1a0017f4:	400a1000 	.word	0x400a1000

1a0017f8 <i2cConfig>:

bool_t i2cConfig( i2cMap_t i2cNumber, uint32_t clockRateHz ){

   bool_t retVal = FALSE;

   if( i2cNumber != I2C0 ){
1a0017f8:	b918      	cbnz	r0, 1a001802 <i2cConfig+0xa>
#endif


/*==================[external functions definition]==========================*/

bool_t i2cConfig( i2cMap_t i2cNumber, uint32_t clockRateHz ){
1a0017fa:	b508      	push	{r3, lr}
   }

   #if( I2C_SOFTWARE == 1 )
      retVal = i2cSoftwareConfig( i2cNumber, clockRateHz );
   #else
      retVal = i2cHardwareConfig( i2cNumber, clockRateHz );
1a0017fc:	f7ff ffc6 	bl	1a00178c <i2cHardwareConfig>
   #endif

   return retVal;
1a001800:	bd08      	pop	{r3, pc}
bool_t i2cConfig( i2cMap_t i2cNumber, uint32_t clockRateHz ){

   bool_t retVal = FALSE;

   if( i2cNumber != I2C0 ){
      return FALSE;
1a001802:	2000      	movs	r0, #0
1a001804:	4770      	bx	lr
1a001806:	bf00      	nop

1a001808 <i2cRead>:
                uint16_t receiveDataBufferSize,
                bool_t   sendReadStop ){

   bool_t retVal = FALSE;

   if( i2cNumber != I2C0 ){
1a001808:	b978      	cbnz	r0, 1a00182a <i2cRead+0x22>
                uint8_t* dataToReadBuffer,
                uint16_t dataToReadBufferSize,
                bool_t   sendWriteStop,
                uint8_t* receiveDataBuffer,
                uint16_t receiveDataBufferSize,
                bool_t   sendReadStop ){
1a00180a:	b510      	push	{r4, lr}
1a00180c:	b084      	sub	sp, #16
                                sendWriteStop,
                                receiveDataBuffer,
                                receiveDataBufferSize,
                                sendReadStop );
   #else
      retVal = i2cHardwareRead( i2cNumber,
1a00180e:	f89d 4024 	ldrb.w	r4, [sp, #36]	; 0x24
1a001812:	9403      	str	r4, [sp, #12]
1a001814:	f8bd 4020 	ldrh.w	r4, [sp, #32]
1a001818:	9402      	str	r4, [sp, #8]
1a00181a:	9c07      	ldr	r4, [sp, #28]
1a00181c:	9401      	str	r4, [sp, #4]
1a00181e:	f89d 4018 	ldrb.w	r4, [sp, #24]
1a001822:	9400      	str	r4, [sp, #0]
1a001824:	f7ff ffca 	bl	1a0017bc <i2cHardwareRead>
                                receiveDataBuffer,
                                receiveDataBufferSize,
                                sendReadStop );
   #endif

   return retVal;
1a001828:	e001      	b.n	1a00182e <i2cRead+0x26>
                bool_t   sendReadStop ){

   bool_t retVal = FALSE;

   if( i2cNumber != I2C0 ){
      return FALSE;
1a00182a:	2000      	movs	r0, #0
1a00182c:	4770      	bx	lr
                                receiveDataBufferSize,
                                sendReadStop );
   #endif

   return retVal;
}
1a00182e:	b004      	add	sp, #16
1a001830:	bd10      	pop	{r4, pc}
1a001832:	bf00      	nop

1a001834 <tickConfig>:
/*==================[internal functions definition]==========================*/

/*==================[external functions definition]==========================*/

/* Tick rate configuration 1 to 50 ms */
bool_t tickConfig(tick_t tickRateMSvalue, sAPI_FuncPtr_t tickHook ) {
1a001834:	b508      	push	{r3, lr}

   bool_t ret_val = 1;
   tick_t tickRateHz = 0;

   if( tickHook ){
1a001836:	b112      	cbz	r2, 1a00183e <tickConfig+0xa>
1a001838:	4613      	mov	r3, r2
      tickHookFunction = tickHook;
1a00183a:	4a16      	ldr	r2, [pc, #88]	; (1a001894 <tickConfig+0x60>)
1a00183c:	6013      	str	r3, [r2, #0]
   }

   if( (tickRateMSvalue >= 1) && (tickRateMSvalue <= 50) ){
1a00183e:	f110 32ff 	adds.w	r2, r0, #4294967295
1a001842:	f141 33ff 	adc.w	r3, r1, #4294967295
1a001846:	2b00      	cmp	r3, #0
1a001848:	bf08      	it	eq
1a00184a:	2a32      	cmpeq	r2, #50	; 0x32
1a00184c:	d220      	bcs.n	1a001890 <tickConfig+0x5c>
1a00184e:	4602      	mov	r2, r0
1a001850:	460b      	mov	r3, r1

		tickRateMS = tickRateMSvalue;
1a001852:	4911      	ldr	r1, [pc, #68]	; (1a001898 <tickConfig+0x64>)
1a001854:	e9c1 2300 	strd	r2, r3, [r1]
      tickRateHz = 1000 => 1000 ticks per second =>  1 ms tick
      tickRateHz =  200 =>  200 ticks per second =>  5 ms tick
      tickRateHz =  100 =>  100 ticks per second => 10 ms tick
      tickRateHz =   20 =>   20 ticks per second => 50 ms tick
      */
      tickRateHz = 1000 / tickRateMSvalue;
1a001858:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
1a00185c:	2100      	movs	r1, #0
1a00185e:	f000 f90f 	bl	1a001a80 <__aeabi_uldivmod>

      /* Init SysTick interrupt, tickRateHz ticks per second */
      SysTick_Config( SystemCoreClock / tickRateHz);
1a001862:	4602      	mov	r2, r0
1a001864:	460b      	mov	r3, r1
1a001866:	490d      	ldr	r1, [pc, #52]	; (1a00189c <tickConfig+0x68>)
1a001868:	6808      	ldr	r0, [r1, #0]
1a00186a:	2100      	movs	r1, #0
1a00186c:	f000 f908 	bl	1a001a80 <__aeabi_uldivmod>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
1a001870:	3801      	subs	r0, #1
1a001872:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
1a001876:	d209      	bcs.n	1a00188c <tickConfig+0x58>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
1a001878:	4b09      	ldr	r3, [pc, #36]	; (1a0018a0 <tickConfig+0x6c>)
1a00187a:	6058      	str	r0, [r3, #4]
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
1a00187c:	21e0      	movs	r1, #224	; 0xe0
1a00187e:	4a09      	ldr	r2, [pc, #36]	; (1a0018a4 <tickConfig+0x70>)
1a001880:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
1a001884:	2200      	movs	r2, #0
1a001886:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
1a001888:	2207      	movs	r2, #7
1a00188a:	601a      	str	r2, [r3, #0]
/*==================[external functions definition]==========================*/

/* Tick rate configuration 1 to 50 ms */
bool_t tickConfig(tick_t tickRateMSvalue, sAPI_FuncPtr_t tickHook ) {

   bool_t ret_val = 1;
1a00188c:	2001      	movs	r0, #1
1a00188e:	bd08      	pop	{r3, pc}
      /* Init SysTick interrupt, tickRateHz ticks per second */
      SysTick_Config( SystemCoreClock / tickRateHz);
   }
   else{
      /* Error, tickRateMS variable not in range (1 <= tickRateMS <= 50) */
      ret_val = 0;
1a001890:	2000      	movs	r0, #0
   }

   return ret_val;
}
1a001892:	bd08      	pop	{r3, pc}
1a001894:	10000040 	.word	0x10000040
1a001898:	100000a0 	.word	0x100000a0
1a00189c:	10000090 	.word	0x10000090
1a0018a0:	e000e010 	.word	0xe000e010
1a0018a4:	e000ed00 	.word	0xe000ed00

1a0018a8 <SysTick_Handler>:
/*==================[ISR external functions definition]======================*/

//__attribute__ ((section(".after_vectors")))

/* SysTick Timer ISR Handler */
void SysTick_Handler(void) {
1a0018a8:	b508      	push	{r3, lr}
   tickCounter++;
1a0018aa:	4906      	ldr	r1, [pc, #24]	; (1a0018c4 <SysTick_Handler+0x1c>)
1a0018ac:	e9d1 2300 	ldrd	r2, r3, [r1]
1a0018b0:	3201      	adds	r2, #1
1a0018b2:	f143 0300 	adc.w	r3, r3, #0
1a0018b6:	e9c1 2300 	strd	r2, r3, [r1]

	/* Execute Tick Hook function */
	(* tickHookFunction )( 0 );
1a0018ba:	4b03      	ldr	r3, [pc, #12]	; (1a0018c8 <SysTick_Handler+0x20>)
1a0018bc:	681b      	ldr	r3, [r3, #0]
1a0018be:	2000      	movs	r0, #0
1a0018c0:	4798      	blx	r3
1a0018c2:	bd08      	pop	{r3, pc}
1a0018c4:	10000098 	.word	0x10000098
1a0018c8:	10000040 	.word	0x10000040

1a0018cc <errorOcurred>:
/*==================[internal functions definition]==========================*/

/* Causes:
 * User forgot to initialize the functions for the compare match interrupt on Timer_init call
 */
static void errorOcurred(void){
1a0018cc:	e7fe      	b.n	1a0018cc <errorOcurred>
1a0018ce:	bf00      	nop

1a0018d0 <doNothing>:
   while(1);
}

static void doNothing(void){
1a0018d0:	4770      	bx	lr
1a0018d2:	bf00      	nop

1a0018d4 <TIMER0_IRQHandler>:
/*==================[ISR external functions definition]======================*/
/*
 * @Brief:   Executes the functions passed by parameter in the Timer_init,
 *   at the chosen frequencies
 */
void TIMER0_IRQHandler(void){
1a0018d4:	b510      	push	{r4, lr}

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a0018d6:	2400      	movs	r4, #0
1a0018d8:	e012      	b.n	1a001900 <TIMER0_IRQHandler+0x2c>
 * @note   Determine if the match interrupt for the passed timer and match
 * counter is pending.
 */
STATIC INLINE bool Chip_TIMER_MatchPending(LPC_TIMER_T *pTMR, int8_t matchnum)
{
   return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a0018da:	4b0b      	ldr	r3, [pc, #44]	; (1a001908 <TIMER0_IRQHandler+0x34>)
1a0018dc:	681a      	ldr	r2, [r3, #0]
1a0018de:	f004 010f 	and.w	r1, r4, #15
1a0018e2:	2301      	movs	r3, #1
1a0018e4:	408b      	lsls	r3, r1
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ){
      if( Chip_TIMER_MatchPending(LPC_TIMER0, compareMatchNumber) ){
1a0018e6:	4213      	tst	r3, r2
1a0018e8:	d008      	beq.n	1a0018fc <TIMER0_IRQHandler+0x28>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER0].timerCompareMatchFunctionPointer[compareMatchNumber])();
1a0018ea:	4b08      	ldr	r3, [pc, #32]	; (1a00190c <TIMER0_IRQHandler+0x38>)
1a0018ec:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
1a0018f0:	4798      	blx	r3
         Chip_TIMER_ClearMatch(LPC_TIMER0, compareMatchNumber);
1a0018f2:	b262      	sxtb	r2, r4
 * @return Nothing
 * @note   Clears a pending timer match interrupt.
 */
STATIC INLINE void Chip_TIMER_ClearMatch(LPC_TIMER_T *pTMR, int8_t matchnum)
{
   pTMR->IR = TIMER_IR_CLR(matchnum);
1a0018f4:	2301      	movs	r3, #1
1a0018f6:	4093      	lsls	r3, r2
1a0018f8:	4a03      	ldr	r2, [pc, #12]	; (1a001908 <TIMER0_IRQHandler+0x34>)
1a0018fa:	6013      	str	r3, [r2, #0]

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ){
1a0018fc:	3401      	adds	r4, #1
1a0018fe:	b2e4      	uxtb	r4, r4
 */
void TIMER0_IRQHandler(void){

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a001900:	2c03      	cmp	r4, #3
1a001902:	d9ea      	bls.n	1a0018da <TIMER0_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER0].timerCompareMatchFunctionPointer[compareMatchNumber])();
         Chip_TIMER_ClearMatch(LPC_TIMER0, compareMatchNumber);
      }
   }
}
1a001904:	bd10      	pop	{r4, pc}
1a001906:	bf00      	nop
1a001908:	40084000 	.word	0x40084000
1a00190c:	10000044 	.word	0x10000044

1a001910 <TIMER1_IRQHandler>:

void TIMER1_IRQHandler( void ){
1a001910:	b510      	push	{r4, lr}

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a001912:	2400      	movs	r4, #0
1a001914:	e013      	b.n	1a00193e <TIMER1_IRQHandler+0x2e>
 * @note   Determine if the match interrupt for the passed timer and match
 * counter is pending.
 */
STATIC INLINE bool Chip_TIMER_MatchPending(LPC_TIMER_T *pTMR, int8_t matchnum)
{
   return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a001916:	4b0b      	ldr	r3, [pc, #44]	; (1a001944 <TIMER1_IRQHandler+0x34>)
1a001918:	681a      	ldr	r2, [r3, #0]
1a00191a:	f004 010f 	and.w	r1, r4, #15
1a00191e:	2301      	movs	r3, #1
1a001920:	408b      	lsls	r3, r1
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ){
      if( Chip_TIMER_MatchPending(LPC_TIMER1, compareMatchNumber) ){
1a001922:	4213      	tst	r3, r2
1a001924:	d009      	beq.n	1a00193a <TIMER1_IRQHandler+0x2a>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER1].timerCompareMatchFunctionPointer[compareMatchNumber])();
1a001926:	1d23      	adds	r3, r4, #4
1a001928:	4a07      	ldr	r2, [pc, #28]	; (1a001948 <TIMER1_IRQHandler+0x38>)
1a00192a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a00192e:	4798      	blx	r3
         Chip_TIMER_ClearMatch(LPC_TIMER1, compareMatchNumber);
1a001930:	b262      	sxtb	r2, r4
 * @return Nothing
 * @note   Clears a pending timer match interrupt.
 */
STATIC INLINE void Chip_TIMER_ClearMatch(LPC_TIMER_T *pTMR, int8_t matchnum)
{
   pTMR->IR = TIMER_IR_CLR(matchnum);
1a001932:	2301      	movs	r3, #1
1a001934:	4093      	lsls	r3, r2
1a001936:	4a03      	ldr	r2, [pc, #12]	; (1a001944 <TIMER1_IRQHandler+0x34>)
1a001938:	6013      	str	r3, [r2, #0]

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ){
1a00193a:	3401      	adds	r4, #1
1a00193c:	b2e4      	uxtb	r4, r4

void TIMER1_IRQHandler( void ){

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a00193e:	2c03      	cmp	r4, #3
1a001940:	d9e9      	bls.n	1a001916 <TIMER1_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER1].timerCompareMatchFunctionPointer[compareMatchNumber])();
         Chip_TIMER_ClearMatch(LPC_TIMER1, compareMatchNumber);
      }
   }
}
1a001942:	bd10      	pop	{r4, pc}
1a001944:	40085000 	.word	0x40085000
1a001948:	10000044 	.word	0x10000044

1a00194c <TIMER2_IRQHandler>:

void TIMER2_IRQHandler( void ){
1a00194c:	b510      	push	{r4, lr}
   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a00194e:	2400      	movs	r4, #0
1a001950:	e014      	b.n	1a00197c <TIMER2_IRQHandler+0x30>
 * @note   Determine if the match interrupt for the passed timer and match
 * counter is pending.
 */
STATIC INLINE bool Chip_TIMER_MatchPending(LPC_TIMER_T *pTMR, int8_t matchnum)
{
   return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a001952:	4b0c      	ldr	r3, [pc, #48]	; (1a001984 <TIMER2_IRQHandler+0x38>)
1a001954:	681a      	ldr	r2, [r3, #0]
1a001956:	f004 010f 	and.w	r1, r4, #15
1a00195a:	2301      	movs	r3, #1
1a00195c:	408b      	lsls	r3, r1
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ){
      if( Chip_TIMER_MatchPending(LPC_TIMER2, compareMatchNumber) ){
1a00195e:	4213      	tst	r3, r2
1a001960:	d00a      	beq.n	1a001978 <TIMER2_IRQHandler+0x2c>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER2].timerCompareMatchFunctionPointer[compareMatchNumber])();
1a001962:	f104 0308 	add.w	r3, r4, #8
1a001966:	4a08      	ldr	r2, [pc, #32]	; (1a001988 <TIMER2_IRQHandler+0x3c>)
1a001968:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a00196c:	4798      	blx	r3
         Chip_TIMER_ClearMatch(LPC_TIMER2, compareMatchNumber);
1a00196e:	b262      	sxtb	r2, r4
 * @return Nothing
 * @note   Clears a pending timer match interrupt.
 */
STATIC INLINE void Chip_TIMER_ClearMatch(LPC_TIMER_T *pTMR, int8_t matchnum)
{
   pTMR->IR = TIMER_IR_CLR(matchnum);
1a001970:	2301      	movs	r3, #1
1a001972:	4093      	lsls	r3, r2
1a001974:	4a03      	ldr	r2, [pc, #12]	; (1a001984 <TIMER2_IRQHandler+0x38>)
1a001976:	6013      	str	r3, [r2, #0]
void TIMER2_IRQHandler( void ){
   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ){
1a001978:	3401      	adds	r4, #1
1a00197a:	b2e4      	uxtb	r4, r4
}

void TIMER2_IRQHandler( void ){
   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a00197c:	2c03      	cmp	r4, #3
1a00197e:	d9e8      	bls.n	1a001952 <TIMER2_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER2].timerCompareMatchFunctionPointer[compareMatchNumber])();
         Chip_TIMER_ClearMatch(LPC_TIMER2, compareMatchNumber);
      }
   }
}
1a001980:	bd10      	pop	{r4, pc}
1a001982:	bf00      	nop
1a001984:	400c3000 	.word	0x400c3000
1a001988:	10000044 	.word	0x10000044

1a00198c <TIMER3_IRQHandler>:

/*fixme __attribute__ ((section(".after_vectors")))*/
void TIMER3_IRQHandler( void ){
1a00198c:	b510      	push	{r4, lr}

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a00198e:	2400      	movs	r4, #0
1a001990:	e014      	b.n	1a0019bc <TIMER3_IRQHandler+0x30>
 * @note   Determine if the match interrupt for the passed timer and match
 * counter is pending.
 */
STATIC INLINE bool Chip_TIMER_MatchPending(LPC_TIMER_T *pTMR, int8_t matchnum)
{
   return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a001992:	4b0c      	ldr	r3, [pc, #48]	; (1a0019c4 <TIMER3_IRQHandler+0x38>)
1a001994:	681a      	ldr	r2, [r3, #0]
1a001996:	f004 010f 	and.w	r1, r4, #15
1a00199a:	2301      	movs	r3, #1
1a00199c:	408b      	lsls	r3, r1
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ){
      if (Chip_TIMER_MatchPending(LPC_TIMER3, compareMatchNumber)){
1a00199e:	4213      	tst	r3, r2
1a0019a0:	d00a      	beq.n	1a0019b8 <TIMER3_IRQHandler+0x2c>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER3].timerCompareMatchFunctionPointer[compareMatchNumber])();
1a0019a2:	f104 030c 	add.w	r3, r4, #12
1a0019a6:	4a08      	ldr	r2, [pc, #32]	; (1a0019c8 <TIMER3_IRQHandler+0x3c>)
1a0019a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a0019ac:	4798      	blx	r3
         Chip_TIMER_ClearMatch(LPC_TIMER3, compareMatchNumber);
1a0019ae:	b262      	sxtb	r2, r4
 * @return Nothing
 * @note   Clears a pending timer match interrupt.
 */
STATIC INLINE void Chip_TIMER_ClearMatch(LPC_TIMER_T *pTMR, int8_t matchnum)
{
   pTMR->IR = TIMER_IR_CLR(matchnum);
1a0019b0:	2301      	movs	r3, #1
1a0019b2:	4093      	lsls	r3, r2
1a0019b4:	4a03      	ldr	r2, [pc, #12]	; (1a0019c4 <TIMER3_IRQHandler+0x38>)
1a0019b6:	6013      	str	r3, [r2, #0]

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ){
1a0019b8:	3401      	adds	r4, #1
1a0019ba:	b2e4      	uxtb	r4, r4
/*fixme __attribute__ ((section(".after_vectors")))*/
void TIMER3_IRQHandler( void ){

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a0019bc:	2c03      	cmp	r4, #3
1a0019be:	d9e8      	bls.n	1a001992 <TIMER3_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER3].timerCompareMatchFunctionPointer[compareMatchNumber])();
         Chip_TIMER_ClearMatch(LPC_TIMER3, compareMatchNumber);
      }
   }
}
1a0019c0:	bd10      	pop	{r4, pc}
1a0019c2:	bf00      	nop
1a0019c4:	400c4000 	.word	0x400c4000
1a0019c8:	10000044 	.word	0x10000044

1a0019cc <uartConfig>:

   return retVal;
}


void uartConfig( uartMap_t uart, uint32_t baudRate ){
1a0019cc:	b538      	push	{r3, r4, r5, lr}
1a0019ce:	460c      	mov	r4, r1
   switch(uart){
1a0019d0:	b110      	cbz	r0, 1a0019d8 <uartConfig+0xc>
1a0019d2:	2801      	cmp	r0, #1
1a0019d4:	d013      	beq.n	1a0019fe <uartConfig+0x32>
1a0019d6:	bd38      	pop	{r3, r4, r5, pc}
   case UART_USB:
      Chip_UART_Init(UART_USB_LPC);
1a0019d8:	4d12      	ldr	r5, [pc, #72]	; (1a001a24 <uartConfig+0x58>)
1a0019da:	4628      	mov	r0, r5
1a0019dc:	f7ff fb7e 	bl	1a0010dc <Chip_UART_Init>
      Chip_UART_SetBaud(UART_USB_LPC, baudRate);  /* Set Baud rate */
1a0019e0:	4621      	mov	r1, r4
1a0019e2:	4628      	mov	r0, r5
1a0019e4:	f7ff fba2 	bl	1a00112c <Chip_UART_SetBaud>
 *         with a RX trip level of 8 characters, use something like
 *         (UART_FCR_FIFO_EN | UART_FCR_TRG_LEV2)
 */
STATIC INLINE void Chip_UART_SetupFIFOS(LPC_USART_T *pUART, uint32_t fcr)
{
   pUART->FCR = fcr;
1a0019e8:	2301      	movs	r3, #1
1a0019ea:	60ab      	str	r3, [r5, #8]
 * @param  pUART   : Pointer to selected pUART peripheral
 * @return Nothing
 */
STATIC INLINE void Chip_UART_TXEnable(LPC_USART_T *pUART)
{
    pUART->TER2 = UART_TER2_TXEN;
1a0019ec:	65eb      	str	r3, [r5, #92]	; 0x5c
 * @note   Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
   LPC_SCU->SFSP[port][pin] = modefunc;
1a0019ee:	4b0e      	ldr	r3, [pc, #56]	; (1a001a28 <uartConfig+0x5c>)
1a0019f0:	221e      	movs	r2, #30
1a0019f2:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
1a0019f6:	22d6      	movs	r2, #214	; 0xd6
1a0019f8:	f8c3 2388 	str.w	r2, [r3, #904]	; 0x388
1a0019fc:	bd38      	pop	{r3, r4, r5, pc}
      //   NVIC_SetPriority(USART2_IRQn, 6);
      // Enable Interrupt for UART channel
      //   NVIC_EnableIRQ(USART2_IRQn);
   break;
   case UART_232:
      Chip_UART_Init(UART_232_LPC);
1a0019fe:	4d0b      	ldr	r5, [pc, #44]	; (1a001a2c <uartConfig+0x60>)
1a001a00:	4628      	mov	r0, r5
1a001a02:	f7ff fb6b 	bl	1a0010dc <Chip_UART_Init>
      Chip_UART_SetBaud(UART_232_LPC, baudRate);  /* Set Baud rate */
1a001a06:	4621      	mov	r1, r4
1a001a08:	4628      	mov	r0, r5
1a001a0a:	f7ff fb8f 	bl	1a00112c <Chip_UART_SetBaud>
 *         with a RX trip level of 8 characters, use something like
 *         (UART_FCR_FIFO_EN | UART_FCR_TRG_LEV2)
 */
STATIC INLINE void Chip_UART_SetupFIFOS(LPC_USART_T *pUART, uint32_t fcr)
{
   pUART->FCR = fcr;
1a001a0e:	2301      	movs	r3, #1
1a001a10:	60ab      	str	r3, [r5, #8]
 * @param  pUART   : Pointer to selected pUART peripheral
 * @return Nothing
 */
STATIC INLINE void Chip_UART_TXEnable(LPC_USART_T *pUART)
{
    pUART->TER2 = UART_TER2_TXEN;
1a001a12:	65eb      	str	r3, [r5, #92]	; 0x5c
1a001a14:	4b04      	ldr	r3, [pc, #16]	; (1a001a28 <uartConfig+0x5c>)
1a001a16:	221a      	movs	r2, #26
1a001a18:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
1a001a1c:	22d2      	movs	r2, #210	; 0xd2
1a001a1e:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
1a001a22:	bd38      	pop	{r3, r4, r5, pc}
1a001a24:	400c1000 	.word	0x400c1000
1a001a28:	40086000 	.word	0x40086000
1a001a2c:	400c2000 	.word	0x400c2000

1a001a30 <uartWriteByte>:
}


void uartWriteByte( uartMap_t uart, uint8_t byte ){

   switch(uart){
1a001a30:	b110      	cbz	r0, 1a001a38 <uartWriteByte+0x8>
1a001a32:	2801      	cmp	r0, #1
1a001a34:	d008      	beq.n	1a001a48 <uartWriteByte+0x18>
1a001a36:	4770      	bx	lr
 * @note   Mask bits of the returned status value with UART_LSR_*
 *         definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
   return pUART->LSR;
1a001a38:	4b07      	ldr	r3, [pc, #28]	; (1a001a58 <uartWriteByte+0x28>)
1a001a3a:	695b      	ldr	r3, [r3, #20]
   case UART_USB:
      while ((Chip_UART_ReadLineStatus(UART_USB_LPC) & UART_LSR_THRE) == 0) {}   // Wait for space in FIFO
1a001a3c:	f013 0f20 	tst.w	r3, #32
1a001a40:	d0fa      	beq.n	1a001a38 <uartWriteByte+0x8>
 * @note   This function attempts to place a byte into the UART transmit
 *         FIFO or transmit hold register regard regardless of UART state
 */
STATIC INLINE void Chip_UART_SendByte(LPC_USART_T *pUART, uint8_t data)
{
   pUART->THR = (uint32_t) data;
1a001a42:	4b05      	ldr	r3, [pc, #20]	; (1a001a58 <uartWriteByte+0x28>)
1a001a44:	6019      	str	r1, [r3, #0]
1a001a46:	4770      	bx	lr
 * @note   Mask bits of the returned status value with UART_LSR_*
 *         definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
   return pUART->LSR;
1a001a48:	4b04      	ldr	r3, [pc, #16]	; (1a001a5c <uartWriteByte+0x2c>)
1a001a4a:	695b      	ldr	r3, [r3, #20]
      Chip_UART_SendByte(UART_USB_LPC, byte);
   break;
   case UART_232:
      while ((Chip_UART_ReadLineStatus(UART_232_LPC) & UART_LSR_THRE) == 0) {}   // Wait for space in FIFO
1a001a4c:	f013 0f20 	tst.w	r3, #32
1a001a50:	d0fa      	beq.n	1a001a48 <uartWriteByte+0x18>
 * @note   This function attempts to place a byte into the UART transmit
 *         FIFO or transmit hold register regard regardless of UART state
 */
STATIC INLINE void Chip_UART_SendByte(LPC_USART_T *pUART, uint8_t data)
{
   pUART->THR = (uint32_t) data;
1a001a52:	4b02      	ldr	r3, [pc, #8]	; (1a001a5c <uartWriteByte+0x2c>)
1a001a54:	6019      	str	r1, [r3, #0]
1a001a56:	4770      	bx	lr
1a001a58:	400c1000 	.word	0x400c1000
1a001a5c:	400c2000 	.word	0x400c2000

1a001a60 <uartWriteString>:
   break;
   }
}


void uartWriteString( uartMap_t uart, char* str ){
1a001a60:	b538      	push	{r3, r4, r5, lr}
1a001a62:	4605      	mov	r5, r0
1a001a64:	460c      	mov	r4, r1
   while(*str != 0){
1a001a66:	e003      	b.n	1a001a70 <uartWriteString+0x10>
	  uartWriteByte( uart, (uint8_t)*str );
1a001a68:	4628      	mov	r0, r5
1a001a6a:	f7ff ffe1 	bl	1a001a30 <uartWriteByte>
	  str++;
1a001a6e:	3401      	adds	r4, #1
   }
}


void uartWriteString( uartMap_t uart, char* str ){
   while(*str != 0){
1a001a70:	7821      	ldrb	r1, [r4, #0]
1a001a72:	2900      	cmp	r1, #0
1a001a74:	d1f8      	bne.n	1a001a68 <uartWriteString+0x8>
	  uartWriteByte( uart, (uint8_t)*str );
	  str++;
   }
}
1a001a76:	bd38      	pop	{r3, r4, r5, pc}

1a001a78 <UART2_IRQHandler>:
/* 0x28 0x000000A0 - Handler for ISR UART0 (IRQ 24) */
void UART0_IRQHandler(void){
}

/* 0x2a 0x000000A8 - Handler for ISR UART2 (IRQ 26) */
void UART2_IRQHandler(void){
1a001a78:	4770      	bx	lr
1a001a7a:	bf00      	nop

1a001a7c <UART3_IRQHandler>:
}

/* 0x2b 0x000000AC - Handler for ISR UART3 (IRQ 27) */
void UART3_IRQHandler(void){
1a001a7c:	4770      	bx	lr
1a001a7e:	bf00      	nop

1a001a80 <__aeabi_uldivmod>:
1a001a80:	b953      	cbnz	r3, 1a001a98 <__aeabi_uldivmod+0x18>
1a001a82:	b94a      	cbnz	r2, 1a001a98 <__aeabi_uldivmod+0x18>
1a001a84:	2900      	cmp	r1, #0
1a001a86:	bf08      	it	eq
1a001a88:	2800      	cmpeq	r0, #0
1a001a8a:	bf1c      	itt	ne
1a001a8c:	f04f 31ff 	movne.w	r1, #4294967295
1a001a90:	f04f 30ff 	movne.w	r0, #4294967295
1a001a94:	f000 b97e 	b.w	1a001d94 <__aeabi_idiv0>
1a001a98:	f1ad 0c08 	sub.w	ip, sp, #8
1a001a9c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
1a001aa0:	f000 f806 	bl	1a001ab0 <__udivmoddi4>
1a001aa4:	f8dd e004 	ldr.w	lr, [sp, #4]
1a001aa8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a001aac:	b004      	add	sp, #16
1a001aae:	4770      	bx	lr

1a001ab0 <__udivmoddi4>:
1a001ab0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a001ab4:	468c      	mov	ip, r1
1a001ab6:	460e      	mov	r6, r1
1a001ab8:	4604      	mov	r4, r0
1a001aba:	9d08      	ldr	r5, [sp, #32]
1a001abc:	2b00      	cmp	r3, #0
1a001abe:	d150      	bne.n	1a001b62 <__udivmoddi4+0xb2>
1a001ac0:	428a      	cmp	r2, r1
1a001ac2:	4617      	mov	r7, r2
1a001ac4:	d96c      	bls.n	1a001ba0 <__udivmoddi4+0xf0>
1a001ac6:	fab2 fe82 	clz	lr, r2
1a001aca:	f1be 0f00 	cmp.w	lr, #0
1a001ace:	d00b      	beq.n	1a001ae8 <__udivmoddi4+0x38>
1a001ad0:	f1ce 0420 	rsb	r4, lr, #32
1a001ad4:	fa20 f404 	lsr.w	r4, r0, r4
1a001ad8:	fa01 f60e 	lsl.w	r6, r1, lr
1a001adc:	ea44 0c06 	orr.w	ip, r4, r6
1a001ae0:	fa02 f70e 	lsl.w	r7, r2, lr
1a001ae4:	fa00 f40e 	lsl.w	r4, r0, lr
1a001ae8:	ea4f 4917 	mov.w	r9, r7, lsr #16
1a001aec:	0c22      	lsrs	r2, r4, #16
1a001aee:	fbbc f0f9 	udiv	r0, ip, r9
1a001af2:	fa1f f887 	uxth.w	r8, r7
1a001af6:	fb09 c610 	mls	r6, r9, r0, ip
1a001afa:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
1a001afe:	fb00 f308 	mul.w	r3, r0, r8
1a001b02:	42b3      	cmp	r3, r6
1a001b04:	d909      	bls.n	1a001b1a <__udivmoddi4+0x6a>
1a001b06:	19f6      	adds	r6, r6, r7
1a001b08:	f100 32ff 	add.w	r2, r0, #4294967295
1a001b0c:	f080 8122 	bcs.w	1a001d54 <__udivmoddi4+0x2a4>
1a001b10:	42b3      	cmp	r3, r6
1a001b12:	f240 811f 	bls.w	1a001d54 <__udivmoddi4+0x2a4>
1a001b16:	3802      	subs	r0, #2
1a001b18:	443e      	add	r6, r7
1a001b1a:	1af6      	subs	r6, r6, r3
1a001b1c:	b2a2      	uxth	r2, r4
1a001b1e:	fbb6 f3f9 	udiv	r3, r6, r9
1a001b22:	fb09 6613 	mls	r6, r9, r3, r6
1a001b26:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
1a001b2a:	fb03 f808 	mul.w	r8, r3, r8
1a001b2e:	45a0      	cmp	r8, r4
1a001b30:	d909      	bls.n	1a001b46 <__udivmoddi4+0x96>
1a001b32:	19e4      	adds	r4, r4, r7
1a001b34:	f103 32ff 	add.w	r2, r3, #4294967295
1a001b38:	f080 810a 	bcs.w	1a001d50 <__udivmoddi4+0x2a0>
1a001b3c:	45a0      	cmp	r8, r4
1a001b3e:	f240 8107 	bls.w	1a001d50 <__udivmoddi4+0x2a0>
1a001b42:	3b02      	subs	r3, #2
1a001b44:	443c      	add	r4, r7
1a001b46:	ebc8 0404 	rsb	r4, r8, r4
1a001b4a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
1a001b4e:	2100      	movs	r1, #0
1a001b50:	2d00      	cmp	r5, #0
1a001b52:	d062      	beq.n	1a001c1a <__udivmoddi4+0x16a>
1a001b54:	fa24 f40e 	lsr.w	r4, r4, lr
1a001b58:	2300      	movs	r3, #0
1a001b5a:	602c      	str	r4, [r5, #0]
1a001b5c:	606b      	str	r3, [r5, #4]
1a001b5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a001b62:	428b      	cmp	r3, r1
1a001b64:	d907      	bls.n	1a001b76 <__udivmoddi4+0xc6>
1a001b66:	2d00      	cmp	r5, #0
1a001b68:	d055      	beq.n	1a001c16 <__udivmoddi4+0x166>
1a001b6a:	2100      	movs	r1, #0
1a001b6c:	e885 0041 	stmia.w	r5, {r0, r6}
1a001b70:	4608      	mov	r0, r1
1a001b72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a001b76:	fab3 f183 	clz	r1, r3
1a001b7a:	2900      	cmp	r1, #0
1a001b7c:	f040 8090 	bne.w	1a001ca0 <__udivmoddi4+0x1f0>
1a001b80:	42b3      	cmp	r3, r6
1a001b82:	d302      	bcc.n	1a001b8a <__udivmoddi4+0xda>
1a001b84:	4282      	cmp	r2, r0
1a001b86:	f200 80f8 	bhi.w	1a001d7a <__udivmoddi4+0x2ca>
1a001b8a:	1a84      	subs	r4, r0, r2
1a001b8c:	eb66 0603 	sbc.w	r6, r6, r3
1a001b90:	2001      	movs	r0, #1
1a001b92:	46b4      	mov	ip, r6
1a001b94:	2d00      	cmp	r5, #0
1a001b96:	d040      	beq.n	1a001c1a <__udivmoddi4+0x16a>
1a001b98:	e885 1010 	stmia.w	r5, {r4, ip}
1a001b9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a001ba0:	b912      	cbnz	r2, 1a001ba8 <__udivmoddi4+0xf8>
1a001ba2:	2701      	movs	r7, #1
1a001ba4:	fbb7 f7f2 	udiv	r7, r7, r2
1a001ba8:	fab7 fe87 	clz	lr, r7
1a001bac:	f1be 0f00 	cmp.w	lr, #0
1a001bb0:	d135      	bne.n	1a001c1e <__udivmoddi4+0x16e>
1a001bb2:	1bf3      	subs	r3, r6, r7
1a001bb4:	ea4f 4817 	mov.w	r8, r7, lsr #16
1a001bb8:	fa1f fc87 	uxth.w	ip, r7
1a001bbc:	2101      	movs	r1, #1
1a001bbe:	fbb3 f0f8 	udiv	r0, r3, r8
1a001bc2:	0c22      	lsrs	r2, r4, #16
1a001bc4:	fb08 3610 	mls	r6, r8, r0, r3
1a001bc8:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
1a001bcc:	fb0c f300 	mul.w	r3, ip, r0
1a001bd0:	42b3      	cmp	r3, r6
1a001bd2:	d907      	bls.n	1a001be4 <__udivmoddi4+0x134>
1a001bd4:	19f6      	adds	r6, r6, r7
1a001bd6:	f100 32ff 	add.w	r2, r0, #4294967295
1a001bda:	d202      	bcs.n	1a001be2 <__udivmoddi4+0x132>
1a001bdc:	42b3      	cmp	r3, r6
1a001bde:	f200 80ce 	bhi.w	1a001d7e <__udivmoddi4+0x2ce>
1a001be2:	4610      	mov	r0, r2
1a001be4:	1af6      	subs	r6, r6, r3
1a001be6:	b2a2      	uxth	r2, r4
1a001be8:	fbb6 f3f8 	udiv	r3, r6, r8
1a001bec:	fb08 6613 	mls	r6, r8, r3, r6
1a001bf0:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
1a001bf4:	fb0c fc03 	mul.w	ip, ip, r3
1a001bf8:	45a4      	cmp	ip, r4
1a001bfa:	d907      	bls.n	1a001c0c <__udivmoddi4+0x15c>
1a001bfc:	19e4      	adds	r4, r4, r7
1a001bfe:	f103 32ff 	add.w	r2, r3, #4294967295
1a001c02:	d202      	bcs.n	1a001c0a <__udivmoddi4+0x15a>
1a001c04:	45a4      	cmp	ip, r4
1a001c06:	f200 80b5 	bhi.w	1a001d74 <__udivmoddi4+0x2c4>
1a001c0a:	4613      	mov	r3, r2
1a001c0c:	ebcc 0404 	rsb	r4, ip, r4
1a001c10:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
1a001c14:	e79c      	b.n	1a001b50 <__udivmoddi4+0xa0>
1a001c16:	4629      	mov	r1, r5
1a001c18:	4628      	mov	r0, r5
1a001c1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a001c1e:	f1ce 0120 	rsb	r1, lr, #32
1a001c22:	fa06 f30e 	lsl.w	r3, r6, lr
1a001c26:	fa07 f70e 	lsl.w	r7, r7, lr
1a001c2a:	fa20 f901 	lsr.w	r9, r0, r1
1a001c2e:	ea4f 4817 	mov.w	r8, r7, lsr #16
1a001c32:	40ce      	lsrs	r6, r1
1a001c34:	ea49 0903 	orr.w	r9, r9, r3
1a001c38:	fbb6 faf8 	udiv	sl, r6, r8
1a001c3c:	ea4f 4419 	mov.w	r4, r9, lsr #16
1a001c40:	fb08 661a 	mls	r6, r8, sl, r6
1a001c44:	fa1f fc87 	uxth.w	ip, r7
1a001c48:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
1a001c4c:	fb0a f20c 	mul.w	r2, sl, ip
1a001c50:	429a      	cmp	r2, r3
1a001c52:	fa00 f40e 	lsl.w	r4, r0, lr
1a001c56:	d90a      	bls.n	1a001c6e <__udivmoddi4+0x1be>
1a001c58:	19db      	adds	r3, r3, r7
1a001c5a:	f10a 31ff 	add.w	r1, sl, #4294967295
1a001c5e:	f080 8087 	bcs.w	1a001d70 <__udivmoddi4+0x2c0>
1a001c62:	429a      	cmp	r2, r3
1a001c64:	f240 8084 	bls.w	1a001d70 <__udivmoddi4+0x2c0>
1a001c68:	f1aa 0a02 	sub.w	sl, sl, #2
1a001c6c:	443b      	add	r3, r7
1a001c6e:	1a9b      	subs	r3, r3, r2
1a001c70:	fa1f f989 	uxth.w	r9, r9
1a001c74:	fbb3 f1f8 	udiv	r1, r3, r8
1a001c78:	fb08 3311 	mls	r3, r8, r1, r3
1a001c7c:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
1a001c80:	fb01 f60c 	mul.w	r6, r1, ip
1a001c84:	429e      	cmp	r6, r3
1a001c86:	d907      	bls.n	1a001c98 <__udivmoddi4+0x1e8>
1a001c88:	19db      	adds	r3, r3, r7
1a001c8a:	f101 32ff 	add.w	r2, r1, #4294967295
1a001c8e:	d26b      	bcs.n	1a001d68 <__udivmoddi4+0x2b8>
1a001c90:	429e      	cmp	r6, r3
1a001c92:	d969      	bls.n	1a001d68 <__udivmoddi4+0x2b8>
1a001c94:	3902      	subs	r1, #2
1a001c96:	443b      	add	r3, r7
1a001c98:	1b9b      	subs	r3, r3, r6
1a001c9a:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
1a001c9e:	e78e      	b.n	1a001bbe <__udivmoddi4+0x10e>
1a001ca0:	f1c1 0e20 	rsb	lr, r1, #32
1a001ca4:	fa22 f40e 	lsr.w	r4, r2, lr
1a001ca8:	408b      	lsls	r3, r1
1a001caa:	4323      	orrs	r3, r4
1a001cac:	fa20 f70e 	lsr.w	r7, r0, lr
1a001cb0:	fa06 f401 	lsl.w	r4, r6, r1
1a001cb4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
1a001cb8:	fa26 f60e 	lsr.w	r6, r6, lr
1a001cbc:	433c      	orrs	r4, r7
1a001cbe:	fbb6 f9fc 	udiv	r9, r6, ip
1a001cc2:	0c27      	lsrs	r7, r4, #16
1a001cc4:	fb0c 6619 	mls	r6, ip, r9, r6
1a001cc8:	fa1f f883 	uxth.w	r8, r3
1a001ccc:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
1a001cd0:	fb09 f708 	mul.w	r7, r9, r8
1a001cd4:	42b7      	cmp	r7, r6
1a001cd6:	fa02 f201 	lsl.w	r2, r2, r1
1a001cda:	fa00 fa01 	lsl.w	sl, r0, r1
1a001cde:	d908      	bls.n	1a001cf2 <__udivmoddi4+0x242>
1a001ce0:	18f6      	adds	r6, r6, r3
1a001ce2:	f109 30ff 	add.w	r0, r9, #4294967295
1a001ce6:	d241      	bcs.n	1a001d6c <__udivmoddi4+0x2bc>
1a001ce8:	42b7      	cmp	r7, r6
1a001cea:	d93f      	bls.n	1a001d6c <__udivmoddi4+0x2bc>
1a001cec:	f1a9 0902 	sub.w	r9, r9, #2
1a001cf0:	441e      	add	r6, r3
1a001cf2:	1bf6      	subs	r6, r6, r7
1a001cf4:	b2a0      	uxth	r0, r4
1a001cf6:	fbb6 f4fc 	udiv	r4, r6, ip
1a001cfa:	fb0c 6614 	mls	r6, ip, r4, r6
1a001cfe:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
1a001d02:	fb04 f808 	mul.w	r8, r4, r8
1a001d06:	45b8      	cmp	r8, r7
1a001d08:	d907      	bls.n	1a001d1a <__udivmoddi4+0x26a>
1a001d0a:	18ff      	adds	r7, r7, r3
1a001d0c:	f104 30ff 	add.w	r0, r4, #4294967295
1a001d10:	d228      	bcs.n	1a001d64 <__udivmoddi4+0x2b4>
1a001d12:	45b8      	cmp	r8, r7
1a001d14:	d926      	bls.n	1a001d64 <__udivmoddi4+0x2b4>
1a001d16:	3c02      	subs	r4, #2
1a001d18:	441f      	add	r7, r3
1a001d1a:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
1a001d1e:	ebc8 0707 	rsb	r7, r8, r7
1a001d22:	fba0 8902 	umull	r8, r9, r0, r2
1a001d26:	454f      	cmp	r7, r9
1a001d28:	4644      	mov	r4, r8
1a001d2a:	464e      	mov	r6, r9
1a001d2c:	d314      	bcc.n	1a001d58 <__udivmoddi4+0x2a8>
1a001d2e:	d029      	beq.n	1a001d84 <__udivmoddi4+0x2d4>
1a001d30:	b365      	cbz	r5, 1a001d8c <__udivmoddi4+0x2dc>
1a001d32:	ebba 0304 	subs.w	r3, sl, r4
1a001d36:	eb67 0706 	sbc.w	r7, r7, r6
1a001d3a:	fa07 fe0e 	lsl.w	lr, r7, lr
1a001d3e:	40cb      	lsrs	r3, r1
1a001d40:	40cf      	lsrs	r7, r1
1a001d42:	ea4e 0303 	orr.w	r3, lr, r3
1a001d46:	e885 0088 	stmia.w	r5, {r3, r7}
1a001d4a:	2100      	movs	r1, #0
1a001d4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a001d50:	4613      	mov	r3, r2
1a001d52:	e6f8      	b.n	1a001b46 <__udivmoddi4+0x96>
1a001d54:	4610      	mov	r0, r2
1a001d56:	e6e0      	b.n	1a001b1a <__udivmoddi4+0x6a>
1a001d58:	ebb8 0402 	subs.w	r4, r8, r2
1a001d5c:	eb69 0603 	sbc.w	r6, r9, r3
1a001d60:	3801      	subs	r0, #1
1a001d62:	e7e5      	b.n	1a001d30 <__udivmoddi4+0x280>
1a001d64:	4604      	mov	r4, r0
1a001d66:	e7d8      	b.n	1a001d1a <__udivmoddi4+0x26a>
1a001d68:	4611      	mov	r1, r2
1a001d6a:	e795      	b.n	1a001c98 <__udivmoddi4+0x1e8>
1a001d6c:	4681      	mov	r9, r0
1a001d6e:	e7c0      	b.n	1a001cf2 <__udivmoddi4+0x242>
1a001d70:	468a      	mov	sl, r1
1a001d72:	e77c      	b.n	1a001c6e <__udivmoddi4+0x1be>
1a001d74:	3b02      	subs	r3, #2
1a001d76:	443c      	add	r4, r7
1a001d78:	e748      	b.n	1a001c0c <__udivmoddi4+0x15c>
1a001d7a:	4608      	mov	r0, r1
1a001d7c:	e70a      	b.n	1a001b94 <__udivmoddi4+0xe4>
1a001d7e:	3802      	subs	r0, #2
1a001d80:	443e      	add	r6, r7
1a001d82:	e72f      	b.n	1a001be4 <__udivmoddi4+0x134>
1a001d84:	45c2      	cmp	sl, r8
1a001d86:	d3e7      	bcc.n	1a001d58 <__udivmoddi4+0x2a8>
1a001d88:	463e      	mov	r6, r7
1a001d8a:	e7d1      	b.n	1a001d30 <__udivmoddi4+0x280>
1a001d8c:	4629      	mov	r1, r5
1a001d8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a001d92:	bf00      	nop

1a001d94 <__aeabi_idiv0>:
1a001d94:	4770      	bx	lr
1a001d96:	bf00      	nop

1a001d98 <memset>:
1a001d98:	4402      	add	r2, r0
1a001d9a:	4603      	mov	r3, r0
1a001d9c:	4293      	cmp	r3, r2
1a001d9e:	d002      	beq.n	1a001da6 <memset+0xe>
1a001da0:	f803 1b01 	strb.w	r1, [r3], #1
1a001da4:	e7fa      	b.n	1a001d9c <memset+0x4>
1a001da6:	4770      	bx	lr
1a001da8:	08040201 	.word	0x08040201
1a001dac:	0f0f0f03 	.word	0x0f0f0f03
1a001db0:	000000ff 	.word	0x000000ff

1a001db4 <periph_to_base>:
1a001db4:	00050000 0020000a 00090024 00400040     ...... .$...@.@.
1a001dc4:	00600005 000400a6 00c300c0 00e00002     ..`.............
1a001dd4:	000100e0 01000100 01200003 00060120     .......... . ...
1a001de4:	01400140 0142000c 00190142 01620162     @.@...B.B...b.b.
1a001df4:	01820013 00120182 01a201a2 01c20011     ................
1a001e04:	001001c2 01e201e2 0202000f 000e0202     ................
1a001e14:	02220222 0223000d 001c0223              "."...#.#...

1a001e20 <InitClkStates>:
1a001e20:	00010100 00010909 0001090a 01010701     ................
1a001e30:	00010902 00010906 0101090c 0001090d     ................
1a001e40:	0001090e 0001090f 00010910 00010911     ................
1a001e50:	00010912 00010913 00011114 00011119     ................
1a001e60:	0001111a 0001111b                       ........

1a001e68 <UART_BClock>:
1a001e68:	01a201c2 01620182                       ......b.

1a001e70 <UART_PClock>:
1a001e70:	00820081 00a200a1                       ........

1a001e78 <OscRateIn>:
1a001e78:	00b71b00                                ....

1a001e7c <ExtRateIn>:
1a001e7c:	00000000                                ....

1a001e80 <gpioLEDBits>:
1a001e80:	0b010e00 00050c01 02050105              ............

1a001e8c <InitClkStates>:
1a001e8c:	00010308 00010307 01010f01              ............

1a001e98 <pinmuxing>:
1a001e98:	00400a02 00400b02 00400c02 00440002     ..@...@...@...D.
1a001ea8:	00440102 00440202 00520302 00520402     ..D...D...R...R.
1a001eb8:	00520509 00570609 00570206 00500001     ..R...W...W...P.
1a001ec8:	00500101 00500201 00500601 00f30f01     ..P...P...P.....
1a001ed8:	00f71001 00f31101 00b31201 00f01301     ................
1a001ee8:	00b31401 00b60707 00f20000 00b60100     ................

1a001ef8 <gpioPinsConfig>:
1a001ef8:	02000104 00050701 05010d03 04080100     ................
1a001f08:	02020002 02000304 00000403 04070002     ................
1a001f18:	030c0300 09050402 05040103 04030208     ................
1a001f28:	04020305 06040504 0802000c 03000b06     ................
1a001f38:	00090607 07060503 060f0504 03030004     ................
1a001f48:	02000404 00050404 06040502 04060200     ................
1a001f58:	0c050408 05040a04 0003010e 14010a00     ................
1a001f68:	010f0000 0d000012 00001101 0010010c     ................
1a001f78:	07070300 000f0300 01000001 00000000     ................
1a001f88:	000a0600 08060603 06100504 04030005     ................
1a001f98:	03000106 04090400 04010d05 010b0000     ................
1a001fa8:	0200000f 00000001 00010104 02010800     ................
1a001fb8:	01090000 09010006 05040002 04010200     ................
1a001fc8:	02020105 02020504 0e00000a 01000b02     ................
1a001fd8:	000c020b 00040c01 04000200 01020001     ................
1a001fe8:	02000204 00030402 03070302 070b0300     ................
1a001ff8:	0c030004 03000507 0006070d 01020e03     ................
1a002008:	04010504 06020006 02000504 00040405     ................
1a002018:	08040402 040c0504 0d050409 05040a04     ................
1a002028:	0005010e ffff0801                       ........
