#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Oct 29 21:34:13 2019
# Process ID: 41036
# Current directory: C:/Users/USER/Documents/FPGA/hw4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent209664 C:\Users\USER\Documents\FPGA\hw4\hw4.xpr
# Log file: C:/Users/USER/Documents/FPGA/hw4/vivado.log
# Journal file: C:/Users/USER/Documents/FPGA/hw4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/USER/Documents/FPGA/hw4/hw4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 680.410 ; gain = 116.152
update_compile_order -fileset sources_1
open_bd_design {C:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:user:LAB4_AXI:1.0 - LAB4_AXI_0
Successfully read diagram <design_1> from BD file <C:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 874.324 ; gain = 64.859
close_project
open_project C:/Users/USER/Documents/FPGA/ip_repo/edit_LAB4_AXI_v1_0.xpr
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0/hdl/LAB4_AXI_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0/hdl/LAB4_AXI_v1_0.v:]
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
import_files -norecurse C:/Users/USER/Documents/FPGA/hw4/hw4.srcs/insertion.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::open_ipxact_file C:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0/component.xml
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0/hdl/LAB4_AXI_v1_0_S00_AXI.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0/src/arithmetic.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0/hdl/LAB4_AXI_v1_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/USER/Documents/FPGA/ip_repo/edit_LAB4_AXI_v1_0.srcs/sources_1/imports/hw4.srcs/insertion.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0/hdl/LAB4_AXI_v1_0_S00_AXI.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0/src/arithmetic.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0/hdl/LAB4_AXI_v1_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/USER/Documents/FPGA/ip_repo/edit_LAB4_AXI_v1_0.srcs/sources_1/imports/hw4.srcs/insertion.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0'
open_project C:/Users/USER/Documents/FPGA/hw4/hw4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_LAB4_AXI_0_0

open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 882.676 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:user:LAB4_AXI:1.0 - LAB4_AXI_0
Successfully read diagram <design_1> from BD file <C:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1091.027 ; gain = 64.160
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0'.
report_ip_status -name ip_status 
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0/hdl/LAB4_AXI_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0/hdl/LAB4_AXI_v1_0.v:]
ERROR: [Common 17-180] Spawn failed: No error
upgrade_ip -vlnv xilinx.com:user:LAB4_AXI:1.0 [get_ips  design_1_LAB4_AXI_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_LAB4_AXI_0_0 (LAB4_AXI_v1.0 1.0) from revision 3 to revision 4
Wrote  : <C:\Users\USER\Documents\FPGA\hw4\hw4.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/USER/Documents/FPGA/hw4/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_LAB4_AXI_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <C:\Users\USER\Documents\FPGA\hw4\hw4.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block LAB4_AXI_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1526.641 ; gain = 89.508
catch { config_ip_cache -export [get_ips -all design_1_LAB4_AXI_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 68168676865e6a57; cache size = 2.175 MB.
export_ip_user_files -of_objects [get_files C:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_LAB4_AXI_0_0_synth_1
[Tue Oct 29 22:20:22 2019] Launched design_1_LAB4_AXI_0_0_synth_1...
Run output will be captured here: C:/Users/USER/Documents/FPGA/hw4/hw4.runs/design_1_LAB4_AXI_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/USER/Documents/FPGA/hw4/hw4.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/USER/Documents/FPGA/hw4/hw4.ip_user_files -ipstatic_source_dir C:/Users/USER/Documents/FPGA/hw4/hw4.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/USER/Documents/FPGA/hw4/hw4.cache/compile_simlib/modelsim} {questa=C:/Users/USER/Documents/FPGA/hw4/hw4.cache/compile_simlib/questa} {riviera=C:/Users/USER/Documents/FPGA/hw4/hw4.cache/compile_simlib/riviera} {activehdl=C:/Users/USER/Documents/FPGA/hw4/hw4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run design_1_LAB4_AXI_0_0_synth_1
current_project edit_LAB4_AXI_v1_0
current_project hw4
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0'.
report_ip_status -name ip_status
current_project edit_LAB4_AXI_v1_0
current_project hw4
upgrade_ip -vlnv xilinx.com:user:LAB4_AXI:1.0 [get_ips  design_1_LAB4_AXI_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_LAB4_AXI_0_0 from LAB4_AXI_v1.0 1.0 to LAB4_AXI_v1.0 1.0
Wrote  : <C:\Users\USER\Documents\FPGA\hw4\hw4.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/USER/Documents/FPGA/hw4/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_LAB4_AXI_0_0] -no_script -sync -force -quiet
current_project edit_LAB4_AXI_v1_0
current_project hw4
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:LAB4_AXI:1.0 [get_ips  design_1_LAB4_AXI_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_LAB4_AXI_0_0 from LAB4_AXI_v1.0 1.0 to LAB4_AXI_v1.0 1.0
Wrote  : <C:\Users\USER\Documents\FPGA\hw4\hw4.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/USER/Documents/FPGA/hw4/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_LAB4_AXI_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <C:\Users\USER\Documents\FPGA\hw4\hw4.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block LAB4_AXI_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_LAB4_AXI_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 68168676865e6a57; cache size = 2.175 MB.
export_ip_user_files -of_objects [get_files C:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_LAB4_AXI_0_0_synth_1
[Tue Oct 29 22:25:42 2019] Launched design_1_LAB4_AXI_0_0_synth_1...
Run output will be captured here: C:/Users/USER/Documents/FPGA/hw4/hw4.runs/design_1_LAB4_AXI_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/USER/Documents/FPGA/hw4/hw4.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/USER/Documents/FPGA/hw4/hw4.ip_user_files -ipstatic_source_dir C:/Users/USER/Documents/FPGA/hw4/hw4.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/USER/Documents/FPGA/hw4/hw4.cache/compile_simlib/modelsim} {questa=C:/Users/USER/Documents/FPGA/hw4/hw4.cache/compile_simlib/questa} {riviera=C:/Users/USER/Documents/FPGA/hw4/hw4.cache/compile_simlib/riviera} {activehdl=C:/Users/USER/Documents/FPGA/hw4/hw4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0'.
reset_run design_1_LAB4_AXI_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Oct 29 22:27:11 2019] Launched design_1_LAB4_AXI_0_0_synth_1...
Run output will be captured here: C:/Users/USER/Documents/FPGA/hw4/hw4.runs/design_1_LAB4_AXI_0_0_synth_1/runme.log
[Tue Oct 29 22:27:11 2019] Launched synth_1...
Run output will be captured here: C:/Users/USER/Documents/FPGA/hw4/hw4.runs/synth_1/runme.log
current_project edit_LAB4_AXI_v1_0
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0'.
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0/component.xml' ignored by IP packager.
set_property core_revision 5 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0'
current_project hw4
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0'.
report_ip_status -name ip_status
current_project edit_LAB4_AXI_v1_0
current_project hw4
upgrade_ip -vlnv xilinx.com:user:LAB4_AXI:1.0 [get_ips  design_1_LAB4_AXI_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_LAB4_AXI_0_0 (LAB4_AXI_v1.0 1.0) from revision 4 to revision 5
Wrote  : <C:\Users\USER\Documents\FPGA\hw4\hw4.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/USER/Documents/FPGA/hw4/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_LAB4_AXI_0_0] -no_script -sync -force -quiet
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0'.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <C:\Users\USER\Documents\FPGA\hw4\hw4.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block LAB4_AXI_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 68168676865e6a57; cache size = 2.175 MB.
[Tue Oct 29 22:32:47 2019] Launched design_1_LAB4_AXI_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_LAB4_AXI_0_0_synth_1: C:/Users/USER/Documents/FPGA/hw4/hw4.runs/design_1_LAB4_AXI_0_0_synth_1/runme.log
synth_1: C:/Users/USER/Documents/FPGA/hw4/hw4.runs/synth_1/runme.log
[Tue Oct 29 22:32:47 2019] Launched impl_1...
Run output will be captured here: C:/Users/USER/Documents/FPGA/hw4/hw4.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1676.410 ; gain = 0.000
open_hw
file copy -force C:/Users/USER/Documents/FPGA/hw4/hw4.runs/impl_1/design_1_wrapper.sysdef C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/USER/Documents/FPGA/hw4/hw4.sdk -hwspec C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/USER/Documents/FPGA/hw4/hw4.sdk -hwspec C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
current_project edit_LAB4_AXI_v1_0
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 29 23:25:42 2019...
