

================================================================
== Vitis HLS Report for 'simulation'
================================================================
* Date:           Mon Nov 10 19:25:53 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hestonEuro_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.646 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  4075188|  4075188|  40.752 ms|  40.752 ms|  4075188|  4075188|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_seed_init  |      624|      624|         2|          -|          -|   312|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%add484_i = alloca i32 1"   --->   Operation 6 'alloca' 'add484_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%add48_15_i = alloca i32 1"   --->   Operation 7 'alloca' 'add48_15_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%add48_26_i = alloca i32 1"   --->   Operation 8 'alloca' 'add48_26_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%add48_37_i = alloca i32 1"   --->   Operation 9 'alloca' 'add48_37_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [common/RNG.cpp:64->hestonEuro.cpp:65]   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%this_vol_correlation_val8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %this_vol_correlation_val8"   --->   Operation 11 'read' 'this_vol_correlation_val8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%this_vol_initValue_val7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %this_vol_initValue_val7"   --->   Operation 12 'read' 'this_vol_initValue_val7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read"   --->   Operation 13 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%this_vol_kappa_val6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %this_vol_kappa_val6"   --->   Operation 14 'read' 'this_vol_kappa_val6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%this_vol_expect_val5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %this_vol_expect_val5"   --->   Operation 15 'read' 'this_vol_expect_val5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%this_data_strikePrice_val4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %this_data_strikePrice_val4"   --->   Operation 16 'read' 'this_data_strikePrice_val4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%this_data_initPrice_val3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %this_data_initPrice_val3"   --->   Operation 17 'read' 'this_data_initPrice_val3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%this_data_freeRate_val2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %this_data_freeRate_val2"   --->   Operation 18 'read' 'this_data_freeRate_val2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%this_data_timeT_val1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %this_data_timeT_val1"   --->   Operation 19 'read' 'this_data_timeT_val1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mt_rng_mt_e = alloca i64 1" [hestonEuro.cpp:54]   --->   Operation 20 'alloca' 'mt_rng_mt_e' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 312> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mt_rng_mt_e_1 = alloca i64 1" [hestonEuro.cpp:54]   --->   Operation 21 'alloca' 'mt_rng_mt_e_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 312> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mt_rng_mt_e_2 = alloca i64 1" [hestonEuro.cpp:54]   --->   Operation 22 'alloca' 'mt_rng_mt_e_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 312> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%mt_rng_mt_e_3 = alloca i64 1" [hestonEuro.cpp:54]   --->   Operation 23 'alloca' 'mt_rng_mt_e_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 312> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mt_rng_mt_o = alloca i64 1" [hestonEuro.cpp:54]   --->   Operation 24 'alloca' 'mt_rng_mt_o' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 312> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%mt_rng_mt_o_1 = alloca i64 1" [hestonEuro.cpp:54]   --->   Operation 25 'alloca' 'mt_rng_mt_o_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 312> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mt_rng_mt_o_2 = alloca i64 1" [hestonEuro.cpp:54]   --->   Operation 26 'alloca' 'mt_rng_mt_o_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 312> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mt_rng_mt_o_3 = alloca i64 1" [hestonEuro.cpp:54]   --->   Operation 27 'alloca' 'mt_rng_mt_o_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 312> <RAM>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln64 = store i9 0, i9 %i" [common/RNG.cpp:64->hestonEuro.cpp:65]   --->   Operation 28 'store' 'store_ln64' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 3, i32 %add48_37_i"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 2, i32 %add48_26_i"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 1, i32 %add48_15_i"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add484_i"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln64 = br void %loop_group_init.i" [common/RNG.cpp:64->hestonEuro.cpp:65]   --->   Operation 33 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.02>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%i_1 = load i9 %i" [common/RNG.cpp:64->hestonEuro.cpp:65]   --->   Operation 34 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.77ns)   --->   "%icmp_ln64 = icmp_eq  i9 %i_1, i9 312" [common/RNG.cpp:64->hestonEuro.cpp:65]   --->   Operation 35 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.77ns)   --->   "%add_ln64 = add i9 %i_1, i9 1" [common/RNG.cpp:64->hestonEuro.cpp:65]   --->   Operation 36 'add' 'add_ln64' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %loop_group_init.i.split, void %_ZN3RNG10init_arrayEPS_Pji.exit" [common/RNG.cpp:64->hestonEuro.cpp:65]   --->   Operation 37 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%add484_i_load = load i32 %add484_i" [common/RNG.cpp:70->hestonEuro.cpp:65]   --->   Operation 38 'load' 'add484_i_load' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%add48_15_i_load = load i32 %add48_15_i" [common/RNG.cpp:70->hestonEuro.cpp:65]   --->   Operation 39 'load' 'add48_15_i_load' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%add48_26_i_load = load i32 %add48_26_i" [common/RNG.cpp:70->hestonEuro.cpp:65]   --->   Operation 40 'load' 'add48_26_i_load' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%add48_37_i_load = load i32 %add48_37_i" [common/RNG.cpp:70->hestonEuro.cpp:65]   --->   Operation 41 'load' 'add48_37_i_load' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i9 %i_1" [common/RNG.cpp:64->hestonEuro.cpp:65]   --->   Operation 42 'zext' 'zext_ln64' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%mt_rng_mt_e_addr = getelementptr i32 %mt_rng_mt_e, i64 0, i64 %zext_ln64" [common/RNG.cpp:69->hestonEuro.cpp:65]   --->   Operation 43 'getelementptr' 'mt_rng_mt_e_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%mt_rng_mt_e_1_addr = getelementptr i32 %mt_rng_mt_e_1, i64 0, i64 %zext_ln64" [common/RNG.cpp:69->hestonEuro.cpp:65]   --->   Operation 44 'getelementptr' 'mt_rng_mt_e_1_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%mt_rng_mt_e_2_addr = getelementptr i32 %mt_rng_mt_e_2, i64 0, i64 %zext_ln64" [common/RNG.cpp:69->hestonEuro.cpp:65]   --->   Operation 45 'getelementptr' 'mt_rng_mt_e_2_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%mt_rng_mt_e_3_addr = getelementptr i32 %mt_rng_mt_e_3, i64 0, i64 %zext_ln64" [common/RNG.cpp:69->hestonEuro.cpp:65]   --->   Operation 46 'getelementptr' 'mt_rng_mt_e_3_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %add484_i_load, i32 30, i32 31" [common/RNG.cpp:70->hestonEuro.cpp:65]   --->   Operation 47 'partselect' 'lshr_ln' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln70_1 = zext i2 %lshr_ln" [common/RNG.cpp:70->hestonEuro.cpp:65]   --->   Operation 48 'zext' 'zext_ln70_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %i_1, i1 0" [common/RNG.cpp:70->hestonEuro.cpp:65]   --->   Operation 49 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%or_ln70 = or i10 %shl_ln, i10 1" [common/RNG.cpp:70->hestonEuro.cpp:65]   --->   Operation 50 'or' 'or_ln70' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i10 %or_ln70" [common/RNG.cpp:70->hestonEuro.cpp:65]   --->   Operation 51 'zext' 'zext_ln70' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.35ns)   --->   "%xor_ln70 = xor i32 %zext_ln70_1, i32 %add484_i_load" [common/RNG.cpp:70->hestonEuro.cpp:65]   --->   Operation 52 'xor' 'xor_ln70' <Predicate = (!icmp_ln64)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (3.42ns)   --->   "%mul_ln70 = mul i32 %xor_ln70, i32 1812433253" [common/RNG.cpp:70->hestonEuro.cpp:65]   --->   Operation 53 'mul' 'mul_ln70' <Predicate = (!icmp_ln64)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.01ns)   --->   "%add_ln70 = add i32 %mul_ln70, i32 %zext_ln70" [common/RNG.cpp:70->hestonEuro.cpp:65]   --->   Operation 54 'add' 'add_ln70' <Predicate = (!icmp_ln64)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%mt_rng_mt_o_addr = getelementptr i32 %mt_rng_mt_o, i64 0, i64 %zext_ln64" [common/RNG.cpp:71->hestonEuro.cpp:65]   --->   Operation 55 'getelementptr' 'mt_rng_mt_o_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%mt_rng_mt_o_1_addr = getelementptr i32 %mt_rng_mt_o_1, i64 0, i64 %zext_ln64" [common/RNG.cpp:71->hestonEuro.cpp:65]   --->   Operation 56 'getelementptr' 'mt_rng_mt_o_1_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%mt_rng_mt_o_2_addr = getelementptr i32 %mt_rng_mt_o_2, i64 0, i64 %zext_ln64" [common/RNG.cpp:71->hestonEuro.cpp:65]   --->   Operation 57 'getelementptr' 'mt_rng_mt_o_2_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%mt_rng_mt_o_3_addr = getelementptr i32 %mt_rng_mt_o_3, i64 0, i64 %zext_ln64" [common/RNG.cpp:71->hestonEuro.cpp:65]   --->   Operation 58 'getelementptr' 'mt_rng_mt_o_3_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %add_ln70, i32 30, i32 31" [common/RNG.cpp:72->hestonEuro.cpp:65]   --->   Operation 59 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln72_1 = zext i2 %lshr_ln1" [common/RNG.cpp:72->hestonEuro.cpp:65]   --->   Operation 60 'zext' 'zext_ln72_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.35ns)   --->   "%xor_ln72 = xor i32 %zext_ln72_1, i32 %add_ln70" [common/RNG.cpp:72->hestonEuro.cpp:65]   --->   Operation 61 'xor' 'xor_ln72' <Predicate = (!icmp_ln64)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%lshr_ln70_1 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %add48_15_i_load, i32 30, i32 31" [common/RNG.cpp:70->hestonEuro.cpp:65]   --->   Operation 62 'partselect' 'lshr_ln70_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln70_2 = zext i2 %lshr_ln70_1" [common/RNG.cpp:70->hestonEuro.cpp:65]   --->   Operation 63 'zext' 'zext_ln70_2' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.35ns)   --->   "%xor_ln70_1 = xor i32 %zext_ln70_2, i32 %add48_15_i_load" [common/RNG.cpp:70->hestonEuro.cpp:65]   --->   Operation 64 'xor' 'xor_ln70_1' <Predicate = (!icmp_ln64)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (3.42ns)   --->   "%mul_ln70_1 = mul i32 %xor_ln70_1, i32 1812433253" [common/RNG.cpp:70->hestonEuro.cpp:65]   --->   Operation 65 'mul' 'mul_ln70_1' <Predicate = (!icmp_ln64)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.01ns)   --->   "%add_ln70_1 = add i32 %mul_ln70_1, i32 %zext_ln70" [common/RNG.cpp:70->hestonEuro.cpp:65]   --->   Operation 66 'add' 'add_ln70_1' <Predicate = (!icmp_ln64)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%lshr_ln72_1 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %add_ln70_1, i32 30, i32 31" [common/RNG.cpp:72->hestonEuro.cpp:65]   --->   Operation 67 'partselect' 'lshr_ln72_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln72_2 = zext i2 %lshr_ln72_1" [common/RNG.cpp:72->hestonEuro.cpp:65]   --->   Operation 68 'zext' 'zext_ln72_2' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.35ns)   --->   "%xor_ln72_1 = xor i32 %zext_ln72_2, i32 %add_ln70_1" [common/RNG.cpp:72->hestonEuro.cpp:65]   --->   Operation 69 'xor' 'xor_ln72_1' <Predicate = (!icmp_ln64)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%lshr_ln70_2 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %add48_26_i_load, i32 30, i32 31" [common/RNG.cpp:70->hestonEuro.cpp:65]   --->   Operation 70 'partselect' 'lshr_ln70_2' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln70_3 = zext i2 %lshr_ln70_2" [common/RNG.cpp:70->hestonEuro.cpp:65]   --->   Operation 71 'zext' 'zext_ln70_3' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.35ns)   --->   "%xor_ln70_2 = xor i32 %zext_ln70_3, i32 %add48_26_i_load" [common/RNG.cpp:70->hestonEuro.cpp:65]   --->   Operation 72 'xor' 'xor_ln70_2' <Predicate = (!icmp_ln64)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (3.42ns)   --->   "%mul_ln70_2 = mul i32 %xor_ln70_2, i32 1812433253" [common/RNG.cpp:70->hestonEuro.cpp:65]   --->   Operation 73 'mul' 'mul_ln70_2' <Predicate = (!icmp_ln64)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (1.01ns)   --->   "%add_ln70_2 = add i32 %mul_ln70_2, i32 %zext_ln70" [common/RNG.cpp:70->hestonEuro.cpp:65]   --->   Operation 74 'add' 'add_ln70_2' <Predicate = (!icmp_ln64)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%lshr_ln72_2 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %add_ln70_2, i32 30, i32 31" [common/RNG.cpp:72->hestonEuro.cpp:65]   --->   Operation 75 'partselect' 'lshr_ln72_2' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln72_3 = zext i2 %lshr_ln72_2" [common/RNG.cpp:72->hestonEuro.cpp:65]   --->   Operation 76 'zext' 'zext_ln72_3' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.35ns)   --->   "%xor_ln72_2 = xor i32 %zext_ln72_3, i32 %add_ln70_2" [common/RNG.cpp:72->hestonEuro.cpp:65]   --->   Operation 77 'xor' 'xor_ln72_2' <Predicate = (!icmp_ln64)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (1.23ns)   --->   "%store_ln69 = store i32 %add484_i_load, i9 %mt_rng_mt_e_addr" [common/RNG.cpp:69->hestonEuro.cpp:65]   --->   Operation 78 'store' 'store_ln69' <Predicate = (!icmp_ln64)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 312> <RAM>
ST_2 : Operation 79 [1/1] (1.23ns)   --->   "%store_ln69 = store i32 %add48_15_i_load, i9 %mt_rng_mt_e_1_addr" [common/RNG.cpp:69->hestonEuro.cpp:65]   --->   Operation 79 'store' 'store_ln69' <Predicate = (!icmp_ln64)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 312> <RAM>
ST_2 : Operation 80 [1/1] (1.23ns)   --->   "%store_ln69 = store i32 %add48_26_i_load, i9 %mt_rng_mt_e_2_addr" [common/RNG.cpp:69->hestonEuro.cpp:65]   --->   Operation 80 'store' 'store_ln69' <Predicate = (!icmp_ln64)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 312> <RAM>
ST_2 : Operation 81 [1/1] (1.23ns)   --->   "%store_ln69 = store i32 %add48_37_i_load, i9 %mt_rng_mt_e_3_addr" [common/RNG.cpp:69->hestonEuro.cpp:65]   --->   Operation 81 'store' 'store_ln69' <Predicate = (!icmp_ln64)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 312> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%lshr_ln70_3 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %add48_37_i_load, i32 30, i32 31" [common/RNG.cpp:70->hestonEuro.cpp:65]   --->   Operation 82 'partselect' 'lshr_ln70_3' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln70_4 = zext i2 %lshr_ln70_3" [common/RNG.cpp:70->hestonEuro.cpp:65]   --->   Operation 83 'zext' 'zext_ln70_4' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.35ns)   --->   "%xor_ln70_3 = xor i32 %zext_ln70_4, i32 %add48_37_i_load" [common/RNG.cpp:70->hestonEuro.cpp:65]   --->   Operation 84 'xor' 'xor_ln70_3' <Predicate = (!icmp_ln64)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (3.42ns)   --->   "%mul_ln70_3 = mul i32 %xor_ln70_3, i32 1812433253" [common/RNG.cpp:70->hestonEuro.cpp:65]   --->   Operation 85 'mul' 'mul_ln70_3' <Predicate = (!icmp_ln64)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (1.01ns)   --->   "%add_ln70_3 = add i32 %mul_ln70_3, i32 %zext_ln70" [common/RNG.cpp:70->hestonEuro.cpp:65]   --->   Operation 86 'add' 'add_ln70_3' <Predicate = (!icmp_ln64)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (1.23ns)   --->   "%store_ln71 = store i32 %add_ln70, i9 %mt_rng_mt_o_addr" [common/RNG.cpp:71->hestonEuro.cpp:65]   --->   Operation 87 'store' 'store_ln71' <Predicate = (!icmp_ln64)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 312> <RAM>
ST_2 : Operation 88 [1/1] (1.23ns)   --->   "%store_ln71 = store i32 %add_ln70_1, i9 %mt_rng_mt_o_1_addr" [common/RNG.cpp:71->hestonEuro.cpp:65]   --->   Operation 88 'store' 'store_ln71' <Predicate = (!icmp_ln64)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 312> <RAM>
ST_2 : Operation 89 [1/1] (1.23ns)   --->   "%store_ln71 = store i32 %add_ln70_2, i9 %mt_rng_mt_o_2_addr" [common/RNG.cpp:71->hestonEuro.cpp:65]   --->   Operation 89 'store' 'store_ln71' <Predicate = (!icmp_ln64)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 312> <RAM>
ST_2 : Operation 90 [1/1] (1.23ns)   --->   "%store_ln71 = store i32 %add_ln70_3, i9 %mt_rng_mt_o_3_addr" [common/RNG.cpp:71->hestonEuro.cpp:65]   --->   Operation 90 'store' 'store_ln71' <Predicate = (!icmp_ln64)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 312> <RAM>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%lshr_ln72_3 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %add_ln70_3, i32 30, i32 31" [common/RNG.cpp:72->hestonEuro.cpp:65]   --->   Operation 91 'partselect' 'lshr_ln72_3' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln72_4 = zext i2 %lshr_ln72_3" [common/RNG.cpp:72->hestonEuro.cpp:65]   --->   Operation 92 'zext' 'zext_ln72_4' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.35ns)   --->   "%xor_ln72_3 = xor i32 %zext_ln72_4, i32 %add_ln70_3" [common/RNG.cpp:72->hestonEuro.cpp:65]   --->   Operation 93 'xor' 'xor_ln72_3' <Predicate = (!icmp_ln64)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.42ns)   --->   "%store_ln64 = store i9 %add_ln64, i9 %i" [common/RNG.cpp:64->hestonEuro.cpp:65]   --->   Operation 94 'store' 'store_ln64' <Predicate = (!icmp_ln64)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 4.86>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%speclooptripcount_ln64 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 312, i64 312, i64 312" [common/RNG.cpp:64->hestonEuro.cpp:65]   --->   Operation 95 'speclooptripcount' 'speclooptripcount_ln64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [common/RNG.cpp:64->hestonEuro.cpp:65]   --->   Operation 96 'specloopname' 'specloopname_ln64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.78ns)   --->   "%add_ln72 = add i10 %shl_ln, i10 2" [common/RNG.cpp:72->hestonEuro.cpp:65]   --->   Operation 97 'add' 'add_ln72' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i10 %add_ln72" [common/RNG.cpp:72->hestonEuro.cpp:65]   --->   Operation 98 'zext' 'zext_ln72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (3.42ns)   --->   "%mul_ln72 = mul i32 %xor_ln72, i32 1812433253" [common/RNG.cpp:72->hestonEuro.cpp:65]   --->   Operation 99 'mul' 'mul_ln72' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (1.01ns)   --->   "%add_ln72_1 = add i32 %mul_ln72, i32 %zext_ln72" [common/RNG.cpp:72->hestonEuro.cpp:65]   --->   Operation 100 'add' 'add_ln72_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (3.42ns)   --->   "%mul_ln72_1 = mul i32 %xor_ln72_1, i32 1812433253" [common/RNG.cpp:72->hestonEuro.cpp:65]   --->   Operation 101 'mul' 'mul_ln72_1' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (1.01ns)   --->   "%add_ln72_2 = add i32 %mul_ln72_1, i32 %zext_ln72" [common/RNG.cpp:72->hestonEuro.cpp:65]   --->   Operation 102 'add' 'add_ln72_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (3.42ns)   --->   "%mul_ln72_2 = mul i32 %xor_ln72_2, i32 1812433253" [common/RNG.cpp:72->hestonEuro.cpp:65]   --->   Operation 103 'mul' 'mul_ln72_2' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (1.01ns)   --->   "%add_ln72_3 = add i32 %mul_ln72_2, i32 %zext_ln72" [common/RNG.cpp:72->hestonEuro.cpp:65]   --->   Operation 104 'add' 'add_ln72_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (3.42ns)   --->   "%mul_ln72_3 = mul i32 %xor_ln72_3, i32 1812433253" [common/RNG.cpp:72->hestonEuro.cpp:65]   --->   Operation 105 'mul' 'mul_ln72_3' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (1.01ns)   --->   "%add_ln72_4 = add i32 %mul_ln72_3, i32 %zext_ln72" [common/RNG.cpp:72->hestonEuro.cpp:65]   --->   Operation 106 'add' 'add_ln72_4' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.42ns)   --->   "%store_ln72 = store i32 %add_ln72_4, i32 %add48_37_i" [common/RNG.cpp:72->hestonEuro.cpp:65]   --->   Operation 107 'store' 'store_ln72' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 108 [1/1] (0.42ns)   --->   "%store_ln72 = store i32 %add_ln72_3, i32 %add48_26_i" [common/RNG.cpp:72->hestonEuro.cpp:65]   --->   Operation 108 'store' 'store_ln72' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 109 [1/1] (0.42ns)   --->   "%store_ln72 = store i32 %add_ln72_2, i32 %add48_15_i" [common/RNG.cpp:72->hestonEuro.cpp:65]   --->   Operation 109 'store' 'store_ln72' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 110 [1/1] (0.42ns)   --->   "%store_ln72 = store i32 %add_ln72_1, i32 %add484_i" [common/RNG.cpp:72->hestonEuro.cpp:65]   --->   Operation 110 'store' 'store_ln72' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln64 = br void %loop_group_init.i" [common/RNG.cpp:64->hestonEuro.cpp:65]   --->   Operation 111 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 7.05>
ST_4 : Operation 112 [2/2] (7.05ns)   --->   "%call_ret = call i64 @sampleSIM, i32 %this_data_timeT_val1_read, i32 %this_data_freeRate_val2_read, i32 %this_data_initPrice_val3_read, i32 %this_data_strikePrice_val4_read, i32 %this_vol_expect_val5_read, i32 %this_vol_kappa_val6_read, i32 %p_read_1, i32 %this_vol_initValue_val7_read, i32 %this_vol_correlation_val8_read, i32 %mt_rng_mt_e, i32 %mt_rng_mt_e_1, i32 %mt_rng_mt_e_2, i32 %mt_rng_mt_e_3, i32 %mt_rng_mt_o, i32 %mt_rng_mt_o_1, i32 %mt_rng_mt_o_2, i32 %mt_rng_mt_o_3, i100 %ref_4oPi_table_100, i30 %second_order_float_sin_cos_K0, i23 %second_order_float_sin_cos_K1, i15 %second_order_float_sin_cos_K2" [hestonEuro.cpp:66]   --->   Operation 112 'call' 'call_ret' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 3> <Delay = 7.01>
ST_5 : Operation 113 [1/2] (7.01ns)   --->   "%call_ret = call i64 @sampleSIM, i32 %this_data_timeT_val1_read, i32 %this_data_freeRate_val2_read, i32 %this_data_initPrice_val3_read, i32 %this_data_strikePrice_val4_read, i32 %this_vol_expect_val5_read, i32 %this_vol_kappa_val6_read, i32 %p_read_1, i32 %this_vol_initValue_val7_read, i32 %this_vol_correlation_val8_read, i32 %mt_rng_mt_e, i32 %mt_rng_mt_e_1, i32 %mt_rng_mt_e_2, i32 %mt_rng_mt_e_3, i32 %mt_rng_mt_o, i32 %mt_rng_mt_o_1, i32 %mt_rng_mt_o_2, i32 %mt_rng_mt_o_3, i100 %ref_4oPi_table_100, i30 %second_order_float_sin_cos_K0, i23 %second_order_float_sin_cos_K1, i15 %second_order_float_sin_cos_K2" [hestonEuro.cpp:66]   --->   Operation 113 'call' 'call_ret' <Predicate = true> <Delay = 7.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i64 %call_ret" [hestonEuro.cpp:68]   --->   Operation 114 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation 9 bit ('i', common/RNG.cpp:64->hestonEuro.cpp:65) [18]  (0.000 ns)
	'store' operation 0 bit ('store_ln64', common/RNG.cpp:64->hestonEuro.cpp:65) of constant 0 on local variable 'i', common/RNG.cpp:64->hestonEuro.cpp:65 [36]  (0.427 ns)

 <State 2>: 6.024ns
The critical path consists of the following:
	'load' operation 32 bit ('add484_i_load', common/RNG.cpp:70->hestonEuro.cpp:65) on local variable 'add484_i' [48]  (0.000 ns)
	'xor' operation 32 bit ('xor_ln70', common/RNG.cpp:70->hestonEuro.cpp:65) [64]  (0.351 ns)
	'mul' operation 32 bit ('mul_ln70', common/RNG.cpp:70->hestonEuro.cpp:65) [65]  (3.420 ns)
	'add' operation 32 bit ('add_ln70', common/RNG.cpp:70->hestonEuro.cpp:65) [66]  (1.016 ns)
	'store' operation 0 bit ('store_ln71', common/RNG.cpp:71->hestonEuro.cpp:65) of variable 'add_ln70', common/RNG.cpp:70->hestonEuro.cpp:65 on array 'mt_rng.mt_o', hestonEuro.cpp:54 [107]  (1.237 ns)

 <State 3>: 4.863ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln72_3', common/RNG.cpp:72->hestonEuro.cpp:65) [114]  (3.420 ns)
	'add' operation 32 bit ('add_ln72_4', common/RNG.cpp:72->hestonEuro.cpp:65) [115]  (1.016 ns)
	'store' operation 0 bit ('store_ln72', common/RNG.cpp:72->hestonEuro.cpp:65) of variable 'add_ln72_4', common/RNG.cpp:72->hestonEuro.cpp:65 on local variable 'add48_37_i' [117]  (0.427 ns)

 <State 4>: 7.057ns
The critical path consists of the following:
	'call' operation 64 bit ('call_ret', hestonEuro.cpp:66) to 'sampleSIM' [123]  (7.057 ns)

 <State 5>: 7.016ns
The critical path consists of the following:
	'call' operation 64 bit ('call_ret', hestonEuro.cpp:66) to 'sampleSIM' [123]  (7.016 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
