// Seed: 2888173987
module module_0 (
    output wire id_0,
    output wor id_1,
    input supply0 id_2
    , id_18,
    input wand id_3,
    input tri module_0,
    input uwire id_5,
    input uwire id_6,
    input wor id_7,
    output supply1 id_8,
    input wand id_9,
    input supply1 id_10
    , id_19,
    input supply0 id_11,
    output supply1 id_12,
    input tri id_13,
    input wor id_14,
    input tri1 id_15,
    input tri id_16
);
  wire id_20;
  ;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_1  = 32'd17,
    parameter id_11 = 32'd35
) (
    input wire id_0,
    input tri _id_1,
    output tri id_2,
    output tri0 id_3,
    output logic id_4,
    input tri id_5,
    input supply0 id_6,
    input tri1 id_7,
    output supply1 id_8,
    input supply1 id_9,
    output tri0 id_10,
    input wand _id_11,
    input tri1 id_12
);
  logic id_14;
  ;
  always @(-1 & -1 && id_0 or posedge 1) begin : LABEL_0
    id_4 <= -1;
  end
  assign id_4 = 1 ? id_5 : id_11;
  wire [id_11 : -1  * "" *  (  id_1  )  +  1] id_15;
  module_0 modCall_1 (
      id_8,
      id_3,
      id_6,
      id_5,
      id_12,
      id_9,
      id_7,
      id_12,
      id_3,
      id_5,
      id_5,
      id_0,
      id_2,
      id_5,
      id_5,
      id_7,
      id_7
  );
endmodule
