<PCRC>1154020991
<HCP>Component_Name{ultra96_platform_vsi_context_u96_pl_0}
<HCP>LOGO_FILE{data/vsi_context_hardware_pr.png}
<HCP>OS{Linux}
<HCP>archive_libraries{}
<HCP>build_output{binary}
<HCP>c_compiler_options{-std=c11 -static -g -DDEBUG -O0}
<HCP>cc_compiler_options{-std=c++11 -static -g -DDEBUG -O0 -fpermissive}
<HCP>cc_prefix{null}
<HCP>cpu_type{1}
<HCP>default_fifo_size{65536}
<HCP>defines{}
<HCP>design_top{}
<HCP>fpga_board{em.avnet.com:ultra96v1:part0:1.2}
<HCP>fpga_part{xczu3eg-sbva484-1-e}
<HCP>hard_gen_post_tcl{}
<HCP>hostname{localhost}
<HCP>impl_strategy{default}
<HCP>include_directories{}
<HCP>ip_build_in{false}
<HCP>is_cc{false}
<HCP>is_main{true}
<HCP>is_system_gui{false}
<HCP>java_class_path{}
<HCP>java_home{}
<HCP>language{hls}
<HCP>library_directories{}
<HCP>load_on_demand{true}
<HCP>map_exposed{api}
<HCP>map_port{1999}
<HCP>no_dma{false}
<HCP>num_cpus{1}
<HCP>platform_post_tcl{}
<HCP>platform_power{0}
<HCP>python_version{2}
<HCP>reserve_crs{3}
<HCP>rt_build_type{1}
<HCP>shared_libraries{}
<HCP>sim_comp_lib{}
<HCP>sim_comp_xtra{}
<HCP>sim_file_list{}
<HCP>sim_incl_dirs{}
<HCP>sim_lib_list{}
<HCP>sim_run_xtra{}
<HCP>sim_src_dir{}
<HCP>simulator{1}
<HCP>syn_incl_dirs{}
<HCP>syn_src_dir{}
<HCP>synth_post_tcl{}
<HCP>synth_pre_tcl{}
<HCP>synthesis_mode{1}
<HCP>sysroot{}
<HCP>system_post_tcl{}
<HCP>target_platform{standard}
<HCP>trace_divisor{8}
<HCP>trace_frequency{50}
<HCP>trace_poll_timer{100000}
<HCP>type{2}
<HCP>use_opencv{false}
<HCP>use_v4l{false}
<HCP>use_xdma{false}
<HCP>vsi_context{true}
<HC>u96_pl
<I>axi_mem_intercon{xilinx.com:ip:axi_interconnect:2.1}{/u96_pl/axi_mem_intercon}
<IP>Component_Name,string,{"ultra96_platform_axi_mem_intercon_0"}
<IP>ENABLE_ADVANCED_OPTIONS,string,{"0"}
<IP>ENABLE_PROTOCOL_CHECKERS,string,{"0"}
<IP>M00_HAS_DATA_FIFO,string,{"0"}
<IP>M00_HAS_REGSLICE,string,{"0"}
<IP>M00_ISSUANCE,string,{"0"}
<IP>M00_SECURE,string,{"0"}
<IP>M01_HAS_DATA_FIFO,string,{"0"}
<IP>M01_HAS_REGSLICE,string,{"0"}
<IP>M01_ISSUANCE,string,{"0"}
<IP>M01_SECURE,string,{"0"}
<IP>M02_HAS_DATA_FIFO,string,{"0"}
<IP>M02_HAS_REGSLICE,string,{"0"}
<IP>M02_ISSUANCE,string,{"0"}
<IP>M02_SECURE,string,{"0"}
<IP>M03_HAS_DATA_FIFO,string,{"0"}
<IP>M03_HAS_REGSLICE,string,{"0"}
<IP>M03_ISSUANCE,string,{"0"}
<IP>M03_SECURE,string,{"0"}
<IP>M04_HAS_DATA_FIFO,string,{"0"}
<IP>M04_HAS_REGSLICE,string,{"0"}
<IP>M04_ISSUANCE,string,{"0"}
<IP>M04_SECURE,string,{"0"}
<IP>M05_HAS_DATA_FIFO,string,{"0"}
<IP>M05_HAS_REGSLICE,string,{"0"}
<IP>M05_ISSUANCE,string,{"0"}
<IP>M05_SECURE,string,{"0"}
<IP>M06_HAS_DATA_FIFO,string,{"0"}
<IP>M06_HAS_REGSLICE,string,{"0"}
<IP>M06_ISSUANCE,string,{"0"}
<IP>M06_SECURE,string,{"0"}
<IP>M07_HAS_DATA_FIFO,string,{"0"}
<IP>M07_HAS_REGSLICE,string,{"0"}
<IP>M07_ISSUANCE,string,{"0"}
<IP>M07_SECURE,string,{"0"}
<IP>M08_HAS_DATA_FIFO,string,{"0"}
<IP>M08_HAS_REGSLICE,string,{"0"}
<IP>M08_ISSUANCE,string,{"0"}
<IP>M08_SECURE,string,{"0"}
<IP>M09_HAS_DATA_FIFO,string,{"0"}
<IP>M09_HAS_REGSLICE,string,{"0"}
<IP>M09_ISSUANCE,string,{"0"}
<IP>M09_SECURE,string,{"0"}
<IP>M10_HAS_DATA_FIFO,string,{"0"}
<IP>M10_HAS_REGSLICE,string,{"0"}
<IP>M10_ISSUANCE,string,{"0"}
<IP>M10_SECURE,string,{"0"}
<IP>M11_HAS_DATA_FIFO,string,{"0"}
<IP>M11_HAS_REGSLICE,string,{"0"}
<IP>M11_ISSUANCE,string,{"0"}
<IP>M11_SECURE,string,{"0"}
<IP>M12_HAS_DATA_FIFO,string,{"0"}
<IP>M12_HAS_REGSLICE,string,{"0"}
<IP>M12_ISSUANCE,string,{"0"}
<IP>M12_SECURE,string,{"0"}
<IP>M13_HAS_DATA_FIFO,string,{"0"}
<IP>M13_HAS_REGSLICE,string,{"0"}
<IP>M13_ISSUANCE,string,{"0"}
<IP>M13_SECURE,string,{"0"}
<IP>M14_HAS_DATA_FIFO,string,{"0"}
<IP>M14_HAS_REGSLICE,string,{"0"}
<IP>M14_ISSUANCE,string,{"0"}
<IP>M14_SECURE,string,{"0"}
<IP>M15_HAS_DATA_FIFO,string,{"0"}
<IP>M15_HAS_REGSLICE,string,{"0"}
<IP>M15_ISSUANCE,string,{"0"}
<IP>M15_SECURE,string,{"0"}
<IP>M16_HAS_DATA_FIFO,string,{"0"}
<IP>M16_HAS_REGSLICE,string,{"0"}
<IP>M16_ISSUANCE,string,{"0"}
<IP>M16_SECURE,string,{"0"}
<IP>M17_HAS_DATA_FIFO,string,{"0"}
<IP>M17_HAS_REGSLICE,string,{"0"}
<IP>M17_ISSUANCE,string,{"0"}
<IP>M17_SECURE,string,{"0"}
<IP>M18_HAS_DATA_FIFO,string,{"0"}
<IP>M18_HAS_REGSLICE,string,{"0"}
<IP>M18_ISSUANCE,string,{"0"}
<IP>M18_SECURE,string,{"0"}
<IP>M19_HAS_DATA_FIFO,string,{"0"}
<IP>M19_HAS_REGSLICE,string,{"0"}
<IP>M19_ISSUANCE,string,{"0"}
<IP>M19_SECURE,string,{"0"}
<IP>M20_HAS_DATA_FIFO,string,{"0"}
<IP>M20_HAS_REGSLICE,string,{"0"}
<IP>M20_ISSUANCE,string,{"0"}
<IP>M20_SECURE,string,{"0"}
<IP>M21_HAS_DATA_FIFO,string,{"0"}
<IP>M21_HAS_REGSLICE,string,{"0"}
<IP>M21_ISSUANCE,string,{"0"}
<IP>M21_SECURE,string,{"0"}
<IP>M22_HAS_DATA_FIFO,string,{"0"}
<IP>M22_HAS_REGSLICE,string,{"0"}
<IP>M22_ISSUANCE,string,{"0"}
<IP>M22_SECURE,string,{"0"}
<IP>M23_HAS_DATA_FIFO,string,{"0"}
<IP>M23_HAS_REGSLICE,string,{"0"}
<IP>M23_ISSUANCE,string,{"0"}
<IP>M23_SECURE,string,{"0"}
<IP>M24_HAS_DATA_FIFO,string,{"0"}
<IP>M24_HAS_REGSLICE,string,{"0"}
<IP>M24_ISSUANCE,string,{"0"}
<IP>M24_SECURE,string,{"0"}
<IP>M25_HAS_DATA_FIFO,string,{"0"}
<IP>M25_HAS_REGSLICE,string,{"0"}
<IP>M25_ISSUANCE,string,{"0"}
<IP>M25_SECURE,string,{"0"}
<IP>M26_HAS_DATA_FIFO,string,{"0"}
<IP>M26_HAS_REGSLICE,string,{"0"}
<IP>M26_ISSUANCE,string,{"0"}
<IP>M26_SECURE,string,{"0"}
<IP>M27_HAS_DATA_FIFO,string,{"0"}
<IP>M27_HAS_REGSLICE,string,{"0"}
<IP>M27_ISSUANCE,string,{"0"}
<IP>M27_SECURE,string,{"0"}
<IP>M28_HAS_DATA_FIFO,string,{"0"}
<IP>M28_HAS_REGSLICE,string,{"0"}
<IP>M28_ISSUANCE,string,{"0"}
<IP>M28_SECURE,string,{"0"}
<IP>M29_HAS_DATA_FIFO,string,{"0"}
<IP>M29_HAS_REGSLICE,string,{"0"}
<IP>M29_ISSUANCE,string,{"0"}
<IP>M29_SECURE,string,{"0"}
<IP>M30_HAS_DATA_FIFO,string,{"0"}
<IP>M30_HAS_REGSLICE,string,{"0"}
<IP>M30_ISSUANCE,string,{"0"}
<IP>M30_SECURE,string,{"0"}
<IP>M31_HAS_DATA_FIFO,string,{"0"}
<IP>M31_HAS_REGSLICE,string,{"0"}
<IP>M31_ISSUANCE,string,{"0"}
<IP>M31_SECURE,string,{"0"}
<IP>M32_HAS_DATA_FIFO,string,{"0"}
<IP>M32_HAS_REGSLICE,string,{"0"}
<IP>M32_ISSUANCE,string,{"0"}
<IP>M32_SECURE,string,{"0"}
<IP>M33_HAS_DATA_FIFO,string,{"0"}
<IP>M33_HAS_REGSLICE,string,{"0"}
<IP>M33_ISSUANCE,string,{"0"}
<IP>M33_SECURE,string,{"0"}
<IP>M34_HAS_DATA_FIFO,string,{"0"}
<IP>M34_HAS_REGSLICE,string,{"0"}
<IP>M34_ISSUANCE,string,{"0"}
<IP>M34_SECURE,string,{"0"}
<IP>M35_HAS_DATA_FIFO,string,{"0"}
<IP>M35_HAS_REGSLICE,string,{"0"}
<IP>M35_ISSUANCE,string,{"0"}
<IP>M35_SECURE,string,{"0"}
<IP>M36_HAS_DATA_FIFO,string,{"0"}
<IP>M36_HAS_REGSLICE,string,{"0"}
<IP>M36_ISSUANCE,string,{"0"}
<IP>M36_SECURE,string,{"0"}
<IP>M37_HAS_DATA_FIFO,string,{"0"}
<IP>M37_HAS_REGSLICE,string,{"0"}
<IP>M37_ISSUANCE,string,{"0"}
<IP>M37_SECURE,string,{"0"}
<IP>M38_HAS_DATA_FIFO,string,{"0"}
<IP>M38_HAS_REGSLICE,string,{"0"}
<IP>M38_ISSUANCE,string,{"0"}
<IP>M38_SECURE,string,{"0"}
<IP>M39_HAS_DATA_FIFO,string,{"0"}
<IP>M39_HAS_REGSLICE,string,{"0"}
<IP>M39_ISSUANCE,string,{"0"}
<IP>M39_SECURE,string,{"0"}
<IP>M40_HAS_DATA_FIFO,string,{"0"}
<IP>M40_HAS_REGSLICE,string,{"0"}
<IP>M40_ISSUANCE,string,{"0"}
<IP>M40_SECURE,string,{"0"}
<IP>M41_HAS_DATA_FIFO,string,{"0"}
<IP>M41_HAS_REGSLICE,string,{"0"}
<IP>M41_ISSUANCE,string,{"0"}
<IP>M41_SECURE,string,{"0"}
<IP>M42_HAS_DATA_FIFO,string,{"0"}
<IP>M42_HAS_REGSLICE,string,{"0"}
<IP>M42_ISSUANCE,string,{"0"}
<IP>M42_SECURE,string,{"0"}
<IP>M43_HAS_DATA_FIFO,string,{"0"}
<IP>M43_HAS_REGSLICE,string,{"0"}
<IP>M43_ISSUANCE,string,{"0"}
<IP>M43_SECURE,string,{"0"}
<IP>M44_HAS_DATA_FIFO,string,{"0"}
<IP>M44_HAS_REGSLICE,string,{"0"}
<IP>M44_ISSUANCE,string,{"0"}
<IP>M44_SECURE,string,{"0"}
<IP>M45_HAS_DATA_FIFO,string,{"0"}
<IP>M45_HAS_REGSLICE,string,{"0"}
<IP>M45_ISSUANCE,string,{"0"}
<IP>M45_SECURE,string,{"0"}
<IP>M46_HAS_DATA_FIFO,string,{"0"}
<IP>M46_HAS_REGSLICE,string,{"0"}
<IP>M46_ISSUANCE,string,{"0"}
<IP>M46_SECURE,string,{"0"}
<IP>M47_HAS_DATA_FIFO,string,{"0"}
<IP>M47_HAS_REGSLICE,string,{"0"}
<IP>M47_ISSUANCE,string,{"0"}
<IP>M47_SECURE,string,{"0"}
<IP>M48_HAS_DATA_FIFO,string,{"0"}
<IP>M48_HAS_REGSLICE,string,{"0"}
<IP>M48_ISSUANCE,string,{"0"}
<IP>M48_SECURE,string,{"0"}
<IP>M49_HAS_DATA_FIFO,string,{"0"}
<IP>M49_HAS_REGSLICE,string,{"0"}
<IP>M49_ISSUANCE,string,{"0"}
<IP>M49_SECURE,string,{"0"}
<IP>M50_HAS_DATA_FIFO,string,{"0"}
<IP>M50_HAS_REGSLICE,string,{"0"}
<IP>M50_ISSUANCE,string,{"0"}
<IP>M50_SECURE,string,{"0"}
<IP>M51_HAS_DATA_FIFO,string,{"0"}
<IP>M51_HAS_REGSLICE,string,{"0"}
<IP>M51_ISSUANCE,string,{"0"}
<IP>M51_SECURE,string,{"0"}
<IP>M52_HAS_DATA_FIFO,string,{"0"}
<IP>M52_HAS_REGSLICE,string,{"0"}
<IP>M52_ISSUANCE,string,{"0"}
<IP>M52_SECURE,string,{"0"}
<IP>M53_HAS_DATA_FIFO,string,{"0"}
<IP>M53_HAS_REGSLICE,string,{"0"}
<IP>M53_ISSUANCE,string,{"0"}
<IP>M53_SECURE,string,{"0"}
<IP>M54_HAS_DATA_FIFO,string,{"0"}
<IP>M54_HAS_REGSLICE,string,{"0"}
<IP>M54_ISSUANCE,string,{"0"}
<IP>M54_SECURE,string,{"0"}
<IP>M55_HAS_DATA_FIFO,string,{"0"}
<IP>M55_HAS_REGSLICE,string,{"0"}
<IP>M55_ISSUANCE,string,{"0"}
<IP>M55_SECURE,string,{"0"}
<IP>M56_HAS_DATA_FIFO,string,{"0"}
<IP>M56_HAS_REGSLICE,string,{"0"}
<IP>M56_ISSUANCE,string,{"0"}
<IP>M56_SECURE,string,{"0"}
<IP>M57_HAS_DATA_FIFO,string,{"0"}
<IP>M57_HAS_REGSLICE,string,{"0"}
<IP>M57_ISSUANCE,string,{"0"}
<IP>M57_SECURE,string,{"0"}
<IP>M58_HAS_DATA_FIFO,string,{"0"}
<IP>M58_HAS_REGSLICE,string,{"0"}
<IP>M58_ISSUANCE,string,{"0"}
<IP>M58_SECURE,string,{"0"}
<IP>M59_HAS_DATA_FIFO,string,{"0"}
<IP>M59_HAS_REGSLICE,string,{"0"}
<IP>M59_ISSUANCE,string,{"0"}
<IP>M59_SECURE,string,{"0"}
<IP>M60_HAS_DATA_FIFO,string,{"0"}
<IP>M60_HAS_REGSLICE,string,{"0"}
<IP>M60_ISSUANCE,string,{"0"}
<IP>M60_SECURE,string,{"0"}
<IP>M61_HAS_DATA_FIFO,string,{"0"}
<IP>M61_HAS_REGSLICE,string,{"0"}
<IP>M61_ISSUANCE,string,{"0"}
<IP>M61_SECURE,string,{"0"}
<IP>M62_HAS_DATA_FIFO,string,{"0"}
<IP>M62_HAS_REGSLICE,string,{"0"}
<IP>M62_ISSUANCE,string,{"0"}
<IP>M62_SECURE,string,{"0"}
<IP>M63_HAS_DATA_FIFO,string,{"0"}
<IP>M63_HAS_REGSLICE,string,{"0"}
<IP>M63_ISSUANCE,string,{"0"}
<IP>M63_SECURE,string,{"0"}
<IP>NUM_MI,string,{"1"}
<IP>NUM_SI,string,{"1"}
<IP>PCHK_MAX_RD_BURSTS,string,{"2"}
<IP>PCHK_MAX_WR_BURSTS,string,{"2"}
<IP>PCHK_WAITS,string,{"0"}
<IP>S00_ARB_PRIORITY,string,{"0"}
<IP>S00_HAS_DATA_FIFO,string,{"0"}
<IP>S00_HAS_REGSLICE,string,{"0"}
<IP>S01_ARB_PRIORITY,string,{"0"}
<IP>S01_HAS_DATA_FIFO,string,{"0"}
<IP>S01_HAS_REGSLICE,string,{"0"}
<IP>S02_ARB_PRIORITY,string,{"0"}
<IP>S02_HAS_DATA_FIFO,string,{"0"}
<IP>S02_HAS_REGSLICE,string,{"0"}
<IP>S03_ARB_PRIORITY,string,{"0"}
<IP>S03_HAS_DATA_FIFO,string,{"0"}
<IP>S03_HAS_REGSLICE,string,{"0"}
<IP>S04_ARB_PRIORITY,string,{"0"}
<IP>S04_HAS_DATA_FIFO,string,{"0"}
<IP>S04_HAS_REGSLICE,string,{"0"}
<IP>S05_ARB_PRIORITY,string,{"0"}
<IP>S05_HAS_DATA_FIFO,string,{"0"}
<IP>S05_HAS_REGSLICE,string,{"0"}
<IP>S06_ARB_PRIORITY,string,{"0"}
<IP>S06_HAS_DATA_FIFO,string,{"0"}
<IP>S06_HAS_REGSLICE,string,{"0"}
<IP>S07_ARB_PRIORITY,string,{"0"}
<IP>S07_HAS_DATA_FIFO,string,{"0"}
<IP>S07_HAS_REGSLICE,string,{"0"}
<IP>S08_ARB_PRIORITY,string,{"0"}
<IP>S08_HAS_DATA_FIFO,string,{"0"}
<IP>S08_HAS_REGSLICE,string,{"0"}
<IP>S09_ARB_PRIORITY,string,{"0"}
<IP>S09_HAS_DATA_FIFO,string,{"0"}
<IP>S09_HAS_REGSLICE,string,{"0"}
<IP>S10_ARB_PRIORITY,string,{"0"}
<IP>S10_HAS_DATA_FIFO,string,{"0"}
<IP>S10_HAS_REGSLICE,string,{"0"}
<IP>S11_ARB_PRIORITY,string,{"0"}
<IP>S11_HAS_DATA_FIFO,string,{"0"}
<IP>S11_HAS_REGSLICE,string,{"0"}
<IP>S12_ARB_PRIORITY,string,{"0"}
<IP>S12_HAS_DATA_FIFO,string,{"0"}
<IP>S12_HAS_REGSLICE,string,{"0"}
<IP>S13_ARB_PRIORITY,string,{"0"}
<IP>S13_HAS_DATA_FIFO,string,{"0"}
<IP>S13_HAS_REGSLICE,string,{"0"}
<IP>S14_ARB_PRIORITY,string,{"0"}
<IP>S14_HAS_DATA_FIFO,string,{"0"}
<IP>S14_HAS_REGSLICE,string,{"0"}
<IP>S15_ARB_PRIORITY,string,{"0"}
<IP>S15_HAS_DATA_FIFO,string,{"0"}
<IP>S15_HAS_REGSLICE,string,{"0"}
<IP>STRATEGY,string,{"0"}
<IP>SYNCHRONIZATION_STAGES,string,{"3"}
<IP>XBAR_DATA_WIDTH,string,{"32"}
<CII>/u96_pl/axi_mem_intercon/M00_AXI{xilinx.com:interface:aximm_rtl:1.0}{Master}{M00_ACLK}{M00_ARESETN}{/u96_pl/vsi_common_interface_0/S_AXI_1}{xilinx::AXIMM(99999901,40,64,0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,0x00000000,"AXI4",CLK(u96_pl::axi_mem_intercon::M00_ACLK,u96_pl::axi_mem_intercon::M00_ARESETN))}{false, false, false}{}{0}
<CII>/u96_pl/axi_mem_intercon/S00_AXI{xilinx.com:interface:aximm_rtl:1.0}{Slave}{S00_ACLK}{S00_ARESETN}{/u96_pl/zynq_ultra_ps_e_0/M_AXI_HPM0_LPD}{xilinx::AXIMM(99999901,40,64,0x0,0,"AXI4",CLK(u96_pl::axi_mem_intercon::S00_ACLK,u96_pl::axi_mem_intercon::S00_ARESETN))}{false, false, false}{}{0}
<CPP>/u96_pl/axi_mem_intercon/ACLK{/u96_pl/zynq_ultra_ps_e_0/pl_clk0}{I}{clk,-1}{N}{}
<CPP>/u96_pl/axi_mem_intercon/ARESETN{/u96_pl/proc_sys_reset_0/interconnect_aresetn}{I}{rst,1}{N}{}
<CPP>/u96_pl/axi_mem_intercon/M00_ACLK{/u96_pl/zynq_ultra_ps_e_0/pl_clk0}{I}{clk,-1}{N}{}
<CPP>/u96_pl/axi_mem_intercon/M00_ARESETN{/u96_pl/proc_sys_reset_0/peripheral_aresetn}{I}{rst,1}{N}{}
<CPP>/u96_pl/axi_mem_intercon/S00_ACLK{/u96_pl/zynq_ultra_ps_e_0/pl_clk0}{I}{clk,-1}{N}{}
<CPP>/u96_pl/axi_mem_intercon/S00_ARESETN{/u96_pl/proc_sys_reset_0/peripheral_aresetn}{I}{rst,1}{N}{}
<I>axi_uart16550_0{xilinx.com:ip:axi_uart16550:2.0}{/u96_pl/axi_uart16550_0}
<IP>C_S_AXI_ACLK_FREQ_HZ,long,{99999901}
<CII>/u96_pl/axi_uart16550_0/S_AXI{xilinx.com:interface:aximm_rtl:1.0}{Slave}{s_axi_aclk}{s_axi_aresetn}{/u96_pl/ps8_0_axi_periph/M00_AXI}{xilinx::AXIMM(99999901,13,32,0x0,0x00010000,"AXI4LITE",CLK(u96_pl::axi_uart16550_0::s_axi_aclk,u96_pl::axi_uart16550_0::s_axi_aresetn))}{false, false, false}{}{0}
<UII>/u96_pl/axi_uart16550_0/UART{xilinx.com:interface:uart_rtl:1.0}{Master}{}{}{xilinx::uart_rtl()}{}
<UIP>/u96_pl/axi_uart16550_0/freeze{I}{undef,-1}{}{0}
<CPP>/u96_pl/axi_uart16550_0/ip2intc_irpt{/u96_pl/xlconcat_0/In0}{O}{intr,-1}{N}{}
<CPP>/u96_pl/axi_uart16550_0/s_axi_aclk{/u96_pl/zynq_ultra_ps_e_0/pl_clk0}{I}{clk,99999901}{N}{}
<CPP>/u96_pl/axi_uart16550_0/s_axi_aresetn{/u96_pl/proc_sys_reset_0/peripheral_aresetn}{I}{rst,0}{N}{}
<I>proc_sys_reset_0{xilinx.com:ip:proc_sys_reset:5.0}{/u96_pl/proc_sys_reset_0}
<UIP>/u96_pl/proc_sys_reset_0/aux_reset_in{I}{rst,0}{}{0}
<UIP>/u96_pl/proc_sys_reset_0/bus_struct_reset{O}{rst,1}{rst_1}{0}
<UIP>/u96_pl/proc_sys_reset_0/dcm_locked{I}{undef,-1}{}{0}
<CPP>/u96_pl/proc_sys_reset_0/ext_reset_in{/u96_pl/zynq_ultra_ps_e_0/pl_resetn0}{I}{rst,0}{N}{}
<UIP>/u96_pl/proc_sys_reset_0/interconnect_aresetn{O}{rst,0}{rst_2}{0}
<UIP>/u96_pl/proc_sys_reset_0/mb_debug_sys_rst{I}{rst,1}{}{0}
<UIP>/u96_pl/proc_sys_reset_0/mb_reset{O}{rst,1}{rst_3}{0}
<CPP>/u96_pl/proc_sys_reset_0/peripheral_aresetn{/u96_pl/axi_uart16550_0/s_axi_aresetn /u96_pl/ps8_0_axi_periph/s00_couplers/auto_pc/aresetn /u96_pl/vsi_common_interface_0/DMA_ARESETN /u96_pl/vsi_common_interface_0/M_AXI_1_ARESETN /u96_pl/vsi_common_interface_0/M_AXI_2_ARESETN}{O}{rst,0}{N}{rst_0}
<UIP>/u96_pl/proc_sys_reset_0/peripheral_reset{O}{rst,1}{rst_4}{0}
<CPP>/u96_pl/proc_sys_reset_0/slowest_sync_clk{/u96_pl/zynq_ultra_ps_e_0/pl_clk0}{I}{clk,99999901}{N}{}
<I>ps8_0_axi_periph{xilinx.com:ip:axi_interconnect:2.1}{/u96_pl/ps8_0_axi_periph}
<IP>Component_Name,string,{"ultra96_platform_ps8_0_axi_periph_0"}
<IP>ENABLE_ADVANCED_OPTIONS,string,{"0"}
<IP>ENABLE_PROTOCOL_CHECKERS,string,{"0"}
<IP>M00_HAS_DATA_FIFO,string,{"0"}
<IP>M00_HAS_REGSLICE,string,{"0"}
<IP>M00_ISSUANCE,string,{"0"}
<IP>M00_SECURE,string,{"0"}
<IP>M01_HAS_DATA_FIFO,string,{"0"}
<IP>M01_HAS_REGSLICE,string,{"0"}
<IP>M01_ISSUANCE,string,{"0"}
<IP>M01_SECURE,string,{"0"}
<IP>M02_HAS_DATA_FIFO,string,{"0"}
<IP>M02_HAS_REGSLICE,string,{"0"}
<IP>M02_ISSUANCE,string,{"0"}
<IP>M02_SECURE,string,{"0"}
<IP>M03_HAS_DATA_FIFO,string,{"0"}
<IP>M03_HAS_REGSLICE,string,{"0"}
<IP>M03_ISSUANCE,string,{"0"}
<IP>M03_SECURE,string,{"0"}
<IP>M04_HAS_DATA_FIFO,string,{"0"}
<IP>M04_HAS_REGSLICE,string,{"0"}
<IP>M04_ISSUANCE,string,{"0"}
<IP>M04_SECURE,string,{"0"}
<IP>M05_HAS_DATA_FIFO,string,{"0"}
<IP>M05_HAS_REGSLICE,string,{"0"}
<IP>M05_ISSUANCE,string,{"0"}
<IP>M05_SECURE,string,{"0"}
<IP>M06_HAS_DATA_FIFO,string,{"0"}
<IP>M06_HAS_REGSLICE,string,{"0"}
<IP>M06_ISSUANCE,string,{"0"}
<IP>M06_SECURE,string,{"0"}
<IP>M07_HAS_DATA_FIFO,string,{"0"}
<IP>M07_HAS_REGSLICE,string,{"0"}
<IP>M07_ISSUANCE,string,{"0"}
<IP>M07_SECURE,string,{"0"}
<IP>M08_HAS_DATA_FIFO,string,{"0"}
<IP>M08_HAS_REGSLICE,string,{"0"}
<IP>M08_ISSUANCE,string,{"0"}
<IP>M08_SECURE,string,{"0"}
<IP>M09_HAS_DATA_FIFO,string,{"0"}
<IP>M09_HAS_REGSLICE,string,{"0"}
<IP>M09_ISSUANCE,string,{"0"}
<IP>M09_SECURE,string,{"0"}
<IP>M10_HAS_DATA_FIFO,string,{"0"}
<IP>M10_HAS_REGSLICE,string,{"0"}
<IP>M10_ISSUANCE,string,{"0"}
<IP>M10_SECURE,string,{"0"}
<IP>M11_HAS_DATA_FIFO,string,{"0"}
<IP>M11_HAS_REGSLICE,string,{"0"}
<IP>M11_ISSUANCE,string,{"0"}
<IP>M11_SECURE,string,{"0"}
<IP>M12_HAS_DATA_FIFO,string,{"0"}
<IP>M12_HAS_REGSLICE,string,{"0"}
<IP>M12_ISSUANCE,string,{"0"}
<IP>M12_SECURE,string,{"0"}
<IP>M13_HAS_DATA_FIFO,string,{"0"}
<IP>M13_HAS_REGSLICE,string,{"0"}
<IP>M13_ISSUANCE,string,{"0"}
<IP>M13_SECURE,string,{"0"}
<IP>M14_HAS_DATA_FIFO,string,{"0"}
<IP>M14_HAS_REGSLICE,string,{"0"}
<IP>M14_ISSUANCE,string,{"0"}
<IP>M14_SECURE,string,{"0"}
<IP>M15_HAS_DATA_FIFO,string,{"0"}
<IP>M15_HAS_REGSLICE,string,{"0"}
<IP>M15_ISSUANCE,string,{"0"}
<IP>M15_SECURE,string,{"0"}
<IP>M16_HAS_DATA_FIFO,string,{"0"}
<IP>M16_HAS_REGSLICE,string,{"0"}
<IP>M16_ISSUANCE,string,{"0"}
<IP>M16_SECURE,string,{"0"}
<IP>M17_HAS_DATA_FIFO,string,{"0"}
<IP>M17_HAS_REGSLICE,string,{"0"}
<IP>M17_ISSUANCE,string,{"0"}
<IP>M17_SECURE,string,{"0"}
<IP>M18_HAS_DATA_FIFO,string,{"0"}
<IP>M18_HAS_REGSLICE,string,{"0"}
<IP>M18_ISSUANCE,string,{"0"}
<IP>M18_SECURE,string,{"0"}
<IP>M19_HAS_DATA_FIFO,string,{"0"}
<IP>M19_HAS_REGSLICE,string,{"0"}
<IP>M19_ISSUANCE,string,{"0"}
<IP>M19_SECURE,string,{"0"}
<IP>M20_HAS_DATA_FIFO,string,{"0"}
<IP>M20_HAS_REGSLICE,string,{"0"}
<IP>M20_ISSUANCE,string,{"0"}
<IP>M20_SECURE,string,{"0"}
<IP>M21_HAS_DATA_FIFO,string,{"0"}
<IP>M21_HAS_REGSLICE,string,{"0"}
<IP>M21_ISSUANCE,string,{"0"}
<IP>M21_SECURE,string,{"0"}
<IP>M22_HAS_DATA_FIFO,string,{"0"}
<IP>M22_HAS_REGSLICE,string,{"0"}
<IP>M22_ISSUANCE,string,{"0"}
<IP>M22_SECURE,string,{"0"}
<IP>M23_HAS_DATA_FIFO,string,{"0"}
<IP>M23_HAS_REGSLICE,string,{"0"}
<IP>M23_ISSUANCE,string,{"0"}
<IP>M23_SECURE,string,{"0"}
<IP>M24_HAS_DATA_FIFO,string,{"0"}
<IP>M24_HAS_REGSLICE,string,{"0"}
<IP>M24_ISSUANCE,string,{"0"}
<IP>M24_SECURE,string,{"0"}
<IP>M25_HAS_DATA_FIFO,string,{"0"}
<IP>M25_HAS_REGSLICE,string,{"0"}
<IP>M25_ISSUANCE,string,{"0"}
<IP>M25_SECURE,string,{"0"}
<IP>M26_HAS_DATA_FIFO,string,{"0"}
<IP>M26_HAS_REGSLICE,string,{"0"}
<IP>M26_ISSUANCE,string,{"0"}
<IP>M26_SECURE,string,{"0"}
<IP>M27_HAS_DATA_FIFO,string,{"0"}
<IP>M27_HAS_REGSLICE,string,{"0"}
<IP>M27_ISSUANCE,string,{"0"}
<IP>M27_SECURE,string,{"0"}
<IP>M28_HAS_DATA_FIFO,string,{"0"}
<IP>M28_HAS_REGSLICE,string,{"0"}
<IP>M28_ISSUANCE,string,{"0"}
<IP>M28_SECURE,string,{"0"}
<IP>M29_HAS_DATA_FIFO,string,{"0"}
<IP>M29_HAS_REGSLICE,string,{"0"}
<IP>M29_ISSUANCE,string,{"0"}
<IP>M29_SECURE,string,{"0"}
<IP>M30_HAS_DATA_FIFO,string,{"0"}
<IP>M30_HAS_REGSLICE,string,{"0"}
<IP>M30_ISSUANCE,string,{"0"}
<IP>M30_SECURE,string,{"0"}
<IP>M31_HAS_DATA_FIFO,string,{"0"}
<IP>M31_HAS_REGSLICE,string,{"0"}
<IP>M31_ISSUANCE,string,{"0"}
<IP>M31_SECURE,string,{"0"}
<IP>M32_HAS_DATA_FIFO,string,{"0"}
<IP>M32_HAS_REGSLICE,string,{"0"}
<IP>M32_ISSUANCE,string,{"0"}
<IP>M32_SECURE,string,{"0"}
<IP>M33_HAS_DATA_FIFO,string,{"0"}
<IP>M33_HAS_REGSLICE,string,{"0"}
<IP>M33_ISSUANCE,string,{"0"}
<IP>M33_SECURE,string,{"0"}
<IP>M34_HAS_DATA_FIFO,string,{"0"}
<IP>M34_HAS_REGSLICE,string,{"0"}
<IP>M34_ISSUANCE,string,{"0"}
<IP>M34_SECURE,string,{"0"}
<IP>M35_HAS_DATA_FIFO,string,{"0"}
<IP>M35_HAS_REGSLICE,string,{"0"}
<IP>M35_ISSUANCE,string,{"0"}
<IP>M35_SECURE,string,{"0"}
<IP>M36_HAS_DATA_FIFO,string,{"0"}
<IP>M36_HAS_REGSLICE,string,{"0"}
<IP>M36_ISSUANCE,string,{"0"}
<IP>M36_SECURE,string,{"0"}
<IP>M37_HAS_DATA_FIFO,string,{"0"}
<IP>M37_HAS_REGSLICE,string,{"0"}
<IP>M37_ISSUANCE,string,{"0"}
<IP>M37_SECURE,string,{"0"}
<IP>M38_HAS_DATA_FIFO,string,{"0"}
<IP>M38_HAS_REGSLICE,string,{"0"}
<IP>M38_ISSUANCE,string,{"0"}
<IP>M38_SECURE,string,{"0"}
<IP>M39_HAS_DATA_FIFO,string,{"0"}
<IP>M39_HAS_REGSLICE,string,{"0"}
<IP>M39_ISSUANCE,string,{"0"}
<IP>M39_SECURE,string,{"0"}
<IP>M40_HAS_DATA_FIFO,string,{"0"}
<IP>M40_HAS_REGSLICE,string,{"0"}
<IP>M40_ISSUANCE,string,{"0"}
<IP>M40_SECURE,string,{"0"}
<IP>M41_HAS_DATA_FIFO,string,{"0"}
<IP>M41_HAS_REGSLICE,string,{"0"}
<IP>M41_ISSUANCE,string,{"0"}
<IP>M41_SECURE,string,{"0"}
<IP>M42_HAS_DATA_FIFO,string,{"0"}
<IP>M42_HAS_REGSLICE,string,{"0"}
<IP>M42_ISSUANCE,string,{"0"}
<IP>M42_SECURE,string,{"0"}
<IP>M43_HAS_DATA_FIFO,string,{"0"}
<IP>M43_HAS_REGSLICE,string,{"0"}
<IP>M43_ISSUANCE,string,{"0"}
<IP>M43_SECURE,string,{"0"}
<IP>M44_HAS_DATA_FIFO,string,{"0"}
<IP>M44_HAS_REGSLICE,string,{"0"}
<IP>M44_ISSUANCE,string,{"0"}
<IP>M44_SECURE,string,{"0"}
<IP>M45_HAS_DATA_FIFO,string,{"0"}
<IP>M45_HAS_REGSLICE,string,{"0"}
<IP>M45_ISSUANCE,string,{"0"}
<IP>M45_SECURE,string,{"0"}
<IP>M46_HAS_DATA_FIFO,string,{"0"}
<IP>M46_HAS_REGSLICE,string,{"0"}
<IP>M46_ISSUANCE,string,{"0"}
<IP>M46_SECURE,string,{"0"}
<IP>M47_HAS_DATA_FIFO,string,{"0"}
<IP>M47_HAS_REGSLICE,string,{"0"}
<IP>M47_ISSUANCE,string,{"0"}
<IP>M47_SECURE,string,{"0"}
<IP>M48_HAS_DATA_FIFO,string,{"0"}
<IP>M48_HAS_REGSLICE,string,{"0"}
<IP>M48_ISSUANCE,string,{"0"}
<IP>M48_SECURE,string,{"0"}
<IP>M49_HAS_DATA_FIFO,string,{"0"}
<IP>M49_HAS_REGSLICE,string,{"0"}
<IP>M49_ISSUANCE,string,{"0"}
<IP>M49_SECURE,string,{"0"}
<IP>M50_HAS_DATA_FIFO,string,{"0"}
<IP>M50_HAS_REGSLICE,string,{"0"}
<IP>M50_ISSUANCE,string,{"0"}
<IP>M50_SECURE,string,{"0"}
<IP>M51_HAS_DATA_FIFO,string,{"0"}
<IP>M51_HAS_REGSLICE,string,{"0"}
<IP>M51_ISSUANCE,string,{"0"}
<IP>M51_SECURE,string,{"0"}
<IP>M52_HAS_DATA_FIFO,string,{"0"}
<IP>M52_HAS_REGSLICE,string,{"0"}
<IP>M52_ISSUANCE,string,{"0"}
<IP>M52_SECURE,string,{"0"}
<IP>M53_HAS_DATA_FIFO,string,{"0"}
<IP>M53_HAS_REGSLICE,string,{"0"}
<IP>M53_ISSUANCE,string,{"0"}
<IP>M53_SECURE,string,{"0"}
<IP>M54_HAS_DATA_FIFO,string,{"0"}
<IP>M54_HAS_REGSLICE,string,{"0"}
<IP>M54_ISSUANCE,string,{"0"}
<IP>M54_SECURE,string,{"0"}
<IP>M55_HAS_DATA_FIFO,string,{"0"}
<IP>M55_HAS_REGSLICE,string,{"0"}
<IP>M55_ISSUANCE,string,{"0"}
<IP>M55_SECURE,string,{"0"}
<IP>M56_HAS_DATA_FIFO,string,{"0"}
<IP>M56_HAS_REGSLICE,string,{"0"}
<IP>M56_ISSUANCE,string,{"0"}
<IP>M56_SECURE,string,{"0"}
<IP>M57_HAS_DATA_FIFO,string,{"0"}
<IP>M57_HAS_REGSLICE,string,{"0"}
<IP>M57_ISSUANCE,string,{"0"}
<IP>M57_SECURE,string,{"0"}
<IP>M58_HAS_DATA_FIFO,string,{"0"}
<IP>M58_HAS_REGSLICE,string,{"0"}
<IP>M58_ISSUANCE,string,{"0"}
<IP>M58_SECURE,string,{"0"}
<IP>M59_HAS_DATA_FIFO,string,{"0"}
<IP>M59_HAS_REGSLICE,string,{"0"}
<IP>M59_ISSUANCE,string,{"0"}
<IP>M59_SECURE,string,{"0"}
<IP>M60_HAS_DATA_FIFO,string,{"0"}
<IP>M60_HAS_REGSLICE,string,{"0"}
<IP>M60_ISSUANCE,string,{"0"}
<IP>M60_SECURE,string,{"0"}
<IP>M61_HAS_DATA_FIFO,string,{"0"}
<IP>M61_HAS_REGSLICE,string,{"0"}
<IP>M61_ISSUANCE,string,{"0"}
<IP>M61_SECURE,string,{"0"}
<IP>M62_HAS_DATA_FIFO,string,{"0"}
<IP>M62_HAS_REGSLICE,string,{"0"}
<IP>M62_ISSUANCE,string,{"0"}
<IP>M62_SECURE,string,{"0"}
<IP>M63_HAS_DATA_FIFO,string,{"0"}
<IP>M63_HAS_REGSLICE,string,{"0"}
<IP>M63_ISSUANCE,string,{"0"}
<IP>M63_SECURE,string,{"0"}
<IP>NUM_MI,string,{"1"}
<IP>NUM_SI,string,{"1"}
<IP>PCHK_MAX_RD_BURSTS,string,{"2"}
<IP>PCHK_MAX_WR_BURSTS,string,{"2"}
<IP>PCHK_WAITS,string,{"0"}
<IP>S00_ARB_PRIORITY,string,{"0"}
<IP>S00_HAS_DATA_FIFO,string,{"0"}
<IP>S00_HAS_REGSLICE,string,{"0"}
<IP>S01_ARB_PRIORITY,string,{"0"}
<IP>S01_HAS_DATA_FIFO,string,{"0"}
<IP>S01_HAS_REGSLICE,string,{"0"}
<IP>S02_ARB_PRIORITY,string,{"0"}
<IP>S02_HAS_DATA_FIFO,string,{"0"}
<IP>S02_HAS_REGSLICE,string,{"0"}
<IP>S03_ARB_PRIORITY,string,{"0"}
<IP>S03_HAS_DATA_FIFO,string,{"0"}
<IP>S03_HAS_REGSLICE,string,{"0"}
<IP>S04_ARB_PRIORITY,string,{"0"}
<IP>S04_HAS_DATA_FIFO,string,{"0"}
<IP>S04_HAS_REGSLICE,string,{"0"}
<IP>S05_ARB_PRIORITY,string,{"0"}
<IP>S05_HAS_DATA_FIFO,string,{"0"}
<IP>S05_HAS_REGSLICE,string,{"0"}
<IP>S06_ARB_PRIORITY,string,{"0"}
<IP>S06_HAS_DATA_FIFO,string,{"0"}
<IP>S06_HAS_REGSLICE,string,{"0"}
<IP>S07_ARB_PRIORITY,string,{"0"}
<IP>S07_HAS_DATA_FIFO,string,{"0"}
<IP>S07_HAS_REGSLICE,string,{"0"}
<IP>S08_ARB_PRIORITY,string,{"0"}
<IP>S08_HAS_DATA_FIFO,string,{"0"}
<IP>S08_HAS_REGSLICE,string,{"0"}
<IP>S09_ARB_PRIORITY,string,{"0"}
<IP>S09_HAS_DATA_FIFO,string,{"0"}
<IP>S09_HAS_REGSLICE,string,{"0"}
<IP>S10_ARB_PRIORITY,string,{"0"}
<IP>S10_HAS_DATA_FIFO,string,{"0"}
<IP>S10_HAS_REGSLICE,string,{"0"}
<IP>S11_ARB_PRIORITY,string,{"0"}
<IP>S11_HAS_DATA_FIFO,string,{"0"}
<IP>S11_HAS_REGSLICE,string,{"0"}
<IP>S12_ARB_PRIORITY,string,{"0"}
<IP>S12_HAS_DATA_FIFO,string,{"0"}
<IP>S12_HAS_REGSLICE,string,{"0"}
<IP>S13_ARB_PRIORITY,string,{"0"}
<IP>S13_HAS_DATA_FIFO,string,{"0"}
<IP>S13_HAS_REGSLICE,string,{"0"}
<IP>S14_ARB_PRIORITY,string,{"0"}
<IP>S14_HAS_DATA_FIFO,string,{"0"}
<IP>S14_HAS_REGSLICE,string,{"0"}
<IP>S15_ARB_PRIORITY,string,{"0"}
<IP>S15_HAS_DATA_FIFO,string,{"0"}
<IP>S15_HAS_REGSLICE,string,{"0"}
<IP>STRATEGY,string,{"0"}
<IP>SYNCHRONIZATION_STAGES,string,{"3"}
<IP>XBAR_DATA_WIDTH,string,{"32"}
<CII>/u96_pl/ps8_0_axi_periph/M00_AXI{xilinx.com:interface:aximm_rtl:1.0}{Master}{M00_ACLK}{M00_ARESETN}{/u96_pl/axi_uart16550_0/S_AXI}{xilinx::AXIMM(99999901,40,32,0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,0x00000000,"AXI4LITE",CLK(u96_pl::ps8_0_axi_periph::M00_ACLK,u96_pl::ps8_0_axi_periph::M00_ARESETN))}{false, false, false}{}{0}
<CII>/u96_pl/ps8_0_axi_periph/S00_AXI{xilinx.com:interface:aximm_rtl:1.0}{Slave}{S00_ACLK}{S00_ARESETN}{/u96_pl/zynq_ultra_ps_e_0/M_AXI_HPM1_FPD}{xilinx::AXIMM(99999901,40,32,0x0,0,"AXI4",CLK(u96_pl::ps8_0_axi_periph::S00_ACLK,u96_pl::ps8_0_axi_periph::S00_ARESETN))}{false, false, false}{}{0}
<CPP>/u96_pl/ps8_0_axi_periph/ACLK{/u96_pl/zynq_ultra_ps_e_0/pl_clk0}{I}{clk,-1}{N}{}
<CPP>/u96_pl/ps8_0_axi_periph/ARESETN{/u96_pl/proc_sys_reset_0/interconnect_aresetn}{I}{rst,1}{N}{}
<CPP>/u96_pl/ps8_0_axi_periph/M00_ACLK{/u96_pl/zynq_ultra_ps_e_0/pl_clk0}{I}{clk,-1}{N}{}
<CPP>/u96_pl/ps8_0_axi_periph/M00_ARESETN{/u96_pl/proc_sys_reset_0/peripheral_aresetn}{I}{rst,1}{N}{}
<CPP>/u96_pl/ps8_0_axi_periph/S00_ACLK{/u96_pl/zynq_ultra_ps_e_0/pl_clk0}{I}{clk,-1}{N}{}
<CPP>/u96_pl/ps8_0_axi_periph/S00_ARESETN{/u96_pl/proc_sys_reset_0/peripheral_aresetn}{I}{rst,1}{N}{}
<I>vsi_common_interface_0{vsi.com:ip:vsi_common_interface:1.0}{/u96_pl/vsi_common_interface_0}
<IP>SLAVE_ENB,bool,{true}
<UII>/u96_pl/vsi_common_interface_0/CTRL{xilinx.com:interface:aximm_rtl:1.0}{Master}{DMA_ACLK}{DMA_ARESETN}{xilinx::AXIMM(99999901,32,32,0x88000000,0x8000000,"AXI4LITE",CLK(u96_pl::vsi_common_interface_0::DMA_ACLK,u96_pl::vsi_common_interface_0::DMA_ARESETN))}{common_intf_CTRL}
<CII>/u96_pl/vsi_common_interface_0/DMA_1{xilinx.com:interface:aximm_rtl:1.0}{Master}{DMA_ACLK}{DMA_ARESETN}{/u96_pl/zynq_ultra_ps_e_0/S_AXI_LPD}{xilinx::AXIMM(99999901,32,64,0x00000000,0x000100000000,"AXI4",CLK(u96_pl::vsi_common_interface_0::DMA_ACLK,u96_pl::vsi_common_interface_0::DMA_ARESETN))}{false, false, false}{}{799999208}
<UII>/u96_pl/vsi_common_interface_0/M_AXI_1{xilinx.com:interface:aximm_rtl:1.0}{Master}{M_AXI_1_ACLK}{M_AXI_1_ARESETN}{xilinx::AXIMM(99999901,34,64,0x200000000,0x000100000000,"AXI4",CLK(u96_pl::vsi_common_interface_0::M_AXI_1_ACLK,u96_pl::vsi_common_interface_0::M_AXI_1_ARESETN))}{common_intf_M_AXI_1}
<UII>/u96_pl/vsi_common_interface_0/M_AXI_2{xilinx.com:interface:aximm_rtl:1.0}{Master}{M_AXI_2_ACLK}{M_AXI_2_ARESETN}{xilinx::AXIMM(99999901,34,64,0x300000000,0x000100000000,"AXI4",CLK(u96_pl::vsi_common_interface_0::M_AXI_2_ACLK,u96_pl::vsi_common_interface_0::M_AXI_2_ARESETN))}{common_intf_M_AXI_2}
<CII>/u96_pl/vsi_common_interface_0/PLAT_INTERFACE{xilinx.com:interface:aximm_rtl:1.0}{Slave}{DMA_ACLK}{DMA_ARESETN}{/u96_ps/vsi_common_driver_0/M_AXI}{xilinx::AXIMM(99999901,12,32,0x0,0x00001000,"AXI4",CLK(u96_pl::vsi_common_interface_0::DMA_ACLK,u96_pl::vsi_common_interface_0::DMA_ARESETN))}{false, false, false}{}{799999208}
<UII>/u96_pl/vsi_common_interface_0/S_AXI_0{xilinx.com:interface:aximm_rtl:1.0}{Slave}{DMA_ACLK}{DMA_ARESETN}{xilinx::AXIMM(99999901,48,32,0x0,0x000100000000,"AXI4",CLK(u96_pl::vsi_common_interface_0::DMA_ACLK,u96_pl::vsi_common_interface_0::DMA_ARESETN))}{}
<CII>/u96_pl/vsi_common_interface_0/S_AXI_1{xilinx.com:interface:aximm_rtl:1.0}{Slave}{DMA_ACLK}{DMA_ARESETN}{/u96_pl/axi_mem_intercon/M00_AXI}{xilinx::AXIMM(99999901,32,64,0x0,0x08000000,"AXI4",CLK(u96_pl::vsi_common_interface_0::DMA_ACLK,u96_pl::vsi_common_interface_0::DMA_ARESETN))}{false, false, false}{}{799999208}
<CPP>/u96_pl/vsi_common_interface_0/DMA_ACLK{/u96_pl/zynq_ultra_ps_e_0/pl_clk0}{I}{clk,99999901}{N}{}
<CPP>/u96_pl/vsi_common_interface_0/DMA_ARESETN{/u96_pl/proc_sys_reset_0/peripheral_aresetn}{I}{rst,0}{N}{}
<CPP>/u96_pl/vsi_common_interface_0/M_AXI_1_ACLK{/u96_pl/zynq_ultra_ps_e_0/pl_clk0}{I}{clk,99999901}{N}{}
<CPP>/u96_pl/vsi_common_interface_0/M_AXI_1_ARESETN{/u96_pl/proc_sys_reset_0/peripheral_aresetn}{I}{rst,0}{N}{}
<CPP>/u96_pl/vsi_common_interface_0/M_AXI_2_ACLK{/u96_pl/zynq_ultra_ps_e_0/pl_clk0}{I}{clk,99999901}{N}{}
<CPP>/u96_pl/vsi_common_interface_0/M_AXI_2_ARESETN{/u96_pl/proc_sys_reset_0/peripheral_aresetn}{I}{rst,0}{N}{}
<UIP>/u96_pl/vsi_common_interface_0/decoup_en{O}{undef,-1}{decoup_en}{0}
<UIP>/u96_pl/vsi_common_interface_0/irq_i_1{I}{intr,-1}{irq_i_1}{0}
<UIP>/u96_pl/vsi_common_interface_0/irq_i_2{I}{intr,-1}{irq_i_2}{0}
<UIP>/u96_pl/vsi_common_interface_0/irq_i_3{I}{intr,-1}{irq_i_3}{0}
<UIP>/u96_pl/vsi_common_interface_0/irq_i_4{I}{intr,-1}{irq_i_4}{0}
<UIP>/u96_pl/vsi_common_interface_0/irq_i_5{I}{intr,-1}{irq_i_5}{0}
<UIP>/u96_pl/vsi_common_interface_0/irq_i_6{I}{intr,-1}{irq_i_6}{0}
<UIP>/u96_pl/vsi_common_interface_0/irq_i_7{I}{intr,-1}{irq_i_7}{0}
<UIP>/u96_pl/vsi_common_interface_0/irq_i_8{I}{intr,-1}{irq_i_8}{0}
<CPP>/u96_pl/vsi_common_interface_0/irq_o{/u96_pl/xlconcat_0/In1}{O}{intr,-1}{N}{}
<I>xlconcat_0{xilinx.com:ip:xlconcat:2.1}{/u96_pl/xlconcat_0}
<CPP>/u96_pl/xlconcat_0/In0{/u96_pl/axi_uart16550_0/ip2intc_irpt}{I}{undef,-1}{N}{}
<CPP>/u96_pl/xlconcat_0/In1{/u96_pl/vsi_common_interface_0/irq_o}{I}{undef,-1}{N}{}
<CPP>/u96_pl/xlconcat_0/dout{/u96_pl/zynq_ultra_ps_e_0/pl_ps_irq0}{O}{undef,-1}{N}{}
<I>zynq_ultra_ps_e_0{xilinx.com:ip:zynq_ultra_ps_e:3.3}{/u96_pl/zynq_ultra_ps_e_0}
<IP>PSU_VALUE_SILVERSION,long,{3}
<IP>PSU__USE__DDR_INTF_REQUESTED,string,{"0"}
<IP>PSU__EN_AXI_STATUS_PORTS,long,{0}
<IP>PSU__PSS_REF_CLK__FREQMHZ,float,{33.3333}
<IP>PSU__PSS_ALT_REF_CLK__FREQMHZ,float,{33.333}
<IP>PSU__VIDEO_REF_CLK__FREQMHZ,float,{33.333}
<IP>PSU__AUX_REF_CLK__FREQMHZ,float,{33.333}
<IP>PSU__GT_REF_CLK__FREQMHZ,float,{33.333}
<IP>PSU__VIDEO_REF_CLK__ENABLE,string,{"0"}
<IP>PSU__PSS_ALT_REF_CLK__ENABLE,string,{"0"}
<IP>PSU__CAN0__PERIPHERAL__ENABLE,string,{"0"}
<IP>PSU__CAN0__GRP_CLK__ENABLE,string,{"0"}
<IP>PSU__CAN1__PERIPHERAL__ENABLE,string,{"0"}
<IP>PSU__CAN1__GRP_CLK__ENABLE,string,{"0"}
<IP>PSU__CAN0_LOOP_CAN1__ENABLE,string,{"0"}
<IP>PSU__DPAUX__PERIPHERAL__ENABLE,string,{"1"}
<IP>PSU__DPAUX__PERIPHERAL__IO,string,{"MIO 27 .. 30"}
<IP>PSU__ENET0__GRP_MDIO__ENABLE,string,{"0"}
<IP>PSU__ACT_DDR_FREQ_MHZ,float,{533.332825}
<IP>PSU__GEM__TSU__ENABLE,string,{"0"}
<IP>PSU__ENET0__PERIPHERAL__ENABLE,string,{"0"}
<IP>PSU__ENET0__FIFO__ENABLE,string,{"0"}
<IP>PSU__ENET0__PTP__ENABLE,string,{"0"}
<IP>PSU__ENET1__PERIPHERAL__ENABLE,string,{"0"}
<IP>PSU__ENET1__FIFO__ENABLE,string,{"0"}
<IP>PSU__ENET1__PTP__ENABLE,string,{"0"}
<IP>PSU__ENET1__GRP_MDIO__ENABLE,string,{"0"}
<IP>PSU__FPGA_PL0_ENABLE,string,{"1"}
<IP>PSU__FPGA_PL1_ENABLE,string,{"1"}
<IP>PSU__FPGA_PL2_ENABLE,string,{"1"}
<IP>PSU__FPGA_PL3_ENABLE,string,{"1"}
<IP>PSU__ENET2__PERIPHERAL__ENABLE,string,{"0"}
<IP>PSU__ENET2__FIFO__ENABLE,string,{"0"}
<IP>PSU__ENET2__PTP__ENABLE,string,{"0"}
<IP>PSU__ENET2__GRP_MDIO__ENABLE,string,{"0"}
<IP>PSU__ENET3__PERIPHERAL__ENABLE,string,{"0"}
<IP>PSU__ENET3__FIFO__ENABLE,string,{"0"}
<IP>PSU__ENET3__PTP__ENABLE,string,{"0"}
<IP>PSU__ENET3__GRP_MDIO__ENABLE,string,{"0"}
<IP>PSU__GPIO_EMIO__PERIPHERAL__ENABLE,string,{"1"}
<IP>PSU__GPIO_EMIO__PERIPHERAL__IO,string,{"6"}
<IP>PSU__GPIO0_MIO__PERIPHERAL__ENABLE,string,{"1"}
<IP>PSU__GPIO0_MIO__IO,string,{"MIO 0 .. 25"}
<IP>PSU__GPIO1_MIO__PERIPHERAL__ENABLE,string,{"1"}
<IP>PSU__GPIO1_MIO__IO,string,{"MIO 26 .. 51"}
<IP>PSU__GPIO2_MIO__PERIPHERAL__ENABLE,string,{"1"}
<IP>PSU__GPIO2_MIO__IO,string,{"MIO 52 .. 77"}
<IP>PSU__I2C0__PERIPHERAL__ENABLE,string,{"0"}
<IP>PSU__I2C0__GRP_INT__ENABLE,string,{"0"}
<IP>PSU__I2C1__PERIPHERAL__ENABLE,string,{"1"}
<IP>PSU__I2C1__PERIPHERAL__IO,string,{"MIO 4 .. 5"}
<IP>PSU__I2C1__GRP_INT__ENABLE,string,{"0"}
<IP>PSU__I2C0_LOOP_I2C1__ENABLE,string,{"0"}
<IP>PSU__TESTSCAN__PERIPHERAL__ENABLE,string,{"0"}
<IP>PSU__PCIE__PERIPHERAL__ENABLE,string,{"0"}
<IP>PSU__PCIE__PERIPHERAL__ENDPOINT_ENABLE,string,{"1"}
<IP>PSU__PCIE__PERIPHERAL__ROOTPORT_ENABLE,string,{"0"}
<IP>PSU__PCIE__LANE0__ENABLE,string,{"0"}
<IP>PSU__PCIE__LANE1__ENABLE,string,{"0"}
<IP>PSU__PCIE__LANE2__ENABLE,string,{"0"}
<IP>PSU__PCIE__LANE3__ENABLE,string,{"0"}
<IP>PSU__PCIE__RESET__POLARITY,string,{"Active Low"}
<IP>PSU__GT__LINK_SPEED,string,{"HBR"}
<IP>PSU__GT__VLT_SWNG_LVL_4,string,{"0"}
<IP>PSU__GT__PRE_EMPH_LVL_4,string,{"0"}
<IP>PSU__USB0__REF_CLK_SEL,string,{"Ref Clk0"}
<IP>PSU__USB0__REF_CLK_FREQ,string,{"26"}
<IP>PSU__USB1__REF_CLK_SEL,string,{"Ref Clk0"}
<IP>PSU__USB1__REF_CLK_FREQ,string,{"26"}
<IP>PSU__DP__REF_CLK_SEL,string,{"Ref Clk1"}
<IP>PSU__DP__REF_CLK_FREQ,string,{"27"}
<IP>PSU__DP__LANE_SEL,string,{"Dual Lower"}
<IP>PSU__PCIE__BAR0_ENABLE,string,{"0"}
<IP>PSU__PCIE__BAR0_64BIT,string,{"0"}
<IP>PSU__PCIE__BAR0_VAL,string,{""}
<IP>PSU__PCIE__BAR0_PREFETCHABLE,string,{"0"}
<IP>PSU__PCIE__BAR1_ENABLE,string,{"0"}
<IP>PSU__PCIE__BAR1_64BIT,string,{"0"}
<IP>PSU__PCIE__BAR1_VAL,string,{""}
<IP>PSU__PCIE__BAR1_PREFETCHABLE,string,{"0"}
<IP>PSU__PCIE__BAR2_ENABLE,string,{"0"}
<IP>PSU__PCIE__BAR2_64BIT,string,{"0"}
<IP>PSU__PCIE__BAR2_VAL,string,{""}
<IP>PSU__PCIE__BAR2_PREFETCHABLE,string,{"0"}
<IP>PSU__PCIE__BAR3_ENABLE,string,{"0"}
<IP>PSU__PCIE__BAR3_64BIT,string,{"0"}
<IP>PSU__PCIE__BAR3_VAL,string,{""}
<IP>PSU__PCIE__BAR3_PREFETCHABLE,string,{"0"}
<IP>PSU__PCIE__BAR4_ENABLE,string,{"0"}
<IP>PSU__PCIE__BAR4_64BIT,string,{"0"}
<IP>PSU__PCIE__BAR4_VAL,string,{""}
<IP>PSU__PCIE__BAR4_PREFETCHABLE,string,{"0"}
<IP>PSU__PCIE__BAR5_ENABLE,string,{"0"}
<IP>PSU__PCIE__BAR5_64BIT,string,{"0"}
<IP>PSU__PCIE__BAR5_VAL,string,{""}
<IP>PSU__PCIE__BAR5_PREFETCHABLE,string,{"0"}
<IP>PSU__PCIE__EROM_ENABLE,string,{"0"}
<IP>PSU__PCIE__EROM_VAL,string,{""}
<IP>PSU__PCIE__VENDOR_ID,string,{""}
<IP>PSU__PCIE__DEVICE_ID,string,{""}
<IP>PSU__PCIE__REVISION_ID,string,{""}
<IP>PSU__PCIE__SUBSYSTEM_VENDOR_ID,string,{""}
<IP>PSU__PCIE__SUBSYSTEM_ID,string,{""}
<IP>PSU__PCIE__CLASS_CODE_BASE,string,{""}
<IP>PSU__PCIE__CLASS_CODE_SUB,string,{""}
<IP>PSU__PCIE__CLASS_CODE_INTERFACE,string,{""}
<IP>PSU__PCIE__CLASS_CODE_VALUE,string,{""}
<IP>PSU__PCIE__AER_CAPABILITY,string,{"0"}
<IP>PSU__PCIE__CORRECTABLE_INT_ERR,string,{"0"}
<IP>PSU__PCIE__HEADER_LOG_OVERFLOW,string,{"0"}
<IP>PSU__PCIE__RECEIVER_ERR,string,{"0"}
<IP>PSU__PCIE__SURPRISE_DOWN,string,{"0"}
<IP>PSU__PCIE__FLOW_CONTROL_ERR,string,{"0"}
<IP>PSU__PCIE__COMPLTION_TIMEOUT,string,{"0"}
<IP>PSU__PCIE__COMPLETER_ABORT,string,{"0"}
<IP>PSU__PCIE__RECEIVER_OVERFLOW,string,{"0"}
<IP>PSU__PCIE__ECRC_ERR,string,{"0"}
<IP>PSU__PCIE__ACS_VIOLAION,string,{"0"}
<IP>PSU__PCIE__UNCORRECTABL_INT_ERR,string,{"0"}
<IP>PSU__PCIE__MC_BLOCKED_TLP,string,{"0"}
<IP>PSU__PCIE__ATOMICOP_EGRESS_BLOCKED,string,{"0"}
<IP>PSU__PCIE__TLP_PREFIX_BLOCKED,string,{"0"}
<IP>PSU__PCIE__FLOW_CONTROL_PROTOCOL_ERR,string,{"0"}
<IP>PSU__PCIE__ACS_VIOLATION,string,{"0"}
<IP>PSU__PCIE__MULTIHEADER,string,{"0"}
<IP>PSU__PCIE__ECRC_CHECK,string,{"0"}
<IP>PSU__PCIE__ECRC_GEN,string,{"0"}
<IP>PSU__PCIE__PERM_ROOT_ERR_UPDATE,string,{"0"}
<IP>PSU__PCIE__CRS_SW_VISIBILITY,string,{"0"}
<IP>PSU__PCIE__INTX_GENERATION,string,{"0"}
<IP>PSU__PCIE__MSI_CAPABILITY,string,{"0"}
<IP>PSU__PCIE__MSI_64BIT_ADDR_CAPABLE,string,{"0"}
<IP>PSU__PCIE__MSIX_CAPABILITY,string,{"0"}
<IP>PSU__PCIE__MSIX_TABLE_SIZE,string,{"0"}
<IP>PSU__PCIE__MSIX_TABLE_OFFSET,string,{"0"}
<IP>PSU__PCIE__MSIX_BAR_INDICATOR,string,{""}
<IP>PSU__PCIE__MSIX_PBA_OFFSET,string,{"0"}
<IP>PSU__PCIE__MSIX_PBA_BAR_INDICATOR,string,{""}
<IP>PSU_IMPORT_BOARD_PRESET,string,{""}
<IP>PSU__PROTECTION__SUBSYSTEMS,string,{"PMU Firmware:PMU"}
<IP>PSU__PROTECTION__MASTERS_TZ,string,{"GEM0:NonSecure|SD1:NonSecure|GEM2:NonSecure|GEM1:NonSecure|GEM3:NonSecure|PCIe:NonSecure|DP:NonSecure|NAND:NonSecure|GPU:NonSecure|USB1:NonSecure|USB0:NonSecure|LDMA:NonSecure|FDMA:NonSecure|QSPI:NonSecure|SD0:NonSecure"}
<IP>PSU__PROTECTION__MASTERS,string,{"USB1:NonSecure;1|USB0:NonSecure;1|S_AXI_LPD:NA;1|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;0|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;1|SATA1:NonSecure;0|SATA0:NonSecure;0|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;0|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;0|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;1|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1"}
<IP>PSU__PROTECTION__DDR_SEGMENTS,string,{"NONE"}
<IP>PSU__PROTECTION__OCM_SEGMENTS,string,{"NONE"}
<IP>PSU__PROTECTION__LPD_SEGMENTS,string,{"SA:0xFF980000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFF5E0000 ;SIZE:2560;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFFCC0000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFF180000 ;SIZE:768;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFF410000 ;SIZE:640;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFFA70000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFF9A0000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware"}
<IP>PSU__PROTECTION__FPD_SEGMENTS,string,{"SA:0xFD1A0000 ;SIZE:1280;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFD000000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFD010000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFD020000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFD030000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFD040000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFD050000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFD610000 ;SIZE:512;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFD5D0000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware"}
<IP>PSU__PROTECTION__DEBUG,string,{"0"}
<IP>PSU__PROTECTION__SLAVES,string,{"LPD;USB3_1_XHCI;FE300000;FE3FFFFF;1|LPD;USB3_1;FF9E0000;FF9EFFFF;1|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;1|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;0|LPD;TTC1;FF120000;FF12FFFF;0|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;0|LPD;SWDT0;FF150000;FF15FFFF;0|LPD;SPI1;FF050000;FF05FFFF;1|LPD;SPI0;FF040000;FF04FFFF;1|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;1|FPD;SATA;FD0C0000;FD0CFFFF;0|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;0|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;0|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;0|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_GPV;FD700000;FD7FFFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;1|FPD;DPDMA;FD4C0000;FD4CFFFF;1|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;800000000;0|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;0|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|FPD;CCI_GPV;FD6E0000;FD6EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1"}
<IP>PSU__PROTECTION__PRESUBSYSTEMS,string,{"NONE"}
<IP>PSU__PROTECTION__ENABLE,string,{"0"}
<IP>PSU__DDR_SW_REFRESH_ENABLED,string,{"1"}
<IP>PSU__PROTECTION__LOCK_UNUSED_SEGMENTS,string,{"0"}
<IP>PSU__EP__IP,string,{"0"}
<IP>PSU__ACTUAL__IP,string,{"1"}
<IP>SUBPRESET1,string,{"Custom"}
<IP>SUBPRESET2,string,{"Custom"}
<IP>PSU_MIO_TREE_PERIPHERALS,string,{"GPIO0 MIO#GPIO0 MIO#UART 0#UART 0#I2C 1#I2C 1#SPI 1#GPIO0 MIO#GPIO0 MIO#SPI 1#SPI 1#SPI 1#GPIO0 MIO#SD 0#SD 0#SD 0#SD 0#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#SD 0#SD 0#GPIO0 MIO#SD 0#GPIO0 MIO#PMU GPI 0#DPAUX#DPAUX#DPAUX#DPAUX#GPIO1 MIO#PMU GPO 0#PMU GPO 1#PMU GPO 2#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#SPI 0#GPIO1 MIO#GPIO1 MIO#SPI 0#SPI 0#SPI 0#GPIO1 MIO#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#GPIO2 MIO#GPIO2 MIO"}
<IP>PSU_MIO_TREE_SIGNALS,string,{"gpio0[0]#gpio0[1]#rxd#txd#scl_out#sda_out#sclk_out#gpio0[7]#gpio0[8]#n_ss_out[0]#miso#mosi#gpio0[12]#sdio0_data_out[0]#sdio0_data_out[1]#sdio0_data_out[2]#sdio0_data_out[3]#gpio0[17]#gpio0[18]#gpio0[19]#gpio0[20]#sdio0_cmd_out#sdio0_clk_out#gpio0[23]#sdio0_cd_n#gpio0[25]#gpi[0]#dp_aux_data_out#dp_hot_plug_detect#dp_aux_data_oe#dp_aux_data_in#gpio1[31]#gpo[0]#gpo[1]#gpo[2]#gpio1[35]#gpio1[36]#gpio1[37]#sclk_out#gpio1[39]#gpio1[40]#n_ss_out[0]#miso#mosi#gpio1[44]#gpio1[45]#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#gpio2[76]#gpio2[77]"}
<IP>PSU_PERIPHERAL_BOARD_PRESET,string,{""}
<IP>PSU__NAND__PERIPHERAL__ENABLE,string,{"0"}
<IP>PSU__NAND__READY_BUSY__ENABLE,string,{"0"}
<IP>PSU__NAND__READY0_BUSY__ENABLE,string,{"0"}
<IP>PSU__NAND__READY1_BUSY__ENABLE,string,{"0"}
<IP>PSU__NAND__CHIP_ENABLE__ENABLE,string,{"0"}
<IP>PSU__NAND__DATA_STROBE__ENABLE,string,{"0"}
<IP>PSU__PJTAG__PERIPHERAL__ENABLE,string,{"0"}
<IP>PSU__PMU__AIBACK__ENABLE,string,{"0"}
<IP>PSU__PMU__PLERROR__ENABLE,string,{"0"}
<IP>PSU__PMU__PERIPHERAL__ENABLE,string,{"1"}
<IP>PSU__PMU__EMIO_GPI__ENABLE,string,{"0"}
<IP>PSU__PMU__EMIO_GPO__ENABLE,string,{"0"}
<IP>PSU__PMU__GPI0__ENABLE,string,{"1"}
<IP>PSU__PMU__GPI1__ENABLE,string,{"0"}
<IP>PSU__PMU__GPI2__ENABLE,string,{"0"}
<IP>PSU__PMU__GPI3__ENABLE,string,{"0"}
<IP>PSU__PMU__GPI4__ENABLE,string,{"0"}
<IP>PSU__PMU__GPI5__ENABLE,string,{"0"}
<IP>PSU__PMU__GPO0__ENABLE,string,{"1"}
<IP>PSU__PMU__GPO1__ENABLE,string,{"1"}
<IP>PSU__PMU__GPO2__ENABLE,string,{"1"}
<IP>PSU__PMU__GPO3__ENABLE,string,{"0"}
<IP>PSU__PMU__GPO4__ENABLE,string,{"0"}
<IP>PSU__PMU__GPO5__ENABLE,string,{"0"}
<IP>PSU__PMU__GPI0__IO,string,{"MIO 26"}
<IP>PSU__PMU__GPO0__IO,string,{"MIO 32"}
<IP>PSU__PMU__GPO1__IO,string,{"MIO 33"}
<IP>PSU__PMU__GPO2__IO,string,{"MIO 34"}
<IP>PSU__PMU__GPO2__POLARITY,string,{"high"}
<IP>PSU__CSU__PERIPHERAL__ENABLE,string,{"0"}
<IP>PSU__QSPI__PERIPHERAL__ENABLE,string,{"0"}
<IP>PSU__QSPI__GRP_FBCLK__ENABLE,string,{"0"}
<IP>PSU__SD0__PERIPHERAL__ENABLE,string,{"1"}
<IP>PSU__SD0__PERIPHERAL__IO,string,{"MIO 13 .. 16 21 22"}
<IP>PSU__SD0__GRP_CD__ENABLE,string,{"1"}
<IP>PSU__SD0__GRP_CD__IO,string,{"MIO 24"}
<IP>PSU__SD0__GRP_POW__ENABLE,string,{"0"}
<IP>PSU__SD0__GRP_WP__ENABLE,string,{"0"}
<IP>PSU__SD0__SLOT_TYPE,string,{"SD 2.0"}
<IP>PSU__SD0__RESET__ENABLE,string,{"0"}
<IP>PSU__SD0__DATA_TRANSFER_MODE,string,{"4Bit"}
<IP>PSU__SD1__PERIPHERAL__ENABLE,string,{"1"}
<IP>PSU__SD1__PERIPHERAL__IO,string,{"MIO 46 .. 51"}
<IP>PSU__SD1__GRP_CD__ENABLE,string,{"0"}
<IP>PSU__SD1__GRP_POW__ENABLE,string,{"0"}
<IP>PSU__SD1__GRP_WP__ENABLE,string,{"0"}
<IP>PSU__SD1__SLOT_TYPE,string,{"SD 2.0"}
<IP>PSU__SD1__RESET__ENABLE,string,{"0"}
<IP>PSU__SD1__DATA_TRANSFER_MODE,string,{"4Bit"}
<IP>PSU__DEVICE_TYPE,string,{"EG"}
<IP>PSU_SMC_CYCLE_T0,string,{"NA"}
<IP>PSU_SMC_CYCLE_T1,string,{"NA"}
<IP>PSU_SMC_CYCLE_T2,string,{"NA"}
<IP>PSU_SMC_CYCLE_T3,string,{"NA"}
<IP>PSU_SMC_CYCLE_T4,string,{"NA"}
<IP>PSU_SMC_CYCLE_T5,string,{"NA"}
<IP>PSU_SMC_CYCLE_T6,string,{"NA"}
<IP>PSU__SPI0__PERIPHERAL__ENABLE,string,{"1"}
<IP>PSU__SPI0__PERIPHERAL__IO,string,{"MIO 38 .. 43"}
<IP>PSU__SPI0__GRP_SS0__ENABLE,string,{"1"}
<IP>PSU__SPI0__GRP_SS0__IO,string,{"MIO 41"}
<IP>PSU__SPI0__GRP_SS1__ENABLE,string,{"0"}
<IP>PSU__SPI0__GRP_SS2__ENABLE,string,{"0"}
<IP>PSU__SPI1__PERIPHERAL__ENABLE,string,{"1"}
<IP>PSU__SPI1__PERIPHERAL__IO,string,{"MIO 6 .. 11"}
<IP>PSU__SPI1__GRP_SS0__ENABLE,string,{"1"}
<IP>PSU__SPI1__GRP_SS0__IO,string,{"MIO 9"}
<IP>PSU__SPI1__GRP_SS1__ENABLE,string,{"0"}
<IP>PSU__SPI1__GRP_SS2__ENABLE,string,{"0"}
<IP>PSU__SPI0_LOOP_SPI1__ENABLE,string,{"0"}
<IP>PSU__LPD_SLCR__CSUPMU_WDT_CLK_SEL__SELECT,string,{"APB"}
<IP>PSU__SWDT0__PERIPHERAL__ENABLE,string,{"0"}
<IP>PSU__SWDT0__CLOCK__ENABLE,string,{"0"}
<IP>PSU__SWDT0__RESET__ENABLE,string,{"0"}
<IP>PSU__SWDT0__PERIPHERAL__IO,string,{"NA"}
<IP>PSU__SWDT1__PERIPHERAL__ENABLE,string,{"0"}
<IP>PSU__SWDT1__CLOCK__ENABLE,string,{"0"}
<IP>PSU__SWDT1__RESET__ENABLE,string,{"0"}
<IP>PSU__SWDT1__PERIPHERAL__IO,string,{"NA"}
<IP>PSU__UART0__BAUD_RATE,string,{"115200"}
<IP>PSU__TRACE__PERIPHERAL__ENABLE,string,{"0"}
<IP>PSU__TRACE__INTERNAL_WIDTH,long,{32}
<IP>PSU_SD0_INTERNAL_BUS_WIDTH,long,{4}
<IP>PSU__TTC0__PERIPHERAL__ENABLE,string,{"1"}
<IP>PSU__TTC0__CLOCK__ENABLE,string,{"0"}
<IP>PSU__TTC0__WAVEOUT__ENABLE,string,{"0"}
<IP>PSU__TTC0__PERIPHERAL__IO,string,{"NA"}
<IP>PSU__TTC1__PERIPHERAL__ENABLE,string,{"0"}
<IP>PSU__TTC1__PERIPHERAL__IO,string,{"NA"}
<IP>PSU__UART1__BAUD_RATE,string,{"115200"}
<IP>PSU__TTC1__CLOCK__ENABLE,string,{"0"}
<IP>PSU__TTC1__WAVEOUT__ENABLE,string,{"0"}
<IP>PSU__TTC2__PERIPHERAL__ENABLE,string,{"0"}
<IP>PSU__TTC2__PERIPHERAL__IO,string,{"NA"}
<IP>PSU__TTC2__CLOCK__ENABLE,string,{"0"}
<IP>PSU__TTC2__WAVEOUT__ENABLE,string,{"0"}
<IP>PSU__TTC3__PERIPHERAL__ENABLE,string,{"1"}
<IP>PSU__TTC3__PERIPHERAL__IO,string,{"NA"}
<IP>PSU__TTC3__CLOCK__ENABLE,string,{"0"}
<IP>PSU__TTC3__WAVEOUT__ENABLE,string,{"0"}
<IP>PSU__CSUPMU__PERIPHERAL__VALID,string,{"1"}
<IP>PSU__DDRC__AL,float,{0}
<IP>PSU__DDRC__BANK_ADDR_COUNT,float,{3}
<IP>PSU__DDRC__BUS_WIDTH,string,{"32 Bit"}
<IP>PSU__DDRC__CL,string,{"NA"}
<IP>PSU__DDRC__CLOCK_STOP_EN,string,{"0"}
<IP>PSU_DYNAMIC_DDR_CONFIG_EN,string,{"0"}
<IP>PSU__DDRC__COL_ADDR_COUNT,float,{10}
<IP>PSU__DDRC__RANK_ADDR_COUNT,float,{1}
<IP>PSU__DDRC__CWL,string,{"NA"}
<IP>PSU__DDRC__BG_ADDR_COUNT,string,{"NA"}
<IP>PSU__DDRC__DEVICE_CAPACITY,string,{"8192 MBits"}
<IP>PSU__DDRC__DRAM_WIDTH,string,{"32 Bits"}
<IP>PSU__DDRC__ECC,string,{"Disabled"}
<IP>PSU__DDRC__ECC_SCRUB,string,{"0"}
<IP>PSU__DDRC__ENABLE,string,{"1"}
<IP>PSU__DDRC__FREQ_MHZ,float,{1}
<IP>PSU__DDRC__MEMORY_TYPE,string,{"LPDDR 4"}
<IP>PSU__DDRC__ROW_ADDR_COUNT,float,{15}
<IP>PSU__DDRC__SPEED_BIN,string,{"LPDDR4_1066"}
<IP>PSU__DDRC__T_FAW,float,{40}
<IP>PSU__DDRC__T_RAS_MIN,float,{42}
<IP>PSU__DDRC__T_RC,float,{64}
<IP>PSU__DDRC__T_RCD,float,{10}
<IP>PSU__DDRC__T_RP,float,{12}
<IP>PSU__DDRC__TRAIN_DATA_EYE,string,{"1"}
<IP>PSU__DDRC__TRAIN_READ_GATE,string,{"1"}
<IP>PSU__DDRC__TRAIN_WRITE_LEVEL,string,{"1"}
<IP>PSU__DDRC__VREF,string,{"0"}
<IP>PSU__DDRC__VIDEO_BUFFER_SIZE,string,{"0"}
<IP>PSU__DDRC__BRC_MAPPING,string,{"ROW_BANK_COL"}
<IP>PSU__DDRC__DIMM_ADDR_MIRROR,string,{"NA"}
<IP>PSU__DDRC__STATIC_RD_MODE,string,{"0"}
<IP>PSU__DDRC__DDR4_MAXPWR_SAVING_EN,string,{"NA"}
<IP>PSU__DDRC__PWR_DOWN_EN,string,{"0"}
<IP>PSU__DDRC__DEEP_PWR_DOWN_EN,string,{"0"}
<IP>PSU__DDRC__PLL_BYPASS,string,{"0"}
<IP>PSU__DDRC__DDR4_T_REF_MODE,string,{"NA"}
<IP>PSU__DDRC__DDR4_T_REF_RANGE,string,{"NA"}
<IP>PSU__DDRC__DDR3_T_REF_RANGE,string,{"NA"}
<IP>PSU__DDRC__DDR3L_T_REF_RANGE,string,{"NA"}
<IP>PSU__DDRC__LPDDR3_T_REF_RANGE,string,{"NA"}
<IP>PSU__DDRC__LPDDR4_T_REF_RANGE,string,{"Normal (0-85)"}
<IP>PSU__DDRC__PHY_DBI_MODE,string,{"0"}
<IP>PSU__DDRC__DM_DBI,string,{"DM_NO_DBI"}
<IP>PSU__DDRC__COMPONENTS,string,{"Components"}
<IP>PSU__DDRC__PARITY_ENABLE,string,{"NA"}
<IP>PSU__DDRC__DDR4_CAL_MODE_ENABLE,string,{"NA"}
<IP>PSU__DDRC__DDR4_CRC_CONTROL,string,{"NA"}
<IP>PSU__DDRC__FGRM,string,{"NA"}
<IP>PSU__DDRC__VENDOR_PART,string,{"OTHERS"}
<IP>PSU__DDRC__SB_TARGET,string,{"NA"}
<IP>PSU__DDRC__LP_ASR,string,{"NA"}
<IP>PSU__DDRC__DDR4_ADDR_MAPPING,string,{"NA"}
<IP>PSU__DDRC__SELF_REF_ABORT,string,{"NA"}
<IP>PSU__DDRC__ADDR_MIRROR,string,{"1"}
<IP>PSU__DDRC__EN_2ND_CLK,string,{"0"}
<IP>PSU__DDRC__LPDDR3_DUALRANK_SDP,string,{"0"}
<IP>PSU__DDRC__PER_BANK_REFRESH,string,{"0"}
<IP>PSU__DDRC__ENABLE_DP_SWITCH,string,{"1"}
<IP>PSU__DDRC__ENABLE_LP4_SLOWBOOT,string,{"0"}
<IP>PSU__DDRC__ENABLE_LP4_HAS_ECC_COMP,string,{"0"}
<IP>PSU__DDRC__ENABLE_2T_TIMING,string,{"0"}
<IP>PSU__DDRC__RD_DQS_CENTER,string,{"0"}
<IP>PSU__DDRC__DQMAP_0_3,long,{0}
<IP>PSU__DDRC__DQMAP_4_7,long,{0}
<IP>PSU__DDRC__DQMAP_8_11,long,{0}
<IP>PSU__DDRC__DQMAP_12_15,long,{0}
<IP>PSU__DDRC__DQMAP_16_19,long,{0}
<IP>PSU__DDRC__DQMAP_20_23,long,{0}
<IP>PSU__DDRC__DQMAP_24_27,long,{0}
<IP>PSU__DDRC__DQMAP_28_31,long,{0}
<IP>PSU__DDRC__DQMAP_32_35,long,{0}
<IP>PSU__DDRC__DQMAP_36_39,long,{0}
<IP>PSU__DDRC__DQMAP_40_43,long,{0}
<IP>PSU__DDRC__DQMAP_44_47,long,{0}
<IP>PSU__DDRC__DQMAP_48_51,long,{0}
<IP>PSU__DDRC__DQMAP_52_55,long,{0}
<IP>PSU__DDRC__DQMAP_56_59,long,{0}
<IP>PSU__DDRC__DQMAP_60_63,long,{0}
<IP>PSU__DDRC__DQMAP_64_67,long,{0}
<IP>PSU__DDRC__DQMAP_68_71,long,{0}
<IP>PSU_DDR_RAM_HIGHADDR,string,{"0x7FFFFFFF"}
<IP>PSU_DDR_RAM_HIGHADDR_OFFSET,string,{"0x00000002"}
<IP>PSU_DDR_RAM_LOWADDR_OFFSET,string,{"0x80000000"}
<IP>PSU__DDR_QOS_ENABLE,string,{"1"}
<IP>PSU__DDR_QOS_PORT0_TYPE,string,{"Low Latency"}
<IP>PSU__DDR_QOS_PORT1_VN1_TYPE,string,{"Low Latency"}
<IP>PSU__DDR_QOS_PORT1_VN2_TYPE,string,{"Best Effort"}
<IP>PSU__DDR_QOS_PORT2_VN1_TYPE,string,{"Low Latency"}
<IP>PSU__DDR_QOS_PORT2_VN2_TYPE,string,{"Best Effort"}
<IP>PSU__DDR_QOS_PORT3_TYPE,string,{"Video Traffic"}
<IP>PSU__DDR_QOS_PORT4_TYPE,string,{"Best Effort"}
<IP>PSU__DDR_QOS_PORT5_TYPE,string,{"Best Effort"}
<IP>PSU__DDR_QOS_RD_LPR_THRSHLD,string,{"16"}
<IP>PSU__DDR_QOS_RD_HPR_THRSHLD,string,{"0"}
<IP>PSU__DDR_QOS_WR_THRSHLD,string,{"16"}
<IP>PSU__DDR_QOS_HP0_RDQOS,string,{"7"}
<IP>PSU__DDR_QOS_HP0_WRQOS,string,{"15"}
<IP>PSU__DDR_QOS_HP1_RDQOS,string,{"3"}
<IP>PSU__DDR_QOS_HP1_WRQOS,string,{"3"}
<IP>PSU__DDR_QOS_HP2_RDQOS,string,{"3"}
<IP>PSU__DDR_QOS_HP2_WRQOS,string,{"3"}
<IP>PSU__DDR_QOS_HP3_RDQOS,string,{"3"}
<IP>PSU__DDR_QOS_HP3_WRQOS,string,{"3"}
<IP>PSU__DDR_QOS_FIX_HP0_RDQOS,string,{"7"}
<IP>PSU__DDR_QOS_FIX_HP0_WRQOS,string,{"15"}
<IP>PSU__DDR_QOS_FIX_HP1_RDQOS,string,{"3"}
<IP>PSU__DDR_QOS_FIX_HP1_WRQOS,string,{"3"}
<IP>PSU__DDR_QOS_FIX_HP2_RDQOS,string,{"3"}
<IP>PSU__DDR_QOS_FIX_HP2_WRQOS,string,{"3"}
<IP>PSU__DDR_QOS_FIX_HP3_RDQOS,string,{"3"}
<IP>PSU__DDR_QOS_FIX_HP3_WRQOS,string,{"3"}
<IP>PSU__FP__POWER__ON,string,{"1"}
<IP>PSU__PL__POWER__ON,string,{"1"}
<IP>PSU__OCM_BANK0__POWER__ON,string,{"1"}
<IP>PSU__OCM_BANK1__POWER__ON,string,{"1"}
<IP>PSU__OCM_BANK2__POWER__ON,string,{"1"}
<IP>PSU__OCM_BANK3__POWER__ON,string,{"1"}
<IP>PSU__TCM0A__POWER__ON,string,{"1"}
<IP>PSU__TCM0B__POWER__ON,string,{"1"}
<IP>PSU__TCM1A__POWER__ON,string,{"1"}
<IP>PSU__TCM1B__POWER__ON,string,{"1"}
<IP>PSU__RPU__POWER__ON,string,{"1"}
<IP>PSU__L2_BANK0__POWER__ON,string,{"1"}
<IP>PSU__GPU_PP0__POWER__ON,string,{"1"}
<IP>PSU__GPU_PP1__POWER__ON,string,{"1"}
<IP>PSU__ACPU0__POWER__ON,string,{"1"}
<IP>PSU__ACPU1__POWER__ON,string,{"1"}
<IP>PSU__ACPU2__POWER__ON,string,{"1"}
<IP>PSU__ACPU3__POWER__ON,string,{"1"}
<IP>PSU__UART0__PERIPHERAL__ENABLE,string,{"1"}
<IP>PSU__UART0__PERIPHERAL__IO,string,{"MIO 2 .. 3"}
<IP>PSU__UART0__MODEM__ENABLE,string,{"1"}
<IP>PSU__UART1__PERIPHERAL__ENABLE,string,{"1"}
<IP>PSU__UART1__PERIPHERAL__IO,string,{"EMIO"}
<IP>PSU__UART1__MODEM__ENABLE,string,{"0"}
<IP>PSU__UART0_LOOP_UART1__ENABLE,string,{"0"}
<IP>PSU__USB0__PERIPHERAL__ENABLE,string,{"1"}
<IP>PSU__USB0__PERIPHERAL__IO,string,{"MIO 52 .. 63"}
<IP>PSU__USB0__RESET__ENABLE,string,{"0"}
<IP>PSU__USB__RESET__MODE,string,{"Boot Pin"}
<IP>PSU__USB__RESET__POLARITY,string,{"Active Low"}
<IP>PSU__USB1__PERIPHERAL__ENABLE,string,{"1"}
<IP>PSU__USB1__PERIPHERAL__IO,string,{"MIO 64 .. 75"}
<IP>PSU__USB1__RESET__ENABLE,string,{"0"}
<IP>PSU__USB3_0__PERIPHERAL__ENABLE,string,{"1"}
<IP>PSU__USB3_0__PERIPHERAL__IO,string,{"GT Lane2"}
<IP>PSU__USB3_1__PERIPHERAL__ENABLE,string,{"1"}
<IP>PSU__USB3_1__PERIPHERAL__IO,string,{"GT Lane3"}
<IP>PSU__USB3_0__EMIO__ENABLE,string,{"0"}
<IP>PSU__USB2_0__EMIO__ENABLE,string,{"0"}
<IP>PSU__USB3_1__EMIO__ENABLE,string,{"0"}
<IP>PSU__USB2_1__EMIO__ENABLE,string,{"0"}
<IP>PSU__USE__USB3_0_HUB,long,{0}
<IP>PSU__USE__USB3_1_HUB,long,{0}
<IP>PSU__USE__ADMA,long,{0}
<IP>PSU__USE__M_AXI_GP0,long,{0}
<IP>PSU__M_AXI_GP0_SUPPORTS_NARROW_BURST,long,{1}
<IP>PSU__MAXIGP0__DATA_WIDTH,long,{128}
<IP>PSU__USE__M_AXI_GP1,long,{1}
<IP>PSU__M_AXI_GP1_SUPPORTS_NARROW_BURST,long,{1}
<IP>PSU__MAXIGP1__DATA_WIDTH,long,{32}
<IP>PSU__USE__M_AXI_GP2,long,{1}
<IP>PSU__M_AXI_GP2_SUPPORTS_NARROW_BURST,long,{1}
<IP>PSU__MAXIGP2__DATA_WIDTH,long,{64}
<IP>PSU__USE__S_AXI_ACP,long,{0}
<IP>PSU__USE__S_AXI_GP0,long,{0}
<IP>PSU__USE_DIFF_RW_CLK_GP0,long,{0}
<IP>PSU__SAXIGP0__DATA_WIDTH,long,{128}
<IP>PSU__USE__S_AXI_GP1,long,{0}
<IP>PSU__USE_DIFF_RW_CLK_GP1,long,{0}
<IP>PSU__SAXIGP1__DATA_WIDTH,long,{128}
<IP>PSU__USE__S_AXI_GP2,long,{0}
<IP>PSU__USE_DIFF_RW_CLK_GP2,long,{0}
<IP>PSU__SAXIGP2__DATA_WIDTH,long,{128}
<IP>PSU__USE__S_AXI_GP3,long,{0}
<IP>PSU__USE_DIFF_RW_CLK_GP3,long,{0}
<IP>PSU__SAXIGP3__DATA_WIDTH,long,{128}
<IP>PSU__USE__S_AXI_GP4,long,{0}
<IP>PSU__USE_DIFF_RW_CLK_GP4,long,{0}
<IP>PSU__SAXIGP4__DATA_WIDTH,long,{128}
<IP>PSU__USE__S_AXI_GP5,long,{0}
<IP>PSU__USE_DIFF_RW_CLK_GP5,long,{0}
<IP>PSU__SAXIGP5__DATA_WIDTH,long,{128}
<IP>PSU__USE__S_AXI_GP6,long,{1}
<IP>PSU__USE_DIFF_RW_CLK_GP6,long,{0}
<IP>PSU__SAXIGP6__DATA_WIDTH,long,{64}
<IP>PSU__USE__S_AXI_ACE,long,{0}
<IP>PSU__TRACE_PIPELINE_WIDTH,long,{8}
<IP>PSU__EN_EMIO_TRACE,long,{0}
<IP>PSU__USE__AUDIO,long,{0}
<IP>PSU__USE__VIDEO,long,{0}
<IP>PSU__USE__PROC_EVENT_BUS,long,{0}
<IP>PSU__USE__FTM,long,{0}
<IP>PSU__USE__CROSS_TRIGGER,long,{0}
<IP>PSU__FTM__CTI_IN_0,long,{0}
<IP>PSU__FTM__CTI_IN_1,long,{0}
<IP>PSU__FTM__CTI_IN_2,long,{0}
<IP>PSU__FTM__CTI_IN_3,long,{0}
<IP>PSU__FTM__CTI_OUT_0,long,{0}
<IP>PSU__FTM__CTI_OUT_1,long,{0}
<IP>PSU__FTM__CTI_OUT_2,long,{0}
<IP>PSU__FTM__CTI_OUT_3,long,{0}
<IP>PSU__FTM__GPO,long,{0}
<IP>PSU__FTM__GPI,long,{0}
<IP>PSU__USE__GDMA,long,{0}
<IP>PSU__USE__IRQ,long,{0}
<IP>PSU__USE__IRQ0,long,{1}
<IP>PSU__USE__IRQ1,long,{0}
<IP>PSU__USE__CLK0,long,{0}
<IP>PSU__USE__CLK1,long,{0}
<IP>PSU__USE__CLK2,long,{0}
<IP>PSU__USE__CLK3,long,{0}
<IP>PSU__USE__RST0,long,{0}
<IP>PSU__USE__RST1,long,{0}
<IP>PSU__USE__RST2,long,{0}
<IP>PSU__USE__RST3,long,{0}
<IP>PSU__USE__FABRIC__RST,string,{"1"}
<IP>PSU__USE__RTC,long,{0}
<IP>PSU__PRESET_APPLIED,long,{0}
<IP>PSU__USE__EVENT_RPU,long,{0}
<IP>PSU__USE__APU_LEGACY_INTERRUPT,long,{0}
<IP>PSU__USE__RPU_LEGACY_INTERRUPT,long,{0}
<IP>PSU__USE__STM,long,{0}
<IP>PSU__USE__DEBUG__TEST,long,{0}
<IP>PSU__HIGH_ADDRESS__ENABLE,long,{0}
<IP>PSU__DDR_HIGH_ADDRESS_GUI_ENABLE,long,{0}
<IP>PSU__EXPAND__LOWER_LPS_SLAVES,long,{0}
<IP>PSU__EXPAND__CORESIGHT,long,{0}
<IP>PSU__EXPAND__GIC,long,{0}
<IP>PSU__EXPAND__FPD_SLAVES,long,{0}
<IP>PSU__EXPAND__UPPER_LPS_SLAVES,long,{0}
<IP>PSU_MIO_0_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_0_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_0_POLARITY,string,{"Default"}
<IP>PSU_MIO_0_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_0_SLEW,string,{"slow"}
<IP>PSU_MIO_0_DIRECTION,string,{"inout"}
<IP>PSU_MIO_1_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_1_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_1_POLARITY,string,{"Default"}
<IP>PSU_MIO_1_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_1_SLEW,string,{"slow"}
<IP>PSU_MIO_1_DIRECTION,string,{"inout"}
<IP>PSU_MIO_2_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_2_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_2_POLARITY,string,{"Default"}
<IP>PSU_MIO_2_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_2_SLEW,string,{"fast"}
<IP>PSU_MIO_2_DIRECTION,string,{"in"}
<IP>PSU_MIO_3_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_3_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_3_POLARITY,string,{"Default"}
<IP>PSU_MIO_3_INPUT_TYPE,string,{"cmos"}
<IP>PSU_MIO_3_SLEW,string,{"slow"}
<IP>PSU_MIO_3_DIRECTION,string,{"out"}
<IP>PSU_MIO_4_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_4_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_4_POLARITY,string,{"Default"}
<IP>PSU_MIO_4_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_4_SLEW,string,{"slow"}
<IP>PSU_MIO_4_DIRECTION,string,{"inout"}
<IP>PSU_MIO_5_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_5_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_5_POLARITY,string,{"Default"}
<IP>PSU_MIO_5_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_5_SLEW,string,{"slow"}
<IP>PSU_MIO_5_DIRECTION,string,{"inout"}
<IP>PSU_MIO_6_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_6_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_6_POLARITY,string,{"Default"}
<IP>PSU_MIO_6_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_6_SLEW,string,{"slow"}
<IP>PSU_MIO_6_DIRECTION,string,{"inout"}
<IP>PSU_MIO_7_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_7_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_7_POLARITY,string,{"Default"}
<IP>PSU_MIO_7_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_7_SLEW,string,{"slow"}
<IP>PSU_MIO_7_DIRECTION,string,{"inout"}
<IP>PSU_MIO_8_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_8_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_8_POLARITY,string,{"Default"}
<IP>PSU_MIO_8_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_8_SLEW,string,{"slow"}
<IP>PSU_MIO_8_DIRECTION,string,{"inout"}
<IP>PSU_MIO_9_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_9_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_9_POLARITY,string,{"Default"}
<IP>PSU_MIO_9_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_9_SLEW,string,{"slow"}
<IP>PSU_MIO_9_DIRECTION,string,{"inout"}
<IP>PSU_MIO_10_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_10_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_10_POLARITY,string,{"Default"}
<IP>PSU_MIO_10_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_10_SLEW,string,{"slow"}
<IP>PSU_MIO_10_DIRECTION,string,{"inout"}
<IP>PSU_MIO_11_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_11_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_11_POLARITY,string,{"Default"}
<IP>PSU_MIO_11_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_11_SLEW,string,{"slow"}
<IP>PSU_MIO_11_DIRECTION,string,{"inout"}
<IP>PSU_MIO_12_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_12_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_12_POLARITY,string,{"Default"}
<IP>PSU_MIO_12_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_12_SLEW,string,{"slow"}
<IP>PSU_MIO_12_DIRECTION,string,{"inout"}
<IP>PSU_MIO_13_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_13_DRIVE_STRENGTH,string,{"4"}
<IP>PSU_MIO_13_POLARITY,string,{"Default"}
<IP>PSU_MIO_13_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_13_SLEW,string,{"slow"}
<IP>PSU_MIO_13_DIRECTION,string,{"inout"}
<IP>PSU_MIO_14_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_14_DRIVE_STRENGTH,string,{"4"}
<IP>PSU_MIO_14_POLARITY,string,{"Default"}
<IP>PSU_MIO_14_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_14_SLEW,string,{"slow"}
<IP>PSU_MIO_14_DIRECTION,string,{"inout"}
<IP>PSU_MIO_15_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_15_DRIVE_STRENGTH,string,{"4"}
<IP>PSU_MIO_15_POLARITY,string,{"Default"}
<IP>PSU_MIO_15_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_15_SLEW,string,{"slow"}
<IP>PSU_MIO_15_DIRECTION,string,{"inout"}
<IP>PSU_MIO_16_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_16_DRIVE_STRENGTH,string,{"4"}
<IP>PSU_MIO_16_POLARITY,string,{"Default"}
<IP>PSU_MIO_16_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_16_SLEW,string,{"slow"}
<IP>PSU_MIO_16_DIRECTION,string,{"inout"}
<IP>PSU_MIO_17_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_17_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_17_POLARITY,string,{"Default"}
<IP>PSU_MIO_17_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_17_SLEW,string,{"slow"}
<IP>PSU_MIO_17_DIRECTION,string,{"inout"}
<IP>PSU_MIO_18_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_18_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_18_POLARITY,string,{"Default"}
<IP>PSU_MIO_18_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_18_SLEW,string,{"slow"}
<IP>PSU_MIO_18_DIRECTION,string,{"inout"}
<IP>PSU_MIO_19_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_19_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_19_POLARITY,string,{"Default"}
<IP>PSU_MIO_19_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_19_SLEW,string,{"slow"}
<IP>PSU_MIO_19_DIRECTION,string,{"inout"}
<IP>PSU_MIO_20_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_20_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_20_POLARITY,string,{"Default"}
<IP>PSU_MIO_20_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_20_SLEW,string,{"slow"}
<IP>PSU_MIO_20_DIRECTION,string,{"inout"}
<IP>PSU_MIO_21_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_21_DRIVE_STRENGTH,string,{"4"}
<IP>PSU_MIO_21_POLARITY,string,{"Default"}
<IP>PSU_MIO_21_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_21_SLEW,string,{"slow"}
<IP>PSU_MIO_21_DIRECTION,string,{"inout"}
<IP>PSU_MIO_22_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_22_DRIVE_STRENGTH,string,{"4"}
<IP>PSU_MIO_22_POLARITY,string,{"Default"}
<IP>PSU_MIO_22_INPUT_TYPE,string,{"cmos"}
<IP>PSU_MIO_22_SLEW,string,{"slow"}
<IP>PSU_MIO_22_DIRECTION,string,{"out"}
<IP>PSU_MIO_23_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_23_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_23_POLARITY,string,{"Default"}
<IP>PSU_MIO_23_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_23_SLEW,string,{"slow"}
<IP>PSU_MIO_23_DIRECTION,string,{"inout"}
<IP>PSU_MIO_24_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_24_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_24_POLARITY,string,{"Default"}
<IP>PSU_MIO_24_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_24_SLEW,string,{"fast"}
<IP>PSU_MIO_24_DIRECTION,string,{"in"}
<IP>PSU_MIO_25_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_25_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_25_POLARITY,string,{"Default"}
<IP>PSU_MIO_25_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_25_SLEW,string,{"slow"}
<IP>PSU_MIO_25_DIRECTION,string,{"inout"}
<IP>PSU_MIO_26_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_26_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_26_POLARITY,string,{"Default"}
<IP>PSU_MIO_26_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_26_SLEW,string,{"fast"}
<IP>PSU_MIO_26_DIRECTION,string,{"in"}
<IP>PSU_MIO_27_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_27_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_27_POLARITY,string,{"Default"}
<IP>PSU_MIO_27_INPUT_TYPE,string,{"cmos"}
<IP>PSU_MIO_27_SLEW,string,{"slow"}
<IP>PSU_MIO_27_DIRECTION,string,{"out"}
<IP>PSU_MIO_28_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_28_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_28_POLARITY,string,{"Default"}
<IP>PSU_MIO_28_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_28_SLEW,string,{"fast"}
<IP>PSU_MIO_28_DIRECTION,string,{"in"}
<IP>PSU_MIO_29_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_29_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_29_POLARITY,string,{"Default"}
<IP>PSU_MIO_29_INPUT_TYPE,string,{"cmos"}
<IP>PSU_MIO_29_SLEW,string,{"slow"}
<IP>PSU_MIO_29_DIRECTION,string,{"out"}
<IP>PSU_MIO_30_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_30_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_30_POLARITY,string,{"Default"}
<IP>PSU_MIO_30_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_30_SLEW,string,{"fast"}
<IP>PSU_MIO_30_DIRECTION,string,{"in"}
<IP>PSU_MIO_31_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_31_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_31_POLARITY,string,{"Default"}
<IP>PSU_MIO_31_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_31_SLEW,string,{"slow"}
<IP>PSU_MIO_31_DIRECTION,string,{"inout"}
<IP>PSU_MIO_32_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_32_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_32_POLARITY,string,{"Default"}
<IP>PSU_MIO_32_INPUT_TYPE,string,{"cmos"}
<IP>PSU_MIO_32_SLEW,string,{"slow"}
<IP>PSU_MIO_32_DIRECTION,string,{"out"}
<IP>PSU_MIO_33_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_33_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_33_POLARITY,string,{"Default"}
<IP>PSU_MIO_33_INPUT_TYPE,string,{"cmos"}
<IP>PSU_MIO_33_SLEW,string,{"slow"}
<IP>PSU_MIO_33_DIRECTION,string,{"out"}
<IP>PSU_MIO_34_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_34_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_34_POLARITY,string,{"Default"}
<IP>PSU_MIO_34_INPUT_TYPE,string,{"cmos"}
<IP>PSU_MIO_34_SLEW,string,{"slow"}
<IP>PSU_MIO_34_DIRECTION,string,{"out"}
<IP>PSU_MIO_35_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_35_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_35_POLARITY,string,{"Default"}
<IP>PSU_MIO_35_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_35_SLEW,string,{"slow"}
<IP>PSU_MIO_35_DIRECTION,string,{"inout"}
<IP>PSU_MIO_36_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_36_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_36_POLARITY,string,{"Default"}
<IP>PSU_MIO_36_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_36_SLEW,string,{"slow"}
<IP>PSU_MIO_36_DIRECTION,string,{"inout"}
<IP>PSU_MIO_37_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_37_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_37_POLARITY,string,{"Default"}
<IP>PSU_MIO_37_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_37_SLEW,string,{"slow"}
<IP>PSU_MIO_37_DIRECTION,string,{"inout"}
<IP>PSU_MIO_38_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_38_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_38_POLARITY,string,{"Default"}
<IP>PSU_MIO_38_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_38_SLEW,string,{"slow"}
<IP>PSU_MIO_38_DIRECTION,string,{"inout"}
<IP>PSU_MIO_39_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_39_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_39_POLARITY,string,{"Default"}
<IP>PSU_MIO_39_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_39_SLEW,string,{"slow"}
<IP>PSU_MIO_39_DIRECTION,string,{"inout"}
<IP>PSU_MIO_40_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_40_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_40_POLARITY,string,{"Default"}
<IP>PSU_MIO_40_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_40_SLEW,string,{"slow"}
<IP>PSU_MIO_40_DIRECTION,string,{"inout"}
<IP>PSU_MIO_41_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_41_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_41_POLARITY,string,{"Default"}
<IP>PSU_MIO_41_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_41_SLEW,string,{"slow"}
<IP>PSU_MIO_41_DIRECTION,string,{"inout"}
<IP>PSU_MIO_42_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_42_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_42_POLARITY,string,{"Default"}
<IP>PSU_MIO_42_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_42_SLEW,string,{"slow"}
<IP>PSU_MIO_42_DIRECTION,string,{"inout"}
<IP>PSU_MIO_43_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_43_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_43_POLARITY,string,{"Default"}
<IP>PSU_MIO_43_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_43_SLEW,string,{"slow"}
<IP>PSU_MIO_43_DIRECTION,string,{"inout"}
<IP>PSU_MIO_44_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_44_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_44_POLARITY,string,{"Default"}
<IP>PSU_MIO_44_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_44_SLEW,string,{"slow"}
<IP>PSU_MIO_44_DIRECTION,string,{"inout"}
<IP>PSU_MIO_45_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_45_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_45_POLARITY,string,{"Default"}
<IP>PSU_MIO_45_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_45_SLEW,string,{"slow"}
<IP>PSU_MIO_45_DIRECTION,string,{"inout"}
<IP>PSU_MIO_46_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_46_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_46_POLARITY,string,{"Default"}
<IP>PSU_MIO_46_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_46_SLEW,string,{"slow"}
<IP>PSU_MIO_46_DIRECTION,string,{"inout"}
<IP>PSU_MIO_47_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_47_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_47_POLARITY,string,{"Default"}
<IP>PSU_MIO_47_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_47_SLEW,string,{"slow"}
<IP>PSU_MIO_47_DIRECTION,string,{"inout"}
<IP>PSU_MIO_48_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_48_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_48_POLARITY,string,{"Default"}
<IP>PSU_MIO_48_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_48_SLEW,string,{"slow"}
<IP>PSU_MIO_48_DIRECTION,string,{"inout"}
<IP>PSU_MIO_49_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_49_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_49_POLARITY,string,{"Default"}
<IP>PSU_MIO_49_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_49_SLEW,string,{"slow"}
<IP>PSU_MIO_49_DIRECTION,string,{"inout"}
<IP>PSU_MIO_50_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_50_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_50_POLARITY,string,{"Default"}
<IP>PSU_MIO_50_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_50_SLEW,string,{"slow"}
<IP>PSU_MIO_50_DIRECTION,string,{"inout"}
<IP>PSU_MIO_51_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_51_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_51_POLARITY,string,{"Default"}
<IP>PSU_MIO_51_INPUT_TYPE,string,{"cmos"}
<IP>PSU_MIO_51_SLEW,string,{"slow"}
<IP>PSU_MIO_51_DIRECTION,string,{"out"}
<IP>PSU_MIO_52_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_52_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_52_POLARITY,string,{"Default"}
<IP>PSU_MIO_52_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_52_SLEW,string,{"fast"}
<IP>PSU_MIO_52_DIRECTION,string,{"in"}
<IP>PSU_MIO_53_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_53_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_53_POLARITY,string,{"Default"}
<IP>PSU_MIO_53_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_53_SLEW,string,{"fast"}
<IP>PSU_MIO_53_DIRECTION,string,{"in"}
<IP>PSU_MIO_54_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_54_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_54_POLARITY,string,{"Default"}
<IP>PSU_MIO_54_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_54_SLEW,string,{"slow"}
<IP>PSU_MIO_54_DIRECTION,string,{"inout"}
<IP>PSU_MIO_55_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_55_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_55_POLARITY,string,{"Default"}
<IP>PSU_MIO_55_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_55_SLEW,string,{"fast"}
<IP>PSU_MIO_55_DIRECTION,string,{"in"}
<IP>PSU_MIO_56_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_56_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_56_POLARITY,string,{"Default"}
<IP>PSU_MIO_56_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_56_SLEW,string,{"slow"}
<IP>PSU_MIO_56_DIRECTION,string,{"inout"}
<IP>PSU_MIO_57_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_57_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_57_POLARITY,string,{"Default"}
<IP>PSU_MIO_57_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_57_SLEW,string,{"slow"}
<IP>PSU_MIO_57_DIRECTION,string,{"inout"}
<IP>PSU_MIO_58_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_58_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_58_POLARITY,string,{"Default"}
<IP>PSU_MIO_58_INPUT_TYPE,string,{"cmos"}
<IP>PSU_MIO_58_SLEW,string,{"slow"}
<IP>PSU_MIO_58_DIRECTION,string,{"out"}
<IP>PSU_MIO_59_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_59_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_59_POLARITY,string,{"Default"}
<IP>PSU_MIO_59_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_59_SLEW,string,{"slow"}
<IP>PSU_MIO_59_DIRECTION,string,{"inout"}
<IP>PSU_MIO_60_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_60_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_60_POLARITY,string,{"Default"}
<IP>PSU_MIO_60_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_60_SLEW,string,{"slow"}
<IP>PSU_MIO_60_DIRECTION,string,{"inout"}
<IP>PSU_MIO_61_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_61_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_61_POLARITY,string,{"Default"}
<IP>PSU_MIO_61_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_61_SLEW,string,{"slow"}
<IP>PSU_MIO_61_DIRECTION,string,{"inout"}
<IP>PSU_MIO_62_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_62_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_62_POLARITY,string,{"Default"}
<IP>PSU_MIO_62_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_62_SLEW,string,{"slow"}
<IP>PSU_MIO_62_DIRECTION,string,{"inout"}
<IP>PSU_MIO_63_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_63_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_63_POLARITY,string,{"Default"}
<IP>PSU_MIO_63_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_63_SLEW,string,{"slow"}
<IP>PSU_MIO_63_DIRECTION,string,{"inout"}
<IP>PSU_MIO_64_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_64_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_64_POLARITY,string,{"Default"}
<IP>PSU_MIO_64_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_64_SLEW,string,{"fast"}
<IP>PSU_MIO_64_DIRECTION,string,{"in"}
<IP>PSU_MIO_65_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_65_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_65_POLARITY,string,{"Default"}
<IP>PSU_MIO_65_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_65_SLEW,string,{"fast"}
<IP>PSU_MIO_65_DIRECTION,string,{"in"}
<IP>PSU_MIO_66_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_66_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_66_POLARITY,string,{"Default"}
<IP>PSU_MIO_66_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_66_SLEW,string,{"slow"}
<IP>PSU_MIO_66_DIRECTION,string,{"inout"}
<IP>PSU_MIO_67_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_67_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_67_POLARITY,string,{"Default"}
<IP>PSU_MIO_67_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_67_SLEW,string,{"fast"}
<IP>PSU_MIO_67_DIRECTION,string,{"in"}
<IP>PSU_MIO_68_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_68_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_68_POLARITY,string,{"Default"}
<IP>PSU_MIO_68_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_68_SLEW,string,{"slow"}
<IP>PSU_MIO_68_DIRECTION,string,{"inout"}
<IP>PSU_MIO_69_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_69_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_69_POLARITY,string,{"Default"}
<IP>PSU_MIO_69_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_69_SLEW,string,{"slow"}
<IP>PSU_MIO_69_DIRECTION,string,{"inout"}
<IP>PSU_MIO_70_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_70_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_70_POLARITY,string,{"Default"}
<IP>PSU_MIO_70_INPUT_TYPE,string,{"cmos"}
<IP>PSU_MIO_70_SLEW,string,{"slow"}
<IP>PSU_MIO_70_DIRECTION,string,{"out"}
<IP>PSU_MIO_71_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_71_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_71_POLARITY,string,{"Default"}
<IP>PSU_MIO_71_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_71_SLEW,string,{"slow"}
<IP>PSU_MIO_71_DIRECTION,string,{"inout"}
<IP>PSU_MIO_72_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_72_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_72_POLARITY,string,{"Default"}
<IP>PSU_MIO_72_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_72_SLEW,string,{"slow"}
<IP>PSU_MIO_72_DIRECTION,string,{"inout"}
<IP>PSU_MIO_73_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_73_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_73_POLARITY,string,{"Default"}
<IP>PSU_MIO_73_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_73_SLEW,string,{"slow"}
<IP>PSU_MIO_73_DIRECTION,string,{"inout"}
<IP>PSU_MIO_74_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_74_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_74_POLARITY,string,{"Default"}
<IP>PSU_MIO_74_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_74_SLEW,string,{"slow"}
<IP>PSU_MIO_74_DIRECTION,string,{"inout"}
<IP>PSU_MIO_75_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_75_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_75_POLARITY,string,{"Default"}
<IP>PSU_MIO_75_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_75_SLEW,string,{"slow"}
<IP>PSU_MIO_75_DIRECTION,string,{"inout"}
<IP>PSU_MIO_76_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_76_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_76_POLARITY,string,{"Default"}
<IP>PSU_MIO_76_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_76_SLEW,string,{"slow"}
<IP>PSU_MIO_76_DIRECTION,string,{"inout"}
<IP>PSU_MIO_77_PULLUPDOWN,string,{"pullup"}
<IP>PSU_MIO_77_DRIVE_STRENGTH,string,{"12"}
<IP>PSU_MIO_77_POLARITY,string,{"Default"}
<IP>PSU_MIO_77_INPUT_TYPE,string,{"schmitt"}
<IP>PSU_MIO_77_SLEW,string,{"slow"}
<IP>PSU_MIO_77_DIRECTION,string,{"inout"}
<IP>PSU_BANK_0_IO_STANDARD,string,{"LVCMOS18"}
<IP>PSU_BANK_1_IO_STANDARD,string,{"LVCMOS18"}
<IP>PSU_BANK_2_IO_STANDARD,string,{"LVCMOS18"}
<IP>PSU_BANK_3_IO_STANDARD,string,{"LVCMOS18"}
<IP>PSU__CRF_APB__APLL_CTRL__FRACDATA,long,{0}
<IP>PSU__CRF_APB__VPLL_CTRL__FRACDATA,long,{0.2871}
<IP>PSU__CRF_APB__DPLL_CTRL__FRACDATA,long,{0}
<IP>PSU__CRL_APB__IOPLL_CTRL__FRACDATA,long,{0}
<IP>PSU__CRL_APB__RPLL_CTRL__FRACDATA,long,{0.779}
<IP>PSU__CRF_APB__DPLL_CTRL__DIV2,string,{"1"}
<IP>PSU__CRF_APB__APLL_CTRL__DIV2,string,{"1"}
<IP>PSU__CRF_APB__VPLL_CTRL__DIV2,string,{"1"}
<IP>PSU__CRL_APB__IOPLL_CTRL__DIV2,string,{"0"}
<IP>PSU__CRL_APB__RPLL_CTRL__DIV2,string,{"1"}
<IP>PSU__CRF_APB__APLL_CTRL__FBDIV,long,{72}
<IP>PSU__CRF_APB__DPLL_CTRL__FBDIV,long,{64}
<IP>PSU__CRF_APB__VPLL_CTRL__FBDIV,long,{71}
<IP>PSU__CRF_APB__APLL_TO_LPD_CTRL__DIVISOR0,long,{3}
<IP>PSU__CRF_APB__DPLL_TO_LPD_CTRL__DIVISOR0,long,{3}
<IP>PSU__CRF_APB__VPLL_TO_LPD_CTRL__DIVISOR0,long,{3}
<IP>PSU__CRF_APB__ACPU_CTRL__DIVISOR0,long,{1}
<IP>PSU__CRF_APB__DBG_TRACE_CTRL__DIVISOR0,long,{2}
<IP>PSU__DISPLAYPORT__PERIPHERAL__ENABLE,string,{"1"}
<IP>PSU__DISPLAYPORT__LANE0__ENABLE,string,{"1"}
<IP>PSU__DISPLAYPORT__LANE0__IO,string,{"GT Lane1"}
<IP>PSU__DISPLAYPORT__LANE1__ENABLE,string,{"1"}
<IP>PSU__DISPLAYPORT__LANE1__IO,string,{"GT Lane0"}
<IP>PSU__CRF_APB__DBG_FPD_CTRL__DIVISOR0,long,{2}
<IP>PSU__CRF_APB__APM_CTRL__DIVISOR0,long,{1}
<IP>PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR0,long,{4}
<IP>PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR1,long,{1}
<IP>PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR0,long,{16}
<IP>PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR1,long,{1}
<IP>PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR0,long,{15}
<IP>PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR1,long,{1}
<IP>PSU__CRF_APB__DDR_CTRL__DIVISOR0,long,{4}
<IP>PSU__CRF_APB__GPU_REF_CTRL__DIVISOR0,long,{1}
<IP>PSU__CRF_APB__AFI0_REF_CTRL__DIVISOR0,long,{2}
<IP>PSU__CRF_APB__AFI0_REF__ENABLE,string,{"0"}
<IP>PSU__CRF_APB__AFI1_REF_CTRL__DIVISOR0,long,{2}
<IP>PSU__CRF_APB__AFI1_REF__ENABLE,string,{"0"}
<IP>PSU__CRF_APB__AFI2_REF_CTRL__DIVISOR0,long,{2}
<IP>PSU__CRF_APB__AFI2_REF__ENABLE,string,{"0"}
<IP>PSU__CRF_APB__AFI3_REF_CTRL__DIVISOR0,long,{2}
<IP>PSU__CRF_APB__AFI3_REF__ENABLE,string,{"0"}
<IP>PSU__CRF_APB__AFI4_REF_CTRL__DIVISOR0,long,{2}
<IP>PSU__CRF_APB__AFI4_REF__ENABLE,string,{"0"}
<IP>PSU__CRF_APB__AFI5_REF_CTRL__DIVISOR0,long,{2}
<IP>PSU__CRF_APB__AFI5_REF__ENABLE,string,{"0"}
<IP>PSU__CRF_APB__SATA_REF_CTRL__DIVISOR0,long,{2}
<IP>PSU__SATA__PERIPHERAL__ENABLE,string,{"0"}
<IP>PSU__SATA__LANE0__ENABLE,string,{"0"}
<IP>PSU__SATA__LANE1__ENABLE,string,{"0"}
<IP>PSU__CRF_APB__PCIE_REF_CTRL__DIVISOR0,long,{2}
<IP>PSU__CRL_APB__PL0_REF_CTRL__DIVISOR0,long,{15}
<IP>PSU__CRL_APB__PL1_REF_CTRL__DIVISOR0,long,{15}
<IP>PSU__CRL_APB__PL2_REF_CTRL__DIVISOR0,long,{5}
<IP>PSU__CRL_APB__PL3_REF_CTRL__DIVISOR0,long,{4}
<IP>PSU__CRL_APB__PL0_REF_CTRL__DIVISOR1,long,{1}
<IP>PSU__CRL_APB__PL1_REF_CTRL__DIVISOR1,long,{4}
<IP>PSU__CRL_APB__PL2_REF_CTRL__DIVISOR1,long,{1}
<IP>PSU__CRL_APB__PL3_REF_CTRL__DIVISOR1,long,{1}
<IP>PSU__CRL_APB__AMS_REF_CTRL__DIVISOR0,long,{29}
<IP>PSU__CRL_APB__AMS_REF_CTRL__DIVISOR1,long,{1}
<IP>PSU__CRL_APB__TIMESTAMP_REF_CTRL__DIVISOR0,long,{15}
<IP>PSU__CRL_APB__AFI6_REF_CTRL__DIVISOR0,long,{3}
<IP>PSU__CRL_APB__AFI6__ENABLE,string,{"0"}
<IP>PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR0,long,{5}
<IP>PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR1,long,{15}
<IP>PSU_USB3__DUAL_CLOCK_ENABLE,string,{"1"}
<IP>PSU__CRL_APB__USB3__ENABLE,string,{"1"}
<IP>PSU__CRF_APB__GDMA_REF_CTRL__DIVISOR0,long,{2}
<IP>PSU__USE__CLK,long,{0}
<IP>PSU__CRF_APB__DPDMA_REF_CTRL__DIVISOR0,long,{2}
<IP>PSU__CRF_APB__TOPSW_MAIN_CTRL__DIVISOR0,long,{2}
<IP>PSU__CRF_APB__TOPSW_LSBUS_CTRL__DIVISOR0,long,{5}
<IP>PSU__CRF_APB__GTGREF0_REF_CTRL__DIVISOR0,long,{-1}
<IP>PSU__CRF_APB__GTGREF0__ENABLE,string,{"NA"}
<IP>PSU__CRF_APB__DBG_TSTMP_CTRL__DIVISOR0,long,{2}
<IP>PSU__CRL_APB__IOPLL_CTRL__FBDIV,long,{45}
<IP>PSU__CRL_APB__RPLL_CTRL__FBDIV,long,{70}
<IP>PSU__CRL_APB__IOPLL_TO_FPD_CTRL__DIVISOR0,long,{3}
<IP>PSU__CRL_APB__RPLL_TO_FPD_CTRL__DIVISOR0,long,{3}
<IP>PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR0,long,{12}
<IP>PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR0,long,{12}
<IP>PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR0,long,{12}
<IP>PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR0,long,{12}
<IP>PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR1,long,{1}
<IP>PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR1,long,{1}
<IP>PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR1,long,{1}
<IP>PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR1,long,{1}
<IP>PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR0,long,{6}
<IP>PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR1,long,{1}
<IP>PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR0,long,{6}
<IP>PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR1,long,{1}
<IP>PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR0,long,{6}
<IP>PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR1,long,{1}
<IP>PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR0,long,{12}
<IP>PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR1,long,{1}
<IP>PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR0,long,{8}
<IP>PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR1,long,{1}
<IP>PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR0,long,{8}
<IP>PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR1,long,{1}
<IP>PSU__CRL_APB__UART0_REF_CTRL__DIVISOR0,long,{15}
<IP>PSU__CRL_APB__UART0_REF_CTRL__DIVISOR1,long,{1}
<IP>PSU__CRL_APB__UART1_REF_CTRL__DIVISOR0,long,{15}
<IP>PSU__CRL_APB__UART1_REF_CTRL__DIVISOR1,long,{1}
<IP>PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR0,long,{15}
<IP>PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR1,long,{1}
<IP>PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR0,long,{15}
<IP>PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR1,long,{1}
<IP>PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR0,long,{8}
<IP>PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR1,long,{1}
<IP>PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR0,long,{8}
<IP>PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR1,long,{1}
<IP>PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR0,long,{15}
<IP>PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR1,long,{1}
<IP>PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR0,long,{15}
<IP>PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR1,long,{1}
<IP>PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__DIVISOR0,long,{6}
<IP>PSU__CRL_APB__CPU_R5_CTRL__DIVISOR0,long,{3}
<IP>PSU__CRL_APB__OCM_MAIN_CTRL__DIVISOR0,long,{3}
<IP>PSU__CRL_APB__IOU_SWITCH_CTRL__DIVISOR0,long,{6}
<IP>PSU__CRL_APB__CSU_PLL_CTRL__DIVISOR0,long,{4}
<IP>PSU__CRL_APB__PCAP_CTRL__DIVISOR0,long,{8}
<IP>PSU__CRL_APB__LPD_LSBUS_CTRL__DIVISOR0,long,{15}
<IP>PSU__CRL_APB__LPD_SWITCH_CTRL__DIVISOR0,long,{3}
<IP>PSU__CRL_APB__DBG_LPD_CTRL__DIVISOR0,long,{6}
<IP>PSU__CRL_APB__NAND_REF_CTRL__DIVISOR0,long,{15}
<IP>PSU__CRL_APB__NAND_REF_CTRL__DIVISOR1,long,{1}
<IP>PSU__CRL_APB__ADMA_REF_CTRL__DIVISOR0,long,{3}
<IP>PSU__CRF_APB__APLL_CTRL__SRCSEL,string,{"PSS_REF_CLK"}
<IP>PSU__CRF_APB__DPLL_CTRL__SRCSEL,string,{"PSS_REF_CLK"}
<IP>PSU__CRF_APB__VPLL_CTRL__SRCSEL,string,{"PSS_REF_CLK"}
<IP>PSU__CRF_APB__ACPU_CTRL__SRCSEL,string,{"APLL"}
<IP>PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL,string,{"IOPLL"}
<IP>PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL,string,{"IOPLL"}
<IP>PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL,string,{"VPLL"}
<IP>PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL,string,{"RPLL"}
<IP>PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL,string,{"RPLL"}
<IP>PSU__CRF_APB__DDR_CTRL__SRCSEL,string,{"DPLL"}
<IP>PSU__CRF_APB__GPU_REF_CTRL__SRCSEL,string,{"IOPLL"}
<IP>PSU__CRF_APB__AFI0_REF_CTRL__SRCSEL,string,{"DPLL"}
<IP>PSU__CRF_APB__AFI1_REF_CTRL__SRCSEL,string,{"DPLL"}
<IP>PSU__CRF_APB__AFI2_REF_CTRL__SRCSEL,string,{"DPLL"}
<IP>PSU__CRF_APB__AFI3_REF_CTRL__SRCSEL,string,{"DPLL"}
<IP>PSU__CRF_APB__AFI4_REF_CTRL__SRCSEL,string,{"DPLL"}
<IP>PSU__CRF_APB__AFI5_REF_CTRL__SRCSEL,string,{"DPLL"}
<IP>PSU__CRF_APB__SATA_REF_CTRL__SRCSEL,string,{"IOPLL"}
<IP>PSU__CRF_APB__PCIE_REF_CTRL__SRCSEL,string,{"IOPLL"}
<IP>PSU__CRL_APB__PL0_REF_CTRL__SRCSEL,string,{"IOPLL"}
<IP>PSU__CRL_APB__PL1_REF_CTRL__SRCSEL,string,{"IOPLL"}
<IP>PSU__CRL_APB__PL2_REF_CTRL__SRCSEL,string,{"IOPLL"}
<IP>PSU__CRL_APB__PL3_REF_CTRL__SRCSEL,string,{"IOPLL"}
<IP>PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL,string,{"APLL"}
<IP>PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL,string,{"APLL"}
<IP>PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL,string,{"DPLL"}
<IP>PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL,string,{"IOPLL"}
<IP>PSU__CRF_APB__GTGREF0_REF_CTRL__SRCSEL,string,{"NA"}
<IP>PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL,string,{"IOPLL"}
<IP>PSU__CRL_APB__IOPLL_CTRL__SRCSEL,string,{"PSS_REF_CLK"}
<IP>PSU__CRL_APB__RPLL_CTRL__SRCSEL,string,{"PSS_REF_CLK"}
<IP>PSU__CRL_APB__GEM0_REF_CTRL__SRCSEL,string,{"IOPLL"}
<IP>PSU__CRL_APB__GEM1_REF_CTRL__SRCSEL,string,{"IOPLL"}
<IP>PSU__CRL_APB__GEM2_REF_CTRL__SRCSEL,string,{"IOPLL"}
<IP>PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL,string,{"IOPLL"}
<IP>PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL,string,{"IOPLL"}
<IP>PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL,string,{"IOPLL"}
<IP>PSU__CRL_APB__USB1_BUS_REF_CTRL__SRCSEL,string,{"IOPLL"}
<IP>PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL,string,{"IOPLL"}
<IP>PSU__CRL_APB__SDIO0_REF_CTRL__SRCSEL,string,{"IOPLL"}
<IP>PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL,string,{"IOPLL"}
<IP>PSU__CRL_APB__UART0_REF_CTRL__SRCSEL,string,{"IOPLL"}
<IP>PSU__CRL_APB__UART1_REF_CTRL__SRCSEL,string,{"IOPLL"}
<IP>PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL,string,{"IOPLL"}
<IP>PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL,string,{"IOPLL"}
<IP>PSU__CRL_APB__SPI0_REF_CTRL__SRCSEL,string,{"IOPLL"}
<IP>PSU__CRL_APB__SPI1_REF_CTRL__SRCSEL,string,{"IOPLL"}
<IP>PSU__CRL_APB__CAN0_REF_CTRL__SRCSEL,string,{"IOPLL"}
<IP>PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL,string,{"IOPLL"}
<IP>PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__SRCSEL,string,{"RPLL"}
<IP>PSU__CRL_APB__CPU_R5_CTRL__SRCSEL,string,{"IOPLL"}
<IP>PSU__CRL_APB__OCM_MAIN_CTRL__SRCSEL,string,{"IOPLL"}
<IP>PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL,string,{"IOPLL"}
<IP>PSU__CRL_APB__CSU_PLL_CTRL__SRCSEL,string,{"IOPLL"}
<IP>PSU__CRL_APB__PCAP_CTRL__SRCSEL,string,{"IOPLL"}
<IP>PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL,string,{"IOPLL"}
<IP>PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL,string,{"IOPLL"}
<IP>PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL,string,{"IOPLL"}
<IP>PSU__CRL_APB__NAND_REF_CTRL__SRCSEL,string,{"IOPLL"}
<IP>PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL,string,{"IOPLL"}
<IP>PSU__CRL_APB__DLL_REF_CTRL__SRCSEL,string,{"IOPLL"}
<IP>PSU__CRL_APB__AMS_REF_CTRL__SRCSEL,string,{"IOPLL"}
<IP>PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL,string,{"IOPLL"}
<IP>PSU__CRL_APB__AFI6_REF_CTRL__SRCSEL,string,{"IOPLL"}
<IP>PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL,string,{"IOPLL"}
<IP>PSU__IOU_SLCR__WDT_CLK_SEL__SELECT,string,{"APB"}
<IP>PSU__FPD_SLCR__WDT_CLK_SEL__SELECT,string,{"APB"}
<IP>PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL,string,{"APB"}
<IP>PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL,string,{"APB"}
<IP>PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL,string,{"APB"}
<IP>PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL,string,{"APB"}
<IP>PSU__CRF_APB__APLL_FRAC_CFG__ENABLED,string,{"0"}
<IP>PSU__CRF_APB__VPLL_FRAC_CFG__ENABLED,string,{"1"}
<IP>PSU__CRF_APB__DPLL_FRAC_CFG__ENABLED,string,{"0"}
<IP>PSU__CRL_APB__IOPLL_FRAC_CFG__ENABLED,string,{"0"}
<IP>PSU__CRL_APB__RPLL_FRAC_CFG__ENABLED,string,{"1"}
<IP>PSU__CRF_APB__DP_VIDEO__FRAC_ENABLED,string,{"1"}
<IP>PSU__CRF_APB__DP_AUDIO__FRAC_ENABLED,string,{"1"}
<IP>PSU__CRF_APB__ACPU__FRAC_ENABLED,string,{"0"}
<IP>PSU__OVERRIDE__BASIC_CLOCK,string,{"1"}
<IP>PSU__DLL__ISUSED,string,{"1"}
<IP>PSU__PL_CLK0_BUF,string,{"TRUE"}
<IP>PSU__PL_CLK1_BUF,string,{"TRUE"}
<IP>PSU__PL_CLK2_BUF,string,{"TRUE"}
<IP>PSU__PL_CLK3_BUF,string,{"TRUE"}
<IP>PSU__CRF_APB__APLL_CTRL__FRACFREQ,float,{27.138}
<IP>PSU__CRF_APB__VPLL_CTRL__FRACFREQ,float,{300}
<IP>PSU__CRF_APB__DPLL_CTRL__FRACFREQ,float,{27.138}
<IP>PSU__CRL_APB__IOPLL_CTRL__FRACFREQ,float,{27.138}
<IP>PSU__CRL_APB__RPLL_CTRL__FRACFREQ,float,{25}
<IP>PSU__IOU_SLCR__TTC0__ACT_FREQMHZ,float,{100.000000}
<IP>PSU__IOU_SLCR__TTC1__ACT_FREQMHZ,float,{100}
<IP>PSU__IOU_SLCR__TTC2__ACT_FREQMHZ,float,{100}
<IP>PSU__IOU_SLCR__TTC3__ACT_FREQMHZ,float,{100.000000}
<IP>PSU__IOU_SLCR__WDT0__ACT_FREQMHZ,float,{100}
<IP>PSU__FPD_SLCR__WDT1__ACT_FREQMHZ,float,{100}
<IP>PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ,float,{100.000000}
<IP>PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ,float,{1199.998901}
<IP>PSU__CRF_APB__DBG_TRACE_CTRL__ACT_FREQMHZ,float,{250}
<IP>PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ,float,{249.999756}
<IP>PSU__CRF_APB__APM_CTRL__ACT_FREQMHZ,float,{1}
<IP>PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ,float,{297.029297}
<IP>PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ,float,{24.576017}
<IP>PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ,float,{26.214418}
<IP>PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ,float,{266.666412}
<IP>PSU__DDR__INTERFACE__FREQMHZ,float,{266.500}
<IP>PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ,float,{499.999512}
<IP>PSU__CRF_APB__AFI0_REF_CTRL__ACT_FREQMHZ,float,{667}
<IP>PSU__CRF_APB__AFI1_REF_CTRL__ACT_FREQMHZ,float,{667}
<IP>PSU__CRF_APB__AFI2_REF_CTRL__ACT_FREQMHZ,float,{667}
<IP>PSU__CRF_APB__AFI3_REF_CTRL__ACT_FREQMHZ,float,{667}
<IP>PSU__CRF_APB__AFI4_REF_CTRL__ACT_FREQMHZ,float,{667}
<IP>PSU__CRF_APB__AFI5_REF_CTRL__ACT_FREQMHZ,float,{667}
<IP>PSU__CRF_APB__SATA_REF_CTRL__ACT_FREQMHZ,float,{250}
<IP>PSU__CRF_APB__PCIE_REF_CTRL__ACT_FREQMHZ,float,{250}
<IP>PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ,float,{99.999901}
<IP>PSU__CRL_APB__PL1_REF_CTRL__ACT_FREQMHZ,float,{24.999975}
<IP>PSU__CRL_APB__PL2_REF_CTRL__ACT_FREQMHZ,float,{299.999695}
<IP>PSU__CRL_APB__PL3_REF_CTRL__ACT_FREQMHZ,float,{374.999634}
<IP>PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ,float,{599.999451}
<IP>PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ,float,{599.999451}
<IP>PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ,float,{533.332825}
<IP>PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ,float,{99.999901}
<IP>PSU__CRF_APB__GTGREF0_REF_CTRL__ACT_FREQMHZ,float,{-1}
<IP>PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ,float,{249.999756}
<IP>PSU__CRL_APB__GEM0_REF_CTRL__ACT_FREQMHZ,float,{125}
<IP>PSU__CRL_APB__GEM1_REF_CTRL__ACT_FREQMHZ,float,{125}
<IP>PSU__CRL_APB__GEM2_REF_CTRL__ACT_FREQMHZ,float,{125}
<IP>PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ,float,{125}
<IP>PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ,float,{250}
<IP>PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ,float,{249.999756}
<IP>PSU__CRL_APB__USB1_BUS_REF_CTRL__ACT_FREQMHZ,float,{249.999756}
<IP>PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ,float,{300}
<IP>PSU__CRL_APB__SDIO0_REF_CTRL__ACT_FREQMHZ,float,{187.499817}
<IP>PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ,float,{187.499817}
<IP>PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ,float,{99.999901}
<IP>PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ,float,{99.999901}
<IP>PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ,float,{100}
<IP>PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ,float,{99.999901}
<IP>PSU__CRL_APB__SPI0_REF_CTRL__ACT_FREQMHZ,float,{187.499817}
<IP>PSU__CRL_APB__SPI1_REF_CTRL__ACT_FREQMHZ,float,{187.499817}
<IP>PSU__CRL_APB__CAN0_REF_CTRL__ACT_FREQMHZ,float,{100}
<IP>PSU__CRL_APB__CAN1_REF_CTRL__ACT_FREQMHZ,float,{100}
<IP>PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__ACT_FREQMHZ,float,{1000}
<IP>PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ,float,{499.999512}
<IP>PSU__CRL_APB__OCM_MAIN_CTRL__ACT_FREQMHZ,float,{500}
<IP>PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ,float,{249.999756}
<IP>PSU__CRL_APB__CSU_PLL_CTRL__ACT_FREQMHZ,float,{500}
<IP>PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ,float,{187.499817}
<IP>PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ,float,{99.999901}
<IP>PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ,float,{499.999512}
<IP>PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ,float,{249.999756}
<IP>PSU__CRL_APB__NAND_REF_CTRL__ACT_FREQMHZ,float,{100}
<IP>PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ,float,{499.999512}
<IP>PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ,float,{1499.998535}
<IP>PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ,float,{51.724087}
<IP>PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ,float,{99.999901}
<IP>PSU__CRL_APB__AFI6_REF_CTRL__ACT_FREQMHZ,float,{500}
<IP>PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ,float,{19.999979}
<IP>PSU__CRF_APB__ACPU_CTRL__FREQMHZ,float,{1200}
<IP>PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ,float,{250}
<IP>PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ,float,{250}
<IP>PSU__CRF_APB__APM_CTRL__FREQMHZ,float,{1}
<IP>PSU__CRF_APB__DP_VIDEO_REF_CTRL__FREQMHZ,float,{300}
<IP>PSU__CRF_APB__DP_AUDIO_REF_CTRL__FREQMHZ,float,{25}
<IP>PSU__CRF_APB__DP_STC_REF_CTRL__FREQMHZ,float,{27}
<IP>PSU__CRF_APB__DDR_CTRL__FREQMHZ,float,{533}
<IP>PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ,float,{600}
<IP>PSU__CRF_APB__AFI0_REF_CTRL__FREQMHZ,float,{667}
<IP>PSU__CRF_APB__AFI1_REF_CTRL__FREQMHZ,float,{667}
<IP>PSU__CRF_APB__AFI2_REF_CTRL__FREQMHZ,float,{667}
<IP>PSU__CRF_APB__AFI3_REF_CTRL__FREQMHZ,float,{667}
<IP>PSU__CRF_APB__AFI4_REF_CTRL__FREQMHZ,float,{667}
<IP>PSU__CRF_APB__AFI5_REF_CTRL__FREQMHZ,float,{667}
<IP>PSU__CRF_APB__SATA_REF_CTRL__FREQMHZ,float,{250}
<IP>PSU__CRF_APB__PCIE_REF_CTRL__FREQMHZ,float,{250}
<IP>PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ,float,{100}
<IP>PSU__CRL_APB__PL1_REF_CTRL__FREQMHZ,float,{100}
<IP>PSU__CRL_APB__PL2_REF_CTRL__FREQMHZ,float,{100}
<IP>PSU__CRL_APB__PL3_REF_CTRL__FREQMHZ,float,{100}
<IP>PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ,float,{600}
<IP>PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ,float,{600}
<IP>PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ,float,{533.333}
<IP>PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ,float,{100}
<IP>PSU__CRF_APB__GTGREF0_REF_CTRL__FREQMHZ,float,{-1}
<IP>PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ,float,{250}
<IP>PSU__CRL_APB__GEM0_REF_CTRL__FREQMHZ,float,{125}
<IP>PSU__CRL_APB__GEM1_REF_CTRL__FREQMHZ,float,{125}
<IP>PSU__CRL_APB__GEM2_REF_CTRL__FREQMHZ,float,{125}
<IP>PSU__CRL_APB__GEM3_REF_CTRL__FREQMHZ,float,{125}
<IP>PSU__CRL_APB__GEM_TSU_REF_CTRL__FREQMHZ,float,{250}
<IP>PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ,float,{250}
<IP>PSU__CRL_APB__USB1_BUS_REF_CTRL__FREQMHZ,float,{250}
<IP>PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ,float,{300}
<IP>PSU__CRL_APB__SDIO0_REF_CTRL__FREQMHZ,float,{200}
<IP>PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ,float,{200}
<IP>PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ,float,{100}
<IP>PSU__CRL_APB__UART1_REF_CTRL__FREQMHZ,float,{100}
<IP>PSU__CRL_APB__I2C0_REF_CTRL__FREQMHZ,float,{100}
<IP>PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ,float,{100}
<IP>PSU__CRL_APB__SPI0_REF_CTRL__FREQMHZ,float,{200}
<IP>PSU__CRL_APB__SPI1_REF_CTRL__FREQMHZ,float,{200}
<IP>PSU__CRL_APB__CAN0_REF_CTRL__FREQMHZ,float,{100}
<IP>PSU__CRL_APB__CAN1_REF_CTRL__FREQMHZ,float,{100}
<IP>PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__FREQMHZ,float,{1000}
<IP>PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ,float,{500}
<IP>PSU__CRL_APB__OCM_MAIN_CTRL__FREQMHZ,float,{500}
<IP>PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ,float,{267}
<IP>PSU__CRL_APB__CSU_PLL_CTRL__FREQMHZ,float,{400}
<IP>PSU__CRL_APB__PCAP_CTRL__FREQMHZ,float,{200}
<IP>PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ,float,{100}
<IP>PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ,float,{500}
<IP>PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ,float,{250}
<IP>PSU__CRL_APB__NAND_REF_CTRL__FREQMHZ,float,{100}
<IP>PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ,float,{500}
<IP>PSU__CRL_APB__DLL_REF_CTRL__FREQMHZ,float,{1500}
<IP>PSU__CRL_APB__AMS_REF_CTRL__FREQMHZ,float,{50}
<IP>PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ,float,{100}
<IP>PSU__CRL_APB__AFI6_REF_CTRL__FREQMHZ,float,{500}
<IP>PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ,float,{20}
<IP>PSU__IOU_SLCR__TTC0__FREQMHZ,float,{100.000000}
<IP>PSU__IOU_SLCR__TTC1__FREQMHZ,float,{100}
<IP>PSU__IOU_SLCR__TTC2__FREQMHZ,float,{100}
<IP>PSU__IOU_SLCR__TTC3__FREQMHZ,float,{100.000000}
<IP>PSU__IOU_SLCR__WDT0__FREQMHZ,float,{100}
<IP>PSU__FPD_SLCR__WDT1__FREQMHZ,float,{100}
<IP>PSU__LPD_SLCR__CSUPMU__FREQMHZ,float,{100.000000}
<IP>PSU__CSU__CSU_TAMPER_0__ENABLE,string,{"0"}
<IP>PSU__CSU__CSU_TAMPER_1__ENABLE,string,{"0"}
<IP>PSU__CSU__CSU_TAMPER_2__ENABLE,string,{"0"}
<IP>PSU__CSU__CSU_TAMPER_3__ENABLE,string,{"0"}
<IP>PSU__CSU__CSU_TAMPER_4__ENABLE,string,{"0"}
<IP>PSU__CSU__CSU_TAMPER_5__ENABLE,string,{"0"}
<IP>PSU__CSU__CSU_TAMPER_6__ENABLE,string,{"0"}
<IP>PSU__CSU__CSU_TAMPER_7__ENABLE,string,{"0"}
<IP>PSU__CSU__CSU_TAMPER_8__ENABLE,string,{"0"}
<IP>PSU__CSU__CSU_TAMPER_9__ENABLE,string,{"0"}
<IP>PSU__CSU__CSU_TAMPER_10__ENABLE,string,{"0"}
<IP>PSU__CSU__CSU_TAMPER_11__ENABLE,string,{"0"}
<IP>PSU__CSU__CSU_TAMPER_12__ENABLE,string,{"0"}
<IP>PSU__CSU__CSU_TAMPER_0__ERASE_BBRAM,string,{"0"}
<IP>PSU__CSU__CSU_TAMPER_1__ERASE_BBRAM,string,{"0"}
<IP>PSU__CSU__CSU_TAMPER_2__ERASE_BBRAM,string,{"0"}
<IP>PSU__CSU__CSU_TAMPER_3__ERASE_BBRAM,string,{"0"}
<IP>PSU__CSU__CSU_TAMPER_4__ERASE_BBRAM,string,{"0"}
<IP>PSU__CSU__CSU_TAMPER_5__ERASE_BBRAM,string,{"0"}
<IP>PSU__CSU__CSU_TAMPER_6__ERASE_BBRAM,string,{"0"}
<IP>PSU__CSU__CSU_TAMPER_7__ERASE_BBRAM,string,{"0"}
<IP>PSU__CSU__CSU_TAMPER_8__ERASE_BBRAM,string,{"0"}
<IP>PSU__CSU__CSU_TAMPER_9__ERASE_BBRAM,string,{"0"}
<IP>PSU__CSU__CSU_TAMPER_10__ERASE_BBRAM,string,{"0"}
<IP>PSU__CSU__CSU_TAMPER_11__ERASE_BBRAM,string,{"0"}
<IP>PSU__CSU__CSU_TAMPER_12__ERASE_BBRAM,string,{"0"}
<IP>PSU__GEN_IPI_0__MASTER,string,{"APU"}
<IP>PSU__GEN_IPI_1__MASTER,string,{"RPU0"}
<IP>PSU__GEN_IPI_2__MASTER,string,{"RPU1"}
<IP>PSU__GEN_IPI_3__MASTER,string,{"PMU"}
<IP>PSU__GEN_IPI_4__MASTER,string,{"PMU"}
<IP>PSU__GEN_IPI_5__MASTER,string,{"PMU"}
<IP>PSU__GEN_IPI_6__MASTER,string,{"PMU"}
<IP>PSU__GEN_IPI_7__MASTER,string,{"NONE"}
<IP>PSU__GEN_IPI_8__MASTER,string,{"NONE"}
<IP>PSU__GEN_IPI_9__MASTER,string,{"NONE"}
<IP>PSU__GEN_IPI_10__MASTER,string,{"NONE"}
<IP>PSU__GEN_IPI__TRUSTZONE,string,{"<Select>"}
<IP>PSU__IRQ_P2F_RPU_PERMON__INT,long,{0}
<IP>PSU__IRQ_P2F_OCM_ERR__INT,long,{0}
<IP>PSU__IRQ_P2F_LPD_APB__INT,long,{0}
<IP>PSU__IRQ_P2F_R5_CORE0_ECC_ERR__INT,long,{0}
<IP>PSU__IRQ_P2F_R5_CORE1_ECC_ERR__INT,long,{0}
<IP>PSU__IRQ_P2F_NAND__INT,long,{0}
<IP>PSU__IRQ_P2F_QSPI__INT,long,{0}
<IP>PSU__IRQ_P2F_GPIO__INT,long,{0}
<IP>PSU__IRQ_P2F_I2C0__INT,long,{0}
<IP>PSU__IRQ_P2F_I2C1__INT,long,{0}
<IP>PSU__IRQ_P2F_SPI0__INT,long,{0}
<IP>PSU__IRQ_P2F_SPI1__INT,long,{0}
<IP>PSU__IRQ_P2F_UART0__INT,long,{0}
<IP>PSU__IRQ_P2F_UART1__INT,long,{0}
<IP>PSU__IRQ_P2F_CAN0__INT,long,{0}
<IP>PSU__IRQ_P2F_CAN1__INT,long,{0}
<IP>PSU__IRQ_P2F_LPD_APM__INT,long,{0}
<IP>PSU__IRQ_P2F_RTC_ALARM__INT,long,{0}
<IP>PSU__IRQ_P2F_RTC_SECONDS__INT,long,{0}
<IP>PSU__IRQ_P2F_CLKMON__INT,long,{0}
<IP>PSU__IRQ_P2F_PL_IPI__INT,long,{0}
<IP>PSU__IRQ_P2F_RPU_IPI__INT,long,{0}
<IP>PSU__IRQ_P2F_APU_IPI__INT,long,{0}
<IP>PSU__IRQ_P2F_TTC0__INT0,long,{0}
<IP>PSU__IRQ_P2F_TTC0__INT1,long,{0}
<IP>PSU__IRQ_P2F_TTC0__INT2,long,{0}
<IP>PSU__IRQ_P2F_TTC1__INT0,long,{0}
<IP>PSU__IRQ_P2F_TTC1__INT1,long,{0}
<IP>PSU__IRQ_P2F_TTC1__INT2,long,{0}
<IP>PSU__IRQ_P2F_TTC2__INT0,long,{0}
<IP>PSU__IRQ_P2F_TTC2__INT1,long,{0}
<IP>PSU__IRQ_P2F_TTC2__INT2,long,{0}
<IP>PSU__IRQ_P2F_TTC3__INT0,long,{0}
<IP>PSU__IRQ_P2F_TTC3__INT1,long,{0}
<IP>PSU__IRQ_P2F_TTC3__INT2,long,{0}
<IP>PSU__IRQ_P2F_SDIO0__INT,long,{0}
<IP>PSU__IRQ_P2F_SDIO1__INT,long,{0}
<IP>PSU__IRQ_P2F_SDIO0_WAKE__INT,long,{0}
<IP>PSU__IRQ_P2F_SDIO1_WAKE__INT,long,{0}
<IP>PSU__IRQ_P2F_LP_WDT__INT,long,{0}
<IP>PSU__IRQ_P2F_CSUPMU_WDT__INT,long,{0}
<IP>PSU__IRQ_P2F_ATB_LPD__INT,long,{0}
<IP>PSU__IRQ_P2F_AIB_AXI__INT,long,{0}
<IP>PSU__IRQ_P2F_AMS__INT,long,{0}
<IP>PSU__IRQ_P2F_ENT0__INT,long,{0}
<IP>PSU__IRQ_P2F_ENT0_WAKEUP__INT,long,{0}
<IP>PSU__IRQ_P2F_ENT1__INT,long,{0}
<IP>PSU__IRQ_P2F_ENT1_WAKEUP__INT,long,{0}
<IP>PSU__IRQ_P2F_ENT2__INT,long,{0}
<IP>PSU__IRQ_P2F_ENT2_WAKEUP__INT,long,{0}
<IP>PSU__IRQ_P2F_ENT3__INT,long,{0}
<IP>PSU__IRQ_P2F_ENT3_WAKEUP__INT,long,{0}
<IP>PSU__IRQ_P2F_USB3_ENDPOINT__INT0,long,{0}
<IP>PSU__IRQ_P2F_USB3_OTG__INT0,long,{0}
<IP>PSU__IRQ_P2F_USB3_ENDPOINT__INT1,long,{0}
<IP>PSU__IRQ_P2F_USB3_OTG__INT1,long,{0}
<IP>PSU__IRQ_P2F_USB3_PMU_WAKEUP__INT,long,{0}
<IP>PSU__IRQ_P2F_ADMA_CHAN__INT,long,{0}
<IP>PSU__IRQ_P2F_CSU__INT,long,{0}
<IP>PSU__IRQ_P2F_CSU_DMA__INT,long,{0}
<IP>PSU__IRQ_P2F_EFUSE__INT,long,{0}
<IP>PSU__IRQ_P2F_XMPU_LPD__INT,long,{0}
<IP>PSU__IRQ_P2F_DDR_SS__INT,long,{0}
<IP>PSU__IRQ_P2F_FP_WDT__INT,long,{0}
<IP>PSU__IRQ_P2F_PCIE_MSI__INT,long,{0}
<IP>PSU__IRQ_P2F_PCIE_LEGACY__INT,long,{0}
<IP>PSU__IRQ_P2F_PCIE_DMA__INT,long,{0}
<IP>PSU__IRQ_P2F_PCIE_MSC__INT,long,{0}
<IP>PSU__IRQ_P2F_DPORT__INT,long,{0}
<IP>PSU__IRQ_P2F_FPD_APB__INT,long,{0}
<IP>PSU__IRQ_P2F_FPD_ATB_ERR__INT,long,{0}
<IP>PSU__IRQ_P2F_DPDMA__INT,long,{0}
<IP>PSU__IRQ_P2F_APM_FPD__INT,long,{0}
<IP>PSU__IRQ_P2F_GDMA_CHAN__INT,long,{0}
<IP>PSU__IRQ_P2F_GPU__INT,long,{0}
<IP>PSU__IRQ_P2F_SATA__INT,long,{0}
<IP>PSU__IRQ_P2F_XMPU_FPD__INT,long,{0}
<IP>PSU__IRQ_P2F_APU_CPUMNT__INT,long,{0}
<IP>PSU__IRQ_P2F_APU_CTI__INT,long,{0}
<IP>PSU__IRQ_P2F_APU_PMU__INT,long,{0}
<IP>PSU__IRQ_P2F_APU_COMM__INT,long,{0}
<IP>PSU__IRQ_P2F_APU_L2ERR__INT,long,{0}
<IP>PSU__IRQ_P2F_APU_EXTERR__INT,long,{0}
<IP>PSU__IRQ_P2F_APU_REGS__INT,long,{0}
<IP>PSU__IRQ_P2F__INTF_PPD_CCI__INT,long,{0}
<IP>PSU__IRQ_P2F__INTF_FPD_SMMU__INT,long,{0}
<IP>PSU__NUM_FABRIC_RESETS,long,{1}
<IP>PSU__GPIO_EMIO_WIDTH,long,{6}
<IP>PSU__HPM0_FPD__NUM_WRITE_THREADS,long,{4}
<IP>PSU__HPM0_FPD__NUM_READ_THREADS,long,{4}
<IP>PSU__HPM1_FPD__NUM_WRITE_THREADS,long,{4}
<IP>PSU__HPM1_FPD__NUM_READ_THREADS,long,{4}
<IP>PSU__HPM0_LPD__NUM_WRITE_THREADS,long,{4}
<IP>PSU__HPM0_LPD__NUM_READ_THREADS,long,{4}
<IP>PSU__TRISTATE__INVERTED,long,{1}
<IP>PSU__GPIO_EMIO__WIDTH,string,{"[94:0]"}
<IP>PSU__REPORT__DBGLOG,long,{0}
<IP>IIC0_BOARD_INTERFACE,string,{"custom"}
<IP>IIC1_BOARD_INTERFACE,string,{"custom"}
<IP>QSPI_BOARD_INTERFACE,string,{"custom"}
<IP>NAND_BOARD_INTERFACE,string,{"custom"}
<IP>SD0_BOARD_INTERFACE,string,{"custom"}
<IP>SD1_BOARD_INTERFACE,string,{"custom"}
<IP>CAN0_BOARD_INTERFACE,string,{"custom"}
<IP>CAN1_BOARD_INTERFACE,string,{"custom"}
<IP>PJTAG_BOARD_INTERFACE,string,{"custom"}
<IP>PMU_BOARD_INTERFACE,string,{"custom"}
<IP>CSU_BOARD_INTERFACE,string,{"custom"}
<IP>SPI0_BOARD_INTERFACE,string,{"custom"}
<IP>SPI1_BOARD_INTERFACE,string,{"custom"}
<IP>UART0_BOARD_INTERFACE,string,{"custom"}
<IP>UART1_BOARD_INTERFACE,string,{"custom"}
<IP>GPIO_BOARD_INTERFACE,string,{"custom"}
<IP>SWDT0_BOARD_INTERFACE,string,{"custom"}
<IP>SWDT1_BOARD_INTERFACE,string,{"custom"}
<IP>TRACE_BOARD_INTERFACE,string,{"custom"}
<IP>TTC0_BOARD_INTERFACE,string,{"custom"}
<IP>TTC1_BOARD_INTERFACE,string,{"custom"}
<IP>TTC2_BOARD_INTERFACE,string,{"custom"}
<IP>TTC3_BOARD_INTERFACE,string,{"custom"}
<IP>GEM0_BOARD_INTERFACE,string,{"custom"}
<IP>GEM1_BOARD_INTERFACE,string,{"custom"}
<IP>GEM2_BOARD_INTERFACE,string,{"custom"}
<IP>GEM3_BOARD_INTERFACE,string,{"custom"}
<IP>USB0_BOARD_INTERFACE,string,{"custom"}
<IP>USB1_BOARD_INTERFACE,string,{"custom"}
<IP>PCIE_BOARD_INTERFACE,string,{"custom"}
<IP>DP_BOARD_INTERFACE,string,{"custom"}
<IP>SATA_BOARD_INTERFACE,string,{"custom"}
<IP>PSU__SD0_ROUTE_THROUGH_FPD,string,{"0"}
<IP>PSU__SD1_ROUTE_THROUGH_FPD,string,{"0"}
<IP>PSU__NAND_ROUTE_THROUGH_FPD,string,{"0"}
<IP>PSU__QSPI_ROUTE_THROUGH_FPD,string,{"0"}
<IP>PSU__GEM0_ROUTE_THROUGH_FPD,string,{"0"}
<IP>PSU__GEM1_ROUTE_THROUGH_FPD,string,{"0"}
<IP>PSU__GEM2_ROUTE_THROUGH_FPD,string,{"0"}
<IP>PSU__GEM3_ROUTE_THROUGH_FPD,string,{"0"}
<IP>PSU__RPU_COHERENCY,string,{"0"}
<IP>PSU__PMU_COHERENCY,string,{"0"}
<IP>PSU__CSU_COHERENCY,string,{"0"}
<IP>PSU__USB0_COHERENCY,string,{"0"}
<IP>PSU__USB1_COHERENCY,string,{"0"}
<IP>PSU__LPDMA0_COHERENCY,string,{"0"}
<IP>PSU__LPDMA1_COHERENCY,string,{"0"}
<IP>PSU__LPDMA2_COHERENCY,string,{"0"}
<IP>PSU__LPDMA3_COHERENCY,string,{"0"}
<IP>PSU__LPDMA4_COHERENCY,string,{"0"}
<IP>PSU__LPDMA5_COHERENCY,string,{"0"}
<IP>PSU__LPDMA6_COHERENCY,string,{"0"}
<IP>PSU__LPDMA7_COHERENCY,string,{"0"}
<IP>PSU__SD0_COHERENCY,string,{"0"}
<IP>PSU__SD1_COHERENCY,string,{"0"}
<IP>PSU__NAND_COHERENCY,string,{"0"}
<IP>PSU__QSPI_COHERENCY,string,{"0"}
<IP>PSU__ENET0__TSU__ENABLE,string,{"0"}
<IP>PSU__ENET1__TSU__ENABLE,string,{"0"}
<IP>PSU__ENET2__TSU__ENABLE,string,{"0"}
<IP>PSU__ENET3__TSU__ENABLE,string,{"0"}
<IP>PSU__TSU__BUFG_PORT_PAIR,string,{"0"}
<IP>PSU__GEM0_COHERENCY,string,{"0"}
<IP>PSU__GEM1_COHERENCY,string,{"0"}
<IP>PSU__GEM2_COHERENCY,string,{"0"}
<IP>PSU__GEM3_COHERENCY,string,{"0"}
<IP>PSU__AFI0_COHERENCY,string,{"0"}
<IP>PSU__AFI1_COHERENCY,string,{"0"}
<IP>PSU__FPDMASTERS_COHERENCY,string,{"0"}
<IP>PSU__ENABLE__DDR__REFRESH__SIGNALS,string,{"0"}
<IP>PSU_SD1_INTERNAL_BUS_WIDTH,long,{4}
<XI>GPIO_0
<XI>UART_1
<CIP>/u96_pl/zynq_ultra_ps_e_0/GPIO_0{xilinx.com:interface:gpio_rtl:1.0}{Master}{}{}{/GPIO_SENSORS}{xilinx::gpio_rtl()}{true, false, false}{}
<CII>/u96_pl/zynq_ultra_ps_e_0/M_AXI_HPM0_LPD{xilinx.com:interface:aximm_rtl:1.0}{Master}{maxihpm0_lpd_aclk}{}{/u96_pl/axi_mem_intercon/S00_AXI}{xilinx::AXIMM(99999901,40,64,0x80000000,0x20000000,"AXI4",CLK(u96_pl::zynq_ultra_ps_e_0::maxihpm0_lpd_aclk))}{false, false, false}{}{0}
<CII>/u96_pl/zynq_ultra_ps_e_0/M_AXI_HPM1_FPD{xilinx.com:interface:aximm_rtl:1.0}{Master}{maxihpm1_fpd_aclk}{}{/u96_pl/ps8_0_axi_periph/S00_AXI}{xilinx::AXIMM(99999901,40,32,0xB0000000,0x10000000,"AXI4",CLK(u96_pl::zynq_ultra_ps_e_0::maxihpm1_fpd_aclk))}{false, false, false}{}{0}
<CII>/u96_pl/zynq_ultra_ps_e_0/S_AXI_LPD{xilinx.com:interface:aximm_rtl:1.0}{Slave}{saxi_lpd_aclk}{}{/u96_pl/vsi_common_interface_0/DMA_1}{xilinx::AXIMM(99999901,49,64,0x0,0x80000000,"AXI4",CLK(u96_pl::zynq_ultra_ps_e_0::saxi_lpd_aclk))}{false, false, false}{}{0}
<UII>/u96_pl/zynq_ultra_ps_e_0/UART_0{xilinx.com:interface:uart_rtl:1.0}{Master}{}{}{xilinx::uart_rtl()}{}
<CIP>/u96_pl/zynq_ultra_ps_e_0/UART_1{xilinx.com:interface:uart_rtl:1.0}{Master}{}{}{/UART1}{xilinx::uart_rtl()}{true, false, false}{}
<CPP>/u96_pl/zynq_ultra_ps_e_0/maxihpm0_lpd_aclk{/u96_pl/zynq_ultra_ps_e_0/pl_clk0}{I}{clk,99999901}{N}{}
<CPP>/u96_pl/zynq_ultra_ps_e_0/maxihpm1_fpd_aclk{/u96_pl/zynq_ultra_ps_e_0/pl_clk0}{I}{clk,99999901}{N}{}
<CPP>/u96_pl/zynq_ultra_ps_e_0/pl_clk0{/u96_pl/axi_uart16550_0/s_axi_aclk /u96_pl/proc_sys_reset_0/slowest_sync_clk /u96_pl/ps8_0_axi_periph/s00_couplers/auto_pc/aclk /u96_pl/vsi_common_interface_0/DMA_ACLK /u96_pl/vsi_common_interface_0/M_AXI_1_ACLK /u96_pl/vsi_common_interface_0/M_AXI_2_ACLK /u96_pl/zynq_ultra_ps_e_0/maxihpm0_lpd_aclk /u96_pl/zynq_ultra_ps_e_0/maxihpm1_fpd_aclk /u96_pl/zynq_ultra_ps_e_0/saxi_lpd_aclk}{O}{clk,99999901}{N}{clk_0}
<UIP>/u96_pl/zynq_ultra_ps_e_0/pl_clk1{O}{clk,24999975}{clk_5}{0}
<UIP>/u96_pl/zynq_ultra_ps_e_0/pl_clk2{O}{clk,299999695}{clk_6}{0}
<UIP>/u96_pl/zynq_ultra_ps_e_0/pl_clk3{O}{clk,374999634}{clk_7}{0}
<CPP>/u96_pl/zynq_ultra_ps_e_0/pl_ps_irq0{/u96_pl/xlconcat_0/dout}{I}{intr,-1}{N}{}
<CPP>/u96_pl/zynq_ultra_ps_e_0/pl_resetn0{/u96_pl/proc_sys_reset_0/ext_reset_in}{O}{rst,0}{N}{rst_8}
<CPP>/u96_pl/zynq_ultra_ps_e_0/saxi_lpd_aclk{/u96_pl/zynq_ultra_ps_e_0/pl_clk0}{I}{clk,99999901}{N}{}
<SCP>Component_Name{ultra96_platform_vsi_context_u96_ps_0}
<SCP>LOGO_FILE{data/vsi_context_cpp.png}
<SCP>OS{Linux}
<SCP>archive_libraries{}
<SCP>build_output{binary}
<SCP>c_compiler_options{-std=c11  -g   -DDEBUG -O0}
<SCP>cc_compiler_options{-std=c++11 -g  -DDEBUG -O0 -fpermissive}
<SCP>cc_prefix{aarch64-linux-gnu-}
<SCP>cpu_type{3}
<SCP>default_fifo_size{4096}
<SCP>defines{}
<SCP>design_top{}
<SCP>fpga_board{null}
<SCP>fpga_part{null}
<SCP>hard_gen_post_tcl{}
<SCP>hostname{localhost}
<SCP>impl_strategy{default}
<SCP>include_directories{/home/dwq/Documents/Xilinx/Vivado/2019.2/include}
<SCP>ip_build_in{false}
<SCP>is_cc{true}
<SCP>is_main{true}
<SCP>is_system_gui{false}
<SCP>java_class_path{}
<SCP>java_home{}
<SCP>language{hls}
<SCP>library_directories{/net/shared/rubicon/test/lib,}
<SCP>load_on_demand{false}
<SCP>map_exposed{api}
<SCP>map_port{1999}
<SCP>no_dma{false}
<SCP>num_cpus{1}
<SCP>platform_post_tcl{}
<SCP>platform_power{0}
<SCP>python_version{2}
<SCP>reserve_crs{3}
<SCP>rt_build_type{1}
<SCP>shared_libraries{RLAgent,RLOta,curl,ssl,crypto,gnutls,nettle,z,hogweed,unistring,gmp,idn}
<SCP>sim_comp_lib{}
<SCP>sim_comp_xtra{}
<SCP>sim_file_list{}
<SCP>sim_incl_dirs{}
<SCP>sim_lib_list{}
<SCP>sim_run_xtra{}
<SCP>sim_src_dir{}
<SCP>simulator{1}
<SCP>syn_incl_dirs{}
<SCP>syn_src_dir{}
<SCP>synth_post_tcl{}
<SCP>synth_pre_tcl{}
<SCP>synthesis_mode{1}
<SCP>sysroot{}
<SCP>system_post_tcl{}
<SCP>target_platform{standard}
<SCP>trace_divisor{8}
<SCP>trace_frequency{50}
<SCP>trace_poll_timer{100000}
<SCP>type{1}
<SCP>use_opencv{false}
<SCP>use_v4l{false}
<SCP>use_xdma{false}
<SCP>vsi_context{true}
<SC>u96_ps
<I>vsi_common_driver_0{vsi.com:vsi_software_lib:vsi_common_driver:1.0}{/u96_ps/vsi_common_driver_0}
<CII>/u96_ps/vsi_common_driver_0/M_AXI{xilinx.com:interface:aximm_rtl:1.0}{Master}{}{}{/u96_pl/vsi_common_interface_0/PLAT_INTERFACE}{xilinx::AXIMM(-1,64,32,0x0000000000000000,0x00010000000000000000,"AXI4",CLK())}{false, false, false}{}{}
<UII>/u96_ps/vsi_common_driver_0/PLATFORM{vsi.com:interface:platform_rtl:1.0}{Master}{}{}{vsi::platform_rtl()}{}
<IP>C_M_AXI_DATA_WIDTH,long,{32}
<IP>C_M_AXI_ADDR_WIDTH,long,{64}
<IP>C_M_AXI_ID_WIDTH,long,{1}
<IP>Component_Name,string,{"ultra96_platform_vsi_common_driver_0_0"}
<IP>driver_library_name,string,{"vsi_driver.ko"}
<IP>device_id,string,{"0x7028"}
<IP>pcie_ctl_address,bitString,{0x88000000}
<IP>int_ctlr_address,bitString,{0x80000000}
<IP>lod_ctlr_address,bitString,{0x8000A000}
<IP>major,long,{241}
<IP>DEVICE_DRIVER,bool,{true}
<IP>DRIVER_NAME_PARAM,string,{"driver_library_name"}
<IP>driver_type,long,{2}
<IP>cdma_2_address,bitString,{0x80002000}
<IP>cdma_3_address,bitString,{0x80003000}
<IP>cdma_4_address,bitString,{0x80004000}
<IP>dma_system_size,long,{1048576}
<IP>dma_file_size,long,{4096}
<IP>dma_byte_width,long,{8}
<IP>back_pressure,bool,{true}
<IP>axi2pcie_bar0_size,bitString,{0x00200000}
<IP>vendor_id,string,{"0x10ee"}
<IP>pcie_use_xdma,bool,{false}
<IP>cdma_1_address,bitString,{0x80001000}
<IP>num_cdma,long,{1}
<IP>pcie_bar_address,string,{"0x80000000"}
<I>vsi_common_driver_1{vsi.com:vsi_software_lib:vsi_common_driver:1.0}{/u96_ps/vsi_common_driver_1}
<CII>/u96_ps/vsi_common_driver_1/M_AXI{xilinx.com:interface:aximm_rtl:1.0}{Master}{}{}{/u96_r5/rpmsg_0/S0_AXI}{xilinx::AXIMM(-1,64,32,0x0000000000000000,0x00010000000000000000,"AXI4",CLK())}{false, false, false}{}{}
<UII>/u96_ps/vsi_common_driver_1/PLATFORM{vsi.com:interface:platform_rtl:1.0}{Master}{}{}{vsi::platform_rtl()}{}
<IP>C_M_AXI_DATA_WIDTH,long,{32}
<IP>C_M_AXI_ADDR_WIDTH,long,{64}
<IP>C_M_AXI_ID_WIDTH,long,{1}
<IP>Component_Name,string,{"ultra96_platform_vsi_common_driver_1_0"}
<IP>driver_library_name,string,{"vsi_rpmsg_driver.ko"}
<IP>device_id,string,{"0x7028"}
<IP>pcie_ctl_address,bitString,{0x88000000}
<IP>int_ctlr_address,bitString,{0x80000000}
<IP>lod_ctlr_address,bitString,{0x8000A000}
<IP>major,long,{242}
<IP>DEVICE_DRIVER,bool,{true}
<IP>DRIVER_NAME_PARAM,string,{"driver_library_name"}
<IP>driver_type,long,{3}
<IP>cdma_2_address,bitString,{0x80002000}
<IP>cdma_3_address,bitString,{0x80003000}
<IP>cdma_4_address,bitString,{0x80004000}
<IP>dma_system_size,long,{1048576}
<IP>dma_file_size,long,{4096}
<IP>dma_byte_width,long,{8}
<IP>back_pressure,bool,{true}
<IP>axi2pcie_bar0_size,bitString,{0x00200000}
<IP>vendor_id,string,{"0x10ee"}
<IP>pcie_use_xdma,bool,{false}
<IP>cdma_1_address,bitString,{0x80001000}
<IP>num_cdma,long,{1}
<IP>pcie_bar_address,string,{"0x80000000"}
<I>vsi_context_u96_ps{vsi.com:platform:vsi_context:1.0}{/u96_ps/vsi_context_u96_ps}
<IP>Component_Name,string,{"ultra96_platform_vsi_context_u96_ps_0"}
<IP>type,long,{1}
<IP>cpu_type,long,{3}
<IP>num_cpus,long,{1}
<IP>OS,string,{"Linux"}
<IP>language,string,{"hls"}
<IP>fpga_part,string,{"null"}
<IP>fpga_board,string,{"null"}
<IP>impl_strategy,string,{"default"}
<IP>load_on_demand,bool,{false}
<IP>ip_build_in,bool,{false}
<IP>vsi_context,bool,{true}
<IP>use_xdma,bool,{false}
<IP>no_dma,bool,{false}
<IP>is_main,bool,{true}
<IP>cc_prefix,string,{"aarch64-linux-gnu-"}
<IP>use_opencv,bool,{false}
<IP>use_v4l,bool,{false}
<IP>sysroot,string,{""}
<IP>is_cc,bool,{true}
<IP>is_platform,bool,{true}
<IP>is_system_gui,bool,{false}
<IP>target_platform,string,{"standard"}
<IP>rt_build_type,string,{"1"}
<IP>trace_frequency,long,{50}
<IP>c_compiler_options,string,{"-std=c11  -g   -DDEBUG -O0"}
<IP>cc_compiler_options,string,{"-std=c++11 -g  -DDEBUG -O0 -fpermissive"}
<IP>include_directories,string,{"/home/dwq/Documents/Xilinx/Vivado/2019.2/include"}
<IP>library_directories,string,{"/net/shared/rubicon/test/lib,"}
<IP>shared_libraries,string,{"RLAgent,RLOta,curl,ssl,crypto,gnutls,nettle,z,hogweed,unistring,gmp,idn"}
<IP>archive_libraries,string,{""}
<IP>build_output,string,{"binary"}
<IP>map_exposed,string,{"api"}
<IP>map_port,long,{1999}
<IP>python_version,string,{"2"}
<IP>java_home,string,{""}
<IP>java_class_path,string,{""}
<IP>trace_poll_timer,long,{100000}
<IP>trace_divisor,long,{8}
<IP>current_platform,string,{""}
<IP>hostname,string,{"localhost"}
<IP>platform_power,string,{"0"}
<IP>simulator,long,{1}
<IP>syn_src_dir,string,{""}
<IP>design_top,string,{""}
<IP>sim_src_dir,string,{""}
<IP>defines,string,{""}
<IP>sim_incl_dirs,string,{""}
<IP>syn_incl_dirs,string,{""}
<IP>sim_file_list,string,{""}
<IP>sim_lib_list,string,{""}
<IP>sim_comp_xtra,string,{""}
<IP>sim_run_xtra,string,{""}
<IP>sim_comp_lib,string,{""}
<IP>platform_post_tcl,string,{""}
<IP>system_post_tcl,string,{""}
<IP>synth_pre_tcl,string,{""}
<IP>synth_post_tcl,string,{""}
<IP>hard_gen_post_tcl,string,{""}
<IP>default_fifo_size,long,{4096}
<IP>reserve_crs,long,{3}
<IP>synthesis_mode,long,{1}
<IP>LOGO_FILE,string,{"data/vsi_context_cpp.png"}
<SCP>Component_Name{ultra96_platform_vsi_context_u96_r5_0}
<SCP>LOGO_FILE{data/vsi_context_cpp.png}
<SCP>OS{FreeRTOS}
<SCP>archive_libraries{}
<SCP>build_output{binary}
<SCP>c_compiler_options{-std=c11 -static -g -DDEBUG -O0}
<SCP>cc_compiler_options{-std=c++11 -static -g -DDEBUG -O0 -fpermissive}
<SCP>cc_prefix{armr5-none-eabi-}
<SCP>cpu_type{4}
<SCP>default_fifo_size{4096}
<SCP>defines{}
<SCP>design_top{}
<SCP>fpga_board{null}
<SCP>fpga_part{null}
<SCP>hard_gen_post_tcl{}
<SCP>hostname{localhost}
<SCP>impl_strategy{default}
<SCP>include_directories{}
<SCP>ip_build_in{false}
<SCP>is_cc{true}
<SCP>is_main{false}
<SCP>is_system_gui{false}
<SCP>java_class_path{}
<SCP>java_home{}
<SCP>language{hls}
<SCP>library_directories{}
<SCP>load_on_demand{false}
<SCP>map_exposed{api}
<SCP>map_port{1999}
<SCP>no_dma{false}
<SCP>num_cpus{1}
<SCP>platform_post_tcl{}
<SCP>platform_power{0}
<SCP>python_version{2}
<SCP>reserve_crs{3}
<SCP>rt_build_type{1}
<SCP>shared_libraries{}
<SCP>sim_comp_lib{}
<SCP>sim_comp_xtra{}
<SCP>sim_file_list{}
<SCP>sim_incl_dirs{}
<SCP>sim_lib_list{}
<SCP>sim_run_xtra{}
<SCP>sim_src_dir{}
<SCP>simulator{1}
<SCP>syn_incl_dirs{}
<SCP>syn_src_dir{}
<SCP>synth_post_tcl{}
<SCP>synth_pre_tcl{}
<SCP>synthesis_mode{1}
<SCP>sysroot{}
<SCP>system_post_tcl{}
<SCP>target_platform{standard}
<SCP>trace_divisor{8}
<SCP>trace_frequency{50}
<SCP>trace_poll_timer{100000}
<SCP>type{1}
<SCP>use_opencv{false}
<SCP>use_v4l{false}
<SCP>use_xdma{false}
<SCP>vsi_context{true}
<SC>u96_r5
<I>rpmsg_0{vsi.com:vsi_software_lib:rpmsg:1.0}{/u96_r5/rpmsg_0}
<CII>/u96_r5/rpmsg_0/S0_AXI{xilinx.com:interface:aximm_rtl:1.0}{Slave}{}{}{/u96_ps/vsi_common_driver_1/M_AXI}{xilinx::AXIMM(-1,32,32,0x0,0x000100000000,"AXI4",CLK())}{false, false, false}{}{}
<IP>C_S0_AXI_ADDR_WIDTH,long,{32}
<IP>C_S0_AXI_DATA_WIDTH,long,{32}
<IP>C_S0_AXI_ID_WIDTH,long,{5}
<IP>Component_Name,string,{"ultra96_platform_rpmsg_0_0"}
<IP>lib_paths,string,{""}
<IP>lib_names,string,{""}
<IP>linker_script,string,{""}
<I>vsi_context_u96_r5{vsi.com:platform:vsi_context:1.0}{/u96_r5/vsi_context_u96_r5}
<IP>Component_Name,string,{"ultra96_platform_vsi_context_u96_r5_0"}
<IP>type,long,{1}
<IP>cpu_type,long,{4}
<IP>num_cpus,long,{1}
<IP>OS,string,{"FreeRTOS"}
<IP>language,string,{"hls"}
<IP>fpga_part,string,{"null"}
<IP>fpga_board,string,{"null"}
<IP>impl_strategy,string,{"default"}
<IP>load_on_demand,bool,{false}
<IP>ip_build_in,bool,{false}
<IP>vsi_context,bool,{true}
<IP>use_xdma,bool,{false}
<IP>no_dma,bool,{false}
<IP>is_main,bool,{false}
<IP>cc_prefix,string,{"armr5-none-eabi-"}
<IP>use_opencv,bool,{false}
<IP>use_v4l,bool,{false}
<IP>sysroot,string,{""}
<IP>is_cc,bool,{true}
<IP>is_platform,bool,{true}
<IP>is_system_gui,bool,{false}
<IP>target_platform,string,{"standard"}
<IP>rt_build_type,string,{"1"}
<IP>trace_frequency,long,{50}
<IP>c_compiler_options,string,{"-std=c11 -static -g -DDEBUG -O0"}
<IP>cc_compiler_options,string,{"-std=c++11 -static -g -DDEBUG -O0 -fpermissive"}
<IP>include_directories,string,{""}
<IP>library_directories,string,{""}
<IP>shared_libraries,string,{""}
<IP>archive_libraries,string,{""}
<IP>build_output,string,{"binary"}
<IP>map_exposed,string,{"api"}
<IP>map_port,long,{1999}
<IP>python_version,string,{"2"}
<IP>java_home,string,{""}
<IP>java_class_path,string,{""}
<IP>trace_poll_timer,long,{100000}
<IP>trace_divisor,long,{8}
<IP>current_platform,string,{""}
<IP>hostname,string,{"localhost"}
<IP>platform_power,string,{"0"}
<IP>simulator,long,{1}
<IP>syn_src_dir,string,{""}
<IP>design_top,string,{""}
<IP>sim_src_dir,string,{""}
<IP>defines,string,{""}
<IP>sim_incl_dirs,string,{""}
<IP>syn_incl_dirs,string,{""}
<IP>sim_file_list,string,{""}
<IP>sim_lib_list,string,{""}
<IP>sim_comp_xtra,string,{""}
<IP>sim_run_xtra,string,{""}
<IP>sim_comp_lib,string,{""}
<IP>platform_post_tcl,string,{""}
<IP>system_post_tcl,string,{""}
<IP>synth_pre_tcl,string,{""}
<IP>synth_post_tcl,string,{""}
<IP>hard_gen_post_tcl,string,{""}
<IP>default_fifo_size,long,{4096}
<IP>reserve_crs,long,{3}
<IP>synthesis_mode,long,{1}
<IP>LOGO_FILE,string,{"data/vsi_context_cpp.png"}
