Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Oct 28 20:05:16 2023
| Host         : BAYERNchampions running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file updown_timing_summary_routed.rpt -pb updown_timing_summary_routed.pb -rpx updown_timing_summary_routed.rpx -warn_on_violation
| Design       : updown
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (18)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (18)
-------------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   21          inf        0.000                      0                   21           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            state[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.951ns  (logic 3.999ns (67.188%)  route 1.953ns (32.812%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y125        FDCE                         0.000     0.000 r  state_reg[2]/C
    SLICE_X85Y125        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  state_reg[2]/Q
                         net (fo=2, routed)           1.953     2.409    state_OBUF[2]
    M2                   OBUF (Prop_obuf_I_O)         3.543     5.951 r  state_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.951    state[2]
    M2                                                                r  state[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            state[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.873ns  (logic 3.983ns (67.819%)  route 1.890ns (32.181%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y125        FDCE                         0.000     0.000 r  state_reg[0]/C
    SLICE_X85Y125        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  state_reg[0]/Q
                         net (fo=4, routed)           1.890     2.346    state_OBUF[0]
    L4                   OBUF (Prop_obuf_I_O)         3.527     5.873 r  state_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.873    state[0]
    L4                                                                r  state[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            state[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.701ns  (logic 3.984ns (69.897%)  route 1.716ns (30.103%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y125        FDCE                         0.000     0.000 r  state_reg[1]/C
    SLICE_X85Y125        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  state_reg[1]/Q
                         net (fo=3, routed)           1.716     2.172    state_OBUF[1]
    M4                   OBUF (Prop_obuf_I_O)         3.528     5.701 r  state_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.701    state[1]
    M4                                                                r  state[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.482ns  (logic 1.648ns (36.763%)  route 2.835ns (63.237%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=2, routed)           2.305     3.829    rst_IBUF
    SLICE_X84Y125        LUT1 (Prop_lut1_I0_O)        0.124     3.953 f  x_reg_i_1/O
                         net (fo=5, routed)           0.529     4.482    x_reg_i_1_n_0
    SLICE_X85Y125        FDCE                                         f  state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.482ns  (logic 1.648ns (36.763%)  route 2.835ns (63.237%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=2, routed)           2.305     3.829    rst_IBUF
    SLICE_X84Y125        LUT1 (Prop_lut1_I0_O)        0.124     3.953 f  x_reg_i_1/O
                         net (fo=5, routed)           0.529     4.482    x_reg_i_1_n_0
    SLICE_X85Y125        FDCE                                         f  state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            state_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.482ns  (logic 1.648ns (36.763%)  route 2.835ns (63.237%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=2, routed)           2.305     3.829    rst_IBUF
    SLICE_X84Y125        LUT1 (Prop_lut1_I0_O)        0.124     3.953 f  x_reg_i_1/O
                         net (fo=5, routed)           0.529     4.482    x_reg_i_1_n_0
    SLICE_X85Y125        FDCE                                         f  state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            x_reg_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.482ns  (logic 1.648ns (36.763%)  route 2.835ns (63.237%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=2, routed)           2.305     3.829    rst_IBUF
    SLICE_X84Y125        LUT1 (Prop_lut1_I0_O)        0.124     3.953 f  x_reg_i_1/O
                         net (fo=5, routed)           0.529     4.482    x_reg_i_1_n_0
    SLICE_X85Y125        FDCE                                         f  x_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            x_trig_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.482ns  (logic 1.648ns (36.763%)  route 2.835ns (63.237%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=2, routed)           2.305     3.829    rst_IBUF
    SLICE_X84Y125        LUT1 (Prop_lut1_I0_O)        0.124     3.953 f  x_reg_i_1/O
                         net (fo=5, routed)           0.529     4.482    x_reg_i_1_n_0
    SLICE_X85Y125        FDCE                                         f  x_trig_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            a_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.134ns  (logic 1.648ns (39.864%)  route 2.486ns (60.136%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=2, routed)           2.296     3.820    rst_IBUF
    SLICE_X84Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.944 r  a[3]_i_1/O
                         net (fo=4, routed)           0.190     4.134    a
    SLICE_X84Y125        FDRE                                         r  a_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            a_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.134ns  (logic 1.648ns (39.864%)  route 2.486ns (60.136%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=2, routed)           2.296     3.820    rst_IBUF
    SLICE_X84Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.944 r  a[3]_i_1/O
                         net (fo=4, routed)           0.190     4.134    a
    SLICE_X84Y125        FDRE                                         r  a_reg[1]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            x_trig_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.226ns (72.544%)  route 0.086ns (27.456%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y125        FDCE                         0.000     0.000 r  x_reg_reg/C
    SLICE_X85Y125        FDCE (Prop_fdce_C_Q)         0.128     0.128 f  x_reg_reg/Q
                         net (fo=1, routed)           0.086     0.214    x_reg
    SLICE_X85Y125        LUT2 (Prop_lut2_I1_O)        0.098     0.312 r  x_trig_i_1/O
                         net (fo=1, routed)           0.000     0.312    x_trig0
    SLICE_X85Y125        FDCE                                         r  x_trig_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.847%)  route 0.173ns (48.153%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y125        FDCE                         0.000     0.000 r  state_reg[0]/C
    SLICE_X85Y125        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  state_reg[0]/Q
                         net (fo=4, routed)           0.173     0.314    state_OBUF[0]
    SLICE_X85Y125        LUT5 (Prop_lut5_I0_O)        0.045     0.359 r  state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.359    state[2]_i_1_n_0
    SLICE_X85Y125        FDCE                                         r  state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.209ns (57.331%)  route 0.156ns (42.669%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y125        FDRE                         0.000     0.000 r  a_reg[0]/C
    SLICE_X84Y125        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  a_reg[0]/Q
                         net (fo=8, routed)           0.156     0.320    a_reg[0]
    SLICE_X85Y125        LUT6 (Prop_lut6_I3_O)        0.045     0.365 r  state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.365    state[1]_i_1_n_0
    SLICE_X85Y125        FDCE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.210ns (57.204%)  route 0.157ns (42.796%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y125        FDRE                         0.000     0.000 r  a_reg[2]/C
    SLICE_X84Y125        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  a_reg[2]/Q
                         net (fo=6, routed)           0.157     0.321    a_reg[2]
    SLICE_X85Y125        LUT5 (Prop_lut5_I3_O)        0.046     0.367 r  state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.367    state[0]_i_1_n_0
    SLICE_X85Y125        FDCE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            a_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y125        FDRE                         0.000     0.000 r  a_reg[0]/C
    SLICE_X84Y125        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  a_reg[0]/Q
                         net (fo=8, routed)           0.185     0.349    a_reg[0]
    SLICE_X84Y125        LUT2 (Prop_lut2_I0_O)        0.043     0.392 r  a[1]_i_1/O
                         net (fo=1, routed)           0.000     0.392    p_0_in[1]
    SLICE_X84Y125        FDRE                                         r  a_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            a_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y125        FDRE                         0.000     0.000 r  a_reg[0]/C
    SLICE_X84Y125        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  a_reg[0]/Q
                         net (fo=8, routed)           0.185     0.349    a_reg[0]
    SLICE_X84Y125        LUT4 (Prop_lut4_I2_O)        0.043     0.392 r  a[3]_i_2/O
                         net (fo=1, routed)           0.000     0.392    p_0_in[3]
    SLICE_X84Y125        FDRE                                         r  a_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            a_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.209ns (53.031%)  route 0.185ns (46.969%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y125        FDRE                         0.000     0.000 r  a_reg[0]/C
    SLICE_X84Y125        FDRE (Prop_fdre_C_Q)         0.164     0.164 f  a_reg[0]/Q
                         net (fo=8, routed)           0.185     0.349    a_reg[0]
    SLICE_X84Y125        LUT1 (Prop_lut1_I0_O)        0.045     0.394 r  a[0]_i_1/O
                         net (fo=1, routed)           0.000     0.394    p_0_in[0]
    SLICE_X84Y125        FDRE                                         r  a_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            a_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.209ns (53.031%)  route 0.185ns (46.969%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y125        FDRE                         0.000     0.000 r  a_reg[0]/C
    SLICE_X84Y125        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  a_reg[0]/Q
                         net (fo=8, routed)           0.185     0.349    a_reg[0]
    SLICE_X84Y125        LUT3 (Prop_lut3_I0_O)        0.045     0.394 r  a[2]_i_1/O
                         net (fo=1, routed)           0.000     0.394    p_0_in[2]
    SLICE_X84Y125        FDRE                                         r  a_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            a_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.247ns (55.982%)  route 0.194ns (44.018%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y125        FDRE                         0.000     0.000 r  a_reg[3]/C
    SLICE_X84Y125        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  a_reg[3]/Q
                         net (fo=6, routed)           0.139     0.287    a_reg[3]
    SLICE_X84Y125        LUT6 (Prop_lut6_I2_O)        0.099     0.386 r  a[3]_i_1/O
                         net (fo=4, routed)           0.056     0.441    a
    SLICE_X84Y125        FDRE                                         r  a_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            a_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.247ns (55.982%)  route 0.194ns (44.018%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y125        FDRE                         0.000     0.000 r  a_reg[3]/C
    SLICE_X84Y125        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  a_reg[3]/Q
                         net (fo=6, routed)           0.139     0.287    a_reg[3]
    SLICE_X84Y125        LUT6 (Prop_lut6_I2_O)        0.099     0.386 r  a[3]_i_1/O
                         net (fo=4, routed)           0.056     0.441    a
    SLICE_X84Y125        FDRE                                         r  a_reg[1]/CE
  -------------------------------------------------------------------    -------------------





