<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>LLVM: llvm::ARMTargetLowering Class Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">mainline</span>
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="namespacellvm.html">llvm</a>      </li>
      <li class="navelem"><a class="el" href="classllvm_1_1ARMTargetLowering.html">ARMTargetLowering</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a>  </div>
  <div class="headertitle">
<div class="title">llvm::ARMTargetLowering Class Reference</div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="llvm::ARMTargetLowering" --><!-- doxytag: inherits="llvm::TargetLowering" -->
<p><code>#include &lt;<a class="el" href="ARMISelLowering_8h_source.html">ARMISelLowering.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::ARMTargetLowering:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1ARMTargetLowering__inherit__graph.png" border="0" usemap="#llvm_1_1ARMTargetLowering_inherit__map" alt="Inheritance graph"/></div>
<map name="llvm_1_1ARMTargetLowering_inherit__map" id="llvm_1_1ARMTargetLowering_inherit__map">
<area shape="rect" id="node2" href="classllvm_1_1TargetLowering.html" title="This class defines information used to lower LLVM code to legal SelectionDAG operators that the targe..." alt="" coords="21,83,171,112"/><area shape="rect" id="node4" href="classllvm_1_1TargetLoweringBase.html" title="This base class for TargetLowering contains the SelectionDAG&#45;independent parts that can be used from ..." alt="" coords="5,5,187,35"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::ARMTargetLowering:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1ARMTargetLowering__coll__graph.png" border="0" usemap="#llvm_1_1ARMTargetLowering_coll__map" alt="Collaboration graph"/></div>
<map name="llvm_1_1ARMTargetLowering_coll__map" id="llvm_1_1ARMTargetLowering_coll__map">
<area shape="rect" id="node2" href="classllvm_1_1TargetLowering.html" title="This class defines information used to lower LLVM code to legal SelectionDAG operators that the targe..." alt="" coords="68,267,217,296"/><area shape="rect" id="node4" href="classllvm_1_1TargetLoweringBase.html" title="This base class for TargetLowering contains the SelectionDAG&#45;independent parts that can be used from ..." alt="" coords="52,187,233,216"/><area shape="rect" id="node6" href="classbool.html" title="bool" alt="" coords="5,5,53,35"/><area shape="rect" id="node8" href="classunsigned.html" title="unsigned" alt="" coords="217,5,297,35"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>

<p><a href="classllvm_1_1ARMTargetLowering-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMTargetLowering.html#aa782c58995f9a6e00cf5a8500a9a8508">ARMTargetLowering</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;TM, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;STI)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMTargetLowering.html#abd1b16a5f1b13b4d1d5fdf835f43791c">getJumpTableEncoding</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the entry encoding for a jump table in the current function.  <a href="#abd1b16a5f1b13b4d1d5fdf835f43791c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMTargetLowering.html#ad605f833179d4fecc1f4e0e8ca0fe2f1">useSoftFloat</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMTargetLowering.html#a69482bf1572254076b1544aecb6fd46e">LowerOperation</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">This callback is invoked for operations that are unsupported by the target, which are registered to use 'custom' lowering, and whose defined values are all legal.  <a href="#a69482bf1572254076b1544aecb6fd46e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMTargetLowering.html#a28af47b21a8953afd3568b40acf3424d">ReplaceNodeResults</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;Results, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ReplaceNodeResults - Replace the results of node with an illegal result type with new values built out of custom code.  <a href="#a28af47b21a8953afd3568b40acf3424d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMTargetLowering.html#ab05dc466c15a454c07f2993dab74472f">getTargetNodeName</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">This method returns the name of a target specific DAG node.  <a href="#ab05dc466c15a454c07f2993dab74472f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMTargetLowering.html#a839aa57e2284019e487e2dc66877e925">isSelectSupported</a> (<a class="el" href="classllvm_1_1TargetLoweringBase.html#a575e134a5e8414029a5c4a284858e6cd">SelectSupportKind</a> <a class="el" href="ARMAsmParser_8cpp.html#ad46e457485b0e36d5c628c68083f0a71">Kind</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMTargetLowering.html#a7a8a7b894bd80c344ad6d155efcb823b">getSetCCResultType</a> (<a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getSetCCResultType - Return the value type to use for <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0" title="SetCC operator - This evaluates to a true value iff the condition is true.">ISD::SETCC</a>.  <a href="#a7a8a7b894bd80c344ad6d155efcb823b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMTargetLowering.html#a9438e02e9dd91abd34be901ac9e5b231">EmitInstrWithCustomInserter</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">This method should be implemented by targets that mark instructions with the 'usesCustomInserter' flag.  <a href="#a9438e02e9dd91abd34be901ac9e5b231"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMTargetLowering.html#ad1e29eca1fd89e2d5ec2d194d869f8f9">AdjustInstrPostInstrSelection</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Node) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">This method should be implemented by targets that mark instructions with the 'hasPostISelHook' flag.  <a href="#ad1e29eca1fd89e2d5ec2d194d869f8f9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMTargetLowering.html#acc36d5035813dbde2ed5025872a65664">PerformCMOVCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PerformCMOVCombine - Target-specific DAG combining for <a class="el" href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9aee74cff1cb1ea095617b5fa044e342db">ARMISD::CMOV</a>.  <a href="#acc36d5035813dbde2ed5025872a65664"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMTargetLowering.html#a8e96878324f2ca0f847e369f839cfd23">PerformDAGCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">This method will be invoked for all target nodes and for any target-independent nodes that the target has registered with invoke it for.  <a href="#a8e96878324f2ca0f847e369f839cfd23"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMTargetLowering.html#ac2cd92359d9b981db40c3cc07f20249d">isDesirableToTransformToIntegerOp</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it is profitable for dag combiner to transform a floating point op of specified opcode to a equivalent op of an integer type.  <a href="#ac2cd92359d9b981db40c3cc07f20249d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMTargetLowering.html#a5a17145a48b3139b3e6dbe001be394a3">allowsMisalignedMemoryAccesses</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> AddrSpace, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="ARMSubtarget_8cpp.html#a10b9c760b4e80cab708ddbc48dd86144">Align</a>, <a class="el" href="classbool.html">bool</a> *Fast) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">allowsMisalignedMemoryAccesses - Returns true if the target allows unaligned memory accesses of the specified type.  <a href="#a5a17145a48b3139b3e6dbe001be394a3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMTargetLowering.html#a75227b194cbbb56771965a309fd8d2e5">getOptimalMemOpType</a> (uint64_t Size, <a class="el" href="classunsigned.html">unsigned</a> DstAlign, <a class="el" href="classunsigned.html">unsigned</a> SrcAlign, <a class="el" href="classbool.html">bool</a> IsMemset, <a class="el" href="classbool.html">bool</a> ZeroMemset, <a class="el" href="classbool.html">bool</a> MemcpyStrSrc, <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the target specific optimal type for load and store operations as a result of memset, memcpy, and memmove lowering.  <a href="#a75227b194cbbb56771965a309fd8d2e5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMTargetLowering.html#a8d59d0a2b9e117e74cd61f315aabf247">isZExtFree</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Val, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT2) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if zero-extending the specific node Val to type VT2 is free (either because it's implicitly zero-extended such as <a class="el" href="namespacellvm_1_1ARM.html" title="Define some predicates that are used for node matching.">ARM</a> ldrb / ldrh or because it's folded such as <a class="el" href="namespacellvm_1_1X86.html" title="Define some predicates that are used for node matching.">X86</a> zero-extending loads).  <a href="#a8d59d0a2b9e117e74cd61f315aabf247"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMTargetLowering.html#acb7284db7f63030c26cd605c4afd7fa6">isVectorLoadExtDesirable</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ExtVal) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if folding a vector load into ExtVal (a sign, zero, or any extend node) is profitable.  <a href="#acb7284db7f63030c26cd605c4afd7fa6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMTargetLowering.html#adaf74e11d3b6f4feaee9dd7711e92202">allowTruncateForTailCall</a> (<a class="el" href="classllvm_1_1Type.html">Type</a> *Ty1, <a class="el" href="classllvm_1_1Type.html">Type</a> *Ty2) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if a truncation from Ty1 to Ty2 is permitted when deciding whether a call is in tail position.  <a href="#adaf74e11d3b6f4feaee9dd7711e92202"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMTargetLowering.html#ad7ee88f536c2bcc2eced6d3f0f379a78">isLegalAddressingMode</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html">AddrMode</a> &amp;AM, <a class="el" href="classllvm_1_1Type.html">Type</a> *Ty, <a class="el" href="classunsigned.html">unsigned</a> AS) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">isLegalAddressingMode - Return true if the addressing mode represented by AM is legal for this target, for a load/store of the specified type.  <a href="#ad7ee88f536c2bcc2eced6d3f0f379a78"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMTargetLowering.html#a1f5c689ffc2dbc322d782cc223adfcad">isLegalT2ScaledAddressingMode</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html">AddrMode</a> &amp;AM, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMTargetLowering.html#abb7f063013825d86c8d8d483e83d1123">isLegalICmpImmediate</a> (int64_t Imm) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">isLegalICmpImmediate - Return true if the specified immediate is legal icmp immediate, that is the target has icmp instructions which can compare a register against the immediate without having to materialize the immediate into a register.  <a href="#abb7f063013825d86c8d8d483e83d1123"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMTargetLowering.html#a2dd0b703d836eccdef210b88ea83908b">isLegalAddImmediate</a> (int64_t Imm) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">isLegalAddImmediate - Return true if the specified immediate is legal add immediate, that is the target has add instructions which can add a register and the immediate without having to materialize the immediate into a register.  <a href="#a2dd0b703d836eccdef210b88ea83908b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMTargetLowering.html#a22338caf16030dc171ee6dfb5580d308">getPreIndexedAddressParts</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Offset, <a class="el" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> &amp;AM, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getPreIndexedAddressParts - returns true by value, base pointer and offset pointer and addressing mode by reference if the node's address can be legally represented as pre-indexed load / store address.  <a href="#a22338caf16030dc171ee6dfb5580d308"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMTargetLowering.html#af4269b2cd295687cb69f61729f91de3b">getPostIndexedAddressParts</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Op, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Offset, <a class="el" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> &amp;AM, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getPostIndexedAddressParts - returns true by value, base pointer and offset pointer and addressing mode by reference if this node can be combined with a load / store to form a post-indexed load / store.  <a href="#af4269b2cd295687cb69f61729f91de3b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMTargetLowering.html#a4938bf7d6d9bdcb04ec26607946f847e">computeKnownBitsForTargetNode</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownZero, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownOne, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> Depth) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Determine which of the bits specified in Mask are known to be either zero or one and return them in the KnownZero/KnownOne bitsets.  <a href="#a4938bf7d6d9bdcb04ec26607946f847e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMTargetLowering.html#a4b23196df4c243ce29f29f54a26cae7e">ExpandInlineAsm</a> (<a class="el" href="classllvm_1_1CallInst.html">CallInst</a> *CI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">This hook allows the target to expand an inline asm call to be explicit llvm code if it wants to.  <a href="#a4b23196df4c243ce29f29f54a26cae7e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116">ConstraintType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMTargetLowering.html#abd2724a15004cb3ab705734358e5b59c">getConstraintType</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::string &amp;Constraint) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getConstraintType - Given a constraint letter, return the type of constraint it is for this target.  <a href="#abd2724a15004cb3ab705734358e5b59c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abc">ConstraintWeight</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMTargetLowering.html#a0f12063b62264c753e65abb8e9ff29d8">getSingleConstraintMatchWeight</a> (<a class="el" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html">AsmOperandInfo</a> &amp;<a class="el" href="LazyValueInfo_8cpp.html#ad7f64bcc544dcefb2e068282af1c549d">info</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *constraint) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Examine constraint string and operand type and determine a weight value.  <a href="#a0f12063b62264c753e65abb8e9ff29d8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <br class="typebreak"/>
<a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMTargetLowering.html#a228659634c13d60dfb6765fb27d804cd">getRegForInlineAsmConstraint</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::string &amp;Constraint, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Given a physical register constraint (e.g.  <a href="#a228659634c13d60dfb6765fb27d804cd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMTargetLowering.html#a0deb4d55101fd4e34a4f7535256a9f15">LowerAsmOperandForConstraint</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, std::string &amp;Constraint, std::vector&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;Ops, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">LowerAsmOperandForConstraint - Lower the specified operand into the Ops vector.  <a href="#a0deb4d55101fd4e34a4f7535256a9f15"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMTargetLowering.html#a745650c7f43507244df376653306ceb2">getInlineAsmMemConstraint</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::string &amp;ConstraintCode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMTargetLowering.html#a3f98e5bf749ad9288bdfcb8f813bd07d">getSubtarget</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMTargetLowering.html#aac273c2e91f63262d620dcffb0fecd57">getRegClassFor</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getRegClassFor - Return the register class that should be used for the specified value type.  <a href="#aac273c2e91f63262d620dcffb0fecd57"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMTargetLowering.html#a63cb3e36993228517dc19dfb472b03ca">isNoopAddrSpaceCast</a> (<a class="el" href="classunsigned.html">unsigned</a> SrcAS, <a class="el" href="classunsigned.html">unsigned</a> DestAS) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if a cast between SrcAS and DestAS is a noop.  <a href="#a63cb3e36993228517dc19dfb472b03ca"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMTargetLowering.html#a065857c80d8381334bc9efa8b69fb5af">shouldAlignPointerArgs</a> (<a class="el" href="classllvm_1_1CallInst.html">CallInst</a> *CI, <a class="el" href="classunsigned.html">unsigned</a> &amp;MinSize, <a class="el" href="classunsigned.html">unsigned</a> &amp;PrefAlign) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the pointer arguments to CI should be aligned by aligning the object whose address is being passed.  <a href="#a065857c80d8381334bc9efa8b69fb5af"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1FastISel.html">FastISel</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMTargetLowering.html#a6b62f6b6087313bdaea9534ec0b6f06d">createFastISel</a> (<a class="el" href="classllvm_1_1FunctionLoweringInfo.html">FunctionLoweringInfo</a> &amp;funcInfo, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetLibraryInfo.html">TargetLibraryInfo</a> *libInfo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">createFastISel - This method returns a target specific <a class="el" href="classllvm_1_1FastISel.html" title="This is a fast-path instruction selection class that generates poor code and doesn&#39;t support illegal ...">FastISel</a> object, or null if the target does not support "fast" ISel.  <a href="#a6b62f6b6087313bdaea9534ec0b6f06d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309e">Sched::Preference</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMTargetLowering.html#aa16505b46d66798daa417510b68ee4ac">getSchedulingPreference</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Some scheduler, e.g.  <a href="#aa16505b46d66798daa417510b68ee4ac"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMTargetLowering.html#a02b8481ba8f1318dd1123abafb9bd01d">isShuffleMaskLegal</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classint.html">int</a> &gt; &amp;M, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">isShuffleMaskLegal - Targets can use this to indicate that they only support *some* VECTOR_SHUFFLE operations, those with specific masks.  <a href="#a02b8481ba8f1318dd1123abafb9bd01d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMTargetLowering.html#ae88b69738e32f7322b54fd8b57a191a8">isOffsetFoldingLegal</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GA) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if folding a constant offset with the given GlobalAddress is legal.  <a href="#ae88b69738e32f7322b54fd8b57a191a8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMTargetLowering.html#afe74d3181401d35afed81b6183619afc">isFPImmLegal</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APFloat.html">APFloat</a> &amp;Imm, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">isFPImmLegal - Returns true if the target can instruction select the specified FP immediate natively.  <a href="#afe74d3181401d35afed81b6183619afc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMTargetLowering.html#a789870e0f181170320d8aa24110f8097">getTgtMemIntrinsic</a> (<a class="el" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html">IntrinsicInfo</a> &amp;Info, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1CallInst.html">CallInst</a> &amp;<a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classunsigned.html">unsigned</a> Intrinsic) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getTgtMemIntrinsic - Represent NEON load and store intrinsics as MemIntrinsicNodes.  <a href="#a789870e0f181170320d8aa24110f8097"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMTargetLowering.html#a7a185e1e62cf599211822cc65db54242">shouldConvertConstantLoadToIntImm</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Imm, <a class="el" href="classllvm_1_1Type.html">Type</a> *Ty) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if it is beneficial to convert a load of a constant to just the constant itself.  <a href="#a7a185e1e62cf599211822cc65db54242"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMTargetLowering.html#a88e53602c3a6f986e8fccce4a2d11525">functionArgumentNeedsConsecutiveRegisters</a> (<a class="el" href="classllvm_1_1Type.html">Type</a> *Ty, <a class="el" href="namespacellvm_1_1CallingConv.html#ab4b9b94e5b3a646b7374c426406020f8">CallingConv::ID</a> CallConv, <a class="el" href="classbool.html">bool</a> isVarArg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if an argument of type Ty needs to be passed in a contiguous block of registers in calling convention CallConv.  <a href="#a88e53602c3a6f986e8fccce4a2d11525"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMTargetLowering.html#a681bc13895af319b7cce9d16d9b8889d">hasLoadLinkedStoreConditional</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">True if AtomicExpandPass should use emitLoadLinked/emitStoreConditional and expand <a class="el" href="classllvm_1_1AtomicCmpXchgInst.html" title="AtomicCmpXchgInst - an instruction that atomically checks whether a specified value is in a memory lo...">AtomicCmpXchgInst</a>.  <a href="#a681bc13895af319b7cce9d16d9b8889d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Instruction.html">Instruction</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMTargetLowering.html#acf9c0696fe09b5d669548f4b42284647">makeDMB</a> (<a class="el" href="classllvm_1_1IRBuilder.html">IRBuilder</a>&lt;&gt; &amp;Builder, <a class="el" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85">ARM_MB::MemBOpt</a> Domain) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMTargetLowering.html#a6f297caa0a8375388c19efafadf2e279">emitLoadLinked</a> (<a class="el" href="classllvm_1_1IRBuilder.html">IRBuilder</a>&lt;&gt; &amp;Builder, <a class="el" href="classllvm_1_1Value.html">Value</a> *Addr, <a class="el" href="namespacellvm.html#abf74b2f0dbae96f4708d3e407b36df02">AtomicOrdering</a> Ord) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform a load-linked operation on Addr, returning a "Value *" with the corresponding pointee type.  <a href="#a6f297caa0a8375388c19efafadf2e279"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMTargetLowering.html#a9085a040a38288d9bbf7ef1a2056c834">emitStoreConditional</a> (<a class="el" href="classllvm_1_1IRBuilder.html">IRBuilder</a>&lt;&gt; &amp;Builder, <a class="el" href="classllvm_1_1Value.html">Value</a> *Val, <a class="el" href="classllvm_1_1Value.html">Value</a> *Addr, <a class="el" href="namespacellvm.html#abf74b2f0dbae96f4708d3e407b36df02">AtomicOrdering</a> Ord) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform a store-conditional operation to Addr.  <a href="#a9085a040a38288d9bbf7ef1a2056c834"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Instruction.html">Instruction</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMTargetLowering.html#a72c27837f62125db4450d185025c429b">emitLeadingFence</a> (<a class="el" href="classllvm_1_1IRBuilder.html">IRBuilder</a>&lt;&gt; &amp;Builder, <a class="el" href="namespacellvm.html#abf74b2f0dbae96f4708d3e407b36df02">AtomicOrdering</a> Ord, <a class="el" href="classbool.html">bool</a> IsStore, <a class="el" href="classbool.html">bool</a> IsLoad) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Inserts in the IR a target-specific intrinsic specifying a fence.  <a href="#a72c27837f62125db4450d185025c429b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Instruction.html">Instruction</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMTargetLowering.html#aca337b18475cf3cb1883c52776192e18">emitTrailingFence</a> (<a class="el" href="classllvm_1_1IRBuilder.html">IRBuilder</a>&lt;&gt; &amp;Builder, <a class="el" href="namespacellvm.html#abf74b2f0dbae96f4708d3e407b36df02">AtomicOrdering</a> Ord, <a class="el" href="classbool.html">bool</a> IsStore, <a class="el" href="classbool.html">bool</a> IsLoad) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMTargetLowering.html#aaf2ec61cf294d5cbd617f96e32226818">shouldExpandAtomicLoadInIR</a> (<a class="el" href="classllvm_1_1LoadInst.html">LoadInst</a> *LI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the given (atomic) load should be expanded by the IR-level AtomicExpand pass into a load-linked instruction (through <a class="el" href="classllvm_1_1ARMTargetLowering.html#a6f297caa0a8375388c19efafadf2e279" title="Perform a load-linked operation on Addr, returning a &quot;Value *&quot; with the corresponding pointee type...">emitLoadLinked()</a>).  <a href="#aaf2ec61cf294d5cbd617f96e32226818"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMTargetLowering.html#a2dea0aa5076b9ae88a8a8906744037a0">shouldExpandAtomicStoreInIR</a> (<a class="el" href="classllvm_1_1StoreInst.html">StoreInst</a> *<a class="el" href="namespacellvm.html#a488b094cb42981f433eaefd848483445a6d025aa8b42d682d43dd2b532e92e4ae">SI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the given (atomic) store should be expanded by the IR-level AtomicExpand pass into an "atomic xchg" which ignores its input.  <a href="#a2dea0aa5076b9ae88a8a8906744037a0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetLoweringBase.html#adeabdd270093132df001630ef9fc8156">TargetLoweringBase::AtomicRMWExpansionKind</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMTargetLowering.html#a2195b25d6503c440af1c5585405fb752">shouldExpandAtomicRMWInIR</a> (<a class="el" href="classllvm_1_1AtomicRMWInst.html">AtomicRMWInst</a> *AI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns how the IR-level AtomicExpand pass should expand the given AtomicRMW, if at all.  <a href="#a2195b25d6503c440af1c5585405fb752"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMTargetLowering.html#a8173ebe603010d1784752c85e359cc85">useLoadStackGuardNode</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">If this function returns true, <a class="el" href="classllvm_1_1SelectionDAGBuilder.html" title="SelectionDAGBuilder - This is the common target-independent lowering implementation that is parameter...">SelectionDAGBuilder</a> emits a LOAD_STACK_GUARD node when it is lowering Intrinsic::stackprotector.  <a href="#a8173ebe603010d1784752c85e359cc85"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMTargetLowering.html#ad07ba9d946b424c9de4782f4ae7879bb">canCombineStoreAndExtract</a> (<a class="el" href="classllvm_1_1Type.html">Type</a> *VectorTy, <a class="el" href="classllvm_1_1Value.html">Value</a> *Idx, <a class="el" href="classunsigned.html">unsigned</a> &amp;Cost) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the target can combine store(extractelement VectorTy, Idx).  <a href="#ad07ba9d946b424c9de4782f4ae7879bb"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">std::pair&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <br class="typebreak"/>
<a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *, uint8_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMTargetLowering.html#a8b4bcdae4a907d7a62317ed35092d5bb">findRepresentativeClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the largest legal super-reg register class of the register class for the specified type and its associated "cost".  <a href="#a8b4bcdae4a907d7a62317ed35092d5bb"></a><br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock">
<p>Definition at line <a class="el" href="ARMISelLowering_8h_source.html#l00228">228</a> of file <a class="el" href="ARMISelLowering_8h_source.html">ARMISelLowering.h</a>.</p>
</div><hr/><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="aa782c58995f9a6e00cf5a8500a9a8508"></a><!-- doxytag: member="llvm::ARMTargetLowering::ARMTargetLowering" ref="aa782c58995f9a6e00cf5a8500a9a8508" args="(const TargetMachine &amp;TM, const ARMSubtarget &amp;STI)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ARMTargetLowering.html#aa782c58995f9a6e00cf5a8500a9a8508">ARMTargetLowering::ARMTargetLowering</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;&#160;</td>
          <td class="paramname"><em>TM</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td><code> [explicit]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ARMISelLowering_8cpp_source.html#l00162">162</a> of file <a class="el" href="ARMISelLowering_8cpp_source.html">ARMISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::ADD</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00086">llvm::RTLIB::ADD_F32</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00087">llvm::RTLIB::ADD_F64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00207">llvm::ISD::ADDC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00216">llvm::ISD::ADDE</a>, <a class="el" href="TargetLowering_8h_source.html#l01271">llvm::TargetLoweringBase::addRegisterClass()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00318">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00383">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="CallingConv_8h_source.html#l00093">llvm::CallingConv::ARM_AAPCS</a>, <a class="el" href="CallingConv_8h_source.html#l00096">llvm::CallingConv::ARM_AAPCS_VFP</a>, <a class="el" href="CallingConv_8h_source.html#l00089">llvm::CallingConv::ARM_APCS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00670">llvm::ISD::ATOMIC_CMP_SWAP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00655">llvm::ISD::ATOMIC_FENCE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00659">llvm::ISD::ATOMIC_LOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00685">llvm::ISD::ATOMIC_LOAD_ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00687">llvm::ISD::ATOMIC_LOAD_AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00692">llvm::ISD::ATOMIC_LOAD_MAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00691">llvm::ISD::ATOMIC_LOAD_MIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00690">llvm::ISD::ATOMIC_LOAD_NAND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00688">llvm::ISD::ATOMIC_LOAD_OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00686">llvm::ISD::ATOMIC_LOAD_SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00694">llvm::ISD::ATOMIC_LOAD_UMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00693">llvm::ISD::ATOMIC_LOAD_UMIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00689">llvm::ISD::ATOMIC_LOAD_XOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00663">llvm::ISD::ATOMIC_STORE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00684">llvm::ISD::ATOMIC_SWAP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00474">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00063">llvm::ISD::BlockAddress</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::BR_CC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00539">llvm::ISD::BR_JT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00545">llvm::ISD::BRCOND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00332">llvm::ISD::BSWAP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00259">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01199">llvm::TargetLoweringBase::computeRegisterProperties()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00061">llvm::ISD::ConstantFP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00063">llvm::ISD::ConstantPool</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00332">llvm::ISD::CTLZ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00335">llvm::ISD::CTLZ_ZERO_UNDEF</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00332">llvm::ISD::CTPOP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00332">llvm::ISD::CTTZ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00335">llvm::ISD::CTTZ_ZERO_UNDEF</a>, <a class="el" href="TargetLowering_8h_source.html#l00090">llvm::TargetLoweringBase::Custom</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00101">llvm::RTLIB::DIV_F32</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00102">llvm::RTLIB::DIV_F64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00524">llvm::ISD::DYNAMIC_STACKALLOC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00106">llvm::ISD::EH_SJLJ_LONGJMP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00100">llvm::ISD::EH_SJLJ_SETJMP</a>, <a class="el" href="TargetLowering_8h_source.html#l00089">llvm::TargetLoweringBase::Expand</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00779">llvm::ISD::EXTLOAD</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00503">llvm::ISD::FABS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00234">llvm::ISD::FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00505">llvm::ISD::FCEIL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00247">llvm::ISD::FCOPYSIGN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00503">llvm::ISD::FCOS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00234">llvm::ISD::FDIV</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00504">llvm::ISD::FEXP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00504">llvm::ISD::FEXP2</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00505">llvm::ISD::FFLOOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00251">llvm::ISD::FGETSIGN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00504">llvm::ISD::FLOG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00504">llvm::ISD::FLOG10</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00504">llvm::ISD::FLOG2</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00455">llvm::ISD::FLT_ROUNDS_</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00237">llvm::ISD::FMA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00234">llvm::ISD::FMUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00505">llvm::ISD::FNEARBYINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00503">llvm::ISD::FNEG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00497">llvm::ISD::FP16_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00465">llvm::ISD::FP_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00447">llvm::ISD::FP_ROUND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00497">llvm::ISD::FP_TO_FP16</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00433">llvm::ISD::FP_TO_SINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00434">llvm::ISD::FP_TO_UINT</a>, <a class="el" href="MachineValueType_8h_source.html#l00626">llvm::MVT::fp_valuetypes()</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00221">llvm::RTLIB::FPEXT_F16_F32</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00220">llvm::RTLIB::FPEXT_F32_F64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00503">llvm::ISD::FPOW</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00503">llvm::ISD::FPOWI</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00222">llvm::RTLIB::FPROUND_F32_F16</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00223">llvm::RTLIB::FPROUND_F64_F16</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00227">llvm::RTLIB::FPROUND_F64_F32</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00236">llvm::RTLIB::FPTOSINT_F32_I32</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00237">llvm::RTLIB::FPTOSINT_F32_I64</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00241">llvm::RTLIB::FPTOSINT_F64_I32</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00242">llvm::RTLIB::FPTOSINT_F64_I64</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00255">llvm::RTLIB::FPTOUINT_F32_I32</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00256">llvm::RTLIB::FPTOUINT_F32_I64</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00260">llvm::RTLIB::FPTOUINT_F64_I32</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00261">llvm::RTLIB::FPTOUINT_F64_I64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00234">llvm::ISD::FREM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00505">llvm::ISD::FRINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00505">llvm::ISD::FROUND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00503">llvm::ISD::FSIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00509">llvm::ISD::FSINCOS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00503">llvm::ISD::FSQRT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00234">llvm::ISD::FSUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00505">llvm::ISD::FTRUNC</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00440">llvm::ARMSubtarget::getInstrItineraryData()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00268">llvm::ARMSubtarget::getRegisterInfo()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00349">llvm::ARMSubtarget::getTargetTriple()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00066">llvm::ISD::GLOBAL_OFFSET_TABLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00062">llvm::ISD::GlobalAddress</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00062">llvm::ISD::GlobalTLSAddress</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00327">llvm::ARMSubtarget::hasAnyDataBarrier()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00309">llvm::ARMSubtarget::hasARMOps()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00323">llvm::ARMSubtarget::hasDivide()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00324">llvm::ARMSubtarget::hasDivideInARMMode()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00346">llvm::ARMSubtarget::hasFP16()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00314">llvm::ARMSubtarget::hasFPARMv8()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00315">llvm::ARMSubtarget::hasNEON()</a>, <a class="el" href="ARMSubtarget_8cpp_source.html#l00335">llvm::ARMSubtarget::hasSinCos()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00343">llvm::ARMSubtarget::hasThumb2DSP()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00288">llvm::ARMSubtarget::hasV5TOps()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00290">llvm::ARMSubtarget::hasV6Ops()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00295">llvm::ARMSubtarget::hasV8Ops()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00311">llvm::ARMSubtarget::hasVFP2()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00313">llvm::ARMSubtarget::hasVFP4()</a>, <a class="el" href="TargetLowering_8h_source.html#l00071">llvm::Sched::Hybrid</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00264">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00622">llvm::MVT::integer_valuetypes()</a>, <a class="el" href="MachineValueType_8h_source.html#l00634">llvm::MVT::integer_vector_valuetypes()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00154">llvm::ISD::INTRINSIC_VOID</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00147">llvm::ISD::INTRINSIC_W_CHAIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00139">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="ARMSubtarget_8cpp_source.html#l00277">llvm::ARMSubtarget::isAAPCS_ABI()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00334">llvm::ARMSubtarget::isFPOnlySP()</a>, <a class="el" href="Triple_8h_source.html#l00389">llvm::Triple::isiOS()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00305">llvm::ARMSubtarget::isLikeA9()</a>, <a class="el" href="Triple_8h_source.html#l00345">llvm::Triple::isOSVersionLT()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00369">llvm::ARMSubtarget::isTargetAEABI()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00351">llvm::ARMSubtarget::isTargetDarwin()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00360">llvm::ARMSubtarget::isTargetMachO()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00356">llvm::ARMSubtarget::isTargetWindows()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00400">llvm::ARMSubtarget::isThumb()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00401">llvm::ARMSubtarget::isThumb1Only()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00402">llvm::ARMSubtarget::isThumb2()</a>, <a class="el" href="Triple_8h_source.html#l00430">llvm::Triple::isWindowsItaniumEnvironment()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00764">llvm::ISD::LAST_INDEXED_MODE</a>, <a class="el" href="TargetLowering_8h_source.html#l00087">llvm::TargetLoweringBase::Legal</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::LOAD</a>, <a class="el" href="TargetLowering_8h_source.html#l01948">llvm::TargetLoweringBase::MaxStoresPerMemcpy</a>, <a class="el" href="TargetLowering_8h_source.html#l01952">llvm::TargetLoweringBase::MaxStoresPerMemcpyOptSize</a>, <a class="el" href="TargetLowering_8h_source.html#l01964">llvm::TargetLoweringBase::MaxStoresPerMemmove</a>, <a class="el" href="TargetLowering_8h_source.html#l01968">llvm::TargetLoweringBase::MaxStoresPerMemmoveOptSize</a>, <a class="el" href="TargetLowering_8h_source.html#l01931">llvm::TargetLoweringBase::MaxStoresPerMemset</a>, <a class="el" href="TargetLowering_8h_source.html#l01935">llvm::TargetLoweringBase::MaxStoresPerMemsetOptSize</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00330">llvm::RTLIB::MEMCPY</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00332">llvm::RTLIB::MEMMOVE</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00331">llvm::RTLIB::MEMSET</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::MUL</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00096">llvm::RTLIB::MUL_F32</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00097">llvm::RTLIB::MUL_F64</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00047">llvm::RTLIB::MUL_I64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00311">llvm::ISD::MULHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00311">llvm::ISD::MULHU</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00325">llvm::RTLIB::O_F32</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00326">llvm::RTLIB::O_F64</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00304">llvm::RTLIB::OEQ_F32</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00305">llvm::RTLIB::OEQ_F64</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00310">llvm::RTLIB::OGE_F32</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00311">llvm::RTLIB::OGE_F64</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00319">llvm::RTLIB::OGT_F32</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00320">llvm::RTLIB::OGT_F64</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00316">llvm::RTLIB::OLE_F32</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00317">llvm::RTLIB::OLE_F64</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00313">llvm::RTLIB::OLT_F32</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00314">llvm::RTLIB::OLT_F64</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00102">llvm::TargetMachine::Options</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00318">llvm::ISD::OR</a>, <a class="el" href="MachineValueType_8h_source.html#l00038">llvm::MVT::Other</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::PRE_INC</a>, <a class="el" href="TargetLowering_8h_source.html#l01972">llvm::TargetLoweringBase::PredictableSelectIsExpensive</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00650">llvm::ISD::PREFETCH</a>, <a class="el" href="TargetLowering_8h_source.html#l00088">llvm::TargetLoweringBase::Promote</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00082">llvm::ISD::READ_REGISTER</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00621">llvm::ISD::READCYCLECOUNTER</a>, <a class="el" href="TargetLowering_8h_source.html#l00070">llvm::Sched::RegPressure</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::ROTL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00225">llvm::ISD::SADDO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::SDIV</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00053">llvm::RTLIB::SDIV_I16</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00054">llvm::RTLIB::SDIV_I32</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00055">llvm::RTLIB::SDIV_I64</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00052">llvm::RTLIB::SDIV_I8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00197">llvm::ISD::SDIVREM</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00073">llvm::RTLIB::SDIVREM_I16</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00074">llvm::RTLIB::SDIVREM_I32</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00075">llvm::RTLIB::SDIVREM_I64</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00072">llvm::RTLIB::SDIVREM_I8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00339">llvm::ISD::SELECT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00354">llvm::ISD::SELECT_CC</a>, <a class="el" href="TargetLowering_8h_source.html#l01170">llvm::TargetLoweringBase::setBooleanVectorContents()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00362">llvm::ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00829">llvm::ISD::SETCC_INVALID</a>, <a class="el" href="TargetLowering_8h_source.html#l01686">llvm::TargetLoweringBase::setCmpLibcallCC()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00821">llvm::ISD::SETEQ</a>, <a class="el" href="TargetLowering_8h_source.html#l01205">llvm::TargetLoweringBase::setExceptionPointerRegister()</a>, <a class="el" href="TargetLowering_8h_source.html#l01211">llvm::TargetLoweringBase::setExceptionSelectorRegister()</a>, <a class="el" href="TargetLowering_8h_source.html#l01327">llvm::TargetLoweringBase::setIndexedLoadAction()</a>, <a class="el" href="TargetLowering_8h_source.html#l01341">llvm::TargetLoweringBase::setIndexedStoreAction()</a>, <a class="el" href="TargetLowering_8h_source.html#l01418">llvm::TargetLoweringBase::setInsertFencesForAtomic()</a>, <a class="el" href="TargetLowering_8h_source.html#l01697">llvm::TargetLoweringBase::setLibcallCallingConv()</a>, <a class="el" href="TargetLowering_8h_source.html#l01675">llvm::TargetLoweringBase::setLibcallName()</a>, <a class="el" href="TargetLowering_8h_source.html#l01307">llvm::TargetLoweringBase::setLoadExtAction()</a>, <a class="el" href="TargetLowering_8h_source.html#l01392">llvm::TargetLoweringBase::setMinFunctionAlignment()</a>, <a class="el" href="TargetLowering_8h_source.html#l01412">llvm::TargetLoweringBase::setMinStackArgumentAlignment()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00826">llvm::ISD::SETNE</a>, <a class="el" href="TargetLowering_8h_source.html#l01299">llvm::TargetLoweringBase::setOperationAction()</a>, <a class="el" href="TargetLowering_8h_source.html#l01175">llvm::TargetLoweringBase::setSchedulingPreference()</a>, <a class="el" href="TargetLowering_8h_source.html#l01199">llvm::TargetLoweringBase::setStackPointerRegisterToSaveRestore()</a>, <a class="el" href="TargetLowering_8h_source.html#l01375">llvm::TargetLoweringBase::setTargetDAGCombine()</a>, <a class="el" href="TargetLowering_8h_source.html#l01316">llvm::TargetLoweringBase::setTruncStoreAction()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::SEXTLOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::SHL</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00035">llvm::RTLIB::SHL_I128</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00034">llvm::RTLIB::SHL_I64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00368">llvm::ISD::SHL_PARTS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00377">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00398">llvm::ISD::SIGN_EXTEND_INREG</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00161">llvm::RTLIB::SINCOS_F32</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00162">llvm::RTLIB::SINCOS_F64</a>, <a class="el" href="TargetOptions_8h_source.html#l00057">llvm::ThreadModel::Single</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00390">llvm::ISD::SINT_TO_FP</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00272">llvm::RTLIB::SINTTOFP_I32_F32</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00273">llvm::RTLIB::SINTTOFP_I32_F64</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00277">llvm::RTLIB::SINTTOFP_I64_F32</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00278">llvm::RTLIB::SINTTOFP_I64_F64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00193">llvm::ISD::SMUL_LOHI</a>, <a class="el" href="PDBTypes_8h_source.html#l00384">llvm::SP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::SRA</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00043">llvm::RTLIB::SRA_I128</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00042">llvm::RTLIB::SRA_I64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00368">llvm::ISD::SRA_PARTS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::SREM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::SRL</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00039">llvm::RTLIB::SRL_I128</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00038">llvm::RTLIB::SRL_I64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00368">llvm::ISD::SRL_PARTS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00228">llvm::ISD::SSUBO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00582">llvm::ISD::STACKRESTORE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00578">llvm::ISD::STACKSAVE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::STORE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::SUB</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00091">llvm::RTLIB::SUB_F32</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00092">llvm::RTLIB::SUB_F64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00207">llvm::ISD::SUBC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00216">llvm::ISD::SUBE</a>, <a class="el" href="TargetOptions_8h_source.html#l00216">llvm::TargetOptions::ThreadModel</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00641">llvm::ISD::TRAP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00225">llvm::ISD::UADDO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::UDIV</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00058">llvm::RTLIB::UDIV_I16</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00059">llvm::RTLIB::UDIV_I32</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00060">llvm::RTLIB::UDIV_I64</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00057">llvm::RTLIB::UDIV_I8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00197">llvm::ISD::UDIVREM</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00078">llvm::RTLIB::UDIVREM_I16</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00079">llvm::RTLIB::UDIVREM_I32</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00080">llvm::RTLIB::UDIVREM_I64</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00077">llvm::RTLIB::UDIVREM_I8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00391">llvm::ISD::UINT_TO_FP</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00287">llvm::RTLIB::UINTTOFP_I32_F32</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00288">llvm::RTLIB::UINTTOFP_I32_F64</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00292">llvm::RTLIB::UINTTOFP_I64_F32</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00293">llvm::RTLIB::UINTTOFP_I64_F64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00193">llvm::ISD::UMUL_LOHI</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00307">llvm::RTLIB::UNE_F32</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00308">llvm::RTLIB::UNE_F64</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00335">llvm::RTLIB::UNWIND_RESUME</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00322">llvm::RTLIB::UO_F32</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00323">llvm::RTLIB::UO_F64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::UREM</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00399">llvm::ARMSubtarget::useSoftFloat()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00228">llvm::ISD::USUBO</a>, <a class="el" href="MachineValueType_8h_source.html#l00070">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00084">llvm::MVT::v1i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v2f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00103">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00074">llvm::MVT::v2i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00080">llvm::MVT::v2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00085">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00067">llvm::MVT::v2i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00099">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00075">llvm::MVT::v4i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00081">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00068">llvm::MVT::v4i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v8i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00069">llvm::MVT::v8i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00595">llvm::ISD::VAARG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00600">llvm::ISD::VACOPY</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00604">llvm::ISD::VAEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00604">llvm::ISD::VASTART</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00298">llvm::ISD::VECTOR_SHUFFLE</a>, <a class="el" href="MachineValueType_8h_source.html#l00630">llvm::MVT::vector_valuetypes()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00083">llvm::ISD::WRITE_REGISTER</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00318">llvm::ISD::XOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00380">llvm::ISD::ZERO_EXTEND</a>, <a class="el" href="TargetLowering_8h_source.html#l00115">llvm::TargetLoweringBase::ZeroOrNegativeOneBooleanContent</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00781">llvm::ISD::ZEXTLOAD</a>.</p>

</div>
</div>
<hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="ad1e29eca1fd89e2d5ec2d194d869f8f9"></a><!-- doxytag: member="llvm::ARMTargetLowering::AdjustInstrPostInstrSelection" ref="ad1e29eca1fd89e2d5ec2d194d869f8f9" args="(MachineInstr *MI, SDNode *Node) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ARMTargetLowering.html#ad1e29eca1fd89e2d5ec2d194d869f8f9">ARMTargetLowering::AdjustInstrPostInstrSelection</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Node</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>This method should be implemented by targets that mark instructions with the 'hasPostISelHook' flag. </p>
<p>These instructions must be adjusted after instruction selection by target hooks. e.g. To fill in optional defs for <a class="el" href="namespacellvm_1_1ARM.html" title="Define some predicates that are used for node matching.">ARM</a> 's' setting instructions. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#aca07be3ac02177b296b44111af460e72">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="ARMISelLowering_8cpp_source.html#l07728">7728</a> of file <a class="el" href="ARMISelLowering_8cpp_source.html">ARMISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8cpp_source.html#l00698">llvm::MachineInstr::addOperand()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01940">llvm::convertAddSubFlagsOpcode()</a>, <a class="el" href="MachineOperand_8h_source.html#l00594">llvm::MachineOperand::CreateReg()</a>, <a class="el" href="ARMLoadStoreOptimizer_8cpp_source.html#l00147">definesCPSR()</a>, <a class="el" href="MachineInstr_8h_source.html#l00264">llvm::MachineInstr::getDesc()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00259">llvm::ARMSubtarget::getInstrInfo()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00184">llvm::MCInstrDesc::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00271">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06648">llvm::SDNode::hasAnyUseOfValue()</a>, <a class="el" href="MachineInstr_8h_source.html#l00389">llvm::MachineInstr::hasOptionalDef()</a>, <a class="el" href="MachineOperand_8h_source.html#l00289">llvm::MachineOperand::isDead()</a>, <a class="el" href="MachineOperand_8h_source.html#l00279">llvm::MachineOperand::isDef()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00085">llvm::MCOperandInfo::isOptionalDef()</a>, <a class="el" href="MachineOperand_8h_source.html#l00227">llvm::MachineOperand::isReg()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00149">llvm::MCInstrDesc::OpInfo</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00793">llvm::MachineInstr::RemoveOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l01134">llvm::MachineInstr::setDesc()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00091">llvm::MachineOperand::setIsDef()</a>, and <a class="el" href="MachineInstr_8cpp_source.html#l00049">llvm::MachineOperand::setReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a5a17145a48b3139b3e6dbe001be394a3"></a><!-- doxytag: member="llvm::ARMTargetLowering::allowsMisalignedMemoryAccesses" ref="a5a17145a48b3139b3e6dbe001be394a3" args="(EVT VT, unsigned AddrSpace, unsigned Align, bool *Fast) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ARMTargetLowering.html#a5a17145a48b3139b3e6dbe001be394a3">ARMTargetLowering::allowsMisalignedMemoryAccesses</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>AddrSpace</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Align</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> *&#160;</td>
          <td class="paramname"><em>Fast</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>allowsMisalignedMemoryAccesses - Returns true if the target allows unaligned memory accesses of the specified type. </p>
<p>Returns whether it is "fast" by reference in the second argument. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a6753690add932a51a27a1249499afa7c">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="ARMISelLowering_8cpp_source.html#l10055">10055</a> of file <a class="el" href="ARMISelLowering_8cpp_source.html">ARMISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ARMSubtarget_8h_source.html#l00418">llvm::ARMSubtarget::allowsUnalignedMem()</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f64</a>, <a class="el" href="ValueTypes_8h_source.html#l00203">llvm::EVT::getSimpleVT()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00315">llvm::ARMSubtarget::hasNEON()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00294">llvm::ARMSubtarget::hasV7Ops()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="TargetLowering_8h_source.html#l00167">llvm::TargetLoweringBase::isLittleEndian()</a>, <a class="el" href="MachineValueType_8h_source.html#l00163">llvm::MVT::SimpleTy</a>, and <a class="el" href="MachineValueType_8h_source.html#l00103">llvm::MVT::v2f64</a>.</p>

<p>Referenced by <a class="el" href="ARMISelLowering_8cpp_source.html#l10097">getOptimalMemOpType()</a>.</p>

</div>
</div>
<a class="anchor" id="adaf74e11d3b6f4feaee9dd7711e92202"></a><!-- doxytag: member="llvm::ARMTargetLowering::allowTruncateForTailCall" ref="adaf74e11d3b6f4feaee9dd7711e92202" args="(Type *Ty1, Type *Ty2) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ARMTargetLowering.html#adaf74e11d3b6f4feaee9dd7711e92202">ARMTargetLowering::allowTruncateForTailCall</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Type.html">Type</a> *&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Type.html">Type</a> *&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if a truncation from Ty1 to Ty2 is permitted when deciding whether a call is in tail position. </p>
<p>Typically this means that both results would be assigned to the same register or stack slot, but it could mean the target performs adequate checks of its own before proceeding with the tail call. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a152e8fca66d812c95e5aa68a5e5b8aa2">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="ARMISelLowering_8cpp_source.html#l10173">10173</a> of file <a class="el" href="ARMISelLowering_8cpp_source.html">ARMISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ValueTypes_8cpp_source.html#l00277">llvm::EVT::getEVT()</a>, <a class="el" href="Type_8cpp_source.html#l00121">llvm::Type::getPrimitiveSizeInBits()</a>, <a class="el" href="Type_8h_source.html#l00193">llvm::Type::isIntegerTy()</a>, and <a class="el" href="TargetLowering_8h_source.html#l00402">llvm::TargetLoweringBase::isTypeLegal()</a>.</p>

</div>
</div>
<a class="anchor" id="ad07ba9d946b424c9de4782f4ae7879bb"></a><!-- doxytag: member="llvm::ARMTargetLowering::canCombineStoreAndExtract" ref="ad07ba9d946b424c9de4782f4ae7879bb" args="(Type *VectorTy, Value *Idx, unsigned &amp;Cost) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ARMTargetLowering.html#ad07ba9d946b424c9de4782f4ae7879bb">ARMTargetLowering::canCombineStoreAndExtract</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Type.html">Type</a> *&#160;</td>
          <td class="paramname"><em>VectorTy</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td>
          <td class="paramname"><em>Idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Cost</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if the target can combine store(extractelement VectorTy, Idx). </p>
<p><code>Cost</code>[out] gives the cost of that transformation when this is true. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#ab5642e89e31679136b98fa107ec3891a">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="ARMISelLowering_8cpp_source.html#l11309">11309</a> of file <a class="el" href="ARMISelLowering_8cpp_source.html">ARMISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ValueTracking_8cpp_source.html#l00074">getBitWidth()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00315">llvm::ARMSubtarget::hasNEON()</a>, <a class="el" href="Type_8h_source.html#l00183">llvm::Type::isFPOrFPVectorTy()</a>, and <a class="el" href="Type_8h_source.html#l00226">llvm::Type::isVectorTy()</a>.</p>

</div>
</div>
<a class="anchor" id="a4938bf7d6d9bdcb04ec26607946f847e"></a><!-- doxytag: member="llvm::ARMTargetLowering::computeKnownBitsForTargetNode" ref="a4938bf7d6d9bdcb04ec26607946f847e" args="(const SDValue Op, APInt &amp;KnownZero, APInt &amp;KnownOne, const SelectionDAG &amp;DAG, unsigned Depth) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ARMTargetLowering.html#a4938bf7d6d9bdcb04ec26607946f847e">ARMTargetLowering::computeKnownBitsForTargetNode</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>KnownZero</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>KnownOne</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Depth</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Determine which of the bits specified in Mask are known to be either zero or one and return them in the KnownZero/KnownOne bitsets. </p>
<p>computeKnownBitsForTargetNode - Determine which of the bits specified in Mask are known to be either zero or one and return them in the KnownZero/KnownOne bitsets. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a11c55c99747afca33139f0deec9ad045">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="ARMISelLowering_8cpp_source.html#l10583">10583</a> of file <a class="el" href="ARMISelLowering_8cpp_source.html">ARMISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ARMISelLowering_8h_source.html#l00072">llvm::ARMISD::ADDC</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00073">llvm::ARMISD::ADDE</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00062">llvm::ARMISD::CMOV</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02023">llvm::SelectionDAG::computeKnownBits()</a>, <a class="el" href="APInt_8h_source.html#l01247">llvm::APInt::getBitWidth()</a>, <a class="el" href="APInt_8h_source.html#l00509">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00868">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00877">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00572">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00115">llvm::SDValue::getResNo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00210">llvm::EVT::getScalarType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00233">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01419">llvm::ConstantSDNode::getZExtValue()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00147">llvm::ISD::INTRINSIC_W_CHAIN</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00074">llvm::ARMISD::SUBC</a>, and <a class="el" href="ARMISelLowering_8h_source.html#l00075">llvm::ARMISD::SUBE</a>.</p>

</div>
</div>
<a class="anchor" id="a6b62f6b6087313bdaea9534ec0b6f06d"></a><!-- doxytag: member="llvm::ARMTargetLowering::createFastISel" ref="a6b62f6b6087313bdaea9534ec0b6f06d" args="(FunctionLoweringInfo &amp;funcInfo, const TargetLibraryInfo *libInfo) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1FastISel.html">FastISel</a> * <a class="el" href="classllvm_1_1ARMTargetLowering.html#a6b62f6b6087313bdaea9534ec0b6f06d">ARMTargetLowering::createFastISel</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1FunctionLoweringInfo.html">FunctionLoweringInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>funcInfo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetLibraryInfo.html">TargetLibraryInfo</a> *&#160;</td>
          <td class="paramname"><em>libInfo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>createFastISel - This method returns a target specific <a class="el" href="classllvm_1_1FastISel.html" title="This is a fast-path instruction selection class that generates poor code and doesn&#39;t support illegal ...">FastISel</a> object, or null if the target does not support "fast" ISel. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#ac0464176c5e6cc20826b9ad8495067df">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="ARMISelLowering_8cpp_source.html#l01188">1188</a> of file <a class="el" href="ARMISelLowering_8cpp_source.html">ARMISelLowering.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a9438e02e9dd91abd34be901ac9e5b231"></a><!-- doxytag: member="llvm::ARMTargetLowering::EmitInstrWithCustomInserter" ref="a9438e02e9dd91abd34be901ac9e5b231" args="(MachineInstr *MI, MachineBasicBlock *MBB) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> * <a class="el" href="classllvm_1_1ARMTargetLowering.html#a9438e02e9dd91abd34be901ac9e5b231">ARMTargetLowering::EmitInstrWithCustomInserter</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>This method should be implemented by targets that mark instructions with the 'usesCustomInserter' flag. </p>
<p>These instructions are special in various ways, which require special support to insert. The specified <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a> is created but not inserted into any basic blocks, and this method is called to expand it into a sequence of instructions, potentially also creating new basic blocks and control flow. As long as the returned basic block is different (i.e., we created a new one), the custom inserter is free to modify the rest of <code>MBB</code>. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a38276f452a68339a3d3e0db3d1531d54">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="ARMISelLowering_8cpp_source.html#l07475">7475</a> of file <a class="el" href="ARMISelLowering_8cpp_source.html">ARMISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SIDefines_8h_source.html#l00082">SISrcMods::ABS</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00384">llvm::AddDefaultPred()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00087">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00102">llvm::MachineInstrBuilder::addMBB()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00170">llvm::MachineInstrBuilder::addOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00068">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00462">llvm::MachineBasicBlock::addSuccessor()</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00044">llvm::ARMCC::AL</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00241">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00236">llvm::BuildMI()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00212">llvm::MachineFunction::CreateMachineBasicBlock()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00092">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00030">llvm::ARMCC::EQ</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00922">llvm::MachineInstr::eraseFromParent()</a>, <a class="el" href="MCInstrInfo_8h_source.html#l00045">llvm::MCInstrInfo::get()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00413">llvm::ARM_AM::getAM2Offset()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00416">llvm::ARM_AM::getAM2Op()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00259">llvm::ARMSubtarget::getInstrInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00572">llvm::SDNode::getOperand()</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00047">llvm::ARMCC::getOppositeCondition()</a>, <a class="el" href="MachineFunction_8h_source.html#l00188">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00352">llvm::MachineFunction::insert()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00402">llvm::ARMSubtarget::isThumb2()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00033">llvm::RegState::Kill</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00034">llvm::ARMCC::MI</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00195">llvm::AArch64CC::NE</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l07065">OtherSucc()</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00026">llvm::TargetOpcode::PHI</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00591">llvm::MachineBasicBlock::splice()</a>, <a class="el" href="APInt_8cpp_source.html#l00265">sub()</a>, <a class="el" href="BitVector_8h_source.html#l00576">std::swap()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00572">llvm::MachineBasicBlock::transferSuccessorsAndUpdatePHIs()</a>, and <a class="el" href="ARMISelLowering_8h_source.html#l00093">llvm::ARMISD::WIN__CHKSTK</a>.</p>

</div>
</div>
<a class="anchor" id="a72c27837f62125db4450d185025c429b"></a><!-- doxytag: member="llvm::ARMTargetLowering::emitLeadingFence" ref="a72c27837f62125db4450d185025c429b" args="(IRBuilder&lt;&gt; &amp;Builder, AtomicOrdering Ord, bool IsStore, bool IsLoad) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Instruction.html">Instruction</a> * <a class="el" href="classllvm_1_1ARMTargetLowering.html#a72c27837f62125db4450d185025c429b">ARMTargetLowering::emitLeadingFence</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1IRBuilder.html">IRBuilder</a>&lt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>Builder</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm.html#abf74b2f0dbae96f4708d3e407b36df02">AtomicOrdering</a>&#160;</td>
          <td class="paramname"><em>Ord</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsStore</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsLoad</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Inserts in the IR a target-specific intrinsic specifying a fence. </p>
<p>It is called by AtomicExpandPass before expanding an AtomicRMW/AtomicCmpXchg/AtomicStore/AtomicLoad. RMW and CmpXchg set both IsStore and IsLoad to true. This function should either return a nullptr, or a pointer to an IR-level Instruction*. Even complex fence sequences can be represented by a single Instruction* through an intrinsic to be lowered later. Backends with !getInsertFencesForAtomic() should keep a no-op here. Backends should override this method to produce target-specific intrinsic for their fences. FIXME: Please note that the default implementation here in terms of IR-level fences exists for historical/compatibility reasons and is unsound* ! Fences cannot, in general, be used to restore sequential consistency. For example, consider the following example: atomic&lt;int&gt; x = y = 0; int r1, r2, r3, r4; Thread 0: x.store(1); Thread 1: y.store(1); Thread 2: r1 = x.load(); r2 = y.load(); Thread 3: r3 = y.load(); r4 = x.load(); r1 = r3 = 1 and r2 = r4 = 0 is impossible as long as the accesses are all seq_cst. But if they are lowered to monotonic accesses, no amount of IR-level fences can prevent it. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#aada53af1fbee75a84206228e64e38da9">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="ARMISelLowering_8cpp_source.html#l11224">11224</a> of file <a class="el" href="ARMISelLowering_8cpp_source.html">ARMISelLowering.cpp</a>.</p>

<p>References <a class="el" href="Instructions_8h_source.html#l00042">llvm::Acquire</a>, <a class="el" href="Instructions_8h_source.html#l00044">llvm::AcquireRelease</a>, <a class="el" href="TargetLowering_8h_source.html#l00975">llvm::TargetLoweringBase::getInsertFencesForAtomic()</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00134">llvm::ARM_MB::ISH</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00133">llvm::ARM_MB::ISHST</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00303">llvm::ARMSubtarget::isSwift()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l11194">makeDMB()</a>, <a class="el" href="Instructions_8h_source.html#l00040">llvm::Monotonic</a>, <a class="el" href="Instructions_8h_source.html#l00038">llvm::NotAtomic</a>, <a class="el" href="Instructions_8h_source.html#l00043">llvm::Release</a>, <a class="el" href="Instructions_8h_source.html#l00045">llvm::SequentiallyConsistent</a>, and <a class="el" href="Instructions_8h_source.html#l00039">llvm::Unordered</a>.</p>

</div>
</div>
<a class="anchor" id="a6f297caa0a8375388c19efafadf2e279"></a><!-- doxytag: member="llvm::ARMTargetLowering::emitLoadLinked" ref="a6f297caa0a8375388c19efafadf2e279" args="(IRBuilder&lt;&gt; &amp;Builder, Value *Addr, AtomicOrdering Ord) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Value.html">Value</a> * <a class="el" href="classllvm_1_1ARMTargetLowering.html#a6f297caa0a8375388c19efafadf2e279">ARMTargetLowering::emitLoadLinked</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1IRBuilder.html">IRBuilder</a>&lt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>Builder</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td>
          <td class="paramname"><em>Addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm.html#abf74b2f0dbae96f4708d3e407b36df02">AtomicOrdering</a>&#160;</td>
          <td class="paramname"><em>Ord</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Perform a load-linked operation on Addr, returning a "Value *" with the corresponding pointee type. </p>
<p>This may entail some non-trivial operations to truncate or reconstruct types that will be illegal in the backend. See ARMISelLowering for an example implementation. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#af8032c4af1ce30bb4084a4df288cf796">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="ARMISelLowering_8cpp_source.html#l11338">11338</a> of file <a class="el" href="ARMISelLowering_8cpp_source.html">ARMISelLowering.cpp</a>.</p>

<p>References <a class="el" href="IRBuilder_8h_source.html#l01271">llvm::IRBuilder&lt; preserveNames, T, Inserter &gt;::CreateBitCast()</a>, <a class="el" href="IRBuilder_8h_source.html#l01470">llvm::IRBuilder&lt; preserveNames, T, Inserter &gt;::CreateCall()</a>, <a class="el" href="IRBuilder_8h_source.html#l01544">llvm::IRBuilder&lt; preserveNames, T, Inserter &gt;::CreateExtractValue()</a>, <a class="el" href="IRBuilder_8h_source.html#l00912">llvm::IRBuilder&lt; preserveNames, T, Inserter &gt;::CreateOr()</a>, <a class="el" href="IRBuilder_8h_source.html#l00841">llvm::IRBuilder&lt; preserveNames, T, Inserter &gt;::CreateShl()</a>, <a class="el" href="IRBuilder_8h_source.html#l01295">llvm::IRBuilder&lt; preserveNames, T, Inserter &gt;::CreateTruncOrBitCast()</a>, <a class="el" href="IRBuilder_8h_source.html#l01210">llvm::IRBuilder&lt; preserveNames, T, Inserter &gt;::CreateZExt()</a>, <a class="el" href="Constants_8cpp_source.html#l00582">llvm::ConstantInt::get()</a>, <a class="el" href="Module_8h_source.html#l00259">llvm::Module::getContext()</a>, <a class="el" href="Function_8cpp_source.html#l00866">llvm::Intrinsic::getDeclaration()</a>, <a class="el" href="IRBuilder_8h_source.html#l00079">llvm::IRBuilderBase::GetInsertBlock()</a>, <a class="el" href="Type_8cpp_source.html#l00283">llvm::Type::getInt8PtrTy()</a>, <a class="el" href="BasicBlock_8h_source.html#l00111">llvm::BasicBlock::getParent()</a>, <a class="el" href="GlobalValue_8h_source.html#l00360">llvm::GlobalValue::getParent()</a>, <a class="el" href="Type_8cpp_source.html#l00121">llvm::Type::getPrimitiveSizeInBits()</a>, <a class="el" href="Value_8h_source.html#l00214">llvm::Value::getType()</a>, <a class="el" href="PDBTypes_8h_source.html#l00353">llvm::Int</a>, <a class="el" href="Instructions_8h_source.html#l00055">llvm::isAtLeastAcquire()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00424">llvm::ARMSubtarget::isLittle()</a>, and <a class="el" href="BitVector_8h_source.html#l00576">std::swap()</a>.</p>

</div>
</div>
<a class="anchor" id="a9085a040a38288d9bbf7ef1a2056c834"></a><!-- doxytag: member="llvm::ARMTargetLowering::emitStoreConditional" ref="a9085a040a38288d9bbf7ef1a2056c834" args="(IRBuilder&lt;&gt; &amp;Builder, Value *Val, Value *Addr, AtomicOrdering Ord) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Value.html">Value</a> * <a class="el" href="classllvm_1_1ARMTargetLowering.html#a9085a040a38288d9bbf7ef1a2056c834">ARMTargetLowering::emitStoreConditional</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1IRBuilder.html">IRBuilder</a>&lt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>Builder</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td>
          <td class="paramname"><em>Val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td>
          <td class="paramname"><em>Addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm.html#abf74b2f0dbae96f4708d3e407b36df02">AtomicOrdering</a>&#160;</td>
          <td class="paramname"><em>Ord</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Perform a store-conditional operation to Addr. </p>
<p>Return the status of the store. This should be 0 if the store succeeded, non-zero otherwise. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#ac6072149b029681b1fefc29cba0be621">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="ARMISelLowering_8cpp_source.html#l11374">11374</a> of file <a class="el" href="ARMISelLowering_8cpp_source.html">ARMISelLowering.cpp</a>.</p>

<p>References <a class="el" href="IRBuilder_8h_source.html#l01271">llvm::IRBuilder&lt; preserveNames, T, Inserter &gt;::CreateBitCast()</a>, <a class="el" href="IRBuilder_8h_source.html#l01470">llvm::IRBuilder&lt; preserveNames, T, Inserter &gt;::CreateCall()</a>, <a class="el" href="IRBuilder_8h_source.html#l00860">llvm::IRBuilder&lt; preserveNames, T, Inserter &gt;::CreateLShr()</a>, <a class="el" href="IRBuilder_8h_source.html#l01207">llvm::IRBuilder&lt; preserveNames, T, Inserter &gt;::CreateTrunc()</a>, <a class="el" href="IRBuilder_8h_source.html#l01279">llvm::IRBuilder&lt; preserveNames, T, Inserter &gt;::CreateZExtOrBitCast()</a>, <a class="el" href="Module_8h_source.html#l00259">llvm::Module::getContext()</a>, <a class="el" href="Function_8cpp_source.html#l00866">llvm::Intrinsic::getDeclaration()</a>, <a class="el" href="Function_8cpp_source.html#l00227">llvm::Function::getFunctionType()</a>, <a class="el" href="IRBuilder_8h_source.html#l00079">llvm::IRBuilderBase::GetInsertBlock()</a>, <a class="el" href="Type_8cpp_source.html#l00239">llvm::Type::getInt32Ty()</a>, <a class="el" href="Type_8cpp_source.html#l00283">llvm::Type::getInt8PtrTy()</a>, <a class="el" href="DerivedTypes_8h_source.html#l00131">llvm::FunctionType::getParamType()</a>, <a class="el" href="BasicBlock_8h_source.html#l00111">llvm::BasicBlock::getParent()</a>, <a class="el" href="GlobalValue_8h_source.html#l00360">llvm::GlobalValue::getParent()</a>, <a class="el" href="Type_8cpp_source.html#l00121">llvm::Type::getPrimitiveSizeInBits()</a>, <a class="el" href="Value_8h_source.html#l00214">llvm::Value::getType()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00042">llvm::MipsISD::Hi</a>, <a class="el" href="PDBTypes_8h_source.html#l00353">llvm::Int</a>, <a class="el" href="Instructions_8h_source.html#l00063">llvm::isAtLeastRelease()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00424">llvm::ARMSubtarget::isLittle()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00046">llvm::MipsISD::Lo</a>, and <a class="el" href="BitVector_8h_source.html#l00576">std::swap()</a>.</p>

</div>
</div>
<a class="anchor" id="aca337b18475cf3cb1883c52776192e18"></a><!-- doxytag: member="llvm::ARMTargetLowering::emitTrailingFence" ref="aca337b18475cf3cb1883c52776192e18" args="(IRBuilder&lt;&gt; &amp;Builder, AtomicOrdering Ord, bool IsStore, bool IsLoad) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Instruction.html">Instruction</a> * <a class="el" href="classllvm_1_1ARMTargetLowering.html#aca337b18475cf3cb1883c52776192e18">ARMTargetLowering::emitTrailingFence</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1IRBuilder.html">IRBuilder</a>&lt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>Builder</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm.html#abf74b2f0dbae96f4708d3e407b36df02">AtomicOrdering</a>&#160;</td>
          <td class="paramname"><em>Ord</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsStore</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsLoad</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a69a51b18201bafbe866659f096bd3a33">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="ARMISelLowering_8cpp_source.html#l11252">11252</a> of file <a class="el" href="ARMISelLowering_8cpp_source.html">ARMISelLowering.cpp</a>.</p>

<p>References <a class="el" href="Instructions_8h_source.html#l00042">llvm::Acquire</a>, <a class="el" href="Instructions_8h_source.html#l00044">llvm::AcquireRelease</a>, <a class="el" href="TargetLowering_8h_source.html#l00975">llvm::TargetLoweringBase::getInsertFencesForAtomic()</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00134">llvm::ARM_MB::ISH</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l11194">makeDMB()</a>, <a class="el" href="Instructions_8h_source.html#l00040">llvm::Monotonic</a>, <a class="el" href="Instructions_8h_source.html#l00038">llvm::NotAtomic</a>, <a class="el" href="Instructions_8h_source.html#l00043">llvm::Release</a>, <a class="el" href="Instructions_8h_source.html#l00045">llvm::SequentiallyConsistent</a>, and <a class="el" href="Instructions_8h_source.html#l00039">llvm::Unordered</a>.</p>

</div>
</div>
<a class="anchor" id="a4b23196df4c243ce29f29f54a26cae7e"></a><!-- doxytag: member="llvm::ARMTargetLowering::ExpandInlineAsm" ref="a4b23196df4c243ce29f29f54a26cae7e" args="(CallInst *CI) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ARMTargetLowering.html#a4b23196df4c243ce29f29f54a26cae7e">ARMTargetLowering::ExpandInlineAsm</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1CallInst.html">CallInst</a> *&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>This hook allows the target to expand an inline asm call to be explicit llvm code if it wants to. </p>
<p>This is useful for turning simple inline asms into LLVM intrinsics, which gives the compiler more information about the behavior of the code. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a771d3d497d9e43ede717da0de89bddd9">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="ARMISelLowering_8cpp_source.html#l10633">10633</a> of file <a class="el" href="ARMISelLowering_8cpp_source.html">ARMISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SmallVector_8h_source.html#l00369">llvm::SmallVectorImpl&lt; T &gt;::clear()</a>, <a class="el" href="Casting_8h_source.html#l00285">llvm::dyn_cast()</a>, <a class="el" href="InlineAsm_8h_source.html#l00082">llvm::InlineAsm::getAsmString()</a>, <a class="el" href="DerivedTypes_8h_source.html#l00061">llvm::IntegerType::getBitWidth()</a>, <a class="el" href="Instructions_8h_source.html#l01594">llvm::CallInst::getCalledValue()</a>, <a class="el" href="InlineAsm_8h_source.html#l00083">llvm::InlineAsm::getConstraintString()</a>, <a class="el" href="Value_8h_source.html#l00214">llvm::Value::getType()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00290">llvm::ARMSubtarget::hasV6Ops()</a>, <a class="el" href="IntrinsicLowering_8cpp_source.html#l00580">llvm::IntrinsicLowering::LowerToByteSwap()</a>, <a class="el" href="SmallVector_8h_source.html#l00127">llvm::SmallVectorTemplateCommon&lt; T &gt;::size()</a>, and <a class="el" href="StringExtras_8cpp_source.html#l00050">llvm::SplitString()</a>.</p>

</div>
</div>
<a class="anchor" id="a8b4bcdae4a907d7a62317ed35092d5bb"></a><!-- doxytag: member="llvm::ARMTargetLowering::findRepresentativeClass" ref="a8b4bcdae4a907d7a62317ed35092d5bb" args="(const TargetRegisterInfo *TRI, MVT VT) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::pair&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *, uint8_t &gt; <a class="el" href="classllvm_1_1ARMTargetLowering.html#a8b4bcdae4a907d7a62317ed35092d5bb">ARMTargetLowering::findRepresentativeClass</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, protected, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return the largest legal super-reg register class of the register class for the specified type and its associated "cost". </p>
<p>findRepresentativeClass - Return the largest legal super-reg register class of the register class for the specified type and its associated "cost". </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#ac65646e7514973c0f642b7dc1c808aef">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="ARMISelLowering_8cpp_source.html#l00977">977</a> of file <a class="el" href="ARMISelLowering_8cpp_source.html">ARMISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f64</a>, <a class="el" href="MSP430ISelLowering_8h_source.html#l00037">llvm::MSP430ISD::RRC</a>, <a class="el" href="MachineValueType_8h_source.html#l00163">llvm::MVT::SimpleTy</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00319">llvm::ARMSubtarget::useNEONForSinglePrecisionFP()</a>, <a class="el" href="MachineValueType_8h_source.html#l00070">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00084">llvm::MVT::v1i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v2f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00103">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00080">llvm::MVT::v2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00085">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00099">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00075">llvm::MVT::v4i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00081">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v4i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v8i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v8i64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00069">llvm::MVT::v8i8</a>.</p>

</div>
</div>
<a class="anchor" id="a88e53602c3a6f986e8fccce4a2d11525"></a><!-- doxytag: member="llvm::ARMTargetLowering::functionArgumentNeedsConsecutiveRegisters" ref="a88e53602c3a6f986e8fccce4a2d11525" args="(Type *Ty, CallingConv::ID CallConv, bool isVarArg) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ARMTargetLowering.html#a88e53602c3a6f986e8fccce4a2d11525">ARMTargetLowering::functionArgumentNeedsConsecutiveRegisters</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Type.html">Type</a> *&#160;</td>
          <td class="paramname"><em>Ty</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#ab4b9b94e5b3a646b7374c426406020f8">CallingConv::ID</a>&#160;</td>
          <td class="paramname"><em>CallConv</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isVarArg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Returns true if an argument of type Ty needs to be passed in a contiguous block of registers in calling convention CallConv. </p>
<p>Return true if a type is an AAPCS-VFP homogeneous aggregate or one of [N x i32] or [N x i64].</p>
<p>This allows front-ends to skip emitting padding when passing according to AAPCS rules. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#aa49286a6251cf425a8421c4264f231ca">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="ARMISelLowering_8cpp_source.html#l11469">11469</a> of file <a class="el" href="ARMISelLowering_8cpp_source.html">ARMISelLowering.cpp</a>.</p>

<p>References <a class="el" href="CallingConv_8h_source.html#l00096">llvm::CallingConv::ARM_AAPCS_VFP</a>, <a class="el" href="Debug_8cpp_source.html#l00123">llvm::dbgs()</a>, <a class="el" href="Debug_8h_source.html#l00092">DEBUG</a>, <a class="el" href="AsmWriter_8cpp_source.html#l03261">llvm::Type::dump()</a>, <a class="el" href="Type_8h_source.html#l00361">llvm::Type::getArrayElementType()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l11408">HA_UNKNOWN</a>, <a class="el" href="Type_8h_source.html#l00213">llvm::Type::isArrayTy()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l11415">isHomogeneousAggregate()</a>, and <a class="el" href="Type_8h_source.html#l00193">llvm::Type::isIntegerTy()</a>.</p>

</div>
</div>
<a class="anchor" id="abd2724a15004cb3ab705734358e5b59c"></a><!-- doxytag: member="llvm::ARMTargetLowering::getConstraintType" ref="abd2724a15004cb3ab705734358e5b59c" args="(const std::string &amp;Constraint) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116">ARMTargetLowering::ConstraintType</a> <a class="el" href="classllvm_1_1ARMTargetLowering.html#abd2724a15004cb3ab705734358e5b59c">ARMTargetLowering::getConstraintType</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::string &amp;&#160;</td>
          <td class="paramname"><em>Constraint</em></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getConstraintType - Given a constraint letter, return the type of constraint it is for this target. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a31d6dacf27b7608783e33351e082bbba">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="ARMISelLowering_8cpp_source.html#l10667">10667</a> of file <a class="el" href="ARMISelLowering_8cpp_source.html">ARMISelLowering.cpp</a>.</p>

<p>References <a class="el" href="TargetLowering_8h_source.html#l02571">llvm::TargetLowering::C_Memory</a>, <a class="el" href="TargetLowering_8h_source.html#l02572">llvm::TargetLowering::C_Other</a>, and <a class="el" href="TargetLowering_8h_source.html#l02570">llvm::TargetLowering::C_RegisterClass</a>.</p>

</div>
</div>
<a class="anchor" id="a745650c7f43507244df376653306ceb2"></a><!-- doxytag: member="llvm::ARMTargetLowering::getInlineAsmMemConstraint" ref="a745650c7f43507244df376653306ceb2" args="(const std::string &amp;ConstraintCode) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ARMTargetLowering.html#a745650c7f43507244df376653306ceb2">llvm::ARMTargetLowering::getInlineAsmMemConstraint</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::string &amp;&#160;</td>
          <td class="paramname"><em>ConstraintCode</em></td><td>)</td>
          <td> const<code> [inline, override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a3187e9da8ce576f4084d5ff4b3ef29ba">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="ARMISelLowering_8h_source.html#l00348">348</a> of file <a class="el" href="ARMISelLowering_8h_source.html">ARMISelLowering.h</a>.</p>

<p>References <a class="el" href="InlineAsm_8h_source.html#l00247">llvm::InlineAsm::Constraint_Q</a>, <a class="el" href="InlineAsm_8h_source.html#l00251">llvm::InlineAsm::Constraint_Um</a>, <a class="el" href="InlineAsm_8h_source.html#l00252">llvm::InlineAsm::Constraint_Un</a>, <a class="el" href="InlineAsm_8h_source.html#l00253">llvm::InlineAsm::Constraint_Uq</a>, <a class="el" href="InlineAsm_8h_source.html#l00254">llvm::InlineAsm::Constraint_Us</a>, <a class="el" href="InlineAsm_8h_source.html#l00255">llvm::InlineAsm::Constraint_Ut</a>, <a class="el" href="InlineAsm_8h_source.html#l00256">llvm::InlineAsm::Constraint_Uv</a>, and <a class="el" href="InlineAsm_8h_source.html#l00257">llvm::InlineAsm::Constraint_Uy</a>.</p>

</div>
</div>
<a class="anchor" id="abd1b16a5f1b13b4d1d5fdf835f43791c"></a><!-- doxytag: member="llvm::ARMTargetLowering::getJumpTableEncoding" ref="abd1b16a5f1b13b4d1d5fdf835f43791c" args="() const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ARMTargetLowering.html#abd1b16a5f1b13b4d1d5fdf835f43791c">ARMTargetLowering::getJumpTableEncoding</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return the entry encoding for a jump table in the current function. </p>
<p>getJumpTableEncoding - Return the entry encoding for a jump table in the current function.</p>
<p>The returned value is a member of the <a class="el" href="classllvm_1_1MachineJumpTableInfo.html#aaa21facdbb167f7c33d21907b8e5b9d3" title="JTEntryKind - This enum indicates how each entry of the jump table is represented and emitted...">MachineJumpTableInfo::JTEntryKind</a> enum. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a9eda7207e414fe3b44f80123cb6722d3">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="ARMISelLowering_8cpp_source.html#l02426">2426</a> of file <a class="el" href="ARMISelLowering_8cpp_source.html">ARMISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineJumpTableInfo_8h_source.html#l00072">llvm::MachineJumpTableInfo::EK_Inline</a>.</p>

</div>
</div>
<a class="anchor" id="a75227b194cbbb56771965a309fd8d2e5"></a><!-- doxytag: member="llvm::ARMTargetLowering::getOptimalMemOpType" ref="a75227b194cbbb56771965a309fd8d2e5" args="(uint64_t Size, unsigned DstAlign, unsigned SrcAlign, bool IsMemset, bool ZeroMemset, bool MemcpyStrSrc, MachineFunction &amp;MF) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1EVT.html">EVT</a> <a class="el" href="classllvm_1_1ARMTargetLowering.html#a75227b194cbbb56771965a309fd8d2e5">ARMTargetLowering::getOptimalMemOpType</a> </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Returns the target specific optimal type for load and store operations as a result of memset, memcpy, and memmove lowering. </p>
<p>If DstAlign is zero that means it's safe to destination alignment can satisfy any constraint. Similarly if SrcAlign is zero it means there isn't a need to check it against alignment requirement, probably because the source does not need to be loaded. If 'IsMemset' is true, that means it's expanding a memset. If 'ZeroMemset' is true, that means it's a memset of zero. 'MemcpyStrSrc' indicates whether the memcpy source is constant so it does not need to be loaded. It returns EVT::Other if the type should be determined using generic target-independent logic. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#ac02f313096355af0ffbc39a04735ffc3">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="ARMISelLowering_8cpp_source.html#l10097">10097</a> of file <a class="el" href="ARMISelLowering_8cpp_source.html">ARMISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ARMISelLowering_8cpp_source.html#l10055">allowsMisalignedMemoryAccesses()</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f64</a>, <a class="el" href="CallingConv_8h_source.html#l00042">llvm::CallingConv::Fast</a>, <a class="el" href="MachineFunction_8h_source.html#l00160">llvm::MachineFunction::getFunction()</a>, <a class="el" href="Function_8h_source.html#l00217">llvm::Function::hasFnAttribute()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00315">llvm::ARMSubtarget::hasNEON()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i16</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l10091">memOpAlign()</a>, <a class="el" href="Attributes_8h_source.html#l00087">llvm::Attribute::NoImplicitFloat</a>, <a class="el" href="ELFYAML_8cpp_source.html#l00591">Other</a>, and <a class="el" href="MachineValueType_8h_source.html#l00103">llvm::MVT::v2f64</a>.</p>

</div>
</div>
<a class="anchor" id="af4269b2cd295687cb69f61729f91de3b"></a><!-- doxytag: member="llvm::ARMTargetLowering::getPostIndexedAddressParts" ref="af4269b2cd295687cb69f61729f91de3b" args="(SDNode *N, SDNode *Op, SDValue &amp;Base, SDValue &amp;Offset, ISD::MemIndexedMode &amp;AM, SelectionDAG &amp;DAG) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ARMTargetLowering.html#af4269b2cd295687cb69f61729f91de3b">ARMTargetLowering::getPostIndexedAddressParts</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> &amp;&#160;</td>
          <td class="paramname"><em>AM</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getPostIndexedAddressParts - returns true by value, base pointer and offset pointer and addressing mode by reference if this node can be combined with a load / store to form a post-indexed load / store. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#af5b4e842b91ce6dce0e96ea576ef8517">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="ARMISelLowering_8cpp_source.html#l10535">10535</a> of file <a class="el" href="ARMISelLowering_8cpp_source.html">ARMISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::ADD</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l10409">getARMIndexedAddressParts()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00385">llvm::SDNode::getOpcode()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l10468">getT2IndexedAddressParts()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02246">llvm::ISD::isSEXTLoad()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00401">llvm::ARMSubtarget::isThumb1Only()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00402">llvm::ARMSubtarget::isThumb2()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00362">llvm::AArch64DB::LD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::POST_DEC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00762">llvm::ISD::POST_INC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::SEXTLOAD</a>, and <a class="el" href="BitVector_8h_source.html#l00576">std::swap()</a>.</p>

</div>
</div>
<a class="anchor" id="a22338caf16030dc171ee6dfb5580d308"></a><!-- doxytag: member="llvm::ARMTargetLowering::getPreIndexedAddressParts" ref="a22338caf16030dc171ee6dfb5580d308" args="(SDNode *N, SDValue &amp;Base, SDValue &amp;Offset, ISD::MemIndexedMode &amp;AM, SelectionDAG &amp;DAG) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ARMTargetLowering.html#a22338caf16030dc171ee6dfb5580d308">ARMTargetLowering::getPreIndexedAddressParts</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> &amp;&#160;</td>
          <td class="paramname"><em>AM</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getPreIndexedAddressParts - returns true by value, base pointer and offset pointer and addressing mode by reference if the node's address can be legally represented as pre-indexed load / store address. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a0494f569df118d504e92cbe003d96319">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="ARMISelLowering_8cpp_source.html#l10497">10497</a> of file <a class="el" href="ARMISelLowering_8cpp_source.html">ARMISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ARMISelLowering_8cpp_source.html#l10409">getARMIndexedAddressParts()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00118">llvm::SDValue::getNode()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l10468">getT2IndexedAddressParts()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02246">llvm::ISD::isSEXTLoad()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00401">llvm::ARMSubtarget::isThumb1Only()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00402">llvm::ARMSubtarget::isThumb2()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00362">llvm::AArch64DB::LD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00761">llvm::ISD::PRE_DEC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::PRE_INC</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::SEXTLOAD</a>.</p>

</div>
</div>
<a class="anchor" id="aac273c2e91f63262d620dcffb0fecd57"></a><!-- doxytag: member="llvm::ARMTargetLowering::getRegClassFor" ref="aac273c2e91f63262d620dcffb0fecd57" args="(MVT VT) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * <a class="el" href="classllvm_1_1ARMTargetLowering.html#aac273c2e91f63262d620dcffb0fecd57">ARMTargetLowering::getRegClassFor</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getRegClassFor - Return the register class that should be used for the specified value type. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a71b07ff24aaa94d58e0e7c35551728d5">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="ARMISelLowering_8cpp_source.html#l01159">1159</a> of file <a class="el" href="ARMISelLowering_8cpp_source.html">ARMISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ARMSubtarget_8h_source.html#l00315">llvm::ARMSubtarget::hasNEON()</a>, <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v4i64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v8i64</a>.</p>

</div>
</div>
<a class="anchor" id="a228659634c13d60dfb6765fb27d804cd"></a><!-- doxytag: member="llvm::ARMTargetLowering::getRegForInlineAsmConstraint" ref="a228659634c13d60dfb6765fb27d804cd" args="(const TargetRegisterInfo *TRI, const std::string &amp;Constraint, MVT VT) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ARMISelLowering_8cpp.html#aed06328efb5ad811f680a9dc2fec64ca">RCPair</a> <a class="el" href="classllvm_1_1ARMTargetLowering.html#a228659634c13d60dfb6765fb27d804cd">ARMTargetLowering::getRegForInlineAsmConstraint</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::string &amp;&#160;</td>
          <td class="paramname"><em>Constraint</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Given a physical register constraint (e.g. </p>
<p>{edx}), return the register number and the register class for the register.</p>
<p>Given a register class constraint, like 'r', if this corresponds directly to an LLVM register class, return a register of 0 and the register class pointer.</p>
<p>This should only be used for C_Register constraints. On error, this returns a register number of 0 and a null register class pointer. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a148fcea95799150cb13b4878d8565bc5">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="ARMISelLowering_8cpp_source.html#l10727">10727</a> of file <a class="el" href="ARMISelLowering_8cpp_source.html">ARMISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00379">llvm::MVT::getSizeInBits()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00400">llvm::ARMSubtarget::isThumb()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00401">llvm::ARMSubtarget::isThumb1Only()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00038">llvm::MVT::Other</a>.</p>

</div>
</div>
<a class="anchor" id="aa16505b46d66798daa417510b68ee4ac"></a><!-- doxytag: member="llvm::ARMTargetLowering::getSchedulingPreference" ref="aa16505b46d66798daa417510b68ee4ac" args="(SDNode *N) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309e">Sched::Preference</a> <a class="el" href="classllvm_1_1ARMTargetLowering.html#aa16505b46d66798daa417510b68ee4ac">ARMTargetLowering::getSchedulingPreference</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Some scheduler, e.g. </p>
<p>hybrid, can switch to different scheduling heuristics for different nodes. This function returns the preference (or none) for the given node. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a0b8a3a914039d67c229f92a5f618fe78">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="ARMISelLowering_8cpp_source.html#l01193">1193</a> of file <a class="el" href="ARMISelLowering_8cpp_source.html">ARMISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MCInstrInfo_8h_source.html#l00045">llvm::MCInstrInfo::get()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00259">llvm::ARMSubtarget::getInstrInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00415">llvm::SDNode::getMachineOpcode()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00190">llvm::MCInstrDesc::getNumDefs()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00622">llvm::SDNode::getNumValues()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00169">llvm::InstrItineraryData::getOperandCycle()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00527">llvm::MCInstrDesc::getSchedClass()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00625">llvm::SDNode::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00115">llvm::MVT::Glue</a>, <a class="el" href="TargetLowering_8h_source.html#l00072">llvm::Sched::ILP</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00128">llvm::InstrItineraryData::isEmpty()</a>, <a class="el" href="ValueTypes_8h_source.html#l00105">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00410">llvm::SDNode::isMachineOpcode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00115">llvm::EVT::isVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00038">llvm::MVT::Other</a>, <a class="el" href="TargetLowering_8h_source.html#l00070">llvm::Sched::RegPressure</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00115">TII</a>.</p>

</div>
</div>
<a class="anchor" id="a7a8a7b894bd80c344ad6d155efcb823b"></a><!-- doxytag: member="llvm::ARMTargetLowering::getSetCCResultType" ref="a7a8a7b894bd80c344ad6d155efcb823b" args="(LLVMContext &amp;Context, EVT VT) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1EVT.html">EVT</a> <a class="el" href="classllvm_1_1ARMTargetLowering.html#a7a8a7b894bd80c344ad6d155efcb823b">ARMTargetLowering::getSetCCResultType</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;&#160;</td>
          <td class="paramname"><em>Context</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getSetCCResultType - Return the value type to use for <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0" title="SetCC operator - This evaluates to a true value iff the condition is true.">ISD::SETCC</a>. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a6bae2f7f49a5438c150cbd4cbdda11f9">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="ARMISelLowering_8cpp_source.html#l01152">1152</a> of file <a class="el" href="ARMISelLowering_8cpp_source.html">ARMISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ValueTypes_8h_source.html#l00080">llvm::EVT::changeVectorElementTypeToInteger()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l00877">llvm::TargetLoweringBase::getPointerTy()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00115">llvm::EVT::isVector()</a>.</p>

</div>
</div>
<a class="anchor" id="a0f12063b62264c753e65abb8e9ff29d8"></a><!-- doxytag: member="llvm::ARMTargetLowering::getSingleConstraintMatchWeight" ref="a0f12063b62264c753e65abb8e9ff29d8" args="(AsmOperandInfo &amp;info, const char *constraint) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abc">TargetLowering::ConstraintWeight</a> <a class="el" href="classllvm_1_1ARMTargetLowering.html#a0f12063b62264c753e65abb8e9ff29d8">ARMTargetLowering::getSingleConstraintMatchWeight</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html">AsmOperandInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>info</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *&#160;</td>
          <td class="paramname"><em>constraint</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Examine constraint string and operand type and determine a weight value. </p>
<p>Examine constraint type and operand type and determine a weight value.</p>
<p>The operand object must already have been set up with the operand type.</p>
<p>This object must already have been set up with the operand type and the current alternative constraint selected. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a04dfb06ba2391546356e8245899ae8cf">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="ARMISelLowering_8cpp_source.html#l10695">10695</a> of file <a class="el" href="ARMISelLowering_8cpp_source.html">ARMISelLowering.cpp</a>.</p>

<p>References <a class="el" href="TargetLowering_8h_source.html#l02606">llvm::TargetLowering::AsmOperandInfo::CallOperandVal</a>, <a class="el" href="TargetLowering_8h_source.html#l02589">llvm::TargetLowering::CW_Default</a>, <a class="el" href="TargetLowering_8h_source.html#l02578">llvm::TargetLowering::CW_Invalid</a>, <a class="el" href="TargetLowering_8h_source.html#l02586">llvm::TargetLowering::CW_Register</a>, <a class="el" href="TargetLowering_8h_source.html#l02585">llvm::TargetLowering::CW_SpecificReg</a>, <a class="el" href="Value_8h_source.html#l00214">llvm::Value::getType()</a>, <a class="el" href="Type_8h_source.html#l00159">llvm::Type::isFloatingPointTy()</a>, <a class="el" href="Type_8h_source.html#l00193">llvm::Type::isIntegerTy()</a>, and <a class="el" href="ARMSubtarget_8h_source.html#l00400">llvm::ARMSubtarget::isThumb()</a>.</p>

</div>
</div>
<a class="anchor" id="a3f98e5bf749ad9288bdfcb8f813bd07d"></a><!-- doxytag: member="llvm::ARMTargetLowering::getSubtarget" ref="a3f98e5bf749ad9288bdfcb8f813bd07d" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a>* <a class="el" href="classllvm_1_1ARMTargetLowering.html#a3f98e5bf749ad9288bdfcb8f813bd07d">llvm::ARMTargetLowering::getSubtarget</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ARMISelLowering_8h_source.html#l00377">377</a> of file <a class="el" href="ARMISelLowering_8h_source.html">ARMISelLowering.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab05dc466c15a454c07f2993dab74472f"></a><!-- doxytag: member="llvm::ARMTargetLowering::getTargetNodeName" ref="ab05dc466c15a454c07f2993dab74472f" args="(unsigned Opcode) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char * <a class="el" href="classllvm_1_1ARMTargetLowering.html#ab05dc466c15a454c07f2993dab74472f">ARMTargetLowering::getTargetNodeName</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>This method returns the name of a target specific DAG node. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#afea1753e400871bd4dad3a44d26589e9">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="ARMISelLowering_8cpp_source.html#l01014">1014</a> of file <a class="el" href="ARMISelLowering_8cpp_source.html">ARMISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ARMISelLowering_8h_source.html#l00072">llvm::ARMISD::ADDC</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00073">llvm::ARMISD::ADDE</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00064">llvm::ARMISD::BCC_i64</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00182">llvm::ARMISD::BFI</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00049">llvm::ARMISD::BR2_JT</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00048">llvm::ARMISD::BR_JT</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00047">llvm::ARMISD::BRCOND</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00173">llvm::ARMISD::BUILD_VECTOR</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00043">llvm::ARMISD::CALL</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00045">llvm::ARMISD::CALL_NOLINK</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00044">llvm::ARMISD::CALL_PRED</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00056">llvm::ARMISD::CMN</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00062">llvm::ARMISD::CMOV</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00055">llvm::ARMISD::CMP</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00058">llvm::ARMISD::CMPFP</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00059">llvm::ARMISD::CMPFPw0</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00057">llvm::ARMISD::CMPZ</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00041">llvm::ARMISD::COPY_STRUCT_BYVAL</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00087">llvm::ARMISD::DYN_ALLOC</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00081">llvm::ARMISD::EH_SJLJ_LONGJMP</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00080">llvm::ARMISD::EH_SJLJ_SETJMP</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00032">llvm::ARMISD::FIRST_NUMBER</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00176">llvm::ARMISD::FMAX</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00177">llvm::ARMISD::FMIN</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00060">llvm::ARMISD::FMSTAT</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00051">llvm::ARMISD::INTRET_FLAG</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00089">llvm::ARMISD::MEMBARRIER_MCR</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00053">llvm::ARMISD::PIC_ADD</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00091">llvm::ARMISD::PRELOAD</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00066">llvm::ARMISD::RBIT</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00050">llvm::ARMISD::RET_FLAG</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00070">llvm::ARMISD::RRX</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00166">llvm::ARMISD::SMLAL</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00069">llvm::ARMISD::SRA_FLAG</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00068">llvm::ARMISD::SRL_FLAG</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00074">llvm::ARMISD::SUBC</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00075">llvm::ARMISD::SUBE</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00083">llvm::ARMISD::TC_RETURN</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00046">llvm::ARMISD::tCALL</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00085">llvm::ARMISD::THREAD_POINTER</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00165">llvm::ARMISD::UMLAL</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00187">llvm::ARMISD::VBICIMM</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00190">llvm::ARMISD::VBSL</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00095">llvm::ARMISD::VCEQ</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00096">llvm::ARMISD::VCEQZ</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00097">llvm::ARMISD::VCGE</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00100">llvm::ARMISD::VCGEU</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00098">llvm::ARMISD::VCGEZ</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00101">llvm::ARMISD::VCGT</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00104">llvm::ARMISD::VCGTU</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00102">llvm::ARMISD::VCGTZ</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00099">llvm::ARMISD::VCLEZ</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00103">llvm::ARMISD::VCLTZ</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00147">llvm::ARMISD::VDUP</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00148">llvm::ARMISD::VDUPLANE</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00151">llvm::ARMISD::VEXT</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00137">llvm::ARMISD::VGETLANEs</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00136">llvm::ARMISD::VGETLANEu</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00198">llvm::ARMISD::VLD1_UPD</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00199">llvm::ARMISD::VLD2_UPD</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00193">llvm::ARMISD::VLD2DUP</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00205">llvm::ARMISD::VLD2DUP_UPD</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00202">llvm::ARMISD::VLD2LN_UPD</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00200">llvm::ARMISD::VLD3_UPD</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00194">llvm::ARMISD::VLD3DUP</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00206">llvm::ARMISD::VLD3DUP_UPD</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00203">llvm::ARMISD::VLD3LN_UPD</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00201">llvm::ARMISD::VLD4_UPD</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00195">llvm::ARMISD::VLD4DUP</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00207">llvm::ARMISD::VLD4DUP_UPD</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00204">llvm::ARMISD::VLD4LN_UPD</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00178">llvm::ARMISD::VMAXNM</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00179">llvm::ARMISD::VMINNM</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00078">llvm::ARMISD::VMOVDRR</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00144">llvm::ARMISD::VMOVFPIMM</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00140">llvm::ARMISD::VMOVIMM</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00077">llvm::ARMISD::VMOVRRD</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00162">llvm::ARMISD::VMULLs</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00163">llvm::ARMISD::VMULLu</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00141">llvm::ARMISD::VMVNIMM</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00185">llvm::ARMISD::VORRIMM</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00126">llvm::ARMISD::VQRSHRNs</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00128">llvm::ARMISD::VQRSHRNsu</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00127">llvm::ARMISD::VQRSHRNu</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00118">llvm::ARMISD::VQSHLs</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00120">llvm::ARMISD::VQSHLsu</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00119">llvm::ARMISD::VQSHLu</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00121">llvm::ARMISD::VQSHRNs</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00123">llvm::ARMISD::VQSHRNsu</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00122">llvm::ARMISD::VQSHRNu</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00154">llvm::ARMISD::VREV16</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00153">llvm::ARMISD::VREV32</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00152">llvm::ARMISD::VREV64</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00115">llvm::ARMISD::VRSHRN</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00113">llvm::ARMISD::VRSHRs</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00114">llvm::ARMISD::VRSHRu</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00108">llvm::ARMISD::VSHL</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00109">llvm::ARMISD::VSHRs</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00110">llvm::ARMISD::VSHRu</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00131">llvm::ARMISD::VSLI</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00132">llvm::ARMISD::VSRI</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00210">llvm::ARMISD::VST1_UPD</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00211">llvm::ARMISD::VST2_UPD</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00214">llvm::ARMISD::VST2LN_UPD</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00212">llvm::ARMISD::VST3_UPD</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00215">llvm::ARMISD::VST3LN_UPD</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00213">llvm::ARMISD::VST4_UPD</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00216">llvm::ARMISD::VST4LN_UPD</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00158">llvm::ARMISD::VTBL1</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00159">llvm::ARMISD::VTBL2</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00157">llvm::ARMISD::VTRN</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00105">llvm::ARMISD::VTST</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00156">llvm::ARMISD::VUZP</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00155">llvm::ARMISD::VZIP</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00093">llvm::ARMISD::WIN__CHKSTK</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00034">llvm::ARMISD::Wrapper</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00038">llvm::ARMISD::WrapperJT</a>, and <a class="el" href="ARMISelLowering_8h_source.html#l00036">llvm::ARMISD::WrapperPIC</a>.</p>

</div>
</div>
<a class="anchor" id="a789870e0f181170320d8aa24110f8097"></a><!-- doxytag: member="llvm::ARMTargetLowering::getTgtMemIntrinsic" ref="a789870e0f181170320d8aa24110f8097" args="(IntrinsicInfo &amp;Info, const CallInst &amp;I, unsigned Intrinsic) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ARMTargetLowering.html#a789870e0f181170320d8aa24110f8097">ARMTargetLowering::getTgtMemIntrinsic</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html">IntrinsicInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>Info</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1CallInst.html">CallInst</a> &amp;&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Intrinsic</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getTgtMemIntrinsic - Represent NEON load and store intrinsics as MemIntrinsicNodes. </p>
<p>The associated MachineMemOperands record the alignment specified in the intrinsic calls. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a4f3aa6fc0ecfb26a0d84841dddcd9980">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="ARMISelLowering_8cpp_source.html#l11073">11073</a> of file <a class="el" href="ARMISelLowering_8cpp_source.html">ARMISelLowering.cpp</a>.</p>

<p>References <a class="el" href="TargetLowering_8h_source.html#l00492">llvm::TargetLoweringBase::IntrinsicInfo::align</a>, <a class="el" href="DataLayout_8cpp_source.html#l00674">llvm::DataLayout::getABITypeAlignment()</a>, <a class="el" href="Instructions_8h_source.html#l01441">llvm::CallInst::getArgOperand()</a>, <a class="el" href="Type_8h_source.html#l00125">llvm::Type::getContext()</a>, <a class="el" href="TargetLowering_8h_source.html#l00164">llvm::TargetLoweringBase::getDataLayout()</a>, <a class="el" href="DerivedTypes_8h_source.html#l00323">llvm::SequentialType::getElementType()</a>, <a class="el" href="Instructions_8h_source.html#l01437">llvm::CallInst::getNumArgOperands()</a>, <a class="el" href="Value_8h_source.html#l00214">llvm::Value::getType()</a>, <a class="el" href="DataLayout_8h_source.html#l00386">llvm::DataLayout::getTypeAllocSize()</a>, <a class="el" href="ValueTypes_8h_source.html#l00070">llvm::EVT::getVectorVT()</a>, <a class="el" href="ValueTypes_8cpp_source.html#l00249">llvm::MVT::getVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00154">llvm::ISD::INTRINSIC_VOID</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00147">llvm::ISD::INTRINSIC_W_CHAIN</a>, <a class="el" href="Type_8h_source.html#l00226">llvm::Type::isVectorTy()</a>, <a class="el" href="TargetLowering_8h_source.html#l00487">llvm::TargetLoweringBase::IntrinsicInfo::memVT</a>, <a class="el" href="TargetLowering_8h_source.html#l00489">llvm::TargetLoweringBase::IntrinsicInfo::offset</a>, <a class="el" href="TargetLowering_8h_source.html#l00486">llvm::TargetLoweringBase::IntrinsicInfo::opc</a>, <a class="el" href="TargetLowering_8h_source.html#l00488">llvm::TargetLoweringBase::IntrinsicInfo::ptrVal</a>, <a class="el" href="TargetLowering_8h_source.html#l00494">llvm::TargetLoweringBase::IntrinsicInfo::readMem</a>, <a class="el" href="TargetLowering_8h_source.html#l00493">llvm::TargetLoweringBase::IntrinsicInfo::vol</a>, and <a class="el" href="TargetLowering_8h_source.html#l00495">llvm::TargetLoweringBase::IntrinsicInfo::writeMem</a>.</p>

</div>
</div>
<a class="anchor" id="a681bc13895af319b7cce9d16d9b8889d"></a><!-- doxytag: member="llvm::ARMTargetLowering::hasLoadLinkedStoreConditional" ref="a681bc13895af319b7cce9d16d9b8889d" args="() const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ARMTargetLowering.html#a681bc13895af319b7cce9d16d9b8889d">ARMTargetLowering::hasLoadLinkedStoreConditional</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>True if AtomicExpandPass should use emitLoadLinked/emitStoreConditional and expand <a class="el" href="classllvm_1_1AtomicCmpXchgInst.html" title="AtomicCmpXchgInst - an instruction that atomically checks whether a specified value is in a memory lo...">AtomicCmpXchgInst</a>. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a49da5bf4975133b92284e66416bbcff8">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="ARMISelLowering_8cpp_source.html#l11192">11192</a> of file <a class="el" href="ARMISelLowering_8cpp_source.html">ARMISelLowering.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="ac2cd92359d9b981db40c3cc07f20249d"></a><!-- doxytag: member="llvm::ARMTargetLowering::isDesirableToTransformToIntegerOp" ref="ac2cd92359d9b981db40c3cc07f20249d" args="(unsigned Opc, EVT VT) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ARMTargetLowering.html#ac2cd92359d9b981db40c3cc07f20249d">ARMTargetLowering::isDesirableToTransformToIntegerOp</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if it is profitable for dag combiner to transform a floating point op of specified opcode to a equivalent op of an integer type. </p>
<p>e.g. f32 load -&gt; i32 load can be profitable on <a class="el" href="namespacellvm_1_1ARM.html" title="Define some predicates that are used for node matching.">ARM</a>. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#afe39ddd0add24d96bfbbb2b3ab3df3de">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="ARMISelLowering_8cpp_source.html#l10050">10050</a> of file <a class="el" href="ARMISelLowering_8cpp_source.html">ARMISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::f32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::LOAD</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::STORE</a>.</p>

</div>
</div>
<a class="anchor" id="afe74d3181401d35afed81b6183619afc"></a><!-- doxytag: member="llvm::ARMTargetLowering::isFPImmLegal" ref="afe74d3181401d35afed81b6183619afc" args="(const APFloat &amp;Imm, EVT VT) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ARMTargetLowering.html#afe74d3181401d35afed81b6183619afc">ARMTargetLowering::isFPImmLegal</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APFloat.html">APFloat</a> &amp;&#160;</td>
          <td class="paramname"><em>Imm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>isFPImmLegal - Returns true if the target can instruction select the specified FP immediate natively. </p>
<p>If false, the legalizer will materialize the FP immediate as a load from a constant pool. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a36072d8d2e3e7ffbb69fbdad448fcad3">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="ARMISelLowering_8cpp_source.html#l11060">11060</a> of file <a class="el" href="ARMISelLowering_8cpp_source.html">ARMISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f64</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00370">llvm::AArch64_AM::getFP32Imm()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00312">llvm::ARMSubtarget::hasVFP3()</a>, and <a class="el" href="ARMSubtarget_8h_source.html#l00334">llvm::ARMSubtarget::isFPOnlySP()</a>.</p>

</div>
</div>
<a class="anchor" id="a2dd0b703d836eccdef210b88ea83908b"></a><!-- doxytag: member="llvm::ARMTargetLowering::isLegalAddImmediate" ref="a2dd0b703d836eccdef210b88ea83908b" args="(int64_t Imm) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ARMTargetLowering.html#a2dd0b703d836eccdef210b88ea83908b">ARMTargetLowering::isLegalAddImmediate</a> </td>
          <td>(</td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Imm</em></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>isLegalAddImmediate - Return true if the specified immediate is legal add immediate, that is the target has add instructions which can add a register and the immediate without having to materialize the immediate into a register. </p>
<p>isLegalAddImmediate - Return true if the specified immediate is a legal add or sub* immediate, that is the target has add or sub instructions which can add a register with the immediate without having to materialize the immediate into a register.</p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a62fd51d57f54699226813ca9b46c4d24">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="ARMISelLowering_8cpp_source.html#l10398">10398</a> of file <a class="el" href="ARMISelLowering_8cpp_source.html">ARMISelLowering.cpp</a>.</p>

<p>References <a class="el" href="APFloat_8h_source.html#l00647">llvm::abs()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00171">llvm::ARM_AM::getSOImmVal()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00314">llvm::ARM_AM::getT2SOImmVal()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00400">llvm::ARMSubtarget::isThumb()</a>, and <a class="el" href="ARMSubtarget_8h_source.html#l00402">llvm::ARMSubtarget::isThumb2()</a>.</p>

</div>
</div>
<a class="anchor" id="ad7ee88f536c2bcc2eced6d3f0f379a78"></a><!-- doxytag: member="llvm::ARMTargetLowering::isLegalAddressingMode" ref="ad7ee88f536c2bcc2eced6d3f0f379a78" args="(const AddrMode &amp;AM, Type *Ty, unsigned AS) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ARMTargetLowering.html#ad7ee88f536c2bcc2eced6d3f0f379a78">ARMTargetLowering::isLegalAddressingMode</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html">AddrMode</a> &amp;&#160;</td>
          <td class="paramname"><em>AM</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Type.html">Type</a> *&#160;</td>
          <td class="paramname"><em>Ty</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>AS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>isLegalAddressingMode - Return true if the addressing mode represented by AM is legal for this target, for a load/store of the specified type. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#ac28e04d7334017b36b32a288fbf1b1f3">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="ARMISelLowering_8cpp_source.html#l10320">10320</a> of file <a class="el" href="ARMISelLowering_8cpp_source.html">ARMISelLowering.cpp</a>.</p>

<p>References <a class="el" href="TargetLowering_8h_source.html#l01447">llvm::TargetLoweringBase::AddrMode::BaseGV</a>, <a class="el" href="TargetLowering_8h_source.html#l01448">llvm::TargetLoweringBase::AddrMode::BaseOffs</a>, <a class="el" href="ValueTypes_8h_source.html#l00203">llvm::EVT::getSimpleVT()</a>, <a class="el" href="TargetLowering_8h_source.html#l00718">llvm::TargetLoweringBase::getValueType()</a>, <a class="el" href="TargetLowering_8h_source.html#l01449">llvm::TargetLoweringBase::AddrMode::HasBaseReg</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l10248">isLegalAddressImmediate()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l10285">isLegalT2ScaledAddressingMode()</a>, <a class="el" href="MathExtras_8h_source.html#l00354">llvm::isPowerOf2_32()</a>, <a class="el" href="ValueTypes_8h_source.html#l00094">llvm::EVT::isSimple()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00401">llvm::ARMSubtarget::isThumb1Only()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00402">llvm::ARMSubtarget::isThumb2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00117">llvm::MVT::isVoid</a>, <a class="el" href="TargetLowering_8h_source.html#l01450">llvm::TargetLoweringBase::AddrMode::Scale</a>, and <a class="el" href="MachineValueType_8h_source.html#l00163">llvm::MVT::SimpleTy</a>.</p>

</div>
</div>
<a class="anchor" id="abb7f063013825d86c8d8d483e83d1123"></a><!-- doxytag: member="llvm::ARMTargetLowering::isLegalICmpImmediate" ref="abb7f063013825d86c8d8d483e83d1123" args="(int64_t Imm) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ARMTargetLowering.html#abb7f063013825d86c8d8d483e83d1123">ARMTargetLowering::isLegalICmpImmediate</a> </td>
          <td>(</td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Imm</em></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>isLegalICmpImmediate - Return true if the specified immediate is legal icmp immediate, that is the target has icmp instructions which can compare a register against the immediate without having to materialize the immediate into a register. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a304fecea6880ee728da8efcc8186b222">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="ARMISelLowering_8cpp_source.html#l10384">10384</a> of file <a class="el" href="ARMISelLowering_8cpp_source.html">ARMISelLowering.cpp</a>.</p>

<p>References <a class="el" href="APFloat_8h_source.html#l00647">llvm::abs()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00171">llvm::ARM_AM::getSOImmVal()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00314">llvm::ARM_AM::getT2SOImmVal()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00400">llvm::ARMSubtarget::isThumb()</a>, and <a class="el" href="ARMSubtarget_8h_source.html#l00402">llvm::ARMSubtarget::isThumb2()</a>.</p>

</div>
</div>
<a class="anchor" id="a1f5c689ffc2dbc322d782cc223adfcad"></a><!-- doxytag: member="llvm::ARMTargetLowering::isLegalT2ScaledAddressingMode" ref="a1f5c689ffc2dbc322d782cc223adfcad" args="(const AddrMode &amp;AM, EVT VT) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ARMTargetLowering.html#a1f5c689ffc2dbc322d782cc223adfcad">ARMTargetLowering::isLegalT2ScaledAddressingMode</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html">AddrMode</a> &amp;&#160;</td>
          <td class="paramname"><em>AM</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ARMISelLowering_8cpp_source.html#l10285">10285</a> of file <a class="el" href="ARMISelLowering_8cpp_source.html">ARMISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ValueTypes_8h_source.html#l00203">llvm::EVT::getSimpleVT()</a>, <a class="el" href="TargetLowering_8h_source.html#l01449">llvm::TargetLoweringBase::AddrMode::HasBaseReg</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="MathExtras_8h_source.html#l00354">llvm::isPowerOf2_32()</a>, <a class="el" href="MachineValueType_8h_source.html#l00117">llvm::MVT::isVoid</a>, <a class="el" href="TargetLowering_8h_source.html#l01450">llvm::TargetLoweringBase::AddrMode::Scale</a>, and <a class="el" href="MachineValueType_8h_source.html#l00163">llvm::MVT::SimpleTy</a>.</p>

<p>Referenced by <a class="el" href="ARMISelLowering_8cpp_source.html#l10320">isLegalAddressingMode()</a>.</p>

</div>
</div>
<a class="anchor" id="a63cb3e36993228517dc19dfb472b03ca"></a><!-- doxytag: member="llvm::ARMTargetLowering::isNoopAddrSpaceCast" ref="a63cb3e36993228517dc19dfb472b03ca" args="(unsigned SrcAS, unsigned DestAS) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ARMTargetLowering.html#a63cb3e36993228517dc19dfb472b03ca">llvm::ARMTargetLowering::isNoopAddrSpaceCast</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcAS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DestAS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Returns true if a cast between SrcAS and DestAS is a noop. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#ad5c8a6195875f93eab1811e5484fdf74">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="ARMISelLowering_8h_source.html#l00386">386</a> of file <a class="el" href="ARMISelLowering_8h_source.html">ARMISelLowering.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae88b69738e32f7322b54fd8b57a191a8"></a><!-- doxytag: member="llvm::ARMTargetLowering::isOffsetFoldingLegal" ref="ae88b69738e32f7322b54fd8b57a191a8" args="(const GlobalAddressSDNode *GA) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ARMTargetLowering.html#ae88b69738e32f7322b54fd8b57a191a8">ARMTargetLowering::isOffsetFoldingLegal</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *&#160;</td>
          <td class="paramname"><em>GA</em></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if folding a constant offset with the given GlobalAddress is legal. </p>
<p>It is frequently not legal in PIC relocation models. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a6634fc60337427fd6c33e851a4ff45ad">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="ARMISelLowering_8cpp_source.html#l11043">11043</a> of file <a class="el" href="ARMISelLowering_8cpp_source.html">ARMISelLowering.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a839aa57e2284019e487e2dc66877e925"></a><!-- doxytag: member="llvm::ARMTargetLowering::isSelectSupported" ref="a839aa57e2284019e487e2dc66877e925" args="(SelectSupportKind Kind) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ARMTargetLowering.html#a839aa57e2284019e487e2dc66877e925">llvm::ARMTargetLowering::isSelectSupported</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a575e134a5e8414029a5c4a284858e6cd">SelectSupportKind</a>&#160;</td>
          <td class="paramname"><em>Kind</em></td><td>)</td>
          <td> const<code> [inline, override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#accc503512c4630f23cdd6a2915ec51f3">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="ARMISelLowering_8h_source.html#l00246">246</a> of file <a class="el" href="ARMISelLowering_8h_source.html">ARMISelLowering.h</a>.</p>

<p>References <a class="el" href="TargetLowering_8h_source.html#l00121">llvm::TargetLoweringBase::ScalarCondVectorVal</a>.</p>

</div>
</div>
<a class="anchor" id="a02b8481ba8f1318dd1123abafb9bd01d"></a><!-- doxytag: member="llvm::ARMTargetLowering::isShuffleMaskLegal" ref="a02b8481ba8f1318dd1123abafb9bd01d" args="(const SmallVectorImpl&lt; int &gt; &amp;M, EVT VT) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ARMTargetLowering.html#a02b8481ba8f1318dd1123abafb9bd01d">ARMTargetLowering::isShuffleMaskLegal</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classint.html">int</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>M</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>isShuffleMaskLegal - Targets can use this to indicate that they only support *some* VECTOR_SHUFFLE operations, those with specific masks. </p>
<p>By default, if a target supports the VECTOR_SHUFFLE node, all mask values are assumed to be legal. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a4b6d7bad7a605a9b0dd78978ee82ddab">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="ARMISelLowering_8cpp_source.html#l05484">5484</a> of file <a class="el" href="ARMISelLowering_8cpp_source.html">ARMISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ValueTypes_8h_source.html#l00233">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00216">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00225">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00135">llvm::EVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00130">llvm::EVT::is64BitVector()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l05068">isNEONTwoResultShuffleMask()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l05091">isReverseMask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07104">llvm::ShuffleVectorSDNode::isSplatMask()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l04867">isVEXTMask()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l04906">isVREVMask()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l04932">isVTBLMask()</a>, <a class="el" href="AArch64PerfectShuffle_8h_source.html#l00026">PerfectShuffleTable</a>, <a class="el" href="MachineValueType_8h_source.html#l00070">llvm::MVT::v16i8</a>, and <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v8i16</a>.</p>

</div>
</div>
<a class="anchor" id="acb7284db7f63030c26cd605c4afd7fa6"></a><!-- doxytag: member="llvm::ARMTargetLowering::isVectorLoadExtDesirable" ref="acb7284db7f63030c26cd605c4afd7fa6" args="(SDValue ExtVal) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ARMTargetLowering.html#acb7284db7f63030c26cd605c4afd7fa6">ARMTargetLowering::isVectorLoadExtDesirable</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>ExtVal</em></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if folding a vector load into ExtVal (a sign, zero, or any extend node) is profitable. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a7a445d3c995aa785030bdbba0beefdec">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="ARMISelLowering_8cpp_source.html#l10151">10151</a> of file <a class="el" href="ARMISelLowering_8cpp_source.html">ARMISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::ADD</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00118">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00385">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00871">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06661">llvm::SDNode::isOnlyUserOf()</a>, <a class="el" href="TargetLowering_8h_source.html#l00402">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::SUB</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00513">llvm::SDNode::use_begin()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00427">llvm::SDNode::use_empty()</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00111">llvm::AArch64ISD::VSHL</a>.</p>

</div>
</div>
<a class="anchor" id="a8d59d0a2b9e117e74cd61f315aabf247"></a><!-- doxytag: member="llvm::ARMTargetLowering::isZExtFree" ref="a8d59d0a2b9e117e74cd61f315aabf247" args="(SDValue Val, EVT VT2) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ARMTargetLowering.html#a8d59d0a2b9e117e74cd61f315aabf247">ARMTargetLowering::isZExtFree</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if zero-extending the specific node Val to type VT2 is free (either because it's implicitly zero-extended such as <a class="el" href="namespacellvm_1_1ARM.html" title="Define some predicates that are used for node matching.">ARM</a> ldrb / ldrh or because it's folded such as <a class="el" href="namespacellvm_1_1X86.html" title="Define some predicates that are used for node matching.">X86</a> zero-extending loads). </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#ad7525b1f1f76ae8c848b840f250828a2">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="ARMISelLowering_8cpp_source.html#l10130">10130</a> of file <a class="el" href="ARMISelLowering_8cpp_source.html">ARMISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAGNodes_8h_source.html#l00868">llvm::SDValue::getOpcode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00203">llvm::EVT::getSimpleVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00871">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="ValueTypes_8h_source.html#l00110">llvm::EVT::isInteger()</a>, <a class="el" href="ValueTypes_8h_source.html#l00094">llvm::EVT::isSimple()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::LOAD</a>, and <a class="el" href="MachineValueType_8h_source.html#l00163">llvm::MVT::SimpleTy</a>.</p>

</div>
</div>
<a class="anchor" id="a0deb4d55101fd4e34a4f7535256a9f15"></a><!-- doxytag: member="llvm::ARMTargetLowering::LowerAsmOperandForConstraint" ref="a0deb4d55101fd4e34a4f7535256a9f15" args="(SDValue Op, std::string &amp;Constraint, std::vector&lt; SDValue &gt; &amp;Ops, SelectionDAG &amp;DAG) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ARMTargetLowering.html#a0deb4d55101fd4e34a4f7535256a9f15">ARMTargetLowering::LowerAsmOperandForConstraint</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string &amp;&#160;</td>
          <td class="paramname"><em>Constraint</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Ops</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>LowerAsmOperandForConstraint - Lower the specified operand into the Ops vector. </p>
<p>If it is invalid, don't add anything to Ops. If hasMemory is true it means one of the asm constraint of the inline asm instruction being processed is 'm'.</p>
<p>If it is invalid, don't add anything to Ops. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#af6ec97cdccccd552fe3234d495b95c70">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="ARMISelLowering_8cpp_source.html#l10779">10779</a> of file <a class="el" href="ARMISelLowering_8cpp_source.html">ARMISelLowering.cpp</a>.</p>

<p>References <a class="el" href="Casting_8h_source.html#l00285">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00118">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01420">llvm::ConstantSDNode::getSExtValue()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00171">llvm::ARM_AM::getSOImmVal()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00314">llvm::ARM_AM::getT2SOImmVal()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00871">llvm::SDValue::getValueType()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00293">llvm::ARMSubtarget::hasV6T2Ops()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00400">llvm::ARMSubtarget::isThumb()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00401">llvm::ARMSubtarget::isThumb1Only()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00402">llvm::ARMSubtarget::isThumb2()</a>, and <a class="el" href="ARMAddressingModes_8h_source.html#l00229">llvm::ARM_AM::isThumbImmShiftedVal()</a>.</p>

</div>
</div>
<a class="anchor" id="a69482bf1572254076b1544aecb6fd46e"></a><!-- doxytag: member="llvm::ARMTargetLowering::LowerOperation" ref="a69482bf1572254076b1544aecb6fd46e" args="(SDValue Op, SelectionDAG &amp;DAG) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ARMTargetLowering.html#a69482bf1572254076b1544aecb6fd46e">ARMTargetLowering::LowerOperation</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>This callback is invoked for operations that are unsupported by the target, which are registered to use 'custom' lowering, and whose defined values are all legal. </p>
<p>If the target has no operations that require custom lowering, it need not implement this. The default implementation of this aborts. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#ac1d2fe9f694b72600728e7d31fc11b7c">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="ARMISelLowering_8cpp_source.html#l06447">6447</a> of file <a class="el" href="ARMISelLowering_8cpp_source.html">ARMISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00207">llvm::ISD::ADDC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00216">llvm::ISD::ADDE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00655">llvm::ISD::ATOMIC_FENCE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00659">llvm::ISD::ATOMIC_LOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00663">llvm::ISD::ATOMIC_STORE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00474">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00063">llvm::ISD::BlockAddress</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::BR_CC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00539">llvm::ISD::BR_JT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00259">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="Triple_8h_source.html#l00176">llvm::Triple::COFF</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00276">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00061">llvm::ISD::ConstantFP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00063">llvm::ISD::ConstantPool</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00332">llvm::ISD::CTPOP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00332">llvm::ISD::CTTZ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00524">llvm::ISD::DYNAMIC_STACKALLOC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00106">llvm::ISD::EH_SJLJ_LONGJMP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00100">llvm::ISD::EH_SJLJ_SETJMP</a>, <a class="el" href="Triple_8h_source.html#l00177">llvm::Triple::ELF</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l04141">ExpandBITCAST()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00270">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00247">llvm::ISD::FCOPYSIGN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00455">llvm::ISD::FLT_ROUNDS_</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00465">llvm::ISD::FP_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00447">llvm::ISD::FP_ROUND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00433">llvm::ISD::FP_TO_SINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00434">llvm::ISD::FP_TO_UINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00073">llvm::ISD::FRAMEADDR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00509">llvm::ISD::FSINCOS</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00118">llvm::SDValue::getNode()</a>, <a class="el" href="Triple_8h_source.html#l00266">llvm::Triple::getObjectFormat()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00868">llvm::SDValue::getOpcode()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00349">llvm::ARMSubtarget::getTargetTriple()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00066">llvm::ISD::GLOBAL_OFFSET_TABLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00062">llvm::ISD::GlobalAddress</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00062">llvm::ISD::GlobalTLSAddress</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00264">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00139">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="Triple_8h_source.html#l00430">llvm::Triple::isWindowsItaniumEnvironment()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06315">LowerADDC_ADDE_SUBC_SUBE()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l02757">LowerATOMIC_FENCE()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06400">LowerAtomicLoadStore()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l05839">LowerCONCAT_VECTORS()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l02411">LowerConstantPool()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l04389">LowerCTPOP()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l04284">LowerCTTZ()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l05823">LowerEXTRACT_VECTOR_ELT()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l05814">LowerINSERT_VECTOR_ELT()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06061">LowerMUL()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l02789">LowerPREFETCH()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06204">LowerSDIV()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l04404">LowerShift()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06239">LowerUDIV()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l02816">LowerVASTART()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l05637">LowerVECTOR_SHUFFLE()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l04478">LowerVSETCC()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l02389">LowerWRITE_REGISTER()</a>, <a class="el" href="Triple_8h_source.html#l00178">llvm::Triple::MachO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00650">llvm::ISD::PREFETCH</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00073">llvm::ISD::RETURNADDR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00225">llvm::ISD::SADDO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::SDIV</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00197">llvm::ISD::SDIVREM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00339">llvm::ISD::SELECT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00354">llvm::ISD::SELECT_CC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00362">llvm::ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00368">llvm::ISD::SHL_PARTS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00390">llvm::ISD::SINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00368">llvm::ISD::SRA_PARTS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00368">llvm::ISD::SRL_PARTS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00228">llvm::ISD::SSUBO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00207">llvm::ISD::SUBC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00216">llvm::ISD::SUBE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00225">llvm::ISD::UADDO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::UDIV</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00197">llvm::ISD::UDIVREM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00391">llvm::ISD::UINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00228">llvm::ISD::USUBO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00604">llvm::ISD::VASTART</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00298">llvm::ISD::VECTOR_SHUFFLE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00083">llvm::ISD::WRITE_REGISTER</a>.</p>

</div>
</div>
<a class="anchor" id="acf9c0696fe09b5d669548f4b42284647"></a><!-- doxytag: member="llvm::ARMTargetLowering::makeDMB" ref="acf9c0696fe09b5d669548f4b42284647" args="(IRBuilder&lt;&gt; &amp;Builder, ARM_MB::MemBOpt Domain) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Instruction.html">Instruction</a> * <a class="el" href="classllvm_1_1ARMTargetLowering.html#acf9c0696fe09b5d669548f4b42284647">ARMTargetLowering::makeDMB</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1IRBuilder.html">IRBuilder</a>&lt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>Builder</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85">ARM_MB::MemBOpt</a>&#160;</td>
          <td class="paramname"><em>Domain</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ARMISelLowering_8cpp_source.html#l11194">11194</a> of file <a class="el" href="ARMISelLowering_8cpp_source.html">ARMISelLowering.cpp</a>.</p>

<p>References <a class="el" href="IRBuilder_8h_source.html#l01470">llvm::IRBuilder&lt; preserveNames, T, Inserter &gt;::CreateCall()</a>, <a class="el" href="Function_8cpp_source.html#l00866">llvm::Intrinsic::getDeclaration()</a>, <a class="el" href="IRBuilder_8h_source.html#l00079">llvm::IRBuilderBase::GetInsertBlock()</a>, <a class="el" href="IRBuilder_8h_source.html#l00277">llvm::IRBuilderBase::getInt32()</a>, <a class="el" href="BasicBlock_8h_source.html#l00111">llvm::BasicBlock::getParent()</a>, <a class="el" href="GlobalValue_8h_source.html#l00360">llvm::GlobalValue::getParent()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00326">llvm::ARMSubtarget::hasDataBarrier()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00290">llvm::ARMSubtarget::hasV6Ops()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00404">llvm::ARMSubtarget::isMClass()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00400">llvm::ARMSubtarget::isThumb()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, and <a class="el" href="ARMBaseInfo_8h_source.html#l00138">llvm::ARM_MB::SY</a>.</p>

<p>Referenced by <a class="el" href="ARMISelLowering_8cpp_source.html#l11224">emitLeadingFence()</a>, and <a class="el" href="ARMISelLowering_8cpp_source.html#l11252">emitTrailingFence()</a>.</p>

</div>
</div>
<a class="anchor" id="acc36d5035813dbde2ed5025872a65664"></a><!-- doxytag: member="llvm::ARMTargetLowering::PerformCMOVCombine" ref="acc36d5035813dbde2ed5025872a65664" args="(SDNode *N, SelectionDAG &amp;DAG) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ARMTargetLowering.html#acc36d5035813dbde2ed5025872a65664">ARMTargetLowering::PerformCMOVCombine</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PerformCMOVCombine - Target-specific DAG combining for <a class="el" href="namespacellvm_1_1ARMISD.html#a2e41e02d8e1c0ff6c5a48860e87476b9aee74cff1cb1ea095617b5fa044e342db">ARMISD::CMOV</a>. </p>
<p>FIXME: Turn this into a target neutral optimization? </p>

<p>Definition at line <a class="el" href="ARMISelLowering_8cpp_source.html#l09925">9925</a> of file <a class="el" href="ARMISelLowering_8cpp_source.html">ARMISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00057">llvm::ISD::AssertZext</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00062">llvm::ARMISD::CMOV</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00057">llvm::ARMISD::CMPZ</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02023">llvm::SelectionDAG::computeKnownBits()</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00030">llvm::ARMCC::EQ</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00118">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05291">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00868">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00877">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00572">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01456">llvm::SelectionDAG::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00625">llvm::SDNode::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00031">llvm::ARMCC::NE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00826">llvm::ISD::SETNE</a>.</p>

<p>Referenced by <a class="el" href="ARMISelLowering_8cpp_source.html#l09987">PerformDAGCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="a8e96878324f2ca0f847e369f839cfd23"></a><!-- doxytag: member="llvm::ARMTargetLowering::PerformDAGCombine" ref="a8e96878324f2ca0f847e369f839cfd23" args="(SDNode *N, DAGCombinerInfo &amp;DCI) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ARMTargetLowering.html#a8e96878324f2ca0f847e369f839cfd23">ARMTargetLowering::PerformDAGCombine</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>This method will be invoked for all target nodes and for any target-independent nodes that the target has registered with invoke it for. </p>
<p>The semantics are as follows: Return <a class="el" href="classllvm_1_1Value.html" title="LLVM Value Representation.">Value</a>: SDValue.Val == 0 - No change was made SDValue.Val == N - N was replaced, is dead, and is already handled. otherwise - N should be replaced by the returned Operand.</p>
<p>In addition, methods provided by DAGCombinerInfo may be used to perform more complex transformations. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a23088f6e5065a437e6448022592ad85c">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="ARMISelLowering_8cpp_source.html#l09987">9987</a> of file <a class="el" href="ARMISelLowering_8cpp_source.html">ARMISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00207">llvm::ISD::ADDC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00318">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00383">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00182">llvm::ARMISD::BFI</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00173">llvm::ARMISD::BUILD_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00259">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00062">llvm::ARMISD::CMOV</a>, <a class="el" href="TargetLowering_8h_source.html#l02136">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00234">llvm::ISD::FDIV</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00433">llvm::ISD::FP_TO_SINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00434">llvm::ISD::FP_TO_UINT</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00385">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00572">llvm::SDNode::getOperand()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00264">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00154">llvm::ISD::INTRINSIC_VOID</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00147">llvm::ISD::INTRINSIC_W_CHAIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00139">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::LOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00318">llvm::ISD::OR</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08172">PerformADDCCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08203">PerformADDCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08364">PerformANDCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08762">PerformARMBUILD_VECTORCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08626">PerformBFICombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08727">PerformBUILD_VECTORCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l09925">PerformCMOVCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l09800">PerformExtendCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08854">PerformInsertEltCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l09603">PerformIntrinsicCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l09262">PerformLOADCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08280">PerformMULCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08408">PerformORCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l09840">PerformSELECT_CCCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l09750">PerformShiftCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l09276">PerformSTORECombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08220">PerformSUBCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l09455">PerformVCVTCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l09510">PerformVDIVCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l09232">PerformVDUPLANECombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08880">PerformVECTOR_SHUFFLECombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l09141">PerformVLDCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08695">PerformVMOVDRRCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08651">PerformVMOVRRDCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08605">PerformXORCombine()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00354">llvm::ISD::SELECT_CC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00377">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::STORE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::SUB</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00148">llvm::ARMISD::VDUPLANE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00298">llvm::ISD::VECTOR_SHUFFLE</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00193">llvm::ARMISD::VLD2DUP</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00194">llvm::ARMISD::VLD3DUP</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00195">llvm::ARMISD::VLD4DUP</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00078">llvm::ARMISD::VMOVDRR</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00077">llvm::ARMISD::VMOVRRD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00318">llvm::ISD::XOR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00380">llvm::ISD::ZERO_EXTEND</a>.</p>

</div>
</div>
<a class="anchor" id="a28af47b21a8953afd3568b40acf3424d"></a><!-- doxytag: member="llvm::ARMTargetLowering::ReplaceNodeResults" ref="a28af47b21a8953afd3568b40acf3424d" args="(SDNode *N, SmallVectorImpl&lt; SDValue &gt; &amp;Results, SelectionDAG &amp;DAG) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ARMTargetLowering.html#a28af47b21a8953afd3568b40acf3424d">ARMTargetLowering::ReplaceNodeResults</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Results</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ReplaceNodeResults - Replace the results of node with an illegal result type with new values built out of custom code. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a18263310fa576c9f859793984120ac59">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="ARMISelLowering_8cpp_source.html#l06528">6528</a> of file <a class="el" href="ARMISelLowering_8cpp_source.html">ARMISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00474">llvm::ISD::BITCAST</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l04440">Expand64BitShift()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l04141">ExpandBITCAST()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l04118">ExpandREAD_REGISTER()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00118">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00385">llvm::SDNode::getOpcode()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="SmallVector_8h_source.html#l00222">llvm::SmallVectorTemplateBase&lt; T, isPodLike &gt;::push_back()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00082">llvm::ISD::READ_REGISTER</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00621">llvm::ISD::READCYCLECOUNTER</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06410">ReplaceREADCYCLECOUNTER()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::SRA</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::SRL</a>.</p>

</div>
</div>
<a class="anchor" id="a065857c80d8381334bc9efa8b69fb5af"></a><!-- doxytag: member="llvm::ARMTargetLowering::shouldAlignPointerArgs" ref="a065857c80d8381334bc9efa8b69fb5af" args="(CallInst *CI, unsigned &amp;MinSize, unsigned &amp;PrefAlign) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ARMTargetLowering.html#a065857c80d8381334bc9efa8b69fb5af">ARMTargetLowering::shouldAlignPointerArgs</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1CallInst.html">CallInst</a> *&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if the pointer arguments to CI should be aligned by aligning the object whose address is being passed. </p>
<p>If so then MinSize is set to the minimum size the object must be to be aligned and PrefAlign is set to the preferred alignment. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a291862d73e80a952c9cfeaf198917b7d">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="ARMISelLowering_8cpp_source.html#l01175">1175</a> of file <a class="el" href="ARMISelLowering_8cpp_source.html">ARMISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ARMSubtarget_8h_source.html#l00290">llvm::ARMSubtarget::hasV6Ops()</a>, and <a class="el" href="ARMSubtarget_8h_source.html#l00404">llvm::ARMSubtarget::isMClass()</a>.</p>

</div>
</div>
<a class="anchor" id="a7a185e1e62cf599211822cc65db54242"></a><!-- doxytag: member="llvm::ARMTargetLowering::shouldConvertConstantLoadToIntImm" ref="a7a185e1e62cf599211822cc65db54242" args="(const APInt &amp;Imm, Type *Ty) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ARMTargetLowering.html#a7a185e1e62cf599211822cc65db54242">ARMTargetLowering::shouldConvertConstantLoadToIntImm</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Imm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Type.html">Type</a> *&#160;</td>
          <td class="paramname"><em>Ty</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Returns true if it is beneficial to convert a load of a constant to just the constant itself. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a6a48caf02a38f00708f308ad590340b4">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="ARMISelLowering_8cpp_source.html#l11182">11182</a> of file <a class="el" href="ARMISelLowering_8cpp_source.html">ARMISelLowering.cpp</a>.</p>

<p>References <a class="el" href="TGLexer_8h_source.html#l00046">llvm::tgtok::Bits</a>, <a class="el" href="Type_8cpp_source.html#l00121">llvm::Type::getPrimitiveSizeInBits()</a>, and <a class="el" href="Type_8h_source.html#l00193">llvm::Type::isIntegerTy()</a>.</p>

</div>
</div>
<a class="anchor" id="aaf2ec61cf294d5cbd617f96e32226818"></a><!-- doxytag: member="llvm::ARMTargetLowering::shouldExpandAtomicLoadInIR" ref="aaf2ec61cf294d5cbd617f96e32226818" args="(LoadInst *LI) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ARMTargetLowering.html#aaf2ec61cf294d5cbd617f96e32226818">ARMTargetLowering::shouldExpandAtomicLoadInIR</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LoadInst.html">LoadInst</a> *&#160;</td>
          <td class="paramname"><em>LI</em></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Returns true if the given (atomic) load should be expanded by the IR-level AtomicExpand pass into a load-linked instruction (through <a class="el" href="classllvm_1_1ARMTargetLowering.html#a6f297caa0a8375388c19efafadf2e279" title="Perform a load-linked operation on Addr, returning a &quot;Value *&quot; with the corresponding pointee type...">emitLoadLinked()</a>). </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a18c304b980cd87d600c0209d8cd4067e">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="ARMISelLowering_8cpp_source.html#l11289">11289</a> of file <a class="el" href="ARMISelLowering_8cpp_source.html">ARMISelLowering.cpp</a>.</p>

<p>References <a class="el" href="Type_8cpp_source.html#l00121">llvm::Type::getPrimitiveSizeInBits()</a>, <a class="el" href="Value_8h_source.html#l00214">llvm::Value::getType()</a>, and <a class="el" href="ARMSubtarget_8h_source.html#l00404">llvm::ARMSubtarget::isMClass()</a>.</p>

</div>
</div>
<a class="anchor" id="a2195b25d6503c440af1c5585405fb752"></a><!-- doxytag: member="llvm::ARMTargetLowering::shouldExpandAtomicRMWInIR" ref="a2195b25d6503c440af1c5585405fb752" args="(AtomicRMWInst *AI) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1TargetLoweringBase.html#adeabdd270093132df001630ef9fc8156">TargetLoweringBase::AtomicRMWExpansionKind</a> <a class="el" href="classllvm_1_1ARMTargetLowering.html#a2195b25d6503c440af1c5585405fb752">ARMTargetLowering::shouldExpandAtomicRMWInIR</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1AtomicRMWInst.html">AtomicRMWInst</a> *&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Returns how the IR-level AtomicExpand pass should expand the given AtomicRMW, if at all. </p>
<p>Default is to never expand. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#abaecd77814d1cf99fe22e6deabe93e25">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="ARMISelLowering_8cpp_source.html#l11297">11297</a> of file <a class="el" href="ARMISelLowering_8cpp_source.html">ARMISelLowering.cpp</a>.</p>

<p>References <a class="el" href="Type_8cpp_source.html#l00121">llvm::Type::getPrimitiveSizeInBits()</a>, <a class="el" href="Value_8h_source.html#l00214">llvm::Value::getType()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00404">llvm::ARMSubtarget::isMClass()</a>, and <a class="el" href="TargetLowering_8h_source.html#l00132">llvm::TargetLoweringBase::None</a>.</p>

</div>
</div>
<a class="anchor" id="a2dea0aa5076b9ae88a8a8906744037a0"></a><!-- doxytag: member="llvm::ARMTargetLowering::shouldExpandAtomicStoreInIR" ref="a2dea0aa5076b9ae88a8a8906744037a0" args="(StoreInst *SI) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ARMTargetLowering.html#a2dea0aa5076b9ae88a8a8906744037a0">ARMTargetLowering::shouldExpandAtomicStoreInIR</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StoreInst.html">StoreInst</a> *&#160;</td>
          <td class="paramname"><em>SI</em></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Returns true if the given (atomic) store should be expanded by the IR-level AtomicExpand pass into an "atomic xchg" which ignores its input. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a02bbc82ca225eda3135451b4b4d3cada">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="ARMISelLowering_8cpp_source.html#l11277">11277</a> of file <a class="el" href="ARMISelLowering_8cpp_source.html">ARMISelLowering.cpp</a>.</p>

<p>References <a class="el" href="Type_8cpp_source.html#l00121">llvm::Type::getPrimitiveSizeInBits()</a>, <a class="el" href="Value_8h_source.html#l00214">llvm::Value::getType()</a>, <a class="el" href="Instructions_8h_source.html#l00396">llvm::StoreInst::getValueOperand()</a>, and <a class="el" href="ARMSubtarget_8h_source.html#l00404">llvm::ARMSubtarget::isMClass()</a>.</p>

</div>
</div>
<a class="anchor" id="a8173ebe603010d1784752c85e359cc85"></a><!-- doxytag: member="llvm::ARMTargetLowering::useLoadStackGuardNode" ref="a8173ebe603010d1784752c85e359cc85" args="() const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ARMTargetLowering.html#a8173ebe603010d1784752c85e359cc85">ARMTargetLowering::useLoadStackGuardNode</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>If this function returns true, <a class="el" href="classllvm_1_1SelectionDAGBuilder.html" title="SelectionDAGBuilder - This is the common target-independent lowering implementation that is parameter...">SelectionDAGBuilder</a> emits a LOAD_STACK_GUARD node when it is lowering Intrinsic::stackprotector. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a50511288430351ea4397a2bfb3619995">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="ARMISelLowering_8cpp_source.html#l11305">11305</a> of file <a class="el" href="ARMISelLowering_8cpp_source.html">ARMISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ARMSubtarget_8h_source.html#l00360">llvm::ARMSubtarget::isTargetMachO()</a>.</p>

</div>
</div>
<a class="anchor" id="ad605f833179d4fecc1f4e0e8ca0fe2f1"></a><!-- doxytag: member="llvm::ARMTargetLowering::useSoftFloat" ref="ad605f833179d4fecc1f4e0e8ca0fe2f1" args="() const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ARMTargetLowering.html#ad605f833179d4fecc1f4e0e8ca0fe2f1">ARMTargetLowering::useSoftFloat</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#aea5d57ce7e915595729ce32c4c8b69ee">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="ARMISelLowering_8cpp_source.html#l00962">962</a> of file <a class="el" href="ARMISelLowering_8cpp_source.html">ARMISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ARMSubtarget_8h_source.html#l00399">llvm::ARMSubtarget::useSoftFloat()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="ARMISelLowering_8h_source.html">ARMISelLowering.h</a></li>
<li><a class="el" href="ARMISelLowering_8cpp_source.html">ARMISelLowering.cpp</a></li>
</ul>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jul 2 2015 04:41:10 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
