v 20130925 2
C 40000 40000 0 0 0 title-B.sym
T 50100 40700 9 10 1 0 0 0 1
CPLD
T 50100 40100 9 10 1 0 0 0 1
1
T 51600 40100 9 10 1 0 0 0 1
1
T 54000 40100 9 10 1 0 0 0 1
S A Burrows
T 53900 40400 9 10 1 0 0 0 1
A
T 50100 40400 9 10 1 0 0 0 1
CPLD.sch
T 52900 40700 9 8 1 0 0 0 1
Reference: LATTICE MachXO2 1200 ZE, Sheets 3 of 5 & 4 of 5
C 40300 44100 1 0 0 LCMX027000HE.sym
{
T 40300 49150 5 10 0 0 0 0 1
device=LCMX02-7000HE
T 52700 46100 5 10 1 1 0 6 1
refdes=U3
T 40300 49350 5 10 0 0 0 0 1
footprint=LQFP144_20
}
N 40500 40500 40500 44100 4
N 40500 43700 40900 43700 4
N 40700 43700 40700 44100 4
N 40900 43700 40900 44100 4
C 41400 42500 1 180 0 capacitor-1.sym
{
T 41200 41800 5 10 0 0 180 0 1
device=CAPACITOR
T 41200 41600 5 10 0 0 180 0 1
symversion=0.1
T 41400 42500 5 10 0 1 0 0 1
footprint=SMD_CHIP 603
T 40900 42500 5 10 1 1 180 0 1
refdes=C17
T 41000 42400 5 10 1 1 0 0 1
value=0.1 μF
}
C 41400 41900 1 180 0 capacitor-1.sym
{
T 41200 41200 5 10 0 0 180 0 1
device=CAPACITOR
T 41200 41000 5 10 0 0 180 0 1
symversion=0.1
T 41400 41900 5 10 0 1 0 0 1
footprint=SMD_CHIP 603
T 40900 41900 5 10 1 1 180 0 1
refdes=C16
T 41000 41800 5 10 1 1 0 0 1
value=0.1 μF
}
C 41400 41300 1 180 0 capacitor-1.sym
{
T 41200 40600 5 10 0 0 180 0 1
device=CAPACITOR
T 41200 40400 5 10 0 0 180 0 1
symversion=0.1
T 41400 41300 5 10 0 1 0 0 1
footprint=SMD_CHIP 603
T 40900 41300 5 10 1 1 180 0 1
refdes=C15
T 41000 41200 5 10 1 1 0 0 1
value=0.1 μF
}
C 41400 40700 1 180 0 capacitor-1.sym
{
T 41200 40000 5 10 0 0 180 0 1
device=CAPACITOR
T 41200 39800 5 10 0 0 180 0 1
symversion=0.1
T 41400 40700 5 10 0 1 0 0 1
footprint=SMD_CHIP 603
T 40900 40700 5 10 1 1 180 0 1
refdes=C14
T 41000 40600 5 10 1 1 0 0 1
value=0.01 μF
}
N 41400 42300 41400 40500 4
C 41700 40400 1 90 0 gnd-1.sym
C 40500 40300 1 90 0 3.3V-plus-1.sym
C 50400 44100 1 270 0 io-1.sym
{
T 50600 42900 5 10 0 1 90 0 1
net=TMS:1
T 51000 43900 5 10 0 0 270 0 1
device=none
T 50500 42900 5 10 1 1 90 1 1
value=TMS
}
C 50600 44100 1 270 0 io-1.sym
{
T 50800 42900 5 10 0 1 90 0 1
net=TCK:1
T 51200 43900 5 10 0 0 270 0 1
device=none
T 50700 42900 5 10 1 1 90 1 1
value=TCK
}
C 51200 44100 1 270 0 io-1.sym
{
T 51400 42900 5 10 0 1 90 0 1
net=TDI:1
T 51800 43900 5 10 0 0 270 0 1
device=none
T 51300 42900 5 10 1 1 90 1 1
value=TDI
}
C 51400 44100 1 270 0 io-1.sym
{
T 51600 42900 5 10 0 1 90 0 1
net=TDO:1
T 52000 43900 5 10 0 0 270 0 1
device=none
T 51500 42900 5 10 1 1 90 1 1
value=TDO
}
C 50200 44100 1 270 0 io-1.sym
{
T 50300 43300 5 10 0 1 270 0 1
net=CPLD_OSC:1
T 50800 43900 5 10 0 0 270 0 1
device=none
T 50300 42300 5 10 1 1 90 1 1
value=CPLD_OSC
}
N 53700 44100 53700 43900 4
C 55800 42200 1 90 0 capacitor-1.sym
{
T 55100 42400 5 10 0 0 90 0 1
device=CAPACITOR
T 54900 42400 5 10 0 0 90 0 1
symversion=0.1
T 55800 42200 5 10 0 1 270 0 1
footprint=SMD_CHIP 603
T 55900 42900 5 10 1 1 180 0 1
refdes=C9
T 55600 42400 5 10 1 1 0 0 1
value=0.1 μF
}
C 55300 42200 1 90 0 capacitor-1.sym
{
T 54600 42400 5 10 0 0 90 0 1
device=CAPACITOR
T 54400 42400 5 10 0 0 90 0 1
symversion=0.1
T 55300 42200 5 10 0 1 270 0 1
footprint=SMD_CHIP 603
T 55400 42900 5 10 1 1 180 0 1
refdes=C8
T 55100 42400 5 10 1 1 0 0 1
value=0.1 μF
}
C 54800 42200 1 90 0 capacitor-1.sym
{
T 54100 42400 5 10 0 0 90 0 1
device=CAPACITOR
T 53900 42400 5 10 0 0 90 0 1
symversion=0.1
T 54800 42200 5 10 0 1 270 0 1
footprint=SMD_CHIP 603
T 54900 42900 5 10 1 1 180 0 1
refdes=C7
T 54600 42400 5 10 1 1 0 0 1
value=0.1 μF
}
N 53700 43200 55600 43200 4
C 54300 42200 1 90 0 capacitor-1.sym
{
T 53600 42400 5 10 0 0 90 0 1
device=CAPACITOR
T 53400 42400 5 10 0 0 90 0 1
symversion=0.1
T 54300 42200 5 10 0 1 270 0 1
footprint=SMD_CHIP 603
T 54000 42900 5 10 1 1 180 0 1
refdes=C6
T 53400 42400 5 10 1 1 0 0 1
value=0.01 μF
}
C 54000 41500 1 0 0 gnd-1.sym
N 53900 43900 53500 43900 4
N 54100 43200 54100 43100 4
N 54600 43200 54600 43100 4
N 55100 43100 55100 43200 4
N 55600 43100 55600 43200 4
N 54100 42200 54100 41800 4
N 54600 42200 54600 42000 4
N 55100 42200 55100 42000 4
N 55600 42200 55600 42000 4
N 53500 43900 53500 44100 4
N 55600 42000 54100 42000 4
N 53900 44100 53900 43900 4
C 53900 43200 1 0 0 3.3V-plus-1.sym
C 53600 50500 1 270 0 capacitor-1.sym
{
T 54300 50300 5 10 0 0 270 0 1
device=CAPACITOR
T 54500 50300 5 10 0 0 270 0 1
symversion=0.1
T 53600 50500 5 10 0 1 270 0 1
footprint=SMD_CHIP 603
T 53800 50200 5 10 1 1 0 0 1
refdes=C10
T 53800 49800 5 10 1 1 0 0 1
value=0.01 μF
}
C 54300 50500 1 270 0 capacitor-1.sym
{
T 55000 50300 5 10 0 0 270 0 1
device=CAPACITOR
T 55200 50300 5 10 0 0 270 0 1
symversion=0.1
T 54300 50500 5 10 0 1 270 0 1
footprint=SMD_CHIP 603
T 54300 50500 5 10 0 1 270 0 1
footprint=SMD_CHIP 603
T 54500 50200 5 10 1 1 0 0 1
refdes=C11
T 54500 49800 5 10 1 1 0 0 1
value=0.1 μF
}
C 55000 50500 1 270 0 capacitor-1.sym
{
T 55700 50300 5 10 0 0 270 0 1
device=CAPACITOR
T 55900 50300 5 10 0 0 270 0 1
symversion=0.1
T 55000 50500 5 10 0 1 270 0 1
footprint=SMD_CHIP 603
T 55200 50200 5 10 1 1 0 0 1
refdes=C12
T 55200 49800 5 10 1 1 0 0 1
value=0.1 μF
}
C 55700 50500 1 270 0 capacitor-1.sym
{
T 56400 50300 5 10 0 0 270 0 1
device=CAPACITOR
T 56600 50300 5 10 0 0 270 0 1
symversion=0.1
T 55700 50500 5 10 0 0 270 0 1
footprint=SMD_CHIP 603
T 56000 50200 5 10 1 1 0 0 1
refdes=C13
T 55900 49800 5 10 1 1 0 0 1
value=0.1 μF
}
C 55800 49300 1 0 0 gnd-1.sym
N 53800 49600 55900 49600 4
C 53600 50500 1 0 0 3.3V-plus-1.sym
N 53900 48300 53500 48300 4
N 53700 48300 53700 47900 4
N 53500 47900 53500 50500 4
C 51500 49000 1 180 0 io-1.sym
{
T 51300 48400 5 10 0 0 180 0 1
device=none
T 49700 48800 5 10 0 1 0 0 1
net=MEAS_5V:1
T 50700 48900 5 10 1 1 180 1 1
value=MEAS_5V
}
C 51500 49200 1 180 0 io-1.sym
{
T 51300 48600 5 10 0 0 180 0 1
device=none
T 49800 49000 5 10 0 1 0 0 1
net=MEAS_3_3V_SD:1
T 50700 49100 5 10 1 1 180 1 1
value=MEAS_3_3V_SD
}
C 51500 49600 1 180 0 io-1.sym
{
T 51300 49000 5 10 0 0 180 0 1
device=none
T 49700 49400 5 10 0 1 0 0 1
net=MEAS_3_3V:1
T 50700 49500 5 10 1 1 180 1 1
value=MEAS_3_3V
}
C 51500 49400 1 180 0 io-1.sym
{
T 51300 48800 5 10 0 0 180 0 1
device=none
T 49800 49200 5 10 0 1 0 0 1
net=MEAS_3_3V_ADC:1
T 50700 49300 5 10 1 1 180 1 1
value=MEAS_3_3V_ADC
}
N 51500 48700 51700 48700 4
N 51500 48900 51900 48900 4
N 51500 49100 52300 49100 4
N 51500 49300 52500 49300 4
N 51500 49500 52700 49500 4
N 52700 49500 52700 47900 4
N 52500 49300 52500 47900 4
N 52300 49100 52300 47900 4
N 51900 48900 51900 47900 4
N 51700 48700 51700 47900 4
N 48900 49000 48900 48800 4
N 48900 48800 49300 48800 4
N 49300 48800 49300 47900 4
N 49100 47900 49100 48600 4
N 49100 48600 48700 48600 4
N 48700 48600 48700 49000 4
N 48900 48400 48500 48400 4
N 48500 48400 48500 49000 4
N 48900 47900 48900 48400 4
N 48700 48200 48300 48200 4
N 48700 47900 48700 48200 4
N 48300 48200 48300 49000 4
N 53500 50500 55900 50500 4
N 53900 48300 53900 47900 4
C 42800 48100 1 90 0 io-1.sym
{
T 42800 48900 5 10 0 1 90 0 1
net=SCLK:1
T 42200 48300 5 10 0 0 90 0 1
device=none
T 42700 48900 5 10 1 1 90 1 1
value=SCLK
}
C 43000 48100 1 90 0 io-1.sym
{
T 43000 48900 5 10 0 1 90 0 1
net=SDO:1
T 42400 48300 5 10 0 0 90 0 1
device=none
T 42900 48900 5 10 1 1 90 1 1
value=SDO
}
N 42700 47900 42700 48100 4
N 42900 48100 42900 47900 4
C 41300 50800 1 270 0 capacitor-1.sym
{
T 42000 50600 5 10 0 0 270 0 1
device=CAPACITOR
T 42200 50600 5 10 0 0 270 0 1
symversion=0.1
T 41300 50800 5 10 0 1 0 0 1
footprint=SMD_CHIP 603
T 41100 50500 5 10 1 1 0 0 1
refdes=C18
T 40800 50100 5 10 1 1 0 0 1
value=0.01 μF
}
C 41900 50800 1 270 0 capacitor-1.sym
{
T 42600 50600 5 10 0 0 270 0 1
device=CAPACITOR
T 42800 50600 5 10 0 0 270 0 1
symversion=0.1
T 41900 50800 5 10 0 1 0 0 1
footprint=SMD_CHIP 603
T 42100 50500 5 10 1 1 0 0 1
refdes=C19
T 42100 50100 5 10 1 1 0 0 1
value=0.1 μF
}
C 42500 50800 1 270 0 capacitor-1.sym
{
T 43200 50600 5 10 0 0 270 0 1
device=CAPACITOR
T 43400 50600 5 10 0 0 270 0 1
symversion=0.1
T 42500 50800 5 10 0 1 0 0 1
footprint=SMD_CHIP 603
T 42700 50500 5 10 1 1 0 0 1
refdes=C20
T 42700 50100 5 10 1 1 0 0 1
value=0.1 μF
}
C 43100 50800 1 270 0 capacitor-1.sym
{
T 43800 50600 5 10 0 0 270 0 1
device=CAPACITOR
T 44000 50600 5 10 0 0 270 0 1
symversion=0.1
T 43100 50800 5 10 0 1 0 0 1
footprint=SMD_CHIP 603
T 43300 50500 5 10 1 1 0 0 1
refdes=C21
T 43300 50100 5 10 1 1 0 0 1
value=0.1 μF
}
N 43300 49900 41500 49900 4
C 43200 49600 1 0 0 gnd-1.sym
N 40500 50800 43300 50800 4
N 40700 47900 40700 48300 4
N 40900 47900 40900 48300 4
N 40900 48300 40500 48300 4
N 40500 47900 40500 50800 4
C 45200 40500 1 0 0 connector5-1.sym
{
T 47000 42000 5 10 0 0 0 0 1
device=CONNECTOR_5
T 45200 40500 5 10 0 0 0 0 1
footprint=HEADER5
T 45300 42200 5 10 1 1 0 0 1
refdes=J3
}
C 47000 41800 1 0 0 io-1.sym
{
T 48200 42000 5 10 0 1 180 0 1
net=TDO:1
T 47200 42400 5 10 0 0 0 0 1
device=none
T 48200 41900 5 10 1 1 180 1 1
value=TDO
}
C 47000 41500 1 0 0 io-1.sym
{
T 48200 41700 5 10 0 1 180 0 1
net=TDI:1
T 47200 42100 5 10 0 0 0 0 1
device=none
T 48200 41600 5 10 1 1 180 1 1
value=TDI
}
C 46900 40300 1 0 0 gnd-1.sym
N 46900 40700 47300 40700 4
N 46900 41000 47000 41000 4
N 46900 41300 48500 41300 4
N 46900 41600 47000 41600 4
N 46900 41900 47000 41900 4
C 43200 41600 1 0 0 io-1.sym
{
T 44000 41700 5 10 0 1 0 0 1
net=SD_CS:1
T 43400 42200 5 10 0 0 0 0 1
device=none
T 44100 41700 5 10 1 1 0 1 1
value=SD_CS
}
C 43200 40800 1 0 0 io-1.sym
{
T 44000 40900 5 10 0 1 0 0 1
net=SDI:1
T 43400 41400 5 10 0 0 0 0 1
device=none
T 44100 40900 5 10 1 1 0 1 1
value=SDI
}
C 43200 41200 1 0 0 io-1.sym
{
T 44000 41300 5 10 0 1 0 0 1
net=SCLK:1
T 43400 41800 5 10 0 0 0 0 1
device=none
T 44100 41300 5 10 1 1 0 1 1
value=SCLK
}
C 43200 40400 1 0 0 io-1.sym
{
T 44000 40500 5 10 0 1 0 0 1
net=SDO:1
T 43400 41000 5 10 0 0 0 0 1
device=none
T 44100 40500 5 10 1 1 0 1 1
value=SDO
}
C 43200 42000 1 0 0 io-1.sym
{
T 44000 42000 5 10 0 1 0 0 1
net=ADC_CS:1
T 43400 42600 5 10 0 0 0 0 1
device=none
T 44000 42100 5 10 1 1 0 1 1
value=ADC_CS
}
C 41800 42300 1 0 0 3.3V-plus-1.sym
C 42200 42000 1 0 0 resistor-1.sym
{
T 42500 42400 5 10 0 0 0 0 1
device=RESISTOR
T 42200 42000 5 10 0 1 0 0 1
footprint=SMD_CHIP 603
T 42100 42200 5 10 1 1 0 0 1
refdes=R48
T 42500 42200 5 10 1 1 0 0 1
value=2.2k Ω
}
C 42200 41600 1 0 0 resistor-1.sym
{
T 42500 42000 5 10 0 0 0 0 1
device=RESISTOR
T 42200 41600 5 10 0 1 0 0 1
footprint=SMD_CHIP 603
T 42100 41800 5 10 1 1 0 0 1
refdes=R49
T 42500 41800 5 10 1 1 0 0 1
value=2.2k Ω
}
C 42200 41200 1 0 0 resistor-1.sym
{
T 42500 41600 5 10 0 0 0 0 1
device=RESISTOR
T 42200 41200 5 10 0 1 0 0 1
footprint=SMD_CHIP 603
T 42100 41400 5 10 1 1 0 0 1
refdes=R50
T 42500 41400 5 10 1 1 0 0 1
value=2.2k Ω
}
C 42200 40800 1 0 0 resistor-1.sym
{
T 42500 41200 5 10 0 0 0 0 1
device=RESISTOR
T 42200 40800 5 10 0 1 0 0 1
footprint=SMD_CHIP 603
T 42100 41000 5 10 1 1 0 0 1
refdes=R51
T 42500 41000 5 10 1 1 0 0 1
value=2.2k Ω
}
C 42200 40400 1 0 0 resistor-1.sym
{
T 42500 40800 5 10 0 0 0 0 1
device=RESISTOR
T 42200 40400 5 10 0 1 0 0 1
footprint=SMD_CHIP 603
T 42100 40600 5 10 1 1 0 0 1
refdes=R52
T 42500 40600 5 10 1 1 0 0 1
value=2.2k Ω
}
N 43200 42100 43100 42100 4
N 43200 41700 43100 41700 4
N 43100 41300 43200 41300 4
N 43200 40900 43100 40900 4
N 43200 40500 43100 40500 4
N 42000 40500 42000 42300 4
N 42000 40500 42200 40500 4
N 42200 40900 42000 40900 4
N 42200 41300 42000 41300 4
N 42200 41700 42000 41700 4
N 42200 42100 42000 42100 4
C 47000 40900 1 0 0 io-1.sym
{
T 48200 41100 5 10 0 1 180 0 1
net=TMS:1
T 47200 41500 5 10 0 0 0 0 1
device=none
T 48200 41000 5 10 1 1 180 1 1
value=TMS
}
C 48500 41200 1 0 0 io-1.sym
{
T 49700 41400 5 10 0 1 180 0 1
net=TCK:1
T 48700 41800 5 10 0 0 0 0 1
device=none
T 49200 41500 5 10 1 1 180 1 1
value=TCK
}
C 40500 50400 1 90 0 3.3V-plus-1.sym
C 55400 43400 1 0 0 gnd-1.sym
N 54100 44100 54100 43900 4
N 54100 43900 55500 43900 4
N 55500 43700 55500 44100 4
N 55300 44100 55300 43900 4
N 55100 44100 55100 43900 4
N 54900 44100 54900 43900 4
N 54700 44100 54700 43900 4
N 54500 44100 54500 43900 4
N 54300 44100 54300 43900 4
N 55100 48100 55100 47900 4
N 55300 47900 55300 48100 4
N 55500 47900 55500 48100 4
N 55700 47900 55700 48100 4
N 55100 48100 56200 48100 4
C 56100 47600 1 0 0 gnd-1.sym
N 56200 48100 56200 47900 4
N 54100 47900 54100 48300 4
N 54100 48300 54700 48300 4
N 54700 47900 54700 48600 4
N 54500 47900 54500 48300 4
N 54300 47900 54300 48300 4
C 47600 44100 1 270 0 io-1.sym
{
T 48200 43900 5 10 0 0 270 0 1
device=none
T 47800 42100 5 10 0 1 90 0 1
net=3.3V_ADC_EN:1
T 47700 42100 5 10 1 1 90 1 1
value=3.3V_ADC_EN
}
C 47400 44100 1 270 0 io-1.sym
{
T 48000 43900 5 10 0 0 270 0 1
device=none
T 47600 42200 5 10 0 1 90 0 1
net=3.3V_SD_EN:1
T 47500 42200 5 10 1 1 90 1 1
value=3.3V_SD_EN
}
C 41400 44100 1 270 0 io-1.sym
{
T 41600 42600 5 10 0 1 90 0 1
net=12V_EN:1
T 42000 43900 5 10 0 0 270 0 1
device=none
T 41300 43100 5 10 1 1 90 1 1
value=12V_EN
}
C 48200 44100 1 270 0 io-1.sym
{
T 48300 43300 5 10 0 1 270 0 1
net=RX:1
T 48800 43900 5 10 0 0 270 0 1
device=none
T 48300 43000 5 10 1 1 90 1 1
value=RX
}
C 48400 44100 1 270 0 io-1.sym
{
T 48500 43300 5 10 0 1 270 0 1
net=TX:1
T 49000 43900 5 10 0 0 270 0 1
device=none
T 48500 43000 5 10 1 1 90 1 1
value=TX
}
C 42200 44100 1 270 0 io-1.sym
{
T 42800 43900 5 10 0 0 270 0 1
device=none
T 42400 42300 5 10 0 1 90 0 1
net=MEAS_12V:1
T 42100 43000 5 10 1 1 90 1 1
value=MEAS_12V
}
C 51500 48800 1 180 0 io-1.sym
{
T 51300 48200 5 10 0 0 180 0 1
device=none
T 49700 48600 5 10 0 1 0 0 1
net=MEAS_VMAIN:1
T 50700 48700 5 10 1 1 180 1 1
value=MEAS_VMAIN
}
C 44800 48100 1 90 0 io-1.sym
{
T 44800 48900 5 10 0 1 90 0 1
net=DRDY:1
T 44200 48300 5 10 0 0 90 0 1
device=none
T 44700 48900 5 10 1 1 90 1 1
value=DRDY
}
C 45000 48100 1 90 0 io-1.sym
{
T 45000 48900 5 10 0 1 90 0 1
net=DCLK:1
T 44400 48300 5 10 0 0 90 0 1
device=none
T 44900 48900 5 10 1 1 90 1 1
value=DCLK
}
C 45200 48100 1 90 0 io-1.sym
{
T 45200 48900 5 10 0 1 90 0 1
net=DOUT0:1
T 44600 48300 5 10 0 0 90 0 1
device=none
T 45100 48900 5 10 1 1 90 1 1
value=DOUT0
}
C 47200 48100 1 90 0 io-1.sym
{
T 47200 48900 5 10 0 1 90 0 1
net=SDI:1
T 46600 48300 5 10 0 0 90 0 1
device=none
T 47100 48900 5 10 1 1 90 1 1
value=SDI
}
N 47100 47900 47100 48100 4
N 45100 48100 45100 47900 4
N 44900 48100 44900 47900 4
N 44700 48100 44700 47900 4
C 46600 48100 1 90 0 io-1.sym
{
T 46500 48900 5 10 0 1 90 0 1
net=SD_CS:1
T 46000 48300 5 10 0 0 90 0 1
device=none
T 46500 48900 5 10 1 1 90 1 1
value=SD_CS
}
N 46500 47900 46500 48100 4
C 46400 44100 1 270 0 io-1.sym
{
T 46500 43300 5 10 0 1 270 0 1
net=TEMP_COMM:1
T 47000 43900 5 10 0 0 270 0 1
device=none
T 46500 42100 5 10 1 1 90 1 1
value=TEMP_COMM
}
C 42000 48100 1 90 0 io-1.sym
{
T 42000 48900 5 10 0 1 90 0 1
net=ADC_CS:1
T 41400 48300 5 10 0 0 90 0 1
device=none
T 41900 48900 5 10 1 1 90 1 1
value=ADC_CS
}
N 41900 47900 41900 48100 4
C 48800 49000 1 90 0 io-1.sym
{
T 48700 49800 5 10 0 1 90 0 1
net=THERM_EN1:1
T 48200 49200 5 10 0 0 90 0 1
device=none
T 48700 49800 5 10 1 1 90 1 1
value=THERM_EN1
}
C 49000 49000 1 90 0 io-1.sym
{
T 48900 49800 5 10 0 1 90 0 1
net=THERM_EN2:1
T 48400 49200 5 10 0 0 90 0 1
device=none
T 48900 49800 5 10 1 1 90 1 1
value=THERM_EN2
}
C 48400 49000 1 90 0 io-1.sym
{
T 48300 49800 5 10 0 1 90 0 1
net=THERM_EN3:1
T 47800 49200 5 10 0 0 90 0 1
device=none
T 48300 49800 5 10 1 1 90 1 1
value=THERM_EN3
}
C 48600 49000 1 90 0 io-1.sym
{
T 48500 49800 5 10 0 1 90 0 1
net=THERM_EN4:1
T 48000 49200 5 10 0 0 90 0 1
device=none
T 48500 49800 5 10 1 1 90 1 1
value=THERM_EN4
}
N 47500 47900 47500 48100 4
N 47700 47900 47700 48100 4
N 47900 47900 47900 48100 4
C 48000 48100 1 90 0 io-1.sym
{
T 47900 48900 5 10 0 1 90 0 1
net=SD_CS_2:1
T 47400 48300 5 10 0 0 90 0 1
device=none
T 47900 48900 5 10 1 1 90 1 1
value=SD_CS_2
}
C 47600 48100 1 90 0 io-1.sym
{
T 47500 48900 5 10 0 1 90 0 1
net=SD_CS_3:1
T 47000 48300 5 10 0 0 90 0 1
device=none
T 47500 48900 5 10 1 1 90 1 1
value=SD_CS_3
}
C 47800 48100 1 90 0 io-1.sym
{
T 47700 48900 5 10 0 1 90 0 1
net=SD_CS_4:1
T 47200 48300 5 10 0 0 90 0 1
device=none
T 47700 48900 5 10 1 1 90 1 1
value=SD_CS_4
}
C 49600 44100 1 270 0 io-1.sym
{
T 49800 42900 5 10 0 1 90 0 1
net=SDA:1
T 50200 43900 5 10 0 0 270 0 1
device=none
T 49700 42900 5 10 1 1 90 1 1
value=SDA
}
C 49800 44100 1 270 0 io-1.sym
{
T 50000 42900 5 10 0 1 90 0 1
net=SCL:1
T 50400 43900 5 10 0 0 270 0 1
device=none
T 49900 42900 5 10 1 1 90 1 1
value=SCL
}
C 43000 44100 1 270 0 io-1.sym
{
T 43200 42900 5 10 0 1 90 0 1
net=PL4A:1
T 43600 43900 5 10 0 0 270 0 1
device=none
T 43100 42800 5 10 1 1 90 1 1
value=PL4A
}
C 43200 44100 1 270 0 io-1.sym
{
T 43400 42900 5 10 0 1 90 0 1
net=PL4B:1
T 43800 43900 5 10 0 0 270 0 1
device=none
T 43300 42800 5 10 1 1 90 1 1
value=PL4B
}
C 43400 44100 1 270 0 io-1.sym
{
T 43600 42900 5 10 0 1 90 0 1
net=PL4C:1
T 44000 43900 5 10 0 0 270 0 1
device=none
T 43500 42800 5 10 1 1 90 1 1
value=PL4C
}
C 45000 44100 1 270 0 io-1.sym
{
T 45200 42900 5 10 0 1 90 0 1
net=PL8A:1
T 45600 43900 5 10 0 0 270 0 1
device=none
T 45100 42800 5 10 1 1 90 1 1
value=PL8A
}
C 45200 44100 1 270 0 io-1.sym
{
T 45400 42900 5 10 0 1 90 0 1
net=PL8B:1
T 45800 43900 5 10 0 0 270 0 1
device=none
T 45300 42800 5 10 1 1 90 1 1
value=PL8B
}
C 45400 44100 1 270 0 io-1.sym
{
T 45600 42900 5 10 0 1 90 0 1
net=PL8C:1
T 46000 43900 5 10 0 0 270 0 1
device=none
T 45500 42800 5 10 1 1 90 1 1
value=PL8C
}
C 48300 41200 1 270 0 resistor-1.sym
{
T 48700 40900 5 10 0 0 270 0 1
device=RESISTOR
T 48300 41200 5 10 0 1 270 0 1
footprint=SMD_CHIP 603
T 48500 41000 5 10 1 1 0 0 1
refdes=R121
T 48500 40500 5 10 1 1 0 0 1
value=10k Ω
}
N 48400 41200 48400 41300 4
N 48400 40300 48400 40200 4
N 48400 40200 47300 40200 4
N 47300 40200 47300 40700 4
N 47000 40600 47000 40700 4
C 54500 48600 1 0 0 3.3V-plus-1.sym
C 51600 44100 1 270 0 io-1.sym
{
T 51700 43300 5 10 0 1 270 0 1
net=RAM_CS:1
T 52200 43900 5 10 0 0 270 0 1
device=none
T 51700 42500 5 10 1 1 90 1 1
value=RAM_CS
}
C 52000 44100 1 270 0 io-1.sym
{
T 52100 43300 5 10 0 1 270 0 1
net=RAM_IO1:1
T 52600 43900 5 10 0 0 270 0 1
device=none
T 52100 42500 5 10 1 1 90 1 1
value=RAM_IO1
}
C 52200 44100 1 270 0 io-1.sym
{
T 52300 43300 5 10 0 1 270 0 1
net=RAM_IO2:1
T 52800 43900 5 10 0 0 270 0 1
device=none
T 52300 42500 5 10 1 1 90 1 1
value=RAM_IO2
}
C 52400 44100 1 270 0 io-1.sym
{
T 52500 43300 5 10 0 1 270 0 1
net=RAM_IO0:1
T 53000 43900 5 10 0 0 270 0 1
device=none
T 52500 42500 5 10 1 1 90 1 1
value=RAM_IO0
}
C 51800 44100 1 270 0 io-1.sym
{
T 51900 43300 5 10 0 1 270 0 1
net=RAM_CLK:1
T 52400 43900 5 10 0 0 270 0 1
device=none
T 51900 42400 5 10 1 1 90 1 1
value=RAM_CLK
}
C 52600 44100 1 270 0 io-1.sym
{
T 52700 43300 5 10 0 1 270 0 1
net=RAM_IO3:1
T 53200 43900 5 10 0 0 270 0 1
device=none
T 52700 42500 5 10 1 1 90 1 1
value=RAM_IO3
}
N 53700 43900 53700 43200 4
