[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/TernaryAssoc/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] ${SURELOG_DIR}/tests/TernaryAssoc/dut.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/TernaryAssoc/dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/TernaryAssoc/dut.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                              18
cont_assign                                            2
design                                                 1
logic_net                                              6
logic_typespec                                         8
logic_var                                              6
module_inst                                            4
operation                                              4
range                                                  9
ref_obj                                               12
ref_typespec                                          12
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
constant                                              18
cont_assign                                            3
design                                                 1
logic_net                                              6
logic_typespec                                         8
logic_var                                              6
module_inst                                            4
operation                                              6
range                                                  9
ref_obj                                               18
ref_typespec                                          12
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/TernaryAssoc/slpp_unit/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/TernaryAssoc/slpp_unit/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/TernaryAssoc/slpp_unit/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TernaryAssoc/dut.sv, line:1:1, endln:7:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.first_condition), line:2:14, endln:2:29
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TernaryAssoc/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_ref_typespec: (work@top.first_condition)
      |vpiParent:
      \_logic_net: (work@top.first_condition), line:2:14, endln:2:29
      |vpiFullName:work@top.first_condition
      |vpiActual:
      \_logic_typespec: , line:2:1, endln:2:6
    |vpiName:first_condition
    |vpiFullName:work@top.first_condition
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.first_condition_false), line:2:31, endln:2:52
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TernaryAssoc/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_ref_typespec: (work@top.first_condition_false)
      |vpiParent:
      \_logic_net: (work@top.first_condition_false), line:2:31, endln:2:52
      |vpiFullName:work@top.first_condition_false
      |vpiActual:
      \_logic_typespec: , line:2:1, endln:2:6
    |vpiName:first_condition_false
    |vpiFullName:work@top.first_condition_false
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.first_condition_true), line:3:14, endln:3:34
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TernaryAssoc/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_ref_typespec: (work@top.first_condition_true)
      |vpiParent:
      \_logic_net: (work@top.first_condition_true), line:3:14, endln:3:34
      |vpiFullName:work@top.first_condition_true
      |vpiActual:
      \_logic_typespec: , line:3:1, endln:3:13
    |vpiName:first_condition_true
    |vpiFullName:work@top.first_condition_true
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.second_condition_true), line:3:35, endln:3:56
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TernaryAssoc/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_ref_typespec: (work@top.second_condition_true)
      |vpiParent:
      \_logic_net: (work@top.second_condition_true), line:3:35, endln:3:56
      |vpiFullName:work@top.second_condition_true
      |vpiActual:
      \_logic_typespec: , line:3:1, endln:3:13
    |vpiName:second_condition_true
    |vpiFullName:work@top.second_condition_true
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.second_condition_false), line:3:58, endln:3:80
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TernaryAssoc/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_ref_typespec: (work@top.second_condition_false)
      |vpiParent:
      \_logic_net: (work@top.second_condition_false), line:3:58, endln:3:80
      |vpiFullName:work@top.second_condition_false
      |vpiActual:
      \_logic_typespec: , line:3:1, endln:3:13
    |vpiName:second_condition_false
    |vpiFullName:work@top.second_condition_false
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.result), line:3:82, endln:3:88
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TernaryAssoc/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_ref_typespec: (work@top.result)
      |vpiParent:
      \_logic_net: (work@top.result), line:3:82, endln:3:88
      |vpiFullName:work@top.result
      |vpiActual:
      \_logic_typespec: , line:3:1, endln:3:13
    |vpiName:result
    |vpiFullName:work@top.result
    |vpiNetType:36
  |vpiContAssign:
  \_cont_assign: , line:4:8, endln:6:63
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TernaryAssoc/dut.sv, line:1:1, endln:7:10
    |vpiRhs:
    \_operation: , line:4:17, endln:6:63
      |vpiParent:
      \_cont_assign: , line:4:8, endln:6:63
      |vpiOpType:32
      |vpiOperand:
      \_ref_obj: (work@top.first_condition), line:4:17, endln:4:32
        |vpiParent:
        \_operation: , line:4:17, endln:6:63
        |vpiName:first_condition
        |vpiFullName:work@top.first_condition
        |vpiActual:
        \_logic_net: (work@top.first_condition), line:2:14, endln:2:29
      |vpiOperand:
      \_ref_obj: (work@top.first_condition_true), line:4:41, endln:4:61
        |vpiParent:
        \_operation: , line:4:17, endln:6:63
        |vpiName:first_condition_true
        |vpiFullName:work@top.first_condition_true
        |vpiActual:
        \_logic_net: (work@top.first_condition_true), line:3:14, endln:3:34
      |vpiOperand:
      \_operation: , line:5:17, endln:6:63
        |vpiParent:
        \_operation: , line:4:17, endln:6:63
        |vpiOpType:32
        |vpiOperand:
        \_ref_obj: (work@top.first_condition_false), line:5:17, endln:5:38
          |vpiParent:
          \_operation: , line:5:17, endln:6:63
          |vpiName:first_condition_false
          |vpiFullName:work@top.first_condition_false
          |vpiActual:
          \_logic_net: (work@top.first_condition_false), line:2:31, endln:2:52
        |vpiOperand:
        \_ref_obj: (work@top.second_condition_true), line:5:41, endln:5:62
          |vpiParent:
          \_operation: , line:5:17, endln:6:63
          |vpiName:second_condition_true
          |vpiFullName:work@top.second_condition_true
          |vpiActual:
          \_logic_net: (work@top.second_condition_true), line:3:35, endln:3:56
        |vpiOperand:
        \_ref_obj: (work@top.second_condition_false), line:6:41, endln:6:63
          |vpiParent:
          \_operation: , line:5:17, endln:6:63
          |vpiName:second_condition_false
          |vpiFullName:work@top.second_condition_false
          |vpiActual:
          \_logic_net: (work@top.second_condition_false), line:3:58, endln:3:80
    |vpiLhs:
    \_ref_obj: (work@top.result), line:4:8, endln:4:14
      |vpiParent:
      \_cont_assign: , line:4:8, endln:6:63
      |vpiName:result
      |vpiFullName:work@top.result
      |vpiActual:
      \_logic_net: (work@top.result), line:3:82, endln:3:88
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TernaryAssoc/dut.sv, line:1:1, endln:7:10
  |vpiName:work@top
  |vpiVariables:
  \_logic_var: (work@top.first_condition), line:2:14, endln:2:29
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TernaryAssoc/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_ref_typespec: (work@top.first_condition)
      |vpiParent:
      \_logic_var: (work@top.first_condition), line:2:14, endln:2:29
      |vpiFullName:work@top.first_condition
      |vpiActual:
      \_logic_typespec: , line:2:1, endln:2:6
    |vpiName:first_condition
    |vpiFullName:work@top.first_condition
    |vpiVisibility:1
  |vpiVariables:
  \_logic_var: (work@top.first_condition_false), line:2:31, endln:2:52
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TernaryAssoc/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_ref_typespec: (work@top.first_condition_false)
      |vpiParent:
      \_logic_var: (work@top.first_condition_false), line:2:31, endln:2:52
      |vpiFullName:work@top.first_condition_false
      |vpiActual:
      \_logic_typespec: , line:2:1, endln:2:6
    |vpiName:first_condition_false
    |vpiFullName:work@top.first_condition_false
    |vpiVisibility:1
  |vpiVariables:
  \_logic_var: (work@top.first_condition_true), line:3:14, endln:3:34
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TernaryAssoc/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_ref_typespec: (work@top.first_condition_true)
      |vpiParent:
      \_logic_var: (work@top.first_condition_true), line:3:14, endln:3:34
      |vpiFullName:work@top.first_condition_true
      |vpiActual:
      \_logic_typespec: , line:3:1, endln:3:13
    |vpiName:first_condition_true
    |vpiFullName:work@top.first_condition_true
    |vpiVisibility:1
    |vpiRange:
    \_range: , line:3:7, endln:3:13
      |vpiParent:
      \_logic_var: (work@top.first_condition_true), line:3:14, endln:3:34
      |vpiLeftRange:
      \_constant: , line:3:8, endln:3:10
        |vpiParent:
        \_range: , line:3:7, endln:3:13
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:3:11, endln:3:12
        |vpiParent:
        \_range: , line:3:7, endln:3:13
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiVariables:
  \_logic_var: (work@top.second_condition_true), line:3:35, endln:3:56
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TernaryAssoc/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_ref_typespec: (work@top.second_condition_true)
      |vpiParent:
      \_logic_var: (work@top.second_condition_true), line:3:35, endln:3:56
      |vpiFullName:work@top.second_condition_true
      |vpiActual:
      \_logic_typespec: , line:3:1, endln:3:13
    |vpiName:second_condition_true
    |vpiFullName:work@top.second_condition_true
    |vpiVisibility:1
    |vpiRange:
    \_range: , line:3:7, endln:3:13
      |vpiParent:
      \_logic_var: (work@top.second_condition_true), line:3:35, endln:3:56
      |vpiLeftRange:
      \_constant: , line:3:8, endln:3:10
        |vpiParent:
        \_range: , line:3:7, endln:3:13
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:3:11, endln:3:12
        |vpiParent:
        \_range: , line:3:7, endln:3:13
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiVariables:
  \_logic_var: (work@top.second_condition_false), line:3:58, endln:3:80
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TernaryAssoc/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_ref_typespec: (work@top.second_condition_false)
      |vpiParent:
      \_logic_var: (work@top.second_condition_false), line:3:58, endln:3:80
      |vpiFullName:work@top.second_condition_false
      |vpiActual:
      \_logic_typespec: , line:3:1, endln:3:13
    |vpiName:second_condition_false
    |vpiFullName:work@top.second_condition_false
    |vpiVisibility:1
    |vpiRange:
    \_range: , line:3:7, endln:3:13
      |vpiParent:
      \_logic_var: (work@top.second_condition_false), line:3:58, endln:3:80
      |vpiLeftRange:
      \_constant: , line:3:8, endln:3:10
        |vpiParent:
        \_range: , line:3:7, endln:3:13
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:3:11, endln:3:12
        |vpiParent:
        \_range: , line:3:7, endln:3:13
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiVariables:
  \_logic_var: (work@top.result), line:3:82, endln:3:88
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TernaryAssoc/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_ref_typespec: (work@top.result)
      |vpiParent:
      \_logic_var: (work@top.result), line:3:82, endln:3:88
      |vpiFullName:work@top.result
      |vpiActual:
      \_logic_typespec: , line:3:1, endln:3:13
    |vpiName:result
    |vpiFullName:work@top.result
    |vpiVisibility:1
    |vpiRange:
    \_range: , line:3:7, endln:3:13
      |vpiParent:
      \_logic_var: (work@top.result), line:3:82, endln:3:88
      |vpiLeftRange:
      \_constant: , line:3:8, endln:3:10
        |vpiParent:
        \_range: , line:3:7, endln:3:13
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:3:11, endln:3:12
        |vpiParent:
        \_range: , line:3:7, endln:3:13
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiContAssign:
  \_cont_assign: , line:4:8, endln:6:63
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TernaryAssoc/dut.sv, line:1:1, endln:7:10
    |vpiRhs:
    \_operation: , line:4:17, endln:6:63
      |vpiParent:
      \_cont_assign: , line:4:8, endln:6:63
      |vpiOpType:32
      |vpiOperand:
      \_ref_obj: (work@top.first_condition), line:4:17, endln:4:32
        |vpiParent:
        \_operation: , line:4:17, endln:6:63
        |vpiName:first_condition
        |vpiFullName:work@top.first_condition
        |vpiActual:
        \_logic_var: (work@top.first_condition), line:2:14, endln:2:29
      |vpiOperand:
      \_ref_obj: (work@top.first_condition_true), line:4:41, endln:4:61
        |vpiParent:
        \_operation: , line:4:17, endln:6:63
        |vpiName:first_condition_true
        |vpiFullName:work@top.first_condition_true
        |vpiActual:
        \_logic_var: (work@top.first_condition_true), line:3:14, endln:3:34
      |vpiOperand:
      \_operation: , line:5:17, endln:6:63
        |vpiParent:
        \_operation: , line:4:17, endln:6:63
        |vpiOpType:32
        |vpiOperand:
        \_ref_obj: (work@top.first_condition_false), line:5:17, endln:5:38
          |vpiParent:
          \_operation: , line:5:17, endln:6:63
          |vpiName:first_condition_false
          |vpiFullName:work@top.first_condition_false
          |vpiActual:
          \_logic_var: (work@top.first_condition_false), line:2:31, endln:2:52
        |vpiOperand:
        \_ref_obj: (work@top.second_condition_true), line:5:41, endln:5:62
          |vpiParent:
          \_operation: , line:5:17, endln:6:63
          |vpiName:second_condition_true
          |vpiFullName:work@top.second_condition_true
          |vpiActual:
          \_logic_var: (work@top.second_condition_true), line:3:35, endln:3:56
        |vpiOperand:
        \_ref_obj: (work@top.second_condition_false), line:6:41, endln:6:63
          |vpiParent:
          \_operation: , line:5:17, endln:6:63
          |vpiName:second_condition_false
          |vpiFullName:work@top.second_condition_false
          |vpiActual:
          \_logic_var: (work@top.second_condition_false), line:3:58, endln:3:80
    |vpiLhs:
    \_ref_obj: (work@top.result), line:4:8, endln:4:14
      |vpiParent:
      \_cont_assign: , line:4:8, endln:6:63
      |vpiName:result
      |vpiFullName:work@top.result
      |vpiActual:
      \_logic_var: (work@top.result), line:3:82, endln:3:88
\_weaklyReferenced:
\_logic_typespec: , line:2:1, endln:2:6
  |vpiParent:
  \_logic_var: (work@top.first_condition_false), line:2:31, endln:2:52
\_logic_typespec: , line:3:1, endln:3:13
  |vpiRange:
  \_range: , line:3:7, endln:3:13
    |vpiParent:
    \_logic_typespec: , line:3:1, endln:3:13
    |vpiLeftRange:
    \_constant: , line:3:8, endln:3:10
      |vpiParent:
      \_range: , line:3:7, endln:3:13
      |vpiDecompile:31
      |vpiSize:64
      |UINT:31
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:3:11, endln:3:12
      |vpiParent:
      \_range: , line:3:7, endln:3:13
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:2:1, endln:2:6
\_logic_typespec: , line:2:1, endln:2:6
\_logic_typespec: , line:3:1, endln:3:13
  |vpiRange:
  \_range: , line:3:7, endln:3:13
    |vpiParent:
    \_logic_typespec: , line:3:1, endln:3:13
    |vpiLeftRange:
    \_constant: , line:3:8, endln:3:10
      |vpiParent:
      \_range: , line:3:7, endln:3:13
      |vpiDecompile:31
      |vpiSize:64
      |UINT:31
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:3:11, endln:3:12
      |vpiParent:
      \_range: , line:3:7, endln:3:13
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:3:1, endln:3:13
  |vpiRange:
  \_range: , line:3:7, endln:3:13
    |vpiParent:
    \_logic_typespec: , line:3:1, endln:3:13
    |vpiLeftRange:
    \_constant: , line:3:8, endln:3:10
      |vpiParent:
      \_range: , line:3:7, endln:3:13
      |vpiDecompile:31
      |vpiSize:64
      |UINT:31
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:3:11, endln:3:12
      |vpiParent:
      \_range: , line:3:7, endln:3:13
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:3:1, endln:3:13
  |vpiRange:
  \_range: , line:3:7, endln:3:13
    |vpiParent:
    \_logic_typespec: , line:3:1, endln:3:13
    |vpiLeftRange:
    \_constant: , line:3:8, endln:3:10
      |vpiParent:
      \_range: , line:3:7, endln:3:13
      |vpiDecompile:31
      |vpiSize:64
      |UINT:31
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:3:11, endln:3:12
      |vpiParent:
      \_range: , line:3:7, endln:3:13
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:3:1, endln:3:13
  |vpiRange:
  \_range: , line:3:7, endln:3:13
    |vpiParent:
    \_logic_typespec: , line:3:1, endln:3:13
    |vpiLeftRange:
    \_constant: , line:3:8, endln:3:10
      |vpiParent:
      \_range: , line:3:7, endln:3:13
      |vpiDecompile:31
      |vpiSize:64
      |UINT:31
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:3:11, endln:3:12
      |vpiParent:
      \_range: , line:3:7, endln:3:13
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/TernaryAssoc/dut.sv | ${SURELOG_DIR}/build/regression/TernaryAssoc/roundtrip/dut_000.sv | 2 | 7 |