#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x555dcdb27540 .scope module, "alu32bittb" "alu32bittb" 2 187;
 .timescale -9 -9;
v0x555dcdbadff0_0 .net "ALU_result", 31 0, v0x555dcdb7f290_0;  1 drivers
v0x555dcdbae0d0_0 .var "funct", 5 0;
v0x555dcdbae170_0 .var "immediate", 15 0;
v0x555dcdbae210_0 .var "opcode", 5 0;
v0x555dcdbae2b0_0 .var "rs_content", 31 0;
v0x555dcdbae350_0 .var "rt_content", 31 0;
v0x555dcdbae420_0 .var "shamt", 4 0;
v0x555dcdbae4f0_0 .net "sig_branch", 0 0, v0x555dcdbad9d0_0;  1 drivers
S_0x555dcdb3b3d0 .scope module, "testerboi" "ALU32bit" 2 196, 2 6 0, S_0x555dcdb27540;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 32 "ALU_result"
    .port_info 1 /OUTPUT 1 "sig_branch"
    .port_info 2 /INPUT 6 "opcode"
    .port_info 3 /INPUT 32 "rs_content"
    .port_info 4 /INPUT 32 "rt_content"
    .port_info 5 /INPUT 5 "shamt"
    .port_info 6 /INPUT 6 "funct"
    .port_info 7 /INPUT 16 "immediate"
v0x555dcdb7f290_0 .var "ALU_result", 31 0;
v0x555dcdb77c60_0 .net "funct", 5 0, v0x555dcdbae0d0_0;  1 drivers
v0x555dcdb77d00_0 .var/i "i", 31 0;
v0x555dcdb8e420_0 .net "immediate", 15 0, v0x555dcdbae170_0;  1 drivers
v0x555dcdb8e6f0_0 .net "opcode", 5 0, v0x555dcdbae210_0;  1 drivers
v0x555dcdb8e790_0 .net "rs_content", 31 0, v0x555dcdbae2b0_0;  1 drivers
v0x555dcdbad810_0 .net "rt_content", 31 0, v0x555dcdbae350_0;  1 drivers
v0x555dcdbad8f0_0 .net "shamt", 4 0, v0x555dcdbae420_0;  1 drivers
v0x555dcdbad9d0_0 .var "sig_branch", 0 0;
v0x555dcdbada90_0 .var "signExtend", 31 0;
v0x555dcdbadb70_0 .var/s "signed_rs", 31 0;
v0x555dcdbadc50_0 .var/s "signed_rt", 31 0;
v0x555dcdbadd30_0 .var/s "temp", 31 0;
v0x555dcdbade10_0 .var "zeroExtend", 31 0;
E_0x555dcdb19250/0 .event edge, v0x555dcdb8e420_0, v0x555dcdbad8f0_0, v0x555dcdbad810_0, v0x555dcdb8e790_0;
E_0x555dcdb19250/1 .event edge, v0x555dcdb77c60_0;
E_0x555dcdb19250 .event/or E_0x555dcdb19250/0, E_0x555dcdb19250/1;
S_0x555dcdb276c0 .scope module, "control_unit_tb" "control_unit_tb" 3 95;
 .timescale -9 -9;
v0x555dcdbaeff0_0 .net "Branch", 0 0, v0x555dcdbae800_0;  1 drivers
v0x555dcdbaf0b0_0 .net "MemRead", 0 0, v0x555dcdbae8c0_0;  1 drivers
v0x555dcdbaf180_0 .net "MemWrite", 0 0, v0x555dcdbae980_0;  1 drivers
v0x555dcdbaf280_0 .net "RegDst", 0 0, v0x555dcdbaea50_0;  1 drivers
v0x555dcdbaf350_0 .net "RegRead", 0 0, v0x555dcdbaeb10_0;  1 drivers
v0x555dcdbaf3f0_0 .net "RegWrite", 0 0, v0x555dcdbaec20_0;  1 drivers
v0x555dcdbaf4c0_0 .var "funct", 5 0;
v0x555dcdbaf590_0 .var "opcode", 5 0;
S_0x555dcdbae5c0 .scope module, "controller" "control_unit" 3 100, 3 14 0, S_0x555dcdb276c0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "RegRead"
    .port_info 1 /OUTPUT 1 "RegWrite"
    .port_info 2 /OUTPUT 1 "MemRead"
    .port_info 3 /OUTPUT 1 "MemWrite"
    .port_info 4 /OUTPUT 1 "RegDst"
    .port_info 5 /OUTPUT 1 "Branch"
    .port_info 6 /INPUT 6 "opcode"
    .port_info 7 /INPUT 6 "funct"
v0x555dcdbae800_0 .var "Branch", 0 0;
v0x555dcdbae8c0_0 .var "MemRead", 0 0;
v0x555dcdbae980_0 .var "MemWrite", 0 0;
v0x555dcdbaea50_0 .var "RegDst", 0 0;
v0x555dcdbaeb10_0 .var "RegRead", 0 0;
v0x555dcdbaec20_0 .var "RegWrite", 0 0;
v0x555dcdbaece0_0 .net "funct", 5 0, v0x555dcdbaf4c0_0;  1 drivers
v0x555dcdbaedc0_0 .net "opcode", 5 0, v0x555dcdbaf590_0;  1 drivers
E_0x555dcdb18e30 .event edge, v0x555dcdbaece0_0, v0x555dcdbaedc0_0;
S_0x555dcdac80d0 .scope module, "ins_parsertb" "ins_parsertb" 4 39;
 .timescale -9 -9;
v0x555dcdbb02c0_0 .net "address", 25 0, v0x555dcdbaf850_0;  1 drivers
v0x555dcdbb03a0_0 .net "funct", 5 0, v0x555dcdbaf8f0_0;  1 drivers
v0x555dcdbb0470_0 .net "immediate", 15 0, v0x555dcdbaf990_0;  1 drivers
v0x555dcdbb0570_0 .var "instruction", 31 0;
v0x555dcdbb0640_0 .net "opcode", 5 0, L_0x555dcdbb94c0;  1 drivers
v0x555dcdbb06e0_0 .var "p_count", 31 0;
v0x555dcdbb07b0_0 .net "rd", 4 0, v0x555dcdbafd70_0;  1 drivers
v0x555dcdbb0880_0 .net "rs", 4 0, v0x555dcdbafe50_0;  1 drivers
v0x555dcdbb0950_0 .net "rt", 4 0, v0x555dcdbaff30_0;  1 drivers
v0x555dcdbb0ab0_0 .net "shamt", 4 0, v0x555dcdbb00a0_0;  1 drivers
S_0x555dcdbaf660 .scope module, "instructionParser" "ins_parser" 4 47, 4 5 0, S_0x555dcdac80d0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 6 "opcode"
    .port_info 1 /OUTPUT 5 "rs"
    .port_info 2 /OUTPUT 5 "rt"
    .port_info 3 /OUTPUT 5 "rd"
    .port_info 4 /OUTPUT 5 "shamt"
    .port_info 5 /OUTPUT 6 "funct"
    .port_info 6 /OUTPUT 16 "immediate"
    .port_info 7 /OUTPUT 26 "address"
    .port_info 8 /INPUT 32 "instruction"
    .port_info 9 /INPUT 32 "p_count"
v0x555dcdbaf850_0 .var "address", 25 0;
v0x555dcdbaf8f0_0 .var "funct", 5 0;
v0x555dcdbaf990_0 .var "immediate", 15 0;
v0x555dcdbafa80_0 .net "instruction", 31 0, v0x555dcdbb0570_0;  1 drivers
v0x555dcdbafb60_0 .net "opcode", 5 0, L_0x555dcdbb94c0;  alias, 1 drivers
v0x555dcdbafc90_0 .net "p_count", 31 0, v0x555dcdbb06e0_0;  1 drivers
v0x555dcdbafd70_0 .var "rd", 4 0;
v0x555dcdbafe50_0 .var "rs", 4 0;
v0x555dcdbaff30_0 .var "rt", 4 0;
v0x555dcdbb00a0_0 .var "shamt", 4 0;
E_0x555dcdb18f60 .event edge, v0x555dcdbafa80_0;
L_0x555dcdbb94c0 .part v0x555dcdbb0570_0, 26, 6;
S_0x555dcdac8250 .scope module, "mips_testbench" "mips_testbench" 5 3;
 .timescale -9 -9;
v0x555dcdbb66a0_0 .var "clock", 0 0;
S_0x555dcdbb0b80 .scope module, "test" "mips_core" 5 8, 6 12 0, S_0x555dcdac8250;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock"
v0x555dcdbb5340_0 .net "MemRead", 0 0, v0x555dcdbb4c60_0;  1 drivers
v0x555dcdbb5400_0 .net "MemWrite", 0 0, v0x555dcdbb4d30_0;  1 drivers
v0x555dcdbb5510_0 .var "PC", 31 0;
v0x555dcdbb5600_0 .net "RegDst", 0 0, v0x555dcdbb4e30_0;  1 drivers
v0x555dcdbb56f0_0 .net "RegRead", 0 0, v0x555dcdbb4f00_0;  1 drivers
v0x555dcdbb5830_0 .net "RegWrite", 0 0, v0x555dcdbb4ff0_0;  1 drivers
v0x555dcdbb5920_0 .net "address", 25 0, v0x555dcdbb3ed0_0;  1 drivers
RS_0x7f75c8d5dc78 .resolv tri, v0x555dcdbb1840_0, v0x555dcdbb4b70_0;
v0x555dcdbb59c0_0 .net8 "branch_signal", 0 0, RS_0x7f75c8d5dc78;  2 drivers
v0x555dcdbb5ab0_0 .net "clock", 0 0, v0x555dcdbb66a0_0;  1 drivers
v0x555dcdbb5be0_0 .net "funct", 5 0, v0x555dcdbb3fd0_0;  1 drivers
v0x555dcdbb5c80_0 .net "immediate", 15 0, v0x555dcdbb4090_0;  1 drivers
v0x555dcdbb5d20_0 .net "instruction", 31 0, v0x555dcdbb3970_0;  1 drivers
v0x555dcdbb5e30_0 .net "memory_read_data", 31 0, v0x555dcdbb3410_0;  1 drivers
v0x555dcdbb5ef0_0 .net "opcode", 5 0, L_0x555dcdbb95b0;  1 drivers
v0x555dcdbb5f90_0 .net "rd", 4 0, v0x555dcdbb4360_0;  1 drivers
v0x555dcdbb60a0_0 .net "rs", 4 0, v0x555dcdbb4430_0;  1 drivers
v0x555dcdbb61b0_0 .net "rs_content", 31 0, v0x555dcdbb25e0_0;  1 drivers
v0x555dcdbb62c0_0 .net "rt", 4 0, v0x555dcdbb4500_0;  1 drivers
v0x555dcdbb63d0_0 .net "rt_content", 31 0, v0x555dcdbb26d0_0;  1 drivers
v0x555dcdbb6490_0 .net "shamt", 4 0, v0x555dcdbb4660_0;  1 drivers
v0x555dcdbb65a0_0 .net "write_data", 31 0, v0x555dcdbb10c0_0;  1 drivers
E_0x555dcdb18ce0 .event posedge, v0x555dcdbb2350_0;
S_0x555dcdbb0d60 .scope module, "alu_process" "ALU32bit" 6 46, 2 6 0, S_0x555dcdbb0b80;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 32 "ALU_result"
    .port_info 1 /OUTPUT 1 "sig_branch"
    .port_info 2 /INPUT 6 "opcode"
    .port_info 3 /INPUT 32 "rs_content"
    .port_info 4 /INPUT 32 "rt_content"
    .port_info 5 /INPUT 5 "shamt"
    .port_info 6 /INPUT 6 "funct"
    .port_info 7 /INPUT 16 "immediate"
v0x555dcdbb10c0_0 .var "ALU_result", 31 0;
v0x555dcdbb11c0_0 .net "funct", 5 0, v0x555dcdbb3fd0_0;  alias, 1 drivers
v0x555dcdbb12a0_0 .var/i "i", 31 0;
v0x555dcdbb1390_0 .net "immediate", 15 0, v0x555dcdbb4090_0;  alias, 1 drivers
v0x555dcdbb1470_0 .net "opcode", 5 0, L_0x555dcdbb95b0;  alias, 1 drivers
v0x555dcdbb15a0_0 .net "rs_content", 31 0, v0x555dcdbb25e0_0;  alias, 1 drivers
v0x555dcdbb1680_0 .net "rt_content", 31 0, v0x555dcdbb26d0_0;  alias, 1 drivers
v0x555dcdbb1760_0 .net "shamt", 4 0, v0x555dcdbb4660_0;  alias, 1 drivers
v0x555dcdbb1840_0 .var "sig_branch", 0 0;
v0x555dcdbb1990_0 .var "signExtend", 31 0;
v0x555dcdbb1a70_0 .var/s "signed_rs", 31 0;
v0x555dcdbb1b50_0 .var/s "signed_rt", 31 0;
v0x555dcdbb1c30_0 .var/s "temp", 31 0;
v0x555dcdbb1d10_0 .var "zeroExtend", 31 0;
E_0x555dcdb193a0/0 .event edge, v0x555dcdbb1390_0, v0x555dcdbb1760_0, v0x555dcdbb1680_0, v0x555dcdbb15a0_0;
E_0x555dcdb193a0/1 .event edge, v0x555dcdbb11c0_0;
E_0x555dcdb193a0 .event/or E_0x555dcdb193a0/0, E_0x555dcdb193a0/1;
S_0x555dcdbb1ef0 .scope module, "contents" "read_registers" 6 50, 7 5 0, S_0x555dcdbb0b80;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 32 "read_data_1"
    .port_info 1 /OUTPUT 32 "read_data_2"
    .port_info 2 /INPUT 32 "write_data"
    .port_info 3 /INPUT 5 "rs"
    .port_info 4 /INPUT 5 "rt"
    .port_info 5 /INPUT 5 "rd"
    .port_info 6 /INPUT 6 "opcode"
    .port_info 7 /INPUT 1 "RegRead"
    .port_info 8 /INPUT 1 "RegWrite"
    .port_info 9 /INPUT 1 "RegDst"
    .port_info 10 /INPUT 1 "clk"
v0x555dcdbb2110_0 .net "RegDst", 0 0, v0x555dcdbb4e30_0;  alias, 1 drivers
v0x555dcdbb21f0_0 .net "RegRead", 0 0, v0x555dcdbb4f00_0;  alias, 1 drivers
v0x555dcdbb22b0_0 .net "RegWrite", 0 0, v0x555dcdbb4ff0_0;  alias, 1 drivers
v0x555dcdbb2350_0 .net "clk", 0 0, v0x555dcdbb66a0_0;  alias, 1 drivers
v0x555dcdbb2410_0 .net "opcode", 5 0, L_0x555dcdbb95b0;  alias, 1 drivers
v0x555dcdbb2520_0 .net "rd", 4 0, v0x555dcdbb4360_0;  alias, 1 drivers
v0x555dcdbb25e0_0 .var "read_data_1", 31 0;
v0x555dcdbb26d0_0 .var "read_data_2", 31 0;
v0x555dcdbb27a0 .array "registers", 0 31, 31 0;
v0x555dcdbb28d0_0 .net "rs", 4 0, v0x555dcdbb4430_0;  alias, 1 drivers
v0x555dcdbb29b0_0 .net "rt", 4 0, v0x555dcdbb4500_0;  alias, 1 drivers
v0x555dcdbb2a90_0 .net "write_data", 31 0, v0x555dcdbb10c0_0;  alias, 1 drivers
E_0x555dcdb91f30 .event edge, v0x555dcdbb29b0_0, v0x555dcdbb28d0_0;
E_0x555dcdbb20b0 .event edge, v0x555dcdbb10c0_0;
S_0x555dcdbb2cc0 .scope module, "dataMemory" "read_data_memory" 6 48, 8 5 0, S_0x555dcdbb0b80;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 32 "read_data"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /INPUT 32 "write_data"
    .port_info 3 /INPUT 6 "opcode"
    .port_info 4 /INPUT 1 "MemRead"
    .port_info 5 /INPUT 1 "MemWrite"
v0x555dcdbb2f50_0 .net "MemRead", 0 0, v0x555dcdbb4c60_0;  alias, 1 drivers
v0x555dcdbb3010_0 .net "MemWrite", 0 0, v0x555dcdbb4d30_0;  alias, 1 drivers
v0x555dcdbb30d0_0 .net "address", 31 0, v0x555dcdbb10c0_0;  alias, 1 drivers
v0x555dcdbb31f0 .array "data_mem", 0 255, 31 0;
v0x555dcdbb32b0_0 .net "opcode", 5 0, L_0x555dcdbb95b0;  alias, 1 drivers
v0x555dcdbb3410_0 .var "read_data", 31 0;
v0x555dcdbb34f0_0 .net "write_data", 31 0, v0x555dcdbb26d0_0;  alias, 1 drivers
S_0x555dcdbb3700 .scope module, "inst_mem" "read_instructions" 6 39, 9 5 0, S_0x555dcdbb0b80;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 32 "instruction"
    .port_info 1 /INPUT 32 "program_counter"
v0x555dcdbb3970_0 .var "instruction", 31 0;
v0x555dcdbb3a70 .array "instructions", 0 31, 31 0;
v0x555dcdbb3b30_0 .net "program_counter", 31 0, v0x555dcdbb5510_0;  1 drivers
E_0x555dcdbb38f0 .event edge, v0x555dcdbb3b30_0;
S_0x555dcdbb3c50 .scope module, "parse" "ins_parser" 6 41, 4 5 0, S_0x555dcdbb0b80;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 6 "opcode"
    .port_info 1 /OUTPUT 5 "rs"
    .port_info 2 /OUTPUT 5 "rt"
    .port_info 3 /OUTPUT 5 "rd"
    .port_info 4 /OUTPUT 5 "shamt"
    .port_info 5 /OUTPUT 6 "funct"
    .port_info 6 /OUTPUT 16 "immediate"
    .port_info 7 /OUTPUT 26 "address"
    .port_info 8 /INPUT 32 "instruction"
    .port_info 9 /INPUT 32 "p_count"
v0x555dcdbb3ed0_0 .var "address", 25 0;
v0x555dcdbb3fd0_0 .var "funct", 5 0;
v0x555dcdbb4090_0 .var "immediate", 15 0;
v0x555dcdbb4130_0 .net "instruction", 31 0, v0x555dcdbb3970_0;  alias, 1 drivers
v0x555dcdbb41d0_0 .net "opcode", 5 0, L_0x555dcdbb95b0;  alias, 1 drivers
v0x555dcdbb42c0_0 .net "p_count", 31 0, v0x555dcdbb5510_0;  alias, 1 drivers
v0x555dcdbb4360_0 .var "rd", 4 0;
v0x555dcdbb4430_0 .var "rs", 4 0;
v0x555dcdbb4500_0 .var "rt", 4 0;
v0x555dcdbb4660_0 .var "shamt", 4 0;
E_0x555dcdbb3e70 .event edge, v0x555dcdbb3970_0;
L_0x555dcdbb95b0 .part v0x555dcdbb3970_0, 26, 6;
S_0x555dcdbb4850 .scope module, "signals" "control_unit" 6 43, 3 14 0, S_0x555dcdbb0b80;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "RegRead"
    .port_info 1 /OUTPUT 1 "RegWrite"
    .port_info 2 /OUTPUT 1 "MemRead"
    .port_info 3 /OUTPUT 1 "MemWrite"
    .port_info 4 /OUTPUT 1 "RegDst"
    .port_info 5 /OUTPUT 1 "Branch"
    .port_info 6 /INPUT 6 "opcode"
    .port_info 7 /INPUT 6 "funct"
v0x555dcdbb4b70_0 .var "Branch", 0 0;
v0x555dcdbb4c60_0 .var "MemRead", 0 0;
v0x555dcdbb4d30_0 .var "MemWrite", 0 0;
v0x555dcdbb4e30_0 .var "RegDst", 0 0;
v0x555dcdbb4f00_0 .var "RegRead", 0 0;
v0x555dcdbb4ff0_0 .var "RegWrite", 0 0;
v0x555dcdbb50c0_0 .net "funct", 5 0, v0x555dcdbb3fd0_0;  alias, 1 drivers
v0x555dcdbb51b0_0 .net "opcode", 5 0, L_0x555dcdbb95b0;  alias, 1 drivers
E_0x555dcdbb4af0 .event edge, v0x555dcdbb11c0_0, v0x555dcdbb1470_0;
S_0x555dcdb04e00 .scope module, "read_data_memory_tb" "read_data_memory_tb" 8 50;
 .timescale -9 -9;
v0x555dcdbb71f0_0 .var "MemRead", 0 0;
v0x555dcdbb72b0_0 .var "MemWrite", 0 0;
v0x555dcdbb7350_0 .var "address", 31 0;
v0x555dcdbb73f0_0 .var "opcode", 5 0;
v0x555dcdbb7490_0 .net "read_data", 31 0, v0x555dcdbb6f30_0;  1 drivers
v0x555dcdbb7580_0 .var "write_data", 31 0;
S_0x555dcdbb6790 .scope module, "datamem" "read_data_memory" 8 56, 8 5 0, S_0x555dcdb04e00;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 32 "read_data"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /INPUT 32 "write_data"
    .port_info 3 /INPUT 6 "opcode"
    .port_info 4 /INPUT 1 "MemRead"
    .port_info 5 /INPUT 1 "MemWrite"
v0x555dcdbb6ae0_0 .net "MemRead", 0 0, v0x555dcdbb71f0_0;  1 drivers
v0x555dcdbb6bc0_0 .net "MemWrite", 0 0, v0x555dcdbb72b0_0;  1 drivers
v0x555dcdbb6c80_0 .net "address", 31 0, v0x555dcdbb7350_0;  1 drivers
v0x555dcdbb6d40 .array "data_mem", 0 255, 31 0;
v0x555dcdbb6e00_0 .net "opcode", 5 0, v0x555dcdbb73f0_0;  1 drivers
v0x555dcdbb6f30_0 .var "read_data", 31 0;
v0x555dcdbb7010_0 .net "write_data", 31 0, v0x555dcdbb7580_0;  1 drivers
E_0x555dcdbb6a60 .event edge, v0x555dcdbb6c80_0;
S_0x555dcdb04f80 .scope module, "read_instructions_tb" "read_instructions_tb" 9 22;
 .timescale -9 -9;
v0x555dcdbb7b30_0 .net "instruction", 31 0, v0x555dcdbb7850_0;  1 drivers
v0x555dcdbb7bf0_0 .var "program_counter", 31 0;
S_0x555dcdbb7620 .scope module, "instructionReader" "read_instructions" 9 26, 9 5 0, S_0x555dcdb04f80;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 32 "instruction"
    .port_info 1 /INPUT 32 "program_counter"
v0x555dcdbb7850_0 .var "instruction", 31 0;
v0x555dcdbb7950 .array "instructions", 0 31, 31 0;
v0x555dcdbb7a10_0 .net "program_counter", 31 0, v0x555dcdbb7bf0_0;  1 drivers
E_0x555dcdbb77f0 .event edge, v0x555dcdbb7a10_0;
S_0x555dcdb3b250 .scope module, "read_registers_tb" "read_registers_tb" 7 79;
 .timescale -9 -9;
v0x555dcdbb8be0_0 .var "RegDst", 0 0;
v0x555dcdbb8ca0_0 .var "RegRead", 0 0;
v0x555dcdbb8d40_0 .var "RegWrite", 0 0;
v0x555dcdbb8de0_0 .var "clk", 0 0;
v0x555dcdbb8eb0_0 .var "opcode", 5 0;
v0x555dcdbb8f50_0 .var "rd", 4 0;
v0x555dcdbb9020_0 .net "read_data_1", 31 0, v0x555dcdbb8560_0;  1 drivers
v0x555dcdbb90f0_0 .net "read_data_2", 31 0, v0x555dcdbb8640_0;  1 drivers
v0x555dcdbb91c0_0 .var "rs", 4 0;
v0x555dcdbb9320_0 .var "rt", 4 0;
v0x555dcdbb93f0_0 .var "write_data", 31 0;
S_0x555dcdbb7c90 .scope module, "testerboi" "read_registers" 7 86, 7 5 0, S_0x555dcdb3b250;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 32 "read_data_1"
    .port_info 1 /OUTPUT 32 "read_data_2"
    .port_info 2 /INPUT 32 "write_data"
    .port_info 3 /INPUT 5 "rs"
    .port_info 4 /INPUT 5 "rt"
    .port_info 5 /INPUT 5 "rd"
    .port_info 6 /INPUT 6 "opcode"
    .port_info 7 /INPUT 1 "RegRead"
    .port_info 8 /INPUT 1 "RegWrite"
    .port_info 9 /INPUT 1 "RegDst"
    .port_info 10 /INPUT 1 "clk"
v0x555dcdbb8050_0 .net "RegDst", 0 0, v0x555dcdbb8be0_0;  1 drivers
v0x555dcdbb8130_0 .net "RegRead", 0 0, v0x555dcdbb8ca0_0;  1 drivers
v0x555dcdbb81f0_0 .net "RegWrite", 0 0, v0x555dcdbb8d40_0;  1 drivers
v0x555dcdbb8290_0 .net "clk", 0 0, v0x555dcdbb8de0_0;  1 drivers
v0x555dcdbb8350_0 .net "opcode", 5 0, v0x555dcdbb8eb0_0;  1 drivers
v0x555dcdbb8480_0 .net "rd", 4 0, v0x555dcdbb8f50_0;  1 drivers
v0x555dcdbb8560_0 .var "read_data_1", 31 0;
v0x555dcdbb8640_0 .var "read_data_2", 31 0;
v0x555dcdbb8720 .array "registers", 0 31, 31 0;
v0x555dcdbb87e0_0 .net "rs", 4 0, v0x555dcdbb91c0_0;  1 drivers
v0x555dcdbb88c0_0 .net "rt", 4 0, v0x555dcdbb9320_0;  1 drivers
v0x555dcdbb89a0_0 .net "write_data", 31 0, v0x555dcdbb93f0_0;  1 drivers
E_0x555dcdbb7f70 .event edge, v0x555dcdbb88c0_0, v0x555dcdbb87e0_0;
E_0x555dcdbb7ff0 .event edge, v0x555dcdbb89a0_0;
    .scope S_0x555dcdb3b3d0;
T_0 ;
    %wait E_0x555dcdb19250;
    %load/vec4 v0x555dcdb8e790_0;
    %store/vec4 v0x555dcdbadb70_0, 0, 32;
    %load/vec4 v0x555dcdbad810_0;
    %store/vec4 v0x555dcdbadc50_0, 0, 32;
    %load/vec4 v0x555dcdb8e6f0_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x555dcdb77c60_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %jmp T_0.14;
T_0.2 ;
    %load/vec4 v0x555dcdbadb70_0;
    %load/vec4 v0x555dcdbadc50_0;
    %add;
    %store/vec4 v0x555dcdb7f290_0, 0, 32;
    %jmp T_0.14;
T_0.3 ;
    %load/vec4 v0x555dcdb8e790_0;
    %load/vec4 v0x555dcdbad810_0;
    %add;
    %store/vec4 v0x555dcdb7f290_0, 0, 32;
    %jmp T_0.14;
T_0.4 ;
    %load/vec4 v0x555dcdbadb70_0;
    %load/vec4 v0x555dcdbadc50_0;
    %sub;
    %store/vec4 v0x555dcdb7f290_0, 0, 32;
    %jmp T_0.14;
T_0.5 ;
    %load/vec4 v0x555dcdb8e790_0;
    %load/vec4 v0x555dcdbad810_0;
    %sub;
    %store/vec4 v0x555dcdb7f290_0, 0, 32;
    %jmp T_0.14;
T_0.6 ;
    %load/vec4 v0x555dcdb8e790_0;
    %load/vec4 v0x555dcdbad810_0;
    %and;
    %store/vec4 v0x555dcdb7f290_0, 0, 32;
    %jmp T_0.14;
T_0.7 ;
    %load/vec4 v0x555dcdb8e790_0;
    %load/vec4 v0x555dcdbad810_0;
    %or;
    %store/vec4 v0x555dcdb7f290_0, 0, 32;
    %jmp T_0.14;
T_0.8 ;
    %load/vec4 v0x555dcdb8e790_0;
    %load/vec4 v0x555dcdbad810_0;
    %or;
    %inv;
    %store/vec4 v0x555dcdb7f290_0, 0, 32;
    %jmp T_0.14;
T_0.9 ;
    %load/vec4 v0x555dcdbad810_0;
    %store/vec4 v0x555dcdbadd30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555dcdb77d00_0, 0, 32;
T_0.15 ;
    %load/vec4 v0x555dcdb77d00_0;
    %load/vec4 v0x555dcdbad8f0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.16, 5;
    %load/vec4 v0x555dcdbadd30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x555dcdbadd30_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555dcdbadd30_0, 0, 32;
    %load/vec4 v0x555dcdb77d00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555dcdb77d00_0, 0, 32;
    %jmp T_0.15;
T_0.16 ;
    %load/vec4 v0x555dcdbadd30_0;
    %store/vec4 v0x555dcdb7f290_0, 0, 32;
    %jmp T_0.14;
T_0.10 ;
    %load/vec4 v0x555dcdbad810_0;
    %ix/getv 4, v0x555dcdbad8f0_0;
    %shiftr 4;
    %store/vec4 v0x555dcdb7f290_0, 0, 32;
    %jmp T_0.14;
T_0.11 ;
    %load/vec4 v0x555dcdbad810_0;
    %ix/getv 4, v0x555dcdbad8f0_0;
    %shiftl 4;
    %store/vec4 v0x555dcdb7f290_0, 0, 32;
    %jmp T_0.14;
T_0.12 ;
    %load/vec4 v0x555dcdb8e790_0;
    %load/vec4 v0x555dcdbad810_0;
    %cmp/u;
    %jmp/0xz  T_0.17, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x555dcdb7f290_0, 0, 32;
    %jmp T_0.18;
T_0.17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555dcdb7f290_0, 0, 32;
T_0.18 ;
    %jmp T_0.14;
T_0.13 ;
    %load/vec4 v0x555dcdbadb70_0;
    %load/vec4 v0x555dcdbadc50_0;
    %cmp/s;
    %jmp/0xz  T_0.19, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x555dcdb7f290_0, 0, 32;
    %jmp T_0.20;
T_0.19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555dcdb7f290_0, 0, 32;
T_0.20 ;
    %jmp T_0.14;
T_0.14 ;
    %pop/vec4 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x555dcdb8e420_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x555dcdb8e420_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555dcdbada90_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x555dcdb8e420_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555dcdbade10_0, 0, 32;
    %load/vec4 v0x555dcdb8e6f0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.35, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %jmp T_0.37;
T_0.21 ;
    %load/vec4 v0x555dcdbadb70_0;
    %load/vec4 v0x555dcdbada90_0;
    %add;
    %store/vec4 v0x555dcdb7f290_0, 0, 32;
    %jmp T_0.37;
T_0.22 ;
    %load/vec4 v0x555dcdb8e790_0;
    %load/vec4 v0x555dcdbada90_0;
    %add;
    %store/vec4 v0x555dcdb7f290_0, 0, 32;
    %jmp T_0.37;
T_0.23 ;
    %load/vec4 v0x555dcdb8e790_0;
    %load/vec4 v0x555dcdbade10_0;
    %and;
    %store/vec4 v0x555dcdb7f290_0, 0, 32;
    %jmp T_0.37;
T_0.24 ;
    %load/vec4 v0x555dcdbadb70_0;
    %load/vec4 v0x555dcdbadc50_0;
    %sub;
    %store/vec4 v0x555dcdb7f290_0, 0, 32;
    %load/vec4 v0x555dcdb7f290_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.38, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dcdbad9d0_0, 0, 1;
    %jmp T_0.39;
T_0.38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dcdbad9d0_0, 0, 1;
T_0.39 ;
    %jmp T_0.37;
T_0.25 ;
    %load/vec4 v0x555dcdbadb70_0;
    %load/vec4 v0x555dcdbadc50_0;
    %sub;
    %store/vec4 v0x555dcdb7f290_0, 0, 32;
    %load/vec4 v0x555dcdb7f290_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.40, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dcdbad9d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555dcdb7f290_0, 0, 32;
    %jmp T_0.41;
T_0.40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dcdbad9d0_0, 0, 1;
T_0.41 ;
    %jmp T_0.37;
T_0.26 ;
    %load/vec4 v0x555dcdb8e420_0;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x555dcdb7f290_0, 0, 32;
    %jmp T_0.37;
T_0.27 ;
    %load/vec4 v0x555dcdb8e790_0;
    %load/vec4 v0x555dcdbade10_0;
    %or;
    %store/vec4 v0x555dcdb7f290_0, 0, 32;
    %jmp T_0.37;
T_0.28 ;
    %load/vec4 v0x555dcdbadb70_0;
    %load/vec4 v0x555dcdbada90_0;
    %cmp/s;
    %jmp/0xz  T_0.42, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x555dcdb7f290_0, 0, 32;
    %jmp T_0.43;
T_0.42 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555dcdb7f290_0, 0, 32;
T_0.43 ;
    %jmp T_0.37;
T_0.29 ;
    %load/vec4 v0x555dcdb8e790_0;
    %load/vec4 v0x555dcdbada90_0;
    %cmp/u;
    %jmp/0xz  T_0.44, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x555dcdb7f290_0, 0, 32;
    %jmp T_0.45;
T_0.44 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555dcdb7f290_0, 0, 32;
T_0.45 ;
    %jmp T_0.37;
T_0.30 ;
    %load/vec4 v0x555dcdbadb70_0;
    %load/vec4 v0x555dcdbada90_0;
    %add;
    %store/vec4 v0x555dcdb7f290_0, 0, 32;
    %jmp T_0.37;
T_0.31 ;
    %load/vec4 v0x555dcdbadb70_0;
    %load/vec4 v0x555dcdbada90_0;
    %add;
    %store/vec4 v0x555dcdb7f290_0, 0, 32;
    %jmp T_0.37;
T_0.32 ;
    %load/vec4 v0x555dcdbadb70_0;
    %load/vec4 v0x555dcdbada90_0;
    %add;
    %store/vec4 v0x555dcdb7f290_0, 0, 32;
    %jmp T_0.37;
T_0.33 ;
    %load/vec4 v0x555dcdbadb70_0;
    %load/vec4 v0x555dcdbada90_0;
    %add;
    %store/vec4 v0x555dcdb7f290_0, 0, 32;
    %jmp T_0.37;
T_0.34 ;
    %load/vec4 v0x555dcdbadb70_0;
    %load/vec4 v0x555dcdbada90_0;
    %add;
    %store/vec4 v0x555dcdb7f290_0, 0, 32;
    %jmp T_0.37;
T_0.35 ;
    %load/vec4 v0x555dcdbadb70_0;
    %load/vec4 v0x555dcdbada90_0;
    %add;
    %store/vec4 v0x555dcdb7f290_0, 0, 32;
    %jmp T_0.37;
T_0.36 ;
    %load/vec4 v0x555dcdbadb70_0;
    %load/vec4 v0x555dcdbada90_0;
    %add;
    %store/vec4 v0x555dcdb7f290_0, 0, 32;
    %jmp T_0.37;
T_0.37 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x555dcdb3b3d0;
T_1 ;
    %vpi_call 2 181 "$monitor", "Opcode : %6b, RS : %32b, RT : %32b, signExtendImm = %32b, Result : %32b\012", v0x555dcdb8e6f0_0, v0x555dcdb8e790_0, v0x555dcdbad810_0, v0x555dcdbada90_0, v0x555dcdb7f290_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x555dcdb27540;
T_2 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x555dcdbae210_0, 0, 6;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x555dcdbae2b0_0, 0, 32;
    %pushi/vec4 4294967286, 0, 32;
    %store/vec4 v0x555dcdbae350_0, 0, 32;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x555dcdbae0d0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555dcdbae420_0, 0, 5;
    %pushi/vec4 20, 0, 16;
    %store/vec4 v0x555dcdbae170_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x555dcdbae2b0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x555dcdbae350_0, 0, 32;
    %pushi/vec4 34, 0, 6;
    %store/vec4 v0x555dcdbae0d0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555dcdbae420_0, 0, 5;
    %pushi/vec4 20, 0, 16;
    %store/vec4 v0x555dcdbae170_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555dcdbae2b0_0, 0, 32;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v0x555dcdbae350_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x555dcdbae0d0_0, 0, 6;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x555dcdbae420_0, 0, 5;
    %pushi/vec4 20, 0, 16;
    %store/vec4 v0x555dcdbae170_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x555dcdbae210_0, 0, 6;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x555dcdbae2b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555dcdbae350_0, 0, 32;
    %pushi/vec4 1500, 0, 16;
    %store/vec4 v0x555dcdbae170_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 19, 0, 6;
    %store/vec4 v0x555dcdbae210_0, 0, 6;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x555dcdbae2b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555dcdbae350_0, 0, 32;
    %pushi/vec4 1024, 0, 16;
    %store/vec4 v0x555dcdbae170_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x555dcdbae210_0, 0, 6;
    %pushi/vec4 4294967288, 0, 32;
    %store/vec4 v0x555dcdbae2b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555dcdbae350_0, 0, 32;
    %pushi/vec4 1024, 0, 16;
    %store/vec4 v0x555dcdbae170_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x555dcdbae210_0, 0, 6;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x555dcdbae2b0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x555dcdbae350_0, 0, 32;
    %pushi/vec4 1024, 0, 16;
    %store/vec4 v0x555dcdbae170_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x555dcdbae210_0, 0, 6;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x555dcdbae2b0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x555dcdbae350_0, 0, 32;
    %pushi/vec4 1024, 0, 16;
    %store/vec4 v0x555dcdbae170_0, 0, 16;
    %delay 10, 0;
    %end;
    .thread T_2;
    .scope S_0x555dcdbae5c0;
T_3 ;
    %wait E_0x555dcdb18e30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dcdbae8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dcdbae980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dcdbaec20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dcdbaeb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dcdbaea50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dcdbae800_0, 0, 1;
    %load/vec4 v0x555dcdbaedc0_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dcdbaea50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dcdbaeb10_0, 0, 1;
    %load/vec4 v0x555dcdbaece0_0;
    %cmpi/ne 8, 0, 6;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dcdbaec20_0, 0, 1;
T_3.2 ;
T_3.0 ;
    %load/vec4 v0x555dcdbaedc0_0;
    %cmpi/ne 15, 0, 6;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dcdbaeb10_0, 0, 1;
T_3.4 ;
    %load/vec4 v0x555dcdbaedc0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x555dcdbaedc0_0;
    %pushi/vec4 4, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x555dcdbaedc0_0;
    %pushi/vec4 5, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x555dcdbaedc0_0;
    %pushi/vec4 40, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x555dcdbaedc0_0;
    %pushi/vec4 41, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x555dcdbaedc0_0;
    %pushi/vec4 43, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dcdbaec20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dcdbaea50_0, 0, 1;
T_3.6 ;
    %load/vec4 v0x555dcdbaedc0_0;
    %pushi/vec4 4, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555dcdbaedc0_0;
    %pushi/vec4 5, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dcdbae800_0, 0, 1;
T_3.8 ;
    %load/vec4 v0x555dcdbaedc0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x555dcdbaedc0_0;
    %pushi/vec4 40, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555dcdbaedc0_0;
    %pushi/vec4 41, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x555dcdbaedc0_0;
    %pushi/vec4 43, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dcdbae980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dcdbaeb10_0, 0, 1;
T_3.10 ;
    %load/vec4 v0x555dcdbaedc0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x555dcdbaedc0_0;
    %pushi/vec4 35, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dcdbae8c0_0, 0, 1;
T_3.12 ;
    %load/vec4 v0x555dcdbaedc0_0;
    %cmpi/e 2, 0, 6;
    %jmp/0xz  T_3.14, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dcdbae8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dcdbae980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dcdbaec20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dcdbaeb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dcdbaea50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dcdbae800_0, 0, 1;
T_3.14 ;
    %load/vec4 v0x555dcdbaedc0_0;
    %cmpi/e 3, 0, 6;
    %jmp/0xz  T_3.16, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dcdbae8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dcdbae980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dcdbaec20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dcdbaeb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dcdbaea50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dcdbae800_0, 0, 1;
T_3.16 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x555dcdb276c0;
T_4 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x555dcdbaf590_0, 0, 6;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x555dcdbaf4c0_0, 0, 6;
    %delay 10, 0;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x555dcdbaf590_0, 0, 6;
    %delay 10, 0;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x555dcdbaf590_0, 0, 6;
    %delay 10, 0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x555dcdbaf590_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x555dcdbaf4c0_0, 0, 6;
    %delay 10, 0;
    %pushi/vec4 40, 0, 6;
    %store/vec4 v0x555dcdbaf590_0, 0, 6;
    %delay 10, 0;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x555dcdbaf590_0, 0, 6;
    %delay 10, 0;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0x555dcdbaf590_0, 0, 6;
    %delay 10, 0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x555dcdbaf590_0, 0, 6;
    %pushi/vec4 39, 0, 6;
    %store/vec4 v0x555dcdbaf4c0_0, 0, 6;
    %delay 10, 0;
    %end;
    .thread T_4;
    .scope S_0x555dcdb276c0;
T_5 ;
    %vpi_call 3 149 "$dumpfile", "control_unit_tb.vcd" {0 0 0};
    %vpi_call 3 150 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x555dcdb276c0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x555dcdbaf660;
T_6 ;
    %wait E_0x555dcdb18f60;
    %load/vec4 v0x555dcdbafb60_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x555dcdbafa80_0;
    %parti/s 5, 6, 4;
    %store/vec4 v0x555dcdbb00a0_0, 0, 5;
    %load/vec4 v0x555dcdbafa80_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0x555dcdbafd70_0, 0, 5;
    %load/vec4 v0x555dcdbafa80_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x555dcdbaff30_0, 0, 5;
    %load/vec4 v0x555dcdbafa80_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x555dcdbafe50_0, 0, 5;
    %load/vec4 v0x555dcdbafa80_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x555dcdbaf8f0_0, 0, 6;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x555dcdbafb60_0;
    %pushi/vec4 2, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555dcdbafb60_0;
    %pushi/vec4 3, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x555dcdbafa80_0;
    %parti/s 26, 0, 2;
    %store/vec4 v0x555dcdbaf850_0, 0, 26;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x555dcdbafa80_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x555dcdbaff30_0, 0, 5;
    %load/vec4 v0x555dcdbafa80_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x555dcdbafe50_0, 0, 5;
    %load/vec4 v0x555dcdbafa80_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x555dcdbaf990_0, 0, 16;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x555dcdac80d0;
T_7 ;
    %pushi/vec4 16977954, 0, 32;
    %store/vec4 v0x555dcdbb0570_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 539361290, 0, 32;
    %store/vec4 v0x555dcdbb0570_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 134217985, 0, 32;
    %store/vec4 v0x555dcdbb0570_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 36847648, 0, 32;
    %store/vec4 v0x555dcdbb0570_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 201327155, 0, 32;
    %store/vec4 v0x555dcdbb0570_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 872943525, 0, 32;
    %store/vec4 v0x555dcdbb0570_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 277151751, 0, 32;
    %store/vec4 v0x555dcdbb0570_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 2413428739, 0, 32;
    %store/vec4 v0x555dcdbb0570_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 2896297987, 0, 32;
    %store/vec4 v0x555dcdbb0570_0, 0, 32;
    %delay 10, 0;
    %end;
    .thread T_7;
    .scope S_0x555dcdac80d0;
T_8 ;
    %vpi_call 4 101 "$dumpfile", "Ins_parsetb.vcd" {0 0 0};
    %vpi_call 4 102 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x555dcdac80d0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x555dcdbb3700;
T_9 ;
    %vpi_call 9 13 "$readmemb", "instructions.mem", v0x555dcdbb3a70, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x555dcdbb3700;
T_10 ;
    %wait E_0x555dcdbb38f0;
    %ix/getv 4, v0x555dcdbb3b30_0;
    %load/vec4a v0x555dcdbb3a70, 4;
    %store/vec4 v0x555dcdbb3970_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x555dcdbb3c50;
T_11 ;
    %wait E_0x555dcdbb3e70;
    %load/vec4 v0x555dcdbb41d0_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x555dcdbb4130_0;
    %parti/s 5, 6, 4;
    %store/vec4 v0x555dcdbb4660_0, 0, 5;
    %load/vec4 v0x555dcdbb4130_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0x555dcdbb4360_0, 0, 5;
    %load/vec4 v0x555dcdbb4130_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x555dcdbb4500_0, 0, 5;
    %load/vec4 v0x555dcdbb4130_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x555dcdbb4430_0, 0, 5;
    %load/vec4 v0x555dcdbb4130_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x555dcdbb3fd0_0, 0, 6;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x555dcdbb41d0_0;
    %pushi/vec4 2, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555dcdbb41d0_0;
    %pushi/vec4 3, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x555dcdbb4130_0;
    %parti/s 26, 0, 2;
    %store/vec4 v0x555dcdbb3ed0_0, 0, 26;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x555dcdbb4130_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x555dcdbb4500_0, 0, 5;
    %load/vec4 v0x555dcdbb4130_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x555dcdbb4430_0, 0, 5;
    %load/vec4 v0x555dcdbb4130_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x555dcdbb4090_0, 0, 16;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x555dcdbb4850;
T_12 ;
    %wait E_0x555dcdbb4af0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dcdbb4c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dcdbb4d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dcdbb4ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dcdbb4f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dcdbb4e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dcdbb4b70_0, 0, 1;
    %load/vec4 v0x555dcdbb51b0_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dcdbb4e30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dcdbb4f00_0, 0, 1;
    %load/vec4 v0x555dcdbb50c0_0;
    %cmpi/ne 8, 0, 6;
    %jmp/0xz  T_12.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dcdbb4ff0_0, 0, 1;
T_12.2 ;
T_12.0 ;
    %load/vec4 v0x555dcdbb51b0_0;
    %cmpi/ne 15, 0, 6;
    %jmp/0xz  T_12.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dcdbb4f00_0, 0, 1;
T_12.4 ;
    %load/vec4 v0x555dcdbb51b0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x555dcdbb51b0_0;
    %pushi/vec4 4, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x555dcdbb51b0_0;
    %pushi/vec4 5, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x555dcdbb51b0_0;
    %pushi/vec4 40, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x555dcdbb51b0_0;
    %pushi/vec4 41, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x555dcdbb51b0_0;
    %pushi/vec4 43, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dcdbb4ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dcdbb4e30_0, 0, 1;
T_12.6 ;
    %load/vec4 v0x555dcdbb51b0_0;
    %pushi/vec4 4, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555dcdbb51b0_0;
    %pushi/vec4 5, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dcdbb4b70_0, 0, 1;
T_12.8 ;
    %load/vec4 v0x555dcdbb51b0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x555dcdbb51b0_0;
    %pushi/vec4 40, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555dcdbb51b0_0;
    %pushi/vec4 41, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x555dcdbb51b0_0;
    %pushi/vec4 43, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dcdbb4d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dcdbb4f00_0, 0, 1;
T_12.10 ;
    %load/vec4 v0x555dcdbb51b0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x555dcdbb51b0_0;
    %pushi/vec4 35, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dcdbb4c60_0, 0, 1;
T_12.12 ;
    %load/vec4 v0x555dcdbb51b0_0;
    %cmpi/e 2, 0, 6;
    %jmp/0xz  T_12.14, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dcdbb4c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dcdbb4d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dcdbb4ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dcdbb4f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dcdbb4e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dcdbb4b70_0, 0, 1;
T_12.14 ;
    %load/vec4 v0x555dcdbb51b0_0;
    %cmpi/e 3, 0, 6;
    %jmp/0xz  T_12.16, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dcdbb4c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dcdbb4d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dcdbb4ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dcdbb4f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dcdbb4e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dcdbb4b70_0, 0, 1;
T_12.16 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x555dcdbb0d60;
T_13 ;
    %wait E_0x555dcdb193a0;
    %load/vec4 v0x555dcdbb15a0_0;
    %store/vec4 v0x555dcdbb1a70_0, 0, 32;
    %load/vec4 v0x555dcdbb1680_0;
    %store/vec4 v0x555dcdbb1b50_0, 0, 32;
    %load/vec4 v0x555dcdbb1470_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x555dcdbb11c0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %jmp T_13.14;
T_13.2 ;
    %load/vec4 v0x555dcdbb1a70_0;
    %load/vec4 v0x555dcdbb1b50_0;
    %add;
    %store/vec4 v0x555dcdbb10c0_0, 0, 32;
    %jmp T_13.14;
T_13.3 ;
    %load/vec4 v0x555dcdbb15a0_0;
    %load/vec4 v0x555dcdbb1680_0;
    %add;
    %store/vec4 v0x555dcdbb10c0_0, 0, 32;
    %jmp T_13.14;
T_13.4 ;
    %load/vec4 v0x555dcdbb1a70_0;
    %load/vec4 v0x555dcdbb1b50_0;
    %sub;
    %store/vec4 v0x555dcdbb10c0_0, 0, 32;
    %jmp T_13.14;
T_13.5 ;
    %load/vec4 v0x555dcdbb15a0_0;
    %load/vec4 v0x555dcdbb1680_0;
    %sub;
    %store/vec4 v0x555dcdbb10c0_0, 0, 32;
    %jmp T_13.14;
T_13.6 ;
    %load/vec4 v0x555dcdbb15a0_0;
    %load/vec4 v0x555dcdbb1680_0;
    %and;
    %store/vec4 v0x555dcdbb10c0_0, 0, 32;
    %jmp T_13.14;
T_13.7 ;
    %load/vec4 v0x555dcdbb15a0_0;
    %load/vec4 v0x555dcdbb1680_0;
    %or;
    %store/vec4 v0x555dcdbb10c0_0, 0, 32;
    %jmp T_13.14;
T_13.8 ;
    %load/vec4 v0x555dcdbb15a0_0;
    %load/vec4 v0x555dcdbb1680_0;
    %or;
    %inv;
    %store/vec4 v0x555dcdbb10c0_0, 0, 32;
    %jmp T_13.14;
T_13.9 ;
    %load/vec4 v0x555dcdbb1680_0;
    %store/vec4 v0x555dcdbb1c30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555dcdbb12a0_0, 0, 32;
T_13.15 ;
    %load/vec4 v0x555dcdbb12a0_0;
    %load/vec4 v0x555dcdbb1760_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_13.16, 5;
    %load/vec4 v0x555dcdbb1c30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x555dcdbb1c30_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555dcdbb1c30_0, 0, 32;
    %load/vec4 v0x555dcdbb12a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555dcdbb12a0_0, 0, 32;
    %jmp T_13.15;
T_13.16 ;
    %load/vec4 v0x555dcdbb1c30_0;
    %store/vec4 v0x555dcdbb10c0_0, 0, 32;
    %jmp T_13.14;
T_13.10 ;
    %load/vec4 v0x555dcdbb1680_0;
    %ix/getv 4, v0x555dcdbb1760_0;
    %shiftr 4;
    %store/vec4 v0x555dcdbb10c0_0, 0, 32;
    %jmp T_13.14;
T_13.11 ;
    %load/vec4 v0x555dcdbb1680_0;
    %ix/getv 4, v0x555dcdbb1760_0;
    %shiftl 4;
    %store/vec4 v0x555dcdbb10c0_0, 0, 32;
    %jmp T_13.14;
T_13.12 ;
    %load/vec4 v0x555dcdbb15a0_0;
    %load/vec4 v0x555dcdbb1680_0;
    %cmp/u;
    %jmp/0xz  T_13.17, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x555dcdbb10c0_0, 0, 32;
    %jmp T_13.18;
T_13.17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555dcdbb10c0_0, 0, 32;
T_13.18 ;
    %jmp T_13.14;
T_13.13 ;
    %load/vec4 v0x555dcdbb1a70_0;
    %load/vec4 v0x555dcdbb1b50_0;
    %cmp/s;
    %jmp/0xz  T_13.19, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x555dcdbb10c0_0, 0, 32;
    %jmp T_13.20;
T_13.19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555dcdbb10c0_0, 0, 32;
T_13.20 ;
    %jmp T_13.14;
T_13.14 ;
    %pop/vec4 1;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x555dcdbb1390_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x555dcdbb1390_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555dcdbb1990_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x555dcdbb1390_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555dcdbb1d10_0, 0, 32;
    %load/vec4 v0x555dcdbb1470_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_13.22, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_13.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_13.24, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_13.25, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_13.26, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_13.27, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_13.28, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_13.29, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_13.30, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_13.31, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_13.32, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_13.33, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_13.34, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_13.35, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_13.36, 6;
    %jmp T_13.37;
T_13.21 ;
    %load/vec4 v0x555dcdbb1a70_0;
    %load/vec4 v0x555dcdbb1990_0;
    %add;
    %store/vec4 v0x555dcdbb10c0_0, 0, 32;
    %jmp T_13.37;
T_13.22 ;
    %load/vec4 v0x555dcdbb15a0_0;
    %load/vec4 v0x555dcdbb1990_0;
    %add;
    %store/vec4 v0x555dcdbb10c0_0, 0, 32;
    %jmp T_13.37;
T_13.23 ;
    %load/vec4 v0x555dcdbb15a0_0;
    %load/vec4 v0x555dcdbb1d10_0;
    %and;
    %store/vec4 v0x555dcdbb10c0_0, 0, 32;
    %jmp T_13.37;
T_13.24 ;
    %load/vec4 v0x555dcdbb1a70_0;
    %load/vec4 v0x555dcdbb1b50_0;
    %sub;
    %store/vec4 v0x555dcdbb10c0_0, 0, 32;
    %load/vec4 v0x555dcdbb10c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.38, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dcdbb1840_0, 0, 1;
    %jmp T_13.39;
T_13.38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dcdbb1840_0, 0, 1;
T_13.39 ;
    %jmp T_13.37;
T_13.25 ;
    %load/vec4 v0x555dcdbb1a70_0;
    %load/vec4 v0x555dcdbb1b50_0;
    %sub;
    %store/vec4 v0x555dcdbb10c0_0, 0, 32;
    %load/vec4 v0x555dcdbb10c0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.40, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dcdbb1840_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555dcdbb10c0_0, 0, 32;
    %jmp T_13.41;
T_13.40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dcdbb1840_0, 0, 1;
T_13.41 ;
    %jmp T_13.37;
T_13.26 ;
    %load/vec4 v0x555dcdbb1390_0;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x555dcdbb10c0_0, 0, 32;
    %jmp T_13.37;
T_13.27 ;
    %load/vec4 v0x555dcdbb15a0_0;
    %load/vec4 v0x555dcdbb1d10_0;
    %or;
    %store/vec4 v0x555dcdbb10c0_0, 0, 32;
    %jmp T_13.37;
T_13.28 ;
    %load/vec4 v0x555dcdbb1a70_0;
    %load/vec4 v0x555dcdbb1990_0;
    %cmp/s;
    %jmp/0xz  T_13.42, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x555dcdbb10c0_0, 0, 32;
    %jmp T_13.43;
T_13.42 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555dcdbb10c0_0, 0, 32;
T_13.43 ;
    %jmp T_13.37;
T_13.29 ;
    %load/vec4 v0x555dcdbb15a0_0;
    %load/vec4 v0x555dcdbb1990_0;
    %cmp/u;
    %jmp/0xz  T_13.44, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x555dcdbb10c0_0, 0, 32;
    %jmp T_13.45;
T_13.44 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555dcdbb10c0_0, 0, 32;
T_13.45 ;
    %jmp T_13.37;
T_13.30 ;
    %load/vec4 v0x555dcdbb1a70_0;
    %load/vec4 v0x555dcdbb1990_0;
    %add;
    %store/vec4 v0x555dcdbb10c0_0, 0, 32;
    %jmp T_13.37;
T_13.31 ;
    %load/vec4 v0x555dcdbb1a70_0;
    %load/vec4 v0x555dcdbb1990_0;
    %add;
    %store/vec4 v0x555dcdbb10c0_0, 0, 32;
    %jmp T_13.37;
T_13.32 ;
    %load/vec4 v0x555dcdbb1a70_0;
    %load/vec4 v0x555dcdbb1990_0;
    %add;
    %store/vec4 v0x555dcdbb10c0_0, 0, 32;
    %jmp T_13.37;
T_13.33 ;
    %load/vec4 v0x555dcdbb1a70_0;
    %load/vec4 v0x555dcdbb1990_0;
    %add;
    %store/vec4 v0x555dcdbb10c0_0, 0, 32;
    %jmp T_13.37;
T_13.34 ;
    %load/vec4 v0x555dcdbb1a70_0;
    %load/vec4 v0x555dcdbb1990_0;
    %add;
    %store/vec4 v0x555dcdbb10c0_0, 0, 32;
    %jmp T_13.37;
T_13.35 ;
    %load/vec4 v0x555dcdbb1a70_0;
    %load/vec4 v0x555dcdbb1990_0;
    %add;
    %store/vec4 v0x555dcdbb10c0_0, 0, 32;
    %jmp T_13.37;
T_13.36 ;
    %load/vec4 v0x555dcdbb1a70_0;
    %load/vec4 v0x555dcdbb1990_0;
    %add;
    %store/vec4 v0x555dcdbb10c0_0, 0, 32;
    %jmp T_13.37;
T_13.37 ;
    %pop/vec4 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x555dcdbb0d60;
T_14 ;
    %vpi_call 2 181 "$monitor", "Opcode : %6b, RS : %32b, RT : %32b, signExtendImm = %32b, Result : %32b\012", v0x555dcdbb1470_0, v0x555dcdbb15a0_0, v0x555dcdbb1680_0, v0x555dcdbb1990_0, v0x555dcdbb10c0_0 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x555dcdbb2cc0;
T_15 ;
    %vpi_call 8 16 "$readmemb", "data.mem", v0x555dcdbb31f0, 32'sb00000000000000000000000000011111, 32'sb00000000000000000000000000000000 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555dcdbb3410_0, 0, 32;
    %end;
    .thread T_15;
    .scope S_0x555dcdbb2cc0;
T_16 ;
    %wait E_0x555dcdbb20b0;
    %load/vec4 v0x555dcdbb3010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x555dcdbb32b0_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v0x555dcdbb34f0_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x555dcdbb30d0_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x555dcdbb31f0, 4, 5;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x555dcdbb32b0_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_16.4, 4;
    %load/vec4 v0x555dcdbb34f0_0;
    %parti/s 16, 0, 2;
    %ix/getv 4, v0x555dcdbb30d0_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x555dcdbb31f0, 4, 5;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0x555dcdbb34f0_0;
    %ix/getv 4, v0x555dcdbb30d0_0;
    %store/vec4a v0x555dcdbb31f0, 4, 0;
T_16.5 ;
T_16.3 ;
    %vpi_call 8 32 "$writememb", "data.mem", v0x555dcdbb31f0 {0 0 0};
T_16.0 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x555dcdbb2cc0;
T_17 ;
    %wait E_0x555dcdbb20b0;
    %load/vec4 v0x555dcdbb2f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %ix/getv 4, v0x555dcdbb30d0_0;
    %load/vec4a v0x555dcdbb31f0, 4;
    %store/vec4 v0x555dcdbb3410_0, 0, 32;
T_17.0 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x555dcdbb2cc0;
T_18 ;
    %vpi_call 8 44 "$monitor", "opcode : %6b, address : %32b, write data : %32b, read signal : %1b, write signal : %1b, output read data : %32b\012", v0x555dcdbb32b0_0, v0x555dcdbb30d0_0, v0x555dcdbb34f0_0, v0x555dcdbb2f50_0, v0x555dcdbb3010_0, v0x555dcdbb3410_0 {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x555dcdbb1ef0;
T_19 ;
    %vpi_call 7 18 "$readmemb", "registers.mem", v0x555dcdbb27a0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555dcdbb27a0, 4, 0;
    %end;
    .thread T_19;
    .scope S_0x555dcdbb1ef0;
T_20 ;
    %wait E_0x555dcdbb20b0;
    %load/vec4 v0x555dcdbb22b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x555dcdbb25e0_0, 0, 32;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x555dcdbb26d0_0, 0, 32;
    %load/vec4 v0x555dcdbb2110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x555dcdbb2410_0;
    %cmpi/e 36, 0, 6;
    %jmp/0xz  T_20.4, 4;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x555dcdbb2a90_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555dcdbb2520_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x555dcdbb27a0, 4, 0;
T_20.4 ;
    %load/vec4 v0x555dcdbb2410_0;
    %cmpi/e 37, 0, 6;
    %jmp/0xz  T_20.6, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x555dcdbb2a90_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555dcdbb2520_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x555dcdbb27a0, 4, 0;
T_20.6 ;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x555dcdbb2410_0;
    %cmpi/e 36, 0, 6;
    %jmp/0xz  T_20.8, 4;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x555dcdbb2a90_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555dcdbb29b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x555dcdbb27a0, 4, 0;
T_20.8 ;
    %load/vec4 v0x555dcdbb2410_0;
    %cmpi/e 37, 0, 6;
    %jmp/0xz  T_20.10, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x555dcdbb2a90_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555dcdbb29b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x555dcdbb27a0, 4, 0;
T_20.10 ;
T_20.3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555dcdbb27a0, 4, 0;
    %vpi_call 7 60 "$writememb", "registers.mem", v0x555dcdbb27a0 {0 0 0};
T_20.0 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x555dcdbb1ef0;
T_21 ;
    %wait E_0x555dcdb91f30;
    %load/vec4 v0x555dcdbb21f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x555dcdbb28d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x555dcdbb27a0, 4;
    %store/vec4 v0x555dcdbb25e0_0, 0, 32;
    %load/vec4 v0x555dcdbb29b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x555dcdbb27a0, 4;
    %store/vec4 v0x555dcdbb26d0_0, 0, 32;
T_21.0 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x555dcdbb1ef0;
T_22 ;
    %vpi_call 7 74 "$monitor", "opcode : %6b, read_data_1 : %32b, read_data_2 : %32b, write_data : %32b, rs : %5b, rt : %5b, rd : %5b, RegRead : %1b, RegWrite : %1b, RegDst : %1b\012", v0x555dcdbb2410_0, v0x555dcdbb25e0_0, v0x555dcdbb26d0_0, v0x555dcdbb2a90_0, v0x555dcdbb28d0_0, v0x555dcdbb29b0_0, v0x555dcdbb2520_0, v0x555dcdbb21f0_0, v0x555dcdbb22b0_0, v0x555dcdbb2110_0 {0 0 0};
    %end;
    .thread T_22;
    .scope S_0x555dcdbb0b80;
T_23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555dcdbb5510_0, 0, 32;
    %end;
    .thread T_23;
    .scope S_0x555dcdbb0b80;
T_24 ;
    %wait E_0x555dcdb18ce0;
    %load/vec4 v0x555dcdbb5ef0_0;
    %cmpi/e 2, 0, 6;
    %jmp/0xz  T_24.0, 4;
    %load/vec4 v0x555dcdbb5920_0;
    %pad/u 32;
    %store/vec4 v0x555dcdbb5510_0, 0, 32;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x555dcdbb5ef0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555dcdbb5be0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x555dcdbb61b0_0;
    %store/vec4 v0x555dcdbb5510_0, 0, 32;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x555dcdbb65a0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555dcdbb59c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %load/vec4 v0x555dcdbb5510_0;
    %addi 1, 0, 32;
    %load/vec4 v0x555dcdbb5c80_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x555dcdbb5510_0, 0, 32;
    %jmp T_24.5;
T_24.4 ;
    %load/vec4 v0x555dcdbb5510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555dcdbb5510_0, 0, 32;
T_24.5 ;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x555dcdbb0b80;
T_25 ;
    %vpi_call 6 73 "$dumpfile", "MIPS_Core.vcd" {0 0 0};
    %vpi_call 6 74 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x555dcdbb0b80 {0 0 0};
    %end;
    .thread T_25;
    .scope S_0x555dcdac8250;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dcdbb66a0_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0x555dcdac8250;
T_27 ;
    %delay 100, 0;
    %load/vec4 v0x555dcdbb66a0_0;
    %inv;
    %store/vec4 v0x555dcdbb66a0_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0x555dcdbb66a0_0;
    %inv;
    %store/vec4 v0x555dcdbb66a0_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0x555dcdbb66a0_0;
    %inv;
    %store/vec4 v0x555dcdbb66a0_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0x555dcdbb66a0_0;
    %inv;
    %store/vec4 v0x555dcdbb66a0_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0x555dcdbb66a0_0;
    %inv;
    %store/vec4 v0x555dcdbb66a0_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0x555dcdbb66a0_0;
    %inv;
    %store/vec4 v0x555dcdbb66a0_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0x555dcdbb66a0_0;
    %inv;
    %store/vec4 v0x555dcdbb66a0_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0x555dcdbb66a0_0;
    %inv;
    %store/vec4 v0x555dcdbb66a0_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0x555dcdbb66a0_0;
    %inv;
    %store/vec4 v0x555dcdbb66a0_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0x555dcdbb66a0_0;
    %inv;
    %store/vec4 v0x555dcdbb66a0_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0x555dcdbb66a0_0;
    %inv;
    %store/vec4 v0x555dcdbb66a0_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0x555dcdbb66a0_0;
    %inv;
    %store/vec4 v0x555dcdbb66a0_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0x555dcdbb66a0_0;
    %inv;
    %store/vec4 v0x555dcdbb66a0_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0x555dcdbb66a0_0;
    %inv;
    %store/vec4 v0x555dcdbb66a0_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0x555dcdbb66a0_0;
    %inv;
    %store/vec4 v0x555dcdbb66a0_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0x555dcdbb66a0_0;
    %inv;
    %store/vec4 v0x555dcdbb66a0_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0x555dcdbb66a0_0;
    %inv;
    %store/vec4 v0x555dcdbb66a0_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0x555dcdbb66a0_0;
    %inv;
    %store/vec4 v0x555dcdbb66a0_0, 0, 1;
    %end;
    .thread T_27;
    .scope S_0x555dcdac8250;
T_28 ;
    %vpi_call 5 26 "$dumpfile", "mips_testbench.vcd" {0 0 0};
    %vpi_call 5 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x555dcdac8250 {0 0 0};
    %end;
    .thread T_28;
    .scope S_0x555dcdbb6790;
T_29 ;
    %vpi_call 8 16 "$readmemb", "data.mem", v0x555dcdbb6d40, 32'sb00000000000000000000000000011111, 32'sb00000000000000000000000000000000 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555dcdbb6f30_0, 0, 32;
    %end;
    .thread T_29;
    .scope S_0x555dcdbb6790;
T_30 ;
    %wait E_0x555dcdbb6a60;
    %load/vec4 v0x555dcdbb6bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0x555dcdbb6e00_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_30.2, 4;
    %load/vec4 v0x555dcdbb7010_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x555dcdbb6c80_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x555dcdbb6d40, 4, 5;
    %jmp T_30.3;
T_30.2 ;
    %load/vec4 v0x555dcdbb6e00_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_30.4, 4;
    %load/vec4 v0x555dcdbb7010_0;
    %parti/s 16, 0, 2;
    %ix/getv 4, v0x555dcdbb6c80_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x555dcdbb6d40, 4, 5;
    %jmp T_30.5;
T_30.4 ;
    %load/vec4 v0x555dcdbb7010_0;
    %ix/getv 4, v0x555dcdbb6c80_0;
    %store/vec4a v0x555dcdbb6d40, 4, 0;
T_30.5 ;
T_30.3 ;
    %vpi_call 8 32 "$writememb", "data.mem", v0x555dcdbb6d40 {0 0 0};
T_30.0 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x555dcdbb6790;
T_31 ;
    %wait E_0x555dcdbb6a60;
    %load/vec4 v0x555dcdbb6ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %ix/getv 4, v0x555dcdbb6c80_0;
    %load/vec4a v0x555dcdbb6d40, 4;
    %store/vec4 v0x555dcdbb6f30_0, 0, 32;
T_31.0 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x555dcdbb6790;
T_32 ;
    %vpi_call 8 44 "$monitor", "opcode : %6b, address : %32b, write data : %32b, read signal : %1b, write signal : %1b, output read data : %32b\012", v0x555dcdbb6e00_0, v0x555dcdbb6c80_0, v0x555dcdbb7010_0, v0x555dcdbb6ae0_0, v0x555dcdbb6bc0_0, v0x555dcdbb6f30_0 {0 0 0};
    %end;
    .thread T_32;
    .scope S_0x555dcdb04e00;
T_33 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dcdbb72b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dcdbb71f0_0, 0, 1;
    %pushi/vec4 40, 0, 6;
    %store/vec4 v0x555dcdbb73f0_0, 0, 6;
    %pushi/vec4 253, 0, 32;
    %store/vec4 v0x555dcdbb7580_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555dcdbb7350_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 41, 0, 6;
    %store/vec4 v0x555dcdbb73f0_0, 0, 6;
    %pushi/vec4 1011, 0, 32;
    %store/vec4 v0x555dcdbb7580_0, 0, 32;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v0x555dcdbb7350_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dcdbb72b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dcdbb71f0_0, 0, 1;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x555dcdbb7350_0, 0, 32;
    %delay 10, 0;
    %end;
    .thread T_33;
    .scope S_0x555dcdb04e00;
T_34 ;
    %vpi_call 8 90 "$dumpfile", "read_data_memory.vcd" {0 0 0};
    %vpi_call 8 91 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x555dcdb04e00 {0 0 0};
    %end;
    .thread T_34;
    .scope S_0x555dcdbb7620;
T_35 ;
    %vpi_call 9 13 "$readmemb", "instructions.mem", v0x555dcdbb7950, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %end;
    .thread T_35;
    .scope S_0x555dcdbb7620;
T_36 ;
    %wait E_0x555dcdbb77f0;
    %ix/getv 4, v0x555dcdbb7a10_0;
    %load/vec4a v0x555dcdbb7950, 4;
    %store/vec4 v0x555dcdbb7850_0, 0, 32;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x555dcdb04f80;
T_37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555dcdbb7bf0_0, 0, 32;
    %delay 10, 0;
    %load/vec4 v0x555dcdbb7bf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555dcdbb7bf0_0, 0, 32;
    %delay 10, 0;
    %load/vec4 v0x555dcdbb7bf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555dcdbb7bf0_0, 0, 32;
    %delay 10, 0;
    %load/vec4 v0x555dcdbb7bf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555dcdbb7bf0_0, 0, 32;
    %delay 10, 0;
    %load/vec4 v0x555dcdbb7bf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555dcdbb7bf0_0, 0, 32;
    %delay 10, 0;
    %end;
    .thread T_37;
    .scope S_0x555dcdb04f80;
T_38 ;
    %vpi_call 9 55 "$dumpfile", "read_instructions_tb.vcd" {0 0 0};
    %vpi_call 9 56 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x555dcdb04f80 {0 0 0};
    %end;
    .thread T_38;
    .scope S_0x555dcdbb7c90;
T_39 ;
    %vpi_call 7 18 "$readmemb", "registers.mem", v0x555dcdbb8720 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555dcdbb8720, 4, 0;
    %end;
    .thread T_39;
    .scope S_0x555dcdbb7c90;
T_40 ;
    %wait E_0x555dcdbb7ff0;
    %load/vec4 v0x555dcdbb81f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x555dcdbb8560_0, 0, 32;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x555dcdbb8640_0, 0, 32;
    %load/vec4 v0x555dcdbb8050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0x555dcdbb8350_0;
    %cmpi/e 36, 0, 6;
    %jmp/0xz  T_40.4, 4;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x555dcdbb89a0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555dcdbb8480_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x555dcdbb8720, 4, 0;
T_40.4 ;
    %load/vec4 v0x555dcdbb8350_0;
    %cmpi/e 37, 0, 6;
    %jmp/0xz  T_40.6, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x555dcdbb89a0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555dcdbb8480_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x555dcdbb8720, 4, 0;
T_40.6 ;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v0x555dcdbb8350_0;
    %cmpi/e 36, 0, 6;
    %jmp/0xz  T_40.8, 4;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x555dcdbb89a0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555dcdbb88c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x555dcdbb8720, 4, 0;
T_40.8 ;
    %load/vec4 v0x555dcdbb8350_0;
    %cmpi/e 37, 0, 6;
    %jmp/0xz  T_40.10, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x555dcdbb89a0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555dcdbb88c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x555dcdbb8720, 4, 0;
T_40.10 ;
T_40.3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555dcdbb8720, 4, 0;
    %vpi_call 7 60 "$writememb", "registers.mem", v0x555dcdbb8720 {0 0 0};
T_40.0 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x555dcdbb7c90;
T_41 ;
    %wait E_0x555dcdbb7f70;
    %load/vec4 v0x555dcdbb8130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v0x555dcdbb87e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x555dcdbb8720, 4;
    %store/vec4 v0x555dcdbb8560_0, 0, 32;
    %load/vec4 v0x555dcdbb88c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x555dcdbb8720, 4;
    %store/vec4 v0x555dcdbb8640_0, 0, 32;
T_41.0 ;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x555dcdbb7c90;
T_42 ;
    %vpi_call 7 74 "$monitor", "opcode : %6b, read_data_1 : %32b, read_data_2 : %32b, write_data : %32b, rs : %5b, rt : %5b, rd : %5b, RegRead : %1b, RegWrite : %1b, RegDst : %1b\012", v0x555dcdbb8350_0, v0x555dcdbb8560_0, v0x555dcdbb8640_0, v0x555dcdbb89a0_0, v0x555dcdbb87e0_0, v0x555dcdbb88c0_0, v0x555dcdbb8480_0, v0x555dcdbb8130_0, v0x555dcdbb81f0_0, v0x555dcdbb8050_0 {0 0 0};
    %end;
    .thread T_42;
    .scope S_0x555dcdb3b250;
T_43 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dcdbb8d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dcdbb8ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dcdbb8be0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555dcdbb91c0_0, 0, 5;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x555dcdbb9320_0, 0, 5;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x555dcdbb8f50_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dcdbb8d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dcdbb8ca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dcdbb8be0_0, 0, 1;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v0x555dcdbb8eb0_0, 0, 6;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x555dcdbb8f50_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dcdbb8be0_0, 0, 1;
    %pushi/vec4 5550123, 0, 32;
    %store/vec4 v0x555dcdbb93f0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555dcdbb9320_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dcdbb8be0_0, 0, 1;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v0x555dcdbb8eb0_0, 0, 6;
    %pushi/vec4 5550123, 0, 32;
    %store/vec4 v0x555dcdbb93f0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 63, 63, 6;
    %store/vec4 v0x555dcdbb8eb0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dcdbb8d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dcdbb8ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dcdbb8be0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555dcdbb91c0_0, 0, 5;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x555dcdbb9320_0, 0, 5;
    %delay 10, 0;
    %end;
    .thread T_43;
    .scope S_0x555dcdb3b250;
T_44 ;
    %vpi_call 7 141 "$dumpfile", "read_registers.vcd" {0 0 0};
    %vpi_call 7 142 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x555dcdb3b250 {0 0 0};
    %end;
    .thread T_44;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "./ALU32bit.v";
    "./Control_Unit.v";
    "./Ins_parse.v";
    "MIPS_tb.v";
    "./MIPS_core.v";
    "./Read_Registers.v";
    "./Read_mem.v";
    "./Read_ins.v";
