<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>DBGDTRRXint</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">DBGDTRRXint, Debug Data Transfer Register, Receive</h1><p>The DBGDTRRXint characteristics are:</p><h2>Purpose</h2>
          <p>Transfers data from an external debugger to the PE. For example, it is used by a debugger transferring commands and data to a debug target. It is a component of the Debug Communications Channel.</p>
        <p>This 
        register
       is part of the Debug registers functional group.</p><h2>Configuration</h2><p>AArch32 System register DBGDTRRXint
                is architecturally mapped to
              External register <a href="ext-dbgdtrrx_el0.html">DBGDTRRX_EL0</a>.
          </p><p>This register is in the Cold reset domain.
                  On a Cold reset
                RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values.
              The register is not affected by a Warm reset.</p><h2>Attributes</h2>
          <p>DBGDTRRXint is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The DBGDTRRXint bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#UpdateDTRRX">Update DTRRX</a></td></tr></tbody></table><h4 id="UpdateDTRRX">
                Bits [31:0]
              </h4>
              <p>Update DTRRX.</p>
            
              <p>If RXfull is set to 1, then reads of this register return the last value written to DTRRX and clear RXfull to 0.</p>
            
              <p>For the full behavior of the Debug Communications Channel, see <span class="xref">'The Debug Communication Channel and Instruction Transfer Register' in the ARM ARM, chapter H4</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><div class="access_mechanisms"><h2>Accessing the DBGDTRRXint</h2><div class="access_instructions"><div class="access_instruction"><p>This register can be read using MRC with the following syntax:</p><p class="asm-code">MRC  
    &lt;syntax&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;syntax&gt;
      </th><th>opc1</th><th>opc2</th><th>CRn</th><th>coproc</th><th>CRm</th></tr><tr><td>p14, 0, 
                &lt;Rt&gt;, c0, c5, 0</td><td>000</td><td>000</td><td>0000</td><td>1110</td><td>0101</td></tr></table><ul></ul></div><h3>Accessibility</h3><p>The register is accessible as follows:</p><table class="accessibility"><tr><th rowspan="2">
        &lt;syntax&gt;
      </th><th class="accessibility_control" colspan="1">
          Control
        </th><th colspan="3">
        Accessibility
      </th></tr><tr><th class="accessibility_control">TGE</th><th>EL0</th><th>EL1</th><th>EL2</th></tr><tr><td>p14, 0, 
                &lt;Rt&gt;, c0, c5, 0</td><td class="accessibility_control">0</td><td>RO</td><td>RO</td><td>RO</td></tr><tr><td>p14, 0, 
                &lt;Rt&gt;, c0, c5, 0</td><td class="accessibility_control">1</td><td>RO</td><td>
        n/a
      </td><td>RO</td></tr></table><h3>Traps and enables</h3><div class="traps_intro"><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules, the following traps and enables are applicable when accessing this register.</p></div><p>
            Not dependent on other configuration bits:
          </p><ul><li><p>If <a href="AArch32-dbgdscrext.html">DBGDSCRext</a>.UDCCdis==1, read accesses to this register from EL0 are trapped to Undefined mode.</p></li></ul><p>
        When
        EL2 is implemented
        :
      </p><ul><li><p>If <a href="AArch32-hdcr.html">HDCR</a>.TDA==1, read accesses to this register from EL0 and EL1 are trapped to Hyp mode.</p></li></ul></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">10/08/2016 10:36</p><p class="copyconf">Copyright © 2010-2016 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
