<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_zynq_ultra_ps_e_0_1_synth_1" LaunchDir="/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.runs/design_1_zynq_ultra_ps_e_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="read_write_master_writer_0_0_synth_1" LaunchDir="/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.runs/read_write_master_writer_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="read_write_master_axi_vip_0_0_synth_1" LaunchDir="/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.runs/read_write_master_axi_vip_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="read_write_master_axi_vip_1_0_synth_1" LaunchDir="/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.runs/read_write_master_axi_vip_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="read_write_master_axi_vip_0_0_synth_1"/>
	</Run>
	<Run Id="read_write_master_reader_0_0_synth_1" LaunchDir="/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.runs/read_write_master_reader_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_zynq_ultra_ps_e_0_1_synth_1"/>
		<Parent Id="read_write_master_writer_0_0_synth_1"/>
		<Parent Id="read_write_master_axi_vip_0_0_synth_1"/>
		<Parent Id="read_write_master_axi_vip_1_0_synth_1"/>
		<Parent Id="read_write_master_reader_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design_1_zynq_ultra_ps_e_0_1_synth_1"/>
		<Parent Id="read_write_master_writer_0_0_synth_1"/>
		<Parent Id="read_write_master_axi_vip_0_0_synth_1"/>
		<Parent Id="read_write_master_axi_vip_1_0_synth_1"/>
		<Parent Id="read_write_master_reader_0_0_synth_1"/>
	</Run>
</Runs>

