Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib uni9000_ver -lib aim_ver -lib cpld_ver -lib xilinxcorelib_ver -o C:/dev/ULiC/Verilog/Projekt_S5_Gr1/SPI_Project/schematic_schematic_sch_tb_isim_beh.exe -prj C:/dev/ULiC/Verilog/Projekt_S5_Gr1/SPI_Project/schematic_schematic_sch_tb_beh.prj work.schematic_schematic_sch_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/dev/ULiC/Verilog/Projekt_S5_Gr1/SPI_Project/seqenter.v" into library work
Analyzing Verilog file "C:/dev/ULiC/Verilog/Projekt_S5_Gr1/SPI_Project/register.v" into library work
Analyzing Verilog file "C:/dev/ULiC/Verilog/Projekt_S5_Gr1/SPI_Project/divider_100kHz_to_1Hz.v" into library work
Analyzing Verilog file "C:/dev/ULiC/Verilog/Projekt_S5_Gr1/SPI_Project/schematic.vf" into library work
Analyzing Verilog file "C:/dev/ULiC/Verilog/Projekt_S5_Gr1/SPI_Project/testSchematic.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module divider_100kHz_to_1Hz
Compiling module register
Compiling module sequenter
Compiling module schematic
Compiling module schematic_schematic_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable C:/dev/ULiC/Verilog/Projekt_S5_Gr1/SPI_Project/schematic_schematic_sch_tb_isim_beh.exe
Fuse Memory Usage: 27436 KB
Fuse CPU Usage: 327 ms
