
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.60 (git sha1 5bafeb77dc71e054fa331ab9efa613e6fb0a1c49, clang++ 17.0.0 -fPIC -O3)

-- Running command `read_verilog -sv build/day10_opt_a.v; hierarchy -top day10_opt_a; proc; opt -fast; memory; opt -fast; techmap; opt -fast; stat -json' --

1. Executing Verilog-2005 frontend: build/day10_opt_a.v
Parsing SystemVerilog input from `build/day10_opt_a.v' to AST representation.
verilog frontend filename build/day10_opt_a.v
Generating RTLIL representation for module `\day10_opt_a'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \day10_opt_a

2.2. Analyzing design hierarchy..
Top module:  \day10_opt_a
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$build/day10_opt_a.v:97$13 in module day10_opt_a.
Marked 1 switch rules as full_case in process $proc$build/day10_opt_a.v:79$8 in module day10_opt_a.
Marked 1 switch rules as full_case in process $proc$build/day10_opt_a.v:66$4 in module day10_opt_a.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 3 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~3 debug messages>

3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\day10_opt_a.$proc$build/day10_opt_a.v:97$13'.
     1/1: $0\_25[0:0]
Creating decoders for process `\day10_opt_a.$proc$build/day10_opt_a.v:79$8'.
     1/1: $0\_39[63:0]
Creating decoders for process `\day10_opt_a.$proc$build/day10_opt_a.v:66$4'.
     1/1: $0\_30[63:0]

3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\day10_opt_a.\_25' using process `\day10_opt_a.$proc$build/day10_opt_a.v:97$13'.
  created $dff cell `$procdff$24' with positive edge clock.
Creating register for signal `\day10_opt_a.\_39' using process `\day10_opt_a.$proc$build/day10_opt_a.v:79$8'.
  created $dff cell `$procdff$25' with positive edge clock.
Creating register for signal `\day10_opt_a.\_30' using process `\day10_opt_a.$proc$build/day10_opt_a.v:66$4'.
  created $dff cell `$procdff$26' with positive edge clock.

3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\day10_opt_a.$proc$build/day10_opt_a.v:97$13'.
Removing empty process `day10_opt_a.$proc$build/day10_opt_a.v:97$13'.
Found and cleaned up 1 empty switch in `\day10_opt_a.$proc$build/day10_opt_a.v:79$8'.
Removing empty process `day10_opt_a.$proc$build/day10_opt_a.v:79$8'.
Found and cleaned up 1 empty switch in `\day10_opt_a.$proc$build/day10_opt_a.v:66$4'.
Removing empty process `day10_opt_a.$proc$build/day10_opt_a.v:66$4'.
Cleaned up 3 empty switches.

3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module day10_opt_a.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module day10_opt_a.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\day10_opt_a'.
Removed a total of 0 cells.

4.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$24 ($dff) from module day10_opt_a (D = \_47, Q = \_25, rval = 1'0).
Adding SRST signal on $procdff$25 ($dff) from module day10_opt_a (D = \_43, Q = \_39, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $procdff$26 ($dff) from module day10_opt_a (D = \_34, Q = \_30, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).

4.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day10_opt_a..
Removed 6 unused cells and 24 unused wires.
<suppressed ~11 debug messages>

4.5. Rerunning OPT passes. (Removed registers in this run.)

4.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module day10_opt_a.

4.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\day10_opt_a'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

4.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:337:slice$33 ($sdff) from module day10_opt_a (D = \_33, Q = \_30).
Adding EN signal on $auto$ff.cc:337:slice$30 ($sdff) from module day10_opt_a (D = \_42, Q = \_39).
Adding EN signal on $auto$ff.cc:337:slice$27 ($sdff) from module day10_opt_a (D = 1'1, Q = \_25).

4.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day10_opt_a..
Removed 3 unused cells and 7 unused wires.
<suppressed ~9 debug messages>

4.10. Rerunning OPT passes. (Removed registers in this run.)

4.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module day10_opt_a.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\day10_opt_a'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day10_opt_a..

4.15. Finished fast OPT passes.

5. Executing MEMORY pass.

5.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

5.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

5.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

5.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

5.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

5.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day10_opt_a..

5.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

5.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

5.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day10_opt_a..

5.10. Executing MEMORY_COLLECT pass (generating $mem cells).

5.11. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

6. Executing OPT pass (performing simple optimizations).

6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module day10_opt_a.

6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\day10_opt_a'.
Removed a total of 0 cells.

6.3. Executing OPT_DFF pass (perform DFF optimizations).

6.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day10_opt_a..

6.5. Finished fast OPT passes.

7. Executing TECHMAP pass (map to technology primitives).

7.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /opt/homebrew/bin/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

7.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $reduce_or.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=64:B_SIGNED=0:B_WIDTH=64:Y_WIDTH=64:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=64:B_SIGNED=0:B_WIDTH=64:Y_WIDTH=64:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=64:B_SIGNED=0:B_WIDTH=64:Y_WIDTH=64:394426c56d1a028ba8fdd5469b163e04011def47.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using template $paramod$039520c137afc9cd69dd56c3fb11a4e1fbe5f664\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000001000000 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000001000000 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~924 debug messages>

8. Executing OPT pass (performing simple optimizations).

8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module day10_opt_a.
<suppressed ~900 debug messages>

8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\day10_opt_a'.
Removed a total of 0 cells.

8.3. Executing OPT_DFF pass (perform DFF optimizations).

8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day10_opt_a..
Removed 76 unused cells and 283 unused wires.
<suppressed ~77 debug messages>

8.5. Finished fast OPT passes.
{
   "creator": "Yosys 0.60 (git sha1 5bafeb77dc71e054fa331ab9efa613e6fb0a1c49, clang++ 17.0.0 -fPIC -O3)",
   "invocation": "stat -json ",
   "modules": {
      "\\day10_opt_a": {
         "num_wires":         309,
         "num_wire_bits":     1409,
         "num_pub_wires":     32,
         "num_pub_wire_bits": 754,
         "num_ports":         11,
         "num_port_bits":     199,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         781,
         "num_submodules":       0,
         "num_cells_by_type": {
            "$_AND_": 346,
            "$_NOT_": 1,
            "$_OR_": 115,
            "$_SDFFE_PP0P_": 129,
            "$_XOR_": 190
         }
      }
   },
      "design": {
         "num_wires":         309,
         "num_wire_bits":     1409,
         "num_pub_wires":     32,
         "num_pub_wire_bits": 754,
         "num_ports":         11,
         "num_port_bits":     199,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         781,
         "num_submodules":       0,
         "num_cells_by_type": {
            "$_AND_": 346,
            "$_NOT_": 1,
            "$_OR_": 115,
            "$_SDFFE_PP0P_": 129,
            "$_XOR_": 190
         }
      }
}

End of script. Logfile hash: 8bdc457b08, CPU: user 0.12s system 0.01s, MEM: 18.86 MB peak
Yosys 0.60 (git sha1 5bafeb77dc71e054fa331ab9efa613e6fb0a1c49, clang++ 17.0.0 -fPIC -O3)
Time spent: 37% 1x techmap (0 sec), 16% 8x opt_expr (0 sec), ...
