// Seed: 2710502851
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_8;
  assign id_3 = id_1;
  logic id_9;
  wire  id_10;
  assign id_9[1] = 1'h0;
  wire [-1 : -1] id_11;
  assign id_10 = id_11;
  assign id_7  = id_5;
endmodule
module module_1 (
    input wand id_0,
    input wor id_1,
    output supply1 id_2,
    input supply0 id_3,
    input tri1 id_4
    , id_16,
    input wor id_5,
    input tri0 id_6,
    output supply0 id_7,
    input uwire id_8,
    input supply1 id_9,
    output tri0 id_10,
    input tri0 id_11,
    input supply1 id_12,
    output supply0 id_13
    , id_17,
    input tri1 id_14
);
  logic id_18;
  ;
  module_0 modCall_1 (
      id_16,
      id_17,
      id_18,
      id_18,
      id_16,
      id_17,
      id_18
  );
endmodule
