$date
	Sun Oct 23 06:08:23 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#914287
b10111 !
1"
#914290
b10111 &
b10111 %
1$
#914291
0"
#914294
b1000110 &
b1000110 %
#914298
b100011 &
b100011 %
#914302
b1101010 &
b1101010 %
#914306
b110101 &
b110101 %
#914310
b10100000 &
b10100000 %
#914314
b1010000 &
b1010000 %
#914318
b101000 &
b101000 %
#914322
b10100 &
b10100 %
#914326
b1010 &
b1010 %
#914330
b101 &
b101 %
#914334
b10000 &
b10000 %
#914338
b1000 &
b1000 %
#914342
b100 &
b100 %
#914346
b10 &
b10 %
#914350
b1 &
1#
b1 %
#914354
b0 &
b0 %
0#
0$
#1944106
b101 &
b101 %
1$
b101 !
1"
#1944107
0"
#1944110
b10000 &
b10000 %
#1944114
b1000 &
b1000 %
#1944118
b100 &
b100 %
#1944122
b10 &
b10 %
#1944126
b1 &
1#
b1 %
#1944130
b0 &
b0 %
0#
0$
#2940922
b1000 &
b1000 %
1$
b1000 !
1"
#2940923
0"
#2940926
b100 &
b100 %
#2940930
b10 &
b10 %
#2940934
b1 &
1#
b1 %
#2940938
b0 &
b0 %
0#
0$
#4500012
