OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/lab6_project/runs/RUN_2025.05.31_15.54.57/tmp/routing/23-fill.odb'…
Reading design constraints file at '/nix/store/xpc7xd67rslanlqh566s6jph53bn830w-openlane1-1.1.1/bin/scripts/base.sdc'…
[INFO]: Setting output delay to: 10.0
[INFO]: Setting input delay to: 10.0
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   top_module_project6
Die area:                 ( 0 0 ) ( 1000000 1000000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     107005
Number of terminals:      16
Number of snets:          2
Number of nets:           3563

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 100000 instances.
[INFO DRT-0164] Number of unique instances = 400.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 100000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 645187.
[INFO DRT-0033] mcon shape region query size = 1160784.
[INFO DRT-0033] met1 shape region query size = 225212.
[INFO DRT-0033] via shape region query size = 12600.
[INFO DRT-0033] met2 shape region query size = 7560.
[INFO DRT-0033] via2 shape region query size = 10080.
[INFO DRT-0033] met3 shape region query size = 7574.
[INFO DRT-0033] via3 shape region query size = 10080.
[INFO DRT-0033] met4 shape region query size = 2646.
[INFO DRT-0033] via4 shape region query size = 98.
[INFO DRT-0033] met5 shape region query size = 126.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1393 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 382 unique inst patterns.
[INFO DRT-0084]   Complete 9222 groups.
#scanned instances     = 107005
#unique  instances     = 400
#stdCellGenAp          = 11875
#stdCellValidPlanarAp  = 130
#stdCellValidViaAp     = 8293
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 11021
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:59, elapsed time = 00:00:29, memory = 380.74 (MB), peak = 404.68 (MB)

Number of guides:     71792

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 144 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 144 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 14181.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 17560.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 13021.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 3835.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1619.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 120.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 28821 vertical wires in 3 frboxes and 21515 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 2809 vertical wires in 3 frboxes and 4670 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:08, memory = 603.24 (MB), peak = 660.98 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 603.24 (MB), peak = 660.98 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:08, memory = 850.49 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:21, memory = 1218.39 (MB).
    Completing 30% with 1298 violations.
    elapsed time = 00:00:31, memory = 1442.02 (MB).
    Completing 40% with 1298 violations.
    elapsed time = 00:00:39, memory = 1442.02 (MB).
    Completing 50% with 1298 violations.
    elapsed time = 00:00:49, memory = 1442.02 (MB).
    Completing 60% with 2705 violations.
    elapsed time = 00:01:01, memory = 1442.02 (MB).
    Completing 70% with 2705 violations.
    elapsed time = 00:01:11, memory = 1442.02 (MB).
    Completing 80% with 3687 violations.
    elapsed time = 00:01:19, memory = 1447.39 (MB).
    Completing 90% with 3687 violations.
    elapsed time = 00:01:32, memory = 1454.52 (MB).
    Completing 100% with 4605 violations.
    elapsed time = 00:01:41, memory = 1454.52 (MB).
[INFO DRT-0199]   Number of violations = 5704.
Viol/Layer         li1   mcon   met1   met2   met3   met4   met5
Cut Spacing          0      1      0      0      0      0      0
Metal Spacing       23      0    310    308    235     10      9
Min Hole             0      0      3      0      0      0      0
Recheck              1      0    486    185     45    373      9
Short                0      0   2686    751    251     18      0
[INFO DRT-0267] cpu time = 00:03:21, elapsed time = 00:01:42, memory = 1431.70 (MB), peak = 1454.64 (MB)
Total wire length = 2712987 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 864356 um.
Total wire length on LAYER met2 = 987017 um.
Total wire length on LAYER met3 = 481400 um.
Total wire length on LAYER met4 = 333752 um.
Total wire length on LAYER met5 = 46460 um.
Total number of vias = 55757.
Up-via summary (total 55757):

------------------------
 FR_MASTERSLICE        0
            li1    17334
           met1    30046
           met2     5223
           met3     2922
           met4      232
------------------------
                   55757


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 5704 violations.
    elapsed time = 00:00:09, memory = 1431.70 (MB).
    Completing 20% with 5704 violations.
    elapsed time = 00:00:18, memory = 1431.70 (MB).
    Completing 30% with 4932 violations.
    elapsed time = 00:00:28, memory = 1458.58 (MB).
    Completing 40% with 4932 violations.
    elapsed time = 00:00:38, memory = 1458.83 (MB).
    Completing 50% with 4932 violations.
    elapsed time = 00:00:50, memory = 1458.83 (MB).
    Completing 60% with 4152 violations.
    elapsed time = 00:00:58, memory = 1458.83 (MB).
    Completing 70% with 4152 violations.
    elapsed time = 00:01:09, memory = 1458.83 (MB).
    Completing 80% with 3120 violations.
    elapsed time = 00:01:18, memory = 1482.58 (MB).
    Completing 90% with 3120 violations.
    elapsed time = 00:01:29, memory = 1482.58 (MB).
    Completing 100% with 2006 violations.
    elapsed time = 00:01:41, memory = 1482.58 (MB).
[INFO DRT-0199]   Number of violations = 2024.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing          4      0      0      0      0
Metal Spacing        0     92    157     36      1
Min Hole             0      4      0      0      0
Recheck              0     13      5      0      0
Short                0   1494    190      7     21
[INFO DRT-0267] cpu time = 00:03:18, elapsed time = 00:01:41, memory = 1431.72 (MB), peak = 1482.58 (MB)
Total wire length = 2713529 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 864932 um.
Total wire length on LAYER met2 = 988424 um.
Total wire length on LAYER met3 = 480963 um.
Total wire length on LAYER met4 = 332909 um.
Total wire length on LAYER met5 = 46300 um.
Total number of vias = 57462.
Up-via summary (total 57462):

------------------------
 FR_MASTERSLICE        0
            li1    17332
           met1    31408
           met2     5539
           met3     2953
           met4      230
------------------------
                   57462


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 2024 violations.
    elapsed time = 00:00:05, memory = 1431.72 (MB).
    Completing 20% with 2024 violations.
    elapsed time = 00:00:14, memory = 1431.72 (MB).
    Completing 30% with 2020 violations.
    elapsed time = 00:00:19, memory = 1431.72 (MB).
    Completing 40% with 2020 violations.
    elapsed time = 00:00:31, memory = 1431.72 (MB).
    Completing 50% with 2020 violations.
    elapsed time = 00:00:40, memory = 1431.72 (MB).
    Completing 60% with 1900 violations.
    elapsed time = 00:00:48, memory = 1431.72 (MB).
    Completing 70% with 1900 violations.
    elapsed time = 00:00:58, memory = 1431.72 (MB).
    Completing 80% with 1681 violations.
    elapsed time = 00:01:04, memory = 1431.72 (MB).
    Completing 90% with 1681 violations.
    elapsed time = 00:01:13, memory = 1431.72 (MB).
    Completing 100% with 1566 violations.
    elapsed time = 00:01:19, memory = 1431.72 (MB).
[INFO DRT-0199]   Number of violations = 1580.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing          3      0      0      0      0
Metal Spacing        0    100    130     40      1
Min Hole             0      2      0      0      0
Recheck              0     14      5      0      0
Short                0   1112    155      7     11
[INFO DRT-0267] cpu time = 00:02:39, elapsed time = 00:01:20, memory = 1431.72 (MB), peak = 1482.58 (MB)
Total wire length = 2713204 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 864665 um.
Total wire length on LAYER met2 = 987746 um.
Total wire length on LAYER met3 = 481056 um.
Total wire length on LAYER met4 = 333596 um.
Total wire length on LAYER met5 = 46138 um.
Total number of vias = 57617.
Up-via summary (total 57617):

------------------------
 FR_MASTERSLICE        0
            li1    17332
           met1    31416
           met2     5675
           met3     2970
           met4      224
------------------------
                   57617


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 1580 violations.
    elapsed time = 00:00:06, memory = 1431.72 (MB).
    Completing 20% with 1580 violations.
    elapsed time = 00:00:10, memory = 1431.72 (MB).
    Completing 30% with 1185 violations.
    elapsed time = 00:00:16, memory = 1431.72 (MB).
    Completing 40% with 1185 violations.
    elapsed time = 00:00:22, memory = 1431.72 (MB).
    Completing 50% with 1185 violations.
    elapsed time = 00:00:25, memory = 1431.72 (MB).
    Completing 60% with 861 violations.
    elapsed time = 00:00:31, memory = 1431.72 (MB).
    Completing 70% with 861 violations.
    elapsed time = 00:00:38, memory = 1431.72 (MB).
    Completing 80% with 434 violations.
    elapsed time = 00:00:41, memory = 1431.72 (MB).
    Completing 90% with 434 violations.
    elapsed time = 00:00:47, memory = 1431.72 (MB).
    Completing 100% with 30 violations.
    elapsed time = 00:00:58, memory = 1431.72 (MB).
[INFO DRT-0199]   Number of violations = 50.
Viol/Layer        met1   met2   met3
Metal Spacing        2      4      3
Recheck             15      4      1
Short               16      5      0
[INFO DRT-0267] cpu time = 00:01:53, elapsed time = 00:00:58, memory = 1431.72 (MB), peak = 1482.58 (MB)
Total wire length = 2713822 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 862541 um.
Total wire length on LAYER met2 = 988155 um.
Total wire length on LAYER met3 = 483010 um.
Total wire length on LAYER met4 = 333978 um.
Total wire length on LAYER met5 = 46136 um.
Total number of vias = 59856.
Up-via summary (total 59856):

------------------------
 FR_MASTERSLICE        0
            li1    17332
           met1    33041
           met2     6216
           met3     3043
           met4      224
------------------------
                   59856


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 50 violations.
    elapsed time = 00:00:00, memory = 1431.72 (MB).
    Completing 20% with 50 violations.
    elapsed time = 00:00:00, memory = 1431.72 (MB).
    Completing 30% with 45 violations.
    elapsed time = 00:00:00, memory = 1431.72 (MB).
    Completing 40% with 45 violations.
    elapsed time = 00:00:00, memory = 1431.72 (MB).
    Completing 50% with 45 violations.
    elapsed time = 00:00:01, memory = 1431.72 (MB).
    Completing 60% with 29 violations.
    elapsed time = 00:00:01, memory = 1431.72 (MB).
    Completing 70% with 29 violations.
    elapsed time = 00:00:01, memory = 1431.72 (MB).
    Completing 80% with 16 violations.
    elapsed time = 00:00:02, memory = 1431.72 (MB).
    Completing 90% with 16 violations.
    elapsed time = 00:00:02, memory = 1431.72 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:02, memory = 1431.72 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:03, memory = 1431.72 (MB), peak = 1482.58 (MB)
Total wire length = 2713837 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 862535 um.
Total wire length on LAYER met2 = 988110 um.
Total wire length on LAYER met3 = 483027 um.
Total wire length on LAYER met4 = 334027 um.
Total wire length on LAYER met5 = 46136 um.
Total number of vias = 59895.
Up-via summary (total 59895):

------------------------
 FR_MASTERSLICE        0
            li1    17332
           met1    33061
           met2     6233
           met3     3045
           met4      224
------------------------
                   59895


[INFO DRT-0198] Complete detail routing.
Total wire length = 2713837 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 862535 um.
Total wire length on LAYER met2 = 988110 um.
Total wire length on LAYER met3 = 483027 um.
Total wire length on LAYER met4 = 334027 um.
Total wire length on LAYER met5 = 46136 um.
Total number of vias = 59895.
Up-via summary (total 59895):

------------------------
 FR_MASTERSLICE        0
            li1    17332
           met1    33061
           met2     6233
           met3     3045
           met4      224
------------------------
                   59895


[INFO DRT-0267] cpu time = 00:11:19, elapsed time = 00:05:45, memory = 1431.72 (MB), peak = 1482.58 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/lab6_project/runs/RUN_2025.05.31_15.54.57/results/routing/top_module_project6.odb'…
Writing netlist to '/openlane/designs/lab6_project/runs/RUN_2025.05.31_15.54.57/results/routing/top_module_project6.nl.v'…
Writing powered netlist to '/openlane/designs/lab6_project/runs/RUN_2025.05.31_15.54.57/results/routing/top_module_project6.pnl.v'…
Writing layout to '/openlane/designs/lab6_project/runs/RUN_2025.05.31_15.54.57/results/routing/top_module_project6.def'…
