<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ft_afifo_hls_loopback.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ADC_read_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ADC_read_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ADC_read_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="afifo_loopback.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="afifo_loopback.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="afifo_loopback.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="afifo_loopback.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="afifo_loopback.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="afifo_loopback.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="afifo_loopback.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="afifo_loopback.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="afifo_loopback.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="afifo_loopback.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="afifo_loopback.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="afifo_loopback.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="afifo_loopback.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="afifo_loopback.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="afifo_loopback.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="afifo_loopback.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="afifo_loopback.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="afifo_loopback.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="afifo_loopback.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="afifo_loopback.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="afifo_loopback.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="afifo_loopback.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="afifo_loopback.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="afifo_loopback_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="afifo_loopback_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="afifo_loopback_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="afifo_loopback_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="afifo_loopback_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="afifo_loopback_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="afifo_loopback_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="afifo_loopback_map.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="afifo_loopback_map_fpga_editor.log"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="afifo_loopback_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="afifo_loopback_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="afifo_loopback_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="afifo_loopback_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="afifo_loopback_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="afifo_loopback_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="afifo_loopback_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="afifo_loopback_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="data_to_byte.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="data_to_byte.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="data_to_byte.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="data_to_byte.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="data_to_byte.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="data_to_byte.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="data_to_byte.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="data_to_byte.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="data_to_byte_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="data_to_byte_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="fifo_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_3"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1473409920" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1473409920">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477727251" xil_pn:in_ck="-74839755429020669" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1477727251">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1477727266" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="323291971189349370" xil_pn:start_ts="1477727266">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477727266" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2622837124269926328" xil_pn:start_ts="1477727266">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477727162" xil_pn:in_ck="7166336010579792031" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6940396770074349299" xil_pn:start_ts="1477727161">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/adc_clk_gen.v"/>
      <outfile xil_pn:name="ipcore_dir/data_fifo.ngc"/>
      <outfile xil_pn:name="ipcore_dir/data_fifo.v"/>
      <outfile xil_pn:name="ipcore_dir/fifo.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fifo.v"/>
      <outfile xil_pn:name="ipcore_dir/pll.v"/>
    </transform>
    <transform xil_pn:end_ts="1477727251" xil_pn:in_ck="-3130934111615167886" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1477727251">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1477727269" xil_pn:in_ck="-3130934111615167886" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7259418014206213587" xil_pn:start_ts="1477727266">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1477727269" xil_pn:in_ck="98687113205334143" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5079190590650127946" xil_pn:start_ts="1477727269">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1516737088" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1516737088">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516737088" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1810333919093444508" xil_pn:start_ts="1516737088">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516737089" xil_pn:in_ck="7166336010579792031" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6940396770074349299" xil_pn:start_ts="1516737088">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/adc_clk_gen.v"/>
      <outfile xil_pn:name="ipcore_dir/data_fifo.ngc"/>
      <outfile xil_pn:name="ipcore_dir/data_fifo.v"/>
      <outfile xil_pn:name="ipcore_dir/fifo.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fifo.v"/>
      <outfile xil_pn:name="ipcore_dir/pll.v"/>
    </transform>
    <transform xil_pn:end_ts="1516737089" xil_pn:in_ck="-2526659811897391685" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1516737089">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516737089" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6469551871142458394" xil_pn:start_ts="1516737089">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516737089" xil_pn:in_ck="-2526659811897391685" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1516737089">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516737089" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="9100140296800084541" xil_pn:start_ts="1516737089">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516737106" xil_pn:in_ck="6662950840493665753" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-991917559500910207" xil_pn:start_ts="1516737089">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="afifo_loopback.lso"/>
      <outfile xil_pn:name="afifo_loopback.ngc"/>
      <outfile xil_pn:name="afifo_loopback.ngr"/>
      <outfile xil_pn:name="afifo_loopback.prj"/>
      <outfile xil_pn:name="afifo_loopback.stx"/>
      <outfile xil_pn:name="afifo_loopback.syr"/>
      <outfile xil_pn:name="afifo_loopback.xst"/>
      <outfile xil_pn:name="afifo_loopback_xst.xrpt"/>
      <outfile xil_pn:name="data_to_byte.ngr"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1516737106" xil_pn:in_ck="2927567532194566665" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-369593218651957359" xil_pn:start_ts="1516737106">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516737113" xil_pn:in_ck="7195874083347690310" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-2948203384498237484" xil_pn:start_ts="1516737106">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="afifo_loopback.bld"/>
      <outfile xil_pn:name="afifo_loopback.ngd"/>
      <outfile xil_pn:name="afifo_loopback_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1516737136" xil_pn:in_ck="500066313848860647" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1448924893915930207" xil_pn:start_ts="1516737113">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="afifo_loopback.pcf"/>
      <outfile xil_pn:name="afifo_loopback_map.map"/>
      <outfile xil_pn:name="afifo_loopback_map.mrp"/>
      <outfile xil_pn:name="afifo_loopback_map.ncd"/>
      <outfile xil_pn:name="afifo_loopback_map.ngm"/>
      <outfile xil_pn:name="afifo_loopback_map.xrpt"/>
      <outfile xil_pn:name="afifo_loopback_summary.xml"/>
      <outfile xil_pn:name="afifo_loopback_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1516737157" xil_pn:in_ck="-5232237646914119040" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1516737136">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="afifo_loopback.ncd"/>
      <outfile xil_pn:name="afifo_loopback.pad"/>
      <outfile xil_pn:name="afifo_loopback.par"/>
      <outfile xil_pn:name="afifo_loopback.ptwx"/>
      <outfile xil_pn:name="afifo_loopback.unroutes"/>
      <outfile xil_pn:name="afifo_loopback.xpi"/>
      <outfile xil_pn:name="afifo_loopback_pad.csv"/>
      <outfile xil_pn:name="afifo_loopback_pad.txt"/>
      <outfile xil_pn:name="afifo_loopback_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1516737175" xil_pn:in_ck="-7717278048703893870" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1516737157">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="afifo_loopback.bgn"/>
      <outfile xil_pn:name="afifo_loopback.bit"/>
      <outfile xil_pn:name="afifo_loopback.drc"/>
      <outfile xil_pn:name="afifo_loopback.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1478780927" xil_pn:in_ck="-7717278048703906724" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="2682241697568822907" xil_pn:start_ts="1478780926">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1516737176" xil_pn:in_ck="-7717278048703906724" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1516737175">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479147260" xil_pn:in_ck="-7717278048703906724" xil_pn:name="TRAN_genImpactFile" xil_pn:prop_ck="-7047989797201823252" xil_pn:start_ts="1479147259">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1478539866" xil_pn:in_ck="500066313848860515" xil_pn:name="TRAN_fpgaFloorplanPostPAR" xil_pn:start_ts="1478539864">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1516737157" xil_pn:in_ck="500066313848860515" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1516737150">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="afifo_loopback.twr"/>
      <outfile xil_pn:name="afifo_loopback.twx"/>
    </transform>
  </transforms>

</generated_project>
