project -fileorder "D:/LSCC/diamond/3.12/cae_library/synthesis/vhdl/machxo2.vhd" "D:/Clases/Arqui/oscvhdl/oscint00.vhdl" "D:/Clases/Arqui/oscvhdl/div00.vhdl" "D:/Clases/Arqui/oscvhdl/packageosc00.vhdl" "D:/Clases/Arqui/2doParcial/ram00/contring00.vhdl" "D:/Clases/Arqui/2doParcial/ram00/memram00.vhdl" "D:/Clases/Arqui/2doParcial/ram00/contRead00.vhdl" "D:/Clases/Arqui/2doParcial/ram00/muxram00.vhdl" "D:/Clases/Arqui/2doParcial/ram00/packageram00.vhdl" "D:/Clases/Arqui/oscvhdl/osc00.vhdl" "D:/Clases/Arqui/2doParcial/ram00/coder00.vhdl" "D:/Clases/Arqui/2doParcial/ram00/ram00.vhdl" 