Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Nov 17 16:50:04 2023
| Host         : Ganesh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file processor_timing_summary_routed.rpt -pb processor_timing_summary_routed.pb -rpx processor_timing_summary_routed.rpx -warn_on_violation
| Design       : processor
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                Violations  
---------  --------  ---------------------------------------------------------  ----------  
SYNTH-5    Warning   Mapped onto distributed RAM because of timing constraints  576         
TIMING-18  Warning   Missing input or output delay                              5           
TIMING-20  Warning   Non-clocked latch                                          5           
LATCH-1    Advisory  Existing latches in the design                             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5)
5. checking no_input_delay (1)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: control_unit/mainDecoder/FSM_onehot_state_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: control_unit/mainDecoder/FSM_onehot_state_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/FSM_onehot_state_reg[15]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: control_unit/mainDecoder/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: control_unit/mainDecoder/FSM_onehot_state_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5)
------------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    996.920        0.000                      0                19920        0.092        0.000                      0                19920    -9786.640   -16159.920                       5                  2856  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)           Period(ns)      Frequency(MHz)
-----             ------------           ----------      --------------
clk_pin           {0.000 1000.000}       2000.000        0.500           
  DCM_TMDS_CLKFX  {0.000 500.000}        1000.000        1.000           
  MMCM_pix_clock  {0.000 5000.000}       10000.000       0.100           
  clkfb_in        {0.000 1000.000}       2000.000        0.500           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin              1972.505        0.000                      0                19769        0.092        0.000                      0                19769    -1900.000    -1900.000                       1                  2737  
  DCM_TMDS_CLKFX      997.508        0.000                      0                   39        0.222        0.000                      0                   39     -786.640     -786.640                       1                    37  
  MMCM_pix_clock     9980.511        0.000                      0                  112        0.143        0.000                      0                  112    -9786.640    -9786.640                       1                    79  
  clkfb_in                                                                                                                                                      -1900.000    -3686.640                       2                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
MMCM_pix_clock  DCM_TMDS_CLKFX      996.920        0.000                      0                   30        0.117        0.000                      0                   30  
clk_pin         MMCM_pix_clock     1990.180        0.000                      0                   11        1.515        0.000                      0                   11  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group      From Clock      To Clock      
----------      ----------      --------      
(none)          DCM_TMDS_CLKFX                  
(none)          MMCM_pix_clock                  
(none)          clk_pin                         
(none)          clkfb_in                        
(none)                          clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack     1972.505ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack    -1900.000ns,  Total Violation    -1900.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1972.505ns  (required time - arrival time)
  Source:                 buf_reg_6/genblk1[0].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/disMem/memory_reg_256_383_12_12/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (clk_pin rise@2000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        26.627ns  (logic 3.342ns (12.551%)  route 23.285ns (87.449%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=6 LUT6=9)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 2004.948 - 2000.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.663     5.332    buf_reg_6/genblk1[0].reg1/d/clk_IBUF_BUFG
    SLICE_X25Y32         FDRE                                         r  buf_reg_6/genblk1[0].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.456     5.788 r  buf_reg_6/genblk1[0].reg1/d/Q_reg/Q
                         net (fo=80, routed)          1.937     7.724    control_unit/mainDecoder/Q_reg_16[0]
    SLICE_X17Y32         LUT4 (Prop_lut4_I1_O)        0.124     7.848 r  control_unit/mainDecoder/register[1][0]_i_2/O
                         net (fo=6, routed)           1.136     8.984    control_unit/mainDecoder/register[1][0]_i_2_n_0
    SLICE_X22Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.108 f  control_unit/mainDecoder/Q_i_6__4/O
                         net (fo=1, routed)           0.539     9.647    control_unit/mainDecoder/Q_i_6__4_n_0
    SLICE_X21Y30         LUT3 (Prop_lut3_I0_O)        0.124     9.771 r  control_unit/mainDecoder/Q_i_5__4/O
                         net (fo=1, routed)           0.151     9.923    control_unit/mainDecoder/ALU/as1/c_2
    SLICE_X21Y30         LUT5 (Prop_lut5_I3_O)        0.124    10.047 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=4, routed)           0.317    10.364    control_unit/mainDecoder/ALU/as1/c_3
    SLICE_X21Y31         LUT6 (Prop_lut6_I5_O)        0.124    10.488 r  control_unit/mainDecoder/Q_i_7__3/O
                         net (fo=1, routed)           0.965    11.453    control_unit/mainDecoder/Q_i_7__3_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I0_O)        0.124    11.577 r  control_unit/mainDecoder/Q_i_6__3/O
                         net (fo=2, routed)           0.875    12.452    control_unit/mainDecoder/ALU/as1/c_8
    SLICE_X18Y33         LUT6 (Prop_lut6_I5_O)        0.124    12.576 r  control_unit/mainDecoder/Q_i_7__2/O
                         net (fo=1, routed)           1.032    13.608    control_unit/mainDecoder/Q_i_7__2_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I0_O)        0.124    13.732 r  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=2, routed)           0.833    14.565    control_unit/mainDecoder/ALU/as1/c_13
    SLICE_X15Y36         LUT6 (Prop_lut6_I5_O)        0.124    14.689 r  control_unit/mainDecoder/Q_i_6__1/O
                         net (fo=1, routed)           0.770    15.459    control_unit/mainDecoder/Q_i_6__1_n_0
    SLICE_X14Y34         LUT6 (Prop_lut6_I0_O)        0.124    15.583 r  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.865    16.448    control_unit/mainDecoder/ALU/as1/c_18
    SLICE_X13Y33         LUT5 (Prop_lut5_I0_O)        0.124    16.572 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=2, routed)           1.227    17.799    control_unit/mainDecoder/ALU/as1/c_20
    SLICE_X13Y32         LUT5 (Prop_lut5_I0_O)        0.152    17.951 r  control_unit/mainDecoder/Q_i_2__2/O
                         net (fo=4, routed)           0.961    18.911    control_unit/mainDecoder/ALU/as1/c_22
    SLICE_X11Y31         LUT5 (Prop_lut5_I0_O)        0.326    19.237 r  control_unit/mainDecoder/Q_i_2__1/O
                         net (fo=3, routed)           0.844    20.081    control_unit/mainDecoder/ALU/as1/c_24
    SLICE_X14Y30         LUT5 (Prop_lut5_I0_O)        0.118    20.199 r  control_unit/mainDecoder/Q_i_2__0/O
                         net (fo=3, routed)           0.785    20.984    control_unit/mainDecoder/ALU/as1/c_26
    SLICE_X15Y30         LUT5 (Prop_lut5_I2_O)        0.352    21.336 f  control_unit/mainDecoder/Q_i_1__96/O
                         net (fo=3, routed)           0.819    22.155    control_unit/mainDecoder/ALUResult[16]
    SLICE_X14Y31         LUT6 (Prop_lut6_I2_O)        0.326    22.481 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_6/O
                         net (fo=1, routed)           0.952    23.433    control_unit/mainDecoder/memory_reg_0_127_8_8_i_6_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I3_O)        0.124    23.557 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_5/O
                         net (fo=24, routed)          2.137    25.694    buf_reg_6/genblk1[4].reg1/d/Zero
    SLICE_X17Y37         LUT3 (Prop_lut3_I1_O)        0.124    25.818 r  buf_reg_6/genblk1[4].reg1/d/memory_reg_0_127_12_12_i_1/O
                         net (fo=76, routed)          6.140    31.959    mem/disMem/memory_reg_256_383_12_12/D
    SLICE_X42Y66         RAMD64E                                      r  mem/disMem/memory_reg_256_383_12_12/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 2000.000  2000.000 r  
    K17                                               0.000  2000.000 r  clk (IN)
                         net (fo=0)                   0.000  2000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  2001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  2003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.556  2004.948    mem/disMem/memory_reg_256_383_12_12/WCLK
    SLICE_X42Y66         RAMD64E                                      r  mem/disMem/memory_reg_256_383_12_12/DP.HIGH/CLK
                         clock pessimism              0.277  2005.224    
                         clock uncertainty           -0.035  2005.189    
    SLICE_X42Y66         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725  2004.464    mem/disMem/memory_reg_256_383_12_12/DP.HIGH
  -------------------------------------------------------------------
                         required time                       2004.464    
                         arrival time                         -31.959    
  -------------------------------------------------------------------
                         slack                               1972.505    

Slack (MET) :             1972.647ns  (required time - arrival time)
  Source:                 buf_reg_6/genblk1[0].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/disMem/memory_reg_384_511_12_12/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (clk_pin rise@2000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        26.486ns  (logic 3.342ns (12.618%)  route 23.144ns (87.382%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=6 LUT6=9)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 2004.949 - 2000.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.663     5.332    buf_reg_6/genblk1[0].reg1/d/clk_IBUF_BUFG
    SLICE_X25Y32         FDRE                                         r  buf_reg_6/genblk1[0].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.456     5.788 r  buf_reg_6/genblk1[0].reg1/d/Q_reg/Q
                         net (fo=80, routed)          1.937     7.724    control_unit/mainDecoder/Q_reg_16[0]
    SLICE_X17Y32         LUT4 (Prop_lut4_I1_O)        0.124     7.848 r  control_unit/mainDecoder/register[1][0]_i_2/O
                         net (fo=6, routed)           1.136     8.984    control_unit/mainDecoder/register[1][0]_i_2_n_0
    SLICE_X22Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.108 f  control_unit/mainDecoder/Q_i_6__4/O
                         net (fo=1, routed)           0.539     9.647    control_unit/mainDecoder/Q_i_6__4_n_0
    SLICE_X21Y30         LUT3 (Prop_lut3_I0_O)        0.124     9.771 r  control_unit/mainDecoder/Q_i_5__4/O
                         net (fo=1, routed)           0.151     9.923    control_unit/mainDecoder/ALU/as1/c_2
    SLICE_X21Y30         LUT5 (Prop_lut5_I3_O)        0.124    10.047 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=4, routed)           0.317    10.364    control_unit/mainDecoder/ALU/as1/c_3
    SLICE_X21Y31         LUT6 (Prop_lut6_I5_O)        0.124    10.488 r  control_unit/mainDecoder/Q_i_7__3/O
                         net (fo=1, routed)           0.965    11.453    control_unit/mainDecoder/Q_i_7__3_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I0_O)        0.124    11.577 r  control_unit/mainDecoder/Q_i_6__3/O
                         net (fo=2, routed)           0.875    12.452    control_unit/mainDecoder/ALU/as1/c_8
    SLICE_X18Y33         LUT6 (Prop_lut6_I5_O)        0.124    12.576 r  control_unit/mainDecoder/Q_i_7__2/O
                         net (fo=1, routed)           1.032    13.608    control_unit/mainDecoder/Q_i_7__2_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I0_O)        0.124    13.732 r  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=2, routed)           0.833    14.565    control_unit/mainDecoder/ALU/as1/c_13
    SLICE_X15Y36         LUT6 (Prop_lut6_I5_O)        0.124    14.689 r  control_unit/mainDecoder/Q_i_6__1/O
                         net (fo=1, routed)           0.770    15.459    control_unit/mainDecoder/Q_i_6__1_n_0
    SLICE_X14Y34         LUT6 (Prop_lut6_I0_O)        0.124    15.583 r  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.865    16.448    control_unit/mainDecoder/ALU/as1/c_18
    SLICE_X13Y33         LUT5 (Prop_lut5_I0_O)        0.124    16.572 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=2, routed)           1.227    17.799    control_unit/mainDecoder/ALU/as1/c_20
    SLICE_X13Y32         LUT5 (Prop_lut5_I0_O)        0.152    17.951 r  control_unit/mainDecoder/Q_i_2__2/O
                         net (fo=4, routed)           0.961    18.911    control_unit/mainDecoder/ALU/as1/c_22
    SLICE_X11Y31         LUT5 (Prop_lut5_I0_O)        0.326    19.237 r  control_unit/mainDecoder/Q_i_2__1/O
                         net (fo=3, routed)           0.844    20.081    control_unit/mainDecoder/ALU/as1/c_24
    SLICE_X14Y30         LUT5 (Prop_lut5_I0_O)        0.118    20.199 r  control_unit/mainDecoder/Q_i_2__0/O
                         net (fo=3, routed)           0.785    20.984    control_unit/mainDecoder/ALU/as1/c_26
    SLICE_X15Y30         LUT5 (Prop_lut5_I2_O)        0.352    21.336 f  control_unit/mainDecoder/Q_i_1__96/O
                         net (fo=3, routed)           0.819    22.155    control_unit/mainDecoder/ALUResult[16]
    SLICE_X14Y31         LUT6 (Prop_lut6_I2_O)        0.326    22.481 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_6/O
                         net (fo=1, routed)           0.952    23.433    control_unit/mainDecoder/memory_reg_0_127_8_8_i_6_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I3_O)        0.124    23.557 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_5/O
                         net (fo=24, routed)          2.137    25.694    buf_reg_6/genblk1[4].reg1/d/Zero
    SLICE_X17Y37         LUT3 (Prop_lut3_I1_O)        0.124    25.818 r  buf_reg_6/genblk1[4].reg1/d/memory_reg_0_127_12_12_i_1/O
                         net (fo=76, routed)          6.000    31.818    mem/disMem/memory_reg_384_511_12_12/D
    SLICE_X42Y65         RAMD64E                                      r  mem/disMem/memory_reg_384_511_12_12/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 2000.000  2000.000 r  
    K17                                               0.000  2000.000 r  clk (IN)
                         net (fo=0)                   0.000  2000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  2001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  2003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.557  2004.949    mem/disMem/memory_reg_384_511_12_12/WCLK
    SLICE_X42Y65         RAMD64E                                      r  mem/disMem/memory_reg_384_511_12_12/DP.HIGH/CLK
                         clock pessimism              0.277  2005.225    
                         clock uncertainty           -0.035  2005.190    
    SLICE_X42Y65         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725  2004.465    mem/disMem/memory_reg_384_511_12_12/DP.HIGH
  -------------------------------------------------------------------
                         required time                       2004.465    
                         arrival time                         -31.818    
  -------------------------------------------------------------------
                         slack                               1972.647    

Slack (MET) :             1972.793ns  (required time - arrival time)
  Source:                 buf_reg_6/genblk1[0].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/disMem/memory_reg_256_383_12_12/SP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (clk_pin rise@2000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        26.627ns  (logic 3.342ns (12.551%)  route 23.285ns (87.449%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=6 LUT6=9)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 2004.948 - 2000.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.663     5.332    buf_reg_6/genblk1[0].reg1/d/clk_IBUF_BUFG
    SLICE_X25Y32         FDRE                                         r  buf_reg_6/genblk1[0].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.456     5.788 r  buf_reg_6/genblk1[0].reg1/d/Q_reg/Q
                         net (fo=80, routed)          1.937     7.724    control_unit/mainDecoder/Q_reg_16[0]
    SLICE_X17Y32         LUT4 (Prop_lut4_I1_O)        0.124     7.848 r  control_unit/mainDecoder/register[1][0]_i_2/O
                         net (fo=6, routed)           1.136     8.984    control_unit/mainDecoder/register[1][0]_i_2_n_0
    SLICE_X22Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.108 f  control_unit/mainDecoder/Q_i_6__4/O
                         net (fo=1, routed)           0.539     9.647    control_unit/mainDecoder/Q_i_6__4_n_0
    SLICE_X21Y30         LUT3 (Prop_lut3_I0_O)        0.124     9.771 r  control_unit/mainDecoder/Q_i_5__4/O
                         net (fo=1, routed)           0.151     9.923    control_unit/mainDecoder/ALU/as1/c_2
    SLICE_X21Y30         LUT5 (Prop_lut5_I3_O)        0.124    10.047 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=4, routed)           0.317    10.364    control_unit/mainDecoder/ALU/as1/c_3
    SLICE_X21Y31         LUT6 (Prop_lut6_I5_O)        0.124    10.488 r  control_unit/mainDecoder/Q_i_7__3/O
                         net (fo=1, routed)           0.965    11.453    control_unit/mainDecoder/Q_i_7__3_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I0_O)        0.124    11.577 r  control_unit/mainDecoder/Q_i_6__3/O
                         net (fo=2, routed)           0.875    12.452    control_unit/mainDecoder/ALU/as1/c_8
    SLICE_X18Y33         LUT6 (Prop_lut6_I5_O)        0.124    12.576 r  control_unit/mainDecoder/Q_i_7__2/O
                         net (fo=1, routed)           1.032    13.608    control_unit/mainDecoder/Q_i_7__2_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I0_O)        0.124    13.732 r  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=2, routed)           0.833    14.565    control_unit/mainDecoder/ALU/as1/c_13
    SLICE_X15Y36         LUT6 (Prop_lut6_I5_O)        0.124    14.689 r  control_unit/mainDecoder/Q_i_6__1/O
                         net (fo=1, routed)           0.770    15.459    control_unit/mainDecoder/Q_i_6__1_n_0
    SLICE_X14Y34         LUT6 (Prop_lut6_I0_O)        0.124    15.583 r  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.865    16.448    control_unit/mainDecoder/ALU/as1/c_18
    SLICE_X13Y33         LUT5 (Prop_lut5_I0_O)        0.124    16.572 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=2, routed)           1.227    17.799    control_unit/mainDecoder/ALU/as1/c_20
    SLICE_X13Y32         LUT5 (Prop_lut5_I0_O)        0.152    17.951 r  control_unit/mainDecoder/Q_i_2__2/O
                         net (fo=4, routed)           0.961    18.911    control_unit/mainDecoder/ALU/as1/c_22
    SLICE_X11Y31         LUT5 (Prop_lut5_I0_O)        0.326    19.237 r  control_unit/mainDecoder/Q_i_2__1/O
                         net (fo=3, routed)           0.844    20.081    control_unit/mainDecoder/ALU/as1/c_24
    SLICE_X14Y30         LUT5 (Prop_lut5_I0_O)        0.118    20.199 r  control_unit/mainDecoder/Q_i_2__0/O
                         net (fo=3, routed)           0.785    20.984    control_unit/mainDecoder/ALU/as1/c_26
    SLICE_X15Y30         LUT5 (Prop_lut5_I2_O)        0.352    21.336 f  control_unit/mainDecoder/Q_i_1__96/O
                         net (fo=3, routed)           0.819    22.155    control_unit/mainDecoder/ALUResult[16]
    SLICE_X14Y31         LUT6 (Prop_lut6_I2_O)        0.326    22.481 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_6/O
                         net (fo=1, routed)           0.952    23.433    control_unit/mainDecoder/memory_reg_0_127_8_8_i_6_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I3_O)        0.124    23.557 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_5/O
                         net (fo=24, routed)          2.137    25.694    buf_reg_6/genblk1[4].reg1/d/Zero
    SLICE_X17Y37         LUT3 (Prop_lut3_I1_O)        0.124    25.818 r  buf_reg_6/genblk1[4].reg1/d/memory_reg_0_127_12_12_i_1/O
                         net (fo=76, routed)          6.140    31.959    mem/disMem/memory_reg_256_383_12_12/D
    SLICE_X42Y66         RAMD64E                                      r  mem/disMem/memory_reg_256_383_12_12/SP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 2000.000  2000.000 r  
    K17                                               0.000  2000.000 r  clk (IN)
                         net (fo=0)                   0.000  2000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  2001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  2003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.556  2004.948    mem/disMem/memory_reg_256_383_12_12/WCLK
    SLICE_X42Y66         RAMD64E                                      r  mem/disMem/memory_reg_256_383_12_12/SP.HIGH/CLK
                         clock pessimism              0.277  2005.224    
                         clock uncertainty           -0.035  2005.189    
    SLICE_X42Y66         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.438  2004.751    mem/disMem/memory_reg_256_383_12_12/SP.HIGH
  -------------------------------------------------------------------
                         required time                       2004.751    
                         arrival time                         -31.959    
  -------------------------------------------------------------------
                         slack                               1972.793    

Slack (MET) :             1972.794ns  (required time - arrival time)
  Source:                 buf_reg_6/genblk1[0].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/disMem/memory_reg_256_383_12_12/DP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (clk_pin rise@2000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        26.627ns  (logic 3.342ns (12.551%)  route 23.285ns (87.449%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=6 LUT6=9)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 2004.948 - 2000.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.663     5.332    buf_reg_6/genblk1[0].reg1/d/clk_IBUF_BUFG
    SLICE_X25Y32         FDRE                                         r  buf_reg_6/genblk1[0].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.456     5.788 r  buf_reg_6/genblk1[0].reg1/d/Q_reg/Q
                         net (fo=80, routed)          1.937     7.724    control_unit/mainDecoder/Q_reg_16[0]
    SLICE_X17Y32         LUT4 (Prop_lut4_I1_O)        0.124     7.848 r  control_unit/mainDecoder/register[1][0]_i_2/O
                         net (fo=6, routed)           1.136     8.984    control_unit/mainDecoder/register[1][0]_i_2_n_0
    SLICE_X22Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.108 f  control_unit/mainDecoder/Q_i_6__4/O
                         net (fo=1, routed)           0.539     9.647    control_unit/mainDecoder/Q_i_6__4_n_0
    SLICE_X21Y30         LUT3 (Prop_lut3_I0_O)        0.124     9.771 r  control_unit/mainDecoder/Q_i_5__4/O
                         net (fo=1, routed)           0.151     9.923    control_unit/mainDecoder/ALU/as1/c_2
    SLICE_X21Y30         LUT5 (Prop_lut5_I3_O)        0.124    10.047 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=4, routed)           0.317    10.364    control_unit/mainDecoder/ALU/as1/c_3
    SLICE_X21Y31         LUT6 (Prop_lut6_I5_O)        0.124    10.488 r  control_unit/mainDecoder/Q_i_7__3/O
                         net (fo=1, routed)           0.965    11.453    control_unit/mainDecoder/Q_i_7__3_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I0_O)        0.124    11.577 r  control_unit/mainDecoder/Q_i_6__3/O
                         net (fo=2, routed)           0.875    12.452    control_unit/mainDecoder/ALU/as1/c_8
    SLICE_X18Y33         LUT6 (Prop_lut6_I5_O)        0.124    12.576 r  control_unit/mainDecoder/Q_i_7__2/O
                         net (fo=1, routed)           1.032    13.608    control_unit/mainDecoder/Q_i_7__2_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I0_O)        0.124    13.732 r  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=2, routed)           0.833    14.565    control_unit/mainDecoder/ALU/as1/c_13
    SLICE_X15Y36         LUT6 (Prop_lut6_I5_O)        0.124    14.689 r  control_unit/mainDecoder/Q_i_6__1/O
                         net (fo=1, routed)           0.770    15.459    control_unit/mainDecoder/Q_i_6__1_n_0
    SLICE_X14Y34         LUT6 (Prop_lut6_I0_O)        0.124    15.583 r  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.865    16.448    control_unit/mainDecoder/ALU/as1/c_18
    SLICE_X13Y33         LUT5 (Prop_lut5_I0_O)        0.124    16.572 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=2, routed)           1.227    17.799    control_unit/mainDecoder/ALU/as1/c_20
    SLICE_X13Y32         LUT5 (Prop_lut5_I0_O)        0.152    17.951 r  control_unit/mainDecoder/Q_i_2__2/O
                         net (fo=4, routed)           0.961    18.911    control_unit/mainDecoder/ALU/as1/c_22
    SLICE_X11Y31         LUT5 (Prop_lut5_I0_O)        0.326    19.237 r  control_unit/mainDecoder/Q_i_2__1/O
                         net (fo=3, routed)           0.844    20.081    control_unit/mainDecoder/ALU/as1/c_24
    SLICE_X14Y30         LUT5 (Prop_lut5_I0_O)        0.118    20.199 r  control_unit/mainDecoder/Q_i_2__0/O
                         net (fo=3, routed)           0.785    20.984    control_unit/mainDecoder/ALU/as1/c_26
    SLICE_X15Y30         LUT5 (Prop_lut5_I2_O)        0.352    21.336 f  control_unit/mainDecoder/Q_i_1__96/O
                         net (fo=3, routed)           0.819    22.155    control_unit/mainDecoder/ALUResult[16]
    SLICE_X14Y31         LUT6 (Prop_lut6_I2_O)        0.326    22.481 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_6/O
                         net (fo=1, routed)           0.952    23.433    control_unit/mainDecoder/memory_reg_0_127_8_8_i_6_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I3_O)        0.124    23.557 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_5/O
                         net (fo=24, routed)          2.137    25.694    buf_reg_6/genblk1[4].reg1/d/Zero
    SLICE_X17Y37         LUT3 (Prop_lut3_I1_O)        0.124    25.818 r  buf_reg_6/genblk1[4].reg1/d/memory_reg_0_127_12_12_i_1/O
                         net (fo=76, routed)          6.140    31.959    mem/disMem/memory_reg_256_383_12_12/D
    SLICE_X42Y66         RAMD64E                                      r  mem/disMem/memory_reg_256_383_12_12/DP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 2000.000  2000.000 r  
    K17                                               0.000  2000.000 r  clk (IN)
                         net (fo=0)                   0.000  2000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  2001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  2003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.556  2004.948    mem/disMem/memory_reg_256_383_12_12/WCLK
    SLICE_X42Y66         RAMD64E                                      r  mem/disMem/memory_reg_256_383_12_12/DP.LOW/CLK
                         clock pessimism              0.277  2005.224    
                         clock uncertainty           -0.035  2005.189    
    SLICE_X42Y66         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.437  2004.752    mem/disMem/memory_reg_256_383_12_12/DP.LOW
  -------------------------------------------------------------------
                         required time                       2004.752    
                         arrival time                         -31.959    
  -------------------------------------------------------------------
                         slack                               1972.794    

Slack (MET) :             1972.924ns  (required time - arrival time)
  Source:                 buf_reg_6/genblk1[0].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/disMem/memory_reg_128_255_12_12/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (clk_pin rise@2000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        26.210ns  (logic 3.342ns (12.751%)  route 22.868ns (87.249%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=6 LUT6=9)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 2004.950 - 2000.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.663     5.332    buf_reg_6/genblk1[0].reg1/d/clk_IBUF_BUFG
    SLICE_X25Y32         FDRE                                         r  buf_reg_6/genblk1[0].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.456     5.788 r  buf_reg_6/genblk1[0].reg1/d/Q_reg/Q
                         net (fo=80, routed)          1.937     7.724    control_unit/mainDecoder/Q_reg_16[0]
    SLICE_X17Y32         LUT4 (Prop_lut4_I1_O)        0.124     7.848 r  control_unit/mainDecoder/register[1][0]_i_2/O
                         net (fo=6, routed)           1.136     8.984    control_unit/mainDecoder/register[1][0]_i_2_n_0
    SLICE_X22Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.108 f  control_unit/mainDecoder/Q_i_6__4/O
                         net (fo=1, routed)           0.539     9.647    control_unit/mainDecoder/Q_i_6__4_n_0
    SLICE_X21Y30         LUT3 (Prop_lut3_I0_O)        0.124     9.771 r  control_unit/mainDecoder/Q_i_5__4/O
                         net (fo=1, routed)           0.151     9.923    control_unit/mainDecoder/ALU/as1/c_2
    SLICE_X21Y30         LUT5 (Prop_lut5_I3_O)        0.124    10.047 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=4, routed)           0.317    10.364    control_unit/mainDecoder/ALU/as1/c_3
    SLICE_X21Y31         LUT6 (Prop_lut6_I5_O)        0.124    10.488 r  control_unit/mainDecoder/Q_i_7__3/O
                         net (fo=1, routed)           0.965    11.453    control_unit/mainDecoder/Q_i_7__3_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I0_O)        0.124    11.577 r  control_unit/mainDecoder/Q_i_6__3/O
                         net (fo=2, routed)           0.875    12.452    control_unit/mainDecoder/ALU/as1/c_8
    SLICE_X18Y33         LUT6 (Prop_lut6_I5_O)        0.124    12.576 r  control_unit/mainDecoder/Q_i_7__2/O
                         net (fo=1, routed)           1.032    13.608    control_unit/mainDecoder/Q_i_7__2_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I0_O)        0.124    13.732 r  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=2, routed)           0.833    14.565    control_unit/mainDecoder/ALU/as1/c_13
    SLICE_X15Y36         LUT6 (Prop_lut6_I5_O)        0.124    14.689 r  control_unit/mainDecoder/Q_i_6__1/O
                         net (fo=1, routed)           0.770    15.459    control_unit/mainDecoder/Q_i_6__1_n_0
    SLICE_X14Y34         LUT6 (Prop_lut6_I0_O)        0.124    15.583 r  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.865    16.448    control_unit/mainDecoder/ALU/as1/c_18
    SLICE_X13Y33         LUT5 (Prop_lut5_I0_O)        0.124    16.572 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=2, routed)           1.227    17.799    control_unit/mainDecoder/ALU/as1/c_20
    SLICE_X13Y32         LUT5 (Prop_lut5_I0_O)        0.152    17.951 r  control_unit/mainDecoder/Q_i_2__2/O
                         net (fo=4, routed)           0.961    18.911    control_unit/mainDecoder/ALU/as1/c_22
    SLICE_X11Y31         LUT5 (Prop_lut5_I0_O)        0.326    19.237 r  control_unit/mainDecoder/Q_i_2__1/O
                         net (fo=3, routed)           0.844    20.081    control_unit/mainDecoder/ALU/as1/c_24
    SLICE_X14Y30         LUT5 (Prop_lut5_I0_O)        0.118    20.199 r  control_unit/mainDecoder/Q_i_2__0/O
                         net (fo=3, routed)           0.785    20.984    control_unit/mainDecoder/ALU/as1/c_26
    SLICE_X15Y30         LUT5 (Prop_lut5_I2_O)        0.352    21.336 f  control_unit/mainDecoder/Q_i_1__96/O
                         net (fo=3, routed)           0.819    22.155    control_unit/mainDecoder/ALUResult[16]
    SLICE_X14Y31         LUT6 (Prop_lut6_I2_O)        0.326    22.481 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_6/O
                         net (fo=1, routed)           0.952    23.433    control_unit/mainDecoder/memory_reg_0_127_8_8_i_6_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I3_O)        0.124    23.557 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_5/O
                         net (fo=24, routed)          2.137    25.694    buf_reg_6/genblk1[4].reg1/d/Zero
    SLICE_X17Y37         LUT3 (Prop_lut3_I1_O)        0.124    25.818 r  buf_reg_6/genblk1[4].reg1/d/memory_reg_0_127_12_12_i_1/O
                         net (fo=76, routed)          5.724    31.542    mem/disMem/memory_reg_128_255_12_12/D
    SLICE_X42Y64         RAMD64E                                      r  mem/disMem/memory_reg_128_255_12_12/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 2000.000  2000.000 r  
    K17                                               0.000  2000.000 r  clk (IN)
                         net (fo=0)                   0.000  2000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  2001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  2003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.558  2004.950    mem/disMem/memory_reg_128_255_12_12/WCLK
    SLICE_X42Y64         RAMD64E                                      r  mem/disMem/memory_reg_128_255_12_12/DP.HIGH/CLK
                         clock pessimism              0.277  2005.227    
                         clock uncertainty           -0.035  2005.191    
    SLICE_X42Y64         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725  2004.466    mem/disMem/memory_reg_128_255_12_12/DP.HIGH
  -------------------------------------------------------------------
                         required time                       2004.466    
                         arrival time                         -31.542    
  -------------------------------------------------------------------
                         slack                               1972.924    

Slack (MET) :             1972.935ns  (required time - arrival time)
  Source:                 buf_reg_6/genblk1[0].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/disMem/memory_reg_384_511_12_12/SP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (clk_pin rise@2000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        26.486ns  (logic 3.342ns (12.618%)  route 23.144ns (87.382%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=6 LUT6=9)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 2004.949 - 2000.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.663     5.332    buf_reg_6/genblk1[0].reg1/d/clk_IBUF_BUFG
    SLICE_X25Y32         FDRE                                         r  buf_reg_6/genblk1[0].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.456     5.788 r  buf_reg_6/genblk1[0].reg1/d/Q_reg/Q
                         net (fo=80, routed)          1.937     7.724    control_unit/mainDecoder/Q_reg_16[0]
    SLICE_X17Y32         LUT4 (Prop_lut4_I1_O)        0.124     7.848 r  control_unit/mainDecoder/register[1][0]_i_2/O
                         net (fo=6, routed)           1.136     8.984    control_unit/mainDecoder/register[1][0]_i_2_n_0
    SLICE_X22Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.108 f  control_unit/mainDecoder/Q_i_6__4/O
                         net (fo=1, routed)           0.539     9.647    control_unit/mainDecoder/Q_i_6__4_n_0
    SLICE_X21Y30         LUT3 (Prop_lut3_I0_O)        0.124     9.771 r  control_unit/mainDecoder/Q_i_5__4/O
                         net (fo=1, routed)           0.151     9.923    control_unit/mainDecoder/ALU/as1/c_2
    SLICE_X21Y30         LUT5 (Prop_lut5_I3_O)        0.124    10.047 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=4, routed)           0.317    10.364    control_unit/mainDecoder/ALU/as1/c_3
    SLICE_X21Y31         LUT6 (Prop_lut6_I5_O)        0.124    10.488 r  control_unit/mainDecoder/Q_i_7__3/O
                         net (fo=1, routed)           0.965    11.453    control_unit/mainDecoder/Q_i_7__3_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I0_O)        0.124    11.577 r  control_unit/mainDecoder/Q_i_6__3/O
                         net (fo=2, routed)           0.875    12.452    control_unit/mainDecoder/ALU/as1/c_8
    SLICE_X18Y33         LUT6 (Prop_lut6_I5_O)        0.124    12.576 r  control_unit/mainDecoder/Q_i_7__2/O
                         net (fo=1, routed)           1.032    13.608    control_unit/mainDecoder/Q_i_7__2_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I0_O)        0.124    13.732 r  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=2, routed)           0.833    14.565    control_unit/mainDecoder/ALU/as1/c_13
    SLICE_X15Y36         LUT6 (Prop_lut6_I5_O)        0.124    14.689 r  control_unit/mainDecoder/Q_i_6__1/O
                         net (fo=1, routed)           0.770    15.459    control_unit/mainDecoder/Q_i_6__1_n_0
    SLICE_X14Y34         LUT6 (Prop_lut6_I0_O)        0.124    15.583 r  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.865    16.448    control_unit/mainDecoder/ALU/as1/c_18
    SLICE_X13Y33         LUT5 (Prop_lut5_I0_O)        0.124    16.572 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=2, routed)           1.227    17.799    control_unit/mainDecoder/ALU/as1/c_20
    SLICE_X13Y32         LUT5 (Prop_lut5_I0_O)        0.152    17.951 r  control_unit/mainDecoder/Q_i_2__2/O
                         net (fo=4, routed)           0.961    18.911    control_unit/mainDecoder/ALU/as1/c_22
    SLICE_X11Y31         LUT5 (Prop_lut5_I0_O)        0.326    19.237 r  control_unit/mainDecoder/Q_i_2__1/O
                         net (fo=3, routed)           0.844    20.081    control_unit/mainDecoder/ALU/as1/c_24
    SLICE_X14Y30         LUT5 (Prop_lut5_I0_O)        0.118    20.199 r  control_unit/mainDecoder/Q_i_2__0/O
                         net (fo=3, routed)           0.785    20.984    control_unit/mainDecoder/ALU/as1/c_26
    SLICE_X15Y30         LUT5 (Prop_lut5_I2_O)        0.352    21.336 f  control_unit/mainDecoder/Q_i_1__96/O
                         net (fo=3, routed)           0.819    22.155    control_unit/mainDecoder/ALUResult[16]
    SLICE_X14Y31         LUT6 (Prop_lut6_I2_O)        0.326    22.481 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_6/O
                         net (fo=1, routed)           0.952    23.433    control_unit/mainDecoder/memory_reg_0_127_8_8_i_6_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I3_O)        0.124    23.557 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_5/O
                         net (fo=24, routed)          2.137    25.694    buf_reg_6/genblk1[4].reg1/d/Zero
    SLICE_X17Y37         LUT3 (Prop_lut3_I1_O)        0.124    25.818 r  buf_reg_6/genblk1[4].reg1/d/memory_reg_0_127_12_12_i_1/O
                         net (fo=76, routed)          6.000    31.818    mem/disMem/memory_reg_384_511_12_12/D
    SLICE_X42Y65         RAMD64E                                      r  mem/disMem/memory_reg_384_511_12_12/SP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 2000.000  2000.000 r  
    K17                                               0.000  2000.000 r  clk (IN)
                         net (fo=0)                   0.000  2000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  2001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  2003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.557  2004.949    mem/disMem/memory_reg_384_511_12_12/WCLK
    SLICE_X42Y65         RAMD64E                                      r  mem/disMem/memory_reg_384_511_12_12/SP.HIGH/CLK
                         clock pessimism              0.277  2005.225    
                         clock uncertainty           -0.035  2005.190    
    SLICE_X42Y65         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.438  2004.752    mem/disMem/memory_reg_384_511_12_12/SP.HIGH
  -------------------------------------------------------------------
                         required time                       2004.752    
                         arrival time                         -31.818    
  -------------------------------------------------------------------
                         slack                               1972.935    

Slack (MET) :             1972.935ns  (required time - arrival time)
  Source:                 buf_reg_6/genblk1[0].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/disMem/memory_reg_384_511_12_12/DP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (clk_pin rise@2000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        26.486ns  (logic 3.342ns (12.618%)  route 23.144ns (87.382%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=6 LUT6=9)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 2004.949 - 2000.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.663     5.332    buf_reg_6/genblk1[0].reg1/d/clk_IBUF_BUFG
    SLICE_X25Y32         FDRE                                         r  buf_reg_6/genblk1[0].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.456     5.788 r  buf_reg_6/genblk1[0].reg1/d/Q_reg/Q
                         net (fo=80, routed)          1.937     7.724    control_unit/mainDecoder/Q_reg_16[0]
    SLICE_X17Y32         LUT4 (Prop_lut4_I1_O)        0.124     7.848 r  control_unit/mainDecoder/register[1][0]_i_2/O
                         net (fo=6, routed)           1.136     8.984    control_unit/mainDecoder/register[1][0]_i_2_n_0
    SLICE_X22Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.108 f  control_unit/mainDecoder/Q_i_6__4/O
                         net (fo=1, routed)           0.539     9.647    control_unit/mainDecoder/Q_i_6__4_n_0
    SLICE_X21Y30         LUT3 (Prop_lut3_I0_O)        0.124     9.771 r  control_unit/mainDecoder/Q_i_5__4/O
                         net (fo=1, routed)           0.151     9.923    control_unit/mainDecoder/ALU/as1/c_2
    SLICE_X21Y30         LUT5 (Prop_lut5_I3_O)        0.124    10.047 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=4, routed)           0.317    10.364    control_unit/mainDecoder/ALU/as1/c_3
    SLICE_X21Y31         LUT6 (Prop_lut6_I5_O)        0.124    10.488 r  control_unit/mainDecoder/Q_i_7__3/O
                         net (fo=1, routed)           0.965    11.453    control_unit/mainDecoder/Q_i_7__3_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I0_O)        0.124    11.577 r  control_unit/mainDecoder/Q_i_6__3/O
                         net (fo=2, routed)           0.875    12.452    control_unit/mainDecoder/ALU/as1/c_8
    SLICE_X18Y33         LUT6 (Prop_lut6_I5_O)        0.124    12.576 r  control_unit/mainDecoder/Q_i_7__2/O
                         net (fo=1, routed)           1.032    13.608    control_unit/mainDecoder/Q_i_7__2_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I0_O)        0.124    13.732 r  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=2, routed)           0.833    14.565    control_unit/mainDecoder/ALU/as1/c_13
    SLICE_X15Y36         LUT6 (Prop_lut6_I5_O)        0.124    14.689 r  control_unit/mainDecoder/Q_i_6__1/O
                         net (fo=1, routed)           0.770    15.459    control_unit/mainDecoder/Q_i_6__1_n_0
    SLICE_X14Y34         LUT6 (Prop_lut6_I0_O)        0.124    15.583 r  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.865    16.448    control_unit/mainDecoder/ALU/as1/c_18
    SLICE_X13Y33         LUT5 (Prop_lut5_I0_O)        0.124    16.572 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=2, routed)           1.227    17.799    control_unit/mainDecoder/ALU/as1/c_20
    SLICE_X13Y32         LUT5 (Prop_lut5_I0_O)        0.152    17.951 r  control_unit/mainDecoder/Q_i_2__2/O
                         net (fo=4, routed)           0.961    18.911    control_unit/mainDecoder/ALU/as1/c_22
    SLICE_X11Y31         LUT5 (Prop_lut5_I0_O)        0.326    19.237 r  control_unit/mainDecoder/Q_i_2__1/O
                         net (fo=3, routed)           0.844    20.081    control_unit/mainDecoder/ALU/as1/c_24
    SLICE_X14Y30         LUT5 (Prop_lut5_I0_O)        0.118    20.199 r  control_unit/mainDecoder/Q_i_2__0/O
                         net (fo=3, routed)           0.785    20.984    control_unit/mainDecoder/ALU/as1/c_26
    SLICE_X15Y30         LUT5 (Prop_lut5_I2_O)        0.352    21.336 f  control_unit/mainDecoder/Q_i_1__96/O
                         net (fo=3, routed)           0.819    22.155    control_unit/mainDecoder/ALUResult[16]
    SLICE_X14Y31         LUT6 (Prop_lut6_I2_O)        0.326    22.481 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_6/O
                         net (fo=1, routed)           0.952    23.433    control_unit/mainDecoder/memory_reg_0_127_8_8_i_6_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I3_O)        0.124    23.557 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_5/O
                         net (fo=24, routed)          2.137    25.694    buf_reg_6/genblk1[4].reg1/d/Zero
    SLICE_X17Y37         LUT3 (Prop_lut3_I1_O)        0.124    25.818 r  buf_reg_6/genblk1[4].reg1/d/memory_reg_0_127_12_12_i_1/O
                         net (fo=76, routed)          6.000    31.818    mem/disMem/memory_reg_384_511_12_12/D
    SLICE_X42Y65         RAMD64E                                      r  mem/disMem/memory_reg_384_511_12_12/DP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 2000.000  2000.000 r  
    K17                                               0.000  2000.000 r  clk (IN)
                         net (fo=0)                   0.000  2000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  2001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  2003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.557  2004.949    mem/disMem/memory_reg_384_511_12_12/WCLK
    SLICE_X42Y65         RAMD64E                                      r  mem/disMem/memory_reg_384_511_12_12/DP.LOW/CLK
                         clock pessimism              0.277  2005.225    
                         clock uncertainty           -0.035  2005.190    
    SLICE_X42Y65         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.437  2004.753    mem/disMem/memory_reg_384_511_12_12/DP.LOW
  -------------------------------------------------------------------
                         required time                       2004.753    
                         arrival time                         -31.818    
  -------------------------------------------------------------------
                         slack                               1972.935    

Slack (MET) :             1972.970ns  (required time - arrival time)
  Source:                 buf_reg_6/genblk1[0].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/disMem/memory_reg_1280_1407_13_13/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (clk_pin rise@2000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        25.874ns  (logic 3.367ns (13.013%)  route 22.507ns (86.987%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=6 LUT6=9)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 2004.868 - 2000.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.663     5.332    buf_reg_6/genblk1[0].reg1/d/clk_IBUF_BUFG
    SLICE_X25Y32         FDRE                                         r  buf_reg_6/genblk1[0].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.456     5.788 r  buf_reg_6/genblk1[0].reg1/d/Q_reg/Q
                         net (fo=80, routed)          1.937     7.724    control_unit/mainDecoder/Q_reg_16[0]
    SLICE_X17Y32         LUT4 (Prop_lut4_I1_O)        0.124     7.848 r  control_unit/mainDecoder/register[1][0]_i_2/O
                         net (fo=6, routed)           1.136     8.984    control_unit/mainDecoder/register[1][0]_i_2_n_0
    SLICE_X22Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.108 f  control_unit/mainDecoder/Q_i_6__4/O
                         net (fo=1, routed)           0.539     9.647    control_unit/mainDecoder/Q_i_6__4_n_0
    SLICE_X21Y30         LUT3 (Prop_lut3_I0_O)        0.124     9.771 r  control_unit/mainDecoder/Q_i_5__4/O
                         net (fo=1, routed)           0.151     9.923    control_unit/mainDecoder/ALU/as1/c_2
    SLICE_X21Y30         LUT5 (Prop_lut5_I3_O)        0.124    10.047 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=4, routed)           0.317    10.364    control_unit/mainDecoder/ALU/as1/c_3
    SLICE_X21Y31         LUT6 (Prop_lut6_I5_O)        0.124    10.488 r  control_unit/mainDecoder/Q_i_7__3/O
                         net (fo=1, routed)           0.965    11.453    control_unit/mainDecoder/Q_i_7__3_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I0_O)        0.124    11.577 r  control_unit/mainDecoder/Q_i_6__3/O
                         net (fo=2, routed)           0.875    12.452    control_unit/mainDecoder/ALU/as1/c_8
    SLICE_X18Y33         LUT6 (Prop_lut6_I5_O)        0.124    12.576 r  control_unit/mainDecoder/Q_i_7__2/O
                         net (fo=1, routed)           1.032    13.608    control_unit/mainDecoder/Q_i_7__2_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I0_O)        0.124    13.732 r  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=2, routed)           0.833    14.565    control_unit/mainDecoder/ALU/as1/c_13
    SLICE_X15Y36         LUT6 (Prop_lut6_I5_O)        0.124    14.689 r  control_unit/mainDecoder/Q_i_6__1/O
                         net (fo=1, routed)           0.770    15.459    control_unit/mainDecoder/Q_i_6__1_n_0
    SLICE_X14Y34         LUT6 (Prop_lut6_I0_O)        0.124    15.583 r  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.865    16.448    control_unit/mainDecoder/ALU/as1/c_18
    SLICE_X13Y33         LUT5 (Prop_lut5_I0_O)        0.124    16.572 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=2, routed)           1.227    17.799    control_unit/mainDecoder/ALU/as1/c_20
    SLICE_X13Y32         LUT5 (Prop_lut5_I0_O)        0.152    17.951 r  control_unit/mainDecoder/Q_i_2__2/O
                         net (fo=4, routed)           0.961    18.911    control_unit/mainDecoder/ALU/as1/c_22
    SLICE_X11Y31         LUT5 (Prop_lut5_I0_O)        0.326    19.237 r  control_unit/mainDecoder/Q_i_2__1/O
                         net (fo=3, routed)           0.844    20.081    control_unit/mainDecoder/ALU/as1/c_24
    SLICE_X14Y30         LUT5 (Prop_lut5_I0_O)        0.118    20.199 r  control_unit/mainDecoder/Q_i_2__0/O
                         net (fo=3, routed)           0.785    20.984    control_unit/mainDecoder/ALU/as1/c_26
    SLICE_X15Y30         LUT5 (Prop_lut5_I2_O)        0.352    21.336 f  control_unit/mainDecoder/Q_i_1__96/O
                         net (fo=3, routed)           0.819    22.155    control_unit/mainDecoder/ALUResult[16]
    SLICE_X14Y31         LUT6 (Prop_lut6_I2_O)        0.326    22.481 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_6/O
                         net (fo=1, routed)           0.952    23.433    control_unit/mainDecoder/memory_reg_0_127_8_8_i_6_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I3_O)        0.124    23.557 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_5/O
                         net (fo=24, routed)          2.137    25.694    buf_reg_6/genblk1[5].reg1/d/Zero
    SLICE_X17Y37         LUT3 (Prop_lut3_I1_O)        0.149    25.843 r  buf_reg_6/genblk1[5].reg1/d/memory_reg_0_127_13_13_i_1/O
                         net (fo=76, routed)          5.363    31.206    mem/disMem/memory_reg_1280_1407_13_13/D
    SLICE_X34Y70         RAMD64E                                      r  mem/disMem/memory_reg_1280_1407_13_13/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 2000.000  2000.000 r  
    K17                                               0.000  2000.000 r  clk (IN)
                         net (fo=0)                   0.000  2000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  2001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  2003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.476  2004.868    mem/disMem/memory_reg_1280_1407_13_13/WCLK
    SLICE_X34Y70         RAMD64E                                      r  mem/disMem/memory_reg_1280_1407_13_13/DP.HIGH/CLK
                         clock pessimism              0.277  2005.145    
                         clock uncertainty           -0.035  2005.109    
    SLICE_X34Y70         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.933  2004.176    mem/disMem/memory_reg_1280_1407_13_13/DP.HIGH
  -------------------------------------------------------------------
                         required time                       2004.176    
                         arrival time                         -31.206    
  -------------------------------------------------------------------
                         slack                               1972.970    

Slack (MET) :             1972.982ns  (required time - arrival time)
  Source:                 buf_reg_6/genblk1[0].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/disMem/memory_reg_0_127_12_12/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (clk_pin rise@2000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        26.153ns  (logic 3.342ns (12.779%)  route 22.811ns (87.221%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=6 LUT6=9)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 2004.951 - 2000.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.663     5.332    buf_reg_6/genblk1[0].reg1/d/clk_IBUF_BUFG
    SLICE_X25Y32         FDRE                                         r  buf_reg_6/genblk1[0].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.456     5.788 r  buf_reg_6/genblk1[0].reg1/d/Q_reg/Q
                         net (fo=80, routed)          1.937     7.724    control_unit/mainDecoder/Q_reg_16[0]
    SLICE_X17Y32         LUT4 (Prop_lut4_I1_O)        0.124     7.848 r  control_unit/mainDecoder/register[1][0]_i_2/O
                         net (fo=6, routed)           1.136     8.984    control_unit/mainDecoder/register[1][0]_i_2_n_0
    SLICE_X22Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.108 f  control_unit/mainDecoder/Q_i_6__4/O
                         net (fo=1, routed)           0.539     9.647    control_unit/mainDecoder/Q_i_6__4_n_0
    SLICE_X21Y30         LUT3 (Prop_lut3_I0_O)        0.124     9.771 r  control_unit/mainDecoder/Q_i_5__4/O
                         net (fo=1, routed)           0.151     9.923    control_unit/mainDecoder/ALU/as1/c_2
    SLICE_X21Y30         LUT5 (Prop_lut5_I3_O)        0.124    10.047 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=4, routed)           0.317    10.364    control_unit/mainDecoder/ALU/as1/c_3
    SLICE_X21Y31         LUT6 (Prop_lut6_I5_O)        0.124    10.488 r  control_unit/mainDecoder/Q_i_7__3/O
                         net (fo=1, routed)           0.965    11.453    control_unit/mainDecoder/Q_i_7__3_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I0_O)        0.124    11.577 r  control_unit/mainDecoder/Q_i_6__3/O
                         net (fo=2, routed)           0.875    12.452    control_unit/mainDecoder/ALU/as1/c_8
    SLICE_X18Y33         LUT6 (Prop_lut6_I5_O)        0.124    12.576 r  control_unit/mainDecoder/Q_i_7__2/O
                         net (fo=1, routed)           1.032    13.608    control_unit/mainDecoder/Q_i_7__2_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I0_O)        0.124    13.732 r  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=2, routed)           0.833    14.565    control_unit/mainDecoder/ALU/as1/c_13
    SLICE_X15Y36         LUT6 (Prop_lut6_I5_O)        0.124    14.689 r  control_unit/mainDecoder/Q_i_6__1/O
                         net (fo=1, routed)           0.770    15.459    control_unit/mainDecoder/Q_i_6__1_n_0
    SLICE_X14Y34         LUT6 (Prop_lut6_I0_O)        0.124    15.583 r  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.865    16.448    control_unit/mainDecoder/ALU/as1/c_18
    SLICE_X13Y33         LUT5 (Prop_lut5_I0_O)        0.124    16.572 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=2, routed)           1.227    17.799    control_unit/mainDecoder/ALU/as1/c_20
    SLICE_X13Y32         LUT5 (Prop_lut5_I0_O)        0.152    17.951 r  control_unit/mainDecoder/Q_i_2__2/O
                         net (fo=4, routed)           0.961    18.911    control_unit/mainDecoder/ALU/as1/c_22
    SLICE_X11Y31         LUT5 (Prop_lut5_I0_O)        0.326    19.237 r  control_unit/mainDecoder/Q_i_2__1/O
                         net (fo=3, routed)           0.844    20.081    control_unit/mainDecoder/ALU/as1/c_24
    SLICE_X14Y30         LUT5 (Prop_lut5_I0_O)        0.118    20.199 r  control_unit/mainDecoder/Q_i_2__0/O
                         net (fo=3, routed)           0.785    20.984    control_unit/mainDecoder/ALU/as1/c_26
    SLICE_X15Y30         LUT5 (Prop_lut5_I2_O)        0.352    21.336 f  control_unit/mainDecoder/Q_i_1__96/O
                         net (fo=3, routed)           0.819    22.155    control_unit/mainDecoder/ALUResult[16]
    SLICE_X14Y31         LUT6 (Prop_lut6_I2_O)        0.326    22.481 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_6/O
                         net (fo=1, routed)           0.952    23.433    control_unit/mainDecoder/memory_reg_0_127_8_8_i_6_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I3_O)        0.124    23.557 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_5/O
                         net (fo=24, routed)          2.137    25.694    buf_reg_6/genblk1[4].reg1/d/Zero
    SLICE_X17Y37         LUT3 (Prop_lut3_I1_O)        0.124    25.818 r  buf_reg_6/genblk1[4].reg1/d/memory_reg_0_127_12_12_i_1/O
                         net (fo=76, routed)          5.667    31.485    mem/disMem/memory_reg_0_127_12_12/D
    SLICE_X42Y62         RAMD64E                                      r  mem/disMem/memory_reg_0_127_12_12/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 2000.000  2000.000 r  
    K17                                               0.000  2000.000 r  clk (IN)
                         net (fo=0)                   0.000  2000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  2001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  2003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.559  2004.951    mem/disMem/memory_reg_0_127_12_12/WCLK
    SLICE_X42Y62         RAMD64E                                      r  mem/disMem/memory_reg_0_127_12_12/DP.HIGH/CLK
                         clock pessimism              0.277  2005.228    
                         clock uncertainty           -0.035  2005.192    
    SLICE_X42Y62         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725  2004.467    mem/disMem/memory_reg_0_127_12_12/DP.HIGH
  -------------------------------------------------------------------
                         required time                       2004.467    
                         arrival time                         -31.485    
  -------------------------------------------------------------------
                         slack                               1972.982    

Slack (MET) :             1972.983ns  (required time - arrival time)
  Source:                 buf_reg_6/genblk1[0].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/disMem/memory_reg_896_1023_12_12/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (clk_pin rise@2000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        26.153ns  (logic 3.342ns (12.778%)  route 22.811ns (87.222%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=6 LUT6=9)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 2004.952 - 2000.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.663     5.332    buf_reg_6/genblk1[0].reg1/d/clk_IBUF_BUFG
    SLICE_X25Y32         FDRE                                         r  buf_reg_6/genblk1[0].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.456     5.788 r  buf_reg_6/genblk1[0].reg1/d/Q_reg/Q
                         net (fo=80, routed)          1.937     7.724    control_unit/mainDecoder/Q_reg_16[0]
    SLICE_X17Y32         LUT4 (Prop_lut4_I1_O)        0.124     7.848 r  control_unit/mainDecoder/register[1][0]_i_2/O
                         net (fo=6, routed)           1.136     8.984    control_unit/mainDecoder/register[1][0]_i_2_n_0
    SLICE_X22Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.108 f  control_unit/mainDecoder/Q_i_6__4/O
                         net (fo=1, routed)           0.539     9.647    control_unit/mainDecoder/Q_i_6__4_n_0
    SLICE_X21Y30         LUT3 (Prop_lut3_I0_O)        0.124     9.771 r  control_unit/mainDecoder/Q_i_5__4/O
                         net (fo=1, routed)           0.151     9.923    control_unit/mainDecoder/ALU/as1/c_2
    SLICE_X21Y30         LUT5 (Prop_lut5_I3_O)        0.124    10.047 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=4, routed)           0.317    10.364    control_unit/mainDecoder/ALU/as1/c_3
    SLICE_X21Y31         LUT6 (Prop_lut6_I5_O)        0.124    10.488 r  control_unit/mainDecoder/Q_i_7__3/O
                         net (fo=1, routed)           0.965    11.453    control_unit/mainDecoder/Q_i_7__3_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I0_O)        0.124    11.577 r  control_unit/mainDecoder/Q_i_6__3/O
                         net (fo=2, routed)           0.875    12.452    control_unit/mainDecoder/ALU/as1/c_8
    SLICE_X18Y33         LUT6 (Prop_lut6_I5_O)        0.124    12.576 r  control_unit/mainDecoder/Q_i_7__2/O
                         net (fo=1, routed)           1.032    13.608    control_unit/mainDecoder/Q_i_7__2_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I0_O)        0.124    13.732 r  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=2, routed)           0.833    14.565    control_unit/mainDecoder/ALU/as1/c_13
    SLICE_X15Y36         LUT6 (Prop_lut6_I5_O)        0.124    14.689 r  control_unit/mainDecoder/Q_i_6__1/O
                         net (fo=1, routed)           0.770    15.459    control_unit/mainDecoder/Q_i_6__1_n_0
    SLICE_X14Y34         LUT6 (Prop_lut6_I0_O)        0.124    15.583 r  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.865    16.448    control_unit/mainDecoder/ALU/as1/c_18
    SLICE_X13Y33         LUT5 (Prop_lut5_I0_O)        0.124    16.572 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=2, routed)           1.227    17.799    control_unit/mainDecoder/ALU/as1/c_20
    SLICE_X13Y32         LUT5 (Prop_lut5_I0_O)        0.152    17.951 r  control_unit/mainDecoder/Q_i_2__2/O
                         net (fo=4, routed)           0.961    18.911    control_unit/mainDecoder/ALU/as1/c_22
    SLICE_X11Y31         LUT5 (Prop_lut5_I0_O)        0.326    19.237 r  control_unit/mainDecoder/Q_i_2__1/O
                         net (fo=3, routed)           0.844    20.081    control_unit/mainDecoder/ALU/as1/c_24
    SLICE_X14Y30         LUT5 (Prop_lut5_I0_O)        0.118    20.199 r  control_unit/mainDecoder/Q_i_2__0/O
                         net (fo=3, routed)           0.785    20.984    control_unit/mainDecoder/ALU/as1/c_26
    SLICE_X15Y30         LUT5 (Prop_lut5_I2_O)        0.352    21.336 f  control_unit/mainDecoder/Q_i_1__96/O
                         net (fo=3, routed)           0.819    22.155    control_unit/mainDecoder/ALUResult[16]
    SLICE_X14Y31         LUT6 (Prop_lut6_I2_O)        0.326    22.481 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_6/O
                         net (fo=1, routed)           0.952    23.433    control_unit/mainDecoder/memory_reg_0_127_8_8_i_6_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I3_O)        0.124    23.557 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_5/O
                         net (fo=24, routed)          2.137    25.694    buf_reg_6/genblk1[4].reg1/d/Zero
    SLICE_X17Y37         LUT3 (Prop_lut3_I1_O)        0.124    25.818 r  buf_reg_6/genblk1[4].reg1/d/memory_reg_0_127_12_12_i_1/O
                         net (fo=76, routed)          5.667    31.485    mem/disMem/memory_reg_896_1023_12_12/D
    SLICE_X42Y61         RAMD64E                                      r  mem/disMem/memory_reg_896_1023_12_12/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 2000.000  2000.000 r  
    K17                                               0.000  2000.000 r  clk (IN)
                         net (fo=0)                   0.000  2000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  2001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  2003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.560  2004.952    mem/disMem/memory_reg_896_1023_12_12/WCLK
    SLICE_X42Y61         RAMD64E                                      r  mem/disMem/memory_reg_896_1023_12_12/DP.HIGH/CLK
                         clock pessimism              0.277  2005.229    
                         clock uncertainty           -0.035  2005.193    
    SLICE_X42Y61         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725  2004.468    mem/disMem/memory_reg_896_1023_12_12/DP.HIGH
  -------------------------------------------------------------------
                         required time                       2004.468    
                         arrival time                         -31.485    
  -------------------------------------------------------------------
                         slack                               1972.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 PC1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/disMem/memory_reg_384_511_26_26/DP.HIGH/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.245%)  route 0.164ns (53.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.555     1.467    clk_IBUF_BUFG
    SLICE_X23Y31         FDRE                                         r  PC1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  PC1_reg[6]/Q
                         net (fo=3650, routed)        0.164     1.772    mem/disMem/memory_reg_384_511_26_26/A4
    SLICE_X24Y30         RAMD64E                                      r  mem/disMem/memory_reg_384_511_26_26/DP.HIGH/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.820     1.979    mem/disMem/memory_reg_384_511_26_26/WCLK
    SLICE_X24Y30         RAMD64E                                      r  mem/disMem/memory_reg_384_511_26_26/DP.HIGH/CLK
                         clock pessimism             -0.499     1.480    
    SLICE_X24Y30         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.680    mem/disMem/memory_reg_384_511_26_26/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 PC1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/disMem/memory_reg_384_511_26_26/DP.LOW/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.245%)  route 0.164ns (53.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.555     1.467    clk_IBUF_BUFG
    SLICE_X23Y31         FDRE                                         r  PC1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  PC1_reg[6]/Q
                         net (fo=3650, routed)        0.164     1.772    mem/disMem/memory_reg_384_511_26_26/A4
    SLICE_X24Y30         RAMD64E                                      r  mem/disMem/memory_reg_384_511_26_26/DP.LOW/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.820     1.979    mem/disMem/memory_reg_384_511_26_26/WCLK
    SLICE_X24Y30         RAMD64E                                      r  mem/disMem/memory_reg_384_511_26_26/DP.LOW/CLK
                         clock pessimism             -0.499     1.480    
    SLICE_X24Y30         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.680    mem/disMem/memory_reg_384_511_26_26/DP.LOW
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 PC1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/disMem/memory_reg_384_511_26_26/SP.HIGH/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.245%)  route 0.164ns (53.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.555     1.467    clk_IBUF_BUFG
    SLICE_X23Y31         FDRE                                         r  PC1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  PC1_reg[6]/Q
                         net (fo=3650, routed)        0.164     1.772    mem/disMem/memory_reg_384_511_26_26/A4
    SLICE_X24Y30         RAMD64E                                      r  mem/disMem/memory_reg_384_511_26_26/SP.HIGH/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.820     1.979    mem/disMem/memory_reg_384_511_26_26/WCLK
    SLICE_X24Y30         RAMD64E                                      r  mem/disMem/memory_reg_384_511_26_26/SP.HIGH/CLK
                         clock pessimism             -0.499     1.480    
    SLICE_X24Y30         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.680    mem/disMem/memory_reg_384_511_26_26/SP.HIGH
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 PC1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/disMem/memory_reg_384_511_26_26/SP.LOW/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.245%)  route 0.164ns (53.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.555     1.467    clk_IBUF_BUFG
    SLICE_X23Y31         FDRE                                         r  PC1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  PC1_reg[6]/Q
                         net (fo=3650, routed)        0.164     1.772    mem/disMem/memory_reg_384_511_26_26/A4
    SLICE_X24Y30         RAMD64E                                      r  mem/disMem/memory_reg_384_511_26_26/SP.LOW/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.820     1.979    mem/disMem/memory_reg_384_511_26_26/WCLK
    SLICE_X24Y30         RAMD64E                                      r  mem/disMem/memory_reg_384_511_26_26/SP.LOW/CLK
                         clock pessimism             -0.499     1.480    
    SLICE_X24Y30         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.680    mem/disMem/memory_reg_384_511_26_26/SP.LOW
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 PC1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/disMem/memory_reg_384_511_9_9/DP.HIGH/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.261%)  route 0.218ns (60.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.558     1.470    clk_IBUF_BUFG
    SLICE_X21Y36         FDRE                                         r  PC1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y36         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  PC1_reg[5]/Q
                         net (fo=3652, routed)        0.218     1.829    mem/disMem/memory_reg_384_511_9_9/A3
    SLICE_X20Y35         RAMD64E                                      r  mem/disMem/memory_reg_384_511_9_9/DP.HIGH/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.827     1.986    mem/disMem/memory_reg_384_511_9_9/WCLK
    SLICE_X20Y35         RAMD64E                                      r  mem/disMem/memory_reg_384_511_9_9/DP.HIGH/CLK
                         clock pessimism             -0.501     1.485    
    SLICE_X20Y35         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.725    mem/disMem/memory_reg_384_511_9_9/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 PC1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/disMem/memory_reg_384_511_9_9/DP.LOW/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.261%)  route 0.218ns (60.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.558     1.470    clk_IBUF_BUFG
    SLICE_X21Y36         FDRE                                         r  PC1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y36         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  PC1_reg[5]/Q
                         net (fo=3652, routed)        0.218     1.829    mem/disMem/memory_reg_384_511_9_9/A3
    SLICE_X20Y35         RAMD64E                                      r  mem/disMem/memory_reg_384_511_9_9/DP.LOW/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.827     1.986    mem/disMem/memory_reg_384_511_9_9/WCLK
    SLICE_X20Y35         RAMD64E                                      r  mem/disMem/memory_reg_384_511_9_9/DP.LOW/CLK
                         clock pessimism             -0.501     1.485    
    SLICE_X20Y35         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.725    mem/disMem/memory_reg_384_511_9_9/DP.LOW
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 PC1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/disMem/memory_reg_384_511_9_9/SP.HIGH/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.261%)  route 0.218ns (60.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.558     1.470    clk_IBUF_BUFG
    SLICE_X21Y36         FDRE                                         r  PC1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y36         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  PC1_reg[5]/Q
                         net (fo=3652, routed)        0.218     1.829    mem/disMem/memory_reg_384_511_9_9/A3
    SLICE_X20Y35         RAMD64E                                      r  mem/disMem/memory_reg_384_511_9_9/SP.HIGH/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.827     1.986    mem/disMem/memory_reg_384_511_9_9/WCLK
    SLICE_X20Y35         RAMD64E                                      r  mem/disMem/memory_reg_384_511_9_9/SP.HIGH/CLK
                         clock pessimism             -0.501     1.485    
    SLICE_X20Y35         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.725    mem/disMem/memory_reg_384_511_9_9/SP.HIGH
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 PC1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/disMem/memory_reg_384_511_9_9/SP.LOW/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.261%)  route 0.218ns (60.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.558     1.470    clk_IBUF_BUFG
    SLICE_X21Y36         FDRE                                         r  PC1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y36         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  PC1_reg[5]/Q
                         net (fo=3652, routed)        0.218     1.829    mem/disMem/memory_reg_384_511_9_9/A3
    SLICE_X20Y35         RAMD64E                                      r  mem/disMem/memory_reg_384_511_9_9/SP.LOW/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.827     1.986    mem/disMem/memory_reg_384_511_9_9/WCLK
    SLICE_X20Y35         RAMD64E                                      r  mem/disMem/memory_reg_384_511_9_9/SP.LOW/CLK
                         clock pessimism             -0.501     1.485    
    SLICE_X20Y35         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.725    mem/disMem/memory_reg_384_511_9_9/SP.LOW
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 PC1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/disMem/memory_reg_640_767_26_26/DP.HIGH/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.687%)  route 0.233ns (62.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.558     1.470    clk_IBUF_BUFG
    SLICE_X25Y36         FDRE                                         r  PC1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y36         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  PC1_reg[4]/Q
                         net (fo=3655, routed)        0.233     1.844    mem/disMem/memory_reg_640_767_26_26/A2
    SLICE_X24Y35         RAMD64E                                      r  mem/disMem/memory_reg_640_767_26_26/DP.HIGH/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.825     1.984    mem/disMem/memory_reg_640_767_26_26/WCLK
    SLICE_X24Y35         RAMD64E                                      r  mem/disMem/memory_reg_640_767_26_26/DP.HIGH/CLK
                         clock pessimism             -0.499     1.485    
    SLICE_X24Y35         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.739    mem/disMem/memory_reg_640_767_26_26/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 PC1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/disMem/memory_reg_640_767_26_26/DP.LOW/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.687%)  route 0.233ns (62.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.558     1.470    clk_IBUF_BUFG
    SLICE_X25Y36         FDRE                                         r  PC1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y36         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  PC1_reg[4]/Q
                         net (fo=3655, routed)        0.233     1.844    mem/disMem/memory_reg_640_767_26_26/A2
    SLICE_X24Y35         RAMD64E                                      r  mem/disMem/memory_reg_640_767_26_26/DP.LOW/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.825     1.984    mem/disMem/memory_reg_640_767_26_26/WCLK
    SLICE_X24Y35         RAMD64E                                      r  mem/disMem/memory_reg_640_767_26_26/DP.LOW/CLK
                         clock pessimism             -0.499     1.485    
    SLICE_X24Y35         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.739    mem/disMem/memory_reg_640_767_26_26/DP.LOW
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 1000.000 }
Period(ns):         2000.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         2000.000    1997.845   BUFGCTRL_X0Y16   clk_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         2000.000    1998.751   MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         2000.000    1999.000   SLICE_X23Y31     PC1_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         2000.000    1999.000   SLICE_X18Y35     PC1_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         2000.000    1999.000   SLICE_X18Y33     PC1_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         2000.000    1999.000   SLICE_X18Y35     PC1_reg[12]/C
Min Period        n/a     FDSE/C             n/a            1.000         2000.000    1999.000   SLICE_X18Y35     PC1_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         2000.000    1999.000   SLICE_X13Y34     PC1_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         2000.000    1999.000   SLICE_X13Y34     PC1_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         2000.000    1999.000   SLICE_X14Y33     PC1_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       2000.000    -1900.000  MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         1000.000    998.000    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         1000.000    998.000    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         1000.000    998.750    SLICE_X24Y28     mem/disMem/memory_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         1000.000    998.750    SLICE_X24Y28     mem/disMem/memory_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         1000.000    998.750    SLICE_X24Y28     mem/disMem/memory_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         1000.000    998.750    SLICE_X24Y28     mem/disMem/memory_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         1000.000    998.750    SLICE_X24Y28     mem/disMem/memory_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         1000.000    998.750    SLICE_X24Y28     mem/disMem/memory_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         1000.000    998.750    SLICE_X24Y28     mem/disMem/memory_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         1000.000    998.750    SLICE_X24Y28     mem/disMem/memory_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         1000.000    998.000    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         1000.000    998.000    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         1000.000    998.750    SLICE_X24Y28     mem/disMem/memory_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         1000.000    998.750    SLICE_X24Y28     mem/disMem/memory_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         1000.000    998.750    SLICE_X24Y28     mem/disMem/memory_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         1000.000    998.750    SLICE_X24Y28     mem/disMem/memory_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         1000.000    998.750    SLICE_X24Y28     mem/disMem/memory_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         1000.000    998.750    SLICE_X24Y28     mem/disMem/memory_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         1000.000    998.750    SLICE_X24Y28     mem/disMem/memory_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         1000.000    998.750    SLICE_X24Y28     mem/disMem/memory_reg_0_127_0_0/SP.LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  DCM_TMDS_CLKFX
  To Clock:  DCM_TMDS_CLKFX

Setup :            0  Failing Endpoints,  Worst Slack      997.508ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack     -786.640ns,  Total Violation     -786.640ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             997.508ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.997ns  (logic 0.580ns (29.050%)  route 1.417ns (70.950%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 1004.971 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.753     5.425    dispDriver/clk_TMDS
    SLICE_X40Y41         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.456     5.881 r  dispDriver/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.824     6.705    dispDriver/TMDS_mod10[0]
    SLICE_X40Y41         LUT4 (Prop_lut4_I3_O)        0.124     6.829 r  dispDriver/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.593     7.421    dispDriver/TMDS_mod10[3]_i_1_n_0
    SLICE_X40Y41         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.575  1004.971    dispDriver/clk_TMDS
    SLICE_X40Y41         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
                         clock pessimism              0.454  1005.425    
                         clock uncertainty           -0.066  1005.359    
    SLICE_X40Y41         FDRE (Setup_fdre_C_R)       -0.429  1004.930    dispDriver/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                       1004.930    
                         arrival time                          -7.421    
  -------------------------------------------------------------------
                         slack                                997.508    

Slack (MET) :             997.508ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.997ns  (logic 0.580ns (29.050%)  route 1.417ns (70.950%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 1004.971 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.753     5.425    dispDriver/clk_TMDS
    SLICE_X40Y41         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.456     5.881 r  dispDriver/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.824     6.705    dispDriver/TMDS_mod10[0]
    SLICE_X40Y41         LUT4 (Prop_lut4_I3_O)        0.124     6.829 r  dispDriver/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.593     7.421    dispDriver/TMDS_mod10[3]_i_1_n_0
    SLICE_X40Y41         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.575  1004.971    dispDriver/clk_TMDS
    SLICE_X40Y41         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/C
                         clock pessimism              0.454  1005.425    
                         clock uncertainty           -0.066  1005.359    
    SLICE_X40Y41         FDRE (Setup_fdre_C_R)       -0.429  1004.930    dispDriver/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                       1004.930    
                         arrival time                          -7.421    
  -------------------------------------------------------------------
                         slack                                997.508    

Slack (MET) :             997.508ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.997ns  (logic 0.580ns (29.050%)  route 1.417ns (70.950%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 1004.971 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.753     5.425    dispDriver/clk_TMDS
    SLICE_X40Y41         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.456     5.881 r  dispDriver/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.824     6.705    dispDriver/TMDS_mod10[0]
    SLICE_X40Y41         LUT4 (Prop_lut4_I3_O)        0.124     6.829 r  dispDriver/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.593     7.421    dispDriver/TMDS_mod10[3]_i_1_n_0
    SLICE_X40Y41         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.575  1004.971    dispDriver/clk_TMDS
    SLICE_X40Y41         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
                         clock pessimism              0.454  1005.425    
                         clock uncertainty           -0.066  1005.359    
    SLICE_X40Y41         FDRE (Setup_fdre_C_R)       -0.429  1004.930    dispDriver/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                       1004.930    
                         arrival time                          -7.421    
  -------------------------------------------------------------------
                         slack                                997.508    

Slack (MET) :             997.508ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.997ns  (logic 0.580ns (29.050%)  route 1.417ns (70.950%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 1004.971 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.753     5.425    dispDriver/clk_TMDS
    SLICE_X40Y41         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.456     5.881 r  dispDriver/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.824     6.705    dispDriver/TMDS_mod10[0]
    SLICE_X40Y41         LUT4 (Prop_lut4_I3_O)        0.124     6.829 r  dispDriver/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.593     7.421    dispDriver/TMDS_mod10[3]_i_1_n_0
    SLICE_X40Y41         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.575  1004.971    dispDriver/clk_TMDS
    SLICE_X40Y41         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/C
                         clock pessimism              0.454  1005.425    
                         clock uncertainty           -0.066  1005.359    
    SLICE_X40Y41         FDRE (Setup_fdre_C_R)       -0.429  1004.930    dispDriver/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                       1004.930    
                         arrival time                          -7.421    
  -------------------------------------------------------------------
                         slack                                997.508    

Slack (MET) :             997.875ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.580ns (28.077%)  route 1.486ns (71.923%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 1004.971 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.753     5.425    dispDriver/clk_TMDS
    SLICE_X40Y42         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.456     5.881 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.486     7.367    dispDriver/encode_R/TMDS_shift_load
    SLICE_X40Y46         LUT3 (Prop_lut3_I1_O)        0.124     7.491 r  dispDriver/encode_R/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     7.491    dispDriver/encode_R_n_7
    SLICE_X40Y46         FDRE                                         r  dispDriver/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.576  1004.972    dispDriver/clk_TMDS
    SLICE_X40Y46         FDRE                                         r  dispDriver/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.429  1005.401    
                         clock uncertainty           -0.066  1005.335    
    SLICE_X40Y46         FDRE (Setup_fdre_C_D)        0.031  1005.366    dispDriver/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                       1005.366    
                         arrival time                          -7.491    
  -------------------------------------------------------------------
                         slack                                997.875    

Slack (MET) :             997.889ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.096ns  (logic 0.610ns (29.106%)  route 1.486ns (70.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 1004.971 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.753     5.425    dispDriver/clk_TMDS
    SLICE_X40Y42         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.456     5.881 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.486     7.367    dispDriver/encode_R/TMDS_shift_load
    SLICE_X40Y46         LUT3 (Prop_lut3_I1_O)        0.154     7.521 r  dispDriver/encode_R/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     7.521    dispDriver/encode_R_n_5
    SLICE_X40Y46         FDRE                                         r  dispDriver/TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.576  1004.972    dispDriver/clk_TMDS
    SLICE_X40Y46         FDRE                                         r  dispDriver/TMDS_shift_red_reg[7]/C
                         clock pessimism              0.429  1005.401    
                         clock uncertainty           -0.066  1005.335    
    SLICE_X40Y46         FDRE (Setup_fdre_C_D)        0.075  1005.410    dispDriver/TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                       1005.410    
                         arrival time                          -7.521    
  -------------------------------------------------------------------
                         slack                                997.889    

Slack (MET) :             997.901ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_shift_load_reg/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.940ns  (logic 0.580ns (29.889%)  route 1.360ns (70.111%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 1004.971 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.753     5.425    dispDriver/clk_TMDS
    SLICE_X40Y41         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.456     5.881 r  dispDriver/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.824     6.705    dispDriver/TMDS_mod10[0]
    SLICE_X40Y41         LUT4 (Prop_lut4_I3_O)        0.124     6.829 r  dispDriver/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.537     7.365    dispDriver/TMDS_mod10[3]_i_1_n_0
    SLICE_X40Y42         FDRE                                         r  dispDriver/TMDS_shift_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.575  1004.971    dispDriver/clk_TMDS
    SLICE_X40Y42         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
                         clock pessimism              0.429  1005.400    
                         clock uncertainty           -0.066  1005.334    
    SLICE_X40Y42         FDRE (Setup_fdre_C_D)       -0.067  1005.267    dispDriver/TMDS_shift_load_reg
  -------------------------------------------------------------------
                         required time                       1005.267    
                         arrival time                          -7.365    
  -------------------------------------------------------------------
                         slack                                997.901    

Slack (MET) :             998.031ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.871ns  (logic 0.580ns (31.004%)  route 1.291ns (68.996%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 1004.971 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.753     5.425    dispDriver/clk_TMDS
    SLICE_X40Y42         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.456     5.881 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.291     7.172    dispDriver/encode_B/TMDS_shift_load
    SLICE_X39Y43         LUT3 (Prop_lut3_I1_O)        0.124     7.296 r  dispDriver/encode_B/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     7.296    dispDriver/encode_B_n_1
    SLICE_X39Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.575  1004.971    dispDriver/clk_TMDS
    SLICE_X39Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.391  1005.362    
                         clock uncertainty           -0.066  1005.296    
    SLICE_X39Y43         FDRE (Setup_fdre_C_D)        0.031  1005.327    dispDriver/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                       1005.327    
                         arrival time                          -7.296    
  -------------------------------------------------------------------
                         slack                                998.031    

Slack (MET) :             998.045ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.901ns  (logic 0.610ns (32.093%)  route 1.291ns (67.907%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 1004.971 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.753     5.425    dispDriver/clk_TMDS
    SLICE_X40Y42         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.456     5.881 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.291     7.172    dispDriver/encode_B/TMDS_shift_load
    SLICE_X39Y43         LUT2 (Prop_lut2_I0_O)        0.154     7.326 r  dispDriver/encode_B/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     7.326    dispDriver/encode_B_n_0
    SLICE_X39Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.575  1004.971    dispDriver/clk_TMDS
    SLICE_X39Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[9]/C
                         clock pessimism              0.391  1005.362    
                         clock uncertainty           -0.066  1005.296    
    SLICE_X39Y43         FDRE (Setup_fdre_C_D)        0.075  1005.371    dispDriver/TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                       1005.371    
                         arrival time                          -7.326    
  -------------------------------------------------------------------
                         slack                                998.045    

Slack (MET) :             998.110ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.853ns  (logic 0.580ns (31.301%)  route 1.273ns (68.699%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 1004.971 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.753     5.425    dispDriver/clk_TMDS
    SLICE_X40Y41         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.456     5.881 f  dispDriver/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           1.273     7.154    dispDriver/TMDS_mod10[0]
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.124     7.278 r  dispDriver/TMDS_mod10[0]_i_1/O
                         net (fo=1, routed)           0.000     7.278    dispDriver/TMDS_mod10[0]_i_1_n_0
    SLICE_X40Y41         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.575  1004.971    dispDriver/clk_TMDS
    SLICE_X40Y41         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
                         clock pessimism              0.454  1005.425    
                         clock uncertainty           -0.066  1005.359    
    SLICE_X40Y41         FDRE (Setup_fdre_C_D)        0.029  1005.388    dispDriver/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                       1005.388    
                         arrival time                          -7.278    
  -------------------------------------------------------------------
                         slack                                998.110    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_red_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.229ns (69.612%)  route 0.100ns (30.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.592     1.506    dispDriver/clk_TMDS
    SLICE_X40Y46         FDRE                                         r  dispDriver/TMDS_shift_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.128     1.634 r  dispDriver/TMDS_shift_red_reg[7]/Q
                         net (fo=1, routed)           0.100     1.734    dispDriver/encode_R/TMDS_shift_red_reg[8][6]
    SLICE_X40Y46         LUT3 (Prop_lut3_I2_O)        0.101     1.835 r  dispDriver/encode_R/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     1.835    dispDriver/encode_R_n_6
    SLICE_X40Y46         FDRE                                         r  dispDriver/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X40Y46         FDRE                                         r  dispDriver/TMDS_shift_red_reg[6]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X40Y46         FDRE (Hold_fdre_C_D)         0.107     1.613    dispDriver/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_green_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.230ns (69.493%)  route 0.101ns (30.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.592     1.506    dispDriver/clk_TMDS
    SLICE_X40Y45         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.128     1.634 r  dispDriver/TMDS_shift_green_reg[7]/Q
                         net (fo=1, routed)           0.101     1.735    dispDriver/encode_G/Q[6]
    SLICE_X40Y45         LUT3 (Prop_lut3_I2_O)        0.102     1.837 r  dispDriver/encode_G/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     1.837    dispDriver/encode_G_n_3
    SLICE_X40Y45         FDRE                                         r  dispDriver/TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X40Y45         FDRE                                         r  dispDriver/TMDS_shift_green_reg[6]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X40Y45         FDRE (Hold_fdre_C_D)         0.107     1.613    dispDriver/TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.226ns (67.929%)  route 0.107ns (32.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.592     1.506    dispDriver/clk_TMDS
    SLICE_X40Y45         FDRE                                         r  dispDriver/TMDS_shift_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.128     1.634 r  dispDriver/TMDS_shift_green_reg[6]/Q
                         net (fo=1, routed)           0.107     1.741    dispDriver/encode_G/Q[5]
    SLICE_X40Y45         LUT3 (Prop_lut3_I2_O)        0.098     1.839 r  dispDriver/encode_G/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     1.839    dispDriver/encode_G_n_4
    SLICE_X40Y45         FDRE                                         r  dispDriver/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X40Y45         FDRE                                         r  dispDriver/TMDS_shift_green_reg[5]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X40Y45         FDRE (Hold_fdre_C_D)         0.092     1.598    dispDriver/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.184ns (51.423%)  route 0.174ns (48.577%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.591     1.505    dispDriver/clk_TMDS
    SLICE_X40Y41         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  dispDriver/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.174     1.820    dispDriver/TMDS_mod10[0]
    SLICE_X40Y41         LUT4 (Prop_lut4_I1_O)        0.043     1.863 r  dispDriver/TMDS_mod10[3]_i_2/O
                         net (fo=1, routed)           0.000     1.863    dispDriver/TMDS_mod10[3]_i_2_n_0
    SLICE_X40Y41         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.860     2.021    dispDriver/clk_TMDS
    SLICE_X40Y41         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/C
                         clock pessimism             -0.516     1.505    
    SLICE_X40Y41         FDRE (Hold_fdre_C_D)         0.107     1.612    dispDriver/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.183ns (45.531%)  route 0.219ns (54.469%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.590     1.504    dispDriver/clk_TMDS
    SLICE_X39Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  dispDriver/TMDS_shift_blue_reg[8]/Q
                         net (fo=1, routed)           0.219     1.864    dispDriver/encode_B/Q[7]
    SLICE_X41Y43         LUT3 (Prop_lut3_I2_O)        0.042     1.906 r  dispDriver/encode_B/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     1.906    dispDriver/encode_B_n_2
    SLICE_X41Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X41Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[7]/C
                         clock pessimism             -0.480     1.542    
    SLICE_X41Y43         FDRE (Hold_fdre_C_D)         0.107     1.649    dispDriver/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.187ns (48.447%)  route 0.199ns (51.553%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.592     1.506    dispDriver/clk_TMDS
    SLICE_X40Y46         FDRE                                         r  dispDriver/TMDS_shift_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  dispDriver/TMDS_shift_red_reg[2]/Q
                         net (fo=1, routed)           0.199     1.846    dispDriver/encode_R/TMDS_shift_red_reg[8][1]
    SLICE_X41Y44         LUT3 (Prop_lut3_I2_O)        0.046     1.892 r  dispDriver/encode_R/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     1.892    dispDriver/encode_R_n_11
    SLICE_X41Y44         FDRE                                         r  dispDriver/TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X41Y44         FDRE                                         r  dispDriver/TMDS_shift_red_reg[1]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X41Y44         FDRE (Hold_fdre_C_D)         0.107     1.629    dispDriver/TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.693%)  route 0.174ns (48.307%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.591     1.505    dispDriver/clk_TMDS
    SLICE_X40Y41         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  dispDriver/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.174     1.820    dispDriver/TMDS_mod10[0]
    SLICE_X40Y41         LUT3 (Prop_lut3_I0_O)        0.045     1.865 r  dispDriver/TMDS_mod10[2]_i_1/O
                         net (fo=1, routed)           0.000     1.865    dispDriver/TMDS_mod10[2]_i_1_n_0
    SLICE_X40Y41         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.860     2.021    dispDriver/clk_TMDS
    SLICE_X40Y41         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
                         clock pessimism             -0.516     1.505    
    SLICE_X40Y41         FDRE (Hold_fdre_C_D)         0.092     1.597    dispDriver/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.187ns (47.604%)  route 0.206ns (52.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.592     1.506    dispDriver/clk_TMDS
    SLICE_X40Y45         FDRE                                         r  dispDriver/TMDS_shift_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  dispDriver/TMDS_shift_green_reg[2]/Q
                         net (fo=1, routed)           0.206     1.853    dispDriver/encode_G/Q[1]
    SLICE_X40Y44         LUT3 (Prop_lut3_I2_O)        0.046     1.899 r  dispDriver/encode_G/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     1.899    dispDriver/encode_G_n_8
    SLICE_X40Y44         FDRE                                         r  dispDriver/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X40Y44         FDRE                                         r  dispDriver/TMDS_shift_green_reg[1]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X40Y44         FDRE (Hold_fdre_C_D)         0.107     1.629    dispDriver/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.187ns (49.448%)  route 0.191ns (50.552%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.592     1.506    dispDriver/clk_TMDS
    SLICE_X41Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  dispDriver/TMDS_shift_blue_reg[6]/Q
                         net (fo=1, routed)           0.191     1.838    dispDriver/encode_B/Q[5]
    SLICE_X41Y43         LUT3 (Prop_lut3_I2_O)        0.046     1.884 r  dispDriver/encode_B/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     1.884    dispDriver/encode_B_n_4
    SLICE_X41Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X41Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[5]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X41Y43         FDRE (Hold_fdre_C_D)         0.107     1.613    dispDriver/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.770%)  route 0.195ns (51.230%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.592     1.506    dispDriver/clk_TMDS
    SLICE_X41Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  dispDriver/TMDS_shift_blue_reg[3]/Q
                         net (fo=1, routed)           0.195     1.843    dispDriver/encode_B/Q[2]
    SLICE_X41Y43         LUT3 (Prop_lut3_I2_O)        0.045     1.888 r  dispDriver/encode_B/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     1.888    dispDriver/encode_B_n_7
    SLICE_X41Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X41Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[2]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X41Y43         FDRE (Hold_fdre_C_D)         0.107     1.613    dispDriver/TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DCM_TMDS_CLKFX
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { dispDriver/MMCME2_BASE_INST/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         1000.000    997.845    BUFGCTRL_X0Y1    dispDriver/BUFG_TMDSp/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         1000.000    998.751    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         1000.000    999.000    SLICE_X40Y41     dispDriver/TMDS_mod10_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         1000.000    999.000    SLICE_X40Y41     dispDriver/TMDS_mod10_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         1000.000    999.000    SLICE_X40Y41     dispDriver/TMDS_mod10_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         1000.000    999.000    SLICE_X40Y41     dispDriver/TMDS_mod10_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         1000.000    999.000    SLICE_X41Y43     dispDriver/TMDS_shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         1000.000    999.000    SLICE_X41Y43     dispDriver/TMDS_shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         1000.000    999.000    SLICE_X41Y43     dispDriver/TMDS_shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         1000.000    999.000    SLICE_X41Y43     dispDriver/TMDS_shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       1000.000    -786.640   MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X40Y41     dispDriver/TMDS_mod10_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X40Y41     dispDriver/TMDS_mod10_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X40Y41     dispDriver/TMDS_mod10_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X40Y41     dispDriver/TMDS_mod10_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X40Y41     dispDriver/TMDS_mod10_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X40Y41     dispDriver/TMDS_mod10_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X40Y41     dispDriver/TMDS_mod10_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X40Y41     dispDriver/TMDS_mod10_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X41Y43     dispDriver/TMDS_shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X41Y43     dispDriver/TMDS_shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X40Y41     dispDriver/TMDS_mod10_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X40Y41     dispDriver/TMDS_mod10_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X40Y41     dispDriver/TMDS_mod10_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X40Y41     dispDriver/TMDS_mod10_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X40Y41     dispDriver/TMDS_mod10_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X40Y41     dispDriver/TMDS_mod10_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X40Y41     dispDriver/TMDS_mod10_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X40Y41     dispDriver/TMDS_mod10_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X41Y43     dispDriver/TMDS_shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X41Y43     dispDriver/TMDS_shift_blue_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  MMCM_pix_clock
  To Clock:  MMCM_pix_clock

Setup :            0  Failing Endpoints,  Worst Slack     9980.511ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack    -9786.640ns,  Total Violation    -9786.640ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9980.511ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (MMCM_pix_clock rise@10000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        19.363ns  (logic 4.117ns (21.262%)  route 15.246ns (78.738%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT4=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 10004.973 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.753     5.425    dispDriver/pixclk
    SLICE_X39Y47         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456     5.881 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           1.095     6.976    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X41Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.100 r  dispDriver/memory_reg_0_127_0_0_i_20/O
                         net (fo=1, routed)           0.000     7.100    dispDriver/memory_reg_0_127_0_0_i_20_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.452 r  dispDriver/memory_reg_0_127_0_0_i_11/O[3]
                         net (fo=1, routed)           0.802     8.253    dispDriver/yoffset[5]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     8.983 r  dispDriver/memory_reg_0_127_0_0_i_8/O[1]
                         net (fo=609, routed)         7.743    16.726    mem/disMem/memory_reg_1152_1279_4_4/DPRA6
    SLICE_X10Y31         MUXF7 (Prop_muxf7_S_O)       0.471    17.197 r  mem/disMem/memory_reg_1152_1279_4_4/F7.DP/O
                         net (fo=1, routed)           1.935    19.132    mem/disMem/memory_reg_1152_1279_4_4_n_0
    SLICE_X33Y49         LUT6 (Prop_lut6_I3_O)        0.297    19.429 r  mem/disMem/genblk1.balance_acc[0]_i_192/O
                         net (fo=1, routed)           0.000    19.429    mem/disMem/genblk1.balance_acc[0]_i_192_n_0
    SLICE_X33Y49         MUXF7 (Prop_muxf7_I0_O)      0.212    19.641 r  mem/disMem/genblk1.balance_acc_reg[0]_i_83/O
                         net (fo=1, routed)           1.005    20.646    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_19_3
    SLICE_X35Y54         LUT6 (Prop_lut6_I3_O)        0.299    20.945 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_38/O
                         net (fo=1, routed)           0.000    20.945    dispDriver/encode_R/genblk1.balance_acc[0]_i_38_n_0
    SLICE_X35Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    21.190 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_19/O
                         net (fo=1, routed)           0.000    21.190    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_19_n_0
    SLICE_X35Y54         MUXF8 (Prop_muxf8_I0_O)      0.104    21.294 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_7/O
                         net (fo=1, routed)           1.318    22.612    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_7_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I1_O)        0.316    22.928 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.000    22.928    dispDriver/encode_R/genblk1.balance_acc[0]_i_4_n_0
    SLICE_X35Y50         MUXF7 (Prop_muxf7_I0_O)      0.212    23.140 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          1.349    24.489    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.299    24.788 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0/O
                         net (fo=1, routed)           0.000    24.788    dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0_n_0
    SLICE_X41Y47         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.577 10004.971    dispDriver/encode_R/pixclk
    SLICE_X41Y47         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/C
                         clock pessimism              0.391 10005.362    
                         clock uncertainty           -0.094 10005.269    
    SLICE_X41Y47         FDRE (Setup_fdre_C_D)        0.031 10005.300    dispDriver/encode_R/genblk1.balance_acc_reg[0]
  -------------------------------------------------------------------
                         required time                      10005.300    
                         arrival time                         -24.788    
  -------------------------------------------------------------------
                         slack                               9980.511    

Slack (MET) :             9980.669ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (MMCM_pix_clock rise@10000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        19.203ns  (logic 4.117ns (21.439%)  route 15.086ns (78.561%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 10004.973 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.753     5.425    dispDriver/pixclk
    SLICE_X39Y47         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456     5.881 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           1.095     6.976    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X41Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.100 r  dispDriver/memory_reg_0_127_0_0_i_20/O
                         net (fo=1, routed)           0.000     7.100    dispDriver/memory_reg_0_127_0_0_i_20_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.452 r  dispDriver/memory_reg_0_127_0_0_i_11/O[3]
                         net (fo=1, routed)           0.802     8.253    dispDriver/yoffset[5]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     8.983 r  dispDriver/memory_reg_0_127_0_0_i_8/O[1]
                         net (fo=609, routed)         7.743    16.726    mem/disMem/memory_reg_1152_1279_4_4/DPRA6
    SLICE_X10Y31         MUXF7 (Prop_muxf7_S_O)       0.471    17.197 f  mem/disMem/memory_reg_1152_1279_4_4/F7.DP/O
                         net (fo=1, routed)           1.935    19.132    mem/disMem/memory_reg_1152_1279_4_4_n_0
    SLICE_X33Y49         LUT6 (Prop_lut6_I3_O)        0.297    19.429 f  mem/disMem/genblk1.balance_acc[0]_i_192/O
                         net (fo=1, routed)           0.000    19.429    mem/disMem/genblk1.balance_acc[0]_i_192_n_0
    SLICE_X33Y49         MUXF7 (Prop_muxf7_I0_O)      0.212    19.641 f  mem/disMem/genblk1.balance_acc_reg[0]_i_83/O
                         net (fo=1, routed)           1.005    20.646    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_19_3
    SLICE_X35Y54         LUT6 (Prop_lut6_I3_O)        0.299    20.945 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_38/O
                         net (fo=1, routed)           0.000    20.945    dispDriver/encode_R/genblk1.balance_acc[0]_i_38_n_0
    SLICE_X35Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    21.190 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_19/O
                         net (fo=1, routed)           0.000    21.190    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_19_n_0
    SLICE_X35Y54         MUXF8 (Prop_muxf8_I0_O)      0.104    21.294 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_7/O
                         net (fo=1, routed)           1.318    22.612    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_7_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I1_O)        0.316    22.928 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.000    22.928    dispDriver/encode_R/genblk1.balance_acc[0]_i_4_n_0
    SLICE_X35Y50         MUXF7 (Prop_muxf7_I0_O)      0.212    23.140 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          1.189    24.329    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X40Y47         LUT5 (Prop_lut5_I0_O)        0.299    24.628 r  dispDriver/encode_R/genblk1.TMDS[0]_i_1__1/O
                         net (fo=1, routed)           0.000    24.628    dispDriver/encode_R/TMDS0[0]
    SLICE_X40Y47         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.577 10004.971    dispDriver/encode_R/pixclk
    SLICE_X40Y47         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/C
                         clock pessimism              0.391 10005.362    
                         clock uncertainty           -0.094 10005.269    
    SLICE_X40Y47         FDRE (Setup_fdre_C_D)        0.029 10005.298    dispDriver/encode_R/genblk1.TMDS_reg[0]
  -------------------------------------------------------------------
                         required time                      10005.298    
                         arrival time                         -24.628    
  -------------------------------------------------------------------
                         slack                               9980.669    

Slack (MET) :             9980.689ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (MMCM_pix_clock rise@10000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        19.229ns  (logic 4.143ns (21.545%)  route 15.086ns (78.455%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 10004.973 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.753     5.425    dispDriver/pixclk
    SLICE_X39Y47         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456     5.881 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           1.095     6.976    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X41Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.100 r  dispDriver/memory_reg_0_127_0_0_i_20/O
                         net (fo=1, routed)           0.000     7.100    dispDriver/memory_reg_0_127_0_0_i_20_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.452 r  dispDriver/memory_reg_0_127_0_0_i_11/O[3]
                         net (fo=1, routed)           0.802     8.253    dispDriver/yoffset[5]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     8.983 r  dispDriver/memory_reg_0_127_0_0_i_8/O[1]
                         net (fo=609, routed)         7.743    16.726    mem/disMem/memory_reg_1152_1279_4_4/DPRA6
    SLICE_X10Y31         MUXF7 (Prop_muxf7_S_O)       0.471    17.197 r  mem/disMem/memory_reg_1152_1279_4_4/F7.DP/O
                         net (fo=1, routed)           1.935    19.132    mem/disMem/memory_reg_1152_1279_4_4_n_0
    SLICE_X33Y49         LUT6 (Prop_lut6_I3_O)        0.297    19.429 r  mem/disMem/genblk1.balance_acc[0]_i_192/O
                         net (fo=1, routed)           0.000    19.429    mem/disMem/genblk1.balance_acc[0]_i_192_n_0
    SLICE_X33Y49         MUXF7 (Prop_muxf7_I0_O)      0.212    19.641 r  mem/disMem/genblk1.balance_acc_reg[0]_i_83/O
                         net (fo=1, routed)           1.005    20.646    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_19_3
    SLICE_X35Y54         LUT6 (Prop_lut6_I3_O)        0.299    20.945 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_38/O
                         net (fo=1, routed)           0.000    20.945    dispDriver/encode_R/genblk1.balance_acc[0]_i_38_n_0
    SLICE_X35Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    21.190 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_19/O
                         net (fo=1, routed)           0.000    21.190    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_19_n_0
    SLICE_X35Y54         MUXF8 (Prop_muxf8_I0_O)      0.104    21.294 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_7/O
                         net (fo=1, routed)           1.318    22.612    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_7_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I1_O)        0.316    22.928 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.000    22.928    dispDriver/encode_R/genblk1.balance_acc[0]_i_4_n_0
    SLICE_X35Y50         MUXF7 (Prop_muxf7_I0_O)      0.212    23.140 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          1.189    24.329    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X40Y47         LUT5 (Prop_lut5_I0_O)        0.325    24.654 r  dispDriver/encode_R/genblk1.TMDS[5]_i_1__0/O
                         net (fo=1, routed)           0.000    24.654    dispDriver/encode_R/genblk1.TMDS[5]_i_1__0_n_0
    SLICE_X40Y47         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.577 10004.971    dispDriver/encode_R/pixclk
    SLICE_X40Y47         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/C
                         clock pessimism              0.391 10005.362    
                         clock uncertainty           -0.094 10005.269    
    SLICE_X40Y47         FDRE (Setup_fdre_C_D)        0.075 10005.344    dispDriver/encode_R/genblk1.TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                      10005.343    
                         arrival time                         -24.654    
  -------------------------------------------------------------------
                         slack                               9980.689    

Slack (MET) :             9980.693ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (MMCM_pix_clock rise@10000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        19.179ns  (logic 4.117ns (21.466%)  route 15.062ns (78.534%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 10004.972 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.753     5.425    dispDriver/pixclk
    SLICE_X39Y47         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456     5.881 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           1.095     6.976    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X41Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.100 r  dispDriver/memory_reg_0_127_0_0_i_20/O
                         net (fo=1, routed)           0.000     7.100    dispDriver/memory_reg_0_127_0_0_i_20_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.452 r  dispDriver/memory_reg_0_127_0_0_i_11/O[3]
                         net (fo=1, routed)           0.802     8.253    dispDriver/yoffset[5]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     8.983 r  dispDriver/memory_reg_0_127_0_0_i_8/O[1]
                         net (fo=609, routed)         7.743    16.726    mem/disMem/memory_reg_1152_1279_4_4/DPRA6
    SLICE_X10Y31         MUXF7 (Prop_muxf7_S_O)       0.471    17.197 f  mem/disMem/memory_reg_1152_1279_4_4/F7.DP/O
                         net (fo=1, routed)           1.935    19.132    mem/disMem/memory_reg_1152_1279_4_4_n_0
    SLICE_X33Y49         LUT6 (Prop_lut6_I3_O)        0.297    19.429 f  mem/disMem/genblk1.balance_acc[0]_i_192/O
                         net (fo=1, routed)           0.000    19.429    mem/disMem/genblk1.balance_acc[0]_i_192_n_0
    SLICE_X33Y49         MUXF7 (Prop_muxf7_I0_O)      0.212    19.641 f  mem/disMem/genblk1.balance_acc_reg[0]_i_83/O
                         net (fo=1, routed)           1.005    20.646    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_19_3
    SLICE_X35Y54         LUT6 (Prop_lut6_I3_O)        0.299    20.945 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_38/O
                         net (fo=1, routed)           0.000    20.945    dispDriver/encode_R/genblk1.balance_acc[0]_i_38_n_0
    SLICE_X35Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    21.190 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_19/O
                         net (fo=1, routed)           0.000    21.190    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_19_n_0
    SLICE_X35Y54         MUXF8 (Prop_muxf8_I0_O)      0.104    21.294 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_7/O
                         net (fo=1, routed)           1.318    22.612    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_7_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I1_O)        0.316    22.928 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.000    22.928    dispDriver/encode_R/genblk1.balance_acc[0]_i_4_n_0
    SLICE_X35Y50         MUXF7 (Prop_muxf7_I0_O)      0.212    23.140 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          1.165    24.305    dispDriver/encode_B/genblk1.TMDS_reg[1]_0
    SLICE_X41Y46         LUT3 (Prop_lut3_I1_O)        0.299    24.604 r  dispDriver/encode_B/genblk1.TMDS[1]_i_1/O
                         net (fo=1, routed)           0.000    24.604    dispDriver/encode_B/genblk1.TMDS[1]_i_1_n_0
    SLICE_X41Y46         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.576 10004.970    dispDriver/encode_B/pixclk
    SLICE_X41Y46         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/C
                         clock pessimism              0.391 10005.361    
                         clock uncertainty           -0.094 10005.268    
    SLICE_X41Y46         FDRE (Setup_fdre_C_D)        0.029 10005.297    dispDriver/encode_B/genblk1.TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                      10005.297    
                         arrival time                         -24.604    
  -------------------------------------------------------------------
                         slack                               9980.693    

Slack (MET) :             9980.694ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_G/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (MMCM_pix_clock rise@10000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        19.216ns  (logic 4.117ns (21.425%)  route 15.099ns (78.575%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 10004.971 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.753     5.425    dispDriver/pixclk
    SLICE_X39Y47         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456     5.881 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           1.095     6.976    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X41Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.100 r  dispDriver/memory_reg_0_127_0_0_i_20/O
                         net (fo=1, routed)           0.000     7.100    dispDriver/memory_reg_0_127_0_0_i_20_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.452 r  dispDriver/memory_reg_0_127_0_0_i_11/O[3]
                         net (fo=1, routed)           0.802     8.253    dispDriver/yoffset[5]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     8.983 r  dispDriver/memory_reg_0_127_0_0_i_8/O[1]
                         net (fo=609, routed)         7.743    16.726    mem/disMem/memory_reg_1152_1279_4_4/DPRA6
    SLICE_X10Y31         MUXF7 (Prop_muxf7_S_O)       0.471    17.197 r  mem/disMem/memory_reg_1152_1279_4_4/F7.DP/O
                         net (fo=1, routed)           1.935    19.132    mem/disMem/memory_reg_1152_1279_4_4_n_0
    SLICE_X33Y49         LUT6 (Prop_lut6_I3_O)        0.297    19.429 r  mem/disMem/genblk1.balance_acc[0]_i_192/O
                         net (fo=1, routed)           0.000    19.429    mem/disMem/genblk1.balance_acc[0]_i_192_n_0
    SLICE_X33Y49         MUXF7 (Prop_muxf7_I0_O)      0.212    19.641 r  mem/disMem/genblk1.balance_acc_reg[0]_i_83/O
                         net (fo=1, routed)           1.005    20.646    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_19_3
    SLICE_X35Y54         LUT6 (Prop_lut6_I3_O)        0.299    20.945 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_38/O
                         net (fo=1, routed)           0.000    20.945    dispDriver/encode_R/genblk1.balance_acc[0]_i_38_n_0
    SLICE_X35Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    21.190 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_19/O
                         net (fo=1, routed)           0.000    21.190    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_19_n_0
    SLICE_X35Y54         MUXF8 (Prop_muxf8_I0_O)      0.104    21.294 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_7/O
                         net (fo=1, routed)           1.318    22.612    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_7_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I1_O)        0.316    22.928 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.000    22.928    dispDriver/encode_R/genblk1.balance_acc[0]_i_4_n_0
    SLICE_X35Y50         MUXF7 (Prop_muxf7_I0_O)      0.212    23.140 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          1.202    24.341    dispDriver/encode_G/genblk1.TMDS_reg[5]_0
    SLICE_X39Y45         LUT3 (Prop_lut3_I1_O)        0.299    24.640 r  dispDriver/encode_G/genblk1.TMDS[2]_i_1__0/O
                         net (fo=1, routed)           0.000    24.640    dispDriver/encode_G/genblk1.TMDS[2]_i_1__0_n_0
    SLICE_X39Y45         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.575 10004.969    dispDriver/encode_G/pixclk
    SLICE_X39Y45         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/C
                         clock pessimism              0.428 10005.397    
                         clock uncertainty           -0.094 10005.304    
    SLICE_X39Y45         FDRE (Setup_fdre_C_D)        0.031 10005.335    dispDriver/encode_G/genblk1.TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                      10005.335    
                         arrival time                         -24.640    
  -------------------------------------------------------------------
                         slack                               9980.694    

Slack (MET) :             9980.712ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (MMCM_pix_clock rise@10000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        19.205ns  (logic 4.143ns (21.573%)  route 15.062ns (78.427%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 10004.972 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.753     5.425    dispDriver/pixclk
    SLICE_X39Y47         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456     5.881 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           1.095     6.976    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X41Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.100 r  dispDriver/memory_reg_0_127_0_0_i_20/O
                         net (fo=1, routed)           0.000     7.100    dispDriver/memory_reg_0_127_0_0_i_20_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.452 r  dispDriver/memory_reg_0_127_0_0_i_11/O[3]
                         net (fo=1, routed)           0.802     8.253    dispDriver/yoffset[5]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     8.983 r  dispDriver/memory_reg_0_127_0_0_i_8/O[1]
                         net (fo=609, routed)         7.743    16.726    mem/disMem/memory_reg_1152_1279_4_4/DPRA6
    SLICE_X10Y31         MUXF7 (Prop_muxf7_S_O)       0.471    17.197 r  mem/disMem/memory_reg_1152_1279_4_4/F7.DP/O
                         net (fo=1, routed)           1.935    19.132    mem/disMem/memory_reg_1152_1279_4_4_n_0
    SLICE_X33Y49         LUT6 (Prop_lut6_I3_O)        0.297    19.429 r  mem/disMem/genblk1.balance_acc[0]_i_192/O
                         net (fo=1, routed)           0.000    19.429    mem/disMem/genblk1.balance_acc[0]_i_192_n_0
    SLICE_X33Y49         MUXF7 (Prop_muxf7_I0_O)      0.212    19.641 r  mem/disMem/genblk1.balance_acc_reg[0]_i_83/O
                         net (fo=1, routed)           1.005    20.646    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_19_3
    SLICE_X35Y54         LUT6 (Prop_lut6_I3_O)        0.299    20.945 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_38/O
                         net (fo=1, routed)           0.000    20.945    dispDriver/encode_R/genblk1.balance_acc[0]_i_38_n_0
    SLICE_X35Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    21.190 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_19/O
                         net (fo=1, routed)           0.000    21.190    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_19_n_0
    SLICE_X35Y54         MUXF8 (Prop_muxf8_I0_O)      0.104    21.294 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_7/O
                         net (fo=1, routed)           1.318    22.612    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_7_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I1_O)        0.316    22.928 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.000    22.928    dispDriver/encode_R/genblk1.balance_acc[0]_i_4_n_0
    SLICE_X35Y50         MUXF7 (Prop_muxf7_I0_O)      0.212    23.140 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          1.165    24.305    dispDriver/encode_B/genblk1.TMDS_reg[1]_0
    SLICE_X41Y46         LUT3 (Prop_lut3_I1_O)        0.325    24.630 r  dispDriver/encode_B/genblk1.TMDS[7]_i_1/O
                         net (fo=1, routed)           0.000    24.630    dispDriver/encode_B/genblk1.TMDS[7]_i_1_n_0
    SLICE_X41Y46         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.576 10004.970    dispDriver/encode_B/pixclk
    SLICE_X41Y46         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/C
                         clock pessimism              0.391 10005.361    
                         clock uncertainty           -0.094 10005.268    
    SLICE_X41Y46         FDRE (Setup_fdre_C_D)        0.075 10005.343    dispDriver/encode_B/genblk1.TMDS_reg[7]
  -------------------------------------------------------------------
                         required time                      10005.342    
                         arrival time                         -24.630    
  -------------------------------------------------------------------
                         slack                               9980.712    

Slack (MET) :             9980.712ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_G/genblk1.TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (MMCM_pix_clock rise@10000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        19.242ns  (logic 4.143ns (21.531%)  route 15.099ns (78.469%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 10004.971 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.753     5.425    dispDriver/pixclk
    SLICE_X39Y47         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456     5.881 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           1.095     6.976    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X41Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.100 r  dispDriver/memory_reg_0_127_0_0_i_20/O
                         net (fo=1, routed)           0.000     7.100    dispDriver/memory_reg_0_127_0_0_i_20_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.452 r  dispDriver/memory_reg_0_127_0_0_i_11/O[3]
                         net (fo=1, routed)           0.802     8.253    dispDriver/yoffset[5]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     8.983 r  dispDriver/memory_reg_0_127_0_0_i_8/O[1]
                         net (fo=609, routed)         7.743    16.726    mem/disMem/memory_reg_1152_1279_4_4/DPRA6
    SLICE_X10Y31         MUXF7 (Prop_muxf7_S_O)       0.471    17.197 r  mem/disMem/memory_reg_1152_1279_4_4/F7.DP/O
                         net (fo=1, routed)           1.935    19.132    mem/disMem/memory_reg_1152_1279_4_4_n_0
    SLICE_X33Y49         LUT6 (Prop_lut6_I3_O)        0.297    19.429 r  mem/disMem/genblk1.balance_acc[0]_i_192/O
                         net (fo=1, routed)           0.000    19.429    mem/disMem/genblk1.balance_acc[0]_i_192_n_0
    SLICE_X33Y49         MUXF7 (Prop_muxf7_I0_O)      0.212    19.641 r  mem/disMem/genblk1.balance_acc_reg[0]_i_83/O
                         net (fo=1, routed)           1.005    20.646    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_19_3
    SLICE_X35Y54         LUT6 (Prop_lut6_I3_O)        0.299    20.945 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_38/O
                         net (fo=1, routed)           0.000    20.945    dispDriver/encode_R/genblk1.balance_acc[0]_i_38_n_0
    SLICE_X35Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    21.190 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_19/O
                         net (fo=1, routed)           0.000    21.190    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_19_n_0
    SLICE_X35Y54         MUXF8 (Prop_muxf8_I0_O)      0.104    21.294 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_7/O
                         net (fo=1, routed)           1.318    22.612    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_7_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I1_O)        0.316    22.928 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.000    22.928    dispDriver/encode_R/genblk1.balance_acc[0]_i_4_n_0
    SLICE_X35Y50         MUXF7 (Prop_muxf7_I0_O)      0.212    23.140 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          1.202    24.341    dispDriver/encode_G/genblk1.TMDS_reg[5]_0
    SLICE_X39Y45         LUT3 (Prop_lut3_I1_O)        0.325    24.666 r  dispDriver/encode_G/genblk1.TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000    24.666    dispDriver/encode_G/genblk1.TMDS[5]_i_1_n_0
    SLICE_X39Y45         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.575 10004.969    dispDriver/encode_G/pixclk
    SLICE_X39Y45         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/C
                         clock pessimism              0.428 10005.397    
                         clock uncertainty           -0.094 10005.304    
    SLICE_X39Y45         FDRE (Setup_fdre_C_D)        0.075 10005.379    dispDriver/encode_G/genblk1.TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                      10005.379    
                         arrival time                         -24.666    
  -------------------------------------------------------------------
                         slack                               9980.712    

Slack (MET) :             9980.945ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (MMCM_pix_clock rise@10000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        18.929ns  (logic 4.117ns (21.749%)  route 14.812ns (78.251%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 10004.972 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.753     5.425    dispDriver/pixclk
    SLICE_X39Y47         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456     5.881 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           1.095     6.976    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X41Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.100 r  dispDriver/memory_reg_0_127_0_0_i_20/O
                         net (fo=1, routed)           0.000     7.100    dispDriver/memory_reg_0_127_0_0_i_20_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.452 r  dispDriver/memory_reg_0_127_0_0_i_11/O[3]
                         net (fo=1, routed)           0.802     8.253    dispDriver/yoffset[5]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     8.983 r  dispDriver/memory_reg_0_127_0_0_i_8/O[1]
                         net (fo=609, routed)         7.743    16.726    mem/disMem/memory_reg_1152_1279_4_4/DPRA6
    SLICE_X10Y31         MUXF7 (Prop_muxf7_S_O)       0.471    17.197 f  mem/disMem/memory_reg_1152_1279_4_4/F7.DP/O
                         net (fo=1, routed)           1.935    19.132    mem/disMem/memory_reg_1152_1279_4_4_n_0
    SLICE_X33Y49         LUT6 (Prop_lut6_I3_O)        0.297    19.429 f  mem/disMem/genblk1.balance_acc[0]_i_192/O
                         net (fo=1, routed)           0.000    19.429    mem/disMem/genblk1.balance_acc[0]_i_192_n_0
    SLICE_X33Y49         MUXF7 (Prop_muxf7_I0_O)      0.212    19.641 f  mem/disMem/genblk1.balance_acc_reg[0]_i_83/O
                         net (fo=1, routed)           1.005    20.646    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_19_3
    SLICE_X35Y54         LUT6 (Prop_lut6_I3_O)        0.299    20.945 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_38/O
                         net (fo=1, routed)           0.000    20.945    dispDriver/encode_R/genblk1.balance_acc[0]_i_38_n_0
    SLICE_X35Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    21.190 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_19/O
                         net (fo=1, routed)           0.000    21.190    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_19_n_0
    SLICE_X35Y54         MUXF8 (Prop_muxf8_I0_O)      0.104    21.294 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_7/O
                         net (fo=1, routed)           1.318    22.612    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_7_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I1_O)        0.316    22.928 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.000    22.928    dispDriver/encode_R/genblk1.balance_acc[0]_i_4_n_0
    SLICE_X35Y50         MUXF7 (Prop_muxf7_I0_O)      0.212    23.140 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          0.915    24.055    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X41Y46         LUT5 (Prop_lut5_I0_O)        0.299    24.354 r  dispDriver/encode_R/genblk1.TMDS[3]_i_1__1/O
                         net (fo=1, routed)           0.000    24.354    dispDriver/encode_R/TMDS0[3]
    SLICE_X41Y46         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.576 10004.970    dispDriver/encode_R/pixclk
    SLICE_X41Y46         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/C
                         clock pessimism              0.391 10005.361    
                         clock uncertainty           -0.094 10005.268    
    SLICE_X41Y46         FDRE (Setup_fdre_C_D)        0.032 10005.300    dispDriver/encode_R/genblk1.TMDS_reg[3]
  -------------------------------------------------------------------
                         required time                      10005.300    
                         arrival time                         -24.354    
  -------------------------------------------------------------------
                         slack                               9980.945    

Slack (MET) :             9980.947ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (MMCM_pix_clock rise@10000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        18.926ns  (logic 4.117ns (21.753%)  route 14.809ns (78.247%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 10004.972 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.753     5.425    dispDriver/pixclk
    SLICE_X39Y47         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456     5.881 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           1.095     6.976    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X41Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.100 r  dispDriver/memory_reg_0_127_0_0_i_20/O
                         net (fo=1, routed)           0.000     7.100    dispDriver/memory_reg_0_127_0_0_i_20_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.452 r  dispDriver/memory_reg_0_127_0_0_i_11/O[3]
                         net (fo=1, routed)           0.802     8.253    dispDriver/yoffset[5]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     8.983 r  dispDriver/memory_reg_0_127_0_0_i_8/O[1]
                         net (fo=609, routed)         7.743    16.726    mem/disMem/memory_reg_1152_1279_4_4/DPRA6
    SLICE_X10Y31         MUXF7 (Prop_muxf7_S_O)       0.471    17.197 r  mem/disMem/memory_reg_1152_1279_4_4/F7.DP/O
                         net (fo=1, routed)           1.935    19.132    mem/disMem/memory_reg_1152_1279_4_4_n_0
    SLICE_X33Y49         LUT6 (Prop_lut6_I3_O)        0.297    19.429 r  mem/disMem/genblk1.balance_acc[0]_i_192/O
                         net (fo=1, routed)           0.000    19.429    mem/disMem/genblk1.balance_acc[0]_i_192_n_0
    SLICE_X33Y49         MUXF7 (Prop_muxf7_I0_O)      0.212    19.641 r  mem/disMem/genblk1.balance_acc_reg[0]_i_83/O
                         net (fo=1, routed)           1.005    20.646    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_19_3
    SLICE_X35Y54         LUT6 (Prop_lut6_I3_O)        0.299    20.945 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_38/O
                         net (fo=1, routed)           0.000    20.945    dispDriver/encode_R/genblk1.balance_acc[0]_i_38_n_0
    SLICE_X35Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    21.190 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_19/O
                         net (fo=1, routed)           0.000    21.190    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_19_n_0
    SLICE_X35Y54         MUXF8 (Prop_muxf8_I0_O)      0.104    21.294 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_7/O
                         net (fo=1, routed)           1.318    22.612    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_7_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I1_O)        0.316    22.928 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.000    22.928    dispDriver/encode_R/genblk1.balance_acc[0]_i_4_n_0
    SLICE_X35Y50         MUXF7 (Prop_muxf7_I0_O)      0.212    23.140 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          0.912    24.052    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X41Y46         LUT5 (Prop_lut5_I0_O)        0.299    24.351 r  dispDriver/encode_R/genblk1.TMDS[2]_i_1__1/O
                         net (fo=1, routed)           0.000    24.351    dispDriver/encode_R/TMDS0[2]
    SLICE_X41Y46         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.576 10004.970    dispDriver/encode_R/pixclk
    SLICE_X41Y46         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/C
                         clock pessimism              0.391 10005.361    
                         clock uncertainty           -0.094 10005.268    
    SLICE_X41Y46         FDRE (Setup_fdre_C_D)        0.031 10005.299    dispDriver/encode_R/genblk1.TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                      10005.299    
                         arrival time                         -24.351    
  -------------------------------------------------------------------
                         slack                               9980.947    

Slack (MET) :             9980.962ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (MMCM_pix_clock rise@10000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        18.955ns  (logic 4.146ns (21.872%)  route 14.809ns (78.128%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 10004.972 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.753     5.425    dispDriver/pixclk
    SLICE_X39Y47         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456     5.881 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           1.095     6.976    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X41Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.100 r  dispDriver/memory_reg_0_127_0_0_i_20/O
                         net (fo=1, routed)           0.000     7.100    dispDriver/memory_reg_0_127_0_0_i_20_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.452 r  dispDriver/memory_reg_0_127_0_0_i_11/O[3]
                         net (fo=1, routed)           0.802     8.253    dispDriver/yoffset[5]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     8.983 r  dispDriver/memory_reg_0_127_0_0_i_8/O[1]
                         net (fo=609, routed)         7.743    16.726    mem/disMem/memory_reg_1152_1279_4_4/DPRA6
    SLICE_X10Y31         MUXF7 (Prop_muxf7_S_O)       0.471    17.197 f  mem/disMem/memory_reg_1152_1279_4_4/F7.DP/O
                         net (fo=1, routed)           1.935    19.132    mem/disMem/memory_reg_1152_1279_4_4_n_0
    SLICE_X33Y49         LUT6 (Prop_lut6_I3_O)        0.297    19.429 f  mem/disMem/genblk1.balance_acc[0]_i_192/O
                         net (fo=1, routed)           0.000    19.429    mem/disMem/genblk1.balance_acc[0]_i_192_n_0
    SLICE_X33Y49         MUXF7 (Prop_muxf7_I0_O)      0.212    19.641 f  mem/disMem/genblk1.balance_acc_reg[0]_i_83/O
                         net (fo=1, routed)           1.005    20.646    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_19_3
    SLICE_X35Y54         LUT6 (Prop_lut6_I3_O)        0.299    20.945 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_38/O
                         net (fo=1, routed)           0.000    20.945    dispDriver/encode_R/genblk1.balance_acc[0]_i_38_n_0
    SLICE_X35Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    21.190 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_19/O
                         net (fo=1, routed)           0.000    21.190    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_19_n_0
    SLICE_X35Y54         MUXF8 (Prop_muxf8_I0_O)      0.104    21.294 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_7/O
                         net (fo=1, routed)           1.318    22.612    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_7_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I1_O)        0.316    22.928 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.000    22.928    dispDriver/encode_R/genblk1.balance_acc[0]_i_4_n_0
    SLICE_X35Y50         MUXF7 (Prop_muxf7_I0_O)      0.212    23.140 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          0.912    24.052    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X41Y46         LUT5 (Prop_lut5_I0_O)        0.328    24.380 r  dispDriver/encode_R/genblk1.TMDS[4]_i_1__0/O
                         net (fo=1, routed)           0.000    24.380    dispDriver/encode_R/TMDS0[4]
    SLICE_X41Y46         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.576 10004.970    dispDriver/encode_R/pixclk
    SLICE_X41Y46         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/C
                         clock pessimism              0.391 10005.361    
                         clock uncertainty           -0.094 10005.268    
    SLICE_X41Y46         FDRE (Setup_fdre_C_D)        0.075 10005.343    dispDriver/encode_R/genblk1.TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                      10005.342    
                         arrival time                         -24.380    
  -------------------------------------------------------------------
                         slack                               9980.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.593     1.507    dispDriver/encode_R/pixclk
    SLICE_X41Y47         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  dispDriver/encode_R/genblk1.balance_acc_reg[2]/Q
                         net (fo=8, routed)           0.068     1.716    dispDriver/encode_R/genblk1.balance_acc[2]
    SLICE_X41Y47         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.862     2.023    dispDriver/encode_R/pixclk
    SLICE_X41Y47         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[2]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X41Y47         FDRE (Hold_fdre_C_D)         0.066     1.573    dispDriver/encode_R/genblk1.balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.balance_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.753%)  route 0.080ns (36.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.593     1.507    dispDriver/encode_R/pixclk
    SLICE_X41Y47         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  dispDriver/encode_R/genblk1.balance_acc_reg[1]/Q
                         net (fo=8, routed)           0.080     1.728    dispDriver/encode_R/genblk1.balance_acc[1]
    SLICE_X41Y47         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.862     2.023    dispDriver/encode_R/pixclk
    SLICE_X41Y47         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[1]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X41Y47         FDRE (Hold_fdre_C_D)         0.070     1.577    dispDriver/encode_R/genblk1.balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/CounterX_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.027%)  route 0.131ns (40.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.591     1.505    dispDriver/pixclk
    SLICE_X36Y48         FDRE                                         r  dispDriver/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  dispDriver/CounterX_reg[0]/Q
                         net (fo=8, routed)           0.131     1.777    dispDriver/CounterX[0]
    SLICE_X37Y48         LUT3 (Prop_lut3_I1_O)        0.048     1.825 r  dispDriver/CounterX[2]_i_1/O
                         net (fo=1, routed)           0.000     1.825    dispDriver/data0[2]
    SLICE_X37Y48         FDRE                                         r  dispDriver/CounterX_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.860     2.021    dispDriver/pixclk
    SLICE_X37Y48         FDRE                                         r  dispDriver/CounterX_reg[2]/C
                         clock pessimism             -0.503     1.518    
    SLICE_X37Y48         FDRE (Hold_fdre_C_D)         0.107     1.625    dispDriver/CounterX_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 dispDriver/CounterY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/vSync_reg/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.953%)  route 0.130ns (41.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.593     1.507    dispDriver/pixclk
    SLICE_X43Y47         FDRE                                         r  dispDriver/CounterY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141     1.648 f  dispDriver/CounterY_reg[4]/Q
                         net (fo=7, routed)           0.130     1.778    dispDriver/CounterY_reg_n_0_[4]
    SLICE_X40Y47         LUT6 (Prop_lut6_I4_O)        0.045     1.823 r  dispDriver/vSync_i_1/O
                         net (fo=1, routed)           0.000     1.823    dispDriver/vSync0
    SLICE_X40Y47         FDRE                                         r  dispDriver/vSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.862     2.023    dispDriver/pixclk
    SLICE_X40Y47         FDRE                                         r  dispDriver/vSync_reg/C
                         clock pessimism             -0.500     1.523    
    SLICE_X40Y47         FDRE (Hold_fdre_C_D)         0.092     1.615    dispDriver/vSync_reg
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/CounterX_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.640%)  route 0.131ns (41.360%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.591     1.505    dispDriver/pixclk
    SLICE_X36Y48         FDRE                                         r  dispDriver/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  dispDriver/CounterX_reg[0]/Q
                         net (fo=8, routed)           0.131     1.777    dispDriver/CounterX[0]
    SLICE_X37Y48         LUT2 (Prop_lut2_I1_O)        0.045     1.822 r  dispDriver/CounterX[1]_i_1/O
                         net (fo=1, routed)           0.000     1.822    dispDriver/data0[1]
    SLICE_X37Y48         FDRE                                         r  dispDriver/CounterX_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.860     2.021    dispDriver/pixclk
    SLICE_X37Y48         FDRE                                         r  dispDriver/CounterX_reg[1]/C
                         clock pessimism             -0.503     1.518    
    SLICE_X37Y48         FDRE (Hold_fdre_C_D)         0.091     1.609    dispDriver/CounterX_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/CounterX_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.456%)  route 0.132ns (41.544%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.591     1.505    dispDriver/pixclk
    SLICE_X36Y48         FDRE                                         r  dispDriver/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  dispDriver/CounterX_reg[0]/Q
                         net (fo=8, routed)           0.132     1.778    dispDriver/CounterX[0]
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.045     1.823 r  dispDriver/CounterX[4]_i_1/O
                         net (fo=1, routed)           0.000     1.823    dispDriver/CounterX[4]_i_1_n_0
    SLICE_X37Y48         FDRE                                         r  dispDriver/CounterX_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.860     2.021    dispDriver/pixclk
    SLICE_X37Y48         FDRE                                         r  dispDriver/CounterX_reg[4]/C
                         clock pessimism             -0.503     1.518    
    SLICE_X37Y48         FDRE (Hold_fdre_C_D)         0.092     1.610    dispDriver/CounterX_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/genblk1.balance_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_G/genblk1.balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.933%)  route 0.170ns (48.067%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.592     1.506    dispDriver/encode_G/pixclk
    SLICE_X43Y44         FDRE                                         r  dispDriver/encode_G/genblk1.balance_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.141     1.647 f  dispDriver/encode_G/genblk1.balance_acc_reg[0]/Q
                         net (fo=4, routed)           0.170     1.818    dispDriver/encode_G/genblk1.balance_acc[0]
    SLICE_X43Y44         LUT4 (Prop_lut4_I3_O)        0.043     1.861 r  dispDriver/encode_G/genblk1.balance_acc[3]_i_1/O
                         net (fo=1, routed)           0.000     1.861    dispDriver/encode_G/genblk1.balance_acc[3]_i_1_n_0
    SLICE_X43Y44         FDRE                                         r  dispDriver/encode_G/genblk1.balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.861     2.022    dispDriver/encode_G/pixclk
    SLICE_X43Y44         FDRE                                         r  dispDriver/encode_G/genblk1.balance_acc_reg[3]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X43Y44         FDRE (Hold_fdre_C_D)         0.107     1.613    dispDriver/encode_G/genblk1.balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.balance_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.189ns (50.791%)  route 0.183ns (49.209%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.593     1.507    dispDriver/encode_R/pixclk
    SLICE_X41Y47         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141     1.648 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]/Q
                         net (fo=7, routed)           0.183     1.831    dispDriver/encode_R/genblk1.balance_acc[0]
    SLICE_X40Y47         LUT5 (Prop_lut5_I1_O)        0.048     1.879 r  dispDriver/encode_R/genblk1.TMDS[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.879    dispDriver/encode_R/genblk1.TMDS[5]_i_1__0_n_0
    SLICE_X40Y47         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.862     2.023    dispDriver/encode_R/pixclk
    SLICE_X40Y47         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/C
                         clock pessimism             -0.503     1.520    
    SLICE_X40Y47         FDRE (Hold_fdre_C_D)         0.107     1.627    dispDriver/encode_R/genblk1.TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/CounterX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.662%)  route 0.181ns (49.338%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.591     1.505    dispDriver/pixclk
    SLICE_X37Y48         FDRE                                         r  dispDriver/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  dispDriver/CounterX_reg[4]/Q
                         net (fo=9, routed)           0.181     1.827    dispDriver/CounterX[4]
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.045     1.872 r  dispDriver/CounterX[5]_i_1/O
                         net (fo=1, routed)           0.000     1.872    dispDriver/CounterX[5]_i_1_n_0
    SLICE_X39Y49         FDRE                                         r  dispDriver/CounterX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.860     2.021    dispDriver/pixclk
    SLICE_X39Y49         FDRE                                         r  dispDriver/CounterX_reg[5]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X39Y49         FDRE (Hold_fdre_C_D)         0.092     1.613    dispDriver/CounterX_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.balance_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.531%)  route 0.168ns (47.469%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.593     1.507    dispDriver/encode_R/pixclk
    SLICE_X41Y47         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141     1.648 f  dispDriver/encode_R/genblk1.balance_acc_reg[1]/Q
                         net (fo=8, routed)           0.168     1.816    dispDriver/encode_R/genblk1.balance_acc[1]
    SLICE_X41Y47         LUT4 (Prop_lut4_I2_O)        0.045     1.861 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.861    dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0_n_0
    SLICE_X41Y47         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.862     2.023    dispDriver/encode_R/pixclk
    SLICE_X41Y47         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X41Y47         FDRE (Hold_fdre_C_D)         0.092     1.599    dispDriver/encode_R/genblk1.balance_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCM_pix_clock
Waveform(ns):       { 0.000 5000.000 }
Period(ns):         10000.000
Sources:            { dispDriver/MMCME2_BASE_INST/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10000.000   9997.844   BUFGCTRL_X0Y0    dispDriver/BUFG_pixclk/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10000.000   9998.751   MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10000.000   9998.999   SLICE_X39Y48     dispDriver/CounterX_reg[-1111111108]/C
Min Period        n/a     FDRE/C              n/a            1.000         10000.000   9998.999   SLICE_X39Y48     dispDriver/CounterX_reg[-1111111109]/C
Min Period        n/a     FDRE/C              n/a            1.000         10000.000   9998.999   SLICE_X41Y49     dispDriver/CounterX_reg[-1111111110]/C
Min Period        n/a     FDRE/C              n/a            1.000         10000.000   9998.999   SLICE_X32Y59     dispDriver/CounterX_reg[-1111111111]/C
Min Period        n/a     FDRE/C              n/a            1.000         10000.000   9998.999   SLICE_X36Y58     dispDriver/CounterX_reg[-1111111111]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         10000.000   9998.999   SLICE_X21Y43     dispDriver/CounterX_reg[-1111111111]_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         10000.000   9998.999   SLICE_X21Y43     dispDriver/CounterX_reg[-1111111111]_rep__1/C
Min Period        n/a     FDRE/C              n/a            1.000         10000.000   9998.999   SLICE_X39Y55     dispDriver/CounterX_reg[-1111111111]_rep__10/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10000.000   -9786.640  MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5000.000    4999.500   SLICE_X39Y48     dispDriver/CounterX_reg[-1111111108]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5000.000    4999.500   SLICE_X39Y48     dispDriver/CounterX_reg[-1111111108]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5000.000    4999.500   SLICE_X39Y48     dispDriver/CounterX_reg[-1111111109]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5000.000    4999.500   SLICE_X39Y48     dispDriver/CounterX_reg[-1111111109]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5000.000    4999.500   SLICE_X41Y49     dispDriver/CounterX_reg[-1111111110]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4999.999    4999.499   SLICE_X41Y49     dispDriver/CounterX_reg[-1111111110]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5000.000    4999.500   SLICE_X32Y59     dispDriver/CounterX_reg[-1111111111]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5000.000    4999.500   SLICE_X32Y59     dispDriver/CounterX_reg[-1111111111]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5000.000    4999.500   SLICE_X36Y58     dispDriver/CounterX_reg[-1111111111]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5000.000    4999.500   SLICE_X36Y58     dispDriver/CounterX_reg[-1111111111]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5000.000    4999.500   SLICE_X39Y48     dispDriver/CounterX_reg[-1111111108]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5000.000    4999.500   SLICE_X39Y48     dispDriver/CounterX_reg[-1111111108]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5000.000    4999.500   SLICE_X39Y48     dispDriver/CounterX_reg[-1111111109]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5000.000    4999.500   SLICE_X39Y48     dispDriver/CounterX_reg[-1111111109]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4999.999    4999.499   SLICE_X41Y49     dispDriver/CounterX_reg[-1111111110]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5000.000    4999.500   SLICE_X41Y49     dispDriver/CounterX_reg[-1111111110]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5000.000    4999.500   SLICE_X32Y59     dispDriver/CounterX_reg[-1111111111]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5000.000    4999.500   SLICE_X32Y59     dispDriver/CounterX_reg[-1111111111]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4999.999    4999.499   SLICE_X36Y58     dispDriver/CounterX_reg[-1111111111]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5000.000    4999.500   SLICE_X36Y58     dispDriver/CounterX_reg[-1111111111]_rep/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_in
  To Clock:  clkfb_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            2  Failing Endpoints,  Worst Slack    -1900.000ns,  Total Violation    -3686.640ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_in
Waveform(ns):       { 0.000 1000.000 }
Period(ns):         2000.000
Sources:            { dispDriver/MMCME2_BASE_INST/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         2000.000    1997.845   BUFGCTRL_X0Y2    dispDriver/BUFG_CLKFB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         2000.000    1998.751   MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         2000.000    1998.751   MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       2000.000    -1900.000  MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       2000.000    -1786.640  MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  MMCM_pix_clock
  To Clock:  DCM_TMDS_CLKFX

Setup :            0  Failing Endpoints,  Worst Slack      996.920ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             996.920ns  (required time - arrival time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.592ns  (logic 0.608ns (23.458%)  route 1.984ns (76.542%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 1004.971 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.754     5.426    dispDriver/encode_B/pixclk
    SLICE_X40Y43         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  dispDriver/encode_B/genblk1.TMDS_reg[2]/Q
                         net (fo=3, routed)           1.984     7.866    dispDriver/encode_B/genblk1.TMDS_reg_n_0_[2]
    SLICE_X41Y43         LUT3 (Prop_lut3_I0_O)        0.152     8.018 r  dispDriver/encode_B/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     8.018    dispDriver/encode_B_n_7
    SLICE_X41Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.576  1004.972    dispDriver/clk_TMDS
    SLICE_X41Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[2]/C
                         clock pessimism              0.106  1005.077    
                         clock uncertainty           -0.214  1004.863    
    SLICE_X41Y43         FDRE (Setup_fdre_C_D)        0.075  1004.938    dispDriver/TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                       1004.938    
                         arrival time                          -8.018    
  -------------------------------------------------------------------
                         slack                                996.920    

Slack (MET) :             997.051ns  (required time - arrival time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.461ns  (logic 0.609ns (24.746%)  route 1.852ns (75.254%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 1004.971 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.754     5.426    dispDriver/encode_B/pixclk
    SLICE_X40Y43         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  dispDriver/encode_B/genblk1.TMDS_reg[2]/Q
                         net (fo=3, routed)           1.852     7.734    dispDriver/encode_B/genblk1.TMDS_reg_n_0_[2]
    SLICE_X41Y43         LUT3 (Prop_lut3_I0_O)        0.153     7.887 r  dispDriver/encode_B/TMDS_shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     7.887    dispDriver/encode_B_n_5
    SLICE_X41Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.576  1004.972    dispDriver/clk_TMDS
    SLICE_X41Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[4]/C
                         clock pessimism              0.106  1005.077    
                         clock uncertainty           -0.214  1004.863    
    SLICE_X41Y43         FDRE (Setup_fdre_C_D)        0.075  1004.938    dispDriver/TMDS_shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                       1004.938    
                         arrival time                          -7.887    
  -------------------------------------------------------------------
                         slack                                997.051    

Slack (MET) :             997.102ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.410ns  (logic 0.610ns (25.306%)  route 1.800ns (74.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 1004.971 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.754     5.426    dispDriver/encode_G/pixclk
    SLICE_X41Y46         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  dispDriver/encode_G/genblk1.TMDS_reg[3]/Q
                         net (fo=2, routed)           1.800     7.682    dispDriver/encode_G/genblk1.TMDS_reg_n_0_[3]
    SLICE_X40Y45         LUT3 (Prop_lut3_I0_O)        0.154     7.836 r  dispDriver/encode_G/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     7.836    dispDriver/encode_G_n_2
    SLICE_X40Y45         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.576  1004.972    dispDriver/clk_TMDS
    SLICE_X40Y45         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.106  1005.077    
                         clock uncertainty           -0.214  1004.863    
    SLICE_X40Y45         FDRE (Setup_fdre_C_D)        0.075  1004.938    dispDriver/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                       1004.938    
                         arrival time                          -7.836    
  -------------------------------------------------------------------
                         slack                                997.102    

Slack (MET) :             997.133ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.336ns  (logic 0.580ns (24.833%)  route 1.756ns (75.167%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 1004.971 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.752     5.424    dispDriver/encode_G/pixclk
    SLICE_X39Y45         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456     5.880 r  dispDriver/encode_G/genblk1.TMDS_reg[0]/Q
                         net (fo=2, routed)           1.756     7.635    dispDriver/encode_G/genblk1.TMDS_reg_n_0_[0]
    SLICE_X40Y44         LUT3 (Prop_lut3_I0_O)        0.124     7.759 r  dispDriver/encode_G/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     7.759    dispDriver/encode_G_n_9
    SLICE_X40Y44         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.576  1004.972    dispDriver/clk_TMDS
    SLICE_X40Y44         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
                         clock pessimism              0.106  1005.077    
                         clock uncertainty           -0.214  1004.863    
    SLICE_X40Y44         FDRE (Setup_fdre_C_D)        0.029  1004.892    dispDriver/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                       1004.892    
                         arrival time                          -7.759    
  -------------------------------------------------------------------
                         slack                                997.133    

Slack (MET) :             997.151ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 0.608ns (25.723%)  route 1.756ns (74.277%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 1004.971 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.752     5.424    dispDriver/encode_G/pixclk
    SLICE_X39Y45         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456     5.880 r  dispDriver/encode_G/genblk1.TMDS_reg[0]/Q
                         net (fo=2, routed)           1.756     7.635    dispDriver/encode_G/genblk1.TMDS_reg_n_0_[0]
    SLICE_X40Y44         LUT3 (Prop_lut3_I0_O)        0.152     7.787 r  dispDriver/encode_G/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     7.787    dispDriver/encode_G_n_8
    SLICE_X40Y44         FDRE                                         r  dispDriver/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.576  1004.972    dispDriver/clk_TMDS
    SLICE_X40Y44         FDRE                                         r  dispDriver/TMDS_shift_green_reg[1]/C
                         clock pessimism              0.106  1005.077    
                         clock uncertainty           -0.214  1004.863    
    SLICE_X40Y44         FDRE (Setup_fdre_C_D)        0.075  1004.938    dispDriver/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                       1004.938    
                         arrival time                          -7.787    
  -------------------------------------------------------------------
                         slack                                997.151    

Slack (MET) :             997.165ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 0.608ns (25.896%)  route 1.740ns (74.104%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 1004.971 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.754     5.426    dispDriver/encode_G/pixclk
    SLICE_X41Y46         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  dispDriver/encode_G/genblk1.TMDS_reg[3]/Q
                         net (fo=2, routed)           1.740     7.622    dispDriver/encode_G/genblk1.TMDS_reg_n_0_[3]
    SLICE_X40Y45         LUT3 (Prop_lut3_I0_O)        0.152     7.774 r  dispDriver/encode_G/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     7.774    dispDriver/encode_G_n_6
    SLICE_X40Y45         FDRE                                         r  dispDriver/TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.576  1004.972    dispDriver/clk_TMDS
    SLICE_X40Y45         FDRE                                         r  dispDriver/TMDS_shift_green_reg[3]/C
                         clock pessimism              0.106  1005.077    
                         clock uncertainty           -0.214  1004.863    
    SLICE_X40Y45         FDRE (Setup_fdre_C_D)        0.075  1004.938    dispDriver/TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                       1004.938    
                         arrival time                          -7.774    
  -------------------------------------------------------------------
                         slack                                997.165    

Slack (MET) :             997.188ns  (required time - arrival time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.280ns  (logic 0.580ns (25.437%)  route 1.700ns (74.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 1004.971 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.754     5.426    dispDriver/encode_B/pixclk
    SLICE_X40Y43         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  dispDriver/encode_B/genblk1.TMDS_reg[3]/Q
                         net (fo=1, routed)           1.700     7.582    dispDriver/encode_B/genblk1.TMDS_reg_n_0_[3]
    SLICE_X41Y43         LUT3 (Prop_lut3_I0_O)        0.124     7.706 r  dispDriver/encode_B/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     7.706    dispDriver/encode_B_n_6
    SLICE_X41Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.576  1004.972    dispDriver/clk_TMDS
    SLICE_X41Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[3]/C
                         clock pessimism              0.106  1005.077    
                         clock uncertainty           -0.214  1004.863    
    SLICE_X41Y43         FDRE (Setup_fdre_C_D)        0.031  1004.894    dispDriver/TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                       1004.894    
                         arrival time                          -7.706    
  -------------------------------------------------------------------
                         slack                                997.188    

Slack (MET) :             997.191ns  (required time - arrival time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.275ns  (logic 0.580ns (25.491%)  route 1.695ns (74.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 1004.971 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.754     5.426    dispDriver/encode_R/pixclk
    SLICE_X41Y46         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  dispDriver/encode_R/genblk1.TMDS_reg[2]/Q
                         net (fo=2, routed)           1.695     7.577    dispDriver/encode_R/TMDS[2]
    SLICE_X40Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.701 r  dispDriver/encode_R/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     7.701    dispDriver/encode_R_n_10
    SLICE_X40Y46         FDRE                                         r  dispDriver/TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.576  1004.972    dispDriver/clk_TMDS
    SLICE_X40Y46         FDRE                                         r  dispDriver/TMDS_shift_red_reg[2]/C
                         clock pessimism              0.106  1005.077    
                         clock uncertainty           -0.214  1004.863    
    SLICE_X40Y46         FDRE (Setup_fdre_C_D)        0.029  1004.892    dispDriver/TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                       1004.892    
                         arrival time                          -7.701    
  -------------------------------------------------------------------
                         slack                                997.191    

Slack (MET) :             997.200ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.715ns (31.494%)  route 1.555ns (68.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 1004.971 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.752     5.424    dispDriver/encode_G/pixclk
    SLICE_X39Y45         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.419     5.843 r  dispDriver/encode_G/genblk1.TMDS_reg[5]/Q
                         net (fo=1, routed)           1.555     7.398    dispDriver/encode_G/genblk1.TMDS_reg_n_0_[5]
    SLICE_X40Y45         LUT3 (Prop_lut3_I0_O)        0.296     7.694 r  dispDriver/encode_G/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     7.694    dispDriver/encode_G_n_4
    SLICE_X40Y45         FDRE                                         r  dispDriver/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.576  1004.972    dispDriver/clk_TMDS
    SLICE_X40Y45         FDRE                                         r  dispDriver/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.106  1005.077    
                         clock uncertainty           -0.214  1004.863    
    SLICE_X40Y45         FDRE (Setup_fdre_C_D)        0.031  1004.894    dispDriver/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                       1004.894    
                         arrival time                          -7.694    
  -------------------------------------------------------------------
                         slack                                997.200    

Slack (MET) :             997.200ns  (required time - arrival time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.269ns  (logic 0.718ns (31.642%)  route 1.551ns (68.358%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 1004.971 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.754     5.426    dispDriver/encode_B/pixclk
    SLICE_X40Y43         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.419     5.845 r  dispDriver/encode_B/genblk1.TMDS_reg[6]/Q
                         net (fo=1, routed)           1.551     7.396    dispDriver/encode_B/genblk1.TMDS_reg_n_0_[6]
    SLICE_X41Y43         LUT3 (Prop_lut3_I0_O)        0.299     7.695 r  dispDriver/encode_B/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     7.695    dispDriver/encode_B_n_3
    SLICE_X41Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.576  1004.972    dispDriver/clk_TMDS
    SLICE_X41Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.106  1005.077    
                         clock uncertainty           -0.214  1004.863    
    SLICE_X41Y43         FDRE (Setup_fdre_C_D)        0.032  1004.895    dispDriver/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                       1004.895    
                         arrival time                          -7.695    
  -------------------------------------------------------------------
                         slack                                997.200    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.226ns (30.452%)  route 0.516ns (69.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.592     1.506    dispDriver/encode_R/pixclk
    SLICE_X41Y46         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.128     1.634 r  dispDriver/encode_R/genblk1.TMDS_reg[9]/Q
                         net (fo=1, routed)           0.516     2.150    dispDriver/encode_R/TMDS[9]
    SLICE_X41Y45         LUT2 (Prop_lut2_I1_O)        0.098     2.248 r  dispDriver/encode_R/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     2.248    dispDriver/encode_R_n_3
    SLICE_X41Y45         FDRE                                         r  dispDriver/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X41Y45         FDRE                                         r  dispDriver/TMDS_shift_red_reg[9]/C
                         clock pessimism             -0.198     1.825    
                         clock uncertainty            0.214     2.039    
    SLICE_X41Y45         FDRE (Hold_fdre_C_D)         0.092     2.131    dispDriver/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.225ns (29.549%)  route 0.536ns (70.451%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.592     1.506    dispDriver/encode_B/pixclk
    SLICE_X41Y46         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.128     1.634 r  dispDriver/encode_B/genblk1.TMDS_reg[7]/Q
                         net (fo=1, routed)           0.536     2.171    dispDriver/encode_B/genblk1.TMDS_reg_n_0_[7]
    SLICE_X41Y43         LUT3 (Prop_lut3_I0_O)        0.097     2.268 r  dispDriver/encode_B/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     2.268    dispDriver/encode_B_n_2
    SLICE_X41Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X41Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[7]/C
                         clock pessimism             -0.198     1.825    
                         clock uncertainty            0.214     2.039    
    SLICE_X41Y43         FDRE (Hold_fdre_C_D)         0.107     2.146    dispDriver/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.227ns (29.737%)  route 0.536ns (70.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.590     1.504    dispDriver/encode_G/pixclk
    SLICE_X39Y45         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.128     1.632 r  dispDriver/encode_G/genblk1.TMDS_reg[4]/Q
                         net (fo=3, routed)           0.536     2.169    dispDriver/encode_G/genblk1.TMDS_reg_n_0_[4]
    SLICE_X41Y45         LUT2 (Prop_lut2_I1_O)        0.099     2.268 r  dispDriver/encode_G/TMDS_shift_green[9]_i_1/O
                         net (fo=1, routed)           0.000     2.268    dispDriver/encode_G_n_1
    SLICE_X41Y45         FDRE                                         r  dispDriver/TMDS_shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X41Y45         FDRE                                         r  dispDriver/TMDS_shift_green_reg[9]/C
                         clock pessimism             -0.198     1.825    
                         clock uncertainty            0.214     2.039    
    SLICE_X41Y45         FDRE (Hold_fdre_C_D)         0.091     2.130    dispDriver/TMDS_shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.186ns (23.508%)  route 0.605ns (76.492%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.590     1.504    dispDriver/encode_G/pixclk
    SLICE_X39Y45         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  dispDriver/encode_G/genblk1.TMDS_reg[2]/Q
                         net (fo=1, routed)           0.605     2.250    dispDriver/encode_G/genblk1.TMDS_reg_n_0_[2]
    SLICE_X40Y45         LUT3 (Prop_lut3_I0_O)        0.045     2.295 r  dispDriver/encode_G/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     2.295    dispDriver/encode_G_n_7
    SLICE_X40Y45         FDRE                                         r  dispDriver/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X40Y45         FDRE                                         r  dispDriver/TMDS_shift_green_reg[2]/C
                         clock pessimism             -0.198     1.825    
                         clock uncertainty            0.214     2.039    
    SLICE_X40Y45         FDRE (Hold_fdre_C_D)         0.091     2.130    dispDriver/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.223ns (27.632%)  route 0.584ns (72.368%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.592     1.506    dispDriver/encode_B/pixclk
    SLICE_X40Y43         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.128     1.634 r  dispDriver/encode_B/genblk1.TMDS_reg[9]/Q
                         net (fo=1, routed)           0.584     2.218    dispDriver/encode_B/genblk1.TMDS_reg_n_0_[9]
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.095     2.313 r  dispDriver/encode_B/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     2.313    dispDriver/encode_B_n_0
    SLICE_X39Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.859     2.020    dispDriver/clk_TMDS
    SLICE_X39Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[9]/C
                         clock pessimism             -0.198     1.823    
                         clock uncertainty            0.214     2.037    
    SLICE_X39Y43         FDRE (Hold_fdre_C_D)         0.107     2.144    dispDriver/TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.190ns (23.199%)  route 0.629ns (76.801%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.590     1.504    dispDriver/encode_R/pixclk
    SLICE_X39Y45         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  dispDriver/encode_R/genblk1.TMDS_reg[8]/Q
                         net (fo=2, routed)           0.629     2.274    dispDriver/encode_R/TMDS[8]
    SLICE_X40Y45         LUT3 (Prop_lut3_I0_O)        0.049     2.323 r  dispDriver/encode_R/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     2.323    dispDriver/encode_R_n_4
    SLICE_X40Y45         FDRE                                         r  dispDriver/TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X40Y45         FDRE                                         r  dispDriver/TMDS_shift_red_reg[8]/C
                         clock pessimism             -0.198     1.825    
                         clock uncertainty            0.214     2.039    
    SLICE_X40Y45         FDRE (Hold_fdre_C_D)         0.107     2.146    dispDriver/TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.185ns (22.497%)  route 0.637ns (77.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.592     1.506    dispDriver/encode_B/pixclk
    SLICE_X40Y43         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  dispDriver/encode_B/genblk1.TMDS_reg[0]/Q
                         net (fo=2, routed)           0.637     2.285    dispDriver/encode_B/genblk1.TMDS_reg_n_0_[0]
    SLICE_X41Y43         LUT3 (Prop_lut3_I0_O)        0.044     2.329 r  dispDriver/encode_B/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     2.329    dispDriver/encode_B_n_4
    SLICE_X41Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X41Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[5]/C
                         clock pessimism             -0.198     1.825    
                         clock uncertainty            0.214     2.039    
    SLICE_X41Y43         FDRE (Hold_fdre_C_D)         0.107     2.146    dispDriver/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.185ns (22.407%)  route 0.641ns (77.593%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.590     1.504    dispDriver/encode_G/pixclk
    SLICE_X39Y45         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  dispDriver/encode_G/genblk1.TMDS_reg[0]/Q
                         net (fo=2, routed)           0.641     2.286    dispDriver/encode_G/genblk1.TMDS_reg_n_0_[0]
    SLICE_X40Y44         LUT3 (Prop_lut3_I0_O)        0.044     2.330 r  dispDriver/encode_G/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     2.330    dispDriver/encode_G_n_8
    SLICE_X40Y44         FDRE                                         r  dispDriver/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X40Y44         FDRE                                         r  dispDriver/TMDS_shift_green_reg[1]/C
                         clock pessimism             -0.198     1.825    
                         clock uncertainty            0.214     2.039    
    SLICE_X40Y44         FDRE (Hold_fdre_C_D)         0.107     2.146    dispDriver/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.971%)  route 0.624ns (77.029%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.592     1.506    dispDriver/encode_R/pixclk
    SLICE_X41Y46         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  dispDriver/encode_R/genblk1.TMDS_reg[3]/Q
                         net (fo=1, routed)           0.624     2.271    dispDriver/encode_R/TMDS[3]
    SLICE_X40Y46         LUT3 (Prop_lut3_I0_O)        0.045     2.316 r  dispDriver/encode_R/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     2.316    dispDriver/encode_R_n_9
    SLICE_X40Y46         FDRE                                         r  dispDriver/TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X40Y46         FDRE                                         r  dispDriver/TMDS_shift_red_reg[3]/C
                         clock pessimism             -0.198     1.825    
                         clock uncertainty            0.214     2.039    
    SLICE_X40Y46         FDRE (Hold_fdre_C_D)         0.092     2.131    dispDriver/TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.316    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.822%)  route 0.629ns (77.178%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.590     1.504    dispDriver/encode_R/pixclk
    SLICE_X39Y45         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  dispDriver/encode_R/genblk1.TMDS_reg[8]/Q
                         net (fo=2, routed)           0.629     2.274    dispDriver/encode_R/TMDS[8]
    SLICE_X40Y45         LUT3 (Prop_lut3_I0_O)        0.045     2.319 r  dispDriver/encode_R/TMDS_shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000     2.319    dispDriver/encode_R_n_2
    SLICE_X40Y45         FDRE                                         r  dispDriver/TMDS_shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X40Y45         FDRE                                         r  dispDriver/TMDS_shift_green_reg[8]/C
                         clock pessimism             -0.198     1.825    
                         clock uncertainty            0.214     2.039    
    SLICE_X40Y45         FDRE (Hold_fdre_C_D)         0.092     2.131    dispDriver/TMDS_shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.188    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  MMCM_pix_clock

Setup :            0  Failing Endpoints,  Worst Slack     1990.180ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.515ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1990.180ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_1920_2047_14_14/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (MMCM_pix_clock rise@10000.000ns - clk_pin rise@8000.000ns)
  Data Path Delay:        9.574ns  (logic 3.471ns (36.256%)  route 6.103ns (63.744%))
  Logic Levels:           9  (LUT4=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 10004.973 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.320ns = ( 8005.320 - 8000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  8001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  8003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  8003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.651  8005.320    mem/disMem/memory_reg_1920_2047_14_14/WCLK
    SLICE_X34Y67         RAMD64E                                      r  mem/disMem/memory_reg_1920_2047_14_14/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y67         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  8006.637 r  mem/disMem/memory_reg_1920_2047_14_14/DP.LOW/O
                         net (fo=1, routed)           0.000  8006.637    mem/disMem/memory_reg_1920_2047_14_14/DPO0
    SLICE_X34Y67         MUXF7 (Prop_muxf7_I0_O)      0.209  8006.846 r  mem/disMem/memory_reg_1920_2047_14_14/F7.DP/O
                         net (fo=1, routed)           1.668  8008.513    mem/disMem/memory_reg_1920_2047_14_14_n_0
    SLICE_X17Y75         LUT6 (Prop_lut6_I0_O)        0.297  8008.810 r  mem/disMem/genblk1.balance_acc[0]_i_243/O
                         net (fo=1, routed)           0.000  8008.810    mem/disMem/genblk1.balance_acc[0]_i_243_n_0
    SLICE_X17Y75         MUXF7 (Prop_muxf7_I1_O)      0.217  8009.027 r  mem/disMem/genblk1.balance_acc_reg[0]_i_113/O
                         net (fo=1, routed)           1.684  8010.711    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_24_3
    SLICE_X32Y67         LUT6 (Prop_lut6_I3_O)        0.299  8011.010 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_48/O
                         net (fo=1, routed)           0.000  8011.010    dispDriver/encode_R/genblk1.balance_acc[0]_i_48_n_0
    SLICE_X32Y67         MUXF7 (Prop_muxf7_I1_O)      0.214  8011.224 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_24/O
                         net (fo=1, routed)           0.000  8011.224    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_24_n_0
    SLICE_X32Y67         MUXF8 (Prop_muxf8_I1_O)      0.088  8011.312 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_11/O
                         net (fo=1, routed)           1.401  8012.713    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_11_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I5_O)        0.319  8013.032 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.000  8013.032    dispDriver/encode_R/genblk1.balance_acc[0]_i_4_n_0
    SLICE_X35Y50         MUXF7 (Prop_muxf7_I0_O)      0.212  8013.244 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          1.349  8014.594    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.299  8014.893 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0/O
                         net (fo=1, routed)           0.000  8014.893    dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0_n_0
    SLICE_X41Y47         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.577 10004.971    dispDriver/encode_R/pixclk
    SLICE_X41Y47         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/C
                         clock pessimism              0.277 10005.247    
                         clock uncertainty           -0.207 10005.041    
    SLICE_X41Y47         FDRE (Setup_fdre_C_D)        0.031 10005.072    dispDriver/encode_R/genblk1.balance_acc_reg[0]
  -------------------------------------------------------------------
                         required time                      10005.073    
                         arrival time                       -8014.894    
  -------------------------------------------------------------------
                         slack                               1990.180    

Slack (MET) :             1990.325ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_1920_2047_14_14/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_G/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (MMCM_pix_clock rise@10000.000ns - clk_pin rise@8000.000ns)
  Data Path Delay:        9.426ns  (logic 3.471ns (36.823%)  route 5.955ns (63.177%))
  Logic Levels:           9  (LUT3=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 10004.971 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.320ns = ( 8005.320 - 8000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  8001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  8003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  8003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.651  8005.320    mem/disMem/memory_reg_1920_2047_14_14/WCLK
    SLICE_X34Y67         RAMD64E                                      r  mem/disMem/memory_reg_1920_2047_14_14/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y67         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  8006.637 r  mem/disMem/memory_reg_1920_2047_14_14/DP.LOW/O
                         net (fo=1, routed)           0.000  8006.637    mem/disMem/memory_reg_1920_2047_14_14/DPO0
    SLICE_X34Y67         MUXF7 (Prop_muxf7_I0_O)      0.209  8006.846 r  mem/disMem/memory_reg_1920_2047_14_14/F7.DP/O
                         net (fo=1, routed)           1.668  8008.513    mem/disMem/memory_reg_1920_2047_14_14_n_0
    SLICE_X17Y75         LUT6 (Prop_lut6_I0_O)        0.297  8008.810 r  mem/disMem/genblk1.balance_acc[0]_i_243/O
                         net (fo=1, routed)           0.000  8008.810    mem/disMem/genblk1.balance_acc[0]_i_243_n_0
    SLICE_X17Y75         MUXF7 (Prop_muxf7_I1_O)      0.217  8009.027 r  mem/disMem/genblk1.balance_acc_reg[0]_i_113/O
                         net (fo=1, routed)           1.684  8010.711    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_24_3
    SLICE_X32Y67         LUT6 (Prop_lut6_I3_O)        0.299  8011.010 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_48/O
                         net (fo=1, routed)           0.000  8011.010    dispDriver/encode_R/genblk1.balance_acc[0]_i_48_n_0
    SLICE_X32Y67         MUXF7 (Prop_muxf7_I1_O)      0.214  8011.224 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_24/O
                         net (fo=1, routed)           0.000  8011.224    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_24_n_0
    SLICE_X32Y67         MUXF8 (Prop_muxf8_I1_O)      0.088  8011.312 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_11/O
                         net (fo=1, routed)           1.401  8012.713    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_11_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I5_O)        0.319  8013.032 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.000  8013.032    dispDriver/encode_R/genblk1.balance_acc[0]_i_4_n_0
    SLICE_X35Y50         MUXF7 (Prop_muxf7_I0_O)      0.212  8013.244 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          1.202  8014.446    dispDriver/encode_G/genblk1.TMDS_reg[5]_0
    SLICE_X39Y45         LUT3 (Prop_lut3_I1_O)        0.299  8014.745 r  dispDriver/encode_G/genblk1.TMDS[2]_i_1__0/O
                         net (fo=1, routed)           0.000  8014.745    dispDriver/encode_G/genblk1.TMDS[2]_i_1__0_n_0
    SLICE_X39Y45         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.575 10004.969    dispDriver/encode_G/pixclk
    SLICE_X39Y45         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/C
                         clock pessimism              0.277 10005.245    
                         clock uncertainty           -0.207 10005.039    
    SLICE_X39Y45         FDRE (Setup_fdre_C_D)        0.031 10005.070    dispDriver/encode_G/genblk1.TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                      10005.071    
                         arrival time                       -8014.746    
  -------------------------------------------------------------------
                         slack                               1990.325    

Slack (MET) :             1990.338ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_1920_2047_14_14/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (MMCM_pix_clock rise@10000.000ns - clk_pin rise@8000.000ns)
  Data Path Delay:        9.414ns  (logic 3.471ns (36.872%)  route 5.943ns (63.128%))
  Logic Levels:           9  (LUT5=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 10004.973 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.320ns = ( 8005.320 - 8000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  8001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  8003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  8003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.651  8005.320    mem/disMem/memory_reg_1920_2047_14_14/WCLK
    SLICE_X34Y67         RAMD64E                                      r  mem/disMem/memory_reg_1920_2047_14_14/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y67         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  8006.637 f  mem/disMem/memory_reg_1920_2047_14_14/DP.LOW/O
                         net (fo=1, routed)           0.000  8006.637    mem/disMem/memory_reg_1920_2047_14_14/DPO0
    SLICE_X34Y67         MUXF7 (Prop_muxf7_I0_O)      0.209  8006.846 f  mem/disMem/memory_reg_1920_2047_14_14/F7.DP/O
                         net (fo=1, routed)           1.668  8008.513    mem/disMem/memory_reg_1920_2047_14_14_n_0
    SLICE_X17Y75         LUT6 (Prop_lut6_I0_O)        0.297  8008.810 f  mem/disMem/genblk1.balance_acc[0]_i_243/O
                         net (fo=1, routed)           0.000  8008.810    mem/disMem/genblk1.balance_acc[0]_i_243_n_0
    SLICE_X17Y75         MUXF7 (Prop_muxf7_I1_O)      0.217  8009.027 f  mem/disMem/genblk1.balance_acc_reg[0]_i_113/O
                         net (fo=1, routed)           1.684  8010.711    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_24_3
    SLICE_X32Y67         LUT6 (Prop_lut6_I3_O)        0.299  8011.010 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_48/O
                         net (fo=1, routed)           0.000  8011.010    dispDriver/encode_R/genblk1.balance_acc[0]_i_48_n_0
    SLICE_X32Y67         MUXF7 (Prop_muxf7_I1_O)      0.214  8011.224 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_24/O
                         net (fo=1, routed)           0.000  8011.224    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_24_n_0
    SLICE_X32Y67         MUXF8 (Prop_muxf8_I1_O)      0.088  8011.312 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_11/O
                         net (fo=1, routed)           1.401  8012.713    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_11_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I5_O)        0.319  8013.032 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.000  8013.032    dispDriver/encode_R/genblk1.balance_acc[0]_i_4_n_0
    SLICE_X35Y50         MUXF7 (Prop_muxf7_I0_O)      0.212  8013.244 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          1.189  8014.434    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X40Y47         LUT5 (Prop_lut5_I0_O)        0.299  8014.732 r  dispDriver/encode_R/genblk1.TMDS[0]_i_1__1/O
                         net (fo=1, routed)           0.000  8014.732    dispDriver/encode_R/TMDS0[0]
    SLICE_X40Y47         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.577 10004.971    dispDriver/encode_R/pixclk
    SLICE_X40Y47         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/C
                         clock pessimism              0.277 10005.247    
                         clock uncertainty           -0.207 10005.041    
    SLICE_X40Y47         FDRE (Setup_fdre_C_D)        0.029 10005.070    dispDriver/encode_R/genblk1.TMDS_reg[0]
  -------------------------------------------------------------------
                         required time                      10005.071    
                         arrival time                       -8014.734    
  -------------------------------------------------------------------
                         slack                               1990.338    

Slack (MET) :             1990.344ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_1920_2047_14_14/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_G/genblk1.TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (MMCM_pix_clock rise@10000.000ns - clk_pin rise@8000.000ns)
  Data Path Delay:        9.452ns  (logic 3.497ns (36.997%)  route 5.955ns (63.003%))
  Logic Levels:           9  (LUT3=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 10004.971 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.320ns = ( 8005.320 - 8000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  8001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  8003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  8003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.651  8005.320    mem/disMem/memory_reg_1920_2047_14_14/WCLK
    SLICE_X34Y67         RAMD64E                                      r  mem/disMem/memory_reg_1920_2047_14_14/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y67         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  8006.637 r  mem/disMem/memory_reg_1920_2047_14_14/DP.LOW/O
                         net (fo=1, routed)           0.000  8006.637    mem/disMem/memory_reg_1920_2047_14_14/DPO0
    SLICE_X34Y67         MUXF7 (Prop_muxf7_I0_O)      0.209  8006.846 r  mem/disMem/memory_reg_1920_2047_14_14/F7.DP/O
                         net (fo=1, routed)           1.668  8008.513    mem/disMem/memory_reg_1920_2047_14_14_n_0
    SLICE_X17Y75         LUT6 (Prop_lut6_I0_O)        0.297  8008.810 r  mem/disMem/genblk1.balance_acc[0]_i_243/O
                         net (fo=1, routed)           0.000  8008.810    mem/disMem/genblk1.balance_acc[0]_i_243_n_0
    SLICE_X17Y75         MUXF7 (Prop_muxf7_I1_O)      0.217  8009.027 r  mem/disMem/genblk1.balance_acc_reg[0]_i_113/O
                         net (fo=1, routed)           1.684  8010.711    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_24_3
    SLICE_X32Y67         LUT6 (Prop_lut6_I3_O)        0.299  8011.010 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_48/O
                         net (fo=1, routed)           0.000  8011.010    dispDriver/encode_R/genblk1.balance_acc[0]_i_48_n_0
    SLICE_X32Y67         MUXF7 (Prop_muxf7_I1_O)      0.214  8011.224 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_24/O
                         net (fo=1, routed)           0.000  8011.224    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_24_n_0
    SLICE_X32Y67         MUXF8 (Prop_muxf8_I1_O)      0.088  8011.312 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_11/O
                         net (fo=1, routed)           1.401  8012.713    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_11_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I5_O)        0.319  8013.032 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.000  8013.032    dispDriver/encode_R/genblk1.balance_acc[0]_i_4_n_0
    SLICE_X35Y50         MUXF7 (Prop_muxf7_I0_O)      0.212  8013.244 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          1.202  8014.446    dispDriver/encode_G/genblk1.TMDS_reg[5]_0
    SLICE_X39Y45         LUT3 (Prop_lut3_I1_O)        0.325  8014.771 r  dispDriver/encode_G/genblk1.TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000  8014.771    dispDriver/encode_G/genblk1.TMDS[5]_i_1_n_0
    SLICE_X39Y45         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.575 10004.969    dispDriver/encode_G/pixclk
    SLICE_X39Y45         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/C
                         clock pessimism              0.277 10005.245    
                         clock uncertainty           -0.207 10005.039    
    SLICE_X39Y45         FDRE (Setup_fdre_C_D)        0.075 10005.114    dispDriver/encode_G/genblk1.TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                      10005.115    
                         arrival time                       -8014.772    
  -------------------------------------------------------------------
                         slack                               1990.344    

Slack (MET) :             1990.358ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_1920_2047_14_14/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (MMCM_pix_clock rise@10000.000ns - clk_pin rise@8000.000ns)
  Data Path Delay:        9.440ns  (logic 3.497ns (37.046%)  route 5.943ns (62.954%))
  Logic Levels:           9  (LUT5=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 10004.973 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.320ns = ( 8005.320 - 8000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  8001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  8003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  8003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.651  8005.320    mem/disMem/memory_reg_1920_2047_14_14/WCLK
    SLICE_X34Y67         RAMD64E                                      r  mem/disMem/memory_reg_1920_2047_14_14/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y67         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  8006.637 r  mem/disMem/memory_reg_1920_2047_14_14/DP.LOW/O
                         net (fo=1, routed)           0.000  8006.637    mem/disMem/memory_reg_1920_2047_14_14/DPO0
    SLICE_X34Y67         MUXF7 (Prop_muxf7_I0_O)      0.209  8006.846 r  mem/disMem/memory_reg_1920_2047_14_14/F7.DP/O
                         net (fo=1, routed)           1.668  8008.513    mem/disMem/memory_reg_1920_2047_14_14_n_0
    SLICE_X17Y75         LUT6 (Prop_lut6_I0_O)        0.297  8008.810 r  mem/disMem/genblk1.balance_acc[0]_i_243/O
                         net (fo=1, routed)           0.000  8008.810    mem/disMem/genblk1.balance_acc[0]_i_243_n_0
    SLICE_X17Y75         MUXF7 (Prop_muxf7_I1_O)      0.217  8009.027 r  mem/disMem/genblk1.balance_acc_reg[0]_i_113/O
                         net (fo=1, routed)           1.684  8010.711    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_24_3
    SLICE_X32Y67         LUT6 (Prop_lut6_I3_O)        0.299  8011.010 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_48/O
                         net (fo=1, routed)           0.000  8011.010    dispDriver/encode_R/genblk1.balance_acc[0]_i_48_n_0
    SLICE_X32Y67         MUXF7 (Prop_muxf7_I1_O)      0.214  8011.224 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_24/O
                         net (fo=1, routed)           0.000  8011.224    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_24_n_0
    SLICE_X32Y67         MUXF8 (Prop_muxf8_I1_O)      0.088  8011.312 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_11/O
                         net (fo=1, routed)           1.401  8012.713    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_11_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I5_O)        0.319  8013.032 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.000  8013.032    dispDriver/encode_R/genblk1.balance_acc[0]_i_4_n_0
    SLICE_X35Y50         MUXF7 (Prop_muxf7_I0_O)      0.212  8013.244 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          1.189  8014.434    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X40Y47         LUT5 (Prop_lut5_I0_O)        0.325  8014.759 r  dispDriver/encode_R/genblk1.TMDS[5]_i_1__0/O
                         net (fo=1, routed)           0.000  8014.759    dispDriver/encode_R/genblk1.TMDS[5]_i_1__0_n_0
    SLICE_X40Y47         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.577 10004.971    dispDriver/encode_R/pixclk
    SLICE_X40Y47         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/C
                         clock pessimism              0.277 10005.247    
                         clock uncertainty           -0.207 10005.041    
    SLICE_X40Y47         FDRE (Setup_fdre_C_D)        0.075 10005.116    dispDriver/encode_R/genblk1.TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                      10005.117    
                         arrival time                       -8014.759    
  -------------------------------------------------------------------
                         slack                               1990.358    

Slack (MET) :             1990.362ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_1920_2047_14_14/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (MMCM_pix_clock rise@10000.000ns - clk_pin rise@8000.000ns)
  Data Path Delay:        9.389ns  (logic 3.471ns (36.968%)  route 5.918ns (63.032%))
  Logic Levels:           9  (LUT3=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 10004.972 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.320ns = ( 8005.320 - 8000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  8001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  8003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  8003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.651  8005.320    mem/disMem/memory_reg_1920_2047_14_14/WCLK
    SLICE_X34Y67         RAMD64E                                      r  mem/disMem/memory_reg_1920_2047_14_14/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y67         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  8006.637 f  mem/disMem/memory_reg_1920_2047_14_14/DP.LOW/O
                         net (fo=1, routed)           0.000  8006.637    mem/disMem/memory_reg_1920_2047_14_14/DPO0
    SLICE_X34Y67         MUXF7 (Prop_muxf7_I0_O)      0.209  8006.846 f  mem/disMem/memory_reg_1920_2047_14_14/F7.DP/O
                         net (fo=1, routed)           1.668  8008.513    mem/disMem/memory_reg_1920_2047_14_14_n_0
    SLICE_X17Y75         LUT6 (Prop_lut6_I0_O)        0.297  8008.810 f  mem/disMem/genblk1.balance_acc[0]_i_243/O
                         net (fo=1, routed)           0.000  8008.810    mem/disMem/genblk1.balance_acc[0]_i_243_n_0
    SLICE_X17Y75         MUXF7 (Prop_muxf7_I1_O)      0.217  8009.027 f  mem/disMem/genblk1.balance_acc_reg[0]_i_113/O
                         net (fo=1, routed)           1.684  8010.711    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_24_3
    SLICE_X32Y67         LUT6 (Prop_lut6_I3_O)        0.299  8011.010 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_48/O
                         net (fo=1, routed)           0.000  8011.010    dispDriver/encode_R/genblk1.balance_acc[0]_i_48_n_0
    SLICE_X32Y67         MUXF7 (Prop_muxf7_I1_O)      0.214  8011.224 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_24/O
                         net (fo=1, routed)           0.000  8011.224    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_24_n_0
    SLICE_X32Y67         MUXF8 (Prop_muxf8_I1_O)      0.088  8011.312 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_11/O
                         net (fo=1, routed)           1.401  8012.713    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_11_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I5_O)        0.319  8013.032 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.000  8013.032    dispDriver/encode_R/genblk1.balance_acc[0]_i_4_n_0
    SLICE_X35Y50         MUXF7 (Prop_muxf7_I0_O)      0.212  8013.244 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          1.165  8014.409    dispDriver/encode_B/genblk1.TMDS_reg[1]_0
    SLICE_X41Y46         LUT3 (Prop_lut3_I1_O)        0.299  8014.708 r  dispDriver/encode_B/genblk1.TMDS[1]_i_1/O
                         net (fo=1, routed)           0.000  8014.708    dispDriver/encode_B/genblk1.TMDS[1]_i_1_n_0
    SLICE_X41Y46         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.576 10004.970    dispDriver/encode_B/pixclk
    SLICE_X41Y46         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/C
                         clock pessimism              0.277 10005.246    
                         clock uncertainty           -0.207 10005.040    
    SLICE_X41Y46         FDRE (Setup_fdre_C_D)        0.029 10005.069    dispDriver/encode_B/genblk1.TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                      10005.071    
                         arrival time                       -8014.709    
  -------------------------------------------------------------------
                         slack                               1990.362    

Slack (MET) :             1990.382ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_1920_2047_14_14/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (MMCM_pix_clock rise@10000.000ns - clk_pin rise@8000.000ns)
  Data Path Delay:        9.415ns  (logic 3.497ns (37.142%)  route 5.918ns (62.858%))
  Logic Levels:           9  (LUT3=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 10004.972 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.320ns = ( 8005.320 - 8000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  8001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  8003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  8003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.651  8005.320    mem/disMem/memory_reg_1920_2047_14_14/WCLK
    SLICE_X34Y67         RAMD64E                                      r  mem/disMem/memory_reg_1920_2047_14_14/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y67         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  8006.637 r  mem/disMem/memory_reg_1920_2047_14_14/DP.LOW/O
                         net (fo=1, routed)           0.000  8006.637    mem/disMem/memory_reg_1920_2047_14_14/DPO0
    SLICE_X34Y67         MUXF7 (Prop_muxf7_I0_O)      0.209  8006.846 r  mem/disMem/memory_reg_1920_2047_14_14/F7.DP/O
                         net (fo=1, routed)           1.668  8008.513    mem/disMem/memory_reg_1920_2047_14_14_n_0
    SLICE_X17Y75         LUT6 (Prop_lut6_I0_O)        0.297  8008.810 r  mem/disMem/genblk1.balance_acc[0]_i_243/O
                         net (fo=1, routed)           0.000  8008.810    mem/disMem/genblk1.balance_acc[0]_i_243_n_0
    SLICE_X17Y75         MUXF7 (Prop_muxf7_I1_O)      0.217  8009.027 r  mem/disMem/genblk1.balance_acc_reg[0]_i_113/O
                         net (fo=1, routed)           1.684  8010.711    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_24_3
    SLICE_X32Y67         LUT6 (Prop_lut6_I3_O)        0.299  8011.010 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_48/O
                         net (fo=1, routed)           0.000  8011.010    dispDriver/encode_R/genblk1.balance_acc[0]_i_48_n_0
    SLICE_X32Y67         MUXF7 (Prop_muxf7_I1_O)      0.214  8011.224 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_24/O
                         net (fo=1, routed)           0.000  8011.224    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_24_n_0
    SLICE_X32Y67         MUXF8 (Prop_muxf8_I1_O)      0.088  8011.312 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_11/O
                         net (fo=1, routed)           1.401  8012.713    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_11_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I5_O)        0.319  8013.032 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.000  8013.032    dispDriver/encode_R/genblk1.balance_acc[0]_i_4_n_0
    SLICE_X35Y50         MUXF7 (Prop_muxf7_I0_O)      0.212  8013.244 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          1.165  8014.409    dispDriver/encode_B/genblk1.TMDS_reg[1]_0
    SLICE_X41Y46         LUT3 (Prop_lut3_I1_O)        0.325  8014.734 r  dispDriver/encode_B/genblk1.TMDS[7]_i_1/O
                         net (fo=1, routed)           0.000  8014.734    dispDriver/encode_B/genblk1.TMDS[7]_i_1_n_0
    SLICE_X41Y46         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.576 10004.970    dispDriver/encode_B/pixclk
    SLICE_X41Y46         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/C
                         clock pessimism              0.277 10005.246    
                         clock uncertainty           -0.207 10005.040    
    SLICE_X41Y46         FDRE (Setup_fdre_C_D)        0.075 10005.115    dispDriver/encode_B/genblk1.TMDS_reg[7]
  -------------------------------------------------------------------
                         required time                      10005.116    
                         arrival time                       -8014.735    
  -------------------------------------------------------------------
                         slack                               1990.382    

Slack (MET) :             1990.614ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_1920_2047_14_14/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (MMCM_pix_clock rise@10000.000ns - clk_pin rise@8000.000ns)
  Data Path Delay:        9.140ns  (logic 3.471ns (37.977%)  route 5.669ns (62.023%))
  Logic Levels:           9  (LUT5=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 10004.972 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.320ns = ( 8005.320 - 8000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  8001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  8003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  8003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.651  8005.320    mem/disMem/memory_reg_1920_2047_14_14/WCLK
    SLICE_X34Y67         RAMD64E                                      r  mem/disMem/memory_reg_1920_2047_14_14/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y67         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  8006.637 f  mem/disMem/memory_reg_1920_2047_14_14/DP.LOW/O
                         net (fo=1, routed)           0.000  8006.637    mem/disMem/memory_reg_1920_2047_14_14/DPO0
    SLICE_X34Y67         MUXF7 (Prop_muxf7_I0_O)      0.209  8006.846 f  mem/disMem/memory_reg_1920_2047_14_14/F7.DP/O
                         net (fo=1, routed)           1.668  8008.513    mem/disMem/memory_reg_1920_2047_14_14_n_0
    SLICE_X17Y75         LUT6 (Prop_lut6_I0_O)        0.297  8008.810 f  mem/disMem/genblk1.balance_acc[0]_i_243/O
                         net (fo=1, routed)           0.000  8008.810    mem/disMem/genblk1.balance_acc[0]_i_243_n_0
    SLICE_X17Y75         MUXF7 (Prop_muxf7_I1_O)      0.217  8009.027 f  mem/disMem/genblk1.balance_acc_reg[0]_i_113/O
                         net (fo=1, routed)           1.684  8010.711    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_24_3
    SLICE_X32Y67         LUT6 (Prop_lut6_I3_O)        0.299  8011.010 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_48/O
                         net (fo=1, routed)           0.000  8011.010    dispDriver/encode_R/genblk1.balance_acc[0]_i_48_n_0
    SLICE_X32Y67         MUXF7 (Prop_muxf7_I1_O)      0.214  8011.224 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_24/O
                         net (fo=1, routed)           0.000  8011.224    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_24_n_0
    SLICE_X32Y67         MUXF8 (Prop_muxf8_I1_O)      0.088  8011.312 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_11/O
                         net (fo=1, routed)           1.401  8012.713    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_11_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I5_O)        0.319  8013.032 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.000  8013.032    dispDriver/encode_R/genblk1.balance_acc[0]_i_4_n_0
    SLICE_X35Y50         MUXF7 (Prop_muxf7_I0_O)      0.212  8013.244 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          0.915  8014.160    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X41Y46         LUT5 (Prop_lut5_I0_O)        0.299  8014.458 r  dispDriver/encode_R/genblk1.TMDS[3]_i_1__1/O
                         net (fo=1, routed)           0.000  8014.458    dispDriver/encode_R/TMDS0[3]
    SLICE_X41Y46         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.576 10004.970    dispDriver/encode_R/pixclk
    SLICE_X41Y46         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/C
                         clock pessimism              0.277 10005.246    
                         clock uncertainty           -0.207 10005.040    
    SLICE_X41Y46         FDRE (Setup_fdre_C_D)        0.032 10005.072    dispDriver/encode_R/genblk1.TMDS_reg[3]
  -------------------------------------------------------------------
                         required time                      10005.074    
                         arrival time                       -8014.459    
  -------------------------------------------------------------------
                         slack                               1990.614    

Slack (MET) :             1990.616ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_1920_2047_14_14/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (MMCM_pix_clock rise@10000.000ns - clk_pin rise@8000.000ns)
  Data Path Delay:        9.137ns  (logic 3.471ns (37.989%)  route 5.666ns (62.011%))
  Logic Levels:           9  (LUT5=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 10004.972 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.320ns = ( 8005.320 - 8000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  8001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  8003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  8003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.651  8005.320    mem/disMem/memory_reg_1920_2047_14_14/WCLK
    SLICE_X34Y67         RAMD64E                                      r  mem/disMem/memory_reg_1920_2047_14_14/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y67         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  8006.637 r  mem/disMem/memory_reg_1920_2047_14_14/DP.LOW/O
                         net (fo=1, routed)           0.000  8006.637    mem/disMem/memory_reg_1920_2047_14_14/DPO0
    SLICE_X34Y67         MUXF7 (Prop_muxf7_I0_O)      0.209  8006.846 r  mem/disMem/memory_reg_1920_2047_14_14/F7.DP/O
                         net (fo=1, routed)           1.668  8008.513    mem/disMem/memory_reg_1920_2047_14_14_n_0
    SLICE_X17Y75         LUT6 (Prop_lut6_I0_O)        0.297  8008.810 r  mem/disMem/genblk1.balance_acc[0]_i_243/O
                         net (fo=1, routed)           0.000  8008.810    mem/disMem/genblk1.balance_acc[0]_i_243_n_0
    SLICE_X17Y75         MUXF7 (Prop_muxf7_I1_O)      0.217  8009.027 r  mem/disMem/genblk1.balance_acc_reg[0]_i_113/O
                         net (fo=1, routed)           1.684  8010.711    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_24_3
    SLICE_X32Y67         LUT6 (Prop_lut6_I3_O)        0.299  8011.010 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_48/O
                         net (fo=1, routed)           0.000  8011.010    dispDriver/encode_R/genblk1.balance_acc[0]_i_48_n_0
    SLICE_X32Y67         MUXF7 (Prop_muxf7_I1_O)      0.214  8011.224 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_24/O
                         net (fo=1, routed)           0.000  8011.224    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_24_n_0
    SLICE_X32Y67         MUXF8 (Prop_muxf8_I1_O)      0.088  8011.312 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_11/O
                         net (fo=1, routed)           1.401  8012.713    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_11_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I5_O)        0.319  8013.032 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.000  8013.032    dispDriver/encode_R/genblk1.balance_acc[0]_i_4_n_0
    SLICE_X35Y50         MUXF7 (Prop_muxf7_I0_O)      0.212  8013.244 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          0.912  8014.157    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X41Y46         LUT5 (Prop_lut5_I0_O)        0.299  8014.456 r  dispDriver/encode_R/genblk1.TMDS[2]_i_1__1/O
                         net (fo=1, routed)           0.000  8014.456    dispDriver/encode_R/TMDS0[2]
    SLICE_X41Y46         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.576 10004.970    dispDriver/encode_R/pixclk
    SLICE_X41Y46         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/C
                         clock pessimism              0.277 10005.246    
                         clock uncertainty           -0.207 10005.040    
    SLICE_X41Y46         FDRE (Setup_fdre_C_D)        0.031 10005.071    dispDriver/encode_R/genblk1.TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                      10005.073    
                         arrival time                       -8014.457    
  -------------------------------------------------------------------
                         slack                               1990.616    

Slack (MET) :             1990.631ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_1920_2047_14_14/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (MMCM_pix_clock rise@10000.000ns - clk_pin rise@8000.000ns)
  Data Path Delay:        9.166ns  (logic 3.500ns (38.186%)  route 5.666ns (61.814%))
  Logic Levels:           9  (LUT5=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 10004.972 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.320ns = ( 8005.320 - 8000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  8001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  8003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  8003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.651  8005.320    mem/disMem/memory_reg_1920_2047_14_14/WCLK
    SLICE_X34Y67         RAMD64E                                      r  mem/disMem/memory_reg_1920_2047_14_14/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y67         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  8006.637 f  mem/disMem/memory_reg_1920_2047_14_14/DP.LOW/O
                         net (fo=1, routed)           0.000  8006.637    mem/disMem/memory_reg_1920_2047_14_14/DPO0
    SLICE_X34Y67         MUXF7 (Prop_muxf7_I0_O)      0.209  8006.846 f  mem/disMem/memory_reg_1920_2047_14_14/F7.DP/O
                         net (fo=1, routed)           1.668  8008.513    mem/disMem/memory_reg_1920_2047_14_14_n_0
    SLICE_X17Y75         LUT6 (Prop_lut6_I0_O)        0.297  8008.810 f  mem/disMem/genblk1.balance_acc[0]_i_243/O
                         net (fo=1, routed)           0.000  8008.810    mem/disMem/genblk1.balance_acc[0]_i_243_n_0
    SLICE_X17Y75         MUXF7 (Prop_muxf7_I1_O)      0.217  8009.027 f  mem/disMem/genblk1.balance_acc_reg[0]_i_113/O
                         net (fo=1, routed)           1.684  8010.711    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_24_3
    SLICE_X32Y67         LUT6 (Prop_lut6_I3_O)        0.299  8011.010 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_48/O
                         net (fo=1, routed)           0.000  8011.010    dispDriver/encode_R/genblk1.balance_acc[0]_i_48_n_0
    SLICE_X32Y67         MUXF7 (Prop_muxf7_I1_O)      0.214  8011.224 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_24/O
                         net (fo=1, routed)           0.000  8011.224    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_24_n_0
    SLICE_X32Y67         MUXF8 (Prop_muxf8_I1_O)      0.088  8011.312 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_11/O
                         net (fo=1, routed)           1.401  8012.713    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_11_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I5_O)        0.319  8013.032 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.000  8013.032    dispDriver/encode_R/genblk1.balance_acc[0]_i_4_n_0
    SLICE_X35Y50         MUXF7 (Prop_muxf7_I0_O)      0.212  8013.244 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          0.912  8014.157    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X41Y46         LUT5 (Prop_lut5_I0_O)        0.328  8014.485 r  dispDriver/encode_R/genblk1.TMDS[4]_i_1__0/O
                         net (fo=1, routed)           0.000  8014.485    dispDriver/encode_R/TMDS0[4]
    SLICE_X41Y46         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.576 10004.970    dispDriver/encode_R/pixclk
    SLICE_X41Y46         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/C
                         clock pessimism              0.277 10005.246    
                         clock uncertainty           -0.207 10005.040    
    SLICE_X41Y46         FDRE (Setup_fdre_C_D)        0.075 10005.115    dispDriver/encode_R/genblk1.TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                      10005.116    
                         arrival time                       -8014.485    
  -------------------------------------------------------------------
                         slack                               1990.631    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.515ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.981ns (46.084%)  route 1.148ns (53.916%))
  Logic Levels:           8  (LUT5=1 LUT6=3 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.563     1.475    mem/disMem/memory_reg_2048_2175_27_27/WCLK
    SLICE_X24Y47         RAMD64E                                      r  mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.863 r  mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/O
                         net (fo=1, routed)           0.000     1.863    mem/disMem/memory_reg_2048_2175_27_27/DPO0
    SLICE_X24Y47         MUXF7 (Prop_muxf7_I0_O)      0.062     1.925 r  mem/disMem/memory_reg_2048_2175_27_27/F7.DP/O
                         net (fo=1, routed)           0.140     2.065    dispDriver/encode_R/genblk1.balance_acc[0]_i_57_0
    SLICE_X25Y48         LUT6 (Prop_lut6_I0_O)        0.108     2.173 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_141/O
                         net (fo=1, routed)           0.296     2.468    dispDriver/encode_R/genblk1.balance_acc[0]_i_141_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I5_O)        0.045     2.513 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_57/O
                         net (fo=1, routed)           0.000     2.513    dispDriver/encode_R/genblk1.balance_acc[0]_i_57_n_0
    SLICE_X31Y49         MUXF7 (Prop_muxf7_I0_O)      0.071     2.584 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_29/O
                         net (fo=1, routed)           0.000     2.584    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_29_n_0
    SLICE_X31Y49         MUXF8 (Prop_muxf8_I0_O)      0.023     2.607 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_14/O
                         net (fo=1, routed)           0.292     2.899    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_14_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I3_O)        0.112     3.011 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_5/O
                         net (fo=1, routed)           0.000     3.011    dispDriver/encode_R/genblk1.balance_acc[0]_i_5_n_0
    SLICE_X35Y50         MUXF7 (Prop_muxf7_I1_O)      0.065     3.076 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          0.420     3.497    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X41Y46         LUT5 (Prop_lut5_I0_O)        0.107     3.604 r  dispDriver/encode_R/genblk1.TMDS[9]_i_1__0/O
                         net (fo=1, routed)           0.000     3.604    dispDriver/encode_R/genblk1.TMDS[9]_i_1__0_n_0
    SLICE_X41Y46         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.861     2.022    dispDriver/encode_R/pixclk
    SLICE_X41Y46         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[9]/C
                         clock pessimism             -0.247     1.776    
                         clock uncertainty            0.207     1.982    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.107     2.089    dispDriver/encode_R/genblk1.TMDS_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           3.604    
  -------------------------------------------------------------------
                         slack                                  1.515    

Slack (MET) :             1.515ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.982ns (46.131%)  route 1.147ns (53.869%))
  Logic Levels:           8  (LUT5=1 LUT6=3 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.563     1.475    mem/disMem/memory_reg_2048_2175_27_27/WCLK
    SLICE_X24Y47         RAMD64E                                      r  mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.863 f  mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/O
                         net (fo=1, routed)           0.000     1.863    mem/disMem/memory_reg_2048_2175_27_27/DPO0
    SLICE_X24Y47         MUXF7 (Prop_muxf7_I0_O)      0.062     1.925 f  mem/disMem/memory_reg_2048_2175_27_27/F7.DP/O
                         net (fo=1, routed)           0.140     2.065    dispDriver/encode_R/genblk1.balance_acc[0]_i_57_0
    SLICE_X25Y48         LUT6 (Prop_lut6_I0_O)        0.108     2.173 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_141/O
                         net (fo=1, routed)           0.296     2.468    dispDriver/encode_R/genblk1.balance_acc[0]_i_141_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I5_O)        0.045     2.513 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_57/O
                         net (fo=1, routed)           0.000     2.513    dispDriver/encode_R/genblk1.balance_acc[0]_i_57_n_0
    SLICE_X31Y49         MUXF7 (Prop_muxf7_I0_O)      0.071     2.584 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_29/O
                         net (fo=1, routed)           0.000     2.584    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_29_n_0
    SLICE_X31Y49         MUXF8 (Prop_muxf8_I0_O)      0.023     2.607 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_14/O
                         net (fo=1, routed)           0.292     2.899    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_14_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I3_O)        0.112     3.011 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_5/O
                         net (fo=1, routed)           0.000     3.011    dispDriver/encode_R/genblk1.balance_acc[0]_i_5_n_0
    SLICE_X35Y50         MUXF7 (Prop_muxf7_I1_O)      0.065     3.076 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          0.419     3.496    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X41Y46         LUT5 (Prop_lut5_I0_O)        0.108     3.604 r  dispDriver/encode_R/genblk1.TMDS[4]_i_1__0/O
                         net (fo=1, routed)           0.000     3.604    dispDriver/encode_R/TMDS0[4]
    SLICE_X41Y46         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.861     2.022    dispDriver/encode_R/pixclk
    SLICE_X41Y46         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/C
                         clock pessimism             -0.247     1.776    
                         clock uncertainty            0.207     1.982    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.107     2.089    dispDriver/encode_R/genblk1.TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           3.604    
  -------------------------------------------------------------------
                         slack                                  1.515    

Slack (MET) :             1.530ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.982ns (46.131%)  route 1.147ns (53.869%))
  Logic Levels:           8  (LUT5=1 LUT6=3 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.563     1.475    mem/disMem/memory_reg_2048_2175_27_27/WCLK
    SLICE_X24Y47         RAMD64E                                      r  mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.863 r  mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/O
                         net (fo=1, routed)           0.000     1.863    mem/disMem/memory_reg_2048_2175_27_27/DPO0
    SLICE_X24Y47         MUXF7 (Prop_muxf7_I0_O)      0.062     1.925 r  mem/disMem/memory_reg_2048_2175_27_27/F7.DP/O
                         net (fo=1, routed)           0.140     2.065    dispDriver/encode_R/genblk1.balance_acc[0]_i_57_0
    SLICE_X25Y48         LUT6 (Prop_lut6_I0_O)        0.108     2.173 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_141/O
                         net (fo=1, routed)           0.296     2.468    dispDriver/encode_R/genblk1.balance_acc[0]_i_141_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I5_O)        0.045     2.513 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_57/O
                         net (fo=1, routed)           0.000     2.513    dispDriver/encode_R/genblk1.balance_acc[0]_i_57_n_0
    SLICE_X31Y49         MUXF7 (Prop_muxf7_I0_O)      0.071     2.584 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_29/O
                         net (fo=1, routed)           0.000     2.584    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_29_n_0
    SLICE_X31Y49         MUXF8 (Prop_muxf8_I0_O)      0.023     2.607 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_14/O
                         net (fo=1, routed)           0.292     2.899    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_14_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I3_O)        0.112     3.011 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_5/O
                         net (fo=1, routed)           0.000     3.011    dispDriver/encode_R/genblk1.balance_acc[0]_i_5_n_0
    SLICE_X35Y50         MUXF7 (Prop_muxf7_I1_O)      0.065     3.076 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          0.419     3.496    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X41Y46         LUT5 (Prop_lut5_I0_O)        0.108     3.604 r  dispDriver/encode_R/genblk1.TMDS[2]_i_1__1/O
                         net (fo=1, routed)           0.000     3.604    dispDriver/encode_R/TMDS0[2]
    SLICE_X41Y46         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.861     2.022    dispDriver/encode_R/pixclk
    SLICE_X41Y46         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/C
                         clock pessimism             -0.247     1.776    
                         clock uncertainty            0.207     1.982    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.092     2.074    dispDriver/encode_R/genblk1.TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           3.604    
  -------------------------------------------------------------------
                         slack                                  1.530    

Slack (MET) :             1.531ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.982ns (46.110%)  route 1.148ns (53.890%))
  Logic Levels:           8  (LUT5=1 LUT6=3 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.563     1.475    mem/disMem/memory_reg_2048_2175_27_27/WCLK
    SLICE_X24Y47         RAMD64E                                      r  mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.863 f  mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/O
                         net (fo=1, routed)           0.000     1.863    mem/disMem/memory_reg_2048_2175_27_27/DPO0
    SLICE_X24Y47         MUXF7 (Prop_muxf7_I0_O)      0.062     1.925 f  mem/disMem/memory_reg_2048_2175_27_27/F7.DP/O
                         net (fo=1, routed)           0.140     2.065    dispDriver/encode_R/genblk1.balance_acc[0]_i_57_0
    SLICE_X25Y48         LUT6 (Prop_lut6_I0_O)        0.108     2.173 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_141/O
                         net (fo=1, routed)           0.296     2.468    dispDriver/encode_R/genblk1.balance_acc[0]_i_141_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I5_O)        0.045     2.513 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_57/O
                         net (fo=1, routed)           0.000     2.513    dispDriver/encode_R/genblk1.balance_acc[0]_i_57_n_0
    SLICE_X31Y49         MUXF7 (Prop_muxf7_I0_O)      0.071     2.584 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_29/O
                         net (fo=1, routed)           0.000     2.584    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_29_n_0
    SLICE_X31Y49         MUXF8 (Prop_muxf8_I0_O)      0.023     2.607 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_14/O
                         net (fo=1, routed)           0.292     2.899    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_14_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I3_O)        0.112     3.011 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_5/O
                         net (fo=1, routed)           0.000     3.011    dispDriver/encode_R/genblk1.balance_acc[0]_i_5_n_0
    SLICE_X35Y50         MUXF7 (Prop_muxf7_I1_O)      0.065     3.076 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          0.420     3.497    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X41Y46         LUT5 (Prop_lut5_I0_O)        0.108     3.605 r  dispDriver/encode_R/genblk1.TMDS[3]_i_1__1/O
                         net (fo=1, routed)           0.000     3.605    dispDriver/encode_R/TMDS0[3]
    SLICE_X41Y46         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.861     2.022    dispDriver/encode_R/pixclk
    SLICE_X41Y46         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/C
                         clock pessimism             -0.247     1.776    
                         clock uncertainty            0.207     1.982    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.092     2.074    dispDriver/encode_R/genblk1.TMDS_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           3.605    
  -------------------------------------------------------------------
                         slack                                  1.531    

Slack (MET) :             1.592ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.206ns  (logic 0.979ns (44.375%)  route 1.227ns (55.625%))
  Logic Levels:           8  (LUT3=1 LUT6=3 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.563     1.475    mem/disMem/memory_reg_2048_2175_27_27/WCLK
    SLICE_X24Y47         RAMD64E                                      r  mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.863 r  mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/O
                         net (fo=1, routed)           0.000     1.863    mem/disMem/memory_reg_2048_2175_27_27/DPO0
    SLICE_X24Y47         MUXF7 (Prop_muxf7_I0_O)      0.062     1.925 r  mem/disMem/memory_reg_2048_2175_27_27/F7.DP/O
                         net (fo=1, routed)           0.140     2.065    dispDriver/encode_R/genblk1.balance_acc[0]_i_57_0
    SLICE_X25Y48         LUT6 (Prop_lut6_I0_O)        0.108     2.173 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_141/O
                         net (fo=1, routed)           0.296     2.468    dispDriver/encode_R/genblk1.balance_acc[0]_i_141_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I5_O)        0.045     2.513 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_57/O
                         net (fo=1, routed)           0.000     2.513    dispDriver/encode_R/genblk1.balance_acc[0]_i_57_n_0
    SLICE_X31Y49         MUXF7 (Prop_muxf7_I0_O)      0.071     2.584 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_29/O
                         net (fo=1, routed)           0.000     2.584    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_29_n_0
    SLICE_X31Y49         MUXF8 (Prop_muxf8_I0_O)      0.023     2.607 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_14/O
                         net (fo=1, routed)           0.292     2.899    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_14_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I3_O)        0.112     3.011 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_5/O
                         net (fo=1, routed)           0.000     3.011    dispDriver/encode_R/genblk1.balance_acc[0]_i_5_n_0
    SLICE_X35Y50         MUXF7 (Prop_muxf7_I1_O)      0.065     3.076 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          0.500     3.576    dispDriver/encode_B/genblk1.TMDS_reg[1]_0
    SLICE_X41Y46         LUT3 (Prop_lut3_I1_O)        0.105     3.681 r  dispDriver/encode_B/genblk1.TMDS[7]_i_1/O
                         net (fo=1, routed)           0.000     3.681    dispDriver/encode_B/genblk1.TMDS[7]_i_1_n_0
    SLICE_X41Y46         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.861     2.022    dispDriver/encode_B/pixclk
    SLICE_X41Y46         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/C
                         clock pessimism             -0.247     1.776    
                         clock uncertainty            0.207     1.982    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.107     2.089    dispDriver/encode_B/genblk1.TMDS_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           3.681    
  -------------------------------------------------------------------
                         slack                                  1.592    

Slack (MET) :             1.611ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.982ns (44.451%)  route 1.227ns (55.549%))
  Logic Levels:           8  (LUT3=1 LUT6=3 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.563     1.475    mem/disMem/memory_reg_2048_2175_27_27/WCLK
    SLICE_X24Y47         RAMD64E                                      r  mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.863 f  mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/O
                         net (fo=1, routed)           0.000     1.863    mem/disMem/memory_reg_2048_2175_27_27/DPO0
    SLICE_X24Y47         MUXF7 (Prop_muxf7_I0_O)      0.062     1.925 f  mem/disMem/memory_reg_2048_2175_27_27/F7.DP/O
                         net (fo=1, routed)           0.140     2.065    dispDriver/encode_R/genblk1.balance_acc[0]_i_57_0
    SLICE_X25Y48         LUT6 (Prop_lut6_I0_O)        0.108     2.173 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_141/O
                         net (fo=1, routed)           0.296     2.468    dispDriver/encode_R/genblk1.balance_acc[0]_i_141_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I5_O)        0.045     2.513 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_57/O
                         net (fo=1, routed)           0.000     2.513    dispDriver/encode_R/genblk1.balance_acc[0]_i_57_n_0
    SLICE_X31Y49         MUXF7 (Prop_muxf7_I0_O)      0.071     2.584 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_29/O
                         net (fo=1, routed)           0.000     2.584    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_29_n_0
    SLICE_X31Y49         MUXF8 (Prop_muxf8_I0_O)      0.023     2.607 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_14/O
                         net (fo=1, routed)           0.292     2.899    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_14_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I3_O)        0.112     3.011 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_5/O
                         net (fo=1, routed)           0.000     3.011    dispDriver/encode_R/genblk1.balance_acc[0]_i_5_n_0
    SLICE_X35Y50         MUXF7 (Prop_muxf7_I1_O)      0.065     3.076 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          0.500     3.576    dispDriver/encode_B/genblk1.TMDS_reg[1]_0
    SLICE_X41Y46         LUT3 (Prop_lut3_I1_O)        0.108     3.684 r  dispDriver/encode_B/genblk1.TMDS[1]_i_1/O
                         net (fo=1, routed)           0.000     3.684    dispDriver/encode_B/genblk1.TMDS[1]_i_1_n_0
    SLICE_X41Y46         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.861     2.022    dispDriver/encode_B/pixclk
    SLICE_X41Y46         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/C
                         clock pessimism             -0.247     1.776    
                         clock uncertainty            0.207     1.982    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.091     2.073    dispDriver/encode_B/genblk1.TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           3.684    
  -------------------------------------------------------------------
                         slack                                  1.611    

Slack (MET) :             1.616ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.979ns (43.890%)  route 1.252ns (56.110%))
  Logic Levels:           8  (LUT5=1 LUT6=3 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.563     1.475    mem/disMem/memory_reg_2048_2175_27_27/WCLK
    SLICE_X24Y47         RAMD64E                                      r  mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.863 r  mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/O
                         net (fo=1, routed)           0.000     1.863    mem/disMem/memory_reg_2048_2175_27_27/DPO0
    SLICE_X24Y47         MUXF7 (Prop_muxf7_I0_O)      0.062     1.925 r  mem/disMem/memory_reg_2048_2175_27_27/F7.DP/O
                         net (fo=1, routed)           0.140     2.065    dispDriver/encode_R/genblk1.balance_acc[0]_i_57_0
    SLICE_X25Y48         LUT6 (Prop_lut6_I0_O)        0.108     2.173 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_141/O
                         net (fo=1, routed)           0.296     2.468    dispDriver/encode_R/genblk1.balance_acc[0]_i_141_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I5_O)        0.045     2.513 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_57/O
                         net (fo=1, routed)           0.000     2.513    dispDriver/encode_R/genblk1.balance_acc[0]_i_57_n_0
    SLICE_X31Y49         MUXF7 (Prop_muxf7_I0_O)      0.071     2.584 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_29/O
                         net (fo=1, routed)           0.000     2.584    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_29_n_0
    SLICE_X31Y49         MUXF8 (Prop_muxf8_I0_O)      0.023     2.607 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_14/O
                         net (fo=1, routed)           0.292     2.899    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_14_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I3_O)        0.112     3.011 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_5/O
                         net (fo=1, routed)           0.000     3.011    dispDriver/encode_R/genblk1.balance_acc[0]_i_5_n_0
    SLICE_X35Y50         MUXF7 (Prop_muxf7_I1_O)      0.065     3.076 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          0.524     3.601    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X40Y47         LUT5 (Prop_lut5_I0_O)        0.105     3.706 r  dispDriver/encode_R/genblk1.TMDS[5]_i_1__0/O
                         net (fo=1, routed)           0.000     3.706    dispDriver/encode_R/genblk1.TMDS[5]_i_1__0_n_0
    SLICE_X40Y47         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.862     2.023    dispDriver/encode_R/pixclk
    SLICE_X40Y47         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/C
                         clock pessimism             -0.247     1.777    
                         clock uncertainty            0.207     1.983    
    SLICE_X40Y47         FDRE (Hold_fdre_C_D)         0.107     2.090    dispDriver/encode_R/genblk1.TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           3.706    
  -------------------------------------------------------------------
                         slack                                  1.616    

Slack (MET) :             1.628ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_G/genblk1.TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 0.982ns (43.838%)  route 1.258ns (56.162%))
  Logic Levels:           8  (LUT3=1 LUT6=3 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.563     1.475    mem/disMem/memory_reg_2048_2175_27_27/WCLK
    SLICE_X24Y47         RAMD64E                                      r  mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.863 r  mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/O
                         net (fo=1, routed)           0.000     1.863    mem/disMem/memory_reg_2048_2175_27_27/DPO0
    SLICE_X24Y47         MUXF7 (Prop_muxf7_I0_O)      0.062     1.925 r  mem/disMem/memory_reg_2048_2175_27_27/F7.DP/O
                         net (fo=1, routed)           0.140     2.065    dispDriver/encode_R/genblk1.balance_acc[0]_i_57_0
    SLICE_X25Y48         LUT6 (Prop_lut6_I0_O)        0.108     2.173 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_141/O
                         net (fo=1, routed)           0.296     2.468    dispDriver/encode_R/genblk1.balance_acc[0]_i_141_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I5_O)        0.045     2.513 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_57/O
                         net (fo=1, routed)           0.000     2.513    dispDriver/encode_R/genblk1.balance_acc[0]_i_57_n_0
    SLICE_X31Y49         MUXF7 (Prop_muxf7_I0_O)      0.071     2.584 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_29/O
                         net (fo=1, routed)           0.000     2.584    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_29_n_0
    SLICE_X31Y49         MUXF8 (Prop_muxf8_I0_O)      0.023     2.607 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_14/O
                         net (fo=1, routed)           0.292     2.899    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_14_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I3_O)        0.112     3.011 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_5/O
                         net (fo=1, routed)           0.000     3.011    dispDriver/encode_R/genblk1.balance_acc[0]_i_5_n_0
    SLICE_X35Y50         MUXF7 (Prop_muxf7_I1_O)      0.065     3.076 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          0.531     3.607    dispDriver/encode_G/genblk1.TMDS_reg[5]_0
    SLICE_X39Y45         LUT3 (Prop_lut3_I1_O)        0.108     3.715 r  dispDriver/encode_G/genblk1.TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000     3.715    dispDriver/encode_G/genblk1.TMDS[5]_i_1_n_0
    SLICE_X39Y45         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.859     2.020    dispDriver/encode_G/pixclk
    SLICE_X39Y45         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/C
                         clock pessimism             -0.247     1.774    
                         clock uncertainty            0.207     1.980    
    SLICE_X39Y45         FDRE (Hold_fdre_C_D)         0.107     2.087    dispDriver/encode_G/genblk1.TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           3.715    
  -------------------------------------------------------------------
                         slack                                  1.628    

Slack (MET) :             1.635ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 0.982ns (43.965%)  route 1.252ns (56.035%))
  Logic Levels:           8  (LUT5=1 LUT6=3 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.563     1.475    mem/disMem/memory_reg_2048_2175_27_27/WCLK
    SLICE_X24Y47         RAMD64E                                      r  mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.863 f  mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/O
                         net (fo=1, routed)           0.000     1.863    mem/disMem/memory_reg_2048_2175_27_27/DPO0
    SLICE_X24Y47         MUXF7 (Prop_muxf7_I0_O)      0.062     1.925 f  mem/disMem/memory_reg_2048_2175_27_27/F7.DP/O
                         net (fo=1, routed)           0.140     2.065    dispDriver/encode_R/genblk1.balance_acc[0]_i_57_0
    SLICE_X25Y48         LUT6 (Prop_lut6_I0_O)        0.108     2.173 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_141/O
                         net (fo=1, routed)           0.296     2.468    dispDriver/encode_R/genblk1.balance_acc[0]_i_141_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I5_O)        0.045     2.513 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_57/O
                         net (fo=1, routed)           0.000     2.513    dispDriver/encode_R/genblk1.balance_acc[0]_i_57_n_0
    SLICE_X31Y49         MUXF7 (Prop_muxf7_I0_O)      0.071     2.584 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_29/O
                         net (fo=1, routed)           0.000     2.584    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_29_n_0
    SLICE_X31Y49         MUXF8 (Prop_muxf8_I0_O)      0.023     2.607 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_14/O
                         net (fo=1, routed)           0.292     2.899    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_14_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I3_O)        0.112     3.011 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_5/O
                         net (fo=1, routed)           0.000     3.011    dispDriver/encode_R/genblk1.balance_acc[0]_i_5_n_0
    SLICE_X35Y50         MUXF7 (Prop_muxf7_I1_O)      0.065     3.076 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          0.524     3.601    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X40Y47         LUT5 (Prop_lut5_I0_O)        0.108     3.709 r  dispDriver/encode_R/genblk1.TMDS[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.709    dispDriver/encode_R/TMDS0[0]
    SLICE_X40Y47         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.862     2.023    dispDriver/encode_R/pixclk
    SLICE_X40Y47         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/C
                         clock pessimism             -0.247     1.777    
                         clock uncertainty            0.207     1.983    
    SLICE_X40Y47         FDRE (Hold_fdre_C_D)         0.091     2.074    dispDriver/encode_R/genblk1.TMDS_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           3.709    
  -------------------------------------------------------------------
                         slack                                  1.635    

Slack (MET) :             1.643ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_G/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 0.982ns (43.838%)  route 1.258ns (56.162%))
  Logic Levels:           8  (LUT3=1 LUT6=3 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.563     1.475    mem/disMem/memory_reg_2048_2175_27_27/WCLK
    SLICE_X24Y47         RAMD64E                                      r  mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.863 r  mem/disMem/memory_reg_2048_2175_27_27/DP.LOW/O
                         net (fo=1, routed)           0.000     1.863    mem/disMem/memory_reg_2048_2175_27_27/DPO0
    SLICE_X24Y47         MUXF7 (Prop_muxf7_I0_O)      0.062     1.925 r  mem/disMem/memory_reg_2048_2175_27_27/F7.DP/O
                         net (fo=1, routed)           0.140     2.065    dispDriver/encode_R/genblk1.balance_acc[0]_i_57_0
    SLICE_X25Y48         LUT6 (Prop_lut6_I0_O)        0.108     2.173 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_141/O
                         net (fo=1, routed)           0.296     2.468    dispDriver/encode_R/genblk1.balance_acc[0]_i_141_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I5_O)        0.045     2.513 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_57/O
                         net (fo=1, routed)           0.000     2.513    dispDriver/encode_R/genblk1.balance_acc[0]_i_57_n_0
    SLICE_X31Y49         MUXF7 (Prop_muxf7_I0_O)      0.071     2.584 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_29/O
                         net (fo=1, routed)           0.000     2.584    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_29_n_0
    SLICE_X31Y49         MUXF8 (Prop_muxf8_I0_O)      0.023     2.607 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_14/O
                         net (fo=1, routed)           0.292     2.899    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_14_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I3_O)        0.112     3.011 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_5/O
                         net (fo=1, routed)           0.000     3.011    dispDriver/encode_R/genblk1.balance_acc[0]_i_5_n_0
    SLICE_X35Y50         MUXF7 (Prop_muxf7_I1_O)      0.065     3.076 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          0.531     3.607    dispDriver/encode_G/genblk1.TMDS_reg[5]_0
    SLICE_X39Y45         LUT3 (Prop_lut3_I1_O)        0.108     3.715 r  dispDriver/encode_G/genblk1.TMDS[2]_i_1__0/O
                         net (fo=1, routed)           0.000     3.715    dispDriver/encode_G/genblk1.TMDS[2]_i_1__0_n_0
    SLICE_X39Y45         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.859     2.020    dispDriver/encode_G/pixclk
    SLICE_X39Y45         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/C
                         clock pessimism             -0.247     1.774    
                         clock uncertainty            0.207     1.980    
    SLICE_X39Y45         FDRE (Hold_fdre_C_D)         0.092     2.072    dispDriver/encode_G/genblk1.TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           3.715    
  -------------------------------------------------------------------
                         slack                                  1.643    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  DCM_TMDS_CLKFX
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TMDSn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.429ns  (logic 2.315ns (42.640%)  route 3.114ns (57.360%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.754     5.426    dispDriver/clk_TMDS
    SLICE_X40Y44         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           3.114     8.996    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_OB)    1.859    10.855 r  dispDriver/genblk1.OBUFDS_green/OB
                         net (fo=0)                   0.000    10.855    TMDSn[1]
    B20                                                               r  TMDSn[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TMDSp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.428ns  (logic 2.314ns (42.630%)  route 3.114ns (57.370%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.754     5.426    dispDriver/clk_TMDS
    SLICE_X40Y44         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           3.114     8.996    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_O)     1.858    10.854 r  dispDriver/genblk1.OBUFDS_green/O
                         net (fo=0)                   0.000    10.854    TMDSp[1]
    C20                                                               r  TMDSp[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TMDSn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.292ns  (logic 2.320ns (43.839%)  route 2.972ns (56.161%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.754     5.426    dispDriver/clk_TMDS
    SLICE_X41Y44         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           2.972     8.854    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_OB)    1.864    10.718 r  dispDriver/genblk1.OBUFDS_red/OB
                         net (fo=0)                   0.000    10.718    TMDSn[2]
    A20                                                               r  TMDSn[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TMDSp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.291ns  (logic 2.319ns (43.828%)  route 2.972ns (56.172%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.754     5.426    dispDriver/clk_TMDS
    SLICE_X41Y44         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           2.972     8.854    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_O)     1.863    10.717 r  dispDriver/genblk1.OBUFDS_red/O
                         net (fo=0)                   0.000    10.717    TMDSp[2]
    B19                                                               r  TMDSp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TMDSn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.247ns  (logic 2.317ns (44.155%)  route 2.930ns (55.845%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.754     5.426    dispDriver/clk_TMDS
    SLICE_X41Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           2.930     8.812    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_OB)    1.861    10.673 r  dispDriver/genblk1.OBUFDS_blue/OB
                         net (fo=0)                   0.000    10.673    TMDSn[0]
    D20                                                               r  TMDSn[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TMDSp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.246ns  (logic 2.316ns (44.144%)  route 2.930ns (55.856%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.754     5.426    dispDriver/clk_TMDS
    SLICE_X41Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           2.930     8.812    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_O)     1.860    10.672 r  dispDriver/genblk1.OBUFDS_blue/O
                         net (fo=0)                   0.000    10.672    TMDSp[0]
    D19                                                               r  TMDSp[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TMDSp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.767ns  (logic 0.950ns (53.746%)  route 0.817ns (46.254%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.592     1.506    dispDriver/clk_TMDS
    SLICE_X41Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           0.817     2.465    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_O)     0.809     3.273 r  dispDriver/genblk1.OBUFDS_blue/O
                         net (fo=0)                   0.000     3.273    TMDSp[0]
    D19                                                               r  TMDSp[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TMDSn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.768ns  (logic 0.951ns (53.773%)  route 0.817ns (46.227%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.592     1.506    dispDriver/clk_TMDS
    SLICE_X41Y43         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           0.817     2.465    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_OB)    0.810     3.274 r  dispDriver/genblk1.OBUFDS_blue/OB
                         net (fo=0)                   0.000     3.274    TMDSn[0]
    D20                                                               r  TMDSn[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TMDSp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.799ns  (logic 0.953ns (52.967%)  route 0.846ns (47.033%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.592     1.506    dispDriver/clk_TMDS
    SLICE_X41Y44         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           0.846     2.493    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_O)     0.812     3.305 r  dispDriver/genblk1.OBUFDS_red/O
                         net (fo=0)                   0.000     3.305    TMDSp[2]
    B19                                                               r  TMDSp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TMDSn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.800ns  (logic 0.954ns (52.994%)  route 0.846ns (47.006%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.592     1.506    dispDriver/clk_TMDS
    SLICE_X41Y44         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           0.846     2.493    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_OB)    0.813     3.306 r  dispDriver/genblk1.OBUFDS_red/OB
                         net (fo=0)                   0.000     3.306    TMDSn[2]
    A20                                                               r  TMDSn[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TMDSp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.847ns  (logic 0.948ns (51.320%)  route 0.899ns (48.680%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.592     1.506    dispDriver/clk_TMDS
    SLICE_X40Y44         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           0.899     2.546    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_O)     0.807     3.353 r  dispDriver/genblk1.OBUFDS_green/O
                         net (fo=0)                   0.000     3.353    TMDSp[1]
    C20                                                               r  TMDSp[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TMDSn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.848ns  (logic 0.949ns (51.346%)  route 0.899ns (48.654%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.592     1.506    dispDriver/clk_TMDS
    SLICE_X40Y44         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           0.899     2.546    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_OB)    0.808     3.354 r  dispDriver/genblk1.OBUFDS_green/OB
                         net (fo=0)                   0.000     3.354    TMDSn[1]
    B20                                                               r  TMDSn[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  MMCM_pix_clock
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            TMDSn_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.728ns  (logic 1.942ns (28.867%)  route 4.786ns (71.137%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock fall edge)
                                                   5000.000  5000.000 f  
    K17                                               0.000  5000.000 f  clk (IN)
                         net (fo=0)                   0.000  5000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  5001.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  5003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  5003.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680  5005.349    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538  5001.811 f  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760  5003.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  5003.672 f  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          3.026  5006.698    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_OB)    1.841  5008.539 r  dispDriver/genblk1.OBUFDS_clock/OB
                         net (fo=0)                   0.000  5008.539    TMDSn_clock
    H17                                                               r  TMDSn_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            TMDSp_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.727ns  (logic 1.941ns (28.856%)  route 4.786ns (71.147%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock fall edge)
                                                   5000.000  5000.000 f  
    K17                                               0.000  5000.000 f  clk (IN)
                         net (fo=0)                   0.000  5000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  5001.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  5003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  5003.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680  5005.349    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538  5001.811 f  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760  5003.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  5003.672 f  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          3.026  5006.698    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_O)     1.840  5008.538 f  dispDriver/genblk1.OBUFDS_clock/O
                         net (fo=0)                   0.000  5008.538    TMDSp_clock
    H16                                                               f  TMDSp_clock (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            TMDSp_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.028ns  (logic 0.815ns (40.182%)  route 1.213ns (59.818%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.731     1.646    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_O)     0.789     2.435 r  dispDriver/genblk1.OBUFDS_clock/O
                         net (fo=0)                   0.000     2.435    TMDSp_clock
    H16                                                               r  TMDSp_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            TMDSn_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.029ns  (logic 0.816ns (40.212%)  route 1.213ns (59.788%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.731     1.646    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_OB)    0.790     2.436 r  dispDriver/genblk1.OBUFDS_clock/OB
                         net (fo=0)                   0.000     2.436    TMDSn_clock
    H17                                                               r  TMDSn_clock (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 register_file/register_reg[1][2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.046ns  (logic 3.941ns (48.985%)  route 4.105ns (51.015%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.669     5.338    register_file/clk_IBUF_BUFG
    SLICE_X27Y34         FDRE                                         r  register_file/register_reg[1][2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y34         FDRE (Prop_fdre_C_Q)         0.456     5.794 r  register_file/register_reg[1][2]_lopt_replica/Q
                         net (fo=1, routed)           4.105     9.899    lopt_2
    G14                  OBUF (Prop_obuf_I_O)         3.485    13.384 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.384    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[1][3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.916ns  (logic 3.966ns (50.097%)  route 3.951ns (49.903%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.668     5.337    register_file/clk_IBUF_BUFG
    SLICE_X25Y37         FDRE                                         r  register_file/register_reg[1][3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDRE (Prop_fdre_C_Q)         0.456     5.793 r  register_file/register_reg[1][3]_lopt_replica/Q
                         net (fo=1, routed)           3.951     9.743    lopt_3
    D18                  OBUF (Prop_obuf_I_O)         3.510    13.253 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.253    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[1][0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.867ns  (logic 3.987ns (58.061%)  route 2.880ns (41.939%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.671     5.340    register_file/clk_IBUF_BUFG
    SLICE_X27Y35         FDRE                                         r  register_file/register_reg[1][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y35         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  register_file/register_reg[1][0]_lopt_replica/Q
                         net (fo=1, routed)           2.880     8.676    lopt
    M14                  OBUF (Prop_obuf_I_O)         3.531    12.207 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.207    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[1][1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.743ns  (logic 3.995ns (59.252%)  route 2.747ns (40.748%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.668     5.337    register_file/clk_IBUF_BUFG
    SLICE_X27Y33         FDRE                                         r  register_file/register_reg[1][1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.456     5.793 r  register_file/register_reg[1][1]_lopt_replica/Q
                         net (fo=1, routed)           2.747     8.540    lopt_1
    M15                  OBUF (Prop_obuf_I_O)         3.539    12.079 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.079    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            control_unit/mainDecoder/ALUSrcA_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.105ns  (logic 0.718ns (34.113%)  route 1.387ns (65.887%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.664     5.333    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X22Y33         FDCE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDCE (Prop_fdce_C_Q)         0.419     5.752 r  control_unit/mainDecoder/FSM_onehot_state_reg[11]/Q
                         net (fo=4, routed)           1.055     6.807    control_unit/mainDecoder/FSM_onehot_state_reg_n_0_[11]
    SLICE_X22Y33         LUT2 (Prop_lut2_I0_O)        0.299     7.106 r  control_unit/mainDecoder/ALUSrcA_reg[1]_i_1/O
                         net (fo=1, routed)           0.332     7.438    control_unit/mainDecoder/ALUSrcA_reg[1]_i_1_n_0
    SLICE_X22Y34         LDCE                                         r  control_unit/mainDecoder/ALUSrcA_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            control_unit/mainDecoder/ALUSrcB_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.886ns  (logic 0.747ns (39.610%)  route 1.139ns (60.390%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.667     5.336    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X22Y35         FDCE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDCE (Prop_fdce_C_Q)         0.419     5.755 r  control_unit/mainDecoder/FSM_onehot_state_reg[9]/Q
                         net (fo=6, routed)           0.663     6.417    control_unit/mainDecoder/Q[1]
    SLICE_X22Y33         LUT2 (Prop_lut2_I0_O)        0.328     6.745 r  control_unit/mainDecoder/ALUSrcB_reg[0]_i_1/O
                         net (fo=1, routed)           0.476     7.222    control_unit/mainDecoder/ALUSrcB_reg[0]_i_1_n_0
    SLICE_X22Y34         LDCE                                         r  control_unit/mainDecoder/ALUSrcB_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            control_unit/mainDecoder/ResultSrc_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.120ns  (logic 0.456ns (40.706%)  route 0.664ns (59.293%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.667     5.336    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X22Y35         FDPE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDPE (Prop_fdpe_C_Q)         0.456     5.792 r  control_unit/mainDecoder/FSM_onehot_state_reg[2]/Q
                         net (fo=7, routed)           0.664     6.456    control_unit/mainDecoder/p_0_in
    SLICE_X23Y32         LDCE                                         r  control_unit/mainDecoder/ResultSrc_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            control_unit/mainDecoder/ALUSrcB_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.014ns  (logic 0.456ns (44.988%)  route 0.558ns (55.012%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.667     5.336    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X22Y35         FDPE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDPE (Prop_fdpe_C_Q)         0.456     5.792 r  control_unit/mainDecoder/FSM_onehot_state_reg[2]/Q
                         net (fo=7, routed)           0.558     6.349    control_unit/mainDecoder/p_0_in
    SLICE_X22Y34         LDCE                                         r  control_unit/mainDecoder/ALUSrcB_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            control_unit/mainDecoder/ALUSrcA_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.945ns  (logic 0.419ns (44.334%)  route 0.526ns (55.666%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.667     5.336    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X22Y35         FDCE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDCE (Prop_fdce_C_Q)         0.419     5.755 r  control_unit/mainDecoder/FSM_onehot_state_reg[9]/Q
                         net (fo=6, routed)           0.526     6.281    control_unit/mainDecoder/Q[1]
    SLICE_X22Y34         LDCE                                         r  control_unit/mainDecoder/ALUSrcA_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            control_unit/mainDecoder/ALUSrcA_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.128ns (37.526%)  route 0.213ns (62.474%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.558     1.470    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X22Y35         FDCE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDCE (Prop_fdce_C_Q)         0.128     1.598 r  control_unit/mainDecoder/FSM_onehot_state_reg[9]/Q
                         net (fo=6, routed)           0.213     1.811    control_unit/mainDecoder/Q[1]
    SLICE_X22Y34         LDCE                                         r  control_unit/mainDecoder/ALUSrcA_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            control_unit/mainDecoder/ALUSrcB_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.141ns (40.331%)  route 0.209ns (59.669%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.558     1.470    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X22Y35         FDPE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDPE (Prop_fdpe_C_Q)         0.141     1.611 r  control_unit/mainDecoder/FSM_onehot_state_reg[2]/Q
                         net (fo=7, routed)           0.209     1.820    control_unit/mainDecoder/p_0_in
    SLICE_X22Y34         LDCE                                         r  control_unit/mainDecoder/ALUSrcB_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            control_unit/mainDecoder/ResultSrc_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.141ns (34.289%)  route 0.270ns (65.711%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.558     1.470    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X22Y35         FDPE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDPE (Prop_fdpe_C_Q)         0.141     1.611 r  control_unit/mainDecoder/FSM_onehot_state_reg[2]/Q
                         net (fo=7, routed)           0.270     1.881    control_unit/mainDecoder/p_0_in
    SLICE_X23Y32         LDCE                                         r  control_unit/mainDecoder/ResultSrc_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            control_unit/mainDecoder/ALUSrcA_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.472ns  (logic 0.186ns (39.438%)  route 0.286ns (60.562%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.557     1.469    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X22Y33         FDCE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  control_unit/mainDecoder/FSM_onehot_state_reg[10]/Q
                         net (fo=3, routed)           0.174     1.784    control_unit/mainDecoder/FSM_onehot_state_reg_n_0_[10]
    SLICE_X22Y33         LUT2 (Prop_lut2_I1_O)        0.045     1.829 r  control_unit/mainDecoder/ALUSrcA_reg[1]_i_1/O
                         net (fo=1, routed)           0.112     1.941    control_unit/mainDecoder/ALUSrcA_reg[1]_i_1_n_0
    SLICE_X22Y34         LDCE                                         r  control_unit/mainDecoder/ALUSrcA_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            control_unit/mainDecoder/ALUSrcB_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.557ns  (logic 0.227ns (40.739%)  route 0.330ns (59.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.557     1.469    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X22Y33         FDCE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDCE (Prop_fdce_C_Q)         0.128     1.597 r  control_unit/mainDecoder/FSM_onehot_state_reg[11]/Q
                         net (fo=4, routed)           0.161     1.758    control_unit/mainDecoder/FSM_onehot_state_reg_n_0_[11]
    SLICE_X22Y33         LUT2 (Prop_lut2_I1_O)        0.099     1.857 r  control_unit/mainDecoder/ALUSrcB_reg[0]_i_1/O
                         net (fo=1, routed)           0.169     2.026    control_unit/mainDecoder/ALUSrcB_reg[0]_i_1_n_0
    SLICE_X22Y34         LDCE                                         r  control_unit/mainDecoder/ALUSrcB_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[1][1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.225ns  (logic 1.381ns (62.054%)  route 0.844ns (37.946%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.560     1.472    register_file/clk_IBUF_BUFG
    SLICE_X27Y33         FDRE                                         r  register_file/register_reg[1][1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  register_file/register_reg[1][1]_lopt_replica/Q
                         net (fo=1, routed)           0.844     2.458    lopt_1
    M15                  OBUF (Prop_obuf_I_O)         1.240     3.698 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.698    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[1][0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.277ns  (logic 1.373ns (60.298%)  route 0.904ns (39.702%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.561     1.473    register_file/clk_IBUF_BUFG
    SLICE_X27Y35         FDRE                                         r  register_file/register_reg[1][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y35         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  register_file/register_reg[1][0]_lopt_replica/Q
                         net (fo=1, routed)           0.904     2.518    lopt
    M14                  OBUF (Prop_obuf_I_O)         1.232     3.750 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.750    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[1][2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.721ns  (logic 1.328ns (48.805%)  route 1.393ns (51.195%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.561     1.473    register_file/clk_IBUF_BUFG
    SLICE_X27Y34         FDRE                                         r  register_file/register_reg[1][2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y34         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  register_file/register_reg[1][2]_lopt_replica/Q
                         net (fo=1, routed)           1.393     3.007    lopt_2
    G14                  OBUF (Prop_obuf_I_O)         1.187     4.194 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.194    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[1][3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.737ns  (logic 1.352ns (49.387%)  route 1.386ns (50.613%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.559     1.471    register_file/clk_IBUF_BUFG
    SLICE_X25Y37         FDRE                                         r  register_file/register_reg[1][3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  register_file/register_reg[1][3]_lopt_replica/Q
                         net (fo=1, routed)           1.386     2.998    lopt_3
    D18                  OBUF (Prop_obuf_I_O)         1.211     4.209 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.209    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfb_in
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKFBOUT
                            (clock source 'clkfb_in'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/MMCME2_BASE_INST/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.147%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb_in fall edge)
                                                   1000.000  1000.000 f  
    K17                                               0.000  1000.000 f  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  1001.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  1003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1003.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.680  1005.349    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538  1001.811 f  dispDriver/MMCME2_BASE_INST/CLKFBOUT
                         net (fo=1, routed)           1.760  1003.571    dispDriver/clkfb_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101  1003.672 f  dispDriver/BUFG_CLKFB/O
                         net (fo=1, routed)           1.677  1005.349    dispDriver/clkfb_out
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  dispDriver/MMCME2_BASE_INST/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKFBOUT
                            (clock source 'clkfb_in'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/MMCME2_BASE_INST/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb_in rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKFBOUT
                         net (fo=1, routed)           0.482     0.889    dispDriver/clkfb_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_CLKFB/O
                         net (fo=1, routed)           0.546     1.460    dispDriver/clkfb_out
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  dispDriver/MMCME2_BASE_INST/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pin

Max Delay          2127 Endpoints
Min Delay          2127 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control_unit/mainDecoder/ALUSrcB_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            mem/disMem/memory_reg_256_383_12_12/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.507ns  (logic 3.653ns (13.781%)  route 22.854ns (86.219%))
  Logic Levels:           19  (LDCE=1 LUT3=2 LUT4=1 LUT5=6 LUT6=9)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         LDCE                         0.000     0.000 r  control_unit/mainDecoder/ALUSrcB_reg[1]/G
    SLICE_X22Y34         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 f  control_unit/mainDecoder/ALUSrcB_reg[1]/Q
                         net (fo=33, routed)          1.506     2.273    control_unit/mainDecoder/ALUSrcB[1]
    SLICE_X17Y32         LUT4 (Prop_lut4_I3_O)        0.124     2.397 r  control_unit/mainDecoder/register[1][0]_i_2/O
                         net (fo=6, routed)           1.136     3.532    control_unit/mainDecoder/register[1][0]_i_2_n_0
    SLICE_X22Y31         LUT6 (Prop_lut6_I5_O)        0.124     3.656 f  control_unit/mainDecoder/Q_i_6__4/O
                         net (fo=1, routed)           0.539     4.196    control_unit/mainDecoder/Q_i_6__4_n_0
    SLICE_X21Y30         LUT3 (Prop_lut3_I0_O)        0.124     4.320 r  control_unit/mainDecoder/Q_i_5__4/O
                         net (fo=1, routed)           0.151     4.471    control_unit/mainDecoder/ALU/as1/c_2
    SLICE_X21Y30         LUT5 (Prop_lut5_I3_O)        0.124     4.595 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=4, routed)           0.317     4.912    control_unit/mainDecoder/ALU/as1/c_3
    SLICE_X21Y31         LUT6 (Prop_lut6_I5_O)        0.124     5.036 r  control_unit/mainDecoder/Q_i_7__3/O
                         net (fo=1, routed)           0.965     6.001    control_unit/mainDecoder/Q_i_7__3_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.125 r  control_unit/mainDecoder/Q_i_6__3/O
                         net (fo=2, routed)           0.875     7.001    control_unit/mainDecoder/ALU/as1/c_8
    SLICE_X18Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.125 r  control_unit/mainDecoder/Q_i_7__2/O
                         net (fo=1, routed)           1.032     8.156    control_unit/mainDecoder/Q_i_7__2_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I0_O)        0.124     8.280 r  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=2, routed)           0.833     9.113    control_unit/mainDecoder/ALU/as1/c_13
    SLICE_X15Y36         LUT6 (Prop_lut6_I5_O)        0.124     9.237 r  control_unit/mainDecoder/Q_i_6__1/O
                         net (fo=1, routed)           0.770    10.007    control_unit/mainDecoder/Q_i_6__1_n_0
    SLICE_X14Y34         LUT6 (Prop_lut6_I0_O)        0.124    10.131 r  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.865    10.996    control_unit/mainDecoder/ALU/as1/c_18
    SLICE_X13Y33         LUT5 (Prop_lut5_I0_O)        0.124    11.120 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=2, routed)           1.227    12.347    control_unit/mainDecoder/ALU/as1/c_20
    SLICE_X13Y32         LUT5 (Prop_lut5_I0_O)        0.152    12.499 r  control_unit/mainDecoder/Q_i_2__2/O
                         net (fo=4, routed)           0.961    13.460    control_unit/mainDecoder/ALU/as1/c_22
    SLICE_X11Y31         LUT5 (Prop_lut5_I0_O)        0.326    13.786 r  control_unit/mainDecoder/Q_i_2__1/O
                         net (fo=3, routed)           0.844    14.630    control_unit/mainDecoder/ALU/as1/c_24
    SLICE_X14Y30         LUT5 (Prop_lut5_I0_O)        0.118    14.748 r  control_unit/mainDecoder/Q_i_2__0/O
                         net (fo=3, routed)           0.785    15.532    control_unit/mainDecoder/ALU/as1/c_26
    SLICE_X15Y30         LUT5 (Prop_lut5_I2_O)        0.352    15.884 f  control_unit/mainDecoder/Q_i_1__96/O
                         net (fo=3, routed)           0.819    16.703    control_unit/mainDecoder/ALUResult[16]
    SLICE_X14Y31         LUT6 (Prop_lut6_I2_O)        0.326    17.029 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_6/O
                         net (fo=1, routed)           0.952    17.981    control_unit/mainDecoder/memory_reg_0_127_8_8_i_6_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I3_O)        0.124    18.105 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_5/O
                         net (fo=24, routed)          2.137    20.242    buf_reg_6/genblk1[4].reg1/d/Zero
    SLICE_X17Y37         LUT3 (Prop_lut3_I1_O)        0.124    20.366 r  buf_reg_6/genblk1[4].reg1/d/memory_reg_0_127_12_12_i_1/O
                         net (fo=76, routed)          6.140    26.507    mem/disMem/memory_reg_256_383_12_12/D
    SLICE_X42Y66         RAMD64E                                      r  mem/disMem/memory_reg_256_383_12_12/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.556     4.948    mem/disMem/memory_reg_256_383_12_12/WCLK
    SLICE_X42Y66         RAMD64E                                      r  mem/disMem/memory_reg_256_383_12_12/DP.HIGH/CLK

Slack:                    inf
  Source:                 control_unit/mainDecoder/ALUSrcB_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            mem/disMem/memory_reg_256_383_12_12/DP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.507ns  (logic 3.653ns (13.781%)  route 22.854ns (86.219%))
  Logic Levels:           19  (LDCE=1 LUT3=2 LUT4=1 LUT5=6 LUT6=9)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         LDCE                         0.000     0.000 r  control_unit/mainDecoder/ALUSrcB_reg[1]/G
    SLICE_X22Y34         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 f  control_unit/mainDecoder/ALUSrcB_reg[1]/Q
                         net (fo=33, routed)          1.506     2.273    control_unit/mainDecoder/ALUSrcB[1]
    SLICE_X17Y32         LUT4 (Prop_lut4_I3_O)        0.124     2.397 r  control_unit/mainDecoder/register[1][0]_i_2/O
                         net (fo=6, routed)           1.136     3.532    control_unit/mainDecoder/register[1][0]_i_2_n_0
    SLICE_X22Y31         LUT6 (Prop_lut6_I5_O)        0.124     3.656 f  control_unit/mainDecoder/Q_i_6__4/O
                         net (fo=1, routed)           0.539     4.196    control_unit/mainDecoder/Q_i_6__4_n_0
    SLICE_X21Y30         LUT3 (Prop_lut3_I0_O)        0.124     4.320 r  control_unit/mainDecoder/Q_i_5__4/O
                         net (fo=1, routed)           0.151     4.471    control_unit/mainDecoder/ALU/as1/c_2
    SLICE_X21Y30         LUT5 (Prop_lut5_I3_O)        0.124     4.595 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=4, routed)           0.317     4.912    control_unit/mainDecoder/ALU/as1/c_3
    SLICE_X21Y31         LUT6 (Prop_lut6_I5_O)        0.124     5.036 r  control_unit/mainDecoder/Q_i_7__3/O
                         net (fo=1, routed)           0.965     6.001    control_unit/mainDecoder/Q_i_7__3_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.125 r  control_unit/mainDecoder/Q_i_6__3/O
                         net (fo=2, routed)           0.875     7.001    control_unit/mainDecoder/ALU/as1/c_8
    SLICE_X18Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.125 r  control_unit/mainDecoder/Q_i_7__2/O
                         net (fo=1, routed)           1.032     8.156    control_unit/mainDecoder/Q_i_7__2_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I0_O)        0.124     8.280 r  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=2, routed)           0.833     9.113    control_unit/mainDecoder/ALU/as1/c_13
    SLICE_X15Y36         LUT6 (Prop_lut6_I5_O)        0.124     9.237 r  control_unit/mainDecoder/Q_i_6__1/O
                         net (fo=1, routed)           0.770    10.007    control_unit/mainDecoder/Q_i_6__1_n_0
    SLICE_X14Y34         LUT6 (Prop_lut6_I0_O)        0.124    10.131 r  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.865    10.996    control_unit/mainDecoder/ALU/as1/c_18
    SLICE_X13Y33         LUT5 (Prop_lut5_I0_O)        0.124    11.120 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=2, routed)           1.227    12.347    control_unit/mainDecoder/ALU/as1/c_20
    SLICE_X13Y32         LUT5 (Prop_lut5_I0_O)        0.152    12.499 r  control_unit/mainDecoder/Q_i_2__2/O
                         net (fo=4, routed)           0.961    13.460    control_unit/mainDecoder/ALU/as1/c_22
    SLICE_X11Y31         LUT5 (Prop_lut5_I0_O)        0.326    13.786 r  control_unit/mainDecoder/Q_i_2__1/O
                         net (fo=3, routed)           0.844    14.630    control_unit/mainDecoder/ALU/as1/c_24
    SLICE_X14Y30         LUT5 (Prop_lut5_I0_O)        0.118    14.748 r  control_unit/mainDecoder/Q_i_2__0/O
                         net (fo=3, routed)           0.785    15.532    control_unit/mainDecoder/ALU/as1/c_26
    SLICE_X15Y30         LUT5 (Prop_lut5_I2_O)        0.352    15.884 f  control_unit/mainDecoder/Q_i_1__96/O
                         net (fo=3, routed)           0.819    16.703    control_unit/mainDecoder/ALUResult[16]
    SLICE_X14Y31         LUT6 (Prop_lut6_I2_O)        0.326    17.029 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_6/O
                         net (fo=1, routed)           0.952    17.981    control_unit/mainDecoder/memory_reg_0_127_8_8_i_6_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I3_O)        0.124    18.105 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_5/O
                         net (fo=24, routed)          2.137    20.242    buf_reg_6/genblk1[4].reg1/d/Zero
    SLICE_X17Y37         LUT3 (Prop_lut3_I1_O)        0.124    20.366 r  buf_reg_6/genblk1[4].reg1/d/memory_reg_0_127_12_12_i_1/O
                         net (fo=76, routed)          6.140    26.507    mem/disMem/memory_reg_256_383_12_12/D
    SLICE_X42Y66         RAMD64E                                      r  mem/disMem/memory_reg_256_383_12_12/DP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.556     4.948    mem/disMem/memory_reg_256_383_12_12/WCLK
    SLICE_X42Y66         RAMD64E                                      r  mem/disMem/memory_reg_256_383_12_12/DP.LOW/CLK

Slack:                    inf
  Source:                 control_unit/mainDecoder/ALUSrcB_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            mem/disMem/memory_reg_256_383_12_12/SP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.507ns  (logic 3.653ns (13.781%)  route 22.854ns (86.219%))
  Logic Levels:           19  (LDCE=1 LUT3=2 LUT4=1 LUT5=6 LUT6=9)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         LDCE                         0.000     0.000 r  control_unit/mainDecoder/ALUSrcB_reg[1]/G
    SLICE_X22Y34         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 f  control_unit/mainDecoder/ALUSrcB_reg[1]/Q
                         net (fo=33, routed)          1.506     2.273    control_unit/mainDecoder/ALUSrcB[1]
    SLICE_X17Y32         LUT4 (Prop_lut4_I3_O)        0.124     2.397 r  control_unit/mainDecoder/register[1][0]_i_2/O
                         net (fo=6, routed)           1.136     3.532    control_unit/mainDecoder/register[1][0]_i_2_n_0
    SLICE_X22Y31         LUT6 (Prop_lut6_I5_O)        0.124     3.656 f  control_unit/mainDecoder/Q_i_6__4/O
                         net (fo=1, routed)           0.539     4.196    control_unit/mainDecoder/Q_i_6__4_n_0
    SLICE_X21Y30         LUT3 (Prop_lut3_I0_O)        0.124     4.320 r  control_unit/mainDecoder/Q_i_5__4/O
                         net (fo=1, routed)           0.151     4.471    control_unit/mainDecoder/ALU/as1/c_2
    SLICE_X21Y30         LUT5 (Prop_lut5_I3_O)        0.124     4.595 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=4, routed)           0.317     4.912    control_unit/mainDecoder/ALU/as1/c_3
    SLICE_X21Y31         LUT6 (Prop_lut6_I5_O)        0.124     5.036 r  control_unit/mainDecoder/Q_i_7__3/O
                         net (fo=1, routed)           0.965     6.001    control_unit/mainDecoder/Q_i_7__3_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.125 r  control_unit/mainDecoder/Q_i_6__3/O
                         net (fo=2, routed)           0.875     7.001    control_unit/mainDecoder/ALU/as1/c_8
    SLICE_X18Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.125 r  control_unit/mainDecoder/Q_i_7__2/O
                         net (fo=1, routed)           1.032     8.156    control_unit/mainDecoder/Q_i_7__2_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I0_O)        0.124     8.280 r  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=2, routed)           0.833     9.113    control_unit/mainDecoder/ALU/as1/c_13
    SLICE_X15Y36         LUT6 (Prop_lut6_I5_O)        0.124     9.237 r  control_unit/mainDecoder/Q_i_6__1/O
                         net (fo=1, routed)           0.770    10.007    control_unit/mainDecoder/Q_i_6__1_n_0
    SLICE_X14Y34         LUT6 (Prop_lut6_I0_O)        0.124    10.131 r  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.865    10.996    control_unit/mainDecoder/ALU/as1/c_18
    SLICE_X13Y33         LUT5 (Prop_lut5_I0_O)        0.124    11.120 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=2, routed)           1.227    12.347    control_unit/mainDecoder/ALU/as1/c_20
    SLICE_X13Y32         LUT5 (Prop_lut5_I0_O)        0.152    12.499 r  control_unit/mainDecoder/Q_i_2__2/O
                         net (fo=4, routed)           0.961    13.460    control_unit/mainDecoder/ALU/as1/c_22
    SLICE_X11Y31         LUT5 (Prop_lut5_I0_O)        0.326    13.786 r  control_unit/mainDecoder/Q_i_2__1/O
                         net (fo=3, routed)           0.844    14.630    control_unit/mainDecoder/ALU/as1/c_24
    SLICE_X14Y30         LUT5 (Prop_lut5_I0_O)        0.118    14.748 r  control_unit/mainDecoder/Q_i_2__0/O
                         net (fo=3, routed)           0.785    15.532    control_unit/mainDecoder/ALU/as1/c_26
    SLICE_X15Y30         LUT5 (Prop_lut5_I2_O)        0.352    15.884 f  control_unit/mainDecoder/Q_i_1__96/O
                         net (fo=3, routed)           0.819    16.703    control_unit/mainDecoder/ALUResult[16]
    SLICE_X14Y31         LUT6 (Prop_lut6_I2_O)        0.326    17.029 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_6/O
                         net (fo=1, routed)           0.952    17.981    control_unit/mainDecoder/memory_reg_0_127_8_8_i_6_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I3_O)        0.124    18.105 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_5/O
                         net (fo=24, routed)          2.137    20.242    buf_reg_6/genblk1[4].reg1/d/Zero
    SLICE_X17Y37         LUT3 (Prop_lut3_I1_O)        0.124    20.366 r  buf_reg_6/genblk1[4].reg1/d/memory_reg_0_127_12_12_i_1/O
                         net (fo=76, routed)          6.140    26.507    mem/disMem/memory_reg_256_383_12_12/D
    SLICE_X42Y66         RAMD64E                                      r  mem/disMem/memory_reg_256_383_12_12/SP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.556     4.948    mem/disMem/memory_reg_256_383_12_12/WCLK
    SLICE_X42Y66         RAMD64E                                      r  mem/disMem/memory_reg_256_383_12_12/SP.HIGH/CLK

Slack:                    inf
  Source:                 control_unit/mainDecoder/ALUSrcB_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            mem/disMem/memory_reg_256_383_12_12/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.507ns  (logic 3.653ns (13.781%)  route 22.854ns (86.219%))
  Logic Levels:           19  (LDCE=1 LUT3=2 LUT4=1 LUT5=6 LUT6=9)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         LDCE                         0.000     0.000 r  control_unit/mainDecoder/ALUSrcB_reg[1]/G
    SLICE_X22Y34         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 f  control_unit/mainDecoder/ALUSrcB_reg[1]/Q
                         net (fo=33, routed)          1.506     2.273    control_unit/mainDecoder/ALUSrcB[1]
    SLICE_X17Y32         LUT4 (Prop_lut4_I3_O)        0.124     2.397 r  control_unit/mainDecoder/register[1][0]_i_2/O
                         net (fo=6, routed)           1.136     3.532    control_unit/mainDecoder/register[1][0]_i_2_n_0
    SLICE_X22Y31         LUT6 (Prop_lut6_I5_O)        0.124     3.656 f  control_unit/mainDecoder/Q_i_6__4/O
                         net (fo=1, routed)           0.539     4.196    control_unit/mainDecoder/Q_i_6__4_n_0
    SLICE_X21Y30         LUT3 (Prop_lut3_I0_O)        0.124     4.320 r  control_unit/mainDecoder/Q_i_5__4/O
                         net (fo=1, routed)           0.151     4.471    control_unit/mainDecoder/ALU/as1/c_2
    SLICE_X21Y30         LUT5 (Prop_lut5_I3_O)        0.124     4.595 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=4, routed)           0.317     4.912    control_unit/mainDecoder/ALU/as1/c_3
    SLICE_X21Y31         LUT6 (Prop_lut6_I5_O)        0.124     5.036 r  control_unit/mainDecoder/Q_i_7__3/O
                         net (fo=1, routed)           0.965     6.001    control_unit/mainDecoder/Q_i_7__3_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.125 r  control_unit/mainDecoder/Q_i_6__3/O
                         net (fo=2, routed)           0.875     7.001    control_unit/mainDecoder/ALU/as1/c_8
    SLICE_X18Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.125 r  control_unit/mainDecoder/Q_i_7__2/O
                         net (fo=1, routed)           1.032     8.156    control_unit/mainDecoder/Q_i_7__2_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I0_O)        0.124     8.280 r  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=2, routed)           0.833     9.113    control_unit/mainDecoder/ALU/as1/c_13
    SLICE_X15Y36         LUT6 (Prop_lut6_I5_O)        0.124     9.237 r  control_unit/mainDecoder/Q_i_6__1/O
                         net (fo=1, routed)           0.770    10.007    control_unit/mainDecoder/Q_i_6__1_n_0
    SLICE_X14Y34         LUT6 (Prop_lut6_I0_O)        0.124    10.131 r  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.865    10.996    control_unit/mainDecoder/ALU/as1/c_18
    SLICE_X13Y33         LUT5 (Prop_lut5_I0_O)        0.124    11.120 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=2, routed)           1.227    12.347    control_unit/mainDecoder/ALU/as1/c_20
    SLICE_X13Y32         LUT5 (Prop_lut5_I0_O)        0.152    12.499 r  control_unit/mainDecoder/Q_i_2__2/O
                         net (fo=4, routed)           0.961    13.460    control_unit/mainDecoder/ALU/as1/c_22
    SLICE_X11Y31         LUT5 (Prop_lut5_I0_O)        0.326    13.786 r  control_unit/mainDecoder/Q_i_2__1/O
                         net (fo=3, routed)           0.844    14.630    control_unit/mainDecoder/ALU/as1/c_24
    SLICE_X14Y30         LUT5 (Prop_lut5_I0_O)        0.118    14.748 r  control_unit/mainDecoder/Q_i_2__0/O
                         net (fo=3, routed)           0.785    15.532    control_unit/mainDecoder/ALU/as1/c_26
    SLICE_X15Y30         LUT5 (Prop_lut5_I2_O)        0.352    15.884 f  control_unit/mainDecoder/Q_i_1__96/O
                         net (fo=3, routed)           0.819    16.703    control_unit/mainDecoder/ALUResult[16]
    SLICE_X14Y31         LUT6 (Prop_lut6_I2_O)        0.326    17.029 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_6/O
                         net (fo=1, routed)           0.952    17.981    control_unit/mainDecoder/memory_reg_0_127_8_8_i_6_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I3_O)        0.124    18.105 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_5/O
                         net (fo=24, routed)          2.137    20.242    buf_reg_6/genblk1[4].reg1/d/Zero
    SLICE_X17Y37         LUT3 (Prop_lut3_I1_O)        0.124    20.366 r  buf_reg_6/genblk1[4].reg1/d/memory_reg_0_127_12_12_i_1/O
                         net (fo=76, routed)          6.140    26.507    mem/disMem/memory_reg_256_383_12_12/D
    SLICE_X42Y66         RAMD64E                                      r  mem/disMem/memory_reg_256_383_12_12/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.556     4.948    mem/disMem/memory_reg_256_383_12_12/WCLK
    SLICE_X42Y66         RAMD64E                                      r  mem/disMem/memory_reg_256_383_12_12/SP.LOW/CLK

Slack:                    inf
  Source:                 control_unit/mainDecoder/ALUSrcB_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            mem/disMem/memory_reg_384_511_12_12/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.366ns  (logic 3.653ns (13.855%)  route 22.713ns (86.145%))
  Logic Levels:           19  (LDCE=1 LUT3=2 LUT4=1 LUT5=6 LUT6=9)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         LDCE                         0.000     0.000 r  control_unit/mainDecoder/ALUSrcB_reg[1]/G
    SLICE_X22Y34         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 f  control_unit/mainDecoder/ALUSrcB_reg[1]/Q
                         net (fo=33, routed)          1.506     2.273    control_unit/mainDecoder/ALUSrcB[1]
    SLICE_X17Y32         LUT4 (Prop_lut4_I3_O)        0.124     2.397 r  control_unit/mainDecoder/register[1][0]_i_2/O
                         net (fo=6, routed)           1.136     3.532    control_unit/mainDecoder/register[1][0]_i_2_n_0
    SLICE_X22Y31         LUT6 (Prop_lut6_I5_O)        0.124     3.656 f  control_unit/mainDecoder/Q_i_6__4/O
                         net (fo=1, routed)           0.539     4.196    control_unit/mainDecoder/Q_i_6__4_n_0
    SLICE_X21Y30         LUT3 (Prop_lut3_I0_O)        0.124     4.320 r  control_unit/mainDecoder/Q_i_5__4/O
                         net (fo=1, routed)           0.151     4.471    control_unit/mainDecoder/ALU/as1/c_2
    SLICE_X21Y30         LUT5 (Prop_lut5_I3_O)        0.124     4.595 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=4, routed)           0.317     4.912    control_unit/mainDecoder/ALU/as1/c_3
    SLICE_X21Y31         LUT6 (Prop_lut6_I5_O)        0.124     5.036 r  control_unit/mainDecoder/Q_i_7__3/O
                         net (fo=1, routed)           0.965     6.001    control_unit/mainDecoder/Q_i_7__3_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.125 r  control_unit/mainDecoder/Q_i_6__3/O
                         net (fo=2, routed)           0.875     7.001    control_unit/mainDecoder/ALU/as1/c_8
    SLICE_X18Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.125 r  control_unit/mainDecoder/Q_i_7__2/O
                         net (fo=1, routed)           1.032     8.156    control_unit/mainDecoder/Q_i_7__2_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I0_O)        0.124     8.280 r  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=2, routed)           0.833     9.113    control_unit/mainDecoder/ALU/as1/c_13
    SLICE_X15Y36         LUT6 (Prop_lut6_I5_O)        0.124     9.237 r  control_unit/mainDecoder/Q_i_6__1/O
                         net (fo=1, routed)           0.770    10.007    control_unit/mainDecoder/Q_i_6__1_n_0
    SLICE_X14Y34         LUT6 (Prop_lut6_I0_O)        0.124    10.131 r  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.865    10.996    control_unit/mainDecoder/ALU/as1/c_18
    SLICE_X13Y33         LUT5 (Prop_lut5_I0_O)        0.124    11.120 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=2, routed)           1.227    12.347    control_unit/mainDecoder/ALU/as1/c_20
    SLICE_X13Y32         LUT5 (Prop_lut5_I0_O)        0.152    12.499 r  control_unit/mainDecoder/Q_i_2__2/O
                         net (fo=4, routed)           0.961    13.460    control_unit/mainDecoder/ALU/as1/c_22
    SLICE_X11Y31         LUT5 (Prop_lut5_I0_O)        0.326    13.786 r  control_unit/mainDecoder/Q_i_2__1/O
                         net (fo=3, routed)           0.844    14.630    control_unit/mainDecoder/ALU/as1/c_24
    SLICE_X14Y30         LUT5 (Prop_lut5_I0_O)        0.118    14.748 r  control_unit/mainDecoder/Q_i_2__0/O
                         net (fo=3, routed)           0.785    15.532    control_unit/mainDecoder/ALU/as1/c_26
    SLICE_X15Y30         LUT5 (Prop_lut5_I2_O)        0.352    15.884 f  control_unit/mainDecoder/Q_i_1__96/O
                         net (fo=3, routed)           0.819    16.703    control_unit/mainDecoder/ALUResult[16]
    SLICE_X14Y31         LUT6 (Prop_lut6_I2_O)        0.326    17.029 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_6/O
                         net (fo=1, routed)           0.952    17.981    control_unit/mainDecoder/memory_reg_0_127_8_8_i_6_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I3_O)        0.124    18.105 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_5/O
                         net (fo=24, routed)          2.137    20.242    buf_reg_6/genblk1[4].reg1/d/Zero
    SLICE_X17Y37         LUT3 (Prop_lut3_I1_O)        0.124    20.366 r  buf_reg_6/genblk1[4].reg1/d/memory_reg_0_127_12_12_i_1/O
                         net (fo=76, routed)          6.000    26.366    mem/disMem/memory_reg_384_511_12_12/D
    SLICE_X42Y65         RAMD64E                                      r  mem/disMem/memory_reg_384_511_12_12/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.557     4.949    mem/disMem/memory_reg_384_511_12_12/WCLK
    SLICE_X42Y65         RAMD64E                                      r  mem/disMem/memory_reg_384_511_12_12/DP.HIGH/CLK

Slack:                    inf
  Source:                 control_unit/mainDecoder/ALUSrcB_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            mem/disMem/memory_reg_384_511_12_12/DP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.366ns  (logic 3.653ns (13.855%)  route 22.713ns (86.145%))
  Logic Levels:           19  (LDCE=1 LUT3=2 LUT4=1 LUT5=6 LUT6=9)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         LDCE                         0.000     0.000 r  control_unit/mainDecoder/ALUSrcB_reg[1]/G
    SLICE_X22Y34         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 f  control_unit/mainDecoder/ALUSrcB_reg[1]/Q
                         net (fo=33, routed)          1.506     2.273    control_unit/mainDecoder/ALUSrcB[1]
    SLICE_X17Y32         LUT4 (Prop_lut4_I3_O)        0.124     2.397 r  control_unit/mainDecoder/register[1][0]_i_2/O
                         net (fo=6, routed)           1.136     3.532    control_unit/mainDecoder/register[1][0]_i_2_n_0
    SLICE_X22Y31         LUT6 (Prop_lut6_I5_O)        0.124     3.656 f  control_unit/mainDecoder/Q_i_6__4/O
                         net (fo=1, routed)           0.539     4.196    control_unit/mainDecoder/Q_i_6__4_n_0
    SLICE_X21Y30         LUT3 (Prop_lut3_I0_O)        0.124     4.320 r  control_unit/mainDecoder/Q_i_5__4/O
                         net (fo=1, routed)           0.151     4.471    control_unit/mainDecoder/ALU/as1/c_2
    SLICE_X21Y30         LUT5 (Prop_lut5_I3_O)        0.124     4.595 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=4, routed)           0.317     4.912    control_unit/mainDecoder/ALU/as1/c_3
    SLICE_X21Y31         LUT6 (Prop_lut6_I5_O)        0.124     5.036 r  control_unit/mainDecoder/Q_i_7__3/O
                         net (fo=1, routed)           0.965     6.001    control_unit/mainDecoder/Q_i_7__3_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.125 r  control_unit/mainDecoder/Q_i_6__3/O
                         net (fo=2, routed)           0.875     7.001    control_unit/mainDecoder/ALU/as1/c_8
    SLICE_X18Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.125 r  control_unit/mainDecoder/Q_i_7__2/O
                         net (fo=1, routed)           1.032     8.156    control_unit/mainDecoder/Q_i_7__2_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I0_O)        0.124     8.280 r  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=2, routed)           0.833     9.113    control_unit/mainDecoder/ALU/as1/c_13
    SLICE_X15Y36         LUT6 (Prop_lut6_I5_O)        0.124     9.237 r  control_unit/mainDecoder/Q_i_6__1/O
                         net (fo=1, routed)           0.770    10.007    control_unit/mainDecoder/Q_i_6__1_n_0
    SLICE_X14Y34         LUT6 (Prop_lut6_I0_O)        0.124    10.131 r  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.865    10.996    control_unit/mainDecoder/ALU/as1/c_18
    SLICE_X13Y33         LUT5 (Prop_lut5_I0_O)        0.124    11.120 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=2, routed)           1.227    12.347    control_unit/mainDecoder/ALU/as1/c_20
    SLICE_X13Y32         LUT5 (Prop_lut5_I0_O)        0.152    12.499 r  control_unit/mainDecoder/Q_i_2__2/O
                         net (fo=4, routed)           0.961    13.460    control_unit/mainDecoder/ALU/as1/c_22
    SLICE_X11Y31         LUT5 (Prop_lut5_I0_O)        0.326    13.786 r  control_unit/mainDecoder/Q_i_2__1/O
                         net (fo=3, routed)           0.844    14.630    control_unit/mainDecoder/ALU/as1/c_24
    SLICE_X14Y30         LUT5 (Prop_lut5_I0_O)        0.118    14.748 r  control_unit/mainDecoder/Q_i_2__0/O
                         net (fo=3, routed)           0.785    15.532    control_unit/mainDecoder/ALU/as1/c_26
    SLICE_X15Y30         LUT5 (Prop_lut5_I2_O)        0.352    15.884 f  control_unit/mainDecoder/Q_i_1__96/O
                         net (fo=3, routed)           0.819    16.703    control_unit/mainDecoder/ALUResult[16]
    SLICE_X14Y31         LUT6 (Prop_lut6_I2_O)        0.326    17.029 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_6/O
                         net (fo=1, routed)           0.952    17.981    control_unit/mainDecoder/memory_reg_0_127_8_8_i_6_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I3_O)        0.124    18.105 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_5/O
                         net (fo=24, routed)          2.137    20.242    buf_reg_6/genblk1[4].reg1/d/Zero
    SLICE_X17Y37         LUT3 (Prop_lut3_I1_O)        0.124    20.366 r  buf_reg_6/genblk1[4].reg1/d/memory_reg_0_127_12_12_i_1/O
                         net (fo=76, routed)          6.000    26.366    mem/disMem/memory_reg_384_511_12_12/D
    SLICE_X42Y65         RAMD64E                                      r  mem/disMem/memory_reg_384_511_12_12/DP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.557     4.949    mem/disMem/memory_reg_384_511_12_12/WCLK
    SLICE_X42Y65         RAMD64E                                      r  mem/disMem/memory_reg_384_511_12_12/DP.LOW/CLK

Slack:                    inf
  Source:                 control_unit/mainDecoder/ALUSrcB_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            mem/disMem/memory_reg_384_511_12_12/SP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.366ns  (logic 3.653ns (13.855%)  route 22.713ns (86.145%))
  Logic Levels:           19  (LDCE=1 LUT3=2 LUT4=1 LUT5=6 LUT6=9)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         LDCE                         0.000     0.000 r  control_unit/mainDecoder/ALUSrcB_reg[1]/G
    SLICE_X22Y34         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 f  control_unit/mainDecoder/ALUSrcB_reg[1]/Q
                         net (fo=33, routed)          1.506     2.273    control_unit/mainDecoder/ALUSrcB[1]
    SLICE_X17Y32         LUT4 (Prop_lut4_I3_O)        0.124     2.397 r  control_unit/mainDecoder/register[1][0]_i_2/O
                         net (fo=6, routed)           1.136     3.532    control_unit/mainDecoder/register[1][0]_i_2_n_0
    SLICE_X22Y31         LUT6 (Prop_lut6_I5_O)        0.124     3.656 f  control_unit/mainDecoder/Q_i_6__4/O
                         net (fo=1, routed)           0.539     4.196    control_unit/mainDecoder/Q_i_6__4_n_0
    SLICE_X21Y30         LUT3 (Prop_lut3_I0_O)        0.124     4.320 r  control_unit/mainDecoder/Q_i_5__4/O
                         net (fo=1, routed)           0.151     4.471    control_unit/mainDecoder/ALU/as1/c_2
    SLICE_X21Y30         LUT5 (Prop_lut5_I3_O)        0.124     4.595 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=4, routed)           0.317     4.912    control_unit/mainDecoder/ALU/as1/c_3
    SLICE_X21Y31         LUT6 (Prop_lut6_I5_O)        0.124     5.036 r  control_unit/mainDecoder/Q_i_7__3/O
                         net (fo=1, routed)           0.965     6.001    control_unit/mainDecoder/Q_i_7__3_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.125 r  control_unit/mainDecoder/Q_i_6__3/O
                         net (fo=2, routed)           0.875     7.001    control_unit/mainDecoder/ALU/as1/c_8
    SLICE_X18Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.125 r  control_unit/mainDecoder/Q_i_7__2/O
                         net (fo=1, routed)           1.032     8.156    control_unit/mainDecoder/Q_i_7__2_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I0_O)        0.124     8.280 r  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=2, routed)           0.833     9.113    control_unit/mainDecoder/ALU/as1/c_13
    SLICE_X15Y36         LUT6 (Prop_lut6_I5_O)        0.124     9.237 r  control_unit/mainDecoder/Q_i_6__1/O
                         net (fo=1, routed)           0.770    10.007    control_unit/mainDecoder/Q_i_6__1_n_0
    SLICE_X14Y34         LUT6 (Prop_lut6_I0_O)        0.124    10.131 r  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.865    10.996    control_unit/mainDecoder/ALU/as1/c_18
    SLICE_X13Y33         LUT5 (Prop_lut5_I0_O)        0.124    11.120 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=2, routed)           1.227    12.347    control_unit/mainDecoder/ALU/as1/c_20
    SLICE_X13Y32         LUT5 (Prop_lut5_I0_O)        0.152    12.499 r  control_unit/mainDecoder/Q_i_2__2/O
                         net (fo=4, routed)           0.961    13.460    control_unit/mainDecoder/ALU/as1/c_22
    SLICE_X11Y31         LUT5 (Prop_lut5_I0_O)        0.326    13.786 r  control_unit/mainDecoder/Q_i_2__1/O
                         net (fo=3, routed)           0.844    14.630    control_unit/mainDecoder/ALU/as1/c_24
    SLICE_X14Y30         LUT5 (Prop_lut5_I0_O)        0.118    14.748 r  control_unit/mainDecoder/Q_i_2__0/O
                         net (fo=3, routed)           0.785    15.532    control_unit/mainDecoder/ALU/as1/c_26
    SLICE_X15Y30         LUT5 (Prop_lut5_I2_O)        0.352    15.884 f  control_unit/mainDecoder/Q_i_1__96/O
                         net (fo=3, routed)           0.819    16.703    control_unit/mainDecoder/ALUResult[16]
    SLICE_X14Y31         LUT6 (Prop_lut6_I2_O)        0.326    17.029 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_6/O
                         net (fo=1, routed)           0.952    17.981    control_unit/mainDecoder/memory_reg_0_127_8_8_i_6_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I3_O)        0.124    18.105 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_5/O
                         net (fo=24, routed)          2.137    20.242    buf_reg_6/genblk1[4].reg1/d/Zero
    SLICE_X17Y37         LUT3 (Prop_lut3_I1_O)        0.124    20.366 r  buf_reg_6/genblk1[4].reg1/d/memory_reg_0_127_12_12_i_1/O
                         net (fo=76, routed)          6.000    26.366    mem/disMem/memory_reg_384_511_12_12/D
    SLICE_X42Y65         RAMD64E                                      r  mem/disMem/memory_reg_384_511_12_12/SP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.557     4.949    mem/disMem/memory_reg_384_511_12_12/WCLK
    SLICE_X42Y65         RAMD64E                                      r  mem/disMem/memory_reg_384_511_12_12/SP.HIGH/CLK

Slack:                    inf
  Source:                 control_unit/mainDecoder/ALUSrcB_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            mem/disMem/memory_reg_384_511_12_12/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.366ns  (logic 3.653ns (13.855%)  route 22.713ns (86.145%))
  Logic Levels:           19  (LDCE=1 LUT3=2 LUT4=1 LUT5=6 LUT6=9)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         LDCE                         0.000     0.000 r  control_unit/mainDecoder/ALUSrcB_reg[1]/G
    SLICE_X22Y34         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 f  control_unit/mainDecoder/ALUSrcB_reg[1]/Q
                         net (fo=33, routed)          1.506     2.273    control_unit/mainDecoder/ALUSrcB[1]
    SLICE_X17Y32         LUT4 (Prop_lut4_I3_O)        0.124     2.397 r  control_unit/mainDecoder/register[1][0]_i_2/O
                         net (fo=6, routed)           1.136     3.532    control_unit/mainDecoder/register[1][0]_i_2_n_0
    SLICE_X22Y31         LUT6 (Prop_lut6_I5_O)        0.124     3.656 f  control_unit/mainDecoder/Q_i_6__4/O
                         net (fo=1, routed)           0.539     4.196    control_unit/mainDecoder/Q_i_6__4_n_0
    SLICE_X21Y30         LUT3 (Prop_lut3_I0_O)        0.124     4.320 r  control_unit/mainDecoder/Q_i_5__4/O
                         net (fo=1, routed)           0.151     4.471    control_unit/mainDecoder/ALU/as1/c_2
    SLICE_X21Y30         LUT5 (Prop_lut5_I3_O)        0.124     4.595 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=4, routed)           0.317     4.912    control_unit/mainDecoder/ALU/as1/c_3
    SLICE_X21Y31         LUT6 (Prop_lut6_I5_O)        0.124     5.036 r  control_unit/mainDecoder/Q_i_7__3/O
                         net (fo=1, routed)           0.965     6.001    control_unit/mainDecoder/Q_i_7__3_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.125 r  control_unit/mainDecoder/Q_i_6__3/O
                         net (fo=2, routed)           0.875     7.001    control_unit/mainDecoder/ALU/as1/c_8
    SLICE_X18Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.125 r  control_unit/mainDecoder/Q_i_7__2/O
                         net (fo=1, routed)           1.032     8.156    control_unit/mainDecoder/Q_i_7__2_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I0_O)        0.124     8.280 r  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=2, routed)           0.833     9.113    control_unit/mainDecoder/ALU/as1/c_13
    SLICE_X15Y36         LUT6 (Prop_lut6_I5_O)        0.124     9.237 r  control_unit/mainDecoder/Q_i_6__1/O
                         net (fo=1, routed)           0.770    10.007    control_unit/mainDecoder/Q_i_6__1_n_0
    SLICE_X14Y34         LUT6 (Prop_lut6_I0_O)        0.124    10.131 r  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.865    10.996    control_unit/mainDecoder/ALU/as1/c_18
    SLICE_X13Y33         LUT5 (Prop_lut5_I0_O)        0.124    11.120 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=2, routed)           1.227    12.347    control_unit/mainDecoder/ALU/as1/c_20
    SLICE_X13Y32         LUT5 (Prop_lut5_I0_O)        0.152    12.499 r  control_unit/mainDecoder/Q_i_2__2/O
                         net (fo=4, routed)           0.961    13.460    control_unit/mainDecoder/ALU/as1/c_22
    SLICE_X11Y31         LUT5 (Prop_lut5_I0_O)        0.326    13.786 r  control_unit/mainDecoder/Q_i_2__1/O
                         net (fo=3, routed)           0.844    14.630    control_unit/mainDecoder/ALU/as1/c_24
    SLICE_X14Y30         LUT5 (Prop_lut5_I0_O)        0.118    14.748 r  control_unit/mainDecoder/Q_i_2__0/O
                         net (fo=3, routed)           0.785    15.532    control_unit/mainDecoder/ALU/as1/c_26
    SLICE_X15Y30         LUT5 (Prop_lut5_I2_O)        0.352    15.884 f  control_unit/mainDecoder/Q_i_1__96/O
                         net (fo=3, routed)           0.819    16.703    control_unit/mainDecoder/ALUResult[16]
    SLICE_X14Y31         LUT6 (Prop_lut6_I2_O)        0.326    17.029 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_6/O
                         net (fo=1, routed)           0.952    17.981    control_unit/mainDecoder/memory_reg_0_127_8_8_i_6_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I3_O)        0.124    18.105 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_5/O
                         net (fo=24, routed)          2.137    20.242    buf_reg_6/genblk1[4].reg1/d/Zero
    SLICE_X17Y37         LUT3 (Prop_lut3_I1_O)        0.124    20.366 r  buf_reg_6/genblk1[4].reg1/d/memory_reg_0_127_12_12_i_1/O
                         net (fo=76, routed)          6.000    26.366    mem/disMem/memory_reg_384_511_12_12/D
    SLICE_X42Y65         RAMD64E                                      r  mem/disMem/memory_reg_384_511_12_12/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.557     4.949    mem/disMem/memory_reg_384_511_12_12/WCLK
    SLICE_X42Y65         RAMD64E                                      r  mem/disMem/memory_reg_384_511_12_12/SP.LOW/CLK

Slack:                    inf
  Source:                 control_unit/mainDecoder/ALUSrcB_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            mem/disMem/memory_reg_128_255_12_12/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.090ns  (logic 3.653ns (14.001%)  route 22.437ns (85.999%))
  Logic Levels:           19  (LDCE=1 LUT3=2 LUT4=1 LUT5=6 LUT6=9)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         LDCE                         0.000     0.000 r  control_unit/mainDecoder/ALUSrcB_reg[1]/G
    SLICE_X22Y34         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 f  control_unit/mainDecoder/ALUSrcB_reg[1]/Q
                         net (fo=33, routed)          1.506     2.273    control_unit/mainDecoder/ALUSrcB[1]
    SLICE_X17Y32         LUT4 (Prop_lut4_I3_O)        0.124     2.397 r  control_unit/mainDecoder/register[1][0]_i_2/O
                         net (fo=6, routed)           1.136     3.532    control_unit/mainDecoder/register[1][0]_i_2_n_0
    SLICE_X22Y31         LUT6 (Prop_lut6_I5_O)        0.124     3.656 f  control_unit/mainDecoder/Q_i_6__4/O
                         net (fo=1, routed)           0.539     4.196    control_unit/mainDecoder/Q_i_6__4_n_0
    SLICE_X21Y30         LUT3 (Prop_lut3_I0_O)        0.124     4.320 r  control_unit/mainDecoder/Q_i_5__4/O
                         net (fo=1, routed)           0.151     4.471    control_unit/mainDecoder/ALU/as1/c_2
    SLICE_X21Y30         LUT5 (Prop_lut5_I3_O)        0.124     4.595 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=4, routed)           0.317     4.912    control_unit/mainDecoder/ALU/as1/c_3
    SLICE_X21Y31         LUT6 (Prop_lut6_I5_O)        0.124     5.036 r  control_unit/mainDecoder/Q_i_7__3/O
                         net (fo=1, routed)           0.965     6.001    control_unit/mainDecoder/Q_i_7__3_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.125 r  control_unit/mainDecoder/Q_i_6__3/O
                         net (fo=2, routed)           0.875     7.001    control_unit/mainDecoder/ALU/as1/c_8
    SLICE_X18Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.125 r  control_unit/mainDecoder/Q_i_7__2/O
                         net (fo=1, routed)           1.032     8.156    control_unit/mainDecoder/Q_i_7__2_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I0_O)        0.124     8.280 r  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=2, routed)           0.833     9.113    control_unit/mainDecoder/ALU/as1/c_13
    SLICE_X15Y36         LUT6 (Prop_lut6_I5_O)        0.124     9.237 r  control_unit/mainDecoder/Q_i_6__1/O
                         net (fo=1, routed)           0.770    10.007    control_unit/mainDecoder/Q_i_6__1_n_0
    SLICE_X14Y34         LUT6 (Prop_lut6_I0_O)        0.124    10.131 r  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.865    10.996    control_unit/mainDecoder/ALU/as1/c_18
    SLICE_X13Y33         LUT5 (Prop_lut5_I0_O)        0.124    11.120 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=2, routed)           1.227    12.347    control_unit/mainDecoder/ALU/as1/c_20
    SLICE_X13Y32         LUT5 (Prop_lut5_I0_O)        0.152    12.499 r  control_unit/mainDecoder/Q_i_2__2/O
                         net (fo=4, routed)           0.961    13.460    control_unit/mainDecoder/ALU/as1/c_22
    SLICE_X11Y31         LUT5 (Prop_lut5_I0_O)        0.326    13.786 r  control_unit/mainDecoder/Q_i_2__1/O
                         net (fo=3, routed)           0.844    14.630    control_unit/mainDecoder/ALU/as1/c_24
    SLICE_X14Y30         LUT5 (Prop_lut5_I0_O)        0.118    14.748 r  control_unit/mainDecoder/Q_i_2__0/O
                         net (fo=3, routed)           0.785    15.532    control_unit/mainDecoder/ALU/as1/c_26
    SLICE_X15Y30         LUT5 (Prop_lut5_I2_O)        0.352    15.884 f  control_unit/mainDecoder/Q_i_1__96/O
                         net (fo=3, routed)           0.819    16.703    control_unit/mainDecoder/ALUResult[16]
    SLICE_X14Y31         LUT6 (Prop_lut6_I2_O)        0.326    17.029 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_6/O
                         net (fo=1, routed)           0.952    17.981    control_unit/mainDecoder/memory_reg_0_127_8_8_i_6_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I3_O)        0.124    18.105 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_5/O
                         net (fo=24, routed)          2.137    20.242    buf_reg_6/genblk1[4].reg1/d/Zero
    SLICE_X17Y37         LUT3 (Prop_lut3_I1_O)        0.124    20.366 r  buf_reg_6/genblk1[4].reg1/d/memory_reg_0_127_12_12_i_1/O
                         net (fo=76, routed)          5.724    26.090    mem/disMem/memory_reg_128_255_12_12/D
    SLICE_X42Y64         RAMD64E                                      r  mem/disMem/memory_reg_128_255_12_12/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.558     4.950    mem/disMem/memory_reg_128_255_12_12/WCLK
    SLICE_X42Y64         RAMD64E                                      r  mem/disMem/memory_reg_128_255_12_12/DP.HIGH/CLK

Slack:                    inf
  Source:                 control_unit/mainDecoder/ALUSrcB_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            mem/disMem/memory_reg_128_255_12_12/DP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.090ns  (logic 3.653ns (14.001%)  route 22.437ns (85.999%))
  Logic Levels:           19  (LDCE=1 LUT3=2 LUT4=1 LUT5=6 LUT6=9)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         LDCE                         0.000     0.000 r  control_unit/mainDecoder/ALUSrcB_reg[1]/G
    SLICE_X22Y34         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 f  control_unit/mainDecoder/ALUSrcB_reg[1]/Q
                         net (fo=33, routed)          1.506     2.273    control_unit/mainDecoder/ALUSrcB[1]
    SLICE_X17Y32         LUT4 (Prop_lut4_I3_O)        0.124     2.397 r  control_unit/mainDecoder/register[1][0]_i_2/O
                         net (fo=6, routed)           1.136     3.532    control_unit/mainDecoder/register[1][0]_i_2_n_0
    SLICE_X22Y31         LUT6 (Prop_lut6_I5_O)        0.124     3.656 f  control_unit/mainDecoder/Q_i_6__4/O
                         net (fo=1, routed)           0.539     4.196    control_unit/mainDecoder/Q_i_6__4_n_0
    SLICE_X21Y30         LUT3 (Prop_lut3_I0_O)        0.124     4.320 r  control_unit/mainDecoder/Q_i_5__4/O
                         net (fo=1, routed)           0.151     4.471    control_unit/mainDecoder/ALU/as1/c_2
    SLICE_X21Y30         LUT5 (Prop_lut5_I3_O)        0.124     4.595 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=4, routed)           0.317     4.912    control_unit/mainDecoder/ALU/as1/c_3
    SLICE_X21Y31         LUT6 (Prop_lut6_I5_O)        0.124     5.036 r  control_unit/mainDecoder/Q_i_7__3/O
                         net (fo=1, routed)           0.965     6.001    control_unit/mainDecoder/Q_i_7__3_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.125 r  control_unit/mainDecoder/Q_i_6__3/O
                         net (fo=2, routed)           0.875     7.001    control_unit/mainDecoder/ALU/as1/c_8
    SLICE_X18Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.125 r  control_unit/mainDecoder/Q_i_7__2/O
                         net (fo=1, routed)           1.032     8.156    control_unit/mainDecoder/Q_i_7__2_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I0_O)        0.124     8.280 r  control_unit/mainDecoder/Q_i_6__2/O
                         net (fo=2, routed)           0.833     9.113    control_unit/mainDecoder/ALU/as1/c_13
    SLICE_X15Y36         LUT6 (Prop_lut6_I5_O)        0.124     9.237 r  control_unit/mainDecoder/Q_i_6__1/O
                         net (fo=1, routed)           0.770    10.007    control_unit/mainDecoder/Q_i_6__1_n_0
    SLICE_X14Y34         LUT6 (Prop_lut6_I0_O)        0.124    10.131 r  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.865    10.996    control_unit/mainDecoder/ALU/as1/c_18
    SLICE_X13Y33         LUT5 (Prop_lut5_I0_O)        0.124    11.120 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=2, routed)           1.227    12.347    control_unit/mainDecoder/ALU/as1/c_20
    SLICE_X13Y32         LUT5 (Prop_lut5_I0_O)        0.152    12.499 r  control_unit/mainDecoder/Q_i_2__2/O
                         net (fo=4, routed)           0.961    13.460    control_unit/mainDecoder/ALU/as1/c_22
    SLICE_X11Y31         LUT5 (Prop_lut5_I0_O)        0.326    13.786 r  control_unit/mainDecoder/Q_i_2__1/O
                         net (fo=3, routed)           0.844    14.630    control_unit/mainDecoder/ALU/as1/c_24
    SLICE_X14Y30         LUT5 (Prop_lut5_I0_O)        0.118    14.748 r  control_unit/mainDecoder/Q_i_2__0/O
                         net (fo=3, routed)           0.785    15.532    control_unit/mainDecoder/ALU/as1/c_26
    SLICE_X15Y30         LUT5 (Prop_lut5_I2_O)        0.352    15.884 f  control_unit/mainDecoder/Q_i_1__96/O
                         net (fo=3, routed)           0.819    16.703    control_unit/mainDecoder/ALUResult[16]
    SLICE_X14Y31         LUT6 (Prop_lut6_I2_O)        0.326    17.029 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_6/O
                         net (fo=1, routed)           0.952    17.981    control_unit/mainDecoder/memory_reg_0_127_8_8_i_6_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I3_O)        0.124    18.105 r  control_unit/mainDecoder/memory_reg_0_127_8_8_i_5/O
                         net (fo=24, routed)          2.137    20.242    buf_reg_6/genblk1[4].reg1/d/Zero
    SLICE_X17Y37         LUT3 (Prop_lut3_I1_O)        0.124    20.366 r  buf_reg_6/genblk1[4].reg1/d/memory_reg_0_127_12_12_i_1/O
                         net (fo=76, routed)          5.724    26.090    mem/disMem/memory_reg_128_255_12_12/D
    SLICE_X42Y64         RAMD64E                                      r  mem/disMem/memory_reg_128_255_12_12/DP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        1.558     4.950    mem/disMem/memory_reg_128_255_12_12/WCLK
    SLICE_X42Y64         RAMD64E                                      r  mem/disMem/memory_reg_128_255_12_12/DP.LOW/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control_unit/mainDecoder/ResultSrc_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            register_file/register_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.594ns  (logic 0.207ns (34.820%)  route 0.387ns (65.180%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y32         LDCE                         0.000     0.000 r  control_unit/mainDecoder/ResultSrc_reg[1]/G
    SLICE_X23Y32         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  control_unit/mainDecoder/ResultSrc_reg[1]/Q
                         net (fo=32, routed)          0.250     0.408    mux_4/mux2/ResultSrc[1]
    SLICE_X21Y32         LUT3 (Prop_lut3_I1_O)        0.049     0.457 r  mux_4/mux2/register[1][5]_i_1/O
                         net (fo=5, routed)           0.137     0.594    register_file/D[5]
    SLICE_X19Y32         FDRE                                         r  register_file/register_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.825     1.984    register_file/clk_IBUF_BUFG
    SLICE_X19Y32         FDRE                                         r  register_file/register_reg[0][5]/C

Slack:                    inf
  Source:                 control_unit/mainDecoder/ResultSrc_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            PC1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.608ns  (logic 0.203ns (33.385%)  route 0.405ns (66.615%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y32         LDCE                         0.000     0.000 r  control_unit/mainDecoder/ResultSrc_reg[1]/G
    SLICE_X23Y32         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  control_unit/mainDecoder/ResultSrc_reg[1]/Q
                         net (fo=32, routed)          0.250     0.408    control_unit/mainDecoder/FSM_onehot_state_reg[2]_1[1]
    SLICE_X21Y32         LUT3 (Prop_lut3_I1_O)        0.045     0.453 r  control_unit/mainDecoder/register[1][3]_i_1/O
                         net (fo=6, routed)           0.155     0.608    ResultWire[3]
    SLICE_X21Y31         FDRE                                         r  PC1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.823     1.982    clk_IBUF_BUFG
    SLICE_X21Y31         FDRE                                         r  PC1_reg[3]/C

Slack:                    inf
  Source:                 control_unit/mainDecoder/ResultSrc_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            register_file/register_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.648ns  (logic 0.203ns (31.326%)  route 0.445ns (68.674%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y32         LDCE                         0.000     0.000 r  control_unit/mainDecoder/ResultSrc_reg[1]/G
    SLICE_X23Y32         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  control_unit/mainDecoder/ResultSrc_reg[1]/Q
                         net (fo=32, routed)          0.319     0.477    control_unit/mainDecoder/FSM_onehot_state_reg[2]_1[1]
    SLICE_X23Y32         LUT4 (Prop_lut4_I2_O)        0.045     0.522 r  control_unit/mainDecoder/register[1][0]_i_1/O
                         net (fo=6, routed)           0.126     0.648    register_file/D[0]
    SLICE_X25Y33         FDRE                                         r  register_file/register_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.823     1.982    register_file/clk_IBUF_BUFG
    SLICE_X25Y33         FDRE                                         r  register_file/register_reg[2][0]/C

Slack:                    inf
  Source:                 control_unit/mainDecoder/ResultSrc_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            PC1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.202ns (31.024%)  route 0.449ns (68.976%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y32         LDCE                         0.000     0.000 r  control_unit/mainDecoder/ResultSrc_reg[1]/G
    SLICE_X23Y32         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  control_unit/mainDecoder/ResultSrc_reg[1]/Q
                         net (fo=32, routed)          0.318     0.476    mux_4/mux2/ResultSrc[1]
    SLICE_X23Y32         LUT3 (Prop_lut3_I1_O)        0.044     0.520 r  mux_4/mux2/register[1][2]_i_1/O
                         net (fo=6, routed)           0.131     0.651    ResultWire[2]
    SLICE_X23Y31         FDRE                                         r  PC1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.821     1.980    clk_IBUF_BUFG
    SLICE_X23Y31         FDRE                                         r  PC1_reg[2]/C

Slack:                    inf
  Source:                 control_unit/mainDecoder/ResultSrc_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            register_file/register_reg[2][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.652ns  (logic 0.207ns (31.753%)  route 0.445ns (68.247%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y32         LDCE                         0.000     0.000 r  control_unit/mainDecoder/ResultSrc_reg[1]/G
    SLICE_X23Y32         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  control_unit/mainDecoder/ResultSrc_reg[1]/Q
                         net (fo=32, routed)          0.250     0.408    mux_4/mux2/ResultSrc[1]
    SLICE_X21Y32         LUT3 (Prop_lut3_I1_O)        0.049     0.457 r  mux_4/mux2/register[1][5]_i_1/O
                         net (fo=5, routed)           0.195     0.652    register_file/D[5]
    SLICE_X21Y34         FDRE                                         r  register_file/register_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.826     1.985    register_file/clk_IBUF_BUFG
    SLICE_X21Y34         FDRE                                         r  register_file/register_reg[2][5]/C

Slack:                    inf
  Source:                 control_unit/mainDecoder/ResultSrc_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            register_file/register_reg[2][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.666ns  (logic 0.203ns (30.464%)  route 0.463ns (69.536%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y32         LDCE                         0.000     0.000 r  control_unit/mainDecoder/ResultSrc_reg[1]/G
    SLICE_X23Y32         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  control_unit/mainDecoder/ResultSrc_reg[1]/Q
                         net (fo=32, routed)          0.327     0.485    mux_4/mux2/ResultSrc[1]
    SLICE_X21Y32         LUT3 (Prop_lut3_I1_O)        0.045     0.530 r  mux_4/mux2/register[1][8]_i_1/O
                         net (fo=5, routed)           0.137     0.666    register_file/D[8]
    SLICE_X21Y34         FDRE                                         r  register_file/register_reg[2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.826     1.985    register_file/clk_IBUF_BUFG
    SLICE_X21Y34         FDRE                                         r  register_file/register_reg[2][8]/C

Slack:                    inf
  Source:                 control_unit/mainDecoder/ALUSrcA_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            buf_reg_7/genblk1[0].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.674ns  (logic 0.315ns (46.711%)  route 0.359ns (53.289%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         LDCE                         0.000     0.000 r  control_unit/mainDecoder/ALUSrcA_reg[1]/G
    SLICE_X22Y34         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  control_unit/mainDecoder/ALUSrcA_reg[1]/Q
                         net (fo=43, routed)          0.235     0.460    mux_2/mux2/ALUSrcA[1]
    SLICE_X22Y31         LUT5 (Prop_lut5_I1_O)        0.045     0.505 r  mux_2/mux2/register[1][0]_i_3/O
                         net (fo=5, routed)           0.124     0.629    control_unit/mainDecoder/SrcA[0]
    SLICE_X23Y33         LUT2 (Prop_lut2_I0_O)        0.045     0.674 r  control_unit/mainDecoder/Q_i_1__8/O
                         net (fo=1, routed)           0.000     0.674    buf_reg_7/genblk1[0].reg1/d/ALUResult[0]
    SLICE_X23Y33         FDRE                                         r  buf_reg_7/genblk1[0].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.823     1.982    buf_reg_7/genblk1[0].reg1/d/clk_IBUF_BUFG
    SLICE_X23Y33         FDRE                                         r  buf_reg_7/genblk1[0].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 control_unit/mainDecoder/ResultSrc_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            register_file/register_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.203ns (29.564%)  route 0.484ns (70.436%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y32         LDCE                         0.000     0.000 r  control_unit/mainDecoder/ResultSrc_reg[1]/G
    SLICE_X23Y32         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  control_unit/mainDecoder/ResultSrc_reg[1]/Q
                         net (fo=32, routed)          0.371     0.529    mux_4/mux2/ResultSrc[1]
    SLICE_X23Y33         LUT3 (Prop_lut3_I1_O)        0.045     0.574 r  mux_4/mux2/register[1][4]_i_1/O
                         net (fo=5, routed)           0.113     0.687    register_file/D[4]
    SLICE_X25Y33         FDRE                                         r  register_file/register_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.823     1.982    register_file/clk_IBUF_BUFG
    SLICE_X25Y33         FDRE                                         r  register_file/register_reg[2][4]/C

Slack:                    inf
  Source:                 control_unit/mainDecoder/ResultSrc_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            register_file/register_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.697ns  (logic 0.203ns (29.122%)  route 0.494ns (70.878%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y32         LDCE                         0.000     0.000 r  control_unit/mainDecoder/ResultSrc_reg[1]/G
    SLICE_X23Y32         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  control_unit/mainDecoder/ResultSrc_reg[1]/Q
                         net (fo=32, routed)          0.250     0.408    control_unit/mainDecoder/FSM_onehot_state_reg[2]_1[1]
    SLICE_X21Y32         LUT3 (Prop_lut3_I1_O)        0.045     0.453 r  control_unit/mainDecoder/register[1][3]_i_1/O
                         net (fo=6, routed)           0.244     0.697    register_file/D[3]
    SLICE_X23Y35         FDRE                                         r  register_file/register_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.825     1.984    register_file/clk_IBUF_BUFG
    SLICE_X23Y35         FDRE                                         r  register_file/register_reg[2][3]/C

Slack:                    inf
  Source:                 control_unit/mainDecoder/ResultSrc_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            PC1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.702ns  (logic 0.203ns (28.936%)  route 0.499ns (71.064%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y32         LDCE                         0.000     0.000 r  control_unit/mainDecoder/ResultSrc_reg[1]/G
    SLICE_X23Y32         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  control_unit/mainDecoder/ResultSrc_reg[1]/Q
                         net (fo=32, routed)          0.318     0.476    control_unit/mainDecoder/FSM_onehot_state_reg[2]_1[1]
    SLICE_X23Y32         LUT3 (Prop_lut3_I1_O)        0.045     0.521 r  control_unit/mainDecoder/register[1][1]_i_1/O
                         net (fo=6, routed)           0.180     0.702    ResultWire[1]
    SLICE_X23Y31         FDRE                                         r  PC1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2736, routed)        0.821     1.980    clk_IBUF_BUFG
    SLICE_X23Y31         FDRE                                         r  PC1_reg[1]/C





