//  Catapult Ultra Synthesis 10.5c/896140 (Production Release) Sun Sep  6 22:45:38 PDT 2020
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2020, All Rights Reserved.
//                        UNPUBLISHED, LICENSED SOFTWARE.
//             CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//                 PROPERTY OF MENTOR GRAPHICS OR ITS LICENSORS
//  
//  Running on Linux dss545@hansolo.poly.edu 3.10.0-1127.18.2.el7.x86_64 x86_64 aol
//  
//  Package information: SIFLIBS v23.5_3.0, HLS_PKGS v23.5_3.0, 
//                       SIF_TOOLKITS v23.5_3.0, SIF_XILINX v23.5_3.0, 
//                       SIF_ALTERA v23.5_3.0, CCS_LIBS v23.5_3.0, 
//                       CDS_PPRO v10.3c_2, CDS_DesigChecker v10.5c, 
//                       CDS_OASYS v19.1_3.7, CDS_PSR v20.1_0.0, 
//                       DesignPad v2.78_1.0
//  
//  Start time Wed Feb  3 19:23:29 2021
# -------------------------------------------------
# Logging session transcript to file "/tmp/log46664f02b4358.0"
# Loading options from '$HOME/.catapult/10.5c-896140.aol.reg'.
project new -name fir_filter
source fir_filter.tcl
# Info: Branching solution 'solution.v2' at state 'initial' (PRJ-2)
# Error: cannot open input file '/home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir_filter.c' (BASIC-3)
# Error: 
pwd
# /home/dss545/small_projects/fir_filter/fir_filter
source fir_filter.tcl
# Info: Branching solution 'solution.v3' at state 'initial' (PRJ-2)
# Warning: Integer directive values of OPT_CONST_MULTS directive is deprecated (SIF-14)
# solution design set fir -top (HC-8)
# Info: Starting transformation 'analyze' on solution 'solution.v3' (SOL-8)
# Moving session transcript to file "/home/dss545/small_projects/fir_filter/fir_filter/catapult.log"
# Front End called with arguments: -- /home/dss545/small_projects/fir_filter/fir_filter/fir_filter.h /home/dss545/small_projects/fir_filter/fir_filter/fir_filter.c (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v3': elapsed time 0.30 seconds, memory usage 1316244kB, peak memory usage 1316244kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'fir.v1' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/fir_filter.c(6): Found top design routine 'fir' specified by directive (CIN-52)
# $PROJECT_HOME/fir_filter.c(6): Synthesizing routine 'fir' (CIN-13)
# $PROJECT_HOME/fir_filter.c(6): Inlining routine 'fir' (CIN-14)
# $PROJECT_HOME/fir_filter.c(6): Optimizing block '/fir' ... (CIN-4)
# $PROJECT_HOME/fir_filter.c(6): INOUT port 'input' is only used as an input. (OPT-10)
# $PROJECT_HOME/fir_filter.c(6): INOUT port 'output' is only used as an output. (OPT-11)
# $PROJECT_HOME/fir_filter.c(14): Loop '/fir/core/for' iterated at most 128 times. (LOOP-2)
# Design 'fir' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir.v1/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'fir.v1': elapsed time 0.89 seconds, memory usage 1316244kB, peak memory usage 1316244kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 10, Real ops = 3, Vars = 5 (SOL-21)
# Info: Starting transformation 'libraries' on solution 'fir.v1' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/nangate/nangate-45nm_beh.lib' [nangate-45nm_beh]... (LIB-49)
# Info: Completed transformation 'libraries' on solution 'fir.v1': elapsed time 0.77 seconds, memory usage 1316244kB, peak memory usage 1316244kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 10, Real ops = 3, Vars = 5 (SOL-21)
# Info: Starting transformation 'assembly' on solution 'fir.v1' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'fir.v1': elapsed time 0.08 seconds, memory usage 1316244kB, peak memory usage 1316244kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 10, Real ops = 3, Vars = 5 (SOL-21)
# Info: Starting transformation 'loops' on solution 'fir.v1' (SOL-8)
# $PROJECT_HOME/fir_filter.c(14): Loop '/fir/core/for' is left rolled. (LOOP-4)
# $PROJECT_HOME/fir_filter.c(6): Loop '/fir/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'fir.v1': elapsed time 0.02 seconds, memory usage 1316244kB, peak memory usage 1316244kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 14, Real ops = 3, Vars = 7 (SOL-21)
# Info: Starting transformation 'memories' on solution 'fir.v1' (SOL-8)
# $PROJECT_HOME/fir_filter.c(6): I/O-Port Resource '/fir/input:rsc' (from var: input) mapped to 'ccs_ioport.ccs_in' (size: 4096). (MEM-2)
# $PROJECT_HOME/fir_filter.c(6): I/O-Port Resource '/fir/output:rsc' (from var: output) mapped to 'ccs_ioport.ccs_out' (size: 4096). (MEM-2)
# Info: Completed transformation 'memories' on solution 'fir.v1': elapsed time 5.85 seconds, memory usage 1316260kB, peak memory usage 1316260kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 400, Real ops = 3, Vars = 264 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'fir.v1' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'fir.v1': elapsed time 0.13 seconds, memory usage 1316260kB, peak memory usage 1316260kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 400, Real ops = 3, Vars = 264 (SOL-21)
# Info: Starting transformation 'architect' on solution 'fir.v1' (SOL-8)
# Design 'fir' contains '386' real operations. (SOL-11)
# Warning: Extrapolation detected. Script '/home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir.v1/adjust_char_library.tcl' generated. (LIB-142)
# Info: Completed transformation 'architect' on solution 'fir.v1': elapsed time 2.23 seconds, memory usage 1316260kB, peak memory usage 1316260kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 2946, Real ops = 386, Vars = 521 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'fir.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/fir/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/fir_filter.c(14): Prescheduled LOOP '/fir/core/for' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/fir_filter.c(6): Prescheduled LOOP '/fir/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/fir_filter.c(6): Prescheduled LOOP '/fir/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/fir_filter.c(6): Prescheduled SEQUENTIAL '/fir/core' (total length 386 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/fir_filter.c(6): Initial schedule of SEQUENTIAL '/fir/core': Latency = 383, Area (Datapath, Register, Total) = 14629.09, 53084.62, 67713.71 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/fir_filter.c(6): Final schedule of SEQUENTIAL '/fir/core': Latency = 383, Area (Datapath, Register, Total) = 11927.40, 53084.62, 65012.02 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'fir.v1': elapsed time 8.95 seconds, memory usage 1316260kB, peak memory usage 1316260kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 2946, Real ops = 386, Vars = 521 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'fir.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/fir/core' (CRAAS-1)
# Global signal 'input:rsc.dat' added to design 'fir' for component 'input:rsci' (LIB-3)
# Global signal 'output:rsc.dat' added to design 'fir' for component 'output:rsci' (LIB-3)
# Global signal 'input:rsc.triosy.lz' added to design 'fir' for component 'input:rsc.triosy:obj' (LIB-3)
# Global signal 'output:rsc.triosy.lz' added to design 'fir' for component 'output:rsc.triosy:obj' (LIB-3)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'fir.v1': elapsed time 9.28 seconds, memory usage 1389988kB, peak memory usage 1389988kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 2346, Real ops = 386, Vars = 538 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'fir.v1' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Completed transformation 'dpfsm' on solution 'fir.v1': elapsed time 15.97 seconds, memory usage 1389988kB, peak memory usage 1389988kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 4042, Real ops = 2531, Vars = 876 (SOL-21)
# Info: Starting transformation 'instance' on solution 'fir.v1' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'fir.v1': elapsed time 11.05 seconds, memory usage 1389988kB, peak memory usage 1389988kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 2990, Real ops = 1673, Vars = 2983 (SOL-21)
# Info: Starting transformation 'extract' on solution 'fir.v1' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir.v1/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir.v1/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir.v1/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir.v1/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'fir.v1': elapsed time 13.76 seconds, memory usage 1389988kB, peak memory usage 1389988kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 2990, Real ops = 1673, Vars = 547 (SOL-21)
# Making './scverify/Verify_concat_sim_rtl_v_msim.mk {} SIMTOOL=msim sim'
# Make utility invoked from '/home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir.v1'
#     /opt/mentorgraphics/Catapult_10.5c/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# ============================================
# Creating simulation directory 'scverify/concat_sim_rtl_v_msim'
# mkdir -p scverify/concat_sim_rtl_v_msim
# ============================================
# Setting up default modelsim.ini file from '/opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/../modelsim.ini'
# cat "/opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/../modelsim.ini" >scverify/concat_sim_rtl_v_msim/modelsim.ini
# ============================================
# Creating physical library 'scverify/concat_sim_rtl_v_msim/work'
# /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/vlib scverify/concat_sim_rtl_v_msim/work
# ============================================
# Mapping logical library 'work' to physical path '$SCVLIBS/scverify/concat_sim_rtl_v_msim/work'
# /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/vmap work \$SCVLIBS/scverify/concat_sim_rtl_v_msim/work
# Model Technology ModelSim SE-64 vmap 10.6 Lib Mapping Utility 2016.12 Dec 13 2016
# vmap work $SCVLIBS/scverify/concat_sim_rtl_v_msim/work 
# Modifying scverify/concat_sim_rtl_v_msim/modelsim.ini
# ============================================
# Creating Questa SIM wave TCL file 'scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl' from 'scverify/ccs_wave_signals.dat'
# /opt/mentorgraphics/Catapult_10.5c/Mgc_home/bin/tclsh8.5 /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/sif/userware/En_na/flows/app_questasim.flo create_wave_script ./fir_filter/fir.v1/scverify/ccs_wave_signals.dat scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl ./fir_filter/fir.v1/.dut_inst_info.tcl ./fir_filter/fir.v1/.qwave_signal 
# app_questasim.flo - Executing command 'create_wave_script ./fir_filter/fir.v1/scverify/ccs_wave_signals.dat scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl ./fir_filter/fir.v1/.dut_inst_info.tcl ./fir_filter/fir.v1/.qwave_signal'...
# Wrote Questa SIM waveform creation script to 'scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl'
# ============================================
# Compiling Verilog file: concat_sim_rtl.v
# /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/vlog -work work     concat_sim_rtl.v
# Model Technology ModelSim SE-64 vlog 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 19:34:39 on Feb 03,2021
# vlog -work work concat_sim_rtl.v 
# -- Compiling module ccs_in_v1
# -- Compiling module ccs_out_v1
# -- Compiling module mgc_io_sync_v2
# -- Compiling module fir_core_core_fsm
# -- Compiling module fir_core
# -- Compiling module fir
# 
# Top level modules:
# 	fir
# End time: 19:34:39 on Feb 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: ../../fir_filter.c
# /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=fir -DCCS_DESIGN_FUNC_fir -DCCS_DESIGN_TOP_fir -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../fir_filter.c
# Start time: 19:34:39 on Feb 03,2021
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# 
# ../../fir_filter.c: In function 'void fir(int*, int*)':
# ../../fir_filter.c:10:6: warning: unused variable 'shift_reg' [-Wunused-variable]
#   int shift_reg[N] = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
#       ^
# ../../fir_filter.c:12:8: warning: unused variable 'j' [-Wunused-variable]
#   int i,j,acc;
#         ^
# ../../fir_filter.c:12:10: warning: unused variable 'acc' [-Wunused-variable]
#   int i,j,acc;
#           ^
# End time: 19:34:39 on Feb 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: ../../fir_filter_tb.c
# /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=fir -DCCS_DESIGN_FUNC_fir -DCCS_DESIGN_TOP_fir -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../fir_filter_tb.c
# Start time: 19:34:39 on Feb 03,2021
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# 
# ../../fir_filter_tb.c: In function 'int main()':
# Error: ../../fir_filter_tb.c(14): error: invalid conversion from 'int*' to 'int' [-fpermissive]
#    fir(in, out);
#               ^
# In file included from ../../fir_filter_tb.c:3:0:
# ../../fir_filter.h:5:6: note:   initializing argument 1 of 'void fir(int, int)'
#  void fir(int input, int output);
#       ^
# Error: ../../fir_filter_tb.c(14): error: invalid conversion from 'int*' to 'int' [-fpermissive]
#    fir(in, out);
#               ^
# In file included from ../../fir_filter_tb.c:3:0:
# ../../fir_filter.h:5:6: note:   initializing argument 2 of 'void fir(int, int)'
#  void fir(int input, int output);
#       ^
# ** Error: (sccom-6142) Compilation failed.
# End time: 19:34:39 on Feb 03,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# make: *** [scverify/concat_sim_rtl_v_msim/fir_filter_tb.c.cxxts] Error 11
source fir_filter2.tcl
# Info: Branching solution 'solution.v3' at state 'initial' (PRJ-2)
# Error: cannot open input file '/home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir_filter2.c' (BASIC-3)
# Error: 
source fir_filter2.tcl
# Info: Branching solution 'solution.v4' at state 'initial' (PRJ-2)
# Warning: Integer directive values of OPT_CONST_MULTS directive is deprecated (SIF-14)
# solution design set fir1 -top (HC-8)
# Info: Starting transformation 'analyze' on solution 'solution.v4' (SOL-8)
# Front End called with arguments: -- /home/dss545/small_projects/fir_filter/fir_filter/fir_filter2.h /home/dss545/small_projects/fir_filter/fir_filter/fir_filter3.c /home/dss545/small_projects/fir_filter/fir_filter/fir_filter2.c (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v4': elapsed time 0.03 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'fir1.v1' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/fir_filter2.c(6): Found top design routine 'fir1' specified by directive (CIN-52)
# $PROJECT_HOME/fir_filter2.c(6): Synthesizing routine 'fir1' (CIN-13)
# $PROJECT_HOME/fir_filter2.c(6): Inlining routine 'fir1' (CIN-14)
# $PROJECT_HOME/fir_filter2.c(6): Optimizing block '/fir1' ... (CIN-4)
# $PROJECT_HOME/fir_filter2.c(14): Loop '/fir1/core/for' iterated at most 10 times. (LOOP-2)
# Design 'fir1' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir1.v1/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'fir1.v1': elapsed time 0.96 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 25, Real ops = 9, Vars = 10 (SOL-21)
# Info: Starting transformation 'libraries' on solution 'fir1.v1' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'fir1.v1': elapsed time 0.47 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 25, Real ops = 9, Vars = 10 (SOL-21)
# Info: Starting transformation 'assembly' on solution 'fir1.v1' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'fir1.v1': elapsed time 0.09 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 25, Real ops = 9, Vars = 10 (SOL-21)
# Info: Starting transformation 'loops' on solution 'fir1.v1' (SOL-8)
# $PROJECT_HOME/fir_filter2.c(14): Loop '/fir1/core/for' is left rolled. (LOOP-4)
# $PROJECT_HOME/fir_filter2.c(6): Loop '/fir1/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'fir1.v1': elapsed time 0.03 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 29, Real ops = 9, Vars = 12 (SOL-21)
# Info: Starting transformation 'memories' on solution 'fir1.v1' (SOL-8)
# $PROJECT_HOME/fir_filter2.c(6): I/O-Port Resource '/fir1/x:rsc' (from var: x) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/fir_filter2.c(6): I/O-Port Resource '/fir1/return:rsc' (from var: return) mapped to 'ccs_ioport.ccs_out' (size: 32). (MEM-2)
# Info: Completed transformation 'memories' on solution 'fir1.v1': elapsed time 0.36 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 99, Real ops = 45, Vars = 26 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'fir1.v1' (SOL-8)
# Info: Starting synthesis of module for CLU 'ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2'... (CLUSTER-6)
# >>>  Started: synthesis, design='ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2' >>>
# 
# 
# # OasysPrototyping write_define_lib stdout WORK work
# 
# # Define library WORK
# if { [file isdirectory "work"] } {
#   file delete -force -- "work"
# }
# puts "Note: Creating directory work"
# file mkdir "work"
# #puts "Note: Mapped design library WORK => work"
# run_cmd {read_verilog $RTL_TOOL_SCRIPT_DIR/rtl.v} {analyze file 'rtl.v'}
# <<<  Finished: synthesis, design='ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2' runtime=6 <<<
# 
# Downstream synthesis information: design='ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2' TID='Oasys19.1-s007' Area=14.896 Delay=0.161 LkgPwr=0.3296377547085285
# Module for the CLU 'ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2' has been successfully synthesized (CLUSTER-9)
# Info: Starting synthesis of module for CLU 'ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2'... (CLUSTER-6)
# >>>  Started: synthesis, design='ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2' >>>
# 
# 
# # OasysPrototyping write_define_lib stdout WORK work
# 
# # Define library WORK
# if { [file isdirectory "work"] } {
#   file delete -force -- "work"
# }
# puts "Note: Creating directory work"
# file mkdir "work"
# #puts "Note: Mapped design library WORK => work"
# run_cmd {read_verilog $RTL_TOOL_SCRIPT_DIR/rtl.v} {analyze file 'rtl.v'}
# <<<  Finished: synthesis, design='ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2' runtime=4 <<<
# 
# Downstream synthesis information: design='ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2' TID='Oasys19.1-s007' Area=1.862 Delay=0.048 LkgPwr=0.04001275449991226
# Module for the CLU 'ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2' has been successfully synthesized (CLUSTER-9)
# Info: Completed transformation 'cluster' on solution 'fir1.v1': elapsed time 3.46 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 99, Real ops = 45, Vars = 28 (SOL-21)
# Info: Starting transformation 'architect' on solution 'fir1.v1' (SOL-8)
# Design 'fir1' contains '46' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'fir1.v1': elapsed time 0.20 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 183, Real ops = 46, Vars = 47 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'fir1.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/fir1/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/fir_filter2.c(14): Prescheduled LOOP '/fir1/core/for' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/fir_filter2.c(6): Prescheduled LOOP '/fir1/core/main' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/fir_filter2.c(6): Prescheduled LOOP '/fir1/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/fir_filter2.c(6): Prescheduled SEQUENTIAL '/fir1/core' (total length 34 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/fir_filter2.c(6): Initial schedule of SEQUENTIAL '/fir1/core': Latency = 33, Area (Datapath, Register, Total) = 4924.16, 4577.25, 9501.41 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/fir_filter2.c(6): Final schedule of SEQUENTIAL '/fir1/core': Latency = 33, Area (Datapath, Register, Total) = 3291.33, 4577.25, 7868.58 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'fir1.v1': elapsed time 0.40 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 183, Real ops = 46, Vars = 47 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'fir1.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/fir1/core' (CRAAS-1)
# Global signal 'x:rsc.dat' added to design 'fir1' for component 'x:rsci' (LIB-3)
# Global signal 'return:rsc.dat' added to design 'fir1' for component 'return:rsci' (LIB-3)
# Global signal 'x:rsc.triosy.lz' added to design 'fir1' for component 'x:rsc.triosy:obj' (LIB-3)
# Global signal 'return:rsc.triosy.lz' added to design 'fir1' for component 'return:rsc.triosy:obj' (LIB-3)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'fir1.v1': elapsed time 1.40 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 200, Real ops = 46, Vars = 60 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'fir1.v1' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Completed transformation 'dpfsm' on solution 'fir1.v1': elapsed time 0.82 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 211, Real ops = 112, Vars = 73 (SOL-21)
# Info: Starting transformation 'instance' on solution 'fir1.v1' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'fir1.v1': elapsed time 1.10 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 212, Real ops = 105, Vars = 196 (SOL-21)
# Info: Starting transformation 'extract' on solution 'fir1.v1' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: ../td_ccore_solutions/ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2_0/rtl.vhdl
# Add dependent file: ../td_ccore_solutions/ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2_0/rtl.vhdl
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir1.v1/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: ../td_ccore_solutions/ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2_0/rtl.vhdl
# Add dependent file: ../td_ccore_solutions/ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2_0/rtl.vhdl
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir1.v1/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: ../td_ccore_solutions/ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2_0/rtl.v
# Add dependent file: ../td_ccore_solutions/ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2_0/rtl.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir1.v1/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: ../td_ccore_solutions/ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2_0/rtl.v
# Add dependent file: ../td_ccore_solutions/ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2_0/rtl.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir1.v1/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'fir1.v1': elapsed time 5.55 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 207, Real ops = 107, Vars = 72 (SOL-21)
# Making './scverify/Verify_concat_sim_rtl_v_msim.mk {} SIMTOOL=msim sim'
# Make utility invoked from '/home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir1.v1'
#     /opt/mentorgraphics/Catapult_10.5c/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# ============================================
# Creating simulation directory 'scverify/concat_sim_rtl_v_msim'
# mkdir -p scverify/concat_sim_rtl_v_msim
# ============================================
# Setting up default modelsim.ini file from '/opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/../modelsim.ini'
# cat "/opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/../modelsim.ini" >scverify/concat_sim_rtl_v_msim/modelsim.ini
# ============================================
# Creating physical library 'scverify/concat_sim_rtl_v_msim/work'
# /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/vlib scverify/concat_sim_rtl_v_msim/work
# ============================================
# Mapping logical library 'work' to physical path '$SCVLIBS/scverify/concat_sim_rtl_v_msim/work'
# /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/vmap work \$SCVLIBS/scverify/concat_sim_rtl_v_msim/work
# Model Technology ModelSim SE-64 vmap 10.6 Lib Mapping Utility 2016.12 Dec 13 2016
# vmap work $SCVLIBS/scverify/concat_sim_rtl_v_msim/work 
# Modifying scverify/concat_sim_rtl_v_msim/modelsim.ini
# ============================================
# Creating Questa SIM wave TCL file 'scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl' from 'scverify/ccs_wave_signals.dat'
# /opt/mentorgraphics/Catapult_10.5c/Mgc_home/bin/tclsh8.5 /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/sif/userware/En_na/flows/app_questasim.flo create_wave_script ./fir_filter/fir1.v1/scverify/ccs_wave_signals.dat scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl ./fir_filter/fir1.v1/.dut_inst_info.tcl ./fir_filter/fir1.v1/.qwave_signal 
# app_questasim.flo - Executing command 'create_wave_script ./fir_filter/fir1.v1/scverify/ccs_wave_signals.dat scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl ./fir_filter/fir1.v1/.dut_inst_info.tcl ./fir_filter/fir1.v1/.qwave_signal'...
# Wrote Questa SIM waveform creation script to 'scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl'
# ============================================
# Compiling Verilog file: concat_sim_rtl.v
# /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/vlog -work work     concat_sim_rtl.v
# Model Technology ModelSim SE-64 vlog 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 19:36:19 on Feb 03,2021
# vlog -work work concat_sim_rtl.v 
# -- Compiling module ccs_in_v1
# -- Compiling module ccs_out_v1
# -- Compiling module mgc_io_sync_v2
# -- Compiling module ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2
# -- Compiling module ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2
# -- Compiling module fir1_core_core_fsm
# -- Compiling module fir1_core
# -- Compiling module fir1
# 
# Top level modules:
# 	fir1
# End time: 19:36:20 on Feb 03,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: ../../fir_filter2.c
# /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=fir1 -DCCS_DESIGN_FUNC_fir1 -DCCS_DESIGN_TOP_fir1 -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../fir_filter2.c
# Start time: 19:36:20 on Feb 03,2021
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# 
# ../../fir_filter2.c: In function 'int fir1(int)':
# ../../fir_filter2.c:8:6: warning: unused variable 'Xreg' [-Wunused-variable]
#   int Xreg;
#       ^
# ../../fir_filter2.c:12:14: warning: unused variable 'j' [-Wunused-variable]
#   int acc, i, j;
#               ^
# End time: 19:36:20 on Feb 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: ../../fir_filter3.c
# /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=fir1 -DCCS_DESIGN_FUNC_fir1 -DCCS_DESIGN_TOP_fir1 -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../fir_filter3.c
# Start time: 19:36:20 on Feb 03,2021
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# 
# ../../fir_filter3.c: In function 'int fir2(int)':
# ../../fir_filter3.c:8:6: warning: unused variable 'Xreg' [-Wunused-variable]
#   int Xreg;
#       ^
# ../../fir_filter3.c:12:14: warning: unused variable 'j' [-Wunused-variable]
#   int acc, i, j;
#               ^
# End time: 19:36:20 on Feb 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: ../../fir_filter_tb2.c
# /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=fir1 -DCCS_DESIGN_FUNC_fir1 -DCCS_DESIGN_TOP_fir1 -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../fir_filter_tb2.c
# Start time: 19:36:20 on Feb 03,2021
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# 
# ../../fir_filter_tb2.c: In function 'int main()':
# ../../fir_filter_tb2.c:10:6: warning: unused variable 'i' [-Wunused-variable]
#   int i,j;
#       ^
# ../../fir_filter_tb2.c:21:6: warning: variable 'out1' set but not used [-Wunused-but-set-variable]
#   int out1;
#       ^
# ../../fir_filter_tb2.c:34:6: warning: variable 'out2' set but not used [-Wunused-but-set-variable]
#   int out2;
#       ^
# End time: 19:36:20 on Feb 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: scverify/mc_testbench.cpp
# /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=fir1 -DCCS_DESIGN_FUNC_fir1 -DCCS_DESIGN_TOP_fir1 -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c scverify/mc_testbench.cpp
# Start time: 19:36:20 on Feb 03,2021
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# End time: 19:36:24 on Feb 03,2021, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: scverify/scverify_top.cpp
# /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=fir1 -DCCS_DESIGN_FUNC_fir1 -DCCS_DESIGN_TOP_fir1 -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c scverify/scverify_top.cpp
# Start time: 19:36:24 on Feb 03,2021
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# 
# In file included from /opt/mentorgraphics/modelsim_SE106/modeltech/include/systemc/sc_buffer.h:32:0,
#                  from /opt/mentorgraphics/modelsim_SE106/modeltech/include/systemc/systemc:82,
#                  from /opt/mentorgraphics/modelsim_SE106/modeltech/include/systemc/systemc.h:211,
#                  from scverify/mc_testbench.h:30,
#                  from scverify/scverify_top.cpp:4:
# /opt/mentorgraphics/modelsim_SE106/modeltech/include/systemc/sc_signal.h: In instantiation of 'sc_core::sc_signal<sc_dt::sc_logic, POL>::sc_signal() [with sc_core::sc_writer_policy POL = (sc_core::sc_writer_policy)0u]':
# scverify/scverify_top.cpp:129:30:   required from here
# /opt/mentorgraphics/modelsim_SE106/modeltech/include/systemc/sc_signal.h:743:23: warning: 'sc_core::sc_signal<sc_dt::sc_logic>::m_posedge_event_p' will be initialized after [-Wreorder]
#      mutable sc_event* m_posedge_event_p; // positive edge event if present.
#                        ^
# /opt/mentorgraphics/modelsim_SE106/modeltech/include/systemc/sc_signal.h:740:23: warning:   'sc_dt::uint64 sc_core::sc_signal<sc_dt::sc_logic>::m_change_stamp' [-Wreorder]
#      sc_dt::uint64     m_change_stamp;    // delta of last event
#                        ^
# /opt/mentorgraphics/modelsim_SE106/modeltech/include/systemc/sc_signal.h:602:5: warning:   when initialized here [-Wreorder]
#      sc_signal()
#      ^
# 
# Exported modules:
# 	scverify_top
# ** Warning: (sccom-6102) The object "_data" is not debuggable. (/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include/mc_monitor.h, 144)
# End time: 19:36:33 on Feb 03,2021, Elapsed time: 0:00:09
# Errors: 0, Warnings: 1
# ============================================
# Linking executable
# /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/sccom -link     
# sccom -link 
# Start time: 19:36:33 on Feb 03,2021
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# End time: 19:36:34 on Feb 03,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ============================================
# Optimizing design: scverify_top
# cd ../..; /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/vopt +acc=npr     -L "./fir_filter/fir1.v1/scverify/concat_sim_rtl_v_msim/work"   scverify_top  -o scverify_top_opt
# Model Technology ModelSim SE-64 vopt 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 19:36:34 on Feb 03,2021
# vopt "+acc=npr" -L ./fir_filter/fir1.v1/scverify/concat_sim_rtl_v_msim/work scverify_top -o scverify_top_opt 
# 
# Top level modules:
# 	scverify_top
# 
# Analyzing design...
# -- Loading shared library /tmp/dss545@hansolo.poly.edu_dpi_59551/STUB_SYMS_OF_systemc.so
# -- Loading shared library /home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir1.v1/scverify/concat_sim_rtl_v_msim/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# -- Loading systemc module /home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir1.v1/scverify/concat_sim_rtl_v_msim/work.scverify_top
# Info: CCS_CLK_CTOR: Clock 'clk' - Using default clock period '1 ns'
# -- Loading module fir1
# -- Loading module fir1_core
# -- Loading module ccs_in_v1
# -- Loading module ccs_out_v1
# -- Loading module mgc_io_sync_v2
# -- Loading module ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2
# -- Loading module ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2
# -- Loading module fir1_core_core_fsm
# Optimizing 8 design-units (inlining 0/9 module instances, 0/0 UDP instances):
# -- Optimizing module fir1_core(fast)
# -- Optimizing module fir1_core_core_fsm(fast)
# -- Optimizing module ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2(fast)
# -- Optimizing module ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2(fast)
# -- Optimizing module ccs_in_v1(fast)
# -- Optimizing module ccs_out_v1(fast)
# -- Optimizing module mgc_io_sync_v2(fast)
# -- Optimizing module fir1(fast)
# Optimized design name is scverify_top_opt
# End time: 19:36:35 on Feb 03,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0, Suppressed Warnings: 2
#     /opt/mentorgraphics/Catapult_10.5c/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim sim (BASIC-14)
# ============================================
# Simulating design entity: scverify_top
# cd ../..; /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/vsim -t ps  -wlf ./fir_filter/fir1.v1/scverify/concat_sim_rtl_v_msim/vsim.wlf -l "./fir_filter/fir1.v1/scverify/concat_sim_rtl_v_msim/sim.log"   -L "./fir_filter/fir1.v1/scverify/concat_sim_rtl_v_msim/work"   scverify_top_opt    -c -do "do {./fir_filter/fir1.v1/scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl}"
# Reading pref.tcl
# 
# 10.6
# 
# vsim -t ps -wlf ./fir_filter/fir1.v1/scverify/concat_sim_rtl_v_msim/vsim.wlf -l ./fir_filter/fir1.v1/scverify/concat_sim_rtl_v_msim/sim.log -L ./fir_filter/fir1.v1/scverify/concat_sim_rtl_v_msim/work scverify_top_opt -c -do "do {./fir_filter/fir1.v1/scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl}" 
# Start time: 19:36:36 on Feb 03,2021
# //  ModelSim SE-64 10.6 Dec 13 2016Linux 3.10.0-1127.18.2.el7.x86_64
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading /tmp/dss545@hansolo.poly.edu_dpi_59622/linux_x86_64_gcc-5.3.0/STUB_SYMS_OF_systemc.so
# Loading /home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir1.v1/scverify/concat_sim_rtl_v_msim/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# Loading /home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir1.v1/scverify/concat_sim_rtl_v_msim/work.scverify_top
# Info: CCS_CLK_CTOR: Clock 'clk' - Using default clock period '1 ns'
# Loading work.fir1(fast)
# Loading work.fir1_core(fast)
# Loading work.ccs_in_v1(fast)
# Loading work.ccs_out_v1(fast)
# Loading work.mgc_io_sync_v2(fast)
# Loading work.ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2(fast)
# Loading work.ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2(fast)
# Loading work.fir1_core_core_fsm(fast)
# Warning: (vsim-4029) The fifo '/scverify_top/user_tb/return_golden'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_out_wait_ctrl_fifo_return'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_out_fifo_return'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_x'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_x'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Disabling STALL_FLAG toggling
# do {./fir_filter/fir1.v1/scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl}
# Reading SCVerify waveform database './fir_filter/fir1.v1/scverify/ccs_wave_signals.dat'
# Logging WAVE signals...
# DONE
# 0
# Full simulation run
# run -all
# ** Fatal: (vsim-12005) Undefined function 'testbench::main()' introduced from '/home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir1.v1/scverify/concat_sim_rtl_v_msim/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so' is being called. Exiting ... 
# Info: scverify_top/user_tb: Testbench exited early or ran into deadlock
# 
# Checking results
# 'return'
# capture count        = 0
# comparison count     = 0
# ignore count         = 0
# error count          = 0
# stuck in dut fifo    = 0
# stuck in golden fifo = 0
# Error: output 'return' has no golden values to compare against
# 
# Error: Nothing to compare, all output capture counts are zero.
# Info: scverify_top/user_tb: Simulation FAILED @ 0 s
# Info: scverify_top/Monitor: runs with constant clock period 0 s
# Info: scverify_top/Monitor: Throughput: 1 transaction per 0 s
# Info: scverify_top/Monitor: No transactions completed.  Skipping latency and throughput reports
# End time: 19:36:37 on Feb 03,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 5, Suppressed Warnings: 2
# File '$PROJECT_HOME/fir_filter_tb2.c' saved
source fir_filter2.tcl
# Info: Branching solution 'solution.v4' at state 'initial' (PRJ-2)
# Warning: Integer directive values of OPT_CONST_MULTS directive is deprecated (SIF-14)
# solution design set fir1 -top (HC-8)
# Info: Starting transformation 'analyze' on solution 'solution.v4' (SOL-8)
# Front End called with arguments: -- /home/dss545/small_projects/fir_filter/fir_filter/fir_filter2.h /home/dss545/small_projects/fir_filter/fir_filter/fir_filter3.c /home/dss545/small_projects/fir_filter/fir_filter/fir_filter2.c (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v4': elapsed time 0.04 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'fir1.v2' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/fir_filter2.c(6): Found top design routine 'fir1' specified by directive (CIN-52)
# $PROJECT_HOME/fir_filter2.c(6): Synthesizing routine 'fir1' (CIN-13)
# $PROJECT_HOME/fir_filter2.c(6): Inlining routine 'fir1' (CIN-14)
# $PROJECT_HOME/fir_filter2.c(6): Optimizing block '/fir1' ... (CIN-4)
# $PROJECT_HOME/fir_filter2.c(14): Loop '/fir1/core/for' iterated at most 10 times. (LOOP-2)
# Design 'fir1' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir1.v2/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'fir1.v2': elapsed time 1.01 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 25, Real ops = 9, Vars = 10 (SOL-21)
# Info: Starting transformation 'libraries' on solution 'fir1.v2' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'fir1.v2': elapsed time 0.49 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 25, Real ops = 9, Vars = 10 (SOL-21)
# Info: Starting transformation 'assembly' on solution 'fir1.v2' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'fir1.v2': elapsed time 0.10 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 25, Real ops = 9, Vars = 10 (SOL-21)
# Info: Starting transformation 'loops' on solution 'fir1.v2' (SOL-8)
# $PROJECT_HOME/fir_filter2.c(14): Loop '/fir1/core/for' is left rolled. (LOOP-4)
# $PROJECT_HOME/fir_filter2.c(6): Loop '/fir1/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'fir1.v2': elapsed time 0.03 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 29, Real ops = 9, Vars = 12 (SOL-21)
# Info: Starting transformation 'memories' on solution 'fir1.v2' (SOL-8)
# $PROJECT_HOME/fir_filter2.c(6): I/O-Port Resource '/fir1/x:rsc' (from var: x) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/fir_filter2.c(6): I/O-Port Resource '/fir1/return:rsc' (from var: return) mapped to 'ccs_ioport.ccs_out' (size: 32). (MEM-2)
# Info: Completed transformation 'memories' on solution 'fir1.v2': elapsed time 0.42 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 99, Real ops = 45, Vars = 26 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'fir1.v2' (SOL-8)
# Reading solution library '/home/dss545/small_projects/fir_filter/fir_filter/fir_filter/td_ccore_solutions/ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2_0/.sif/solIndex_3_bc20bd61-73d8-44d4-a4af-8dd00e77f8f0.xml' ... (LIB-129)
# Module 'ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2_0' in the cache is valid & accepted for CLU 'ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2' (CLUSTER-8)
# Reading solution library '/home/dss545/small_projects/fir_filter/fir_filter/fir_filter/td_ccore_solutions/ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2_0/.sif/solIndex_3_bc20bd61-73d8-44d4-a4af-8dd00e77f8f0.xml' ... (LIB-129)
# Module for the CLU 'ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2' has been successfully synthesized (CLUSTER-9)
# Reading solution library '/home/dss545/small_projects/fir_filter/fir_filter/fir_filter/td_ccore_solutions/ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2_0/.sif/solIndex_3_d9405798-4d8a-4597-87b3-585c5a14f0cd.xml' ... (LIB-129)
# Module 'ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2_0' in the cache is valid & accepted for CLU 'ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2' (CLUSTER-8)
# Reading solution library '/home/dss545/small_projects/fir_filter/fir_filter/fir_filter/td_ccore_solutions/ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2_0/.sif/solIndex_3_d9405798-4d8a-4597-87b3-585c5a14f0cd.xml' ... (LIB-129)
# Module for the CLU 'ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2' has been successfully synthesized (CLUSTER-9)
# Info: Completed transformation 'cluster' on solution 'fir1.v2': elapsed time 0.31 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 99, Real ops = 45, Vars = 28 (SOL-21)
# Info: Starting transformation 'architect' on solution 'fir1.v2' (SOL-8)
# Design 'fir1' contains '46' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'fir1.v2': elapsed time 0.15 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 183, Real ops = 46, Vars = 47 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'fir1.v2' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/fir1/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/fir_filter2.c(14): Prescheduled LOOP '/fir1/core/for' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/fir_filter2.c(6): Prescheduled LOOP '/fir1/core/main' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/fir_filter2.c(6): Prescheduled LOOP '/fir1/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/fir_filter2.c(6): Prescheduled SEQUENTIAL '/fir1/core' (total length 34 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/fir_filter2.c(6): Initial schedule of SEQUENTIAL '/fir1/core': Latency = 33, Area (Datapath, Register, Total) = 4924.16, 4577.25, 9501.41 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/fir_filter2.c(6): Final schedule of SEQUENTIAL '/fir1/core': Latency = 33, Area (Datapath, Register, Total) = 3291.33, 4577.25, 7868.58 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'fir1.v2': elapsed time 0.40 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 183, Real ops = 46, Vars = 47 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'fir1.v2' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/fir1/core' (CRAAS-1)
# Global signal 'x:rsc.dat' added to design 'fir1' for component 'x:rsci' (LIB-3)
# Global signal 'return:rsc.dat' added to design 'fir1' for component 'return:rsci' (LIB-3)
# Global signal 'x:rsc.triosy.lz' added to design 'fir1' for component 'x:rsc.triosy:obj' (LIB-3)
# Global signal 'return:rsc.triosy.lz' added to design 'fir1' for component 'return:rsc.triosy:obj' (LIB-3)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'fir1.v2': elapsed time 1.39 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 200, Real ops = 46, Vars = 60 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'fir1.v2' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Completed transformation 'dpfsm' on solution 'fir1.v2': elapsed time 0.82 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 211, Real ops = 112, Vars = 73 (SOL-21)
# Info: Starting transformation 'instance' on solution 'fir1.v2' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'fir1.v2': elapsed time 1.11 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 212, Real ops = 105, Vars = 196 (SOL-21)
# Info: Starting transformation 'extract' on solution 'fir1.v2' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: ../td_ccore_solutions/ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2_0/rtl.vhdl
# Add dependent file: ../td_ccore_solutions/ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2_0/rtl.vhdl
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir1.v2/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: ../td_ccore_solutions/ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2_0/rtl.vhdl
# Add dependent file: ../td_ccore_solutions/ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2_0/rtl.vhdl
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir1.v2/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: ../td_ccore_solutions/ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2_0/rtl.v
# Add dependent file: ../td_ccore_solutions/ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2_0/rtl.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir1.v2/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: ../td_ccore_solutions/ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2_0/rtl.v
# Add dependent file: ../td_ccore_solutions/ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2_0/rtl.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir1.v2/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'fir1.v2': elapsed time 5.57 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 207, Real ops = 107, Vars = 72 (SOL-21)
# Making './scverify/Verify_concat_sim_rtl_v_msim.mk {} SIMTOOL=msim sim'
# Make utility invoked from '/home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir1.v2'
#     /opt/mentorgraphics/Catapult_10.5c/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# ============================================
# Creating simulation directory 'scverify/concat_sim_rtl_v_msim'
# mkdir -p scverify/concat_sim_rtl_v_msim
# ============================================
# Setting up default modelsim.ini file from '/opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/../modelsim.ini'
# cat "/opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/../modelsim.ini" >scverify/concat_sim_rtl_v_msim/modelsim.ini
# ============================================
# Creating physical library 'scverify/concat_sim_rtl_v_msim/work'
# /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/vlib scverify/concat_sim_rtl_v_msim/work
# ============================================
# Mapping logical library 'work' to physical path '$SCVLIBS/scverify/concat_sim_rtl_v_msim/work'
# /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/vmap work \$SCVLIBS/scverify/concat_sim_rtl_v_msim/work
# Model Technology ModelSim SE-64 vmap 10.6 Lib Mapping Utility 2016.12 Dec 13 2016
# vmap work $SCVLIBS/scverify/concat_sim_rtl_v_msim/work 
# Modifying scverify/concat_sim_rtl_v_msim/modelsim.ini
# ============================================
# Creating Questa SIM wave TCL file 'scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl' from 'scverify/ccs_wave_signals.dat'
# /opt/mentorgraphics/Catapult_10.5c/Mgc_home/bin/tclsh8.5 /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/sif/userware/En_na/flows/app_questasim.flo create_wave_script ./fir_filter/fir1.v2/scverify/ccs_wave_signals.dat scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl ./fir_filter/fir1.v2/.dut_inst_info.tcl ./fir_filter/fir1.v2/.qwave_signal 
# app_questasim.flo - Executing command 'create_wave_script ./fir_filter/fir1.v2/scverify/ccs_wave_signals.dat scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl ./fir_filter/fir1.v2/.dut_inst_info.tcl ./fir_filter/fir1.v2/.qwave_signal'...
# Wrote Questa SIM waveform creation script to 'scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl'
# ============================================
# Compiling Verilog file: concat_sim_rtl.v
# /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/vlog -work work     concat_sim_rtl.v
# Model Technology ModelSim SE-64 vlog 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 19:38:33 on Feb 03,2021
# vlog -work work concat_sim_rtl.v 
# -- Compiling module ccs_in_v1
# -- Compiling module ccs_out_v1
# -- Compiling module mgc_io_sync_v2
# -- Compiling module ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2
# -- Compiling module ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2
# -- Compiling module fir1_core_core_fsm
# -- Compiling module fir1_core
# -- Compiling module fir1
# 
# Top level modules:
# 	fir1
# End time: 19:38:33 on Feb 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: ../../fir_filter2.c
# /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=fir1 -DCCS_DESIGN_FUNC_fir1 -DCCS_DESIGN_TOP_fir1 -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../fir_filter2.c
# Start time: 19:38:33 on Feb 03,2021
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# 
# ../../fir_filter2.c: In function 'int fir1(int)':
# ../../fir_filter2.c:8:6: warning: unused variable 'Xreg' [-Wunused-variable]
#   int Xreg;
#       ^
# ../../fir_filter2.c:12:14: warning: unused variable 'j' [-Wunused-variable]
#   int acc, i, j;
#               ^
# End time: 19:38:33 on Feb 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: ../../fir_filter3.c
# /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=fir1 -DCCS_DESIGN_FUNC_fir1 -DCCS_DESIGN_TOP_fir1 -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../fir_filter3.c
# Start time: 19:38:33 on Feb 03,2021
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# 
# ../../fir_filter3.c: In function 'int fir2(int)':
# ../../fir_filter3.c:8:6: warning: unused variable 'Xreg' [-Wunused-variable]
#   int Xreg;
#       ^
# ../../fir_filter3.c:12:14: warning: unused variable 'j' [-Wunused-variable]
#   int acc, i, j;
#               ^
# End time: 19:38:34 on Feb 03,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: ../../fir_filter_tb2.c
# /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=fir1 -DCCS_DESIGN_FUNC_fir1 -DCCS_DESIGN_TOP_fir1 -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../fir_filter_tb2.c
# Start time: 19:38:34 on Feb 03,2021
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# 
# ../../fir_filter_tb2.c: In function 'int main()':
# ../../fir_filter_tb2.c:10:6: warning: unused variable 'i' [-Wunused-variable]
#   int i,j;
#       ^
# End time: 19:38:34 on Feb 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: scverify/mc_testbench.cpp
# /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=fir1 -DCCS_DESIGN_FUNC_fir1 -DCCS_DESIGN_TOP_fir1 -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c scverify/mc_testbench.cpp
# Start time: 19:38:34 on Feb 03,2021
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# End time: 19:38:39 on Feb 03,2021, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: scverify/scverify_top.cpp
# /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=fir1 -DCCS_DESIGN_FUNC_fir1 -DCCS_DESIGN_TOP_fir1 -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c scverify/scverify_top.cpp
# Start time: 19:38:39 on Feb 03,2021
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# 
# In file included from /opt/mentorgraphics/modelsim_SE106/modeltech/include/systemc/sc_buffer.h:32:0,
#                  from /opt/mentorgraphics/modelsim_SE106/modeltech/include/systemc/systemc:82,
#                  from /opt/mentorgraphics/modelsim_SE106/modeltech/include/systemc/systemc.h:211,
#                  from scverify/mc_testbench.h:30,
#                  from scverify/scverify_top.cpp:4:
# /opt/mentorgraphics/modelsim_SE106/modeltech/include/systemc/sc_signal.h: In instantiation of 'sc_core::sc_signal<sc_dt::sc_logic, POL>::sc_signal() [with sc_core::sc_writer_policy POL = (sc_core::sc_writer_policy)0u]':
# scverify/scverify_top.cpp:129:30:   required from here
# /opt/mentorgraphics/modelsim_SE106/modeltech/include/systemc/sc_signal.h:743:23: warning: 'sc_core::sc_signal<sc_dt::sc_logic>::m_posedge_event_p' will be initialized after [-Wreorder]
#      mutable sc_event* m_posedge_event_p; // positive edge event if present.
#                        ^
# /opt/mentorgraphics/modelsim_SE106/modeltech/include/systemc/sc_signal.h:740:23: warning:   'sc_dt::uint64 sc_core::sc_signal<sc_dt::sc_logic>::m_change_stamp' [-Wreorder]
#      sc_dt::uint64     m_change_stamp;    // delta of last event
#                        ^
# /opt/mentorgraphics/modelsim_SE106/modeltech/include/systemc/sc_signal.h:602:5: warning:   when initialized here [-Wreorder]
#      sc_signal()
#      ^
# 
# Exported modules:
# 	scverify_top
# ** Warning: (sccom-6102) The object "_data" is not debuggable. (/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include/mc_monitor.h, 144)
# End time: 19:38:48 on Feb 03,2021, Elapsed time: 0:00:09
# Errors: 0, Warnings: 1
# ============================================
# Linking executable
# /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/sccom -link     
# sccom -link 
# Start time: 19:38:48 on Feb 03,2021
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# End time: 19:38:49 on Feb 03,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ============================================
# Optimizing design: scverify_top
# cd ../..; /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/vopt +acc=npr     -L "./fir_filter/fir1.v2/scverify/concat_sim_rtl_v_msim/work"   scverify_top  -o scverify_top_opt
# Model Technology ModelSim SE-64 vopt 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 19:38:49 on Feb 03,2021
# vopt "+acc=npr" -L ./fir_filter/fir1.v2/scverify/concat_sim_rtl_v_msim/work scverify_top -o scverify_top_opt 
# 
# Top level modules:
# 	scverify_top
# 
# Analyzing design...
# -- Loading shared library /tmp/dss545@hansolo.poly.edu_dpi_61988/STUB_SYMS_OF_systemc.so
# -- Loading shared library /home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir1.v2/scverify/concat_sim_rtl_v_msim/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# -- Loading systemc module /home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir1.v2/scverify/concat_sim_rtl_v_msim/work.scverify_top
# Info: CCS_CLK_CTOR: Clock 'clk' - Using default clock period '1 ns'
# -- Loading module fir1
# -- Loading module fir1_core
# -- Loading module ccs_in_v1
# -- Loading module ccs_out_v1
# -- Loading module mgc_io_sync_v2
# -- Loading module ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2
# -- Loading module ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2
# -- Loading module fir1_core_core_fsm
# Optimizing 8 design-units (inlining 0/9 module instances, 0/0 UDP instances):
# -- Optimizing module fir1_core(fast)
# -- Optimizing module fir1_core_core_fsm(fast)
# -- Optimizing module ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2(fast)
# -- Optimizing module ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2(fast)
# -- Optimizing module ccs_in_v1(fast)
# -- Optimizing module ccs_out_v1(fast)
# -- Optimizing module mgc_io_sync_v2(fast)
# -- Optimizing module fir1(fast)
# Optimized design name is scverify_top_opt
# End time: 19:38:49 on Feb 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 2
#     /opt/mentorgraphics/Catapult_10.5c/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim sim (BASIC-14)
# ============================================
# Simulating design entity: scverify_top
# cd ../..; /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/vsim -t ps  -wlf ./fir_filter/fir1.v2/scverify/concat_sim_rtl_v_msim/vsim.wlf -l "./fir_filter/fir1.v2/scverify/concat_sim_rtl_v_msim/sim.log"   -L "./fir_filter/fir1.v2/scverify/concat_sim_rtl_v_msim/work"   scverify_top_opt    -c -do "do {./fir_filter/fir1.v2/scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl}"
# Reading pref.tcl
# 
# 10.6
# 
# vsim -t ps -wlf ./fir_filter/fir1.v2/scverify/concat_sim_rtl_v_msim/vsim.wlf -l ./fir_filter/fir1.v2/scverify/concat_sim_rtl_v_msim/sim.log -L ./fir_filter/fir1.v2/scverify/concat_sim_rtl_v_msim/work scverify_top_opt -c -do "do {./fir_filter/fir1.v2/scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl}" 
# Start time: 19:38:51 on Feb 03,2021
# //  ModelSim SE-64 10.6 Dec 13 2016Linux 3.10.0-1127.18.2.el7.x86_64
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading /tmp/dss545@hansolo.poly.edu_dpi_62186/linux_x86_64_gcc-5.3.0/STUB_SYMS_OF_systemc.so
# Loading /home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir1.v2/scverify/concat_sim_rtl_v_msim/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# Loading /home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir1.v2/scverify/concat_sim_rtl_v_msim/work.scverify_top
# Info: CCS_CLK_CTOR: Clock 'clk' - Using default clock period '1 ns'
# Loading work.fir1(fast)
# Loading work.fir1_core(fast)
# Loading work.ccs_in_v1(fast)
# Loading work.ccs_out_v1(fast)
# Loading work.mgc_io_sync_v2(fast)
# Loading work.ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2(fast)
# Loading work.ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2(fast)
# Loading work.fir1_core_core_fsm(fast)
# Warning: (vsim-4029) The fifo '/scverify_top/user_tb/return_golden'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_out_wait_ctrl_fifo_return'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_out_fifo_return'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_x'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_x'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Disabling STALL_FLAG toggling
# do {./fir_filter/fir1.v2/scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl}
# Reading SCVerify waveform database './fir_filter/fir1.v2/scverify/ccs_wave_signals.dat'
# Logging WAVE signals...
# DONE
# 0
# Full simulation run
# run -all
# ** Fatal: (vsim-12005) Undefined function 'testbench::main()' introduced from '/home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir1.v2/scverify/concat_sim_rtl_v_msim/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so' is being called. Exiting ... 
# Info: scverify_top/user_tb: Testbench exited early or ran into deadlock
# 
# Checking results
# 'return'
# capture count        = 0
# comparison count     = 0
# ignore count         = 0
# error count          = 0
# stuck in dut fifo    = 0
# stuck in golden fifo = 0
# Error: output 'return' has no golden values to compare against
# 
# Error: Nothing to compare, all output capture counts are zero.
# Info: scverify_top/user_tb: Simulation FAILED @ 0 s
# Info: scverify_top/Monitor: runs with constant clock period 0 s
# Info: scverify_top/Monitor: Throughput: 1 transaction per 0 s
# Info: scverify_top/Monitor: No transactions completed.  Skipping latency and throughput reports
# End time: 19:38:52 on Feb 03,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 5, Suppressed Warnings: 2
# File '$PROJECT_HOME/fir_filter_tb2.c' saved
# File '$PROJECT_HOME/fir_filter_tb2.c' saved
# File '$PROJECT_HOME/fir_filter_tb2.c' saved
source fir_filter2.tcl
# Info: Branching solution 'solution.v4' at state 'initial' (PRJ-2)
# Warning: Integer directive values of OPT_CONST_MULTS directive is deprecated (SIF-14)
# solution design set fir1 -top (HC-8)
# Info: Starting transformation 'analyze' on solution 'solution.v4' (SOL-8)
# Front End called with arguments: -- /home/dss545/small_projects/fir_filter/fir_filter/fir_filter2.h /home/dss545/small_projects/fir_filter/fir_filter/fir_filter3.c /home/dss545/small_projects/fir_filter/fir_filter/fir_filter2.c (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v4': elapsed time 0.06 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'fir1.v3' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/fir_filter2.c(6): Found top design routine 'fir1' specified by directive (CIN-52)
# $PROJECT_HOME/fir_filter2.c(6): Synthesizing routine 'fir1' (CIN-13)
# $PROJECT_HOME/fir_filter2.c(6): Inlining routine 'fir1' (CIN-14)
# $PROJECT_HOME/fir_filter2.c(6): Optimizing block '/fir1' ... (CIN-4)
# $PROJECT_HOME/fir_filter2.c(14): Loop '/fir1/core/for' iterated at most 10 times. (LOOP-2)
# Design 'fir1' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir1.v3/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'fir1.v3': elapsed time 0.95 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 25, Real ops = 9, Vars = 10 (SOL-21)
# Info: Starting transformation 'libraries' on solution 'fir1.v3' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'fir1.v3': elapsed time 0.64 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 25, Real ops = 9, Vars = 10 (SOL-21)
# Info: Starting transformation 'assembly' on solution 'fir1.v3' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'fir1.v3': elapsed time 0.13 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 25, Real ops = 9, Vars = 10 (SOL-21)
# Info: Starting transformation 'loops' on solution 'fir1.v3' (SOL-8)
# $PROJECT_HOME/fir_filter2.c(14): Loop '/fir1/core/for' is left rolled. (LOOP-4)
# $PROJECT_HOME/fir_filter2.c(6): Loop '/fir1/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'fir1.v3': elapsed time 0.06 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 29, Real ops = 9, Vars = 12 (SOL-21)
# Info: Starting transformation 'memories' on solution 'fir1.v3' (SOL-8)
# $PROJECT_HOME/fir_filter2.c(6): I/O-Port Resource '/fir1/x:rsc' (from var: x) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/fir_filter2.c(6): I/O-Port Resource '/fir1/return:rsc' (from var: return) mapped to 'ccs_ioport.ccs_out' (size: 32). (MEM-2)
# Info: Completed transformation 'memories' on solution 'fir1.v3': elapsed time 0.48 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 99, Real ops = 45, Vars = 26 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'fir1.v3' (SOL-8)
# Reading solution library '/home/dss545/small_projects/fir_filter/fir_filter/fir_filter/td_ccore_solutions/ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2_0/.sif/solIndex_3_bc20bd61-73d8-44d4-a4af-8dd00e77f8f0.xml' ... (LIB-129)
# Module 'ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2_0' in the cache is valid & accepted for CLU 'ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2' (CLUSTER-8)
# Reading solution library '/home/dss545/small_projects/fir_filter/fir_filter/fir_filter/td_ccore_solutions/ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2_0/.sif/solIndex_3_bc20bd61-73d8-44d4-a4af-8dd00e77f8f0.xml' ... (LIB-129)
# Module for the CLU 'ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2' has been successfully synthesized (CLUSTER-9)
# Reading solution library '/home/dss545/small_projects/fir_filter/fir_filter/fir_filter/td_ccore_solutions/ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2_0/.sif/solIndex_3_d9405798-4d8a-4597-87b3-585c5a14f0cd.xml' ... (LIB-129)
# Module 'ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2_0' in the cache is valid & accepted for CLU 'ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2' (CLUSTER-8)
# Reading solution library '/home/dss545/small_projects/fir_filter/fir_filter/fir_filter/td_ccore_solutions/ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2_0/.sif/solIndex_3_d9405798-4d8a-4597-87b3-585c5a14f0cd.xml' ... (LIB-129)
# Module for the CLU 'ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2' has been successfully synthesized (CLUSTER-9)
# Info: Completed transformation 'cluster' on solution 'fir1.v3': elapsed time 0.29 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 99, Real ops = 45, Vars = 28 (SOL-21)
# Info: Starting transformation 'architect' on solution 'fir1.v3' (SOL-8)
# Design 'fir1' contains '46' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'fir1.v3': elapsed time 0.14 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 183, Real ops = 46, Vars = 47 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'fir1.v3' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/fir1/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/fir_filter2.c(14): Prescheduled LOOP '/fir1/core/for' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/fir_filter2.c(6): Prescheduled LOOP '/fir1/core/main' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/fir_filter2.c(6): Prescheduled LOOP '/fir1/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/fir_filter2.c(6): Prescheduled SEQUENTIAL '/fir1/core' (total length 34 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/fir_filter2.c(6): Initial schedule of SEQUENTIAL '/fir1/core': Latency = 33, Area (Datapath, Register, Total) = 4924.16, 4577.25, 9501.41 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/fir_filter2.c(6): Final schedule of SEQUENTIAL '/fir1/core': Latency = 33, Area (Datapath, Register, Total) = 3291.33, 4577.25, 7868.58 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'fir1.v3': elapsed time 0.41 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 183, Real ops = 46, Vars = 47 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'fir1.v3' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/fir1/core' (CRAAS-1)
# Global signal 'x:rsc.dat' added to design 'fir1' for component 'x:rsci' (LIB-3)
# Global signal 'return:rsc.dat' added to design 'fir1' for component 'return:rsci' (LIB-3)
# Global signal 'x:rsc.triosy.lz' added to design 'fir1' for component 'x:rsc.triosy:obj' (LIB-3)
# Global signal 'return:rsc.triosy.lz' added to design 'fir1' for component 'return:rsc.triosy:obj' (LIB-3)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'fir1.v3': elapsed time 1.41 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 200, Real ops = 46, Vars = 60 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'fir1.v3' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Completed transformation 'dpfsm' on solution 'fir1.v3': elapsed time 0.81 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 211, Real ops = 112, Vars = 73 (SOL-21)
# Info: Starting transformation 'instance' on solution 'fir1.v3' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'fir1.v3': elapsed time 1.11 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 212, Real ops = 105, Vars = 196 (SOL-21)
# Info: Starting transformation 'extract' on solution 'fir1.v3' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: ../td_ccore_solutions/ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2_0/rtl.vhdl
# Add dependent file: ../td_ccore_solutions/ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2_0/rtl.vhdl
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir1.v3/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: ../td_ccore_solutions/ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2_0/rtl.vhdl
# Add dependent file: ../td_ccore_solutions/ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2_0/rtl.vhdl
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir1.v3/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: ../td_ccore_solutions/ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2_0/rtl.v
# Add dependent file: ../td_ccore_solutions/ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2_0/rtl.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir1.v3/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: ../td_ccore_solutions/ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2_0/rtl.v
# Add dependent file: ../td_ccore_solutions/ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2_0/rtl.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir1.v3/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'fir1.v3': elapsed time 5.55 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 207, Real ops = 107, Vars = 72 (SOL-21)
# Making './scverify/Verify_concat_sim_rtl_v_msim.mk {} SIMTOOL=msim sim'
# Make utility invoked from '/home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir1.v3'
#     /opt/mentorgraphics/Catapult_10.5c/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# ============================================
# Creating simulation directory 'scverify/concat_sim_rtl_v_msim'
# mkdir -p scverify/concat_sim_rtl_v_msim
# ============================================
# Setting up default modelsim.ini file from '/opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/../modelsim.ini'
# cat "/opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/../modelsim.ini" >scverify/concat_sim_rtl_v_msim/modelsim.ini
# ============================================
# Creating physical library 'scverify/concat_sim_rtl_v_msim/work'
# /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/vlib scverify/concat_sim_rtl_v_msim/work
# ============================================
# Mapping logical library 'work' to physical path '$SCVLIBS/scverify/concat_sim_rtl_v_msim/work'
# /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/vmap work \$SCVLIBS/scverify/concat_sim_rtl_v_msim/work
# Model Technology ModelSim SE-64 vmap 10.6 Lib Mapping Utility 2016.12 Dec 13 2016
# vmap work $SCVLIBS/scverify/concat_sim_rtl_v_msim/work 
# Modifying scverify/concat_sim_rtl_v_msim/modelsim.ini
# ============================================
# Creating Questa SIM wave TCL file 'scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl' from 'scverify/ccs_wave_signals.dat'
# /opt/mentorgraphics/Catapult_10.5c/Mgc_home/bin/tclsh8.5 /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/sif/userware/En_na/flows/app_questasim.flo create_wave_script ./fir_filter/fir1.v3/scverify/ccs_wave_signals.dat scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl ./fir_filter/fir1.v3/.dut_inst_info.tcl ./fir_filter/fir1.v3/.qwave_signal 
# app_questasim.flo - Executing command 'create_wave_script ./fir_filter/fir1.v3/scverify/ccs_wave_signals.dat scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl ./fir_filter/fir1.v3/.dut_inst_info.tcl ./fir_filter/fir1.v3/.qwave_signal'...
# Wrote Questa SIM waveform creation script to 'scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl'
# ============================================
# Compiling Verilog file: concat_sim_rtl.v
# /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/vlog -work work     concat_sim_rtl.v
# Model Technology ModelSim SE-64 vlog 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 19:49:11 on Feb 03,2021
# vlog -work work concat_sim_rtl.v 
# -- Compiling module ccs_in_v1
# -- Compiling module ccs_out_v1
# -- Compiling module mgc_io_sync_v2
# -- Compiling module ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2
# -- Compiling module ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2
# -- Compiling module fir1_core_core_fsm
# -- Compiling module fir1_core
# -- Compiling module fir1
# 
# Top level modules:
# 	fir1
# End time: 19:49:11 on Feb 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: ../../fir_filter2.c
# /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=fir1 -DCCS_DESIGN_FUNC_fir1 -DCCS_DESIGN_TOP_fir1 -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../fir_filter2.c
# Start time: 19:49:11 on Feb 03,2021
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# 
# ../../fir_filter2.c: In function 'int fir1(int)':
# ../../fir_filter2.c:8:6: warning: unused variable 'Xreg' [-Wunused-variable]
#   int Xreg;
#       ^
# ../../fir_filter2.c:12:14: warning: unused variable 'j' [-Wunused-variable]
#   int acc, i, j;
#               ^
# End time: 19:49:12 on Feb 03,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: ../../fir_filter3.c
# /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=fir1 -DCCS_DESIGN_FUNC_fir1 -DCCS_DESIGN_TOP_fir1 -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../fir_filter3.c
# Start time: 19:49:12 on Feb 03,2021
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# 
# ../../fir_filter3.c: In function 'int fir2(int)':
# ../../fir_filter3.c:8:6: warning: unused variable 'Xreg' [-Wunused-variable]
#   int Xreg;
#       ^
# ../../fir_filter3.c:12:14: warning: unused variable 'j' [-Wunused-variable]
#   int acc, i, j;
#               ^
# End time: 19:49:12 on Feb 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: ../../fir_filter_tb2.c
# /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=fir1 -DCCS_DESIGN_FUNC_fir1 -DCCS_DESIGN_TOP_fir1 -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../fir_filter_tb2.c
# Start time: 19:49:12 on Feb 03,2021
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# 
# ../../fir_filter_tb2.c: In function 'int CCS_MAIN(int, char**)':
# Error: ../../fir_filter_tb2.c(39): error: 'CCS_DESIGN' was not declared in this scope
#    out1 = CCS_DESIGN(fir1)(in2[j]));
#                          ^
# ../../fir_filter_tb2.c:12:6: warning: unused variable 'i' [-Wunused-variable]
#   int i,j;
#       ^
# ** Error: (sccom-6142) Compilation failed.
# End time: 19:49:12 on Feb 03,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# make: *** [scverify/concat_sim_rtl_v_msim/fir_filter_tb2.c.cxxts] Error 11
# File '$PROJECT_HOME/fir_filter_tb2.c' saved
source fir_filter2.tcl
# Info: Branching solution 'solution.v4' at state 'initial' (PRJ-2)
# Warning: Integer directive values of OPT_CONST_MULTS directive is deprecated (SIF-14)
# solution design set fir1 -top (HC-8)
# Info: Starting transformation 'analyze' on solution 'solution.v4' (SOL-8)
# Front End called with arguments: -- /home/dss545/small_projects/fir_filter/fir_filter/fir_filter2.h /home/dss545/small_projects/fir_filter/fir_filter/fir_filter3.c /home/dss545/small_projects/fir_filter/fir_filter/fir_filter2.c (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v4': elapsed time 0.04 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'fir1.v4' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/fir_filter2.c(6): Found top design routine 'fir1' specified by directive (CIN-52)
# $PROJECT_HOME/fir_filter2.c(6): Synthesizing routine 'fir1' (CIN-13)
# $PROJECT_HOME/fir_filter2.c(6): Inlining routine 'fir1' (CIN-14)
# $PROJECT_HOME/fir_filter2.c(6): Optimizing block '/fir1' ... (CIN-4)
# $PROJECT_HOME/fir_filter2.c(14): Loop '/fir1/core/for' iterated at most 10 times. (LOOP-2)
# Design 'fir1' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir1.v4/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'fir1.v4': elapsed time 0.97 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 25, Real ops = 9, Vars = 10 (SOL-21)
# Info: Starting transformation 'libraries' on solution 'fir1.v4' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'fir1.v4': elapsed time 0.48 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 25, Real ops = 9, Vars = 10 (SOL-21)
# Info: Starting transformation 'assembly' on solution 'fir1.v4' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'fir1.v4': elapsed time 0.10 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 25, Real ops = 9, Vars = 10 (SOL-21)
# Info: Starting transformation 'loops' on solution 'fir1.v4' (SOL-8)
# $PROJECT_HOME/fir_filter2.c(14): Loop '/fir1/core/for' is left rolled. (LOOP-4)
# $PROJECT_HOME/fir_filter2.c(6): Loop '/fir1/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'fir1.v4': elapsed time 0.04 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 29, Real ops = 9, Vars = 12 (SOL-21)
# Info: Starting transformation 'memories' on solution 'fir1.v4' (SOL-8)
# $PROJECT_HOME/fir_filter2.c(6): I/O-Port Resource '/fir1/x:rsc' (from var: x) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/fir_filter2.c(6): I/O-Port Resource '/fir1/return:rsc' (from var: return) mapped to 'ccs_ioport.ccs_out' (size: 32). (MEM-2)
# Info: Completed transformation 'memories' on solution 'fir1.v4': elapsed time 0.38 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 99, Real ops = 45, Vars = 26 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'fir1.v4' (SOL-8)
# Reading solution library '/home/dss545/small_projects/fir_filter/fir_filter/fir_filter/td_ccore_solutions/ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2_0/.sif/solIndex_3_bc20bd61-73d8-44d4-a4af-8dd00e77f8f0.xml' ... (LIB-129)
# Module 'ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2_0' in the cache is valid & accepted for CLU 'ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2' (CLUSTER-8)
# Reading solution library '/home/dss545/small_projects/fir_filter/fir_filter/fir_filter/td_ccore_solutions/ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2_0/.sif/solIndex_3_bc20bd61-73d8-44d4-a4af-8dd00e77f8f0.xml' ... (LIB-129)
# Module for the CLU 'ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2' has been successfully synthesized (CLUSTER-9)
# Reading solution library '/home/dss545/small_projects/fir_filter/fir_filter/fir_filter/td_ccore_solutions/ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2_0/.sif/solIndex_3_d9405798-4d8a-4597-87b3-585c5a14f0cd.xml' ... (LIB-129)
# Module 'ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2_0' in the cache is valid & accepted for CLU 'ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2' (CLUSTER-8)
# Reading solution library '/home/dss545/small_projects/fir_filter/fir_filter/fir_filter/td_ccore_solutions/ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2_0/.sif/solIndex_3_d9405798-4d8a-4597-87b3-585c5a14f0cd.xml' ... (LIB-129)
# Module for the CLU 'ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2' has been successfully synthesized (CLUSTER-9)
# Info: Completed transformation 'cluster' on solution 'fir1.v4': elapsed time 0.29 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 99, Real ops = 45, Vars = 28 (SOL-21)
# Info: Starting transformation 'architect' on solution 'fir1.v4' (SOL-8)
# Design 'fir1' contains '46' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'fir1.v4': elapsed time 0.14 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 183, Real ops = 46, Vars = 47 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'fir1.v4' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/fir1/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/fir_filter2.c(14): Prescheduled LOOP '/fir1/core/for' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/fir_filter2.c(6): Prescheduled LOOP '/fir1/core/main' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/fir_filter2.c(6): Prescheduled LOOP '/fir1/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/fir_filter2.c(6): Prescheduled SEQUENTIAL '/fir1/core' (total length 34 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/fir_filter2.c(6): Initial schedule of SEQUENTIAL '/fir1/core': Latency = 33, Area (Datapath, Register, Total) = 4924.16, 4577.25, 9501.41 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/fir_filter2.c(6): Final schedule of SEQUENTIAL '/fir1/core': Latency = 33, Area (Datapath, Register, Total) = 3291.33, 4577.25, 7868.58 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'fir1.v4': elapsed time 0.41 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 183, Real ops = 46, Vars = 47 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'fir1.v4' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/fir1/core' (CRAAS-1)
# Global signal 'x:rsc.dat' added to design 'fir1' for component 'x:rsci' (LIB-3)
# Global signal 'return:rsc.dat' added to design 'fir1' for component 'return:rsci' (LIB-3)
# Global signal 'x:rsc.triosy.lz' added to design 'fir1' for component 'x:rsc.triosy:obj' (LIB-3)
# Global signal 'return:rsc.triosy.lz' added to design 'fir1' for component 'return:rsc.triosy:obj' (LIB-3)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'fir1.v4': elapsed time 1.40 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 200, Real ops = 46, Vars = 60 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'fir1.v4' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Completed transformation 'dpfsm' on solution 'fir1.v4': elapsed time 0.81 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 211, Real ops = 112, Vars = 73 (SOL-21)
# Info: Starting transformation 'instance' on solution 'fir1.v4' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'fir1.v4': elapsed time 1.11 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 212, Real ops = 105, Vars = 196 (SOL-21)
# Info: Starting transformation 'extract' on solution 'fir1.v4' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: ../td_ccore_solutions/ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2_0/rtl.vhdl
# Add dependent file: ../td_ccore_solutions/ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2_0/rtl.vhdl
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir1.v4/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: ../td_ccore_solutions/ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2_0/rtl.vhdl
# Add dependent file: ../td_ccore_solutions/ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2_0/rtl.vhdl
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir1.v4/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: ../td_ccore_solutions/ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2_0/rtl.v
# Add dependent file: ../td_ccore_solutions/ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2_0/rtl.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir1.v4/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: ../td_ccore_solutions/ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2_0/rtl.v
# Add dependent file: ../td_ccore_solutions/ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2_0/rtl.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir1.v4/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'fir1.v4': elapsed time 5.57 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 207, Real ops = 107, Vars = 72 (SOL-21)
# Making './scverify/Verify_concat_sim_rtl_v_msim.mk {} SIMTOOL=msim sim'
# Make utility invoked from '/home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir1.v4'
#     /opt/mentorgraphics/Catapult_10.5c/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# ============================================
# Creating simulation directory 'scverify/concat_sim_rtl_v_msim'
# mkdir -p scverify/concat_sim_rtl_v_msim
# ============================================
# Setting up default modelsim.ini file from '/opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/../modelsim.ini'
# cat "/opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/../modelsim.ini" >scverify/concat_sim_rtl_v_msim/modelsim.ini
# ============================================
# Creating physical library 'scverify/concat_sim_rtl_v_msim/work'
# /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/vlib scverify/concat_sim_rtl_v_msim/work
# ============================================
# Mapping logical library 'work' to physical path '$SCVLIBS/scverify/concat_sim_rtl_v_msim/work'
# /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/vmap work \$SCVLIBS/scverify/concat_sim_rtl_v_msim/work
# Model Technology ModelSim SE-64 vmap 10.6 Lib Mapping Utility 2016.12 Dec 13 2016
# vmap work $SCVLIBS/scverify/concat_sim_rtl_v_msim/work 
# Modifying scverify/concat_sim_rtl_v_msim/modelsim.ini
# ============================================
# Creating Questa SIM wave TCL file 'scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl' from 'scverify/ccs_wave_signals.dat'
# /opt/mentorgraphics/Catapult_10.5c/Mgc_home/bin/tclsh8.5 /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/sif/userware/En_na/flows/app_questasim.flo create_wave_script ./fir_filter/fir1.v4/scverify/ccs_wave_signals.dat scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl ./fir_filter/fir1.v4/.dut_inst_info.tcl ./fir_filter/fir1.v4/.qwave_signal 
# app_questasim.flo - Executing command 'create_wave_script ./fir_filter/fir1.v4/scverify/ccs_wave_signals.dat scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl ./fir_filter/fir1.v4/.dut_inst_info.tcl ./fir_filter/fir1.v4/.qwave_signal'...
# Wrote Questa SIM waveform creation script to 'scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl'
# ============================================
# Compiling Verilog file: concat_sim_rtl.v
# /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/vlog -work work     concat_sim_rtl.v
# Model Technology ModelSim SE-64 vlog 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 19:50:11 on Feb 03,2021
# vlog -work work concat_sim_rtl.v 
# -- Compiling module ccs_in_v1
# -- Compiling module ccs_out_v1
# -- Compiling module mgc_io_sync_v2
# -- Compiling module ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2
# -- Compiling module ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2
# -- Compiling module fir1_core_core_fsm
# -- Compiling module fir1_core
# -- Compiling module fir1
# 
# Top level modules:
# 	fir1
# End time: 19:50:11 on Feb 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: ../../fir_filter2.c
# /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=fir1 -DCCS_DESIGN_FUNC_fir1 -DCCS_DESIGN_TOP_fir1 -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../fir_filter2.c
# Start time: 19:50:11 on Feb 03,2021
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# 
# ../../fir_filter2.c: In function 'int fir1(int)':
# ../../fir_filter2.c:8:6: warning: unused variable 'Xreg' [-Wunused-variable]
#   int Xreg;
#       ^
# ../../fir_filter2.c:12:14: warning: unused variable 'j' [-Wunused-variable]
#   int acc, i, j;
#               ^
# End time: 19:50:11 on Feb 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: ../../fir_filter3.c
# /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=fir1 -DCCS_DESIGN_FUNC_fir1 -DCCS_DESIGN_TOP_fir1 -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../fir_filter3.c
# Start time: 19:50:11 on Feb 03,2021
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# 
# ../../fir_filter3.c: In function 'int fir2(int)':
# ../../fir_filter3.c:8:6: warning: unused variable 'Xreg' [-Wunused-variable]
#   int Xreg;
#       ^
# ../../fir_filter3.c:12:14: warning: unused variable 'j' [-Wunused-variable]
#   int acc, i, j;
#               ^
# End time: 19:50:11 on Feb 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: ../../fir_filter_tb2.c
# /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=fir1 -DCCS_DESIGN_FUNC_fir1 -DCCS_DESIGN_TOP_fir1 -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../fir_filter_tb2.c
# Start time: 19:50:11 on Feb 03,2021
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# 
# In file included from ../../fir_filter_tb2.c:4:0:
# Error: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include/mc_scverify.h(169): error: two or more data types in declaration of 'main'
#    #define CCS_MAIN(a,b) int testbench::main()
#                                              ^
# ../../fir_filter_tb2.c:8:5: note: in expansion of macro 'CCS_MAIN'
#  int CCS_MAIN(int argc, char *argv[]) {
#      ^
# ** Error: (sccom-6142) Compilation failed.
# End time: 19:50:15 on Feb 03,2021, Elapsed time: 0:00:04
# Errors: 1, Warnings: 0
# make: *** [scverify/concat_sim_rtl_v_msim/fir_filter_tb2.c.cxxts] Error 11
# File '$PROJECT_HOME/fir_filter_tb2.c' saved
source fir_filter2.tcl
# Info: Branching solution 'solution.v4' at state 'initial' (PRJ-2)
# Warning: Integer directive values of OPT_CONST_MULTS directive is deprecated (SIF-14)
# solution design set fir1 -top (HC-8)
# Info: Starting transformation 'analyze' on solution 'solution.v4' (SOL-8)
# Front End called with arguments: -- /home/dss545/small_projects/fir_filter/fir_filter/fir_filter2.h /home/dss545/small_projects/fir_filter/fir_filter/fir_filter3.c /home/dss545/small_projects/fir_filter/fir_filter/fir_filter2.c (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v4': elapsed time 0.04 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'fir1.v5' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/fir_filter2.c(6): Found top design routine 'fir1' specified by directive (CIN-52)
# $PROJECT_HOME/fir_filter2.c(6): Synthesizing routine 'fir1' (CIN-13)
# $PROJECT_HOME/fir_filter2.c(6): Inlining routine 'fir1' (CIN-14)
# $PROJECT_HOME/fir_filter2.c(6): Optimizing block '/fir1' ... (CIN-4)
# $PROJECT_HOME/fir_filter2.c(14): Loop '/fir1/core/for' iterated at most 10 times. (LOOP-2)
# Design 'fir1' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir1.v5/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'fir1.v5': elapsed time 1.39 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 25, Real ops = 9, Vars = 10 (SOL-21)
# Info: Starting transformation 'libraries' on solution 'fir1.v5' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'fir1.v5': elapsed time 0.56 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 25, Real ops = 9, Vars = 10 (SOL-21)
# Info: Starting transformation 'assembly' on solution 'fir1.v5' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'fir1.v5': elapsed time 0.12 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 25, Real ops = 9, Vars = 10 (SOL-21)
# Info: Starting transformation 'loops' on solution 'fir1.v5' (SOL-8)
# $PROJECT_HOME/fir_filter2.c(14): Loop '/fir1/core/for' is left rolled. (LOOP-4)
# $PROJECT_HOME/fir_filter2.c(6): Loop '/fir1/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'fir1.v5': elapsed time 0.05 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 29, Real ops = 9, Vars = 12 (SOL-21)
# Info: Starting transformation 'memories' on solution 'fir1.v5' (SOL-8)
# $PROJECT_HOME/fir_filter2.c(6): I/O-Port Resource '/fir1/x:rsc' (from var: x) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/fir_filter2.c(6): I/O-Port Resource '/fir1/return:rsc' (from var: return) mapped to 'ccs_ioport.ccs_out' (size: 32). (MEM-2)
# Info: Completed transformation 'memories' on solution 'fir1.v5': elapsed time 0.42 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 99, Real ops = 45, Vars = 26 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'fir1.v5' (SOL-8)
# Reading solution library '/home/dss545/small_projects/fir_filter/fir_filter/fir_filter/td_ccore_solutions/ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2_0/.sif/solIndex_3_bc20bd61-73d8-44d4-a4af-8dd00e77f8f0.xml' ... (LIB-129)
# Module 'ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2_0' in the cache is valid & accepted for CLU 'ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2' (CLUSTER-8)
# Reading solution library '/home/dss545/small_projects/fir_filter/fir_filter/fir_filter/td_ccore_solutions/ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2_0/.sif/solIndex_3_bc20bd61-73d8-44d4-a4af-8dd00e77f8f0.xml' ... (LIB-129)
# Module for the CLU 'ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2' has been successfully synthesized (CLUSTER-9)
# Reading solution library '/home/dss545/small_projects/fir_filter/fir_filter/fir_filter/td_ccore_solutions/ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2_0/.sif/solIndex_3_d9405798-4d8a-4597-87b3-585c5a14f0cd.xml' ... (LIB-129)
# Module 'ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2_0' in the cache is valid & accepted for CLU 'ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2' (CLUSTER-8)
# Reading solution library '/home/dss545/small_projects/fir_filter/fir_filter/fir_filter/td_ccore_solutions/ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2_0/.sif/solIndex_3_d9405798-4d8a-4597-87b3-585c5a14f0cd.xml' ... (LIB-129)
# Module for the CLU 'ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2' has been successfully synthesized (CLUSTER-9)
# Info: Completed transformation 'cluster' on solution 'fir1.v5': elapsed time 0.31 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 99, Real ops = 45, Vars = 28 (SOL-21)
# Info: Starting transformation 'architect' on solution 'fir1.v5' (SOL-8)
# Design 'fir1' contains '46' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'fir1.v5': elapsed time 0.15 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 183, Real ops = 46, Vars = 47 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'fir1.v5' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/fir1/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/fir_filter2.c(14): Prescheduled LOOP '/fir1/core/for' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/fir_filter2.c(6): Prescheduled LOOP '/fir1/core/main' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/fir_filter2.c(6): Prescheduled LOOP '/fir1/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/fir_filter2.c(6): Prescheduled SEQUENTIAL '/fir1/core' (total length 34 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/fir_filter2.c(6): Initial schedule of SEQUENTIAL '/fir1/core': Latency = 33, Area (Datapath, Register, Total) = 4924.16, 4577.25, 9501.41 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/fir_filter2.c(6): Final schedule of SEQUENTIAL '/fir1/core': Latency = 33, Area (Datapath, Register, Total) = 3291.33, 4577.25, 7868.58 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'fir1.v5': elapsed time 0.44 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 183, Real ops = 46, Vars = 47 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'fir1.v5' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/fir1/core' (CRAAS-1)
# Global signal 'x:rsc.dat' added to design 'fir1' for component 'x:rsci' (LIB-3)
# Global signal 'return:rsc.dat' added to design 'fir1' for component 'return:rsci' (LIB-3)
# Global signal 'x:rsc.triosy.lz' added to design 'fir1' for component 'x:rsc.triosy:obj' (LIB-3)
# Global signal 'return:rsc.triosy.lz' added to design 'fir1' for component 'return:rsc.triosy:obj' (LIB-3)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'fir1.v5': elapsed time 1.47 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 200, Real ops = 46, Vars = 60 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'fir1.v5' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Completed transformation 'dpfsm' on solution 'fir1.v5': elapsed time 0.84 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 211, Real ops = 112, Vars = 73 (SOL-21)
# Info: Starting transformation 'instance' on solution 'fir1.v5' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'fir1.v5': elapsed time 1.13 seconds, memory usage 1455524kB, peak memory usage 1455524kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 212, Real ops = 105, Vars = 196 (SOL-21)
# Info: Starting transformation 'extract' on solution 'fir1.v5' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: ../td_ccore_solutions/ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2_0/rtl.vhdl
# Add dependent file: ../td_ccore_solutions/ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2_0/rtl.vhdl
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir1.v5/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: ../td_ccore_solutions/ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2_0/rtl.vhdl
# Add dependent file: ../td_ccore_solutions/ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2_0/rtl.vhdl
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir1.v5/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: ../td_ccore_solutions/ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2_0/rtl.v
# Add dependent file: ../td_ccore_solutions/ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2_0/rtl.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir1.v5/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: ../td_ccore_solutions/ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2_0/rtl.v
# Add dependent file: ../td_ccore_solutions/ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2_0/rtl.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir1.v5/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'fir1.v5': elapsed time 5.63 seconds, memory usage 1521060kB, peak memory usage 1521060kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 207, Real ops = 107, Vars = 72 (SOL-21)
# Making './scverify/Verify_concat_sim_rtl_v_msim.mk {} SIMTOOL=msim sim'
# Make utility invoked from '/home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir1.v5'
#     /opt/mentorgraphics/Catapult_10.5c/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# ============================================
# Creating simulation directory 'scverify/concat_sim_rtl_v_msim'
# mkdir -p scverify/concat_sim_rtl_v_msim
# ============================================
# Setting up default modelsim.ini file from '/opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/../modelsim.ini'
# cat "/opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/../modelsim.ini" >scverify/concat_sim_rtl_v_msim/modelsim.ini
# ============================================
# Creating physical library 'scverify/concat_sim_rtl_v_msim/work'
# /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/vlib scverify/concat_sim_rtl_v_msim/work
# ============================================
# Mapping logical library 'work' to physical path '$SCVLIBS/scverify/concat_sim_rtl_v_msim/work'
# /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/vmap work \$SCVLIBS/scverify/concat_sim_rtl_v_msim/work
# Model Technology ModelSim SE-64 vmap 10.6 Lib Mapping Utility 2016.12 Dec 13 2016
# vmap work $SCVLIBS/scverify/concat_sim_rtl_v_msim/work 
# Modifying scverify/concat_sim_rtl_v_msim/modelsim.ini
# ============================================
# Creating Questa SIM wave TCL file 'scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl' from 'scverify/ccs_wave_signals.dat'
# /opt/mentorgraphics/Catapult_10.5c/Mgc_home/bin/tclsh8.5 /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/sif/userware/En_na/flows/app_questasim.flo create_wave_script ./fir_filter/fir1.v5/scverify/ccs_wave_signals.dat scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl ./fir_filter/fir1.v5/.dut_inst_info.tcl ./fir_filter/fir1.v5/.qwave_signal 
# app_questasim.flo - Executing command 'create_wave_script ./fir_filter/fir1.v5/scverify/ccs_wave_signals.dat scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl ./fir_filter/fir1.v5/.dut_inst_info.tcl ./fir_filter/fir1.v5/.qwave_signal'...
# Wrote Questa SIM waveform creation script to 'scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl'
# ============================================
# Compiling Verilog file: concat_sim_rtl.v
# /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/vlog -work work     concat_sim_rtl.v
# Model Technology ModelSim SE-64 vlog 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 19:51:20 on Feb 03,2021
# vlog -work work concat_sim_rtl.v 
# -- Compiling module ccs_in_v1
# -- Compiling module ccs_out_v1
# -- Compiling module mgc_io_sync_v2
# -- Compiling module ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2
# -- Compiling module ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2
# -- Compiling module fir1_core_core_fsm
# -- Compiling module fir1_core
# -- Compiling module fir1
# 
# Top level modules:
# 	fir1
# End time: 19:51:20 on Feb 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: ../../fir_filter2.c
# /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=fir1 -DCCS_DESIGN_FUNC_fir1 -DCCS_DESIGN_TOP_fir1 -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../fir_filter2.c
# Start time: 19:51:20 on Feb 03,2021
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# 
# ../../fir_filter2.c: In function 'int fir1(int)':
# ../../fir_filter2.c:8:6: warning: unused variable 'Xreg' [-Wunused-variable]
#   int Xreg;
#       ^
# ../../fir_filter2.c:12:14: warning: unused variable 'j' [-Wunused-variable]
#   int acc, i, j;
#               ^
# End time: 19:51:20 on Feb 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: ../../fir_filter3.c
# /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=fir1 -DCCS_DESIGN_FUNC_fir1 -DCCS_DESIGN_TOP_fir1 -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../fir_filter3.c
# Start time: 19:51:20 on Feb 03,2021
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# 
# ../../fir_filter3.c: In function 'int fir2(int)':
# ../../fir_filter3.c:8:6: warning: unused variable 'Xreg' [-Wunused-variable]
#   int Xreg;
#       ^
# ../../fir_filter3.c:12:14: warning: unused variable 'j' [-Wunused-variable]
#   int acc, i, j;
#               ^
# End time: 19:51:20 on Feb 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: ../../fir_filter_tb2.c
# /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=fir1 -DCCS_DESIGN_FUNC_fir1 -DCCS_DESIGN_TOP_fir1 -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../fir_filter_tb2.c
# Start time: 19:51:20 on Feb 03,2021
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# 
# ../../fir_filter_tb2.c: In member function 'int testbench::main()':
# Error: ../../fir_filter_tb2.c(40): error: expected ';' before ')' token
#    out1 = CCS_DESIGN(fir1)(in2[j]));
#                                   ^
# ../../fir_filter_tb2.c:13:6: warning: unused variable 'i' [-Wunused-variable]
#   int i,j;
#       ^
# ** Error: (sccom-6142) Compilation failed.
# End time: 19:51:24 on Feb 03,2021, Elapsed time: 0:00:04
# Errors: 1, Warnings: 0
# make: *** [scverify/concat_sim_rtl_v_msim/fir_filter_tb2.c.cxxts] Error 11
# File '$PROJECT_HOME/fir_filter_tb2.c' saved
source fir_filter2.tcl
# Info: Branching solution 'solution.v4' at state 'initial' (PRJ-2)
# Warning: Integer directive values of OPT_CONST_MULTS directive is deprecated (SIF-14)
# solution design set fir1 -top (HC-8)
# Info: Starting transformation 'analyze' on solution 'solution.v4' (SOL-8)
# Front End called with arguments: -- /home/dss545/small_projects/fir_filter/fir_filter/fir_filter2.h /home/dss545/small_projects/fir_filter/fir_filter/fir_filter3.c /home/dss545/small_projects/fir_filter/fir_filter/fir_filter2.c (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v4': elapsed time 0.04 seconds, memory usage 1521060kB, peak memory usage 1521060kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'fir1.v6' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/fir_filter2.c(6): Found top design routine 'fir1' specified by directive (CIN-52)
# $PROJECT_HOME/fir_filter2.c(6): Synthesizing routine 'fir1' (CIN-13)
# $PROJECT_HOME/fir_filter2.c(6): Inlining routine 'fir1' (CIN-14)
# $PROJECT_HOME/fir_filter2.c(6): Optimizing block '/fir1' ... (CIN-4)
# $PROJECT_HOME/fir_filter2.c(14): Loop '/fir1/core/for' iterated at most 10 times. (LOOP-2)
# Design 'fir1' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir1.v6/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'fir1.v6': elapsed time 1.01 seconds, memory usage 1521060kB, peak memory usage 1521060kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 25, Real ops = 9, Vars = 10 (SOL-21)
# Info: Starting transformation 'libraries' on solution 'fir1.v6' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'fir1.v6': elapsed time 0.49 seconds, memory usage 1521060kB, peak memory usage 1521060kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 25, Real ops = 9, Vars = 10 (SOL-21)
# Info: Starting transformation 'assembly' on solution 'fir1.v6' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'fir1.v6': elapsed time 0.09 seconds, memory usage 1521060kB, peak memory usage 1521060kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 25, Real ops = 9, Vars = 10 (SOL-21)
# Info: Starting transformation 'loops' on solution 'fir1.v6' (SOL-8)
# $PROJECT_HOME/fir_filter2.c(14): Loop '/fir1/core/for' is left rolled. (LOOP-4)
# $PROJECT_HOME/fir_filter2.c(6): Loop '/fir1/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'fir1.v6': elapsed time 0.04 seconds, memory usage 1521060kB, peak memory usage 1521060kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 29, Real ops = 9, Vars = 12 (SOL-21)
# Info: Starting transformation 'memories' on solution 'fir1.v6' (SOL-8)
# $PROJECT_HOME/fir_filter2.c(6): I/O-Port Resource '/fir1/x:rsc' (from var: x) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/fir_filter2.c(6): I/O-Port Resource '/fir1/return:rsc' (from var: return) mapped to 'ccs_ioport.ccs_out' (size: 32). (MEM-2)
# Info: Completed transformation 'memories' on solution 'fir1.v6': elapsed time 0.37 seconds, memory usage 1521060kB, peak memory usage 1521060kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 99, Real ops = 45, Vars = 26 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'fir1.v6' (SOL-8)
# Reading solution library '/home/dss545/small_projects/fir_filter/fir_filter/fir_filter/td_ccore_solutions/ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2_0/.sif/solIndex_3_bc20bd61-73d8-44d4-a4af-8dd00e77f8f0.xml' ... (LIB-129)
# Module 'ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2_0' in the cache is valid & accepted for CLU 'ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2' (CLUSTER-8)
# Reading solution library '/home/dss545/small_projects/fir_filter/fir_filter/fir_filter/td_ccore_solutions/ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2_0/.sif/solIndex_3_bc20bd61-73d8-44d4-a4af-8dd00e77f8f0.xml' ... (LIB-129)
# Module for the CLU 'ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2' has been successfully synthesized (CLUSTER-9)
# Reading solution library '/home/dss545/small_projects/fir_filter/fir_filter/fir_filter/td_ccore_solutions/ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2_0/.sif/solIndex_3_d9405798-4d8a-4597-87b3-585c5a14f0cd.xml' ... (LIB-129)
# Module 'ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2_0' in the cache is valid & accepted for CLU 'ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2' (CLUSTER-8)
# Reading solution library '/home/dss545/small_projects/fir_filter/fir_filter/fir_filter/td_ccore_solutions/ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2_0/.sif/solIndex_3_d9405798-4d8a-4597-87b3-585c5a14f0cd.xml' ... (LIB-129)
# Module for the CLU 'ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2' has been successfully synthesized (CLUSTER-9)
# Info: Completed transformation 'cluster' on solution 'fir1.v6': elapsed time 0.37 seconds, memory usage 1521060kB, peak memory usage 1521060kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 99, Real ops = 45, Vars = 28 (SOL-21)
# Info: Starting transformation 'architect' on solution 'fir1.v6' (SOL-8)
# Design 'fir1' contains '46' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'fir1.v6': elapsed time 0.19 seconds, memory usage 1521060kB, peak memory usage 1521060kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 183, Real ops = 46, Vars = 47 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'fir1.v6' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/fir1/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/fir_filter2.c(14): Prescheduled LOOP '/fir1/core/for' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/fir_filter2.c(6): Prescheduled LOOP '/fir1/core/main' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/fir_filter2.c(6): Prescheduled LOOP '/fir1/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/fir_filter2.c(6): Prescheduled SEQUENTIAL '/fir1/core' (total length 34 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/fir_filter2.c(6): Initial schedule of SEQUENTIAL '/fir1/core': Latency = 33, Area (Datapath, Register, Total) = 4924.16, 4577.25, 9501.41 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/fir_filter2.c(6): Final schedule of SEQUENTIAL '/fir1/core': Latency = 33, Area (Datapath, Register, Total) = 3291.33, 4577.25, 7868.58 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'fir1.v6': elapsed time 0.53 seconds, memory usage 1521060kB, peak memory usage 1521060kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 183, Real ops = 46, Vars = 47 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'fir1.v6' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/fir1/core' (CRAAS-1)
# Global signal 'x:rsc.dat' added to design 'fir1' for component 'x:rsci' (LIB-3)
# Global signal 'return:rsc.dat' added to design 'fir1' for component 'return:rsci' (LIB-3)
# Global signal 'x:rsc.triosy.lz' added to design 'fir1' for component 'x:rsc.triosy:obj' (LIB-3)
# Global signal 'return:rsc.triosy.lz' added to design 'fir1' for component 'return:rsc.triosy:obj' (LIB-3)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'fir1.v6': elapsed time 1.77 seconds, memory usage 1521060kB, peak memory usage 1521060kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 200, Real ops = 46, Vars = 60 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'fir1.v6' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Completed transformation 'dpfsm' on solution 'fir1.v6': elapsed time 0.96 seconds, memory usage 1521060kB, peak memory usage 1521060kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 211, Real ops = 112, Vars = 73 (SOL-21)
# Info: Starting transformation 'instance' on solution 'fir1.v6' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'fir1.v6': elapsed time 1.22 seconds, memory usage 1521060kB, peak memory usage 1521060kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 212, Real ops = 105, Vars = 196 (SOL-21)
# Info: Starting transformation 'extract' on solution 'fir1.v6' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: ../td_ccore_solutions/ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2_0/rtl.vhdl
# Add dependent file: ../td_ccore_solutions/ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2_0/rtl.vhdl
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir1.v6/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: ../td_ccore_solutions/ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2_0/rtl.vhdl
# Add dependent file: ../td_ccore_solutions/ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2_0/rtl.vhdl
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir1.v6/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: ../td_ccore_solutions/ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2_0/rtl.v
# Add dependent file: ../td_ccore_solutions/ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2_0/rtl.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir1.v6/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: ../td_ccore_solutions/ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2_0/rtl.v
# Add dependent file: ../td_ccore_solutions/ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2_0/rtl.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir1.v6/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'fir1.v6': elapsed time 5.89 seconds, memory usage 1521060kB, peak memory usage 1521060kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 207, Real ops = 107, Vars = 72 (SOL-21)
# Making './scverify/Verify_concat_sim_rtl_v_msim.mk {} SIMTOOL=msim sim'
# Make utility invoked from '/home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir1.v6'
#     /opt/mentorgraphics/Catapult_10.5c/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# ============================================
# Creating simulation directory 'scverify/concat_sim_rtl_v_msim'
# mkdir -p scverify/concat_sim_rtl_v_msim
# ============================================
# Setting up default modelsim.ini file from '/opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/../modelsim.ini'
# cat "/opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/../modelsim.ini" >scverify/concat_sim_rtl_v_msim/modelsim.ini
# ============================================
# Creating physical library 'scverify/concat_sim_rtl_v_msim/work'
# /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/vlib scverify/concat_sim_rtl_v_msim/work
# ============================================
# Mapping logical library 'work' to physical path '$SCVLIBS/scverify/concat_sim_rtl_v_msim/work'
# /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/vmap work \$SCVLIBS/scverify/concat_sim_rtl_v_msim/work
# Model Technology ModelSim SE-64 vmap 10.6 Lib Mapping Utility 2016.12 Dec 13 2016
# vmap work $SCVLIBS/scverify/concat_sim_rtl_v_msim/work 
# Modifying scverify/concat_sim_rtl_v_msim/modelsim.ini
# ============================================
# Creating Questa SIM wave TCL file 'scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl' from 'scverify/ccs_wave_signals.dat'
# /opt/mentorgraphics/Catapult_10.5c/Mgc_home/bin/tclsh8.5 /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/sif/userware/En_na/flows/app_questasim.flo create_wave_script ./fir_filter/fir1.v6/scverify/ccs_wave_signals.dat scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl ./fir_filter/fir1.v6/.dut_inst_info.tcl ./fir_filter/fir1.v6/.qwave_signal 
# app_questasim.flo - Executing command 'create_wave_script ./fir_filter/fir1.v6/scverify/ccs_wave_signals.dat scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl ./fir_filter/fir1.v6/.dut_inst_info.tcl ./fir_filter/fir1.v6/.qwave_signal'...
# Wrote Questa SIM waveform creation script to 'scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl'
# ============================================
# Compiling Verilog file: concat_sim_rtl.v
# /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/vlog -work work     concat_sim_rtl.v
# Model Technology ModelSim SE-64 vlog 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 19:52:38 on Feb 03,2021
# vlog -work work concat_sim_rtl.v 
# -- Compiling module ccs_in_v1
# -- Compiling module ccs_out_v1
# -- Compiling module mgc_io_sync_v2
# -- Compiling module ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2
# -- Compiling module ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2
# -- Compiling module fir1_core_core_fsm
# -- Compiling module fir1_core
# -- Compiling module fir1
# 
# Top level modules:
# 	fir1
# End time: 19:52:38 on Feb 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: ../../fir_filter2.c
# /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=fir1 -DCCS_DESIGN_FUNC_fir1 -DCCS_DESIGN_TOP_fir1 -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../fir_filter2.c
# Start time: 19:52:38 on Feb 03,2021
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# 
# ../../fir_filter2.c: In function 'int fir1(int)':
# ../../fir_filter2.c:8:6: warning: unused variable 'Xreg' [-Wunused-variable]
#   int Xreg;
#       ^
# ../../fir_filter2.c:12:14: warning: unused variable 'j' [-Wunused-variable]
#   int acc, i, j;
#               ^
# End time: 19:52:39 on Feb 03,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: ../../fir_filter3.c
# /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=fir1 -DCCS_DESIGN_FUNC_fir1 -DCCS_DESIGN_TOP_fir1 -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../fir_filter3.c
# Start time: 19:52:39 on Feb 03,2021
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# 
# ../../fir_filter3.c: In function 'int fir2(int)':
# ../../fir_filter3.c:8:6: warning: unused variable 'Xreg' [-Wunused-variable]
#   int Xreg;
#       ^
# ../../fir_filter3.c:12:14: warning: unused variable 'j' [-Wunused-variable]
#   int acc, i, j;
#               ^
# End time: 19:52:39 on Feb 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: ../../fir_filter_tb2.c
# /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=fir1 -DCCS_DESIGN_FUNC_fir1 -DCCS_DESIGN_TOP_fir1 -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../fir_filter_tb2.c
# Start time: 19:52:39 on Feb 03,2021
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# 
# ../../fir_filter_tb2.c: In member function 'int testbench::main()':
# ../../fir_filter_tb2.c:13:6: warning: unused variable 'i' [-Wunused-variable]
#   int i,j;
#       ^
# End time: 19:52:42 on Feb 03,2021, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: scverify/mc_testbench.cpp
# /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=fir1 -DCCS_DESIGN_FUNC_fir1 -DCCS_DESIGN_TOP_fir1 -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c scverify/mc_testbench.cpp
# Start time: 19:52:42 on Feb 03,2021
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# End time: 19:52:47 on Feb 03,2021, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: scverify/scverify_top.cpp
# /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=fir1 -DCCS_DESIGN_FUNC_fir1 -DCCS_DESIGN_TOP_fir1 -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c scverify/scverify_top.cpp
# Start time: 19:52:47 on Feb 03,2021
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# 
# In file included from /opt/mentorgraphics/modelsim_SE106/modeltech/include/systemc/sc_buffer.h:32:0,
#                  from /opt/mentorgraphics/modelsim_SE106/modeltech/include/systemc/systemc:82,
#                  from /opt/mentorgraphics/modelsim_SE106/modeltech/include/systemc/systemc.h:211,
#                  from scverify/mc_testbench.h:30,
#                  from scverify/scverify_top.cpp:4:
# /opt/mentorgraphics/modelsim_SE106/modeltech/include/systemc/sc_signal.h: In instantiation of 'sc_core::sc_signal<sc_dt::sc_logic, POL>::sc_signal() [with sc_core::sc_writer_policy POL = (sc_core::sc_writer_policy)0u]':
# scverify/scverify_top.cpp:129:30:   required from here
# /opt/mentorgraphics/modelsim_SE106/modeltech/include/systemc/sc_signal.h:743:23: warning: 'sc_core::sc_signal<sc_dt::sc_logic>::m_posedge_event_p' will be initialized after [-Wreorder]
#      mutable sc_event* m_posedge_event_p; // positive edge event if present.
#                        ^
# /opt/mentorgraphics/modelsim_SE106/modeltech/include/systemc/sc_signal.h:740:23: warning:   'sc_dt::uint64 sc_core::sc_signal<sc_dt::sc_logic>::m_change_stamp' [-Wreorder]
#      sc_dt::uint64     m_change_stamp;    // delta of last event
#                        ^
# /opt/mentorgraphics/modelsim_SE106/modeltech/include/systemc/sc_signal.h:602:5: warning:   when initialized here [-Wreorder]
#      sc_signal()
#      ^
# 
# Exported modules:
# 	scverify_top
# ** Warning: (sccom-6102) The object "_data" is not debuggable. (/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include/mc_monitor.h, 144)
# End time: 19:52:55 on Feb 03,2021, Elapsed time: 0:00:08
# Errors: 0, Warnings: 1
# ============================================
# Linking executable
# /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/sccom -link     
# sccom -link 
# Start time: 19:52:55 on Feb 03,2021
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# End time: 19:52:56 on Feb 03,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ============================================
# Optimizing design: scverify_top
# cd ../..; /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/vopt +acc=npr     -L "./fir_filter/fir1.v6/scverify/concat_sim_rtl_v_msim/work"   scverify_top  -o scverify_top_opt
# Model Technology ModelSim SE-64 vopt 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 19:52:56 on Feb 03,2021
# vopt "+acc=npr" -L ./fir_filter/fir1.v6/scverify/concat_sim_rtl_v_msim/work scverify_top -o scverify_top_opt 
# 
# Top level modules:
# 	scverify_top
# 
# Analyzing design...
# -- Loading shared library /home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir1.v6/scverify/concat_sim_rtl_v_msim/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# -- Loading systemc module /home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir1.v6/scverify/concat_sim_rtl_v_msim/work.scverify_top
# Info: CCS_CLK_CTOR: Clock 'clk' - Using default clock period '1 ns'
# -- Loading module fir1
# -- Loading module fir1_core
# -- Loading module ccs_in_v1
# -- Loading module ccs_out_v1
# -- Loading module mgc_io_sync_v2
# -- Loading module ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2
# -- Loading module ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2
# -- Loading module fir1_core_core_fsm
# Optimizing 8 design-units (inlining 0/9 module instances, 0/0 UDP instances):
# -- Optimizing module fir1_core(fast)
# -- Optimizing module fir1_core_core_fsm(fast)
# -- Optimizing module ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2(fast)
# -- Optimizing module ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2(fast)
# -- Optimizing module ccs_in_v1(fast)
# -- Optimizing module ccs_out_v1(fast)
# -- Optimizing module mgc_io_sync_v2(fast)
# -- Optimizing module fir1(fast)
# Optimized design name is scverify_top_opt
# End time: 19:52:56 on Feb 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 2
#     /opt/mentorgraphics/Catapult_10.5c/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim sim (BASIC-14)
# ============================================
# Simulating design entity: scverify_top
# cd ../..; /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/vsim -t ps  -wlf ./fir_filter/fir1.v6/scverify/concat_sim_rtl_v_msim/vsim.wlf -l "./fir_filter/fir1.v6/scverify/concat_sim_rtl_v_msim/sim.log"   -L "./fir_filter/fir1.v6/scverify/concat_sim_rtl_v_msim/work"   scverify_top_opt    -c -do "do {./fir_filter/fir1.v6/scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl}"
# Reading pref.tcl
# 
# 10.6
# 
# vsim -t ps -wlf ./fir_filter/fir1.v6/scverify/concat_sim_rtl_v_msim/vsim.wlf -l ./fir_filter/fir1.v6/scverify/concat_sim_rtl_v_msim/sim.log -L ./fir_filter/fir1.v6/scverify/concat_sim_rtl_v_msim/work scverify_top_opt -c -do "do {./fir_filter/fir1.v6/scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl}" 
# Start time: 19:52:58 on Feb 03,2021
# //  ModelSim SE-64 10.6 Dec 13 2016Linux 3.10.0-1127.18.2.el7.x86_64
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading /home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir1.v6/scverify/concat_sim_rtl_v_msim/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# Loading /home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir1.v6/scverify/concat_sim_rtl_v_msim/work.scverify_top
# Info: CCS_CLK_CTOR: Clock 'clk' - Using default clock period '1 ns'
# Loading work.fir1(fast)
# Loading work.fir1_core(fast)
# Loading work.ccs_in_v1(fast)
# Loading work.ccs_out_v1(fast)
# Loading work.mgc_io_sync_v2(fast)
# Loading work.ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2(fast)
# Loading work.ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2(fast)
# Loading work.fir1_core_core_fsm(fast)
# Warning: (vsim-4029) The fifo '/scverify_top/user_tb/return_golden'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_out_wait_ctrl_fifo_return'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_out_fifo_return'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_x'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_x'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Disabling STALL_FLAG toggling
# do {./fir_filter/fir1.v6/scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl}
# Reading SCVerify waveform database './fir_filter/fir1.v6/scverify/ccs_wave_signals.dat'
# Logging WAVE signals...
# DONE
# 0
# Full simulation run
# run -all
# Info: HW reset: TLS_rst active @ 0 s
# Info: Execution of user-supplied C++ testbench 'main()' has completed with exit code = 0
# 
# Info: Collecting data completed
# captured 10 values of x
# captured 10 values of return
# Info: scverify_top/user_tb: Simulation completed
# 
# Checking results
# 'return'
# capture count        = 10
# comparison count     = 10
# ignore count         = 0
# error count          = 0
# stuck in dut fifo    = 0
# stuck in golden fifo = 0
# 
# Info: scverify_top/user_tb: Simulation PASSED @ 342500 ps
# Info: (vsim-6574) SystemC simulation stopped by user.
# Info: scverify_top/user_tb: Simulation completed
# Warning: (vsim-6614) sc_stop has already been called.
# Info: scverify_top/Monitor: runs with constant clock period 1 ns
# Info: scverify_top/Monitor: Throughput: 1 transaction per 34 ns
# Info: scverify_top/Monitor: Latency: 36 ns
# Warning: scverify_top/Monitor: Latency: 36 cycles does not match expected 34 cycles.
# End time: 19:52:59 on Feb 03,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 7, Suppressed Warnings: 3
quit
# Saving project file '/home/dss545/small_projects/fir_filter/fir_filter/fir_filter.ccs'. (PRJ-5)
// Finish time Wed Feb  3 19:54:09 2021, time elapsed 30:40, peak memory 1.45GB, exit status 0
