============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Mar 02 2021  04:56:29 pm
  Module:                 ADC_SAR1
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-297 ps) Setup Check with Pin digital_out_reg[7]/clk->d
          Group: clk
     Startpoint: (R) state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) digital_out_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     192                  
       Uncertainty:-      28                  
     Required Time:=     680                  
      Launch Clock:-       0                  
         Data Path:-     977                  
             Slack:=    -297                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  state_reg[1]/clk     -       -       R     (arrival)             26     -     0     -       0    (-,-) 
  state_reg[1]/q       (u)     clk->q  F     unmapped_d_flop       18 126.0     0   625     625    (-,-) 
  g5189/z              (u)     in_1->z R     unmapped_nand2         1   7.0     0    61     686    (-,-) 
  g5174/z              (u)     in_1->z R     unmapped_complex2     14  98.0     0   169     855    (-,-) 
  g5136/z              (u)     in_1->z F     unmapped_nand2         1   7.0     0    61     916    (-,-) 
  g5117/z              (u)     in_1->z R     unmapped_nand2         1   7.0     0    61     977    (-,-) 
  digital_out_reg[7]/d -       -       R     unmapped_d_flop        1     -     -     0     977    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 2: VIOLATED (-297 ps) Setup Check with Pin digital_out_reg[6]/clk->d
          Group: clk
     Startpoint: (R) state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) digital_out_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     192                  
       Uncertainty:-      28                  
     Required Time:=     680                  
      Launch Clock:-       0                  
         Data Path:-     977                  
             Slack:=    -297                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  state_reg[1]/clk     -       -       R     (arrival)             26     -     0     -       0    (-,-) 
  state_reg[1]/q       (u)     clk->q  F     unmapped_d_flop       18 126.0     0   625     625    (-,-) 
  g5189/z              (u)     in_1->z R     unmapped_nand2         1   7.0     0    61     686    (-,-) 
  g5174/z              (u)     in_1->z R     unmapped_complex2     14  98.0     0   169     855    (-,-) 
  g5132/z              (u)     in_1->z F     unmapped_nand2         1   7.0     0    61     916    (-,-) 
  g5111/z              (u)     in_1->z R     unmapped_nand2         1   7.0     0    61     977    (-,-) 
  digital_out_reg[6]/d -       -       R     unmapped_d_flop        1     -     -     0     977    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 3: VIOLATED (-297 ps) Setup Check with Pin digital_out_reg[4]/clk->d
          Group: clk
     Startpoint: (R) state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) digital_out_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     192                  
       Uncertainty:-      28                  
     Required Time:=     680                  
      Launch Clock:-       0                  
         Data Path:-     977                  
             Slack:=    -297                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  state_reg[1]/clk     -       -       R     (arrival)             26     -     0     -       0    (-,-) 
  state_reg[1]/q       (u)     clk->q  F     unmapped_d_flop       18 126.0     0   625     625    (-,-) 
  g5189/z              (u)     in_1->z R     unmapped_nand2         1   7.0     0    61     686    (-,-) 
  g5174/z              (u)     in_1->z R     unmapped_complex2     14  98.0     0   169     855    (-,-) 
  g5134/z              (u)     in_1->z F     unmapped_nand2         1   7.0     0    61     916    (-,-) 
  g5114/z              (u)     in_1->z R     unmapped_nand2         1   7.0     0    61     977    (-,-) 
  digital_out_reg[4]/d -       -       R     unmapped_d_flop        1     -     -     0     977    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 4: VIOLATED (-297 ps) Setup Check with Pin digital_out_reg[3]/clk->d
          Group: clk
     Startpoint: (R) state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) digital_out_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     192                  
       Uncertainty:-      28                  
     Required Time:=     680                  
      Launch Clock:-       0                  
         Data Path:-     977                  
             Slack:=    -297                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  state_reg[1]/clk     -       -       R     (arrival)             26     -     0     -       0    (-,-) 
  state_reg[1]/q       (u)     clk->q  F     unmapped_d_flop       18 126.0     0   625     625    (-,-) 
  g5189/z              (u)     in_1->z R     unmapped_nand2         1   7.0     0    61     686    (-,-) 
  g5174/z              (u)     in_1->z R     unmapped_complex2     14  98.0     0   169     855    (-,-) 
  g5130/z              (u)     in_1->z F     unmapped_nand2         1   7.0     0    61     916    (-,-) 
  g5108/z              (u)     in_1->z R     unmapped_nand2         1   7.0     0    61     977    (-,-) 
  digital_out_reg[3]/d -       -       R     unmapped_d_flop        1     -     -     0     977    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 5: VIOLATED (-297 ps) Setup Check with Pin digital_out_reg[2]/clk->d
          Group: clk
     Startpoint: (R) state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) digital_out_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     192                  
       Uncertainty:-      28                  
     Required Time:=     680                  
      Launch Clock:-       0                  
         Data Path:-     977                  
             Slack:=    -297                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  state_reg[1]/clk     -       -       R     (arrival)             26     -     0     -       0    (-,-) 
  state_reg[1]/q       (u)     clk->q  F     unmapped_d_flop       18 126.0     0   625     625    (-,-) 
  g5189/z              (u)     in_1->z R     unmapped_nand2         1   7.0     0    61     686    (-,-) 
  g5174/z              (u)     in_1->z R     unmapped_complex2     14  98.0     0   169     855    (-,-) 
  g5128/z              (u)     in_1->z F     unmapped_nand2         1   7.0     0    61     916    (-,-) 
  g5105/z              (u)     in_1->z R     unmapped_nand2         1   7.0     0    61     977    (-,-) 
  digital_out_reg[2]/d -       -       R     unmapped_d_flop        1     -     -     0     977    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 6: VIOLATED (-297 ps) Setup Check with Pin digital_out_reg[1]/clk->d
          Group: clk
     Startpoint: (R) state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) digital_out_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     192                  
       Uncertainty:-      28                  
     Required Time:=     680                  
      Launch Clock:-       0                  
         Data Path:-     977                  
             Slack:=    -297                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  state_reg[1]/clk     -       -       R     (arrival)             26     -     0     -       0    (-,-) 
  state_reg[1]/q       (u)     clk->q  F     unmapped_d_flop       18 126.0     0   625     625    (-,-) 
  g5189/z              (u)     in_1->z R     unmapped_nand2         1   7.0     0    61     686    (-,-) 
  g5174/z              (u)     in_1->z R     unmapped_complex2     14  98.0     0   169     855    (-,-) 
  g5126/z              (u)     in_1->z F     unmapped_nand2         1   7.0     0    61     916    (-,-) 
  g5102/z              (u)     in_1->z R     unmapped_nand2         1   7.0     0    61     977    (-,-) 
  digital_out_reg[1]/d -       -       R     unmapped_d_flop        1     -     -     0     977    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 7: VIOLATED (-297 ps) Setup Check with Pin digital_out_reg[0]/clk->d
          Group: clk
     Startpoint: (R) state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) digital_out_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     192                  
       Uncertainty:-      28                  
     Required Time:=     680                  
      Launch Clock:-       0                  
         Data Path:-     977                  
             Slack:=    -297                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  state_reg[1]/clk     -       -       R     (arrival)             26     -     0     -       0    (-,-) 
  state_reg[1]/q       (u)     clk->q  F     unmapped_d_flop       18 126.0     0   625     625    (-,-) 
  g5189/z              (u)     in_1->z R     unmapped_nand2         1   7.0     0    61     686    (-,-) 
  g5174/z              (u)     in_1->z R     unmapped_complex2     14  98.0     0   169     855    (-,-) 
  g5124/z              (u)     in_1->z F     unmapped_nand2         1   7.0     0    61     916    (-,-) 
  g5099/z              (u)     in_1->z R     unmapped_nand2         1   7.0     0    61     977    (-,-) 
  digital_out_reg[0]/d -       -       R     unmapped_d_flop        1     -     -     0     977    (-,-) 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 8: VIOLATED (-295 ps) Setup Check with Pin temp_reg[6]/clk->d
          Group: clk
     Startpoint: (R) state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) temp_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     192                  
       Uncertainty:-      28                  
     Required Time:=     680                  
      Launch Clock:-       0                  
         Data Path:-     976                  
             Slack:=    -295                  

#----------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  state_reg[1]/clk -       -       R     (arrival)             26     -     0     -       0    (-,-) 
  state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       18 126.0     0   625     625    (-,-) 
  g5200/z          (u)     in_1->z F     unmapped_or2           1   7.0     0    61     686    (-,-) 
  g5176/z          (u)     in_1->z R     unmapped_nand2         2  14.0     0    77     763    (-,-) 
  g5158/z          (u)     in_0->z R     unmapped_complex2      3  21.0     0    90     854    (-,-) 
  g5107/z          (u)     in_1->z F     unmapped_nand2         1   7.0     0    61     914    (-,-) 
  g5086/z          (u)     in_1->z R     unmapped_nand2         1   7.0     0    61     976    (-,-) 
  temp_reg[6]/d    -       -       R     unmapped_d_flop        1     -     -     0     976    (-,-) 
#----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 9: VIOLATED (-295 ps) Setup Check with Pin temp_reg[5]/clk->d
          Group: clk
     Startpoint: (R) state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) temp_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     192                  
       Uncertainty:-      28                  
     Required Time:=     680                  
      Launch Clock:-       0                  
         Data Path:-     976                  
             Slack:=    -295                  

#----------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  state_reg[1]/clk -       -       R     (arrival)             26     -     0     -       0    (-,-) 
  state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       18 126.0     0   625     625    (-,-) 
  g5200/z          (u)     in_1->z F     unmapped_or2           1   7.0     0    61     686    (-,-) 
  g5176/z          (u)     in_1->z R     unmapped_nand2         2  14.0     0    77     763    (-,-) 
  g5158/z          (u)     in_0->z R     unmapped_complex2      3  21.0     0    90     854    (-,-) 
  g5115/z          (u)     in_1->z F     unmapped_nand2         1   7.0     0    61     914    (-,-) 
  g5085/z          (u)     in_1->z R     unmapped_nand2         1   7.0     0    61     976    (-,-) 
  temp_reg[5]/d    -       -       R     unmapped_d_flop        1     -     -     0     976    (-,-) 
#----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 10: VIOLATED (-271 ps) Setup Check with Pin temp_reg[7]/clk->d
          Group: clk
     Startpoint: (R) state_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) temp_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     192                  
       Uncertainty:-      28                  
     Required Time:=     680                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=    -271                  

#----------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  state_reg[0]/clk -       -       R     (arrival)             26     -     0     -       0    (-,-) 
  state_reg[0]/q   (u)     clk->q  R     unmapped_d_flop       18 126.0     0   625     625    (-,-) 
  g5197/z          (u)     in_0->z R     unmapped_complex2      2  14.0     0    77     702    (-,-) 
  g5167/z          (u)     in_1->z R     unmapped_complex2      7  49.0     0   127     829    (-,-) 
  g5139/z          (u)     in_1->z F     unmapped_nand2         1   7.0     0    61     890    (-,-) 
  g5098/z          (u)     in_1->z R     unmapped_nand2         1   7.0     0    61     951    (-,-) 
  temp_reg[7]/d    -       -       R     unmapped_d_flop        1     -     -     0     951    (-,-) 
#----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 11: VIOLATED (-271 ps) Setup Check with Pin temp_reg[4]/clk->d
          Group: clk
     Startpoint: (R) state_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) temp_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     192                  
       Uncertainty:-      28                  
     Required Time:=     680                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=    -271                  

#----------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  state_reg[0]/clk -       -       R     (arrival)             26     -     0     -       0    (-,-) 
  state_reg[0]/q   (u)     clk->q  F     unmapped_d_flop       18 126.0     0   625     625    (-,-) 
  g5197/z          (u)     in_0->z F     unmapped_complex2      2  14.0     0    77     702    (-,-) 
  g5167/z          (u)     in_1->z F     unmapped_complex2      7  49.0     0   127     829    (-,-) 
  g5157/z          (u)     in_1->z F     unmapped_complex2      1   7.0     0    61     890    (-,-) 
  g5083/z          (u)     in_1->z R     unmapped_complex2      1   7.0     0    61     951    (-,-) 
  temp_reg[4]/d    -       -       R     unmapped_d_flop        1     -     -     0     951    (-,-) 
#----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 12: VIOLATED (-271 ps) Setup Check with Pin temp_reg[3]/clk->d
          Group: clk
     Startpoint: (R) state_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) temp_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     192                  
       Uncertainty:-      28                  
     Required Time:=     680                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=    -271                  

#----------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  state_reg[0]/clk -       -       R     (arrival)             26     -     0     -       0    (-,-) 
  state_reg[0]/q   (u)     clk->q  F     unmapped_d_flop       18 126.0     0   625     625    (-,-) 
  g5197/z          (u)     in_0->z F     unmapped_complex2      2  14.0     0    77     702    (-,-) 
  g5167/z          (u)     in_1->z F     unmapped_complex2      7  49.0     0   127     829    (-,-) 
  g5143/z          (u)     in_1->z F     unmapped_complex2      1   7.0     0    61     890    (-,-) 
  g5087/z          (u)     in_1->z R     unmapped_complex2      1   7.0     0    61     951    (-,-) 
  temp_reg[3]/d    -       -       R     unmapped_d_flop        1     -     -     0     951    (-,-) 
#----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 13: VIOLATED (-271 ps) Setup Check with Pin temp_reg[2]/clk->d
          Group: clk
     Startpoint: (R) state_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) temp_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     192                  
       Uncertainty:-      28                  
     Required Time:=     680                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=    -271                  

#----------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  state_reg[0]/clk -       -       R     (arrival)             26     -     0     -       0    (-,-) 
  state_reg[0]/q   (u)     clk->q  F     unmapped_d_flop       18 126.0     0   625     625    (-,-) 
  g5197/z          (u)     in_0->z F     unmapped_complex2      2  14.0     0    77     702    (-,-) 
  g5167/z          (u)     in_1->z F     unmapped_complex2      7  49.0     0   127     829    (-,-) 
  g5153/z          (u)     in_1->z F     unmapped_complex2      1   7.0     0    61     890    (-,-) 
  g5088/z          (u)     in_1->z R     unmapped_complex2      1   7.0     0    61     951    (-,-) 
  temp_reg[2]/d    -       -       R     unmapped_d_flop        1     -     -     0     951    (-,-) 
#----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 14: VIOLATED (-271 ps) Setup Check with Pin temp_reg[1]/clk->d
          Group: clk
     Startpoint: (R) state_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) temp_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     192                  
       Uncertainty:-      28                  
     Required Time:=     680                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=    -271                  

#----------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  state_reg[0]/clk -       -       R     (arrival)             26     -     0     -       0    (-,-) 
  state_reg[0]/q   (u)     clk->q  F     unmapped_d_flop       18 126.0     0   625     625    (-,-) 
  g5197/z          (u)     in_0->z F     unmapped_complex2      2  14.0     0    77     702    (-,-) 
  g5167/z          (u)     in_1->z F     unmapped_complex2      7  49.0     0   127     829    (-,-) 
  g5144/z          (u)     in_1->z F     unmapped_complex2      1   7.0     0    61     890    (-,-) 
  g5084/z          (u)     in_1->z R     unmapped_complex2      1   7.0     0    61     951    (-,-) 
  temp_reg[1]/d    -       -       R     unmapped_d_flop        1     -     -     0     951    (-,-) 
#----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 15: VIOLATED (-268 ps) Setup Check with Pin result_reg[7]/clk->d
          Group: clk
     Startpoint: (R) state_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) result_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     192                  
       Uncertainty:-      28                  
     Required Time:=     680                  
      Launch Clock:-       0                  
         Data Path:-     948                  
             Slack:=    -268                  

#--------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  state_reg[0]/clk -       -       R     (arrival)           26     -     0     -       0    (-,-) 
  state_reg[0]/q   (u)     clk->q  F     unmapped_d_flop     18 126.0     0   625     625    (-,-) 
  g5188/z          (u)     in_1->z R     unmapped_nand2       1   7.0     0    61     686    (-,-) 
  g5162/z          (u)     in_1->z R     unmapped_or2         9  63.0     0   140     826    (-,-) 
  g5156/z          (u)     in_1->z F     unmapped_nand2       1   7.0     0    61     887    (-,-) 
  g5089/z          (u)     in_0->z R     unmapped_nand2       1   7.0     0    61     948    (-,-) 
  result_reg[7]/d  -       -       R     unmapped_d_flop      1     -     -     0     948    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 16: VIOLATED (-268 ps) Setup Check with Pin result_reg[6]/clk->d
          Group: clk
     Startpoint: (R) state_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) result_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     192                  
       Uncertainty:-      28                  
     Required Time:=     680                  
      Launch Clock:-       0                  
         Data Path:-     948                  
             Slack:=    -268                  

#--------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  state_reg[0]/clk -       -       R     (arrival)           26     -     0     -       0    (-,-) 
  state_reg[0]/q   (u)     clk->q  F     unmapped_d_flop     18 126.0     0   625     625    (-,-) 
  g5188/z          (u)     in_1->z R     unmapped_nand2       1   7.0     0    61     686    (-,-) 
  g5162/z          (u)     in_1->z R     unmapped_or2         9  63.0     0   140     826    (-,-) 
  g5148/z          (u)     in_1->z F     unmapped_nand2       1   7.0     0    61     887    (-,-) 
  g5094/z          (u)     in_0->z R     unmapped_nand2       1   7.0     0    61     948    (-,-) 
  result_reg[6]/d  -       -       R     unmapped_d_flop      1     -     -     0     948    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 17: VIOLATED (-268 ps) Setup Check with Pin result_reg[5]/clk->d
          Group: clk
     Startpoint: (R) state_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) result_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     192                  
       Uncertainty:-      28                  
     Required Time:=     680                  
      Launch Clock:-       0                  
         Data Path:-     948                  
             Slack:=    -268                  

#--------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  state_reg[0]/clk -       -       R     (arrival)           26     -     0     -       0    (-,-) 
  state_reg[0]/q   (u)     clk->q  F     unmapped_d_flop     18 126.0     0   625     625    (-,-) 
  g5188/z          (u)     in_1->z R     unmapped_nand2       1   7.0     0    61     686    (-,-) 
  g5162/z          (u)     in_1->z R     unmapped_or2         9  63.0     0   140     826    (-,-) 
  g5145/z          (u)     in_1->z F     unmapped_nand2       1   7.0     0    61     887    (-,-) 
  g5096/z          (u)     in_0->z R     unmapped_nand2       1   7.0     0    61     948    (-,-) 
  result_reg[5]/d  -       -       R     unmapped_d_flop      1     -     -     0     948    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 18: VIOLATED (-268 ps) Setup Check with Pin result_reg[4]/clk->d
          Group: clk
     Startpoint: (R) state_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) result_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     192                  
       Uncertainty:-      28                  
     Required Time:=     680                  
      Launch Clock:-       0                  
         Data Path:-     948                  
             Slack:=    -268                  

#--------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  state_reg[0]/clk -       -       R     (arrival)           26     -     0     -       0    (-,-) 
  state_reg[0]/q   (u)     clk->q  F     unmapped_d_flop     18 126.0     0   625     625    (-,-) 
  g5188/z          (u)     in_1->z R     unmapped_nand2       1   7.0     0    61     686    (-,-) 
  g5162/z          (u)     in_1->z R     unmapped_or2         9  63.0     0   140     826    (-,-) 
  g5147/z          (u)     in_1->z F     unmapped_nand2       1   7.0     0    61     887    (-,-) 
  g5095/z          (u)     in_0->z R     unmapped_nand2       1   7.0     0    61     948    (-,-) 
  result_reg[4]/d  -       -       R     unmapped_d_flop      1     -     -     0     948    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 19: VIOLATED (-268 ps) Setup Check with Pin result_reg[3]/clk->d
          Group: clk
     Startpoint: (R) state_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) result_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     192                  
       Uncertainty:-      28                  
     Required Time:=     680                  
      Launch Clock:-       0                  
         Data Path:-     948                  
             Slack:=    -268                  

#--------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  state_reg[0]/clk -       -       R     (arrival)           26     -     0     -       0    (-,-) 
  state_reg[0]/q   (u)     clk->q  F     unmapped_d_flop     18 126.0     0   625     625    (-,-) 
  g5188/z          (u)     in_1->z R     unmapped_nand2       1   7.0     0    61     686    (-,-) 
  g5162/z          (u)     in_1->z R     unmapped_or2         9  63.0     0   140     826    (-,-) 
  g5142/z          (u)     in_1->z F     unmapped_nand2       1   7.0     0    61     887    (-,-) 
  g5090/z          (u)     in_0->z R     unmapped_nand2       1   7.0     0    61     948    (-,-) 
  result_reg[3]/d  -       -       R     unmapped_d_flop      1     -     -     0     948    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 20: VIOLATED (-268 ps) Setup Check with Pin result_reg[2]/clk->d
          Group: clk
     Startpoint: (R) state_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) result_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     192                  
       Uncertainty:-      28                  
     Required Time:=     680                  
      Launch Clock:-       0                  
         Data Path:-     948                  
             Slack:=    -268                  

#--------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  state_reg[0]/clk -       -       R     (arrival)           26     -     0     -       0    (-,-) 
  state_reg[0]/q   (u)     clk->q  F     unmapped_d_flop     18 126.0     0   625     625    (-,-) 
  g5188/z          (u)     in_1->z R     unmapped_nand2       1   7.0     0    61     686    (-,-) 
  g5162/z          (u)     in_1->z R     unmapped_or2         9  63.0     0   140     826    (-,-) 
  g5152/z          (u)     in_1->z F     unmapped_nand2       1   7.0     0    61     887    (-,-) 
  g5091/z          (u)     in_0->z R     unmapped_nand2       1   7.0     0    61     948    (-,-) 
  result_reg[2]/d  -       -       R     unmapped_d_flop      1     -     -     0     948    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 21: VIOLATED (-268 ps) Setup Check with Pin result_reg[1]/clk->d
          Group: clk
     Startpoint: (R) state_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) result_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     192                  
       Uncertainty:-      28                  
     Required Time:=     680                  
      Launch Clock:-       0                  
         Data Path:-     948                  
             Slack:=    -268                  

#--------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  state_reg[0]/clk -       -       R     (arrival)           26     -     0     -       0    (-,-) 
  state_reg[0]/q   (u)     clk->q  F     unmapped_d_flop     18 126.0     0   625     625    (-,-) 
  g5188/z          (u)     in_1->z R     unmapped_nand2       1   7.0     0    61     686    (-,-) 
  g5162/z          (u)     in_1->z R     unmapped_or2         9  63.0     0   140     826    (-,-) 
  g5154/z          (u)     in_1->z F     unmapped_nand2       1   7.0     0    61     887    (-,-) 
  g5097/z          (u)     in_0->z R     unmapped_nand2       1   7.0     0    61     948    (-,-) 
  result_reg[1]/d  -       -       R     unmapped_d_flop      1     -     -     0     948    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 22: VIOLATED (-268 ps) Setup Check with Pin result_reg[0]/clk->d
          Group: clk
     Startpoint: (R) state_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) result_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     192                  
       Uncertainty:-      28                  
     Required Time:=     680                  
      Launch Clock:-       0                  
         Data Path:-     948                  
             Slack:=    -268                  

#--------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  state_reg[0]/clk -       -       R     (arrival)           26     -     0     -       0    (-,-) 
  state_reg[0]/q   (u)     clk->q  F     unmapped_d_flop     18 126.0     0   625     625    (-,-) 
  g5188/z          (u)     in_1->z R     unmapped_nand2       1   7.0     0    61     686    (-,-) 
  g5162/z          (u)     in_1->z R     unmapped_or2         9  63.0     0   140     826    (-,-) 
  g5150/z          (u)     in_1->z F     unmapped_nand2       1   7.0     0    61     887    (-,-) 
  g5092/z          (u)     in_0->z R     unmapped_nand2       1   7.0     0    61     948    (-,-) 
  result_reg[0]/d  -       -       R     unmapped_d_flop      1     -     -     0     948    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 23: VIOLATED (-218 ps) Setup Check with Pin digital_out_reg[5]/clk->d
          Group: clk
     Startpoint: (R) state_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) digital_out_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     192                  
       Uncertainty:-      28                  
     Required Time:=     680                  
      Launch Clock:-       0                  
         Data Path:-     898                  
             Slack:=    -218                  

#------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  state_reg[0]/clk     -       -       R     (arrival)           26     -     0     -       0    (-,-) 
  state_reg[0]/q       (u)     clk->q  R     unmapped_d_flop     18 126.0     0   625     625    (-,-) 
  g5201/z              (u)     in_1->z F     unmapped_nand2       3  21.0     0    90     715    (-,-) 
  g5161/z              (u)     in_1->z F     unmapped_or2         1   7.0     0    61     776    (-,-) 
  g5140/z              (u)     in_1->z R     unmapped_nand2       1   7.0     0    61     837    (-,-) 
  g5103/z              (u)     in_1->z R     unmapped_or2         1   7.0     0    61     898    (-,-) 
  digital_out_reg[5]/d -       -       R     unmapped_d_flop      1     -     -     0     898    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 24: VIOLATED (-207 ps) Setup Check with Pin state_reg[1]/clk->d
          Group: clk
     Startpoint: (R) state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) state_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     192                  
       Uncertainty:-      28                  
     Required Time:=     680                  
      Launch Clock:-       0                  
         Data Path:-     888                  
             Slack:=    -207                  

#----------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  state_reg[1]/clk -       -       R     (arrival)             26     -     0     -       0    (-,-) 
  state_reg[1]/q   (u)     clk->q  R     unmapped_d_flop       18 126.0     0   625     625    (-,-) 
  g5200/z          (u)     in_1->z R     unmapped_or2           1   7.0     0    61     686    (-,-) 
  g5176/z          (u)     in_1->z F     unmapped_nand2         2  14.0     0    77     763    (-,-) 
  g5158/z          (u)     in_0->z F     unmapped_complex2      3  21.0     0    90     854    (-,-) 
  g771/z           (u)     in_0->z R     unmapped_not           1   7.0     0    34     888    (-,-) 
  state_reg[1]/d   -       -       R     unmapped_d_flop        1     -     -     0     888    (-,-) 
#----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 25: VIOLATED (-205 ps) Setup Check with Pin temp_reg[0]/clk->d
          Group: clk
     Startpoint: (R) state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) temp_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     192                  
       Uncertainty:-      28                  
     Required Time:=     680                  
      Launch Clock:-       0                  
         Data Path:-     885                  
             Slack:=    -205                  

#--------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  state_reg[1]/clk -       -       R     (arrival)           26     -     0     -       0    (-,-) 
  state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop     18 126.0     0   625     625    (-,-) 
  g5200/z          (u)     in_1->z F     unmapped_or2         1   7.0     0    61     686    (-,-) 
  g5176/z          (u)     in_1->z R     unmapped_nand2       2  14.0     0    77     763    (-,-) 
  g5149/z          (u)     in_0->z F     unmapped_nand2       1   7.0     0    61     824    (-,-) 
  g5093/z          (u)     in_0->z R     unmapped_nand2       1   7.0     0    61     885    (-,-) 
  temp_reg[0]/d    -       -       R     unmapped_d_flop      1     -     -     0     885    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 26: VIOLATED (-83 ps) Setup Check with Pin state_reg[0]/clk->d
          Group: clk
     Startpoint: (R) state_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) state_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     192                  
       Uncertainty:-      28                  
     Required Time:=     680                  
      Launch Clock:-       0                  
         Data Path:-     763                  
             Slack:=     -83                  

#----------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  state_reg[0]/clk -       -       R     (arrival)             26     -     0     -       0    (-,-) 
  state_reg[0]/q   (u)     clk->q  F     unmapped_d_flop       18 126.0     0   625     625    (-,-) 
  g5197/z          (u)     in_0->z F     unmapped_complex2      2  14.0     0    77     702    (-,-) 
  g5206/z          (u)     in_1->z R     unmapped_complex2      1   7.0     0    61     763    (-,-) 
  state_reg[0]/d   -       -       R     unmapped_d_flop        1     -     -     0     763    (-,-) 
#----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 27: VIOLATED (-28 ps) Late External Delay Assertion at pin out_flag
          Group: VCLK
     Startpoint: (R) state_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) out_flag
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     816                  
             Slack:=     -28                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_10_1 

#--------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  state_reg[0]/clk -       -       R     (arrival)           26     -     0     -       0    (-,-) 
  state_reg[0]/q   (u)     clk->q  R     unmapped_d_flop     18 126.0     0   625     625    (-,-) 
  g5201/z          (u)     in_1->z F     unmapped_nand2       3  21.0     0    90     715    (-,-) 
  g5202/z          (u)     in_0->z R     unmapped_not         1  50.0     0   100     816    (-,-) 
  out_flag         -       -       R     (port)               -     -     -     0     816    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 28: MET (36 ps) Late External Delay Assertion at pin sample
          Group: VCLK
     Startpoint: (R) state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) sample
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     752                  
             Slack:=      36                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_11_1 

#----------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  state_reg[1]/clk -       -       R     (arrival)             26     -     0     -       0    (-,-) 
  state_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       18 126.0     0   625     625    (-,-) 
  g5205/z          (u)     in_1->z R     unmapped_complex2      1  50.0     0   127     752    (-,-) 
  sample           -       -       R     (port)                 -     -     -     0     752    (-,-) 
#----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 29: MET (102 ps) Late External Delay Assertion at pin value[1]
          Group: VCLK
     Startpoint: (R) temp_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) value[1]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     686                  
             Slack:=     102                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_18_1 

#------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  temp_reg[1]/clk -       -       R     (arrival)           26    -     0     -       0    (-,-) 
  temp_reg[1]/q   (u)     clk->q  R     unmapped_d_flop      6 42.0     0   559     559    (-,-) 
  g96/z           (u)     in_0->z R     unmapped_or2         1 50.0     0   127     686    (-,-) 
  value[1]        -       -       R     (port)               -    -     -     0     686    (-,-) 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 30: MET (102 ps) Late External Delay Assertion at pin value[2]
          Group: VCLK
     Startpoint: (R) temp_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) value[2]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     686                  
             Slack:=     102                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_17_1 

#------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  temp_reg[2]/clk -       -       R     (arrival)           26    -     0     -       0    (-,-) 
  temp_reg[2]/q   (u)     clk->q  R     unmapped_d_flop      6 42.0     0   559     559    (-,-) 
  g97/z           (u)     in_0->z R     unmapped_or2         1 50.0     0   127     686    (-,-) 
  value[2]        -       -       R     (port)               -    -     -     0     686    (-,-) 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 31: MET (102 ps) Late External Delay Assertion at pin value[3]
          Group: VCLK
     Startpoint: (R) temp_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) value[3]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     686                  
             Slack:=     102                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_16_1 

#------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  temp_reg[3]/clk -       -       R     (arrival)           26    -     0     -       0    (-,-) 
  temp_reg[3]/q   (u)     clk->q  R     unmapped_d_flop      6 42.0     0   559     559    (-,-) 
  g98/z           (u)     in_0->z R     unmapped_or2         1 50.0     0   127     686    (-,-) 
  value[3]        -       -       R     (port)               -    -     -     0     686    (-,-) 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 32: MET (102 ps) Late External Delay Assertion at pin value[4]
          Group: VCLK
     Startpoint: (R) temp_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) value[4]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     686                  
             Slack:=     102                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_15_1 

#------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  temp_reg[4]/clk -       -       R     (arrival)           26    -     0     -       0    (-,-) 
  temp_reg[4]/q   (u)     clk->q  R     unmapped_d_flop      6 42.0     0   559     559    (-,-) 
  g99/z           (u)     in_0->z R     unmapped_or2         1 50.0     0   127     686    (-,-) 
  value[4]        -       -       R     (port)               -    -     -     0     686    (-,-) 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 33: MET (112 ps) Late External Delay Assertion at pin value[0]
          Group: VCLK
     Startpoint: (R) temp_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) value[0]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     676                  
             Slack:=     112                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_19_1 

#------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  temp_reg[0]/clk -       -       R     (arrival)           26    -     0     -       0    (-,-) 
  temp_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      5 35.0     0   549     549    (-,-) 
  g95/z           (u)     in_0->z R     unmapped_or2         1 50.0     0   127     676    (-,-) 
  value[0]        -       -       R     (port)               -    -     -     0     676    (-,-) 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 34: MET (122 ps) Late External Delay Assertion at pin value[5]
          Group: VCLK
     Startpoint: (R) temp_reg[5]/clk
          Clock: (R) clk
       Endpoint: (R) value[5]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     666                  
             Slack:=     122                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_14_1 

#------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  temp_reg[5]/clk -       -       R     (arrival)           26    -     0     -       0    (-,-) 
  temp_reg[5]/q   (u)     clk->q  R     unmapped_d_flop      4 28.0     0   539     539    (-,-) 
  g100/z          (u)     in_0->z R     unmapped_or2         1 50.0     0   127     666    (-,-) 
  value[5]        -       -       R     (port)               -    -     -     0     666    (-,-) 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 35: MET (122 ps) Late External Delay Assertion at pin value[6]
          Group: VCLK
     Startpoint: (R) temp_reg[6]/clk
          Clock: (R) clk
       Endpoint: (R) value[6]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     666                  
             Slack:=     122                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_13_1 

#------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  temp_reg[6]/clk -       -       R     (arrival)           26    -     0     -       0    (-,-) 
  temp_reg[6]/q   (u)     clk->q  R     unmapped_d_flop      4 28.0     0   539     539    (-,-) 
  g101/z          (u)     in_0->z R     unmapped_or2         1 50.0     0   127     666    (-,-) 
  value[6]        -       -       R     (port)               -    -     -     0     666    (-,-) 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 36: MET (122 ps) Late External Delay Assertion at pin value[7]
          Group: VCLK
     Startpoint: (R) temp_reg[7]/clk
          Clock: (R) clk
       Endpoint: (R) value[7]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     666                  
             Slack:=     122                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_12_1 

#------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  temp_reg[7]/clk -       -       R     (arrival)           26    -     0     -       0    (-,-) 
  temp_reg[7]/q   (u)     clk->q  R     unmapped_d_flop      4 28.0     0   539     539    (-,-) 
  g102/z          (u)     in_0->z R     unmapped_or2         1 50.0     0   127     666    (-,-) 
  value[7]        -       -       R     (port)               -    -     -     0     666    (-,-) 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 37: MET (203 ps) Late External Delay Assertion at pin digital_out[5]
          Group: VCLK
     Startpoint: (R) digital_out_reg[5]/clk
          Clock: (R) clk
       Endpoint: (R) digital_out[5]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     585                  
             Slack:=     203                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_4_1 

#------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  digital_out_reg[5]/clk -       -      R     (arrival)           26    -     0     -       0    (-,-) 
  digital_out_reg[5]/q   (u)     clk->q R     unmapped_d_flop      4 71.0     0   585     585    (-,-) 
  digital_out[5]         -       -      R     (port)               -    -     -     0     585    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 38: MET (215 ps) Late External Delay Assertion at pin digital_out[0]
          Group: VCLK
     Startpoint: (R) digital_out_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) digital_out[0]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     573                  
             Slack:=     215                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_9_1 

#------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  digital_out_reg[0]/clk -       -      R     (arrival)           26    -     0     -       0    (-,-) 
  digital_out_reg[0]/q   (u)     clk->q R     unmapped_d_flop      2 57.0     0   573     573    (-,-) 
  digital_out[0]         -       -      R     (port)               -    -     -     0     573    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 39: MET (215 ps) Late External Delay Assertion at pin digital_out[1]
          Group: VCLK
     Startpoint: (R) digital_out_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) digital_out[1]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     573                  
             Slack:=     215                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_8_1 

#------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  digital_out_reg[1]/clk -       -      R     (arrival)           26    -     0     -       0    (-,-) 
  digital_out_reg[1]/q   (u)     clk->q R     unmapped_d_flop      2 57.0     0   573     573    (-,-) 
  digital_out[1]         -       -      R     (port)               -    -     -     0     573    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 40: MET (215 ps) Late External Delay Assertion at pin digital_out[2]
          Group: VCLK
     Startpoint: (R) digital_out_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) digital_out[2]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     573                  
             Slack:=     215                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_7_1 

#------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  digital_out_reg[2]/clk -       -      R     (arrival)           26    -     0     -       0    (-,-) 
  digital_out_reg[2]/q   (u)     clk->q R     unmapped_d_flop      2 57.0     0   573     573    (-,-) 
  digital_out[2]         -       -      R     (port)               -    -     -     0     573    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 41: MET (215 ps) Late External Delay Assertion at pin digital_out[3]
          Group: VCLK
     Startpoint: (R) digital_out_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) digital_out[3]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     573                  
             Slack:=     215                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_6_1 

#------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  digital_out_reg[3]/clk -       -      R     (arrival)           26    -     0     -       0    (-,-) 
  digital_out_reg[3]/q   (u)     clk->q R     unmapped_d_flop      2 57.0     0   573     573    (-,-) 
  digital_out[3]         -       -      R     (port)               -    -     -     0     573    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 42: MET (215 ps) Late External Delay Assertion at pin digital_out[4]
          Group: VCLK
     Startpoint: (R) digital_out_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) digital_out[4]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     573                  
             Slack:=     215                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_5_1 

#------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  digital_out_reg[4]/clk -       -      R     (arrival)           26    -     0     -       0    (-,-) 
  digital_out_reg[4]/q   (u)     clk->q R     unmapped_d_flop      2 57.0     0   573     573    (-,-) 
  digital_out[4]         -       -      R     (port)               -    -     -     0     573    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 43: MET (215 ps) Late External Delay Assertion at pin digital_out[6]
          Group: VCLK
     Startpoint: (R) digital_out_reg[6]/clk
          Clock: (R) clk
       Endpoint: (R) digital_out[6]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     573                  
             Slack:=     215                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_3_1 

#------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  digital_out_reg[6]/clk -       -      R     (arrival)           26    -     0     -       0    (-,-) 
  digital_out_reg[6]/q   (u)     clk->q R     unmapped_d_flop      2 57.0     0   573     573    (-,-) 
  digital_out[6]         -       -      R     (port)               -    -     -     0     573    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 44: MET (215 ps) Late External Delay Assertion at pin digital_out[7]
          Group: VCLK
     Startpoint: (R) digital_out_reg[7]/clk
          Clock: (R) clk
       Endpoint: (R) digital_out[7]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     573                  
             Slack:=     215                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17 

#------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  digital_out_reg[7]/clk -       -      R     (arrival)           26    -     0     -       0    (-,-) 
  digital_out_reg[7]/q   (u)     clk->q R     unmapped_d_flop      2 57.0     0   573     573    (-,-) 
  digital_out[7]         -       -      R     (port)               -    -     -     0     573    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

