// Seed: 1865836473
module module_0 (
    input wire id_0,
    input tri0 id_1,
    output tri0 id_2,
    input wand id_3,
    input uwire id_4,
    input uwire id_5,
    input supply1 id_6
);
  bit id_8, id_9;
  reg id_10;
  always id_9 <= id_9;
  reg  id_11;
  timeprecision 1ps;
  wire id_12;
  wire id_13;
  wire id_14;
  localparam id_15 = -1;
  this id_16;
  wire id_17;
  wire id_18;
  always begin : LABEL_0
    id_11 <= id_10;
  end
  wire id_19, id_20;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    input tri0 id_2,
    input uwire id_3,
    output tri0 id_4,
    input uwire id_5
);
  tri1 id_7 = -1;
  wire id_8;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_4,
      id_0,
      id_3,
      id_1,
      id_5
  );
endmodule
