Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Dec 09 13:11:06 2017
| Host         : THINKPAD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file final_project_timing_summary_routed.rpt -rpx final_project_timing_summary_routed.rpx
| Design       : final_project
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1379 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.621        0.000                      0                 4991        0.057        0.000                      0                 4991        3.000        0.000                       0                  1386  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
CLK100MHZ                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_manager    {0.000 20.000}     40.000          25.000          
  clk_out2_clk_manager    {0.000 5.000}      10.000          100.000         
  clkfbout_clk_manager    {0.000 5.000}      10.000          100.000         
sys_clk_pin               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_manager_1  {0.000 20.000}     40.000          25.000          
  clk_out2_clk_manager_1  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_manager_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_manager         27.152        0.000                      0                 3231        0.152        0.000                      0                 3231       19.230        0.000                       0                   769  
  clk_out2_clk_manager          5.358        0.000                      0                 1664        0.145        0.000                      0                 1664        3.950        0.000                       0                   613  
  clkfbout_clk_manager                                                                                                                                                      8.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_manager_1       27.156        0.000                      0                 3231        0.152        0.000                      0                 3231       19.230        0.000                       0                   769  
  clk_out2_clk_manager_1        5.359        0.000                      0                 1664        0.145        0.000                      0                 1664        3.950        0.000                       0                   613  
  clkfbout_clk_manager_1                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_manager    clk_out1_clk_manager          2.142        0.000                      0                 1649        0.117        0.000                      0                 1649  
clk_out1_clk_manager_1  clk_out1_clk_manager         27.152        0.000                      0                 3231        0.057        0.000                      0                 3231  
clk_out2_clk_manager_1  clk_out1_clk_manager          2.142        0.000                      0                 1649        0.117        0.000                      0                 1649  
clk_out1_clk_manager    clk_out2_clk_manager          1.621        0.000                      0                  197        0.161        0.000                      0                  197  
clk_out1_clk_manager_1  clk_out2_clk_manager          1.624        0.000                      0                  197        0.164        0.000                      0                  197  
clk_out2_clk_manager_1  clk_out2_clk_manager          5.358        0.000                      0                 1664        0.070        0.000                      0                 1664  
clk_out1_clk_manager    clk_out1_clk_manager_1       27.152        0.000                      0                 3231        0.057        0.000                      0                 3231  
clk_out2_clk_manager    clk_out1_clk_manager_1        2.146        0.000                      0                 1649        0.121        0.000                      0                 1649  
clk_out2_clk_manager_1  clk_out1_clk_manager_1        2.146        0.000                      0                 1649        0.121        0.000                      0                 1649  
clk_out1_clk_manager    clk_out2_clk_manager_1        1.621        0.000                      0                  197        0.161        0.000                      0                  197  
clk_out2_clk_manager    clk_out2_clk_manager_1        5.358        0.000                      0                 1664        0.070        0.000                      0                 1664  
clk_out1_clk_manager_1  clk_out2_clk_manager_1        1.624        0.000                      0                  197        0.164        0.000                      0                  197  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_manager
  To Clock:  clk_out1_clk_manager

Setup :            0  Failing Endpoints,  Worst Slack       27.152ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.152ns  (required time - arrival time)
  Source:                 julian_color/test_color/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        12.244ns  (logic 3.146ns (25.694%)  route 9.098ns (74.306%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.738ns = ( 39.262 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.332    -0.285    julian_color/test_color/clk_out1
    DSP48_X0Y34          DSP48E1                                      r  julian_color/test_color/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.952     2.667 f  julian_color/test_color/memory_addr0/P[15]
                         net (fo=2, routed)           1.097     3.764    box/separate/P[15]
    SLICE_X33Y91         LUT3 (Prop_lut3_I0_O)        0.097     3.861 f  box/separate/xy_edge_i_26/O
                         net (fo=39, routed)          7.429    11.290    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X52Y72         LUT3 (Prop_lut3_I1_O)        0.097    11.387 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_30/O
                         net (fo=1, routed)           0.573    11.960    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_16
    RAMB36_X1Y14         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.166    39.262    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y14         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.293    39.555    
                         clock uncertainty           -0.095    39.460    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    39.112    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.112    
                         arrival time                         -11.960    
  -------------------------------------------------------------------
                         slack                                 27.152    

Slack (MET) :             27.854ns  (required time - arrival time)
  Source:                 julian_color/test_color/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        11.460ns  (logic 3.049ns (26.605%)  route 8.411ns (73.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.743ns = ( 39.257 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.332    -0.285    julian_color/test_color/clk_out1
    DSP48_X0Y34          DSP48E1                                      r  julian_color/test_color/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.952     2.667 r  julian_color/test_color/memory_addr0/P[15]
                         net (fo=2, routed)           1.097     3.764    box/separate/P[15]
    SLICE_X33Y91         LUT3 (Prop_lut3_I0_O)        0.097     3.861 r  box/separate/xy_edge_i_26/O
                         net (fo=39, routed)          7.314    11.176    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X1Y15         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.161    39.257    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y15         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.293    39.550    
                         clock uncertainty           -0.095    39.455    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.426    39.029    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         39.029    
                         arrival time                         -11.176    
  -------------------------------------------------------------------
                         slack                                 27.854    

Slack (MET) :             28.198ns  (required time - arrival time)
  Source:                 julian_color/test_color/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        11.120ns  (logic 3.049ns (27.418%)  route 8.071ns (72.582%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.738ns = ( 39.262 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.332    -0.285    julian_color/test_color/clk_out1
    DSP48_X0Y34          DSP48E1                                      r  julian_color/test_color/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.952     2.667 r  julian_color/test_color/memory_addr0/P[15]
                         net (fo=2, routed)           1.097     3.764    box/separate/P[15]
    SLICE_X33Y91         LUT3 (Prop_lut3_I0_O)        0.097     3.861 r  box/separate/xy_edge_i_26/O
                         net (fo=39, routed)          6.975    10.836    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X1Y14         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.166    39.262    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y14         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.293    39.555    
                         clock uncertainty           -0.095    39.460    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.426    39.034    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.034    
                         arrival time                         -10.836    
  -------------------------------------------------------------------
                         slack                                 28.198    

Slack (MET) :             29.038ns  (required time - arrival time)
  Source:                 julian_color/test_color/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        10.402ns  (logic 3.049ns (29.313%)  route 7.353ns (70.687%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.602ns = ( 39.398 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.332    -0.285    julian_color/test_color/clk_out1
    DSP48_X0Y34          DSP48E1                                      r  julian_color/test_color/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      2.952     2.667 r  julian_color/test_color/memory_addr0/P[11]
                         net (fo=2, routed)           1.113     3.780    box/separate/P[11]
    SLICE_X34Y90         LUT3 (Prop_lut3_I0_O)        0.097     3.877 r  box/separate/xy_edge_i_30/O
                         net (fo=29, routed)          6.240    10.117    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X0Y0          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.302    39.398    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.293    39.691    
                         clock uncertainty           -0.095    39.597    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.442    39.155    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.155    
                         arrival time                         -10.117    
  -------------------------------------------------------------------
                         slack                                 29.038    

Slack (MET) :             29.094ns  (required time - arrival time)
  Source:                 julian_color/test_color/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        10.345ns  (logic 3.049ns (29.472%)  route 7.296ns (70.528%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.602ns = ( 39.398 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.332    -0.285    julian_color/test_color/clk_out1
    DSP48_X0Y34          DSP48E1                                      r  julian_color/test_color/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      2.952     2.667 r  julian_color/test_color/memory_addr0/P[8]
                         net (fo=2, routed)           1.072     3.740    box/separate/P[8]
    SLICE_X29Y88         LUT3 (Prop_lut3_I0_O)        0.097     3.837 r  box/separate/xy_edge_i_33/O
                         net (fo=29, routed)          6.224    10.061    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y0          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.302    39.398    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.293    39.691    
                         clock uncertainty           -0.095    39.597    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.442    39.155    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.155    
                         arrival time                         -10.061    
  -------------------------------------------------------------------
                         slack                                 29.094    

Slack (MET) :             29.117ns  (required time - arrival time)
  Source:                 julian_color/test_color/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        10.324ns  (logic 3.049ns (29.533%)  route 7.275ns (70.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.616ns = ( 39.384 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.332    -0.285    julian_color/test_color/clk_out1
    DSP48_X0Y34          DSP48E1                                      r  julian_color/test_color/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.952     2.667 r  julian_color/test_color/memory_addr0/P[15]
                         net (fo=2, routed)           1.097     3.764    box/separate/P[15]
    SLICE_X33Y91         LUT3 (Prop_lut3_I0_O)        0.097     3.861 r  box/separate/xy_edge_i_26/O
                         net (fo=39, routed)          6.178    10.040    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X1Y8          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.288    39.384    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.293    39.677    
                         clock uncertainty           -0.095    39.583    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.426    39.157    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         39.157    
                         arrival time                         -10.040    
  -------------------------------------------------------------------
                         slack                                 29.117    

Slack (MET) :             29.132ns  (required time - arrival time)
  Source:                 julian_color/test_color/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        10.305ns  (logic 3.049ns (29.588%)  route 7.256ns (70.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.620ns = ( 39.380 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.332    -0.285    julian_color/test_color/clk_out1
    DSP48_X0Y34          DSP48E1                                      r  julian_color/test_color/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.952     2.667 r  julian_color/test_color/memory_addr0/P[15]
                         net (fo=2, routed)           1.097     3.764    box/separate/P[15]
    SLICE_X33Y91         LUT3 (Prop_lut3_I0_O)        0.097     3.861 r  box/separate/xy_edge_i_26/O
                         net (fo=39, routed)          6.159    10.020    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X1Y7          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.284    39.380    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.293    39.673    
                         clock uncertainty           -0.095    39.579    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.426    39.153    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.153    
                         arrival time                         -10.020    
  -------------------------------------------------------------------
                         slack                                 29.132    

Slack (MET) :             29.291ns  (required time - arrival time)
  Source:                 julian_color/test_color/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        10.148ns  (logic 3.049ns (30.045%)  route 7.099ns (69.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.602ns = ( 39.398 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.332    -0.285    julian_color/test_color/clk_out1
    DSP48_X0Y34          DSP48E1                                      r  julian_color/test_color/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      2.952     2.667 r  julian_color/test_color/memory_addr0/P[6]
                         net (fo=2, routed)           1.099     3.766    box/separate/P[6]
    SLICE_X33Y89         LUT3 (Prop_lut3_I0_O)        0.097     3.863 r  box/separate/xy_edge_i_35/O
                         net (fo=29, routed)          6.000     9.863    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y0          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.302    39.398    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.293    39.691    
                         clock uncertainty           -0.095    39.597    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.442    39.155    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.155    
                         arrival time                          -9.863    
  -------------------------------------------------------------------
                         slack                                 29.291    

Slack (MET) :             29.317ns  (required time - arrival time)
  Source:                 julian_color/test_color/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        9.968ns  (logic 3.055ns (30.647%)  route 6.913ns (69.353%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.607ns = ( 39.393 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.332    -0.285    julian_color/test_color/clk_out1
    DSP48_X0Y34          DSP48E1                                      r  julian_color/test_color/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      2.952     2.667 r  julian_color/test_color/memory_addr0/P[7]
                         net (fo=2, routed)           1.097     3.764    box/separate/P[7]
    SLICE_X33Y89         LUT3 (Prop_lut3_I0_O)        0.103     3.867 r  box/separate/frame_buffer_1_i_12/O
                         net (fo=75, routed)          5.817     9.684    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/addrb[7]
    RAMB36_X1Y38         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.297    39.393    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/clkb
    RAMB36_X1Y38         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.680    
                         clock uncertainty           -0.095    39.586    
    RAMB36_X1Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.585    39.001    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.001    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                 29.317    

Slack (MET) :             29.318ns  (required time - arrival time)
  Source:                 julian_color/test_color/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        10.122ns  (logic 3.049ns (30.123%)  route 7.073ns (69.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.602ns = ( 39.398 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.332    -0.285    julian_color/test_color/clk_out1
    DSP48_X0Y34          DSP48E1                                      r  julian_color/test_color/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      2.952     2.667 r  julian_color/test_color/memory_addr0/P[11]
                         net (fo=2, routed)           1.113     3.780    box/separate/P[11]
    SLICE_X34Y90         LUT3 (Prop_lut3_I0_O)        0.097     3.877 r  box/separate/xy_edge_i_30/O
                         net (fo=29, routed)          5.960     9.837    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X0Y1          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.302    39.398    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.293    39.691    
                         clock uncertainty           -0.095    39.597    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.442    39.155    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         39.155    
                         arrival time                          -9.837    
  -------------------------------------------------------------------
                         slack                                 29.318    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 box/skinny_edge/pixel8_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/skinny_edge/pixel7_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.032%)  route 0.100ns (34.968%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.572    -0.592    box/skinny_edge/clk_out1
    SLICE_X31Y98         FDRE                                         r  box/skinny_edge/pixel8_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  box/skinny_edge/pixel8_reg[2]/Q
                         net (fo=2, routed)           0.100    -0.351    box/skinny_edge/pixel8_reg_n_0_[2]
    SLICE_X30Y98         LUT5 (Prop_lut5_I2_O)        0.045    -0.306 r  box/skinny_edge/pixel7[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    box/skinny_edge/pixel7[2]_i_1_n_0
    SLICE_X30Y98         FDRE                                         r  box/skinny_edge/pixel7_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.843    -0.830    box/skinny_edge/clk_out1
    SLICE_X30Y98         FDRE                                         r  box/skinny_edge/pixel7_reg[2]/C
                         clock pessimism              0.251    -0.579    
    SLICE_X30Y98         FDRE (Hold_fdre_C_D)         0.121    -0.458    box/skinny_edge/pixel7_reg[2]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.190ns (66.529%)  route 0.096ns (33.471%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.603    -0.561    sd_read_write/clk_out1
    SLICE_X5Y96          FDRE                                         r  sd_read_write/cmd_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  sd_read_write/cmd_out_reg[12]/Q
                         net (fo=1, routed)           0.096    -0.325    sd_read_write/cmd_out[12]
    SLICE_X4Y96          LUT4 (Prop_lut4_I3_O)        0.049    -0.276 r  sd_read_write/cmd_out[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    sd_read_write/cmd_out[13]_i_1_n_0
    SLICE_X4Y96          FDRE                                         r  sd_read_write/cmd_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.874    -0.799    sd_read_write/clk_out1
    SLICE_X4Y96          FDRE                                         r  sd_read_write/cmd_out_reg[13]/C
                         clock pessimism              0.251    -0.548    
    SLICE_X4Y96          FDRE (Hold_fdre_C_D)         0.107    -0.441    sd_read_write/cmd_out_reg[13]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 sd_read_write/recv_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.576%)  route 0.117ns (45.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.598    -0.566    sd_read_write/clk_out1
    SLICE_X7Y100         FDRE                                         r  sd_read_write/recv_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  sd_read_write/recv_data_reg[4]/Q
                         net (fo=2, routed)           0.117    -0.308    sd_read_write/recv_data[4]
    SLICE_X7Y101         FDRE                                         r  sd_read_write/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.868    -0.804    sd_read_write/clk_out1
    SLICE_X7Y101         FDRE                                         r  sd_read_write/dout_reg[4]/C
                         clock pessimism              0.254    -0.550    
    SLICE_X7Y101         FDRE (Hold_fdre_C_D)         0.075    -0.475    sd_read_write/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.566%)  route 0.143ns (43.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.603    -0.561    sd_read_write/clk_out1
    SLICE_X4Y96          FDRE                                         r  sd_read_write/cmd_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  sd_read_write/cmd_out_reg[16]/Q
                         net (fo=1, routed)           0.143    -0.277    sd_read_write/cmd_out[16]
    SLICE_X2Y96          LUT6 (Prop_lut6_I1_O)        0.045    -0.232 r  sd_read_write/cmd_out[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    sd_read_write/cmd_out_0[17]
    SLICE_X2Y96          FDRE                                         r  sd_read_write/cmd_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.877    -0.796    sd_read_write/clk_out1
    SLICE_X2Y96          FDRE                                         r  sd_read_write/cmd_out_reg[17]/C
                         clock pessimism              0.275    -0.521    
    SLICE_X2Y96          FDRE (Hold_fdre_C_D)         0.121    -0.400    sd_read_write/cmd_out_reg[17]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 sd_read_write/recv_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.157%)  route 0.119ns (45.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.598    -0.566    sd_read_write/clk_out1
    SLICE_X7Y100         FDRE                                         r  sd_read_write/recv_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  sd_read_write/recv_data_reg[6]/Q
                         net (fo=2, routed)           0.119    -0.306    sd_read_write/recv_data[6]
    SLICE_X7Y101         FDRE                                         r  sd_read_write/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.868    -0.804    sd_read_write/clk_out1
    SLICE_X7Y101         FDRE                                         r  sd_read_write/dout_reg[6]/C
                         clock pessimism              0.254    -0.550    
    SLICE_X7Y101         FDRE (Hold_fdre_C_D)         0.076    -0.474    sd_read_write/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 box/separate/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.189ns (64.161%)  route 0.106ns (35.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.563    -0.601    box/separate/clk_out1
    SLICE_X40Y101        FDRE                                         r  box/separate/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.460 f  box/separate/state_reg[2]/Q
                         net (fo=37, routed)          0.106    -0.355    box/separate/state_reg_n_0_[2]
    SLICE_X41Y101        LUT5 (Prop_lut5_I0_O)        0.048    -0.307 r  box/separate/next_state[0]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.307    box/separate/next_state[0]_i_1__2_n_0
    SLICE_X41Y101        FDRE                                         r  box/separate/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.835    -0.838    box/separate/clk_out1
    SLICE_X41Y101        FDRE                                         r  box/separate/next_state_reg[0]/C
                         clock pessimism              0.250    -0.588    
    SLICE_X41Y101        FDRE (Hold_fdre_C_D)         0.105    -0.483    box/separate/next_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.464%)  route 0.105ns (33.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.576    -0.588    sd_read_write/clk_out1
    SLICE_X8Y98          FDRE                                         r  sd_read_write/cmd_out_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  sd_read_write/cmd_out_reg[44]/Q
                         net (fo=1, routed)           0.105    -0.319    sd_read_write/cmd_out[44]
    SLICE_X8Y97          LUT6 (Prop_lut6_I3_O)        0.045    -0.274 r  sd_read_write/cmd_out[45]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    sd_read_write/cmd_out_0[45]
    SLICE_X8Y97          FDRE                                         r  sd_read_write/cmd_out_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.847    -0.826    sd_read_write/clk_out1
    SLICE_X8Y97          FDRE                                         r  sd_read_write/cmd_out_reg[45]/C
                         clock pessimism              0.254    -0.572    
    SLICE_X8Y97          FDRE (Hold_fdre_C_D)         0.121    -0.451    sd_read_write/cmd_out_reg[45]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 box/separate/edge_addr_read_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/addr_curr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.164ns (69.338%)  route 0.073ns (30.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.561    -0.603    box/separate/clk_out1
    SLICE_X46Y100        FDRE                                         r  box/separate/edge_addr_read_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  box/separate/edge_addr_read_reg[13]/Q
                         net (fo=6, routed)           0.073    -0.367    box/separate/color_contour_addrb[13]
    SLICE_X47Y100        FDRE                                         r  box/separate/addr_curr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.832    -0.841    box/separate/clk_out1
    SLICE_X47Y100        FDRE                                         r  box/separate/addr_curr_reg[13]/C
                         clock pessimism              0.251    -0.590    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.046    -0.544    box/separate/addr_curr_reg[13]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 box/isolate/edge_addr_read_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/isolate/addr_start_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.327%)  route 0.123ns (46.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.563    -0.601    box/isolate/clk_out1
    SLICE_X52Y91         FDRE                                         r  box/isolate/edge_addr_read_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  box/isolate/edge_addr_read_reg[7]/Q
                         net (fo=7, routed)           0.123    -0.337    box/isolate/one_edge_addrb[7]
    SLICE_X52Y90         FDRE                                         r  box/isolate/addr_start_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.833    -0.840    box/isolate/clk_out1
    SLICE_X52Y90         FDRE                                         r  box/isolate/addr_start_reg[7]/C
                         clock pessimism              0.255    -0.585    
    SLICE_X52Y90         FDRE (Hold_fdre_C_D)         0.070    -0.515    box/isolate/addr_start_reg[7]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 box/skinny_edge/pixel_load2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/skinny_edge/pixel8_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.672%)  route 0.131ns (41.328%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.572    -0.592    box/skinny_edge/clk_out1
    SLICE_X31Y98         FDRE                                         r  box/skinny_edge/pixel_load2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  box/skinny_edge/pixel_load2_reg[1]/Q
                         net (fo=2, routed)           0.131    -0.320    box/skinny_edge/pixel_load2_reg_n_0_[1]
    SLICE_X30Y98         LUT5 (Prop_lut5_I2_O)        0.045    -0.275 r  box/skinny_edge/pixel8[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    box/skinny_edge/pixel8[1]_i_1_n_0
    SLICE_X30Y98         FDRE                                         r  box/skinny_edge/pixel8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.843    -0.830    box/skinny_edge/clk_out1
    SLICE_X30Y98         FDRE                                         r  box/skinny_edge/pixel8_reg[1]/C
                         clock pessimism              0.251    -0.579    
    SLICE_X30Y98         FDRE (Hold_fdre_C_D)         0.121    -0.458    box/skinny_edge/pixel8_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_manager
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clocker/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y15     xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y15     xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y8      xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y8      xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y14     xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y14     xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y9      xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y9      xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y15     xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y15     xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         20.000      19.230     SLICE_X42Y98     box/separate/your_instance_name/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[13].pipe_reg[13][0]_srl12/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         20.000      19.230     SLICE_X42Y98     box/separate/your_instance_name/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[13].pipe_reg[13][0]_srl12/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y87     julian_color/test_color/vcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y87     julian_color/test_color/vcount_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y87     julian_color/test_color/vcount_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y87     julian_color/test_color/vcount_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y90     julian_color/test_color/vsync_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y49      xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_46_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y100    sd_read_write/boot_counter_reg[24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y100    sd_read_write/boot_counter_reg[25]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         20.000      19.230     SLICE_X42Y98     box/separate/your_instance_name/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[13].pipe_reg[13][0]_srl12/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         20.000      19.230     SLICE_X42Y98     box/separate/your_instance_name/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[13].pipe_reg[13][0]_srl12/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y89     julian_color/test_color/vcount_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y89     julian_color/test_color/vcount_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y89     julian_color/test_color/vcount_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y89     julian_color/test_color/vcount_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y90     julian_color/test_color/vsync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y97     sd_read_write/bit_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y97     sd_read_write/bit_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y97     sd_read_write/bit_counter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_manager
  To Clock:  clk_out2_clk_manager

Setup :            0  Failing Endpoints,  Worst Slack        5.358ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.358ns  (required time - arrival time)
  Source:                 audio_stuff/myfifo/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/myfifo/rptr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 1.078ns (24.310%)  route 3.356ns (75.690%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 9.292 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.238    -0.379    audio_stuff/myfifo/clk_out2
    SLICE_X11Y106        FDRE                                         r  audio_stuff/myfifo/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.341    -0.038 r  audio_stuff/myfifo/wptr_reg[2]/Q
                         net (fo=136, routed)         2.027     1.989    audio_stuff/myfifo/wptr_reg__0[2]
    SLICE_X7Y105         LUT6 (Prop_lut6_I2_O)        0.097     2.086 r  audio_stuff/myfifo/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     2.086    audio_stuff/myfifo/empty_carry_i_3_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.403     2.489 f  audio_stuff/myfifo/empty_carry/CO[2]
                         net (fo=4, routed)           0.924     3.414    audio_stuff/myfifo/fempty
    SLICE_X9Y107         LUT3 (Prop_lut3_I2_O)        0.237     3.651 r  audio_stuff/myfifo/rptr[5]_i_2/O
                         net (fo=9, routed)           0.405     4.055    audio_stuff/myfifo/rptr[5]_i_2_n_0
    SLICE_X7Y107         FDRE                                         r  audio_stuff/myfifo/rptr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.196     9.292    audio_stuff/myfifo/clk_out2
    SLICE_X7Y107         FDRE                                         r  audio_stuff/myfifo/rptr_reg[0]/C
                         clock pessimism              0.346     9.638    
                         clock uncertainty           -0.074     9.563    
    SLICE_X7Y107         FDRE (Setup_fdre_C_CE)      -0.150     9.413    audio_stuff/myfifo/rptr_reg[0]
  -------------------------------------------------------------------
                         required time                          9.413    
                         arrival time                          -4.055    
  -------------------------------------------------------------------
                         slack                                  5.358    

Slack (MET) :             5.358ns  (required time - arrival time)
  Source:                 audio_stuff/myfifo/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/myfifo/rptr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 1.078ns (24.310%)  route 3.356ns (75.690%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 9.292 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.238    -0.379    audio_stuff/myfifo/clk_out2
    SLICE_X11Y106        FDRE                                         r  audio_stuff/myfifo/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.341    -0.038 r  audio_stuff/myfifo/wptr_reg[2]/Q
                         net (fo=136, routed)         2.027     1.989    audio_stuff/myfifo/wptr_reg__0[2]
    SLICE_X7Y105         LUT6 (Prop_lut6_I2_O)        0.097     2.086 r  audio_stuff/myfifo/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     2.086    audio_stuff/myfifo/empty_carry_i_3_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.403     2.489 f  audio_stuff/myfifo/empty_carry/CO[2]
                         net (fo=4, routed)           0.924     3.414    audio_stuff/myfifo/fempty
    SLICE_X9Y107         LUT3 (Prop_lut3_I2_O)        0.237     3.651 r  audio_stuff/myfifo/rptr[5]_i_2/O
                         net (fo=9, routed)           0.405     4.055    audio_stuff/myfifo/rptr[5]_i_2_n_0
    SLICE_X7Y107         FDRE                                         r  audio_stuff/myfifo/rptr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.196     9.292    audio_stuff/myfifo/clk_out2
    SLICE_X7Y107         FDRE                                         r  audio_stuff/myfifo/rptr_reg[1]/C
                         clock pessimism              0.346     9.638    
                         clock uncertainty           -0.074     9.563    
    SLICE_X7Y107         FDRE (Setup_fdre_C_CE)      -0.150     9.413    audio_stuff/myfifo/rptr_reg[1]
  -------------------------------------------------------------------
                         required time                          9.413    
                         arrival time                          -4.055    
  -------------------------------------------------------------------
                         slack                                  5.358    

Slack (MET) :             5.358ns  (required time - arrival time)
  Source:                 audio_stuff/myfifo/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/myfifo/rptr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 1.078ns (24.310%)  route 3.356ns (75.690%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 9.292 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.238    -0.379    audio_stuff/myfifo/clk_out2
    SLICE_X11Y106        FDRE                                         r  audio_stuff/myfifo/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.341    -0.038 r  audio_stuff/myfifo/wptr_reg[2]/Q
                         net (fo=136, routed)         2.027     1.989    audio_stuff/myfifo/wptr_reg__0[2]
    SLICE_X7Y105         LUT6 (Prop_lut6_I2_O)        0.097     2.086 r  audio_stuff/myfifo/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     2.086    audio_stuff/myfifo/empty_carry_i_3_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.403     2.489 f  audio_stuff/myfifo/empty_carry/CO[2]
                         net (fo=4, routed)           0.924     3.414    audio_stuff/myfifo/fempty
    SLICE_X9Y107         LUT3 (Prop_lut3_I2_O)        0.237     3.651 r  audio_stuff/myfifo/rptr[5]_i_2/O
                         net (fo=9, routed)           0.405     4.055    audio_stuff/myfifo/rptr[5]_i_2_n_0
    SLICE_X7Y107         FDRE                                         r  audio_stuff/myfifo/rptr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.196     9.292    audio_stuff/myfifo/clk_out2
    SLICE_X7Y107         FDRE                                         r  audio_stuff/myfifo/rptr_reg[2]/C
                         clock pessimism              0.346     9.638    
                         clock uncertainty           -0.074     9.563    
    SLICE_X7Y107         FDRE (Setup_fdre_C_CE)      -0.150     9.413    audio_stuff/myfifo/rptr_reg[2]
  -------------------------------------------------------------------
                         required time                          9.413    
                         arrival time                          -4.055    
  -------------------------------------------------------------------
                         slack                                  5.358    

Slack (MET) :             5.388ns  (required time - arrival time)
  Source:                 audio_stuff/myfifo/rptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/filter_controller/lpf/y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 0.788ns (17.243%)  route 3.782ns (82.757%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 9.292 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.319ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.298    -0.319    audio_stuff/myfifo/clk_out2
    SLICE_X7Y107         FDRE                                         r  audio_stuff/myfifo/rptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDRE (Prop_fdre_C_Q)         0.313    -0.006 r  audio_stuff/myfifo/rptr_reg[2]/Q
                         net (fo=71, routed)          2.783     2.777    audio_stuff/myfifo/fifo_reg_384_447_3_5/ADDRA2
    SLICE_X6Y102         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.211     2.988 r  audio_stuff/myfifo/fifo_reg_384_447_3_5/RAMA/O
                         net (fo=1, routed)           0.999     3.987    audio_stuff/myfifo/fifo_reg_384_447_3_5_n_0
    SLICE_X7Y104         LUT6 (Prop_lut6_I1_O)        0.097     4.084 r  audio_stuff/myfifo/y[3]_i_3/O
                         net (fo=1, routed)           0.000     4.084    audio_stuff/myfifo/y[3]_i_3_n_0
    SLICE_X7Y104         MUXF7 (Prop_muxf7_I1_O)      0.167     4.251 r  audio_stuff/myfifo/y_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     4.251    audio_stuff/filter_controller/lpf/D[3]
    SLICE_X7Y104         FDRE                                         r  audio_stuff/filter_controller/lpf/y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.196     9.292    audio_stuff/filter_controller/lpf/clk_out2
    SLICE_X7Y104         FDRE                                         r  audio_stuff/filter_controller/lpf/y_reg[3]/C
                         clock pessimism              0.364     9.656    
                         clock uncertainty           -0.074     9.581    
    SLICE_X7Y104         FDRE (Setup_fdre_C_D)        0.057     9.638    audio_stuff/filter_controller/lpf/y_reg[3]
  -------------------------------------------------------------------
                         required time                          9.638    
                         arrival time                          -4.251    
  -------------------------------------------------------------------
                         slack                                  5.388    

Slack (MET) :             5.444ns  (required time - arrival time)
  Source:                 audio_stuff/myfifo/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/myfifo/rptr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 1.078ns (25.761%)  route 3.107ns (74.239%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 9.292 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.238    -0.379    audio_stuff/myfifo/clk_out2
    SLICE_X11Y106        FDRE                                         r  audio_stuff/myfifo/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.341    -0.038 r  audio_stuff/myfifo/wptr_reg[2]/Q
                         net (fo=136, routed)         2.027     1.989    audio_stuff/myfifo/wptr_reg__0[2]
    SLICE_X7Y105         LUT6 (Prop_lut6_I2_O)        0.097     2.086 r  audio_stuff/myfifo/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     2.086    audio_stuff/myfifo/empty_carry_i_3_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.403     2.489 r  audio_stuff/myfifo/empty_carry/CO[2]
                         net (fo=4, routed)           0.669     3.158    audio_stuff/myfifo/fempty
    SLICE_X9Y107         LUT4 (Prop_lut4_I1_O)        0.237     3.395 r  audio_stuff/myfifo/rptr[5]_i_1/O
                         net (fo=9, routed)           0.411     3.806    audio_stuff/myfifo/rptr[5]_i_1_n_0
    SLICE_X7Y107         FDRE                                         r  audio_stuff/myfifo/rptr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.196     9.292    audio_stuff/myfifo/clk_out2
    SLICE_X7Y107         FDRE                                         r  audio_stuff/myfifo/rptr_reg[0]/C
                         clock pessimism              0.346     9.638    
                         clock uncertainty           -0.074     9.563    
    SLICE_X7Y107         FDRE (Setup_fdre_C_R)       -0.314     9.249    audio_stuff/myfifo/rptr_reg[0]
  -------------------------------------------------------------------
                         required time                          9.249    
                         arrival time                          -3.806    
  -------------------------------------------------------------------
                         slack                                  5.444    

Slack (MET) :             5.444ns  (required time - arrival time)
  Source:                 audio_stuff/myfifo/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/myfifo/rptr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 1.078ns (25.761%)  route 3.107ns (74.239%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 9.292 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.238    -0.379    audio_stuff/myfifo/clk_out2
    SLICE_X11Y106        FDRE                                         r  audio_stuff/myfifo/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.341    -0.038 r  audio_stuff/myfifo/wptr_reg[2]/Q
                         net (fo=136, routed)         2.027     1.989    audio_stuff/myfifo/wptr_reg__0[2]
    SLICE_X7Y105         LUT6 (Prop_lut6_I2_O)        0.097     2.086 r  audio_stuff/myfifo/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     2.086    audio_stuff/myfifo/empty_carry_i_3_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.403     2.489 r  audio_stuff/myfifo/empty_carry/CO[2]
                         net (fo=4, routed)           0.669     3.158    audio_stuff/myfifo/fempty
    SLICE_X9Y107         LUT4 (Prop_lut4_I1_O)        0.237     3.395 r  audio_stuff/myfifo/rptr[5]_i_1/O
                         net (fo=9, routed)           0.411     3.806    audio_stuff/myfifo/rptr[5]_i_1_n_0
    SLICE_X7Y107         FDRE                                         r  audio_stuff/myfifo/rptr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.196     9.292    audio_stuff/myfifo/clk_out2
    SLICE_X7Y107         FDRE                                         r  audio_stuff/myfifo/rptr_reg[1]/C
                         clock pessimism              0.346     9.638    
                         clock uncertainty           -0.074     9.563    
    SLICE_X7Y107         FDRE (Setup_fdre_C_R)       -0.314     9.249    audio_stuff/myfifo/rptr_reg[1]
  -------------------------------------------------------------------
                         required time                          9.249    
                         arrival time                          -3.806    
  -------------------------------------------------------------------
                         slack                                  5.444    

Slack (MET) :             5.444ns  (required time - arrival time)
  Source:                 audio_stuff/myfifo/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/myfifo/rptr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 1.078ns (25.761%)  route 3.107ns (74.239%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 9.292 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.238    -0.379    audio_stuff/myfifo/clk_out2
    SLICE_X11Y106        FDRE                                         r  audio_stuff/myfifo/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.341    -0.038 r  audio_stuff/myfifo/wptr_reg[2]/Q
                         net (fo=136, routed)         2.027     1.989    audio_stuff/myfifo/wptr_reg__0[2]
    SLICE_X7Y105         LUT6 (Prop_lut6_I2_O)        0.097     2.086 r  audio_stuff/myfifo/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     2.086    audio_stuff/myfifo/empty_carry_i_3_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.403     2.489 r  audio_stuff/myfifo/empty_carry/CO[2]
                         net (fo=4, routed)           0.669     3.158    audio_stuff/myfifo/fempty
    SLICE_X9Y107         LUT4 (Prop_lut4_I1_O)        0.237     3.395 r  audio_stuff/myfifo/rptr[5]_i_1/O
                         net (fo=9, routed)           0.411     3.806    audio_stuff/myfifo/rptr[5]_i_1_n_0
    SLICE_X7Y107         FDRE                                         r  audio_stuff/myfifo/rptr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.196     9.292    audio_stuff/myfifo/clk_out2
    SLICE_X7Y107         FDRE                                         r  audio_stuff/myfifo/rptr_reg[2]/C
                         clock pessimism              0.346     9.638    
                         clock uncertainty           -0.074     9.563    
    SLICE_X7Y107         FDRE (Setup_fdre_C_R)       -0.314     9.249    audio_stuff/myfifo/rptr_reg[2]
  -------------------------------------------------------------------
                         required time                          9.249    
                         arrival time                          -3.806    
  -------------------------------------------------------------------
                         slack                                  5.444    

Slack (MET) :             5.480ns  (required time - arrival time)
  Source:                 audio_stuff/myfifo/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/myfifo/rptr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 1.078ns (25.244%)  route 3.192ns (74.756%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 9.233 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.238    -0.379    audio_stuff/myfifo/clk_out2
    SLICE_X11Y106        FDRE                                         r  audio_stuff/myfifo/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.341    -0.038 r  audio_stuff/myfifo/wptr_reg[2]/Q
                         net (fo=136, routed)         2.027     1.989    audio_stuff/myfifo/wptr_reg__0[2]
    SLICE_X7Y105         LUT6 (Prop_lut6_I2_O)        0.097     2.086 r  audio_stuff/myfifo/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     2.086    audio_stuff/myfifo/empty_carry_i_3_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.403     2.489 f  audio_stuff/myfifo/empty_carry/CO[2]
                         net (fo=4, routed)           0.924     3.414    audio_stuff/myfifo/fempty
    SLICE_X9Y107         LUT3 (Prop_lut3_I2_O)        0.237     3.651 r  audio_stuff/myfifo/rptr[5]_i_2/O
                         net (fo=9, routed)           0.241     3.891    audio_stuff/myfifo/rptr[5]_i_2_n_0
    SLICE_X11Y107        FDRE                                         r  audio_stuff/myfifo/rptr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.137     9.233    audio_stuff/myfifo/clk_out2
    SLICE_X11Y107        FDRE                                         r  audio_stuff/myfifo/rptr_reg[3]/C
                         clock pessimism              0.363     9.596    
                         clock uncertainty           -0.074     9.521    
    SLICE_X11Y107        FDRE (Setup_fdre_C_CE)      -0.150     9.371    audio_stuff/myfifo/rptr_reg[3]
  -------------------------------------------------------------------
                         required time                          9.371    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                  5.480    

Slack (MET) :             5.480ns  (required time - arrival time)
  Source:                 audio_stuff/myfifo/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/myfifo/rptr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 1.078ns (25.244%)  route 3.192ns (74.756%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 9.233 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.238    -0.379    audio_stuff/myfifo/clk_out2
    SLICE_X11Y106        FDRE                                         r  audio_stuff/myfifo/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.341    -0.038 r  audio_stuff/myfifo/wptr_reg[2]/Q
                         net (fo=136, routed)         2.027     1.989    audio_stuff/myfifo/wptr_reg__0[2]
    SLICE_X7Y105         LUT6 (Prop_lut6_I2_O)        0.097     2.086 r  audio_stuff/myfifo/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     2.086    audio_stuff/myfifo/empty_carry_i_3_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.403     2.489 f  audio_stuff/myfifo/empty_carry/CO[2]
                         net (fo=4, routed)           0.924     3.414    audio_stuff/myfifo/fempty
    SLICE_X9Y107         LUT3 (Prop_lut3_I2_O)        0.237     3.651 r  audio_stuff/myfifo/rptr[5]_i_2/O
                         net (fo=9, routed)           0.241     3.891    audio_stuff/myfifo/rptr[5]_i_2_n_0
    SLICE_X11Y107        FDRE                                         r  audio_stuff/myfifo/rptr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.137     9.233    audio_stuff/myfifo/clk_out2
    SLICE_X11Y107        FDRE                                         r  audio_stuff/myfifo/rptr_reg[4]/C
                         clock pessimism              0.363     9.596    
                         clock uncertainty           -0.074     9.521    
    SLICE_X11Y107        FDRE (Setup_fdre_C_CE)      -0.150     9.371    audio_stuff/myfifo/rptr_reg[4]
  -------------------------------------------------------------------
                         required time                          9.371    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                  5.480    

Slack (MET) :             5.480ns  (required time - arrival time)
  Source:                 audio_stuff/myfifo/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/myfifo/rptr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 1.078ns (25.244%)  route 3.192ns (74.756%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 9.233 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.238    -0.379    audio_stuff/myfifo/clk_out2
    SLICE_X11Y106        FDRE                                         r  audio_stuff/myfifo/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.341    -0.038 r  audio_stuff/myfifo/wptr_reg[2]/Q
                         net (fo=136, routed)         2.027     1.989    audio_stuff/myfifo/wptr_reg__0[2]
    SLICE_X7Y105         LUT6 (Prop_lut6_I2_O)        0.097     2.086 r  audio_stuff/myfifo/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     2.086    audio_stuff/myfifo/empty_carry_i_3_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.403     2.489 f  audio_stuff/myfifo/empty_carry/CO[2]
                         net (fo=4, routed)           0.924     3.414    audio_stuff/myfifo/fempty
    SLICE_X9Y107         LUT3 (Prop_lut3_I2_O)        0.237     3.651 r  audio_stuff/myfifo/rptr[5]_i_2/O
                         net (fo=9, routed)           0.241     3.891    audio_stuff/myfifo/rptr[5]_i_2_n_0
    SLICE_X11Y107        FDRE                                         r  audio_stuff/myfifo/rptr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.137     9.233    audio_stuff/myfifo/clk_out2
    SLICE_X11Y107        FDRE                                         r  audio_stuff/myfifo/rptr_reg[5]/C
                         clock pessimism              0.363     9.596    
                         clock uncertainty           -0.074     9.521    
    SLICE_X11Y107        FDRE (Setup_fdre_C_CE)      -0.150     9.371    audio_stuff/myfifo/rptr_reg[5]
  -------------------------------------------------------------------
                         required time                          9.371    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                  5.480    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 audio_stuff/filter_bram_addra_filter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/filter_bram_addra_filter_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.694%)  route 0.093ns (33.306%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.598    -0.566    audio_stuff/clk_out2
    SLICE_X3Y105         FDRE                                         r  audio_stuff/filter_bram_addra_filter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  audio_stuff/filter_bram_addra_filter_reg_reg[0]/Q
                         net (fo=8, routed)           0.093    -0.332    audio_stuff/filter_bram_addra_filter_reg_reg__0[0]
    SLICE_X2Y105         LUT6 (Prop_lut6_I2_O)        0.045    -0.287 r  audio_stuff/filter_bram_addra_filter_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    audio_stuff/p_0_in__2[5]
    SLICE_X2Y105         FDRE                                         r  audio_stuff/filter_bram_addra_filter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.871    -0.802    audio_stuff/clk_out2
    SLICE_X2Y105         FDRE                                         r  audio_stuff/filter_bram_addra_filter_reg_reg[5]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X2Y105         FDRE (Hold_fdre_C_D)         0.121    -0.432    audio_stuff/filter_bram_addra_filter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.tw_addr_gen/output_cnt.reg_next_start/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (59.997%)  route 0.109ns (40.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.592    -0.572    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.tw_addr_gen/aclk
    SLICE_X2Y117         FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.tw_addr_gen/output_cnt.reg_next_start/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.tw_addr_gen/output_cnt.reg_next_start/Q
                         net (fo=1, routed)           0.109    -0.299    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/d[0]
    SLICE_X2Y118         SRLC32E                                      r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.862    -0.811    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/clk
    SLICE_X2Y118         SRLC32E                                      r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/CLK
                         clock pessimism              0.252    -0.559    
    SLICE_X2Y118         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.444    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/axis_register_slice_2/inst/axisc_register_slice_0/NO_READY.m_valid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.775%)  route 0.107ns (43.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.596    -0.568    audio_stuff/my_fft/axis_register_slice_2/inst/axisc_register_slice_0/aclk
    SLICE_X3Y110         FDRE                                         r  audio_stuff/my_fft/axis_register_slice_2/inst/axisc_register_slice_0/NO_READY.m_valid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  audio_stuff/my_fft/axis_register_slice_2/inst/axisc_register_slice_0/NO_READY.m_valid_r_reg/Q
                         net (fo=1, routed)           0.107    -0.320    audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/s_axis_cartesian_tvalid
    SLICE_X3Y109         FDRE                                         r  audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.870    -0.803    audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X3Y109         FDRE                                         r  audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X3Y109         FDRE (Hold_fdre_C_D)         0.075    -0.476    audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 box/edge_detection/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            box/edge_detection/x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.731%)  route 0.111ns (37.269%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.566    -0.598    box/edge_detection/clk_out2
    SLICE_X31Y101        FDRE                                         r  box/edge_detection/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  box/edge_detection/x_reg[0]/Q
                         net (fo=8, routed)           0.111    -0.347    box/edge_detection/x_reg_n_0_[0]
    SLICE_X30Y101        LUT3 (Prop_lut3_I1_O)        0.045    -0.302 r  box/edge_detection/x[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    box/edge_detection/x[1]_i_1_n_0
    SLICE_X30Y101        FDRE                                         r  box/edge_detection/x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.837    -0.836    box/edge_detection/clk_out2
    SLICE_X30Y101        FDRE                                         r  box/edge_detection/x_reg[1]/C
                         clock pessimism              0.251    -0.585    
    SLICE_X30Y101        FDRE (Hold_fdre_C_D)         0.120    -0.465    box/edge_detection/x_reg[1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[10].pipe_reg[10][0]_srl9/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.041%)  route 0.113ns (46.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.597    -0.567    audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X3Y109         FDRE                                         r  audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.113    -0.326    audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/first_q
    SLICE_X2Y109         SRL16E                                       r  audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[10].pipe_reg[10][0]_srl9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.870    -0.803    audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X2Y109         SRL16E                                       r  audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[10].pipe_reg[10][0]_srl9/CLK
                         clock pessimism              0.249    -0.554    
    SLICE_X2Y109         SRL16E (Hold_srl16e_CLK_D)
                                                      0.061    -0.493    audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[10].pipe_reg[10][0]_srl9
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 box/edge_detection/y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            box/edge_detection/y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.454%)  route 0.138ns (42.546%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.566    -0.598    box/edge_detection/clk_out2
    SLICE_X29Y104        FDRE                                         r  box/edge_detection/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  box/edge_detection/y_reg[6]/Q
                         net (fo=5, routed)           0.138    -0.319    box/edge_detection/y_reg_n_0_[6]
    SLICE_X30Y105        LUT5 (Prop_lut5_I1_O)        0.045    -0.274 r  box/edge_detection/y[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    box/edge_detection/y[7]_i_1_n_0
    SLICE_X30Y105        FDRE                                         r  box/edge_detection/y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.836    -0.837    box/edge_detection/clk_out2
    SLICE_X30Y105        FDRE                                         r  box/edge_detection/y_reg[7]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X30Y105        FDRE (Hold_fdre_C_D)         0.120    -0.442    box/edge_detection/y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 audio_stuff/myfifo/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_0_63_6_6/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.104%)  route 0.298ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.569    -0.595    audio_stuff/myfifo/clk_out2
    SLICE_X11Y106        FDRE                                         r  audio_stuff/myfifo/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  audio_stuff/myfifo/wptr_reg[2]/Q
                         net (fo=136, routed)         0.298    -0.156    audio_stuff/myfifo/fifo_reg_0_63_6_6/A2
    SLICE_X10Y104        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_6_6/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.840    -0.833    audio_stuff/myfifo/fifo_reg_0_63_6_6/WCLK
    SLICE_X10Y104        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_6_6/DP/CLK
                         clock pessimism              0.254    -0.579    
    SLICE_X10Y104        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.325    audio_stuff/myfifo/fifo_reg_0_63_6_6/DP
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 audio_stuff/myfifo/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_0_63_6_6/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.104%)  route 0.298ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.569    -0.595    audio_stuff/myfifo/clk_out2
    SLICE_X11Y106        FDRE                                         r  audio_stuff/myfifo/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  audio_stuff/myfifo/wptr_reg[2]/Q
                         net (fo=136, routed)         0.298    -0.156    audio_stuff/myfifo/fifo_reg_0_63_6_6/A2
    SLICE_X10Y104        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_6_6/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.840    -0.833    audio_stuff/myfifo/fifo_reg_0_63_6_6/WCLK
    SLICE_X10Y104        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_6_6/SP/CLK
                         clock pessimism              0.254    -0.579    
    SLICE_X10Y104        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.325    audio_stuff/myfifo/fifo_reg_0_63_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 audio_stuff/myfifo/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_0_63_7_7/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.104%)  route 0.298ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.569    -0.595    audio_stuff/myfifo/clk_out2
    SLICE_X11Y106        FDRE                                         r  audio_stuff/myfifo/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  audio_stuff/myfifo/wptr_reg[2]/Q
                         net (fo=136, routed)         0.298    -0.156    audio_stuff/myfifo/fifo_reg_0_63_7_7/A2
    SLICE_X10Y104        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_7_7/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.840    -0.833    audio_stuff/myfifo/fifo_reg_0_63_7_7/WCLK
    SLICE_X10Y104        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_7_7/DP/CLK
                         clock pessimism              0.254    -0.579    
    SLICE_X10Y104        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.325    audio_stuff/myfifo/fifo_reg_0_63_7_7/DP
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 audio_stuff/myfifo/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_0_63_7_7/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.104%)  route 0.298ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.569    -0.595    audio_stuff/myfifo/clk_out2
    SLICE_X11Y106        FDRE                                         r  audio_stuff/myfifo/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  audio_stuff/myfifo/wptr_reg[2]/Q
                         net (fo=136, routed)         0.298    -0.156    audio_stuff/myfifo/fifo_reg_0_63_7_7/A2
    SLICE_X10Y104        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_7_7/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.840    -0.833    audio_stuff/myfifo/fifo_reg_0_63_7_7/WCLK
    SLICE_X10Y104        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_7_7/SP/CLK
                         clock pessimism              0.254    -0.579    
    SLICE_X10Y104        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.325    audio_stuff/myfifo/fifo_reg_0_63_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_manager
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clocker/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   clocker/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y109     audio_stuff/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y107     audio_stuff/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y107     audio_stuff/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y116     audio_stuff/audio_at32khz/PWM_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y106     audio_stuff/audio_at32khz/pwm_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y106     audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y106     audio_stuff/audio_at32khz/pwm_counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y106     audio_stuff/audio_at32khz/pwm_counter_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X10Y102    audio_stuff/myfifo/fifo_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X10Y102    audio_stuff/myfifo/fifo_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X10Y102    audio_stuff/myfifo/fifo_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X10Y102    audio_stuff/myfifo/fifo_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X6Y103     audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X6Y103     audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X6Y103     audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X6Y103     audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X10Y104    audio_stuff/myfifo/fifo_reg_0_63_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X10Y104    audio_stuff/myfifo/fifo_reg_0_63_6_6/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X10Y102    audio_stuff/myfifo/fifo_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X10Y102    audio_stuff/myfifo/fifo_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X10Y102    audio_stuff/myfifo/fifo_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X10Y102    audio_stuff/myfifo/fifo_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X12Y102    audio_stuff/myfifo/fifo_reg_128_191_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X12Y102    audio_stuff/myfifo/fifo_reg_128_191_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X12Y102    audio_stuff/myfifo/fifo_reg_128_191_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X12Y102    audio_stuff/myfifo/fifo_reg_128_191_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X8Y101     audio_stuff/myfifo/fifo_reg_192_255_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X8Y101     audio_stuff/myfifo/fifo_reg_192_255_0_2/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_manager
  To Clock:  clkfbout_clk_manager

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_manager
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clocker/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y18   clocker/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_manager_1
  To Clock:  clk_out1_clk_manager_1

Setup :            0  Failing Endpoints,  Worst Slack       27.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.156ns  (required time - arrival time)
  Source:                 julian_color/test_color/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        12.244ns  (logic 3.146ns (25.694%)  route 9.098ns (74.306%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.738ns = ( 39.262 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.332    -0.285    julian_color/test_color/clk_out1
    DSP48_X0Y34          DSP48E1                                      r  julian_color/test_color/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.952     2.667 f  julian_color/test_color/memory_addr0/P[15]
                         net (fo=2, routed)           1.097     3.764    box/separate/P[15]
    SLICE_X33Y91         LUT3 (Prop_lut3_I0_O)        0.097     3.861 f  box/separate/xy_edge_i_26/O
                         net (fo=39, routed)          7.429    11.290    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X52Y72         LUT3 (Prop_lut3_I1_O)        0.097    11.387 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_30/O
                         net (fo=1, routed)           0.573    11.960    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_16
    RAMB36_X1Y14         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.166    39.262    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y14         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.293    39.555    
                         clock uncertainty           -0.091    39.464    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    39.116    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.116    
                         arrival time                         -11.960    
  -------------------------------------------------------------------
                         slack                                 27.156    

Slack (MET) :             27.857ns  (required time - arrival time)
  Source:                 julian_color/test_color/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        11.460ns  (logic 3.049ns (26.605%)  route 8.411ns (73.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.743ns = ( 39.257 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.332    -0.285    julian_color/test_color/clk_out1
    DSP48_X0Y34          DSP48E1                                      r  julian_color/test_color/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.952     2.667 r  julian_color/test_color/memory_addr0/P[15]
                         net (fo=2, routed)           1.097     3.764    box/separate/P[15]
    SLICE_X33Y91         LUT3 (Prop_lut3_I0_O)        0.097     3.861 r  box/separate/xy_edge_i_26/O
                         net (fo=39, routed)          7.314    11.176    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X1Y15         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.161    39.257    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y15         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.293    39.550    
                         clock uncertainty           -0.091    39.459    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.426    39.033    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         39.033    
                         arrival time                         -11.176    
  -------------------------------------------------------------------
                         slack                                 27.857    

Slack (MET) :             28.202ns  (required time - arrival time)
  Source:                 julian_color/test_color/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        11.120ns  (logic 3.049ns (27.418%)  route 8.071ns (72.582%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.738ns = ( 39.262 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.332    -0.285    julian_color/test_color/clk_out1
    DSP48_X0Y34          DSP48E1                                      r  julian_color/test_color/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.952     2.667 r  julian_color/test_color/memory_addr0/P[15]
                         net (fo=2, routed)           1.097     3.764    box/separate/P[15]
    SLICE_X33Y91         LUT3 (Prop_lut3_I0_O)        0.097     3.861 r  box/separate/xy_edge_i_26/O
                         net (fo=39, routed)          6.975    10.836    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X1Y14         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.166    39.262    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y14         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.293    39.555    
                         clock uncertainty           -0.091    39.464    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.426    39.038    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.038    
                         arrival time                         -10.836    
  -------------------------------------------------------------------
                         slack                                 28.202    

Slack (MET) :             29.041ns  (required time - arrival time)
  Source:                 julian_color/test_color/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        10.402ns  (logic 3.049ns (29.313%)  route 7.353ns (70.687%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.602ns = ( 39.398 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.332    -0.285    julian_color/test_color/clk_out1
    DSP48_X0Y34          DSP48E1                                      r  julian_color/test_color/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      2.952     2.667 r  julian_color/test_color/memory_addr0/P[11]
                         net (fo=2, routed)           1.113     3.780    box/separate/P[11]
    SLICE_X34Y90         LUT3 (Prop_lut3_I0_O)        0.097     3.877 r  box/separate/xy_edge_i_30/O
                         net (fo=29, routed)          6.240    10.117    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X0Y0          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.302    39.398    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.293    39.691    
                         clock uncertainty           -0.091    39.600    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.442    39.158    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.158    
                         arrival time                         -10.117    
  -------------------------------------------------------------------
                         slack                                 29.041    

Slack (MET) :             29.098ns  (required time - arrival time)
  Source:                 julian_color/test_color/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        10.345ns  (logic 3.049ns (29.472%)  route 7.296ns (70.528%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.602ns = ( 39.398 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.332    -0.285    julian_color/test_color/clk_out1
    DSP48_X0Y34          DSP48E1                                      r  julian_color/test_color/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      2.952     2.667 r  julian_color/test_color/memory_addr0/P[8]
                         net (fo=2, routed)           1.072     3.740    box/separate/P[8]
    SLICE_X29Y88         LUT3 (Prop_lut3_I0_O)        0.097     3.837 r  box/separate/xy_edge_i_33/O
                         net (fo=29, routed)          6.224    10.061    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y0          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.302    39.398    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.293    39.691    
                         clock uncertainty           -0.091    39.600    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.442    39.158    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.158    
                         arrival time                         -10.061    
  -------------------------------------------------------------------
                         slack                                 29.098    

Slack (MET) :             29.121ns  (required time - arrival time)
  Source:                 julian_color/test_color/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        10.324ns  (logic 3.049ns (29.533%)  route 7.275ns (70.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.616ns = ( 39.384 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.332    -0.285    julian_color/test_color/clk_out1
    DSP48_X0Y34          DSP48E1                                      r  julian_color/test_color/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.952     2.667 r  julian_color/test_color/memory_addr0/P[15]
                         net (fo=2, routed)           1.097     3.764    box/separate/P[15]
    SLICE_X33Y91         LUT3 (Prop_lut3_I0_O)        0.097     3.861 r  box/separate/xy_edge_i_26/O
                         net (fo=39, routed)          6.178    10.040    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X1Y8          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.288    39.384    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.293    39.677    
                         clock uncertainty           -0.091    39.586    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.426    39.160    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         39.160    
                         arrival time                         -10.040    
  -------------------------------------------------------------------
                         slack                                 29.121    

Slack (MET) :             29.136ns  (required time - arrival time)
  Source:                 julian_color/test_color/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        10.305ns  (logic 3.049ns (29.588%)  route 7.256ns (70.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.620ns = ( 39.380 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.332    -0.285    julian_color/test_color/clk_out1
    DSP48_X0Y34          DSP48E1                                      r  julian_color/test_color/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.952     2.667 r  julian_color/test_color/memory_addr0/P[15]
                         net (fo=2, routed)           1.097     3.764    box/separate/P[15]
    SLICE_X33Y91         LUT3 (Prop_lut3_I0_O)        0.097     3.861 r  box/separate/xy_edge_i_26/O
                         net (fo=39, routed)          6.159    10.020    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X1Y7          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.284    39.380    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.293    39.673    
                         clock uncertainty           -0.091    39.582    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.426    39.156    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.156    
                         arrival time                         -10.020    
  -------------------------------------------------------------------
                         slack                                 29.136    

Slack (MET) :             29.295ns  (required time - arrival time)
  Source:                 julian_color/test_color/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        10.148ns  (logic 3.049ns (30.045%)  route 7.099ns (69.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.602ns = ( 39.398 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.332    -0.285    julian_color/test_color/clk_out1
    DSP48_X0Y34          DSP48E1                                      r  julian_color/test_color/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      2.952     2.667 r  julian_color/test_color/memory_addr0/P[6]
                         net (fo=2, routed)           1.099     3.766    box/separate/P[6]
    SLICE_X33Y89         LUT3 (Prop_lut3_I0_O)        0.097     3.863 r  box/separate/xy_edge_i_35/O
                         net (fo=29, routed)          6.000     9.863    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y0          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.302    39.398    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.293    39.691    
                         clock uncertainty           -0.091    39.600    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.442    39.158    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.158    
                         arrival time                          -9.863    
  -------------------------------------------------------------------
                         slack                                 29.295    

Slack (MET) :             29.320ns  (required time - arrival time)
  Source:                 julian_color/test_color/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        9.968ns  (logic 3.055ns (30.647%)  route 6.913ns (69.353%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.607ns = ( 39.393 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.332    -0.285    julian_color/test_color/clk_out1
    DSP48_X0Y34          DSP48E1                                      r  julian_color/test_color/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      2.952     2.667 r  julian_color/test_color/memory_addr0/P[7]
                         net (fo=2, routed)           1.097     3.764    box/separate/P[7]
    SLICE_X33Y89         LUT3 (Prop_lut3_I0_O)        0.103     3.867 r  box/separate/frame_buffer_1_i_12/O
                         net (fo=75, routed)          5.817     9.684    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/addrb[7]
    RAMB36_X1Y38         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.297    39.393    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/clkb
    RAMB36_X1Y38         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.680    
                         clock uncertainty           -0.091    39.589    
    RAMB36_X1Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.585    39.004    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.004    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                 29.320    

Slack (MET) :             29.321ns  (required time - arrival time)
  Source:                 julian_color/test_color/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        10.122ns  (logic 3.049ns (30.123%)  route 7.073ns (69.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.602ns = ( 39.398 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.332    -0.285    julian_color/test_color/clk_out1
    DSP48_X0Y34          DSP48E1                                      r  julian_color/test_color/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      2.952     2.667 r  julian_color/test_color/memory_addr0/P[11]
                         net (fo=2, routed)           1.113     3.780    box/separate/P[11]
    SLICE_X34Y90         LUT3 (Prop_lut3_I0_O)        0.097     3.877 r  box/separate/xy_edge_i_30/O
                         net (fo=29, routed)          5.960     9.837    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X0Y1          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.302    39.398    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.293    39.691    
                         clock uncertainty           -0.091    39.600    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.442    39.158    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         39.158    
                         arrival time                          -9.837    
  -------------------------------------------------------------------
                         slack                                 29.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 box/skinny_edge/pixel8_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/skinny_edge/pixel7_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.032%)  route 0.100ns (34.968%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.572    -0.592    box/skinny_edge/clk_out1
    SLICE_X31Y98         FDRE                                         r  box/skinny_edge/pixel8_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  box/skinny_edge/pixel8_reg[2]/Q
                         net (fo=2, routed)           0.100    -0.351    box/skinny_edge/pixel8_reg_n_0_[2]
    SLICE_X30Y98         LUT5 (Prop_lut5_I2_O)        0.045    -0.306 r  box/skinny_edge/pixel7[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    box/skinny_edge/pixel7[2]_i_1_n_0
    SLICE_X30Y98         FDRE                                         r  box/skinny_edge/pixel7_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.843    -0.830    box/skinny_edge/clk_out1
    SLICE_X30Y98         FDRE                                         r  box/skinny_edge/pixel7_reg[2]/C
                         clock pessimism              0.251    -0.579    
    SLICE_X30Y98         FDRE (Hold_fdre_C_D)         0.121    -0.458    box/skinny_edge/pixel7_reg[2]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.190ns (66.529%)  route 0.096ns (33.471%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.603    -0.561    sd_read_write/clk_out1
    SLICE_X5Y96          FDRE                                         r  sd_read_write/cmd_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  sd_read_write/cmd_out_reg[12]/Q
                         net (fo=1, routed)           0.096    -0.325    sd_read_write/cmd_out[12]
    SLICE_X4Y96          LUT4 (Prop_lut4_I3_O)        0.049    -0.276 r  sd_read_write/cmd_out[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    sd_read_write/cmd_out[13]_i_1_n_0
    SLICE_X4Y96          FDRE                                         r  sd_read_write/cmd_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.874    -0.799    sd_read_write/clk_out1
    SLICE_X4Y96          FDRE                                         r  sd_read_write/cmd_out_reg[13]/C
                         clock pessimism              0.251    -0.548    
    SLICE_X4Y96          FDRE (Hold_fdre_C_D)         0.107    -0.441    sd_read_write/cmd_out_reg[13]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 sd_read_write/recv_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.576%)  route 0.117ns (45.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.598    -0.566    sd_read_write/clk_out1
    SLICE_X7Y100         FDRE                                         r  sd_read_write/recv_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  sd_read_write/recv_data_reg[4]/Q
                         net (fo=2, routed)           0.117    -0.308    sd_read_write/recv_data[4]
    SLICE_X7Y101         FDRE                                         r  sd_read_write/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.868    -0.804    sd_read_write/clk_out1
    SLICE_X7Y101         FDRE                                         r  sd_read_write/dout_reg[4]/C
                         clock pessimism              0.254    -0.550    
    SLICE_X7Y101         FDRE (Hold_fdre_C_D)         0.075    -0.475    sd_read_write/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.566%)  route 0.143ns (43.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.603    -0.561    sd_read_write/clk_out1
    SLICE_X4Y96          FDRE                                         r  sd_read_write/cmd_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  sd_read_write/cmd_out_reg[16]/Q
                         net (fo=1, routed)           0.143    -0.277    sd_read_write/cmd_out[16]
    SLICE_X2Y96          LUT6 (Prop_lut6_I1_O)        0.045    -0.232 r  sd_read_write/cmd_out[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    sd_read_write/cmd_out_0[17]
    SLICE_X2Y96          FDRE                                         r  sd_read_write/cmd_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.877    -0.796    sd_read_write/clk_out1
    SLICE_X2Y96          FDRE                                         r  sd_read_write/cmd_out_reg[17]/C
                         clock pessimism              0.275    -0.521    
    SLICE_X2Y96          FDRE (Hold_fdre_C_D)         0.121    -0.400    sd_read_write/cmd_out_reg[17]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 sd_read_write/recv_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.157%)  route 0.119ns (45.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.598    -0.566    sd_read_write/clk_out1
    SLICE_X7Y100         FDRE                                         r  sd_read_write/recv_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  sd_read_write/recv_data_reg[6]/Q
                         net (fo=2, routed)           0.119    -0.306    sd_read_write/recv_data[6]
    SLICE_X7Y101         FDRE                                         r  sd_read_write/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.868    -0.804    sd_read_write/clk_out1
    SLICE_X7Y101         FDRE                                         r  sd_read_write/dout_reg[6]/C
                         clock pessimism              0.254    -0.550    
    SLICE_X7Y101         FDRE (Hold_fdre_C_D)         0.076    -0.474    sd_read_write/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 box/separate/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.189ns (64.161%)  route 0.106ns (35.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.563    -0.601    box/separate/clk_out1
    SLICE_X40Y101        FDRE                                         r  box/separate/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.460 f  box/separate/state_reg[2]/Q
                         net (fo=37, routed)          0.106    -0.355    box/separate/state_reg_n_0_[2]
    SLICE_X41Y101        LUT5 (Prop_lut5_I0_O)        0.048    -0.307 r  box/separate/next_state[0]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.307    box/separate/next_state[0]_i_1__2_n_0
    SLICE_X41Y101        FDRE                                         r  box/separate/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.835    -0.838    box/separate/clk_out1
    SLICE_X41Y101        FDRE                                         r  box/separate/next_state_reg[0]/C
                         clock pessimism              0.250    -0.588    
    SLICE_X41Y101        FDRE (Hold_fdre_C_D)         0.105    -0.483    box/separate/next_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.464%)  route 0.105ns (33.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.576    -0.588    sd_read_write/clk_out1
    SLICE_X8Y98          FDRE                                         r  sd_read_write/cmd_out_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  sd_read_write/cmd_out_reg[44]/Q
                         net (fo=1, routed)           0.105    -0.319    sd_read_write/cmd_out[44]
    SLICE_X8Y97          LUT6 (Prop_lut6_I3_O)        0.045    -0.274 r  sd_read_write/cmd_out[45]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    sd_read_write/cmd_out_0[45]
    SLICE_X8Y97          FDRE                                         r  sd_read_write/cmd_out_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.847    -0.826    sd_read_write/clk_out1
    SLICE_X8Y97          FDRE                                         r  sd_read_write/cmd_out_reg[45]/C
                         clock pessimism              0.254    -0.572    
    SLICE_X8Y97          FDRE (Hold_fdre_C_D)         0.121    -0.451    sd_read_write/cmd_out_reg[45]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 box/separate/edge_addr_read_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/addr_curr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.164ns (69.338%)  route 0.073ns (30.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.561    -0.603    box/separate/clk_out1
    SLICE_X46Y100        FDRE                                         r  box/separate/edge_addr_read_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  box/separate/edge_addr_read_reg[13]/Q
                         net (fo=6, routed)           0.073    -0.367    box/separate/color_contour_addrb[13]
    SLICE_X47Y100        FDRE                                         r  box/separate/addr_curr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.832    -0.841    box/separate/clk_out1
    SLICE_X47Y100        FDRE                                         r  box/separate/addr_curr_reg[13]/C
                         clock pessimism              0.251    -0.590    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.046    -0.544    box/separate/addr_curr_reg[13]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 box/isolate/edge_addr_read_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/isolate/addr_start_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.327%)  route 0.123ns (46.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.563    -0.601    box/isolate/clk_out1
    SLICE_X52Y91         FDRE                                         r  box/isolate/edge_addr_read_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  box/isolate/edge_addr_read_reg[7]/Q
                         net (fo=7, routed)           0.123    -0.337    box/isolate/one_edge_addrb[7]
    SLICE_X52Y90         FDRE                                         r  box/isolate/addr_start_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.833    -0.840    box/isolate/clk_out1
    SLICE_X52Y90         FDRE                                         r  box/isolate/addr_start_reg[7]/C
                         clock pessimism              0.255    -0.585    
    SLICE_X52Y90         FDRE (Hold_fdre_C_D)         0.070    -0.515    box/isolate/addr_start_reg[7]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 box/skinny_edge/pixel_load2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/skinny_edge/pixel8_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.672%)  route 0.131ns (41.328%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.572    -0.592    box/skinny_edge/clk_out1
    SLICE_X31Y98         FDRE                                         r  box/skinny_edge/pixel_load2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  box/skinny_edge/pixel_load2_reg[1]/Q
                         net (fo=2, routed)           0.131    -0.320    box/skinny_edge/pixel_load2_reg_n_0_[1]
    SLICE_X30Y98         LUT5 (Prop_lut5_I2_O)        0.045    -0.275 r  box/skinny_edge/pixel8[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    box/skinny_edge/pixel8[1]_i_1_n_0
    SLICE_X30Y98         FDRE                                         r  box/skinny_edge/pixel8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.843    -0.830    box/skinny_edge/clk_out1
    SLICE_X30Y98         FDRE                                         r  box/skinny_edge/pixel8_reg[1]/C
                         clock pessimism              0.251    -0.579    
    SLICE_X30Y98         FDRE (Hold_fdre_C_D)         0.121    -0.458    box/skinny_edge/pixel8_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_manager_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clocker/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y15     xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y15     xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y8      xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y8      xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y14     xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y14     xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y9      xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y9      xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y15     xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y15     xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         20.000      19.230     SLICE_X42Y98     box/separate/your_instance_name/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[13].pipe_reg[13][0]_srl12/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         20.000      19.230     SLICE_X42Y98     box/separate/your_instance_name/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[13].pipe_reg[13][0]_srl12/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y87     julian_color/test_color/vcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y87     julian_color/test_color/vcount_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y87     julian_color/test_color/vcount_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y87     julian_color/test_color/vcount_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y90     julian_color/test_color/vsync_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y49      xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_46_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y100    sd_read_write/boot_counter_reg[24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y100    sd_read_write/boot_counter_reg[25]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         20.000      19.230     SLICE_X42Y98     box/separate/your_instance_name/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[13].pipe_reg[13][0]_srl12/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         20.000      19.230     SLICE_X42Y98     box/separate/your_instance_name/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[13].pipe_reg[13][0]_srl12/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y89     julian_color/test_color/vcount_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y89     julian_color/test_color/vcount_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y89     julian_color/test_color/vcount_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y89     julian_color/test_color/vcount_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y90     julian_color/test_color/vsync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y97     sd_read_write/bit_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y97     sd_read_write/bit_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y97     sd_read_write/bit_counter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_manager_1
  To Clock:  clk_out2_clk_manager_1

Setup :            0  Failing Endpoints,  Worst Slack        5.359ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.359ns  (required time - arrival time)
  Source:                 audio_stuff/myfifo/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/myfifo/rptr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 1.078ns (24.310%)  route 3.356ns (75.690%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 9.292 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.238    -0.379    audio_stuff/myfifo/clk_out2
    SLICE_X11Y106        FDRE                                         r  audio_stuff/myfifo/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.341    -0.038 r  audio_stuff/myfifo/wptr_reg[2]/Q
                         net (fo=136, routed)         2.027     1.989    audio_stuff/myfifo/wptr_reg__0[2]
    SLICE_X7Y105         LUT6 (Prop_lut6_I2_O)        0.097     2.086 r  audio_stuff/myfifo/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     2.086    audio_stuff/myfifo/empty_carry_i_3_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.403     2.489 f  audio_stuff/myfifo/empty_carry/CO[2]
                         net (fo=4, routed)           0.924     3.414    audio_stuff/myfifo/fempty
    SLICE_X9Y107         LUT3 (Prop_lut3_I2_O)        0.237     3.651 r  audio_stuff/myfifo/rptr[5]_i_2/O
                         net (fo=9, routed)           0.405     4.055    audio_stuff/myfifo/rptr[5]_i_2_n_0
    SLICE_X7Y107         FDRE                                         r  audio_stuff/myfifo/rptr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.196     9.292    audio_stuff/myfifo/clk_out2
    SLICE_X7Y107         FDRE                                         r  audio_stuff/myfifo/rptr_reg[0]/C
                         clock pessimism              0.346     9.638    
                         clock uncertainty           -0.074     9.564    
    SLICE_X7Y107         FDRE (Setup_fdre_C_CE)      -0.150     9.414    audio_stuff/myfifo/rptr_reg[0]
  -------------------------------------------------------------------
                         required time                          9.414    
                         arrival time                          -4.055    
  -------------------------------------------------------------------
                         slack                                  5.359    

Slack (MET) :             5.359ns  (required time - arrival time)
  Source:                 audio_stuff/myfifo/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/myfifo/rptr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 1.078ns (24.310%)  route 3.356ns (75.690%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 9.292 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.238    -0.379    audio_stuff/myfifo/clk_out2
    SLICE_X11Y106        FDRE                                         r  audio_stuff/myfifo/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.341    -0.038 r  audio_stuff/myfifo/wptr_reg[2]/Q
                         net (fo=136, routed)         2.027     1.989    audio_stuff/myfifo/wptr_reg__0[2]
    SLICE_X7Y105         LUT6 (Prop_lut6_I2_O)        0.097     2.086 r  audio_stuff/myfifo/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     2.086    audio_stuff/myfifo/empty_carry_i_3_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.403     2.489 f  audio_stuff/myfifo/empty_carry/CO[2]
                         net (fo=4, routed)           0.924     3.414    audio_stuff/myfifo/fempty
    SLICE_X9Y107         LUT3 (Prop_lut3_I2_O)        0.237     3.651 r  audio_stuff/myfifo/rptr[5]_i_2/O
                         net (fo=9, routed)           0.405     4.055    audio_stuff/myfifo/rptr[5]_i_2_n_0
    SLICE_X7Y107         FDRE                                         r  audio_stuff/myfifo/rptr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.196     9.292    audio_stuff/myfifo/clk_out2
    SLICE_X7Y107         FDRE                                         r  audio_stuff/myfifo/rptr_reg[1]/C
                         clock pessimism              0.346     9.638    
                         clock uncertainty           -0.074     9.564    
    SLICE_X7Y107         FDRE (Setup_fdre_C_CE)      -0.150     9.414    audio_stuff/myfifo/rptr_reg[1]
  -------------------------------------------------------------------
                         required time                          9.414    
                         arrival time                          -4.055    
  -------------------------------------------------------------------
                         slack                                  5.359    

Slack (MET) :             5.359ns  (required time - arrival time)
  Source:                 audio_stuff/myfifo/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/myfifo/rptr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 1.078ns (24.310%)  route 3.356ns (75.690%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 9.292 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.238    -0.379    audio_stuff/myfifo/clk_out2
    SLICE_X11Y106        FDRE                                         r  audio_stuff/myfifo/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.341    -0.038 r  audio_stuff/myfifo/wptr_reg[2]/Q
                         net (fo=136, routed)         2.027     1.989    audio_stuff/myfifo/wptr_reg__0[2]
    SLICE_X7Y105         LUT6 (Prop_lut6_I2_O)        0.097     2.086 r  audio_stuff/myfifo/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     2.086    audio_stuff/myfifo/empty_carry_i_3_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.403     2.489 f  audio_stuff/myfifo/empty_carry/CO[2]
                         net (fo=4, routed)           0.924     3.414    audio_stuff/myfifo/fempty
    SLICE_X9Y107         LUT3 (Prop_lut3_I2_O)        0.237     3.651 r  audio_stuff/myfifo/rptr[5]_i_2/O
                         net (fo=9, routed)           0.405     4.055    audio_stuff/myfifo/rptr[5]_i_2_n_0
    SLICE_X7Y107         FDRE                                         r  audio_stuff/myfifo/rptr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.196     9.292    audio_stuff/myfifo/clk_out2
    SLICE_X7Y107         FDRE                                         r  audio_stuff/myfifo/rptr_reg[2]/C
                         clock pessimism              0.346     9.638    
                         clock uncertainty           -0.074     9.564    
    SLICE_X7Y107         FDRE (Setup_fdre_C_CE)      -0.150     9.414    audio_stuff/myfifo/rptr_reg[2]
  -------------------------------------------------------------------
                         required time                          9.414    
                         arrival time                          -4.055    
  -------------------------------------------------------------------
                         slack                                  5.359    

Slack (MET) :             5.389ns  (required time - arrival time)
  Source:                 audio_stuff/myfifo/rptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/filter_controller/lpf/y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 0.788ns (17.243%)  route 3.782ns (82.757%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 9.292 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.319ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.298    -0.319    audio_stuff/myfifo/clk_out2
    SLICE_X7Y107         FDRE                                         r  audio_stuff/myfifo/rptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDRE (Prop_fdre_C_Q)         0.313    -0.006 r  audio_stuff/myfifo/rptr_reg[2]/Q
                         net (fo=71, routed)          2.783     2.777    audio_stuff/myfifo/fifo_reg_384_447_3_5/ADDRA2
    SLICE_X6Y102         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.211     2.988 r  audio_stuff/myfifo/fifo_reg_384_447_3_5/RAMA/O
                         net (fo=1, routed)           0.999     3.987    audio_stuff/myfifo/fifo_reg_384_447_3_5_n_0
    SLICE_X7Y104         LUT6 (Prop_lut6_I1_O)        0.097     4.084 r  audio_stuff/myfifo/y[3]_i_3/O
                         net (fo=1, routed)           0.000     4.084    audio_stuff/myfifo/y[3]_i_3_n_0
    SLICE_X7Y104         MUXF7 (Prop_muxf7_I1_O)      0.167     4.251 r  audio_stuff/myfifo/y_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     4.251    audio_stuff/filter_controller/lpf/D[3]
    SLICE_X7Y104         FDRE                                         r  audio_stuff/filter_controller/lpf/y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.196     9.292    audio_stuff/filter_controller/lpf/clk_out2
    SLICE_X7Y104         FDRE                                         r  audio_stuff/filter_controller/lpf/y_reg[3]/C
                         clock pessimism              0.364     9.656    
                         clock uncertainty           -0.074     9.582    
    SLICE_X7Y104         FDRE (Setup_fdre_C_D)        0.057     9.639    audio_stuff/filter_controller/lpf/y_reg[3]
  -------------------------------------------------------------------
                         required time                          9.639    
                         arrival time                          -4.251    
  -------------------------------------------------------------------
                         slack                                  5.389    

Slack (MET) :             5.445ns  (required time - arrival time)
  Source:                 audio_stuff/myfifo/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/myfifo/rptr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 1.078ns (25.761%)  route 3.107ns (74.239%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 9.292 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.238    -0.379    audio_stuff/myfifo/clk_out2
    SLICE_X11Y106        FDRE                                         r  audio_stuff/myfifo/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.341    -0.038 r  audio_stuff/myfifo/wptr_reg[2]/Q
                         net (fo=136, routed)         2.027     1.989    audio_stuff/myfifo/wptr_reg__0[2]
    SLICE_X7Y105         LUT6 (Prop_lut6_I2_O)        0.097     2.086 r  audio_stuff/myfifo/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     2.086    audio_stuff/myfifo/empty_carry_i_3_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.403     2.489 r  audio_stuff/myfifo/empty_carry/CO[2]
                         net (fo=4, routed)           0.669     3.158    audio_stuff/myfifo/fempty
    SLICE_X9Y107         LUT4 (Prop_lut4_I1_O)        0.237     3.395 r  audio_stuff/myfifo/rptr[5]_i_1/O
                         net (fo=9, routed)           0.411     3.806    audio_stuff/myfifo/rptr[5]_i_1_n_0
    SLICE_X7Y107         FDRE                                         r  audio_stuff/myfifo/rptr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.196     9.292    audio_stuff/myfifo/clk_out2
    SLICE_X7Y107         FDRE                                         r  audio_stuff/myfifo/rptr_reg[0]/C
                         clock pessimism              0.346     9.638    
                         clock uncertainty           -0.074     9.564    
    SLICE_X7Y107         FDRE (Setup_fdre_C_R)       -0.314     9.250    audio_stuff/myfifo/rptr_reg[0]
  -------------------------------------------------------------------
                         required time                          9.250    
                         arrival time                          -3.806    
  -------------------------------------------------------------------
                         slack                                  5.445    

Slack (MET) :             5.445ns  (required time - arrival time)
  Source:                 audio_stuff/myfifo/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/myfifo/rptr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 1.078ns (25.761%)  route 3.107ns (74.239%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 9.292 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.238    -0.379    audio_stuff/myfifo/clk_out2
    SLICE_X11Y106        FDRE                                         r  audio_stuff/myfifo/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.341    -0.038 r  audio_stuff/myfifo/wptr_reg[2]/Q
                         net (fo=136, routed)         2.027     1.989    audio_stuff/myfifo/wptr_reg__0[2]
    SLICE_X7Y105         LUT6 (Prop_lut6_I2_O)        0.097     2.086 r  audio_stuff/myfifo/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     2.086    audio_stuff/myfifo/empty_carry_i_3_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.403     2.489 r  audio_stuff/myfifo/empty_carry/CO[2]
                         net (fo=4, routed)           0.669     3.158    audio_stuff/myfifo/fempty
    SLICE_X9Y107         LUT4 (Prop_lut4_I1_O)        0.237     3.395 r  audio_stuff/myfifo/rptr[5]_i_1/O
                         net (fo=9, routed)           0.411     3.806    audio_stuff/myfifo/rptr[5]_i_1_n_0
    SLICE_X7Y107         FDRE                                         r  audio_stuff/myfifo/rptr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.196     9.292    audio_stuff/myfifo/clk_out2
    SLICE_X7Y107         FDRE                                         r  audio_stuff/myfifo/rptr_reg[1]/C
                         clock pessimism              0.346     9.638    
                         clock uncertainty           -0.074     9.564    
    SLICE_X7Y107         FDRE (Setup_fdre_C_R)       -0.314     9.250    audio_stuff/myfifo/rptr_reg[1]
  -------------------------------------------------------------------
                         required time                          9.250    
                         arrival time                          -3.806    
  -------------------------------------------------------------------
                         slack                                  5.445    

Slack (MET) :             5.445ns  (required time - arrival time)
  Source:                 audio_stuff/myfifo/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/myfifo/rptr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 1.078ns (25.761%)  route 3.107ns (74.239%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 9.292 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.238    -0.379    audio_stuff/myfifo/clk_out2
    SLICE_X11Y106        FDRE                                         r  audio_stuff/myfifo/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.341    -0.038 r  audio_stuff/myfifo/wptr_reg[2]/Q
                         net (fo=136, routed)         2.027     1.989    audio_stuff/myfifo/wptr_reg__0[2]
    SLICE_X7Y105         LUT6 (Prop_lut6_I2_O)        0.097     2.086 r  audio_stuff/myfifo/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     2.086    audio_stuff/myfifo/empty_carry_i_3_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.403     2.489 r  audio_stuff/myfifo/empty_carry/CO[2]
                         net (fo=4, routed)           0.669     3.158    audio_stuff/myfifo/fempty
    SLICE_X9Y107         LUT4 (Prop_lut4_I1_O)        0.237     3.395 r  audio_stuff/myfifo/rptr[5]_i_1/O
                         net (fo=9, routed)           0.411     3.806    audio_stuff/myfifo/rptr[5]_i_1_n_0
    SLICE_X7Y107         FDRE                                         r  audio_stuff/myfifo/rptr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.196     9.292    audio_stuff/myfifo/clk_out2
    SLICE_X7Y107         FDRE                                         r  audio_stuff/myfifo/rptr_reg[2]/C
                         clock pessimism              0.346     9.638    
                         clock uncertainty           -0.074     9.564    
    SLICE_X7Y107         FDRE (Setup_fdre_C_R)       -0.314     9.250    audio_stuff/myfifo/rptr_reg[2]
  -------------------------------------------------------------------
                         required time                          9.250    
                         arrival time                          -3.806    
  -------------------------------------------------------------------
                         slack                                  5.445    

Slack (MET) :             5.481ns  (required time - arrival time)
  Source:                 audio_stuff/myfifo/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/myfifo/rptr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 1.078ns (25.244%)  route 3.192ns (74.756%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 9.233 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.238    -0.379    audio_stuff/myfifo/clk_out2
    SLICE_X11Y106        FDRE                                         r  audio_stuff/myfifo/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.341    -0.038 r  audio_stuff/myfifo/wptr_reg[2]/Q
                         net (fo=136, routed)         2.027     1.989    audio_stuff/myfifo/wptr_reg__0[2]
    SLICE_X7Y105         LUT6 (Prop_lut6_I2_O)        0.097     2.086 r  audio_stuff/myfifo/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     2.086    audio_stuff/myfifo/empty_carry_i_3_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.403     2.489 f  audio_stuff/myfifo/empty_carry/CO[2]
                         net (fo=4, routed)           0.924     3.414    audio_stuff/myfifo/fempty
    SLICE_X9Y107         LUT3 (Prop_lut3_I2_O)        0.237     3.651 r  audio_stuff/myfifo/rptr[5]_i_2/O
                         net (fo=9, routed)           0.241     3.891    audio_stuff/myfifo/rptr[5]_i_2_n_0
    SLICE_X11Y107        FDRE                                         r  audio_stuff/myfifo/rptr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.137     9.233    audio_stuff/myfifo/clk_out2
    SLICE_X11Y107        FDRE                                         r  audio_stuff/myfifo/rptr_reg[3]/C
                         clock pessimism              0.363     9.596    
                         clock uncertainty           -0.074     9.522    
    SLICE_X11Y107        FDRE (Setup_fdre_C_CE)      -0.150     9.372    audio_stuff/myfifo/rptr_reg[3]
  -------------------------------------------------------------------
                         required time                          9.372    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                  5.481    

Slack (MET) :             5.481ns  (required time - arrival time)
  Source:                 audio_stuff/myfifo/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/myfifo/rptr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 1.078ns (25.244%)  route 3.192ns (74.756%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 9.233 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.238    -0.379    audio_stuff/myfifo/clk_out2
    SLICE_X11Y106        FDRE                                         r  audio_stuff/myfifo/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.341    -0.038 r  audio_stuff/myfifo/wptr_reg[2]/Q
                         net (fo=136, routed)         2.027     1.989    audio_stuff/myfifo/wptr_reg__0[2]
    SLICE_X7Y105         LUT6 (Prop_lut6_I2_O)        0.097     2.086 r  audio_stuff/myfifo/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     2.086    audio_stuff/myfifo/empty_carry_i_3_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.403     2.489 f  audio_stuff/myfifo/empty_carry/CO[2]
                         net (fo=4, routed)           0.924     3.414    audio_stuff/myfifo/fempty
    SLICE_X9Y107         LUT3 (Prop_lut3_I2_O)        0.237     3.651 r  audio_stuff/myfifo/rptr[5]_i_2/O
                         net (fo=9, routed)           0.241     3.891    audio_stuff/myfifo/rptr[5]_i_2_n_0
    SLICE_X11Y107        FDRE                                         r  audio_stuff/myfifo/rptr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.137     9.233    audio_stuff/myfifo/clk_out2
    SLICE_X11Y107        FDRE                                         r  audio_stuff/myfifo/rptr_reg[4]/C
                         clock pessimism              0.363     9.596    
                         clock uncertainty           -0.074     9.522    
    SLICE_X11Y107        FDRE (Setup_fdre_C_CE)      -0.150     9.372    audio_stuff/myfifo/rptr_reg[4]
  -------------------------------------------------------------------
                         required time                          9.372    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                  5.481    

Slack (MET) :             5.481ns  (required time - arrival time)
  Source:                 audio_stuff/myfifo/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/myfifo/rptr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 1.078ns (25.244%)  route 3.192ns (74.756%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 9.233 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.238    -0.379    audio_stuff/myfifo/clk_out2
    SLICE_X11Y106        FDRE                                         r  audio_stuff/myfifo/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.341    -0.038 r  audio_stuff/myfifo/wptr_reg[2]/Q
                         net (fo=136, routed)         2.027     1.989    audio_stuff/myfifo/wptr_reg__0[2]
    SLICE_X7Y105         LUT6 (Prop_lut6_I2_O)        0.097     2.086 r  audio_stuff/myfifo/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     2.086    audio_stuff/myfifo/empty_carry_i_3_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.403     2.489 f  audio_stuff/myfifo/empty_carry/CO[2]
                         net (fo=4, routed)           0.924     3.414    audio_stuff/myfifo/fempty
    SLICE_X9Y107         LUT3 (Prop_lut3_I2_O)        0.237     3.651 r  audio_stuff/myfifo/rptr[5]_i_2/O
                         net (fo=9, routed)           0.241     3.891    audio_stuff/myfifo/rptr[5]_i_2_n_0
    SLICE_X11Y107        FDRE                                         r  audio_stuff/myfifo/rptr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.137     9.233    audio_stuff/myfifo/clk_out2
    SLICE_X11Y107        FDRE                                         r  audio_stuff/myfifo/rptr_reg[5]/C
                         clock pessimism              0.363     9.596    
                         clock uncertainty           -0.074     9.522    
    SLICE_X11Y107        FDRE (Setup_fdre_C_CE)      -0.150     9.372    audio_stuff/myfifo/rptr_reg[5]
  -------------------------------------------------------------------
                         required time                          9.372    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                  5.481    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 audio_stuff/filter_bram_addra_filter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/filter_bram_addra_filter_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.694%)  route 0.093ns (33.306%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.598    -0.566    audio_stuff/clk_out2
    SLICE_X3Y105         FDRE                                         r  audio_stuff/filter_bram_addra_filter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  audio_stuff/filter_bram_addra_filter_reg_reg[0]/Q
                         net (fo=8, routed)           0.093    -0.332    audio_stuff/filter_bram_addra_filter_reg_reg__0[0]
    SLICE_X2Y105         LUT6 (Prop_lut6_I2_O)        0.045    -0.287 r  audio_stuff/filter_bram_addra_filter_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    audio_stuff/p_0_in__2[5]
    SLICE_X2Y105         FDRE                                         r  audio_stuff/filter_bram_addra_filter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.871    -0.802    audio_stuff/clk_out2
    SLICE_X2Y105         FDRE                                         r  audio_stuff/filter_bram_addra_filter_reg_reg[5]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X2Y105         FDRE (Hold_fdre_C_D)         0.121    -0.432    audio_stuff/filter_bram_addra_filter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.tw_addr_gen/output_cnt.reg_next_start/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (59.997%)  route 0.109ns (40.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.592    -0.572    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.tw_addr_gen/aclk
    SLICE_X2Y117         FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.tw_addr_gen/output_cnt.reg_next_start/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.tw_addr_gen/output_cnt.reg_next_start/Q
                         net (fo=1, routed)           0.109    -0.299    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/d[0]
    SLICE_X2Y118         SRLC32E                                      r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.862    -0.811    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/clk
    SLICE_X2Y118         SRLC32E                                      r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/CLK
                         clock pessimism              0.252    -0.559    
    SLICE_X2Y118         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.444    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/axis_register_slice_2/inst/axisc_register_slice_0/NO_READY.m_valid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.775%)  route 0.107ns (43.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.596    -0.568    audio_stuff/my_fft/axis_register_slice_2/inst/axisc_register_slice_0/aclk
    SLICE_X3Y110         FDRE                                         r  audio_stuff/my_fft/axis_register_slice_2/inst/axisc_register_slice_0/NO_READY.m_valid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  audio_stuff/my_fft/axis_register_slice_2/inst/axisc_register_slice_0/NO_READY.m_valid_r_reg/Q
                         net (fo=1, routed)           0.107    -0.320    audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/s_axis_cartesian_tvalid
    SLICE_X3Y109         FDRE                                         r  audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.870    -0.803    audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X3Y109         FDRE                                         r  audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X3Y109         FDRE (Hold_fdre_C_D)         0.075    -0.476    audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 box/edge_detection/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            box/edge_detection/x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.731%)  route 0.111ns (37.269%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.566    -0.598    box/edge_detection/clk_out2
    SLICE_X31Y101        FDRE                                         r  box/edge_detection/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  box/edge_detection/x_reg[0]/Q
                         net (fo=8, routed)           0.111    -0.347    box/edge_detection/x_reg_n_0_[0]
    SLICE_X30Y101        LUT3 (Prop_lut3_I1_O)        0.045    -0.302 r  box/edge_detection/x[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    box/edge_detection/x[1]_i_1_n_0
    SLICE_X30Y101        FDRE                                         r  box/edge_detection/x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.837    -0.836    box/edge_detection/clk_out2
    SLICE_X30Y101        FDRE                                         r  box/edge_detection/x_reg[1]/C
                         clock pessimism              0.251    -0.585    
    SLICE_X30Y101        FDRE (Hold_fdre_C_D)         0.120    -0.465    box/edge_detection/x_reg[1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[10].pipe_reg[10][0]_srl9/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.041%)  route 0.113ns (46.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.597    -0.567    audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X3Y109         FDRE                                         r  audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.113    -0.326    audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/first_q
    SLICE_X2Y109         SRL16E                                       r  audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[10].pipe_reg[10][0]_srl9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.870    -0.803    audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X2Y109         SRL16E                                       r  audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[10].pipe_reg[10][0]_srl9/CLK
                         clock pessimism              0.249    -0.554    
    SLICE_X2Y109         SRL16E (Hold_srl16e_CLK_D)
                                                      0.061    -0.493    audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[10].pipe_reg[10][0]_srl9
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 box/edge_detection/y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            box/edge_detection/y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.454%)  route 0.138ns (42.546%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.566    -0.598    box/edge_detection/clk_out2
    SLICE_X29Y104        FDRE                                         r  box/edge_detection/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  box/edge_detection/y_reg[6]/Q
                         net (fo=5, routed)           0.138    -0.319    box/edge_detection/y_reg_n_0_[6]
    SLICE_X30Y105        LUT5 (Prop_lut5_I1_O)        0.045    -0.274 r  box/edge_detection/y[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    box/edge_detection/y[7]_i_1_n_0
    SLICE_X30Y105        FDRE                                         r  box/edge_detection/y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.836    -0.837    box/edge_detection/clk_out2
    SLICE_X30Y105        FDRE                                         r  box/edge_detection/y_reg[7]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X30Y105        FDRE (Hold_fdre_C_D)         0.120    -0.442    box/edge_detection/y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 audio_stuff/myfifo/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_0_63_6_6/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.104%)  route 0.298ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.569    -0.595    audio_stuff/myfifo/clk_out2
    SLICE_X11Y106        FDRE                                         r  audio_stuff/myfifo/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  audio_stuff/myfifo/wptr_reg[2]/Q
                         net (fo=136, routed)         0.298    -0.156    audio_stuff/myfifo/fifo_reg_0_63_6_6/A2
    SLICE_X10Y104        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_6_6/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.840    -0.833    audio_stuff/myfifo/fifo_reg_0_63_6_6/WCLK
    SLICE_X10Y104        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_6_6/DP/CLK
                         clock pessimism              0.254    -0.579    
    SLICE_X10Y104        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.325    audio_stuff/myfifo/fifo_reg_0_63_6_6/DP
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 audio_stuff/myfifo/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_0_63_6_6/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.104%)  route 0.298ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.569    -0.595    audio_stuff/myfifo/clk_out2
    SLICE_X11Y106        FDRE                                         r  audio_stuff/myfifo/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  audio_stuff/myfifo/wptr_reg[2]/Q
                         net (fo=136, routed)         0.298    -0.156    audio_stuff/myfifo/fifo_reg_0_63_6_6/A2
    SLICE_X10Y104        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_6_6/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.840    -0.833    audio_stuff/myfifo/fifo_reg_0_63_6_6/WCLK
    SLICE_X10Y104        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_6_6/SP/CLK
                         clock pessimism              0.254    -0.579    
    SLICE_X10Y104        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.325    audio_stuff/myfifo/fifo_reg_0_63_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 audio_stuff/myfifo/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_0_63_7_7/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.104%)  route 0.298ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.569    -0.595    audio_stuff/myfifo/clk_out2
    SLICE_X11Y106        FDRE                                         r  audio_stuff/myfifo/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  audio_stuff/myfifo/wptr_reg[2]/Q
                         net (fo=136, routed)         0.298    -0.156    audio_stuff/myfifo/fifo_reg_0_63_7_7/A2
    SLICE_X10Y104        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_7_7/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.840    -0.833    audio_stuff/myfifo/fifo_reg_0_63_7_7/WCLK
    SLICE_X10Y104        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_7_7/DP/CLK
                         clock pessimism              0.254    -0.579    
    SLICE_X10Y104        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.325    audio_stuff/myfifo/fifo_reg_0_63_7_7/DP
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 audio_stuff/myfifo/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_0_63_7_7/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.104%)  route 0.298ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.569    -0.595    audio_stuff/myfifo/clk_out2
    SLICE_X11Y106        FDRE                                         r  audio_stuff/myfifo/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  audio_stuff/myfifo/wptr_reg[2]/Q
                         net (fo=136, routed)         0.298    -0.156    audio_stuff/myfifo/fifo_reg_0_63_7_7/A2
    SLICE_X10Y104        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_7_7/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.840    -0.833    audio_stuff/myfifo/fifo_reg_0_63_7_7/WCLK
    SLICE_X10Y104        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_7_7/SP/CLK
                         clock pessimism              0.254    -0.579    
    SLICE_X10Y104        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.325    audio_stuff/myfifo/fifo_reg_0_63_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_manager_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clocker/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   clocker/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y109     audio_stuff/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y107     audio_stuff/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y107     audio_stuff/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y116     audio_stuff/audio_at32khz/PWM_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y106     audio_stuff/audio_at32khz/pwm_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y106     audio_stuff/audio_at32khz/pwm_counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y106     audio_stuff/audio_at32khz/pwm_counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y106     audio_stuff/audio_at32khz/pwm_counter_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X10Y102    audio_stuff/myfifo/fifo_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X10Y102    audio_stuff/myfifo/fifo_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X10Y102    audio_stuff/myfifo/fifo_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X10Y102    audio_stuff/myfifo/fifo_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X6Y103     audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X6Y103     audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X6Y103     audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X6Y103     audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X10Y104    audio_stuff/myfifo/fifo_reg_0_63_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X10Y104    audio_stuff/myfifo/fifo_reg_0_63_6_6/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X10Y102    audio_stuff/myfifo/fifo_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X10Y102    audio_stuff/myfifo/fifo_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X10Y102    audio_stuff/myfifo/fifo_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X10Y102    audio_stuff/myfifo/fifo_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X12Y102    audio_stuff/myfifo/fifo_reg_128_191_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X12Y102    audio_stuff/myfifo/fifo_reg_128_191_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X12Y102    audio_stuff/myfifo/fifo_reg_128_191_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X12Y102    audio_stuff/myfifo/fifo_reg_128_191_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X8Y101     audio_stuff/myfifo/fifo_reg_192_255_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X8Y101     audio_stuff/myfifo/fifo_reg_192_255_0_2/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_manager_1
  To Clock:  clkfbout_clk_manager_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_manager_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clocker/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y18   clocker/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_manager
  To Clock:  clk_out1_clk_manager

Setup :            0  Failing Endpoints,  Worst Slack        2.142ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.142ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        7.068ns  (logic 0.454ns (6.423%)  route 6.614ns (93.577%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.566ns = ( 39.434 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.362ns = ( 29.638 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.254    29.638    box/edge_detection/clk_out2
    SLICE_X33Y91         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.341    29.979 r  box/edge_detection/pic_memory_addr_reg[5]/Q
                         net (fo=4, routed)           0.760    30.739    box/separate/Q[5]
    SLICE_X29Y88         LUT3 (Prop_lut3_I2_O)        0.113    30.852 r  box/separate/frame_buffer_1_i_14/O
                         net (fo=75, routed)          5.854    36.706    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/addrb[5]
    RAMB36_X2Y39         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.338    39.434    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/clkb
    RAMB36_X2Y39         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.654    
                         clock uncertainty           -0.215    39.440    
    RAMB36_X2Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.592    38.848    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.848    
                         arrival time                         -36.706    
  -------------------------------------------------------------------
                         slack                                  2.142    

Slack (MET) :             2.283ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        6.929ns  (logic 0.445ns (6.422%)  route 6.484ns (93.578%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.567ns = ( 39.433 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.363ns = ( 29.637 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.253    29.637    box/edge_detection/clk_out2
    SLICE_X31Y89         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_fdre_C_Q)         0.341    29.978 r  box/edge_detection/pic_memory_addr_reg[6]/Q
                         net (fo=4, routed)           0.852    30.829    box/separate/Q[6]
    SLICE_X33Y89         LUT3 (Prop_lut3_I2_O)        0.104    30.933 r  box/separate/frame_buffer_1_i_13/O
                         net (fo=75, routed)          5.633    36.566    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/addrb[6]
    RAMB36_X2Y38         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.337    39.433    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/clkb
    RAMB36_X2Y38         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.653    
                         clock uncertainty           -0.215    39.439    
    RAMB36_X2Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.590    38.849    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.849    
                         arrival time                         -36.566    
  -------------------------------------------------------------------
                         slack                                  2.283    

Slack (MET) :             2.319ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        6.848ns  (logic 0.452ns (6.601%)  route 6.396ns (93.399%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.607ns = ( 39.393 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.360ns = ( 29.640 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.257    29.640    box/edge_detection/clk_out2
    SLICE_X29Y90         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.341    29.981 r  box/edge_detection/pic_memory_addr_reg[9]/Q
                         net (fo=6, routed)           0.806    30.786    box/separate/Q[9]
    SLICE_X29Y90         LUT3 (Prop_lut3_I2_O)        0.111    30.897 r  box/separate/frame_buffer_1_i_10/O
                         net (fo=75, routed)          5.590    36.487    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/addrb[9]
    RAMB36_X1Y38         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.297    39.393    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/clkb
    RAMB36_X1Y38         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.613    
                         clock uncertainty           -0.215    39.399    
    RAMB36_X1Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.592    38.807    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.807    
                         arrival time                         -36.487    
  -------------------------------------------------------------------
                         slack                                  2.319    

Slack (MET) :             2.340ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        6.830ns  (logic 0.454ns (6.647%)  route 6.376ns (93.353%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.606ns = ( 39.394 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.362ns = ( 29.638 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.254    29.638    box/edge_detection/clk_out2
    SLICE_X33Y91         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.341    29.979 r  box/edge_detection/pic_memory_addr_reg[5]/Q
                         net (fo=4, routed)           0.760    30.739    box/separate/Q[5]
    SLICE_X29Y88         LUT3 (Prop_lut3_I2_O)        0.113    30.852 r  box/separate/frame_buffer_1_i_14/O
                         net (fo=75, routed)          5.616    36.467    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/addrb[5]
    RAMB36_X1Y39         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.298    39.394    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/clkb
    RAMB36_X1Y39         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.614    
                         clock uncertainty           -0.215    39.400    
    RAMB36_X1Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.592    38.808    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.808    
                         arrival time                         -36.467    
  -------------------------------------------------------------------
                         slack                                  2.340    

Slack (MET) :             2.361ns  (required time - arrival time)
  Source:                 box/edge_detection/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        7.080ns  (logic 0.587ns (8.291%)  route 6.493ns (91.709%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.602ns = ( 39.398 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.385ns = ( 29.615 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.232    29.615    box/edge_detection/clk_out2
    SLICE_X34Y101        FDRE                                         r  box/edge_detection/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.393    30.008 r  box/edge_detection/done_reg/Q
                         net (fo=56, routed)          1.326    31.334    box/edge_detection/sobel_done
    SLICE_X42Y87         LUT3 (Prop_lut3_I1_O)        0.097    31.431 f  box/edge_detection/xy_edge_i_4/O
                         net (fo=38, routed)          4.830    36.260    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y4           LUT2 (Prop_lut2_I1_O)        0.097    36.357 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_15/O
                         net (fo=1, routed)           0.337    36.695    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_8
    RAMB36_X0Y0          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.302    39.398    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.220    39.619    
                         clock uncertainty           -0.215    39.404    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.348    39.056    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.056    
                         arrival time                         -36.695    
  -------------------------------------------------------------------
                         slack                                  2.361    

Slack (MET) :             2.392ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        6.777ns  (logic 0.454ns (6.699%)  route 6.323ns (93.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.607ns = ( 39.393 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.362ns = ( 29.638 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.254    29.638    box/edge_detection/clk_out2
    SLICE_X33Y91         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.341    29.979 r  box/edge_detection/pic_memory_addr_reg[5]/Q
                         net (fo=4, routed)           0.760    30.739    box/separate/Q[5]
    SLICE_X29Y88         LUT3 (Prop_lut3_I2_O)        0.113    30.852 r  box/separate/frame_buffer_1_i_14/O
                         net (fo=75, routed)          5.563    36.415    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/addrb[5]
    RAMB36_X1Y38         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.297    39.393    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/clkb
    RAMB36_X1Y38         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.613    
                         clock uncertainty           -0.215    39.399    
    RAMB36_X1Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.592    38.807    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.807    
                         arrival time                         -36.415    
  -------------------------------------------------------------------
                         slack                                  2.392    

Slack (MET) :             2.395ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        6.822ns  (logic 0.452ns (6.626%)  route 6.370ns (93.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.566ns = ( 39.434 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.361ns = ( 29.639 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.256    29.639    box/edge_detection/clk_out2
    SLICE_X29Y89         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDRE (Prop_fdre_C_Q)         0.341    29.980 r  box/edge_detection/pic_memory_addr_reg[4]/Q
                         net (fo=4, routed)           0.475    30.454    box/separate/Q[4]
    SLICE_X28Y88         LUT3 (Prop_lut3_I2_O)        0.111    30.565 r  box/separate/frame_buffer_1_i_15/O
                         net (fo=75, routed)          5.895    36.460    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/addrb[4]
    RAMB36_X2Y39         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.338    39.434    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/clkb
    RAMB36_X2Y39         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.654    
                         clock uncertainty           -0.215    39.440    
    RAMB36_X2Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.584    38.856    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.856    
                         arrival time                         -36.460    
  -------------------------------------------------------------------
                         slack                                  2.395    

Slack (MET) :             2.409ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        6.756ns  (logic 0.454ns (6.720%)  route 6.302ns (93.280%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.611ns = ( 39.389 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.362ns = ( 29.638 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.254    29.638    box/edge_detection/clk_out2
    SLICE_X33Y91         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.341    29.979 r  box/edge_detection/pic_memory_addr_reg[5]/Q
                         net (fo=4, routed)           0.760    30.739    box/separate/Q[5]
    SLICE_X29Y88         LUT3 (Prop_lut3_I2_O)        0.113    30.852 r  box/separate/frame_buffer_1_i_14/O
                         net (fo=75, routed)          5.542    36.394    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/addrb[5]
    RAMB36_X1Y37         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.293    39.389    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/clkb
    RAMB36_X1Y37         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.609    
                         clock uncertainty           -0.215    39.395    
    RAMB36_X1Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.592    38.803    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.803    
                         arrival time                         -36.394    
  -------------------------------------------------------------------
                         slack                                  2.409    

Slack (MET) :             2.416ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        6.793ns  (logic 0.506ns (7.449%)  route 6.287ns (92.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.566ns = ( 39.434 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.364ns = ( 29.636 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.252    29.636    box/edge_detection/clk_out2
    SLICE_X34Y90         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.393    30.029 r  box/edge_detection/pic_memory_addr_reg[11]/Q
                         net (fo=5, routed)           0.589    30.618    box/separate/Q[11]
    SLICE_X34Y90         LUT3 (Prop_lut3_I2_O)        0.113    30.731 r  box/separate/frame_buffer_1_i_8/O
                         net (fo=75, routed)          5.698    36.428    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/addrb[11]
    RAMB36_X2Y39         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.338    39.434    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/clkb
    RAMB36_X2Y39         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.654    
                         clock uncertainty           -0.215    39.440    
    RAMB36_X2Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.595    38.845    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.845    
                         arrival time                         -36.428    
  -------------------------------------------------------------------
                         slack                                  2.416    

Slack (MET) :             2.421ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        6.788ns  (logic 0.454ns (6.688%)  route 6.334ns (93.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.567ns = ( 39.433 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.362ns = ( 29.638 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.254    29.638    box/edge_detection/clk_out2
    SLICE_X33Y91         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.341    29.979 r  box/edge_detection/pic_memory_addr_reg[5]/Q
                         net (fo=4, routed)           0.760    30.739    box/separate/Q[5]
    SLICE_X29Y88         LUT3 (Prop_lut3_I2_O)        0.113    30.852 r  box/separate/frame_buffer_1_i_14/O
                         net (fo=75, routed)          5.574    36.426    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/addrb[5]
    RAMB36_X2Y38         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.337    39.433    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/clkb
    RAMB36_X2Y38         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.653    
                         clock uncertainty           -0.215    39.439    
    RAMB36_X2Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.592    38.847    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.847    
                         arrival time                         -36.426    
  -------------------------------------------------------------------
                         slack                                  2.421    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.110%)  route 0.555ns (74.890%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.605    -0.559    audio_stuff/clk_out2
    SLICE_X3Y98          FDRE                                         r  audio_stuff/sd_addr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  audio_stuff/sd_addr_reg[20]/Q
                         net (fo=2, routed)           0.555     0.136    sd_read_write/sd_addr_reg[11]
    SLICE_X4Y98          LUT6 (Prop_lut6_I0_O)        0.045     0.181 r  sd_read_write/cmd_out[28]_i_1/O
                         net (fo=1, routed)           0.000     0.181    sd_read_write/cmd_out_0[28]
    SLICE_X4Y98          FDRE                                         r  sd_read_write/cmd_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.875    -0.798    sd_read_write/clk_out1
    SLICE_X4Y98          FDRE                                         r  sd_read_write/cmd_out_reg[28]/C
                         clock pessimism              0.557    -0.242    
                         clock uncertainty            0.215    -0.027    
    SLICE_X4Y98          FDRE (Hold_fdre_C_D)         0.091     0.064    sd_read_write/cmd_out_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.181    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.186ns (23.971%)  route 0.590ns (76.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.605    -0.559    audio_stuff/clk_out2
    SLICE_X3Y99          FDRE                                         r  audio_stuff/sd_addr_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  audio_stuff/sd_addr_reg[21]/Q
                         net (fo=2, routed)           0.590     0.172    sd_read_write/sd_addr_reg[12]
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.045     0.217 r  sd_read_write/cmd_out[29]_i_1/O
                         net (fo=1, routed)           0.000     0.217    sd_read_write/cmd_out_0[29]
    SLICE_X2Y99          FDRE                                         r  sd_read_write/cmd_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.878    -0.795    sd_read_write/clk_out1
    SLICE_X2Y99          FDRE                                         r  sd_read_write/cmd_out_reg[29]/C
                         clock pessimism              0.557    -0.239    
                         clock uncertainty            0.215    -0.024    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.120     0.096    sd_read_write/cmd_out_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.925%)  route 0.591ns (76.075%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.605    -0.559    audio_stuff/clk_out2
    SLICE_X3Y99          FDRE                                         r  audio_stuff/sd_addr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  audio_stuff/sd_addr_reg[24]/Q
                         net (fo=2, routed)           0.591     0.173    sd_read_write/sd_addr_reg[15]
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.045     0.218 r  sd_read_write/cmd_out[32]_i_1/O
                         net (fo=1, routed)           0.000     0.218    sd_read_write/cmd_out_0[32]
    SLICE_X2Y99          FDRE                                         r  sd_read_write/cmd_out_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.878    -0.795    sd_read_write/clk_out1
    SLICE_X2Y99          FDRE                                         r  sd_read_write/cmd_out_reg[32]/C
                         clock pessimism              0.557    -0.239    
                         clock uncertainty            0.215    -0.024    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.121     0.097    sd_read_write/cmd_out_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.186ns (24.739%)  route 0.566ns (75.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.599    -0.565    audio_stuff/clk_out2
    SLICE_X3Y101         FDRE                                         r  audio_stuff/sd_addr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  audio_stuff/sd_addr_reg[29]/Q
                         net (fo=2, routed)           0.566     0.142    sd_read_write/sd_addr_reg[20]
    SLICE_X4Y100         LUT6 (Prop_lut6_I0_O)        0.045     0.187 r  sd_read_write/cmd_out[37]_i_1/O
                         net (fo=1, routed)           0.000     0.187    sd_read_write/cmd_out_0[37]
    SLICE_X4Y100         FDRE                                         r  sd_read_write/cmd_out_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.868    -0.804    sd_read_write/clk_out1
    SLICE_X4Y100         FDRE                                         r  sd_read_write/cmd_out_reg[37]/C
                         clock pessimism              0.557    -0.248    
                         clock uncertainty            0.215    -0.033    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.092     0.059    sd_read_write/cmd_out_reg[37]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.186ns (23.499%)  route 0.606ns (76.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.605    -0.559    audio_stuff/clk_out2
    SLICE_X3Y97          FDRE                                         r  audio_stuff/sd_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  audio_stuff/sd_addr_reg[15]/Q
                         net (fo=2, routed)           0.606     0.187    sd_read_write/sd_addr_reg[6]
    SLICE_X2Y97          LUT6 (Prop_lut6_I0_O)        0.045     0.232 r  sd_read_write/cmd_out[23]_i_1/O
                         net (fo=1, routed)           0.000     0.232    sd_read_write/cmd_out_0[23]
    SLICE_X2Y97          FDRE                                         r  sd_read_write/cmd_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.878    -0.795    sd_read_write/clk_out1
    SLICE_X2Y97          FDRE                                         r  sd_read_write/cmd_out_reg[23]/C
                         clock pessimism              0.557    -0.239    
                         clock uncertainty            0.215    -0.024    
    SLICE_X2Y97          FDRE (Hold_fdre_C_D)         0.121     0.097    sd_read_write/cmd_out_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.186ns (23.498%)  route 0.606ns (76.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.605    -0.559    audio_stuff/clk_out2
    SLICE_X3Y98          FDRE                                         r  audio_stuff/sd_addr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  audio_stuff/sd_addr_reg[19]/Q
                         net (fo=2, routed)           0.606     0.187    sd_read_write/sd_addr_reg[10]
    SLICE_X2Y98          LUT6 (Prop_lut6_I0_O)        0.045     0.232 r  sd_read_write/cmd_out[27]_i_1/O
                         net (fo=1, routed)           0.000     0.232    sd_read_write/cmd_out_0[27]
    SLICE_X2Y98          FDRE                                         r  sd_read_write/cmd_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.878    -0.795    sd_read_write/clk_out1
    SLICE_X2Y98          FDRE                                         r  sd_read_write/cmd_out_reg[27]/C
                         clock pessimism              0.557    -0.239    
                         clock uncertainty            0.215    -0.024    
    SLICE_X2Y98          FDRE (Hold_fdre_C_D)         0.121     0.097    sd_read_write/cmd_out_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.186ns (24.405%)  route 0.576ns (75.595%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.599    -0.565    audio_stuff/clk_out2
    SLICE_X3Y100         FDRE                                         r  audio_stuff/sd_addr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  audio_stuff/sd_addr_reg[27]/Q
                         net (fo=2, routed)           0.576     0.152    sd_read_write/sd_addr_reg[18]
    SLICE_X4Y100         LUT6 (Prop_lut6_I0_O)        0.045     0.197 r  sd_read_write/cmd_out[35]_i_1/O
                         net (fo=1, routed)           0.000     0.197    sd_read_write/cmd_out_0[35]
    SLICE_X4Y100         FDRE                                         r  sd_read_write/cmd_out_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.868    -0.804    sd_read_write/clk_out1
    SLICE_X4Y100         FDRE                                         r  sd_read_write/cmd_out_reg[35]/C
                         clock pessimism              0.557    -0.248    
                         clock uncertainty            0.215    -0.033    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.091     0.058    sd_read_write/cmd_out_reg[35]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.186ns (24.035%)  route 0.588ns (75.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.599    -0.565    audio_stuff/clk_out2
    SLICE_X3Y101         FDRE                                         r  audio_stuff/sd_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  audio_stuff/sd_addr_reg[31]/Q
                         net (fo=2, routed)           0.588     0.164    sd_read_write/sd_addr_reg[22]
    SLICE_X5Y100         LUT6 (Prop_lut6_I0_O)        0.045     0.209 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=1, routed)           0.000     0.209    sd_read_write/cmd_out_0[39]
    SLICE_X5Y100         FDRE                                         r  sd_read_write/cmd_out_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.868    -0.804    sd_read_write/clk_out1
    SLICE_X5Y100         FDRE                                         r  sd_read_write/cmd_out_reg[39]/C
                         clock pessimism              0.557    -0.248    
                         clock uncertainty            0.215    -0.033    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.091     0.058    sd_read_write/cmd_out_reg[39]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.186ns (22.639%)  route 0.636ns (77.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.605    -0.559    audio_stuff/clk_out2
    SLICE_X3Y97          FDRE                                         r  audio_stuff/sd_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  audio_stuff/sd_addr_reg[16]/Q
                         net (fo=2, routed)           0.636     0.217    sd_read_write/sd_addr_reg[7]
    SLICE_X2Y98          LUT6 (Prop_lut6_I0_O)        0.045     0.262 r  sd_read_write/cmd_out[24]_i_1/O
                         net (fo=1, routed)           0.000     0.262    sd_read_write/cmd_out_0[24]
    SLICE_X2Y98          FDRE                                         r  sd_read_write/cmd_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.878    -0.795    sd_read_write/clk_out1
    SLICE_X2Y98          FDRE                                         r  sd_read_write/cmd_out_reg[24]/C
                         clock pessimism              0.557    -0.239    
                         clock uncertainty            0.215    -0.024    
    SLICE_X2Y98          FDRE (Hold_fdre_C_D)         0.120     0.096    sd_read_write/cmd_out_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.186ns (23.470%)  route 0.606ns (76.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.599    -0.565    audio_stuff/clk_out2
    SLICE_X3Y100         FDRE                                         r  audio_stuff/sd_addr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  audio_stuff/sd_addr_reg[25]/Q
                         net (fo=2, routed)           0.606     0.182    sd_read_write/sd_addr_reg[16]
    SLICE_X1Y100         LUT6 (Prop_lut6_I0_O)        0.045     0.227 r  sd_read_write/cmd_out[33]_i_1/O
                         net (fo=1, routed)           0.000     0.227    sd_read_write/cmd_out_0[33]
    SLICE_X1Y100         FDRE                                         r  sd_read_write/cmd_out_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.872    -0.801    sd_read_write/clk_out1
    SLICE_X1Y100         FDRE                                         r  sd_read_write/cmd_out_reg[33]/C
                         clock pessimism              0.557    -0.245    
                         clock uncertainty            0.215    -0.030    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.091     0.061    sd_read_write/cmd_out_reg[33]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.166    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_manager_1
  To Clock:  clk_out1_clk_manager

Setup :            0  Failing Endpoints,  Worst Slack       27.152ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.152ns  (required time - arrival time)
  Source:                 julian_color/test_color/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        12.244ns  (logic 3.146ns (25.694%)  route 9.098ns (74.306%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.738ns = ( 39.262 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.332    -0.285    julian_color/test_color/clk_out1
    DSP48_X0Y34          DSP48E1                                      r  julian_color/test_color/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.952     2.667 f  julian_color/test_color/memory_addr0/P[15]
                         net (fo=2, routed)           1.097     3.764    box/separate/P[15]
    SLICE_X33Y91         LUT3 (Prop_lut3_I0_O)        0.097     3.861 f  box/separate/xy_edge_i_26/O
                         net (fo=39, routed)          7.429    11.290    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X52Y72         LUT3 (Prop_lut3_I1_O)        0.097    11.387 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_30/O
                         net (fo=1, routed)           0.573    11.960    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_16
    RAMB36_X1Y14         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.166    39.262    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y14         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.293    39.555    
                         clock uncertainty           -0.095    39.460    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    39.112    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.112    
                         arrival time                         -11.960    
  -------------------------------------------------------------------
                         slack                                 27.152    

Slack (MET) :             27.854ns  (required time - arrival time)
  Source:                 julian_color/test_color/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        11.460ns  (logic 3.049ns (26.605%)  route 8.411ns (73.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.743ns = ( 39.257 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.332    -0.285    julian_color/test_color/clk_out1
    DSP48_X0Y34          DSP48E1                                      r  julian_color/test_color/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.952     2.667 r  julian_color/test_color/memory_addr0/P[15]
                         net (fo=2, routed)           1.097     3.764    box/separate/P[15]
    SLICE_X33Y91         LUT3 (Prop_lut3_I0_O)        0.097     3.861 r  box/separate/xy_edge_i_26/O
                         net (fo=39, routed)          7.314    11.176    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X1Y15         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.161    39.257    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y15         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.293    39.550    
                         clock uncertainty           -0.095    39.455    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.426    39.029    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         39.029    
                         arrival time                         -11.176    
  -------------------------------------------------------------------
                         slack                                 27.854    

Slack (MET) :             28.198ns  (required time - arrival time)
  Source:                 julian_color/test_color/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        11.120ns  (logic 3.049ns (27.418%)  route 8.071ns (72.582%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.738ns = ( 39.262 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.332    -0.285    julian_color/test_color/clk_out1
    DSP48_X0Y34          DSP48E1                                      r  julian_color/test_color/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.952     2.667 r  julian_color/test_color/memory_addr0/P[15]
                         net (fo=2, routed)           1.097     3.764    box/separate/P[15]
    SLICE_X33Y91         LUT3 (Prop_lut3_I0_O)        0.097     3.861 r  box/separate/xy_edge_i_26/O
                         net (fo=39, routed)          6.975    10.836    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X1Y14         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.166    39.262    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y14         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.293    39.555    
                         clock uncertainty           -0.095    39.460    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.426    39.034    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.034    
                         arrival time                         -10.836    
  -------------------------------------------------------------------
                         slack                                 28.198    

Slack (MET) :             29.038ns  (required time - arrival time)
  Source:                 julian_color/test_color/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        10.402ns  (logic 3.049ns (29.313%)  route 7.353ns (70.687%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.602ns = ( 39.398 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.332    -0.285    julian_color/test_color/clk_out1
    DSP48_X0Y34          DSP48E1                                      r  julian_color/test_color/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      2.952     2.667 r  julian_color/test_color/memory_addr0/P[11]
                         net (fo=2, routed)           1.113     3.780    box/separate/P[11]
    SLICE_X34Y90         LUT3 (Prop_lut3_I0_O)        0.097     3.877 r  box/separate/xy_edge_i_30/O
                         net (fo=29, routed)          6.240    10.117    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X0Y0          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.302    39.398    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.293    39.691    
                         clock uncertainty           -0.095    39.597    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.442    39.155    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.155    
                         arrival time                         -10.117    
  -------------------------------------------------------------------
                         slack                                 29.038    

Slack (MET) :             29.094ns  (required time - arrival time)
  Source:                 julian_color/test_color/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        10.345ns  (logic 3.049ns (29.472%)  route 7.296ns (70.528%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.602ns = ( 39.398 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.332    -0.285    julian_color/test_color/clk_out1
    DSP48_X0Y34          DSP48E1                                      r  julian_color/test_color/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      2.952     2.667 r  julian_color/test_color/memory_addr0/P[8]
                         net (fo=2, routed)           1.072     3.740    box/separate/P[8]
    SLICE_X29Y88         LUT3 (Prop_lut3_I0_O)        0.097     3.837 r  box/separate/xy_edge_i_33/O
                         net (fo=29, routed)          6.224    10.061    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y0          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.302    39.398    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.293    39.691    
                         clock uncertainty           -0.095    39.597    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.442    39.155    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.155    
                         arrival time                         -10.061    
  -------------------------------------------------------------------
                         slack                                 29.094    

Slack (MET) :             29.117ns  (required time - arrival time)
  Source:                 julian_color/test_color/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        10.324ns  (logic 3.049ns (29.533%)  route 7.275ns (70.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.616ns = ( 39.384 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.332    -0.285    julian_color/test_color/clk_out1
    DSP48_X0Y34          DSP48E1                                      r  julian_color/test_color/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.952     2.667 r  julian_color/test_color/memory_addr0/P[15]
                         net (fo=2, routed)           1.097     3.764    box/separate/P[15]
    SLICE_X33Y91         LUT3 (Prop_lut3_I0_O)        0.097     3.861 r  box/separate/xy_edge_i_26/O
                         net (fo=39, routed)          6.178    10.040    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X1Y8          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.288    39.384    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.293    39.677    
                         clock uncertainty           -0.095    39.583    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.426    39.157    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         39.157    
                         arrival time                         -10.040    
  -------------------------------------------------------------------
                         slack                                 29.117    

Slack (MET) :             29.132ns  (required time - arrival time)
  Source:                 julian_color/test_color/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        10.305ns  (logic 3.049ns (29.588%)  route 7.256ns (70.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.620ns = ( 39.380 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.332    -0.285    julian_color/test_color/clk_out1
    DSP48_X0Y34          DSP48E1                                      r  julian_color/test_color/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.952     2.667 r  julian_color/test_color/memory_addr0/P[15]
                         net (fo=2, routed)           1.097     3.764    box/separate/P[15]
    SLICE_X33Y91         LUT3 (Prop_lut3_I0_O)        0.097     3.861 r  box/separate/xy_edge_i_26/O
                         net (fo=39, routed)          6.159    10.020    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X1Y7          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.284    39.380    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.293    39.673    
                         clock uncertainty           -0.095    39.579    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.426    39.153    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.153    
                         arrival time                         -10.020    
  -------------------------------------------------------------------
                         slack                                 29.132    

Slack (MET) :             29.291ns  (required time - arrival time)
  Source:                 julian_color/test_color/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        10.148ns  (logic 3.049ns (30.045%)  route 7.099ns (69.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.602ns = ( 39.398 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.332    -0.285    julian_color/test_color/clk_out1
    DSP48_X0Y34          DSP48E1                                      r  julian_color/test_color/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      2.952     2.667 r  julian_color/test_color/memory_addr0/P[6]
                         net (fo=2, routed)           1.099     3.766    box/separate/P[6]
    SLICE_X33Y89         LUT3 (Prop_lut3_I0_O)        0.097     3.863 r  box/separate/xy_edge_i_35/O
                         net (fo=29, routed)          6.000     9.863    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y0          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.302    39.398    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.293    39.691    
                         clock uncertainty           -0.095    39.597    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.442    39.155    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.155    
                         arrival time                          -9.863    
  -------------------------------------------------------------------
                         slack                                 29.291    

Slack (MET) :             29.317ns  (required time - arrival time)
  Source:                 julian_color/test_color/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        9.968ns  (logic 3.055ns (30.647%)  route 6.913ns (69.353%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.607ns = ( 39.393 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.332    -0.285    julian_color/test_color/clk_out1
    DSP48_X0Y34          DSP48E1                                      r  julian_color/test_color/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      2.952     2.667 r  julian_color/test_color/memory_addr0/P[7]
                         net (fo=2, routed)           1.097     3.764    box/separate/P[7]
    SLICE_X33Y89         LUT3 (Prop_lut3_I0_O)        0.103     3.867 r  box/separate/frame_buffer_1_i_12/O
                         net (fo=75, routed)          5.817     9.684    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/addrb[7]
    RAMB36_X1Y38         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.297    39.393    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/clkb
    RAMB36_X1Y38         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.680    
                         clock uncertainty           -0.095    39.586    
    RAMB36_X1Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.585    39.001    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.001    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                 29.317    

Slack (MET) :             29.318ns  (required time - arrival time)
  Source:                 julian_color/test_color/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        10.122ns  (logic 3.049ns (30.123%)  route 7.073ns (69.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.602ns = ( 39.398 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.332    -0.285    julian_color/test_color/clk_out1
    DSP48_X0Y34          DSP48E1                                      r  julian_color/test_color/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      2.952     2.667 r  julian_color/test_color/memory_addr0/P[11]
                         net (fo=2, routed)           1.113     3.780    box/separate/P[11]
    SLICE_X34Y90         LUT3 (Prop_lut3_I0_O)        0.097     3.877 r  box/separate/xy_edge_i_30/O
                         net (fo=29, routed)          5.960     9.837    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X0Y1          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.302    39.398    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.293    39.691    
                         clock uncertainty           -0.095    39.597    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.442    39.155    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         39.155    
                         arrival time                          -9.837    
  -------------------------------------------------------------------
                         slack                                 29.318    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 box/skinny_edge/pixel8_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/skinny_edge/pixel7_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.032%)  route 0.100ns (34.968%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.572    -0.592    box/skinny_edge/clk_out1
    SLICE_X31Y98         FDRE                                         r  box/skinny_edge/pixel8_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  box/skinny_edge/pixel8_reg[2]/Q
                         net (fo=2, routed)           0.100    -0.351    box/skinny_edge/pixel8_reg_n_0_[2]
    SLICE_X30Y98         LUT5 (Prop_lut5_I2_O)        0.045    -0.306 r  box/skinny_edge/pixel7[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    box/skinny_edge/pixel7[2]_i_1_n_0
    SLICE_X30Y98         FDRE                                         r  box/skinny_edge/pixel7_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.843    -0.830    box/skinny_edge/clk_out1
    SLICE_X30Y98         FDRE                                         r  box/skinny_edge/pixel7_reg[2]/C
                         clock pessimism              0.251    -0.579    
                         clock uncertainty            0.095    -0.485    
    SLICE_X30Y98         FDRE (Hold_fdre_C_D)         0.121    -0.364    box/skinny_edge/pixel7_reg[2]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.190ns (66.529%)  route 0.096ns (33.471%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.603    -0.561    sd_read_write/clk_out1
    SLICE_X5Y96          FDRE                                         r  sd_read_write/cmd_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  sd_read_write/cmd_out_reg[12]/Q
                         net (fo=1, routed)           0.096    -0.325    sd_read_write/cmd_out[12]
    SLICE_X4Y96          LUT4 (Prop_lut4_I3_O)        0.049    -0.276 r  sd_read_write/cmd_out[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    sd_read_write/cmd_out[13]_i_1_n_0
    SLICE_X4Y96          FDRE                                         r  sd_read_write/cmd_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.874    -0.799    sd_read_write/clk_out1
    SLICE_X4Y96          FDRE                                         r  sd_read_write/cmd_out_reg[13]/C
                         clock pessimism              0.251    -0.548    
                         clock uncertainty            0.095    -0.454    
    SLICE_X4Y96          FDRE (Hold_fdre_C_D)         0.107    -0.347    sd_read_write/cmd_out_reg[13]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 sd_read_write/recv_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.576%)  route 0.117ns (45.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.598    -0.566    sd_read_write/clk_out1
    SLICE_X7Y100         FDRE                                         r  sd_read_write/recv_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  sd_read_write/recv_data_reg[4]/Q
                         net (fo=2, routed)           0.117    -0.308    sd_read_write/recv_data[4]
    SLICE_X7Y101         FDRE                                         r  sd_read_write/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.868    -0.804    sd_read_write/clk_out1
    SLICE_X7Y101         FDRE                                         r  sd_read_write/dout_reg[4]/C
                         clock pessimism              0.254    -0.550    
                         clock uncertainty            0.095    -0.456    
    SLICE_X7Y101         FDRE (Hold_fdre_C_D)         0.075    -0.381    sd_read_write/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.566%)  route 0.143ns (43.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.603    -0.561    sd_read_write/clk_out1
    SLICE_X4Y96          FDRE                                         r  sd_read_write/cmd_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  sd_read_write/cmd_out_reg[16]/Q
                         net (fo=1, routed)           0.143    -0.277    sd_read_write/cmd_out[16]
    SLICE_X2Y96          LUT6 (Prop_lut6_I1_O)        0.045    -0.232 r  sd_read_write/cmd_out[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    sd_read_write/cmd_out_0[17]
    SLICE_X2Y96          FDRE                                         r  sd_read_write/cmd_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.877    -0.796    sd_read_write/clk_out1
    SLICE_X2Y96          FDRE                                         r  sd_read_write/cmd_out_reg[17]/C
                         clock pessimism              0.275    -0.521    
                         clock uncertainty            0.095    -0.427    
    SLICE_X2Y96          FDRE (Hold_fdre_C_D)         0.121    -0.306    sd_read_write/cmd_out_reg[17]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 sd_read_write/recv_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.157%)  route 0.119ns (45.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.598    -0.566    sd_read_write/clk_out1
    SLICE_X7Y100         FDRE                                         r  sd_read_write/recv_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  sd_read_write/recv_data_reg[6]/Q
                         net (fo=2, routed)           0.119    -0.306    sd_read_write/recv_data[6]
    SLICE_X7Y101         FDRE                                         r  sd_read_write/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.868    -0.804    sd_read_write/clk_out1
    SLICE_X7Y101         FDRE                                         r  sd_read_write/dout_reg[6]/C
                         clock pessimism              0.254    -0.550    
                         clock uncertainty            0.095    -0.456    
    SLICE_X7Y101         FDRE (Hold_fdre_C_D)         0.076    -0.380    sd_read_write/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 box/separate/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.189ns (64.161%)  route 0.106ns (35.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.563    -0.601    box/separate/clk_out1
    SLICE_X40Y101        FDRE                                         r  box/separate/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.460 f  box/separate/state_reg[2]/Q
                         net (fo=37, routed)          0.106    -0.355    box/separate/state_reg_n_0_[2]
    SLICE_X41Y101        LUT5 (Prop_lut5_I0_O)        0.048    -0.307 r  box/separate/next_state[0]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.307    box/separate/next_state[0]_i_1__2_n_0
    SLICE_X41Y101        FDRE                                         r  box/separate/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.835    -0.838    box/separate/clk_out1
    SLICE_X41Y101        FDRE                                         r  box/separate/next_state_reg[0]/C
                         clock pessimism              0.250    -0.588    
                         clock uncertainty            0.095    -0.494    
    SLICE_X41Y101        FDRE (Hold_fdre_C_D)         0.105    -0.389    box/separate/next_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.464%)  route 0.105ns (33.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.576    -0.588    sd_read_write/clk_out1
    SLICE_X8Y98          FDRE                                         r  sd_read_write/cmd_out_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  sd_read_write/cmd_out_reg[44]/Q
                         net (fo=1, routed)           0.105    -0.319    sd_read_write/cmd_out[44]
    SLICE_X8Y97          LUT6 (Prop_lut6_I3_O)        0.045    -0.274 r  sd_read_write/cmd_out[45]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    sd_read_write/cmd_out_0[45]
    SLICE_X8Y97          FDRE                                         r  sd_read_write/cmd_out_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.847    -0.826    sd_read_write/clk_out1
    SLICE_X8Y97          FDRE                                         r  sd_read_write/cmd_out_reg[45]/C
                         clock pessimism              0.254    -0.572    
                         clock uncertainty            0.095    -0.478    
    SLICE_X8Y97          FDRE (Hold_fdre_C_D)         0.121    -0.357    sd_read_write/cmd_out_reg[45]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 box/separate/edge_addr_read_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/addr_curr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.164ns (69.338%)  route 0.073ns (30.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.561    -0.603    box/separate/clk_out1
    SLICE_X46Y100        FDRE                                         r  box/separate/edge_addr_read_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  box/separate/edge_addr_read_reg[13]/Q
                         net (fo=6, routed)           0.073    -0.367    box/separate/color_contour_addrb[13]
    SLICE_X47Y100        FDRE                                         r  box/separate/addr_curr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.832    -0.841    box/separate/clk_out1
    SLICE_X47Y100        FDRE                                         r  box/separate/addr_curr_reg[13]/C
                         clock pessimism              0.251    -0.590    
                         clock uncertainty            0.095    -0.496    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.046    -0.450    box/separate/addr_curr_reg[13]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 box/isolate/edge_addr_read_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/isolate/addr_start_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.327%)  route 0.123ns (46.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.563    -0.601    box/isolate/clk_out1
    SLICE_X52Y91         FDRE                                         r  box/isolate/edge_addr_read_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  box/isolate/edge_addr_read_reg[7]/Q
                         net (fo=7, routed)           0.123    -0.337    box/isolate/one_edge_addrb[7]
    SLICE_X52Y90         FDRE                                         r  box/isolate/addr_start_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.833    -0.840    box/isolate/clk_out1
    SLICE_X52Y90         FDRE                                         r  box/isolate/addr_start_reg[7]/C
                         clock pessimism              0.255    -0.585    
                         clock uncertainty            0.095    -0.491    
    SLICE_X52Y90         FDRE (Hold_fdre_C_D)         0.070    -0.421    box/isolate/addr_start_reg[7]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 box/skinny_edge/pixel_load2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/skinny_edge/pixel8_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.672%)  route 0.131ns (41.328%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.572    -0.592    box/skinny_edge/clk_out1
    SLICE_X31Y98         FDRE                                         r  box/skinny_edge/pixel_load2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  box/skinny_edge/pixel_load2_reg[1]/Q
                         net (fo=2, routed)           0.131    -0.320    box/skinny_edge/pixel_load2_reg_n_0_[1]
    SLICE_X30Y98         LUT5 (Prop_lut5_I2_O)        0.045    -0.275 r  box/skinny_edge/pixel8[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    box/skinny_edge/pixel8[1]_i_1_n_0
    SLICE_X30Y98         FDRE                                         r  box/skinny_edge/pixel8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.843    -0.830    box/skinny_edge/clk_out1
    SLICE_X30Y98         FDRE                                         r  box/skinny_edge/pixel8_reg[1]/C
                         clock pessimism              0.251    -0.579    
                         clock uncertainty            0.095    -0.485    
    SLICE_X30Y98         FDRE (Hold_fdre_C_D)         0.121    -0.364    box/skinny_edge/pixel8_reg[1]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.088    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_manager_1
  To Clock:  clk_out1_clk_manager

Setup :            0  Failing Endpoints,  Worst Slack        2.142ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.142ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        7.068ns  (logic 0.454ns (6.423%)  route 6.614ns (93.577%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.566ns = ( 39.434 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.362ns = ( 29.638 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.254    29.638    box/edge_detection/clk_out2
    SLICE_X33Y91         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.341    29.979 r  box/edge_detection/pic_memory_addr_reg[5]/Q
                         net (fo=4, routed)           0.760    30.739    box/separate/Q[5]
    SLICE_X29Y88         LUT3 (Prop_lut3_I2_O)        0.113    30.852 r  box/separate/frame_buffer_1_i_14/O
                         net (fo=75, routed)          5.854    36.706    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/addrb[5]
    RAMB36_X2Y39         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.338    39.434    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/clkb
    RAMB36_X2Y39         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.654    
                         clock uncertainty           -0.215    39.440    
    RAMB36_X2Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.592    38.848    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.848    
                         arrival time                         -36.706    
  -------------------------------------------------------------------
                         slack                                  2.142    

Slack (MET) :             2.283ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        6.929ns  (logic 0.445ns (6.422%)  route 6.484ns (93.578%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.567ns = ( 39.433 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.363ns = ( 29.637 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.253    29.637    box/edge_detection/clk_out2
    SLICE_X31Y89         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_fdre_C_Q)         0.341    29.978 r  box/edge_detection/pic_memory_addr_reg[6]/Q
                         net (fo=4, routed)           0.852    30.829    box/separate/Q[6]
    SLICE_X33Y89         LUT3 (Prop_lut3_I2_O)        0.104    30.933 r  box/separate/frame_buffer_1_i_13/O
                         net (fo=75, routed)          5.633    36.566    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/addrb[6]
    RAMB36_X2Y38         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.337    39.433    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/clkb
    RAMB36_X2Y38         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.653    
                         clock uncertainty           -0.215    39.439    
    RAMB36_X2Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.590    38.849    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.849    
                         arrival time                         -36.566    
  -------------------------------------------------------------------
                         slack                                  2.283    

Slack (MET) :             2.319ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        6.848ns  (logic 0.452ns (6.601%)  route 6.396ns (93.399%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.607ns = ( 39.393 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.360ns = ( 29.640 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.257    29.640    box/edge_detection/clk_out2
    SLICE_X29Y90         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.341    29.981 r  box/edge_detection/pic_memory_addr_reg[9]/Q
                         net (fo=6, routed)           0.806    30.786    box/separate/Q[9]
    SLICE_X29Y90         LUT3 (Prop_lut3_I2_O)        0.111    30.897 r  box/separate/frame_buffer_1_i_10/O
                         net (fo=75, routed)          5.590    36.487    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/addrb[9]
    RAMB36_X1Y38         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.297    39.393    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/clkb
    RAMB36_X1Y38         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.613    
                         clock uncertainty           -0.215    39.399    
    RAMB36_X1Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.592    38.807    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.807    
                         arrival time                         -36.487    
  -------------------------------------------------------------------
                         slack                                  2.319    

Slack (MET) :             2.340ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        6.830ns  (logic 0.454ns (6.647%)  route 6.376ns (93.353%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.606ns = ( 39.394 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.362ns = ( 29.638 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.254    29.638    box/edge_detection/clk_out2
    SLICE_X33Y91         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.341    29.979 r  box/edge_detection/pic_memory_addr_reg[5]/Q
                         net (fo=4, routed)           0.760    30.739    box/separate/Q[5]
    SLICE_X29Y88         LUT3 (Prop_lut3_I2_O)        0.113    30.852 r  box/separate/frame_buffer_1_i_14/O
                         net (fo=75, routed)          5.616    36.467    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/addrb[5]
    RAMB36_X1Y39         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.298    39.394    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/clkb
    RAMB36_X1Y39         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.614    
                         clock uncertainty           -0.215    39.400    
    RAMB36_X1Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.592    38.808    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.808    
                         arrival time                         -36.467    
  -------------------------------------------------------------------
                         slack                                  2.340    

Slack (MET) :             2.361ns  (required time - arrival time)
  Source:                 box/edge_detection/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        7.080ns  (logic 0.587ns (8.291%)  route 6.493ns (91.709%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.602ns = ( 39.398 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.385ns = ( 29.615 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.232    29.615    box/edge_detection/clk_out2
    SLICE_X34Y101        FDRE                                         r  box/edge_detection/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.393    30.008 r  box/edge_detection/done_reg/Q
                         net (fo=56, routed)          1.326    31.334    box/edge_detection/sobel_done
    SLICE_X42Y87         LUT3 (Prop_lut3_I1_O)        0.097    31.431 f  box/edge_detection/xy_edge_i_4/O
                         net (fo=38, routed)          4.830    36.260    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y4           LUT2 (Prop_lut2_I1_O)        0.097    36.357 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_15/O
                         net (fo=1, routed)           0.337    36.695    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_8
    RAMB36_X0Y0          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.302    39.398    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.220    39.619    
                         clock uncertainty           -0.215    39.404    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.348    39.056    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.056    
                         arrival time                         -36.695    
  -------------------------------------------------------------------
                         slack                                  2.361    

Slack (MET) :             2.392ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        6.777ns  (logic 0.454ns (6.699%)  route 6.323ns (93.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.607ns = ( 39.393 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.362ns = ( 29.638 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.254    29.638    box/edge_detection/clk_out2
    SLICE_X33Y91         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.341    29.979 r  box/edge_detection/pic_memory_addr_reg[5]/Q
                         net (fo=4, routed)           0.760    30.739    box/separate/Q[5]
    SLICE_X29Y88         LUT3 (Prop_lut3_I2_O)        0.113    30.852 r  box/separate/frame_buffer_1_i_14/O
                         net (fo=75, routed)          5.563    36.415    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/addrb[5]
    RAMB36_X1Y38         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.297    39.393    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/clkb
    RAMB36_X1Y38         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.613    
                         clock uncertainty           -0.215    39.399    
    RAMB36_X1Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.592    38.807    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.807    
                         arrival time                         -36.415    
  -------------------------------------------------------------------
                         slack                                  2.392    

Slack (MET) :             2.395ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        6.822ns  (logic 0.452ns (6.626%)  route 6.370ns (93.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.566ns = ( 39.434 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.361ns = ( 29.639 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.256    29.639    box/edge_detection/clk_out2
    SLICE_X29Y89         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDRE (Prop_fdre_C_Q)         0.341    29.980 r  box/edge_detection/pic_memory_addr_reg[4]/Q
                         net (fo=4, routed)           0.475    30.454    box/separate/Q[4]
    SLICE_X28Y88         LUT3 (Prop_lut3_I2_O)        0.111    30.565 r  box/separate/frame_buffer_1_i_15/O
                         net (fo=75, routed)          5.895    36.460    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/addrb[4]
    RAMB36_X2Y39         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.338    39.434    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/clkb
    RAMB36_X2Y39         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.654    
                         clock uncertainty           -0.215    39.440    
    RAMB36_X2Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.584    38.856    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.856    
                         arrival time                         -36.460    
  -------------------------------------------------------------------
                         slack                                  2.395    

Slack (MET) :             2.409ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        6.756ns  (logic 0.454ns (6.720%)  route 6.302ns (93.280%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.611ns = ( 39.389 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.362ns = ( 29.638 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.254    29.638    box/edge_detection/clk_out2
    SLICE_X33Y91         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.341    29.979 r  box/edge_detection/pic_memory_addr_reg[5]/Q
                         net (fo=4, routed)           0.760    30.739    box/separate/Q[5]
    SLICE_X29Y88         LUT3 (Prop_lut3_I2_O)        0.113    30.852 r  box/separate/frame_buffer_1_i_14/O
                         net (fo=75, routed)          5.542    36.394    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/addrb[5]
    RAMB36_X1Y37         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.293    39.389    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/clkb
    RAMB36_X1Y37         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.609    
                         clock uncertainty           -0.215    39.395    
    RAMB36_X1Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.592    38.803    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.803    
                         arrival time                         -36.394    
  -------------------------------------------------------------------
                         slack                                  2.409    

Slack (MET) :             2.416ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        6.793ns  (logic 0.506ns (7.449%)  route 6.287ns (92.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.566ns = ( 39.434 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.364ns = ( 29.636 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.252    29.636    box/edge_detection/clk_out2
    SLICE_X34Y90         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.393    30.029 r  box/edge_detection/pic_memory_addr_reg[11]/Q
                         net (fo=5, routed)           0.589    30.618    box/separate/Q[11]
    SLICE_X34Y90         LUT3 (Prop_lut3_I2_O)        0.113    30.731 r  box/separate/frame_buffer_1_i_8/O
                         net (fo=75, routed)          5.698    36.428    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/addrb[11]
    RAMB36_X2Y39         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.338    39.434    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/clkb
    RAMB36_X2Y39         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.654    
                         clock uncertainty           -0.215    39.440    
    RAMB36_X2Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.595    38.845    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.845    
                         arrival time                         -36.428    
  -------------------------------------------------------------------
                         slack                                  2.416    

Slack (MET) :             2.421ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        6.788ns  (logic 0.454ns (6.688%)  route 6.334ns (93.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.567ns = ( 39.433 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.362ns = ( 29.638 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.254    29.638    box/edge_detection/clk_out2
    SLICE_X33Y91         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.341    29.979 r  box/edge_detection/pic_memory_addr_reg[5]/Q
                         net (fo=4, routed)           0.760    30.739    box/separate/Q[5]
    SLICE_X29Y88         LUT3 (Prop_lut3_I2_O)        0.113    30.852 r  box/separate/frame_buffer_1_i_14/O
                         net (fo=75, routed)          5.574    36.426    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/addrb[5]
    RAMB36_X2Y38         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.337    39.433    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/clkb
    RAMB36_X2Y38         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.653    
                         clock uncertainty           -0.215    39.439    
    RAMB36_X2Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.592    38.847    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.847    
                         arrival time                         -36.426    
  -------------------------------------------------------------------
                         slack                                  2.421    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.110%)  route 0.555ns (74.890%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.605    -0.559    audio_stuff/clk_out2
    SLICE_X3Y98          FDRE                                         r  audio_stuff/sd_addr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  audio_stuff/sd_addr_reg[20]/Q
                         net (fo=2, routed)           0.555     0.136    sd_read_write/sd_addr_reg[11]
    SLICE_X4Y98          LUT6 (Prop_lut6_I0_O)        0.045     0.181 r  sd_read_write/cmd_out[28]_i_1/O
                         net (fo=1, routed)           0.000     0.181    sd_read_write/cmd_out_0[28]
    SLICE_X4Y98          FDRE                                         r  sd_read_write/cmd_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.875    -0.798    sd_read_write/clk_out1
    SLICE_X4Y98          FDRE                                         r  sd_read_write/cmd_out_reg[28]/C
                         clock pessimism              0.557    -0.242    
                         clock uncertainty            0.215    -0.027    
    SLICE_X4Y98          FDRE (Hold_fdre_C_D)         0.091     0.064    sd_read_write/cmd_out_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.181    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.186ns (23.971%)  route 0.590ns (76.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.605    -0.559    audio_stuff/clk_out2
    SLICE_X3Y99          FDRE                                         r  audio_stuff/sd_addr_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  audio_stuff/sd_addr_reg[21]/Q
                         net (fo=2, routed)           0.590     0.172    sd_read_write/sd_addr_reg[12]
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.045     0.217 r  sd_read_write/cmd_out[29]_i_1/O
                         net (fo=1, routed)           0.000     0.217    sd_read_write/cmd_out_0[29]
    SLICE_X2Y99          FDRE                                         r  sd_read_write/cmd_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.878    -0.795    sd_read_write/clk_out1
    SLICE_X2Y99          FDRE                                         r  sd_read_write/cmd_out_reg[29]/C
                         clock pessimism              0.557    -0.239    
                         clock uncertainty            0.215    -0.024    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.120     0.096    sd_read_write/cmd_out_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.925%)  route 0.591ns (76.075%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.605    -0.559    audio_stuff/clk_out2
    SLICE_X3Y99          FDRE                                         r  audio_stuff/sd_addr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  audio_stuff/sd_addr_reg[24]/Q
                         net (fo=2, routed)           0.591     0.173    sd_read_write/sd_addr_reg[15]
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.045     0.218 r  sd_read_write/cmd_out[32]_i_1/O
                         net (fo=1, routed)           0.000     0.218    sd_read_write/cmd_out_0[32]
    SLICE_X2Y99          FDRE                                         r  sd_read_write/cmd_out_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.878    -0.795    sd_read_write/clk_out1
    SLICE_X2Y99          FDRE                                         r  sd_read_write/cmd_out_reg[32]/C
                         clock pessimism              0.557    -0.239    
                         clock uncertainty            0.215    -0.024    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.121     0.097    sd_read_write/cmd_out_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.186ns (24.739%)  route 0.566ns (75.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.599    -0.565    audio_stuff/clk_out2
    SLICE_X3Y101         FDRE                                         r  audio_stuff/sd_addr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  audio_stuff/sd_addr_reg[29]/Q
                         net (fo=2, routed)           0.566     0.142    sd_read_write/sd_addr_reg[20]
    SLICE_X4Y100         LUT6 (Prop_lut6_I0_O)        0.045     0.187 r  sd_read_write/cmd_out[37]_i_1/O
                         net (fo=1, routed)           0.000     0.187    sd_read_write/cmd_out_0[37]
    SLICE_X4Y100         FDRE                                         r  sd_read_write/cmd_out_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.868    -0.804    sd_read_write/clk_out1
    SLICE_X4Y100         FDRE                                         r  sd_read_write/cmd_out_reg[37]/C
                         clock pessimism              0.557    -0.248    
                         clock uncertainty            0.215    -0.033    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.092     0.059    sd_read_write/cmd_out_reg[37]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.186ns (23.499%)  route 0.606ns (76.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.605    -0.559    audio_stuff/clk_out2
    SLICE_X3Y97          FDRE                                         r  audio_stuff/sd_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  audio_stuff/sd_addr_reg[15]/Q
                         net (fo=2, routed)           0.606     0.187    sd_read_write/sd_addr_reg[6]
    SLICE_X2Y97          LUT6 (Prop_lut6_I0_O)        0.045     0.232 r  sd_read_write/cmd_out[23]_i_1/O
                         net (fo=1, routed)           0.000     0.232    sd_read_write/cmd_out_0[23]
    SLICE_X2Y97          FDRE                                         r  sd_read_write/cmd_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.878    -0.795    sd_read_write/clk_out1
    SLICE_X2Y97          FDRE                                         r  sd_read_write/cmd_out_reg[23]/C
                         clock pessimism              0.557    -0.239    
                         clock uncertainty            0.215    -0.024    
    SLICE_X2Y97          FDRE (Hold_fdre_C_D)         0.121     0.097    sd_read_write/cmd_out_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.186ns (23.498%)  route 0.606ns (76.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.605    -0.559    audio_stuff/clk_out2
    SLICE_X3Y98          FDRE                                         r  audio_stuff/sd_addr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  audio_stuff/sd_addr_reg[19]/Q
                         net (fo=2, routed)           0.606     0.187    sd_read_write/sd_addr_reg[10]
    SLICE_X2Y98          LUT6 (Prop_lut6_I0_O)        0.045     0.232 r  sd_read_write/cmd_out[27]_i_1/O
                         net (fo=1, routed)           0.000     0.232    sd_read_write/cmd_out_0[27]
    SLICE_X2Y98          FDRE                                         r  sd_read_write/cmd_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.878    -0.795    sd_read_write/clk_out1
    SLICE_X2Y98          FDRE                                         r  sd_read_write/cmd_out_reg[27]/C
                         clock pessimism              0.557    -0.239    
                         clock uncertainty            0.215    -0.024    
    SLICE_X2Y98          FDRE (Hold_fdre_C_D)         0.121     0.097    sd_read_write/cmd_out_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.186ns (24.405%)  route 0.576ns (75.595%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.599    -0.565    audio_stuff/clk_out2
    SLICE_X3Y100         FDRE                                         r  audio_stuff/sd_addr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  audio_stuff/sd_addr_reg[27]/Q
                         net (fo=2, routed)           0.576     0.152    sd_read_write/sd_addr_reg[18]
    SLICE_X4Y100         LUT6 (Prop_lut6_I0_O)        0.045     0.197 r  sd_read_write/cmd_out[35]_i_1/O
                         net (fo=1, routed)           0.000     0.197    sd_read_write/cmd_out_0[35]
    SLICE_X4Y100         FDRE                                         r  sd_read_write/cmd_out_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.868    -0.804    sd_read_write/clk_out1
    SLICE_X4Y100         FDRE                                         r  sd_read_write/cmd_out_reg[35]/C
                         clock pessimism              0.557    -0.248    
                         clock uncertainty            0.215    -0.033    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.091     0.058    sd_read_write/cmd_out_reg[35]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.186ns (24.035%)  route 0.588ns (75.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.599    -0.565    audio_stuff/clk_out2
    SLICE_X3Y101         FDRE                                         r  audio_stuff/sd_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  audio_stuff/sd_addr_reg[31]/Q
                         net (fo=2, routed)           0.588     0.164    sd_read_write/sd_addr_reg[22]
    SLICE_X5Y100         LUT6 (Prop_lut6_I0_O)        0.045     0.209 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=1, routed)           0.000     0.209    sd_read_write/cmd_out_0[39]
    SLICE_X5Y100         FDRE                                         r  sd_read_write/cmd_out_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.868    -0.804    sd_read_write/clk_out1
    SLICE_X5Y100         FDRE                                         r  sd_read_write/cmd_out_reg[39]/C
                         clock pessimism              0.557    -0.248    
                         clock uncertainty            0.215    -0.033    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.091     0.058    sd_read_write/cmd_out_reg[39]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.186ns (22.639%)  route 0.636ns (77.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.605    -0.559    audio_stuff/clk_out2
    SLICE_X3Y97          FDRE                                         r  audio_stuff/sd_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  audio_stuff/sd_addr_reg[16]/Q
                         net (fo=2, routed)           0.636     0.217    sd_read_write/sd_addr_reg[7]
    SLICE_X2Y98          LUT6 (Prop_lut6_I0_O)        0.045     0.262 r  sd_read_write/cmd_out[24]_i_1/O
                         net (fo=1, routed)           0.000     0.262    sd_read_write/cmd_out_0[24]
    SLICE_X2Y98          FDRE                                         r  sd_read_write/cmd_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.878    -0.795    sd_read_write/clk_out1
    SLICE_X2Y98          FDRE                                         r  sd_read_write/cmd_out_reg[24]/C
                         clock pessimism              0.557    -0.239    
                         clock uncertainty            0.215    -0.024    
    SLICE_X2Y98          FDRE (Hold_fdre_C_D)         0.120     0.096    sd_read_write/cmd_out_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.186ns (23.470%)  route 0.606ns (76.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.599    -0.565    audio_stuff/clk_out2
    SLICE_X3Y100         FDRE                                         r  audio_stuff/sd_addr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  audio_stuff/sd_addr_reg[25]/Q
                         net (fo=2, routed)           0.606     0.182    sd_read_write/sd_addr_reg[16]
    SLICE_X1Y100         LUT6 (Prop_lut6_I0_O)        0.045     0.227 r  sd_read_write/cmd_out[33]_i_1/O
                         net (fo=1, routed)           0.000     0.227    sd_read_write/cmd_out_0[33]
    SLICE_X1Y100         FDRE                                         r  sd_read_write/cmd_out_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.872    -0.801    sd_read_write/clk_out1
    SLICE_X1Y100         FDRE                                         r  sd_read_write/cmd_out_reg[33]/C
                         clock pessimism              0.557    -0.245    
                         clock uncertainty            0.215    -0.030    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.091     0.061    sd_read_write/cmd_out_reg[33]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.166    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_manager
  To Clock:  clk_out2_clk_manager

Setup :            0  Failing Endpoints,  Worst Slack        1.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.621ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel7_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.961ns  (logic 1.475ns (18.527%)  route 6.486ns (81.473%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 9.221 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.223    -0.394    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y109        FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y109        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=114, routed)         2.608     2.607    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X73Y56         LUT6 (Prop_lut6_I4_O)        0.097     2.704 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_31/O
                         net (fo=1, routed)           0.000     2.704    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_31_n_0
    SLICE_X73Y56         MUXF7 (Prop_muxf7_I0_O)      0.181     2.885 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.885    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_15_n_0
    SLICE_X73Y56         MUXF8 (Prop_muxf8_I0_O)      0.076     2.961 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_6/O
                         net (fo=1, routed)           1.670     4.631    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_6_n_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I5_O)        0.239     4.870 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.870    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1_n_0
    SLICE_X63Y116        MUXF7 (Prop_muxf7_I0_O)      0.163     5.033 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=3, routed)           1.179     6.212    box/edge_detection/doutb[5]
    SLICE_X44Y114        LUT6 (Prop_lut6_I4_O)        0.229     6.441 r  box/edge_detection/bw_pixel_load0[2]_i_1/O
                         net (fo=12, routed)          0.685     7.126    box/edge_detection/bw_pixel_load0[2]_i_1_n_0
    SLICE_X36Y112        LUT3 (Prop_lut3_I2_O)        0.097     7.223 r  box/edge_detection/bw_pixel7[2]_i_1/O
                         net (fo=1, routed)           0.344     7.567    box/edge_detection/bw_pixel7[2]_i_1_n_0
    SLICE_X40Y112        FDRE                                         r  box/edge_detection/bw_pixel7_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.125     9.221    box/edge_detection/clk_out2
    SLICE_X40Y112        FDRE                                         r  box/edge_detection/bw_pixel7_reg[2]/C
                         clock pessimism              0.220     9.442    
                         clock uncertainty           -0.215     9.227    
    SLICE_X40Y112        FDRE (Setup_fdre_C_D)       -0.039     9.188    box/edge_detection/bw_pixel7_reg[2]
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -7.567    
  -------------------------------------------------------------------
                         slack                                  1.621    

Slack (MET) :             1.799ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel7_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.776ns  (logic 1.491ns (19.175%)  route 6.285ns (80.825%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 9.221 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.220    -0.397    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y112        FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y112        FDRE (Prop_fdre_C_Q)         0.393    -0.004 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=114, routed)         2.478     2.474    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X63Y175        LUT6 (Prop_lut6_I2_O)        0.097     2.571 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     2.571    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_23_n_0
    SLICE_X63Y175        MUXF7 (Prop_muxf7_I0_O)      0.181     2.752 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.752    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_11_n_0
    SLICE_X63Y175        MUXF8 (Prop_muxf8_I0_O)      0.076     2.828 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4/O
                         net (fo=1, routed)           1.687     4.515    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4_n_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I1_O)        0.239     4.754 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.754    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1_n_0
    SLICE_X63Y116        MUXF7 (Prop_muxf7_I0_O)      0.181     4.935 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=13, routed)          1.208     6.143    box/edge_detection/doutb[3]
    SLICE_X44Y114        LUT6 (Prop_lut6_I1_O)        0.227     6.370 r  box/edge_detection/bw_pixel_load0[3]_i_2/O
                         net (fo=12, routed)          0.563     6.933    box/edge_detection/bw_pixel_load0[3]_i_2_n_0
    SLICE_X37Y112        LUT3 (Prop_lut3_I2_O)        0.097     7.030 r  box/edge_detection/bw_pixel7[3]_i_2/O
                         net (fo=1, routed)           0.349     7.379    box/edge_detection/bw_pixel7[3]_i_2_n_0
    SLICE_X40Y112        FDRE                                         r  box/edge_detection/bw_pixel7_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.125     9.221    box/edge_detection/clk_out2
    SLICE_X40Y112        FDRE                                         r  box/edge_detection/bw_pixel7_reg[3]/C
                         clock pessimism              0.220     9.442    
                         clock uncertainty           -0.215     9.227    
    SLICE_X40Y112        FDRE (Setup_fdre_C_D)       -0.049     9.178    box/edge_detection/bw_pixel7_reg[3]
  -------------------------------------------------------------------
                         required time                          9.178    
                         arrival time                          -7.379    
  -------------------------------------------------------------------
                         slack                                  1.799    

Slack (MET) :             1.839ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.745ns  (logic 1.475ns (19.044%)  route 6.270ns (80.956%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 9.223 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.223    -0.394    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y109        FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y109        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=114, routed)         2.608     2.607    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X73Y56         LUT6 (Prop_lut6_I4_O)        0.097     2.704 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_31/O
                         net (fo=1, routed)           0.000     2.704    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_31_n_0
    SLICE_X73Y56         MUXF7 (Prop_muxf7_I0_O)      0.181     2.885 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.885    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_15_n_0
    SLICE_X73Y56         MUXF8 (Prop_muxf8_I0_O)      0.076     2.961 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_6/O
                         net (fo=1, routed)           1.670     4.631    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_6_n_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I5_O)        0.239     4.870 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.870    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1_n_0
    SLICE_X63Y116        MUXF7 (Prop_muxf7_I0_O)      0.163     5.033 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=3, routed)           1.179     6.212    box/edge_detection/doutb[5]
    SLICE_X44Y114        LUT6 (Prop_lut6_I4_O)        0.229     6.441 r  box/edge_detection/bw_pixel_load0[2]_i_1/O
                         net (fo=12, routed)          0.448     6.890    box/edge_detection/bw_pixel_load0[2]_i_1_n_0
    SLICE_X37Y112        LUT3 (Prop_lut3_I2_O)        0.097     6.987 r  box/edge_detection/bw_pixel0[2]_i_1/O
                         net (fo=1, routed)           0.364     7.351    box/edge_detection/bw_pixel0[2]_i_1_n_0
    SLICE_X36Y112        FDRE                                         r  box/edge_detection/bw_pixel0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.127     9.223    box/edge_detection/clk_out2
    SLICE_X36Y112        FDRE                                         r  box/edge_detection/bw_pixel0_reg[2]/C
                         clock pessimism              0.220     9.444    
                         clock uncertainty           -0.215     9.229    
    SLICE_X36Y112        FDRE (Setup_fdre_C_D)       -0.039     9.190    box/edge_detection/bw_pixel0_reg[2]
  -------------------------------------------------------------------
                         required time                          9.190    
                         arrival time                          -7.351    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.933ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.758ns  (logic 1.495ns (19.270%)  route 6.263ns (80.730%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.220    -0.397    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y112        FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y112        FDRE (Prop_fdre_C_Q)         0.393    -0.004 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=114, routed)         2.478     2.474    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X63Y175        LUT6 (Prop_lut6_I2_O)        0.097     2.571 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     2.571    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_23_n_0
    SLICE_X63Y175        MUXF7 (Prop_muxf7_I0_O)      0.181     2.752 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.752    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_11_n_0
    SLICE_X63Y175        MUXF8 (Prop_muxf8_I0_O)      0.076     2.828 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4/O
                         net (fo=1, routed)           1.687     4.515    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4_n_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I1_O)        0.239     4.754 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.754    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1_n_0
    SLICE_X63Y116        MUXF7 (Prop_muxf7_I0_O)      0.181     4.935 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=13, routed)          1.208     6.143    box/edge_detection/doutb[3]
    SLICE_X44Y114        LUT6 (Prop_lut6_I1_O)        0.227     6.370 r  box/edge_detection/bw_pixel_load0[3]_i_2/O
                         net (fo=12, routed)          0.890     7.260    box/edge_detection/bw_pixel_load0[3]_i_2_n_0
    SLICE_X33Y112        LUT3 (Prop_lut3_I2_O)        0.101     7.361 r  box/edge_detection/bw_pixel4[3]_i_2/O
                         net (fo=1, routed)           0.000     7.361    box/edge_detection/bw_pixel4[3]_i_2_n_0
    SLICE_X33Y112        FDRE                                         r  box/edge_detection/bw_pixel4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.128     9.224    box/edge_detection/clk_out2
    SLICE_X33Y112        FDRE                                         r  box/edge_detection/bw_pixel4_reg[3]/C
                         clock pessimism              0.220     9.445    
                         clock uncertainty           -0.215     9.230    
    SLICE_X33Y112        FDRE (Setup_fdre_C_D)        0.064     9.294    box/edge_detection/bw_pixel4_reg[3]
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                          -7.361    
  -------------------------------------------------------------------
                         slack                                  1.933    

Slack (MET) :             1.996ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.692ns  (logic 1.489ns (19.357%)  route 6.203ns (80.643%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.223    -0.394    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y109        FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y109        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=114, routed)         2.608     2.607    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X73Y56         LUT6 (Prop_lut6_I4_O)        0.097     2.704 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_31/O
                         net (fo=1, routed)           0.000     2.704    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_31_n_0
    SLICE_X73Y56         MUXF7 (Prop_muxf7_I0_O)      0.181     2.885 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.885    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_15_n_0
    SLICE_X73Y56         MUXF8 (Prop_muxf8_I0_O)      0.076     2.961 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_6/O
                         net (fo=1, routed)           1.670     4.631    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_6_n_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I5_O)        0.239     4.870 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.870    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1_n_0
    SLICE_X63Y116        MUXF7 (Prop_muxf7_I0_O)      0.163     5.033 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=3, routed)           1.179     6.212    box/edge_detection/doutb[5]
    SLICE_X44Y114        LUT6 (Prop_lut6_I4_O)        0.229     6.441 r  box/edge_detection/bw_pixel_load0[2]_i_1/O
                         net (fo=12, routed)          0.746     7.187    box/edge_detection/bw_pixel_load0[2]_i_1_n_0
    SLICE_X32Y111        LUT3 (Prop_lut3_I2_O)        0.111     7.298 r  box/edge_detection/bw_pixel2[2]_i_1/O
                         net (fo=1, routed)           0.000     7.298    box/edge_detection/bw_pixel2[2]_i_1_n_0
    SLICE_X32Y111        FDRE                                         r  box/edge_detection/bw_pixel2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.128     9.224    box/edge_detection/clk_out2
    SLICE_X32Y111        FDRE                                         r  box/edge_detection/bw_pixel2_reg[2]/C
                         clock pessimism              0.220     9.445    
                         clock uncertainty           -0.215     9.230    
    SLICE_X32Y111        FDRE (Setup_fdre_C_D)        0.064     9.294    box/edge_detection/bw_pixel2_reg[2]
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                          -7.298    
  -------------------------------------------------------------------
                         slack                                  1.996    

Slack (MET) :             2.023ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel_load0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.552ns  (logic 1.378ns (18.247%)  route 6.174ns (81.753%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.223    -0.394    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y109        FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y109        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=114, routed)         2.608     2.607    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X73Y56         LUT6 (Prop_lut6_I4_O)        0.097     2.704 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_31/O
                         net (fo=1, routed)           0.000     2.704    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_31_n_0
    SLICE_X73Y56         MUXF7 (Prop_muxf7_I0_O)      0.181     2.885 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.885    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_15_n_0
    SLICE_X73Y56         MUXF8 (Prop_muxf8_I0_O)      0.076     2.961 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_6/O
                         net (fo=1, routed)           1.670     4.631    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_6_n_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I5_O)        0.239     4.870 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.870    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1_n_0
    SLICE_X63Y116        MUXF7 (Prop_muxf7_I0_O)      0.163     5.033 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=3, routed)           1.173     6.206    box/edge_detection/doutb[5]
    SLICE_X44Y114        LUT6 (Prop_lut6_I1_O)        0.229     6.435 r  box/edge_detection/bw_pixel_load0[1]_i_1/O
                         net (fo=12, routed)          0.723     7.158    box/edge_detection/bw_pixel_load0[1]_i_1_n_0
    SLICE_X31Y111        FDRE                                         r  box/edge_detection/bw_pixel_load0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.128     9.224    box/edge_detection/clk_out2
    SLICE_X31Y111        FDRE                                         r  box/edge_detection/bw_pixel_load0_reg[1]/C
                         clock pessimism              0.220     9.445    
                         clock uncertainty           -0.215     9.230    
    SLICE_X31Y111        FDRE (Setup_fdre_C_D)       -0.049     9.181    box/edge_detection/bw_pixel_load0_reg[1]
  -------------------------------------------------------------------
                         required time                          9.181    
                         arrival time                          -7.158    
  -------------------------------------------------------------------
                         slack                                  2.023    

Slack (MET) :             2.037ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.651ns  (logic 1.491ns (19.488%)  route 6.160ns (80.512%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.223    -0.394    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y109        FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y109        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=114, routed)         2.608     2.607    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X73Y56         LUT6 (Prop_lut6_I4_O)        0.097     2.704 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_31/O
                         net (fo=1, routed)           0.000     2.704    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_31_n_0
    SLICE_X73Y56         MUXF7 (Prop_muxf7_I0_O)      0.181     2.885 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.885    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_15_n_0
    SLICE_X73Y56         MUXF8 (Prop_muxf8_I0_O)      0.076     2.961 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_6/O
                         net (fo=1, routed)           1.670     4.631    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_6_n_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I5_O)        0.239     4.870 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.870    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1_n_0
    SLICE_X63Y116        MUXF7 (Prop_muxf7_I0_O)      0.163     5.033 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=3, routed)           1.179     6.212    box/edge_detection/doutb[5]
    SLICE_X44Y114        LUT6 (Prop_lut6_I4_O)        0.229     6.441 r  box/edge_detection/bw_pixel_load0[2]_i_1/O
                         net (fo=12, routed)          0.702     7.144    box/edge_detection/bw_pixel_load0[2]_i_1_n_0
    SLICE_X32Y112        LUT3 (Prop_lut3_I2_O)        0.113     7.257 r  box/edge_detection/bw_pixel3[2]_i_1/O
                         net (fo=1, routed)           0.000     7.257    box/edge_detection/bw_pixel3[2]_i_1_n_0
    SLICE_X32Y112        FDRE                                         r  box/edge_detection/bw_pixel3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.128     9.224    box/edge_detection/clk_out2
    SLICE_X32Y112        FDRE                                         r  box/edge_detection/bw_pixel3_reg[2]/C
                         clock pessimism              0.220     9.445    
                         clock uncertainty           -0.215     9.230    
    SLICE_X32Y112        FDRE (Setup_fdre_C_D)        0.064     9.294    box/edge_detection/bw_pixel3_reg[2]
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                          -7.257    
  -------------------------------------------------------------------
                         slack                                  2.037    

Slack (MET) :             2.050ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.623ns  (logic 1.491ns (19.559%)  route 6.132ns (80.441%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 9.223 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.220    -0.397    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y112        FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y112        FDRE (Prop_fdre_C_Q)         0.393    -0.004 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=114, routed)         2.478     2.474    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X63Y175        LUT6 (Prop_lut6_I2_O)        0.097     2.571 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     2.571    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_23_n_0
    SLICE_X63Y175        MUXF7 (Prop_muxf7_I0_O)      0.181     2.752 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.752    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_11_n_0
    SLICE_X63Y175        MUXF8 (Prop_muxf8_I0_O)      0.076     2.828 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4/O
                         net (fo=1, routed)           1.687     4.515    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4_n_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I1_O)        0.239     4.754 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.754    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1_n_0
    SLICE_X63Y116        MUXF7 (Prop_muxf7_I0_O)      0.181     4.935 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=13, routed)          1.208     6.143    box/edge_detection/doutb[3]
    SLICE_X44Y114        LUT6 (Prop_lut6_I1_O)        0.227     6.370 r  box/edge_detection/bw_pixel_load0[3]_i_2/O
                         net (fo=12, routed)          0.759     7.129    box/edge_detection/bw_pixel_load0[3]_i_2_n_0
    SLICE_X37Y112        LUT3 (Prop_lut3_I2_O)        0.097     7.226 r  box/edge_detection/bw_pixel1[3]_i_2/O
                         net (fo=1, routed)           0.000     7.226    box/edge_detection/bw_pixel1[3]_i_2_n_0
    SLICE_X37Y112        FDRE                                         r  box/edge_detection/bw_pixel1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.127     9.223    box/edge_detection/clk_out2
    SLICE_X37Y112        FDRE                                         r  box/edge_detection/bw_pixel1_reg[3]/C
                         clock pessimism              0.220     9.444    
                         clock uncertainty           -0.215     9.229    
    SLICE_X37Y112        FDRE (Setup_fdre_C_D)        0.047     9.276    box/edge_detection/bw_pixel1_reg[3]
  -------------------------------------------------------------------
                         required time                          9.276    
                         arrival time                          -7.226    
  -------------------------------------------------------------------
                         slack                                  2.050    

Slack (MET) :             2.057ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.630ns  (logic 1.493ns (19.567%)  route 6.137ns (80.433%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 9.223 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.223    -0.394    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y109        FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y109        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=114, routed)         2.608     2.607    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X73Y56         LUT6 (Prop_lut6_I4_O)        0.097     2.704 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_31/O
                         net (fo=1, routed)           0.000     2.704    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_31_n_0
    SLICE_X73Y56         MUXF7 (Prop_muxf7_I0_O)      0.181     2.885 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.885    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_15_n_0
    SLICE_X73Y56         MUXF8 (Prop_muxf8_I0_O)      0.076     2.961 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_6/O
                         net (fo=1, routed)           1.670     4.631    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_6_n_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I5_O)        0.239     4.870 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.870    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1_n_0
    SLICE_X63Y116        MUXF7 (Prop_muxf7_I0_O)      0.163     5.033 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=3, routed)           1.179     6.212    box/edge_detection/doutb[5]
    SLICE_X44Y114        LUT6 (Prop_lut6_I4_O)        0.229     6.441 r  box/edge_detection/bw_pixel_load0[2]_i_1/O
                         net (fo=12, routed)          0.680     7.121    box/edge_detection/bw_pixel_load0[2]_i_1_n_0
    SLICE_X37Y112        LUT3 (Prop_lut3_I2_O)        0.115     7.236 r  box/edge_detection/bw_pixel1[2]_i_1/O
                         net (fo=1, routed)           0.000     7.236    box/edge_detection/bw_pixel1[2]_i_1_n_0
    SLICE_X37Y112        FDRE                                         r  box/edge_detection/bw_pixel1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.127     9.223    box/edge_detection/clk_out2
    SLICE_X37Y112        FDRE                                         r  box/edge_detection/bw_pixel1_reg[2]/C
                         clock pessimism              0.220     9.444    
                         clock uncertainty           -0.215     9.229    
    SLICE_X37Y112        FDRE (Setup_fdre_C_D)        0.064     9.293    box/edge_detection/bw_pixel1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.293    
                         arrival time                          -7.236    
  -------------------------------------------------------------------
                         slack                                  2.057    

Slack (MET) :             2.066ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel8_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.621ns  (logic 1.491ns (19.563%)  route 6.130ns (80.437%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 9.223 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.223    -0.394    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y109        FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y109        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=114, routed)         2.608     2.607    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X73Y56         LUT6 (Prop_lut6_I4_O)        0.097     2.704 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_31/O
                         net (fo=1, routed)           0.000     2.704    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_31_n_0
    SLICE_X73Y56         MUXF7 (Prop_muxf7_I0_O)      0.181     2.885 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.885    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_15_n_0
    SLICE_X73Y56         MUXF8 (Prop_muxf8_I0_O)      0.076     2.961 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_6/O
                         net (fo=1, routed)           1.670     4.631    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_6_n_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I5_O)        0.239     4.870 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.870    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1_n_0
    SLICE_X63Y116        MUXF7 (Prop_muxf7_I0_O)      0.163     5.033 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=3, routed)           1.179     6.212    box/edge_detection/doutb[5]
    SLICE_X44Y114        LUT6 (Prop_lut6_I4_O)        0.229     6.441 r  box/edge_detection/bw_pixel_load0[2]_i_1/O
                         net (fo=12, routed)          0.673     7.114    box/edge_detection/bw_pixel_load0[2]_i_1_n_0
    SLICE_X35Y111        LUT3 (Prop_lut3_I2_O)        0.113     7.227 r  box/edge_detection/bw_pixel8[2]_i_1/O
                         net (fo=1, routed)           0.000     7.227    box/edge_detection/bw_pixel8[2]_i_1_n_0
    SLICE_X35Y111        FDRE                                         r  box/edge_detection/bw_pixel8_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.127     9.223    box/edge_detection/clk_out2
    SLICE_X35Y111        FDRE                                         r  box/edge_detection/bw_pixel8_reg[2]/C
                         clock pessimism              0.220     9.444    
                         clock uncertainty           -0.215     9.229    
    SLICE_X35Y111        FDRE (Setup_fdre_C_D)        0.064     9.293    box/edge_detection/bw_pixel8_reg[2]
  -------------------------------------------------------------------
                         required time                          9.293    
                         arrival time                          -7.227    
  -------------------------------------------------------------------
                         slack                                  2.066    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 sd_read_write/byte_available_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/fwrite_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.186ns (23.814%)  route 0.595ns (76.186%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.604    -0.560    sd_read_write/clk_out1
    SLICE_X5Y98          FDRE                                         r  sd_read_write/byte_available_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  sd_read_write/byte_available_reg/Q
                         net (fo=6, routed)           0.595     0.176    audio_stuff/sd_read_available
    SLICE_X3Y104         LUT5 (Prop_lut5_I0_O)        0.045     0.221 r  audio_stuff/fwrite_i_1/O
                         net (fo=1, routed)           0.000     0.221    audio_stuff/fwrite_i_1_n_0
    SLICE_X3Y104         FDRE                                         r  audio_stuff/fwrite_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.871    -0.802    audio_stuff/clk_out2
    SLICE_X3Y104         FDRE                                         r  audio_stuff/fwrite_reg/C
                         clock pessimism              0.557    -0.246    
                         clock uncertainty            0.215    -0.031    
    SLICE_X3Y104         FDRE (Hold_fdre_C_D)         0.091     0.060    audio_stuff/fwrite_reg
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_256_319_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.141ns (16.809%)  route 0.698ns (83.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.598    -0.566    sd_read_write/clk_out1
    SLICE_X7Y101         FDRE                                         r  sd_read_write/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  sd_read_write/dout_reg[1]/Q
                         net (fo=8, routed)           0.698     0.273    audio_stuff/myfifo/fifo_reg_256_319_0_2/DIB
    SLICE_X8Y103         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_256_319_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.840    -0.833    audio_stuff/myfifo/fifo_reg_256_319_0_2/WCLK
    SLICE_X8Y103         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_256_319_0_2/RAMB/CLK
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.215    -0.062    
    SLICE_X8Y103         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.084    audio_stuff/myfifo/fifo_reg_256_319_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_192_255_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.128ns (15.396%)  route 0.703ns (84.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.598    -0.566    sd_read_write/clk_out1
    SLICE_X7Y101         FDRE                                         r  sd_read_write/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  sd_read_write/dout_reg[4]/Q
                         net (fo=8, routed)           0.703     0.265    audio_stuff/myfifo/fifo_reg_192_255_3_5/DIB
    SLICE_X6Y101         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_192_255_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.868    -0.804    audio_stuff/myfifo/fifo_reg_192_255_3_5/WCLK
    SLICE_X6Y101         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_192_255_3_5/RAMB/CLK
                         clock pessimism              0.557    -0.248    
                         clock uncertainty            0.215    -0.033    
    SLICE_X6Y101         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.092     0.059    audio_stuff/myfifo/fifo_reg_192_255_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 sd_read_write/byte_available_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/last_sd_read_available_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.186ns (22.449%)  route 0.643ns (77.551%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.604    -0.560    sd_read_write/clk_out1
    SLICE_X5Y98          FDRE                                         r  sd_read_write/byte_available_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  sd_read_write/byte_available_reg/Q
                         net (fo=6, routed)           0.643     0.223    sd_read_write/sd_read_available
    SLICE_X5Y107         LUT4 (Prop_lut4_I0_O)        0.045     0.268 r  sd_read_write/last_sd_read_available_i_1/O
                         net (fo=1, routed)           0.000     0.268    audio_stuff/byte_available_reg
    SLICE_X5Y107         FDRE                                         r  audio_stuff/last_sd_read_available_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.866    -0.806    audio_stuff/clk_out2
    SLICE_X5Y107         FDRE                                         r  audio_stuff/last_sd_read_available_reg/C
                         clock pessimism              0.557    -0.250    
                         clock uncertainty            0.215    -0.035    
    SLICE_X5Y107         FDRE (Hold_fdre_C_D)         0.092     0.057    audio_stuff/last_sd_read_available_reg
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_64_127_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.128ns (15.236%)  route 0.712ns (84.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.598    -0.566    sd_read_write/clk_out1
    SLICE_X7Y101         FDRE                                         r  sd_read_write/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  sd_read_write/dout_reg[4]/Q
                         net (fo=8, routed)           0.712     0.274    audio_stuff/myfifo/fifo_reg_64_127_3_5/DIB
    SLICE_X6Y100         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_64_127_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.868    -0.804    audio_stuff/myfifo/fifo_reg_64_127_3_5/WCLK
    SLICE_X6Y100         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_64_127_3_5/RAMB/CLK
                         clock pessimism              0.557    -0.248    
                         clock uncertainty            0.215    -0.033    
    SLICE_X6Y100         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.092     0.059    audio_stuff/myfifo/fifo_reg_64_127_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_384_447_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.128ns (15.091%)  route 0.720ns (84.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.598    -0.566    sd_read_write/clk_out1
    SLICE_X7Y101         FDRE                                         r  sd_read_write/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  sd_read_write/dout_reg[4]/Q
                         net (fo=8, routed)           0.720     0.282    audio_stuff/myfifo/fifo_reg_384_447_3_5/DIB
    SLICE_X6Y102         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_384_447_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.868    -0.804    audio_stuff/myfifo/fifo_reg_384_447_3_5/WCLK
    SLICE_X6Y102         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_384_447_3_5/RAMB/CLK
                         clock pessimism              0.557    -0.248    
                         clock uncertainty            0.215    -0.033    
    SLICE_X6Y102         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.092     0.059    audio_stuff/myfifo/fifo_reg_384_447_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_192_255_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.128ns (14.919%)  route 0.730ns (85.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.598    -0.566    sd_read_write/clk_out1
    SLICE_X7Y101         FDRE                                         r  sd_read_write/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  sd_read_write/dout_reg[5]/Q
                         net (fo=8, routed)           0.730     0.292    audio_stuff/myfifo/fifo_reg_192_255_3_5/DIC
    SLICE_X6Y101         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_192_255_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.868    -0.804    audio_stuff/myfifo/fifo_reg_192_255_3_5/WCLK
    SLICE_X6Y101         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_192_255_3_5/RAMC/CLK
                         clock pessimism              0.557    -0.248    
                         clock uncertainty            0.215    -0.033    
    SLICE_X6Y101         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.091     0.058    audio_stuff/myfifo/fifo_reg_192_255_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.292    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.128ns (14.884%)  route 0.732ns (85.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.598    -0.566    sd_read_write/clk_out1
    SLICE_X7Y101         FDRE                                         r  sd_read_write/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  sd_read_write/dout_reg[5]/Q
                         net (fo=8, routed)           0.732     0.294    audio_stuff/myfifo/fifo_reg_0_63_3_5/DIC
    SLICE_X6Y103         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.867    -0.805    audio_stuff/myfifo/fifo_reg_0_63_3_5/WCLK
    SLICE_X6Y103         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMC/CLK
                         clock pessimism              0.557    -0.249    
                         clock uncertainty            0.215    -0.034    
    SLICE_X6Y103         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.091     0.057    audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_192_255_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.141ns (15.784%)  route 0.752ns (84.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.598    -0.566    sd_read_write/clk_out1
    SLICE_X7Y101         FDRE                                         r  sd_read_write/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  sd_read_write/dout_reg[2]/Q
                         net (fo=8, routed)           0.752     0.327    audio_stuff/myfifo/fifo_reg_192_255_0_2/DIC
    SLICE_X8Y101         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_192_255_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.841    -0.832    audio_stuff/myfifo/fifo_reg_192_255_0_2/WCLK
    SLICE_X8Y101         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_192_255_0_2/RAMC/CLK
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.215    -0.061    
    SLICE_X8Y101         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.083    audio_stuff/myfifo/fifo_reg_192_255_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_384_447_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.141ns (15.700%)  route 0.757ns (84.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.598    -0.566    sd_read_write/clk_out1
    SLICE_X7Y101         FDRE                                         r  sd_read_write/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  sd_read_write/dout_reg[1]/Q
                         net (fo=8, routed)           0.757     0.332    audio_stuff/myfifo/fifo_reg_384_447_0_2/DIB
    SLICE_X8Y102         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_384_447_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.841    -0.832    audio_stuff/myfifo/fifo_reg_384_447_0_2/WCLK
    SLICE_X8Y102         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_384_447_0_2/RAMB/CLK
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.215    -0.061    
    SLICE_X8Y102         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.085    audio_stuff/myfifo/fifo_reg_384_447_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.332    
  -------------------------------------------------------------------
                         slack                                  0.247    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_manager_1
  To Clock:  clk_out2_clk_manager

Setup :            0  Failing Endpoints,  Worst Slack        1.624ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.624ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel7_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.961ns  (logic 1.475ns (18.527%)  route 6.486ns (81.473%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 9.221 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.223    -0.394    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y109        FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y109        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=114, routed)         2.608     2.607    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X73Y56         LUT6 (Prop_lut6_I4_O)        0.097     2.704 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_31/O
                         net (fo=1, routed)           0.000     2.704    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_31_n_0
    SLICE_X73Y56         MUXF7 (Prop_muxf7_I0_O)      0.181     2.885 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.885    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_15_n_0
    SLICE_X73Y56         MUXF8 (Prop_muxf8_I0_O)      0.076     2.961 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_6/O
                         net (fo=1, routed)           1.670     4.631    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_6_n_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I5_O)        0.239     4.870 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.870    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1_n_0
    SLICE_X63Y116        MUXF7 (Prop_muxf7_I0_O)      0.163     5.033 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=3, routed)           1.179     6.212    box/edge_detection/doutb[5]
    SLICE_X44Y114        LUT6 (Prop_lut6_I4_O)        0.229     6.441 r  box/edge_detection/bw_pixel_load0[2]_i_1/O
                         net (fo=12, routed)          0.685     7.126    box/edge_detection/bw_pixel_load0[2]_i_1_n_0
    SLICE_X36Y112        LUT3 (Prop_lut3_I2_O)        0.097     7.223 r  box/edge_detection/bw_pixel7[2]_i_1/O
                         net (fo=1, routed)           0.344     7.567    box/edge_detection/bw_pixel7[2]_i_1_n_0
    SLICE_X40Y112        FDRE                                         r  box/edge_detection/bw_pixel7_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.125     9.221    box/edge_detection/clk_out2
    SLICE_X40Y112        FDRE                                         r  box/edge_detection/bw_pixel7_reg[2]/C
                         clock pessimism              0.220     9.442    
                         clock uncertainty           -0.211     9.231    
    SLICE_X40Y112        FDRE (Setup_fdre_C_D)       -0.039     9.192    box/edge_detection/bw_pixel7_reg[2]
  -------------------------------------------------------------------
                         required time                          9.192    
                         arrival time                          -7.567    
  -------------------------------------------------------------------
                         slack                                  1.624    

Slack (MET) :             1.803ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel7_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.776ns  (logic 1.491ns (19.175%)  route 6.285ns (80.825%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 9.221 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.220    -0.397    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y112        FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y112        FDRE (Prop_fdre_C_Q)         0.393    -0.004 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=114, routed)         2.478     2.474    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X63Y175        LUT6 (Prop_lut6_I2_O)        0.097     2.571 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     2.571    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_23_n_0
    SLICE_X63Y175        MUXF7 (Prop_muxf7_I0_O)      0.181     2.752 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.752    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_11_n_0
    SLICE_X63Y175        MUXF8 (Prop_muxf8_I0_O)      0.076     2.828 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4/O
                         net (fo=1, routed)           1.687     4.515    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4_n_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I1_O)        0.239     4.754 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.754    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1_n_0
    SLICE_X63Y116        MUXF7 (Prop_muxf7_I0_O)      0.181     4.935 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=13, routed)          1.208     6.143    box/edge_detection/doutb[3]
    SLICE_X44Y114        LUT6 (Prop_lut6_I1_O)        0.227     6.370 r  box/edge_detection/bw_pixel_load0[3]_i_2/O
                         net (fo=12, routed)          0.563     6.933    box/edge_detection/bw_pixel_load0[3]_i_2_n_0
    SLICE_X37Y112        LUT3 (Prop_lut3_I2_O)        0.097     7.030 r  box/edge_detection/bw_pixel7[3]_i_2/O
                         net (fo=1, routed)           0.349     7.379    box/edge_detection/bw_pixel7[3]_i_2_n_0
    SLICE_X40Y112        FDRE                                         r  box/edge_detection/bw_pixel7_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.125     9.221    box/edge_detection/clk_out2
    SLICE_X40Y112        FDRE                                         r  box/edge_detection/bw_pixel7_reg[3]/C
                         clock pessimism              0.220     9.442    
                         clock uncertainty           -0.211     9.231    
    SLICE_X40Y112        FDRE (Setup_fdre_C_D)       -0.049     9.182    box/edge_detection/bw_pixel7_reg[3]
  -------------------------------------------------------------------
                         required time                          9.182    
                         arrival time                          -7.379    
  -------------------------------------------------------------------
                         slack                                  1.803    

Slack (MET) :             1.843ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.745ns  (logic 1.475ns (19.044%)  route 6.270ns (80.956%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 9.223 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.223    -0.394    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y109        FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y109        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=114, routed)         2.608     2.607    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X73Y56         LUT6 (Prop_lut6_I4_O)        0.097     2.704 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_31/O
                         net (fo=1, routed)           0.000     2.704    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_31_n_0
    SLICE_X73Y56         MUXF7 (Prop_muxf7_I0_O)      0.181     2.885 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.885    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_15_n_0
    SLICE_X73Y56         MUXF8 (Prop_muxf8_I0_O)      0.076     2.961 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_6/O
                         net (fo=1, routed)           1.670     4.631    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_6_n_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I5_O)        0.239     4.870 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.870    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1_n_0
    SLICE_X63Y116        MUXF7 (Prop_muxf7_I0_O)      0.163     5.033 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=3, routed)           1.179     6.212    box/edge_detection/doutb[5]
    SLICE_X44Y114        LUT6 (Prop_lut6_I4_O)        0.229     6.441 r  box/edge_detection/bw_pixel_load0[2]_i_1/O
                         net (fo=12, routed)          0.448     6.890    box/edge_detection/bw_pixel_load0[2]_i_1_n_0
    SLICE_X37Y112        LUT3 (Prop_lut3_I2_O)        0.097     6.987 r  box/edge_detection/bw_pixel0[2]_i_1/O
                         net (fo=1, routed)           0.364     7.351    box/edge_detection/bw_pixel0[2]_i_1_n_0
    SLICE_X36Y112        FDRE                                         r  box/edge_detection/bw_pixel0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.127     9.223    box/edge_detection/clk_out2
    SLICE_X36Y112        FDRE                                         r  box/edge_detection/bw_pixel0_reg[2]/C
                         clock pessimism              0.220     9.444    
                         clock uncertainty           -0.211     9.233    
    SLICE_X36Y112        FDRE (Setup_fdre_C_D)       -0.039     9.194    box/edge_detection/bw_pixel0_reg[2]
  -------------------------------------------------------------------
                         required time                          9.194    
                         arrival time                          -7.351    
  -------------------------------------------------------------------
                         slack                                  1.843    

Slack (MET) :             1.936ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.758ns  (logic 1.495ns (19.270%)  route 6.263ns (80.730%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.220    -0.397    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y112        FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y112        FDRE (Prop_fdre_C_Q)         0.393    -0.004 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=114, routed)         2.478     2.474    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X63Y175        LUT6 (Prop_lut6_I2_O)        0.097     2.571 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     2.571    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_23_n_0
    SLICE_X63Y175        MUXF7 (Prop_muxf7_I0_O)      0.181     2.752 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.752    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_11_n_0
    SLICE_X63Y175        MUXF8 (Prop_muxf8_I0_O)      0.076     2.828 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4/O
                         net (fo=1, routed)           1.687     4.515    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4_n_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I1_O)        0.239     4.754 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.754    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1_n_0
    SLICE_X63Y116        MUXF7 (Prop_muxf7_I0_O)      0.181     4.935 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=13, routed)          1.208     6.143    box/edge_detection/doutb[3]
    SLICE_X44Y114        LUT6 (Prop_lut6_I1_O)        0.227     6.370 r  box/edge_detection/bw_pixel_load0[3]_i_2/O
                         net (fo=12, routed)          0.890     7.260    box/edge_detection/bw_pixel_load0[3]_i_2_n_0
    SLICE_X33Y112        LUT3 (Prop_lut3_I2_O)        0.101     7.361 r  box/edge_detection/bw_pixel4[3]_i_2/O
                         net (fo=1, routed)           0.000     7.361    box/edge_detection/bw_pixel4[3]_i_2_n_0
    SLICE_X33Y112        FDRE                                         r  box/edge_detection/bw_pixel4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.128     9.224    box/edge_detection/clk_out2
    SLICE_X33Y112        FDRE                                         r  box/edge_detection/bw_pixel4_reg[3]/C
                         clock pessimism              0.220     9.445    
                         clock uncertainty           -0.211     9.234    
    SLICE_X33Y112        FDRE (Setup_fdre_C_D)        0.064     9.298    box/edge_detection/bw_pixel4_reg[3]
  -------------------------------------------------------------------
                         required time                          9.298    
                         arrival time                          -7.361    
  -------------------------------------------------------------------
                         slack                                  1.936    

Slack (MET) :             1.999ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.692ns  (logic 1.489ns (19.357%)  route 6.203ns (80.643%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.223    -0.394    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y109        FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y109        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=114, routed)         2.608     2.607    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X73Y56         LUT6 (Prop_lut6_I4_O)        0.097     2.704 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_31/O
                         net (fo=1, routed)           0.000     2.704    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_31_n_0
    SLICE_X73Y56         MUXF7 (Prop_muxf7_I0_O)      0.181     2.885 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.885    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_15_n_0
    SLICE_X73Y56         MUXF8 (Prop_muxf8_I0_O)      0.076     2.961 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_6/O
                         net (fo=1, routed)           1.670     4.631    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_6_n_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I5_O)        0.239     4.870 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.870    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1_n_0
    SLICE_X63Y116        MUXF7 (Prop_muxf7_I0_O)      0.163     5.033 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=3, routed)           1.179     6.212    box/edge_detection/doutb[5]
    SLICE_X44Y114        LUT6 (Prop_lut6_I4_O)        0.229     6.441 r  box/edge_detection/bw_pixel_load0[2]_i_1/O
                         net (fo=12, routed)          0.746     7.187    box/edge_detection/bw_pixel_load0[2]_i_1_n_0
    SLICE_X32Y111        LUT3 (Prop_lut3_I2_O)        0.111     7.298 r  box/edge_detection/bw_pixel2[2]_i_1/O
                         net (fo=1, routed)           0.000     7.298    box/edge_detection/bw_pixel2[2]_i_1_n_0
    SLICE_X32Y111        FDRE                                         r  box/edge_detection/bw_pixel2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.128     9.224    box/edge_detection/clk_out2
    SLICE_X32Y111        FDRE                                         r  box/edge_detection/bw_pixel2_reg[2]/C
                         clock pessimism              0.220     9.445    
                         clock uncertainty           -0.211     9.234    
    SLICE_X32Y111        FDRE (Setup_fdre_C_D)        0.064     9.298    box/edge_detection/bw_pixel2_reg[2]
  -------------------------------------------------------------------
                         required time                          9.298    
                         arrival time                          -7.298    
  -------------------------------------------------------------------
                         slack                                  1.999    

Slack (MET) :             2.027ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel_load0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.552ns  (logic 1.378ns (18.247%)  route 6.174ns (81.753%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.223    -0.394    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y109        FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y109        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=114, routed)         2.608     2.607    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X73Y56         LUT6 (Prop_lut6_I4_O)        0.097     2.704 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_31/O
                         net (fo=1, routed)           0.000     2.704    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_31_n_0
    SLICE_X73Y56         MUXF7 (Prop_muxf7_I0_O)      0.181     2.885 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.885    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_15_n_0
    SLICE_X73Y56         MUXF8 (Prop_muxf8_I0_O)      0.076     2.961 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_6/O
                         net (fo=1, routed)           1.670     4.631    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_6_n_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I5_O)        0.239     4.870 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.870    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1_n_0
    SLICE_X63Y116        MUXF7 (Prop_muxf7_I0_O)      0.163     5.033 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=3, routed)           1.173     6.206    box/edge_detection/doutb[5]
    SLICE_X44Y114        LUT6 (Prop_lut6_I1_O)        0.229     6.435 r  box/edge_detection/bw_pixel_load0[1]_i_1/O
                         net (fo=12, routed)          0.723     7.158    box/edge_detection/bw_pixel_load0[1]_i_1_n_0
    SLICE_X31Y111        FDRE                                         r  box/edge_detection/bw_pixel_load0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.128     9.224    box/edge_detection/clk_out2
    SLICE_X31Y111        FDRE                                         r  box/edge_detection/bw_pixel_load0_reg[1]/C
                         clock pessimism              0.220     9.445    
                         clock uncertainty           -0.211     9.234    
    SLICE_X31Y111        FDRE (Setup_fdre_C_D)       -0.049     9.185    box/edge_detection/bw_pixel_load0_reg[1]
  -------------------------------------------------------------------
                         required time                          9.185    
                         arrival time                          -7.158    
  -------------------------------------------------------------------
                         slack                                  2.027    

Slack (MET) :             2.041ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.651ns  (logic 1.491ns (19.488%)  route 6.160ns (80.512%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.223    -0.394    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y109        FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y109        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=114, routed)         2.608     2.607    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X73Y56         LUT6 (Prop_lut6_I4_O)        0.097     2.704 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_31/O
                         net (fo=1, routed)           0.000     2.704    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_31_n_0
    SLICE_X73Y56         MUXF7 (Prop_muxf7_I0_O)      0.181     2.885 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.885    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_15_n_0
    SLICE_X73Y56         MUXF8 (Prop_muxf8_I0_O)      0.076     2.961 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_6/O
                         net (fo=1, routed)           1.670     4.631    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_6_n_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I5_O)        0.239     4.870 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.870    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1_n_0
    SLICE_X63Y116        MUXF7 (Prop_muxf7_I0_O)      0.163     5.033 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=3, routed)           1.179     6.212    box/edge_detection/doutb[5]
    SLICE_X44Y114        LUT6 (Prop_lut6_I4_O)        0.229     6.441 r  box/edge_detection/bw_pixel_load0[2]_i_1/O
                         net (fo=12, routed)          0.702     7.144    box/edge_detection/bw_pixel_load0[2]_i_1_n_0
    SLICE_X32Y112        LUT3 (Prop_lut3_I2_O)        0.113     7.257 r  box/edge_detection/bw_pixel3[2]_i_1/O
                         net (fo=1, routed)           0.000     7.257    box/edge_detection/bw_pixel3[2]_i_1_n_0
    SLICE_X32Y112        FDRE                                         r  box/edge_detection/bw_pixel3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.128     9.224    box/edge_detection/clk_out2
    SLICE_X32Y112        FDRE                                         r  box/edge_detection/bw_pixel3_reg[2]/C
                         clock pessimism              0.220     9.445    
                         clock uncertainty           -0.211     9.234    
    SLICE_X32Y112        FDRE (Setup_fdre_C_D)        0.064     9.298    box/edge_detection/bw_pixel3_reg[2]
  -------------------------------------------------------------------
                         required time                          9.298    
                         arrival time                          -7.257    
  -------------------------------------------------------------------
                         slack                                  2.041    

Slack (MET) :             2.054ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.623ns  (logic 1.491ns (19.559%)  route 6.132ns (80.441%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 9.223 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.220    -0.397    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y112        FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y112        FDRE (Prop_fdre_C_Q)         0.393    -0.004 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=114, routed)         2.478     2.474    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X63Y175        LUT6 (Prop_lut6_I2_O)        0.097     2.571 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     2.571    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_23_n_0
    SLICE_X63Y175        MUXF7 (Prop_muxf7_I0_O)      0.181     2.752 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.752    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_11_n_0
    SLICE_X63Y175        MUXF8 (Prop_muxf8_I0_O)      0.076     2.828 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4/O
                         net (fo=1, routed)           1.687     4.515    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4_n_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I1_O)        0.239     4.754 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.754    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1_n_0
    SLICE_X63Y116        MUXF7 (Prop_muxf7_I0_O)      0.181     4.935 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=13, routed)          1.208     6.143    box/edge_detection/doutb[3]
    SLICE_X44Y114        LUT6 (Prop_lut6_I1_O)        0.227     6.370 r  box/edge_detection/bw_pixel_load0[3]_i_2/O
                         net (fo=12, routed)          0.759     7.129    box/edge_detection/bw_pixel_load0[3]_i_2_n_0
    SLICE_X37Y112        LUT3 (Prop_lut3_I2_O)        0.097     7.226 r  box/edge_detection/bw_pixel1[3]_i_2/O
                         net (fo=1, routed)           0.000     7.226    box/edge_detection/bw_pixel1[3]_i_2_n_0
    SLICE_X37Y112        FDRE                                         r  box/edge_detection/bw_pixel1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.127     9.223    box/edge_detection/clk_out2
    SLICE_X37Y112        FDRE                                         r  box/edge_detection/bw_pixel1_reg[3]/C
                         clock pessimism              0.220     9.444    
                         clock uncertainty           -0.211     9.233    
    SLICE_X37Y112        FDRE (Setup_fdre_C_D)        0.047     9.280    box/edge_detection/bw_pixel1_reg[3]
  -------------------------------------------------------------------
                         required time                          9.280    
                         arrival time                          -7.226    
  -------------------------------------------------------------------
                         slack                                  2.054    

Slack (MET) :             2.060ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.630ns  (logic 1.493ns (19.567%)  route 6.137ns (80.433%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 9.223 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.223    -0.394    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y109        FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y109        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=114, routed)         2.608     2.607    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X73Y56         LUT6 (Prop_lut6_I4_O)        0.097     2.704 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_31/O
                         net (fo=1, routed)           0.000     2.704    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_31_n_0
    SLICE_X73Y56         MUXF7 (Prop_muxf7_I0_O)      0.181     2.885 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.885    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_15_n_0
    SLICE_X73Y56         MUXF8 (Prop_muxf8_I0_O)      0.076     2.961 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_6/O
                         net (fo=1, routed)           1.670     4.631    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_6_n_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I5_O)        0.239     4.870 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.870    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1_n_0
    SLICE_X63Y116        MUXF7 (Prop_muxf7_I0_O)      0.163     5.033 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=3, routed)           1.179     6.212    box/edge_detection/doutb[5]
    SLICE_X44Y114        LUT6 (Prop_lut6_I4_O)        0.229     6.441 r  box/edge_detection/bw_pixel_load0[2]_i_1/O
                         net (fo=12, routed)          0.680     7.121    box/edge_detection/bw_pixel_load0[2]_i_1_n_0
    SLICE_X37Y112        LUT3 (Prop_lut3_I2_O)        0.115     7.236 r  box/edge_detection/bw_pixel1[2]_i_1/O
                         net (fo=1, routed)           0.000     7.236    box/edge_detection/bw_pixel1[2]_i_1_n_0
    SLICE_X37Y112        FDRE                                         r  box/edge_detection/bw_pixel1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.127     9.223    box/edge_detection/clk_out2
    SLICE_X37Y112        FDRE                                         r  box/edge_detection/bw_pixel1_reg[2]/C
                         clock pessimism              0.220     9.444    
                         clock uncertainty           -0.211     9.233    
    SLICE_X37Y112        FDRE (Setup_fdre_C_D)        0.064     9.297    box/edge_detection/bw_pixel1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.297    
                         arrival time                          -7.236    
  -------------------------------------------------------------------
                         slack                                  2.060    

Slack (MET) :             2.069ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel8_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.621ns  (logic 1.491ns (19.563%)  route 6.130ns (80.437%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 9.223 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.223    -0.394    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y109        FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y109        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=114, routed)         2.608     2.607    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X73Y56         LUT6 (Prop_lut6_I4_O)        0.097     2.704 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_31/O
                         net (fo=1, routed)           0.000     2.704    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_31_n_0
    SLICE_X73Y56         MUXF7 (Prop_muxf7_I0_O)      0.181     2.885 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.885    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_15_n_0
    SLICE_X73Y56         MUXF8 (Prop_muxf8_I0_O)      0.076     2.961 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_6/O
                         net (fo=1, routed)           1.670     4.631    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_6_n_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I5_O)        0.239     4.870 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.870    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1_n_0
    SLICE_X63Y116        MUXF7 (Prop_muxf7_I0_O)      0.163     5.033 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=3, routed)           1.179     6.212    box/edge_detection/doutb[5]
    SLICE_X44Y114        LUT6 (Prop_lut6_I4_O)        0.229     6.441 r  box/edge_detection/bw_pixel_load0[2]_i_1/O
                         net (fo=12, routed)          0.673     7.114    box/edge_detection/bw_pixel_load0[2]_i_1_n_0
    SLICE_X35Y111        LUT3 (Prop_lut3_I2_O)        0.113     7.227 r  box/edge_detection/bw_pixel8[2]_i_1/O
                         net (fo=1, routed)           0.000     7.227    box/edge_detection/bw_pixel8[2]_i_1_n_0
    SLICE_X35Y111        FDRE                                         r  box/edge_detection/bw_pixel8_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.127     9.223    box/edge_detection/clk_out2
    SLICE_X35Y111        FDRE                                         r  box/edge_detection/bw_pixel8_reg[2]/C
                         clock pessimism              0.220     9.444    
                         clock uncertainty           -0.211     9.233    
    SLICE_X35Y111        FDRE (Setup_fdre_C_D)        0.064     9.297    box/edge_detection/bw_pixel8_reg[2]
  -------------------------------------------------------------------
                         required time                          9.297    
                         arrival time                          -7.227    
  -------------------------------------------------------------------
                         slack                                  2.069    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 sd_read_write/byte_available_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/fwrite_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.186ns (23.814%)  route 0.595ns (76.186%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.604    -0.560    sd_read_write/clk_out1
    SLICE_X5Y98          FDRE                                         r  sd_read_write/byte_available_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  sd_read_write/byte_available_reg/Q
                         net (fo=6, routed)           0.595     0.176    audio_stuff/sd_read_available
    SLICE_X3Y104         LUT5 (Prop_lut5_I0_O)        0.045     0.221 r  audio_stuff/fwrite_i_1/O
                         net (fo=1, routed)           0.000     0.221    audio_stuff/fwrite_i_1_n_0
    SLICE_X3Y104         FDRE                                         r  audio_stuff/fwrite_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.871    -0.802    audio_stuff/clk_out2
    SLICE_X3Y104         FDRE                                         r  audio_stuff/fwrite_reg/C
                         clock pessimism              0.557    -0.246    
                         clock uncertainty            0.211    -0.035    
    SLICE_X3Y104         FDRE (Hold_fdre_C_D)         0.091     0.056    audio_stuff/fwrite_reg
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_256_319_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.141ns (16.809%)  route 0.698ns (83.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.598    -0.566    sd_read_write/clk_out1
    SLICE_X7Y101         FDRE                                         r  sd_read_write/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  sd_read_write/dout_reg[1]/Q
                         net (fo=8, routed)           0.698     0.273    audio_stuff/myfifo/fifo_reg_256_319_0_2/DIB
    SLICE_X8Y103         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_256_319_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.840    -0.833    audio_stuff/myfifo/fifo_reg_256_319_0_2/WCLK
    SLICE_X8Y103         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_256_319_0_2/RAMB/CLK
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.211    -0.066    
    SLICE_X8Y103         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.080    audio_stuff/myfifo/fifo_reg_256_319_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_192_255_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.128ns (15.396%)  route 0.703ns (84.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.598    -0.566    sd_read_write/clk_out1
    SLICE_X7Y101         FDRE                                         r  sd_read_write/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  sd_read_write/dout_reg[4]/Q
                         net (fo=8, routed)           0.703     0.265    audio_stuff/myfifo/fifo_reg_192_255_3_5/DIB
    SLICE_X6Y101         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_192_255_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.868    -0.804    audio_stuff/myfifo/fifo_reg_192_255_3_5/WCLK
    SLICE_X6Y101         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_192_255_3_5/RAMB/CLK
                         clock pessimism              0.557    -0.248    
                         clock uncertainty            0.211    -0.037    
    SLICE_X6Y101         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.092     0.055    audio_stuff/myfifo/fifo_reg_192_255_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 sd_read_write/byte_available_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/last_sd_read_available_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.186ns (22.449%)  route 0.643ns (77.551%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.604    -0.560    sd_read_write/clk_out1
    SLICE_X5Y98          FDRE                                         r  sd_read_write/byte_available_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  sd_read_write/byte_available_reg/Q
                         net (fo=6, routed)           0.643     0.223    sd_read_write/sd_read_available
    SLICE_X5Y107         LUT4 (Prop_lut4_I0_O)        0.045     0.268 r  sd_read_write/last_sd_read_available_i_1/O
                         net (fo=1, routed)           0.000     0.268    audio_stuff/byte_available_reg
    SLICE_X5Y107         FDRE                                         r  audio_stuff/last_sd_read_available_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.866    -0.806    audio_stuff/clk_out2
    SLICE_X5Y107         FDRE                                         r  audio_stuff/last_sd_read_available_reg/C
                         clock pessimism              0.557    -0.250    
                         clock uncertainty            0.211    -0.039    
    SLICE_X5Y107         FDRE (Hold_fdre_C_D)         0.092     0.053    audio_stuff/last_sd_read_available_reg
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_64_127_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.128ns (15.236%)  route 0.712ns (84.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.598    -0.566    sd_read_write/clk_out1
    SLICE_X7Y101         FDRE                                         r  sd_read_write/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  sd_read_write/dout_reg[4]/Q
                         net (fo=8, routed)           0.712     0.274    audio_stuff/myfifo/fifo_reg_64_127_3_5/DIB
    SLICE_X6Y100         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_64_127_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.868    -0.804    audio_stuff/myfifo/fifo_reg_64_127_3_5/WCLK
    SLICE_X6Y100         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_64_127_3_5/RAMB/CLK
                         clock pessimism              0.557    -0.248    
                         clock uncertainty            0.211    -0.037    
    SLICE_X6Y100         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.092     0.055    audio_stuff/myfifo/fifo_reg_64_127_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_384_447_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.128ns (15.091%)  route 0.720ns (84.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.598    -0.566    sd_read_write/clk_out1
    SLICE_X7Y101         FDRE                                         r  sd_read_write/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  sd_read_write/dout_reg[4]/Q
                         net (fo=8, routed)           0.720     0.282    audio_stuff/myfifo/fifo_reg_384_447_3_5/DIB
    SLICE_X6Y102         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_384_447_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.868    -0.804    audio_stuff/myfifo/fifo_reg_384_447_3_5/WCLK
    SLICE_X6Y102         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_384_447_3_5/RAMB/CLK
                         clock pessimism              0.557    -0.248    
                         clock uncertainty            0.211    -0.037    
    SLICE_X6Y102         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.092     0.055    audio_stuff/myfifo/fifo_reg_384_447_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_192_255_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.128ns (14.919%)  route 0.730ns (85.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.598    -0.566    sd_read_write/clk_out1
    SLICE_X7Y101         FDRE                                         r  sd_read_write/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  sd_read_write/dout_reg[5]/Q
                         net (fo=8, routed)           0.730     0.292    audio_stuff/myfifo/fifo_reg_192_255_3_5/DIC
    SLICE_X6Y101         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_192_255_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.868    -0.804    audio_stuff/myfifo/fifo_reg_192_255_3_5/WCLK
    SLICE_X6Y101         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_192_255_3_5/RAMC/CLK
                         clock pessimism              0.557    -0.248    
                         clock uncertainty            0.211    -0.037    
    SLICE_X6Y101         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.091     0.054    audio_stuff/myfifo/fifo_reg_192_255_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.292    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.128ns (14.884%)  route 0.732ns (85.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.598    -0.566    sd_read_write/clk_out1
    SLICE_X7Y101         FDRE                                         r  sd_read_write/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  sd_read_write/dout_reg[5]/Q
                         net (fo=8, routed)           0.732     0.294    audio_stuff/myfifo/fifo_reg_0_63_3_5/DIC
    SLICE_X6Y103         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.867    -0.805    audio_stuff/myfifo/fifo_reg_0_63_3_5/WCLK
    SLICE_X6Y103         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMC/CLK
                         clock pessimism              0.557    -0.249    
                         clock uncertainty            0.211    -0.038    
    SLICE_X6Y103         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.091     0.053    audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_192_255_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.141ns (15.784%)  route 0.752ns (84.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.598    -0.566    sd_read_write/clk_out1
    SLICE_X7Y101         FDRE                                         r  sd_read_write/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  sd_read_write/dout_reg[2]/Q
                         net (fo=8, routed)           0.752     0.327    audio_stuff/myfifo/fifo_reg_192_255_0_2/DIC
    SLICE_X8Y101         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_192_255_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.841    -0.832    audio_stuff/myfifo/fifo_reg_192_255_0_2/WCLK
    SLICE_X8Y101         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_192_255_0_2/RAMC/CLK
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.211    -0.065    
    SLICE_X8Y101         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.079    audio_stuff/myfifo/fifo_reg_192_255_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_384_447_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.141ns (15.700%)  route 0.757ns (84.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.598    -0.566    sd_read_write/clk_out1
    SLICE_X7Y101         FDRE                                         r  sd_read_write/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  sd_read_write/dout_reg[1]/Q
                         net (fo=8, routed)           0.757     0.332    audio_stuff/myfifo/fifo_reg_384_447_0_2/DIB
    SLICE_X8Y102         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_384_447_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.841    -0.832    audio_stuff/myfifo/fifo_reg_384_447_0_2/WCLK
    SLICE_X8Y102         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_384_447_0_2/RAMB/CLK
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.211    -0.065    
    SLICE_X8Y102         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.081    audio_stuff/myfifo/fifo_reg_384_447_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.332    
  -------------------------------------------------------------------
                         slack                                  0.250    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_manager_1
  To Clock:  clk_out2_clk_manager

Setup :            0  Failing Endpoints,  Worst Slack        5.358ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.358ns  (required time - arrival time)
  Source:                 audio_stuff/myfifo/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/myfifo/rptr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 1.078ns (24.310%)  route 3.356ns (75.690%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 9.292 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.238    -0.379    audio_stuff/myfifo/clk_out2
    SLICE_X11Y106        FDRE                                         r  audio_stuff/myfifo/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.341    -0.038 r  audio_stuff/myfifo/wptr_reg[2]/Q
                         net (fo=136, routed)         2.027     1.989    audio_stuff/myfifo/wptr_reg__0[2]
    SLICE_X7Y105         LUT6 (Prop_lut6_I2_O)        0.097     2.086 r  audio_stuff/myfifo/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     2.086    audio_stuff/myfifo/empty_carry_i_3_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.403     2.489 f  audio_stuff/myfifo/empty_carry/CO[2]
                         net (fo=4, routed)           0.924     3.414    audio_stuff/myfifo/fempty
    SLICE_X9Y107         LUT3 (Prop_lut3_I2_O)        0.237     3.651 r  audio_stuff/myfifo/rptr[5]_i_2/O
                         net (fo=9, routed)           0.405     4.055    audio_stuff/myfifo/rptr[5]_i_2_n_0
    SLICE_X7Y107         FDRE                                         r  audio_stuff/myfifo/rptr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.196     9.292    audio_stuff/myfifo/clk_out2
    SLICE_X7Y107         FDRE                                         r  audio_stuff/myfifo/rptr_reg[0]/C
                         clock pessimism              0.346     9.638    
                         clock uncertainty           -0.074     9.563    
    SLICE_X7Y107         FDRE (Setup_fdre_C_CE)      -0.150     9.413    audio_stuff/myfifo/rptr_reg[0]
  -------------------------------------------------------------------
                         required time                          9.413    
                         arrival time                          -4.055    
  -------------------------------------------------------------------
                         slack                                  5.358    

Slack (MET) :             5.358ns  (required time - arrival time)
  Source:                 audio_stuff/myfifo/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/myfifo/rptr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 1.078ns (24.310%)  route 3.356ns (75.690%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 9.292 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.238    -0.379    audio_stuff/myfifo/clk_out2
    SLICE_X11Y106        FDRE                                         r  audio_stuff/myfifo/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.341    -0.038 r  audio_stuff/myfifo/wptr_reg[2]/Q
                         net (fo=136, routed)         2.027     1.989    audio_stuff/myfifo/wptr_reg__0[2]
    SLICE_X7Y105         LUT6 (Prop_lut6_I2_O)        0.097     2.086 r  audio_stuff/myfifo/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     2.086    audio_stuff/myfifo/empty_carry_i_3_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.403     2.489 f  audio_stuff/myfifo/empty_carry/CO[2]
                         net (fo=4, routed)           0.924     3.414    audio_stuff/myfifo/fempty
    SLICE_X9Y107         LUT3 (Prop_lut3_I2_O)        0.237     3.651 r  audio_stuff/myfifo/rptr[5]_i_2/O
                         net (fo=9, routed)           0.405     4.055    audio_stuff/myfifo/rptr[5]_i_2_n_0
    SLICE_X7Y107         FDRE                                         r  audio_stuff/myfifo/rptr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.196     9.292    audio_stuff/myfifo/clk_out2
    SLICE_X7Y107         FDRE                                         r  audio_stuff/myfifo/rptr_reg[1]/C
                         clock pessimism              0.346     9.638    
                         clock uncertainty           -0.074     9.563    
    SLICE_X7Y107         FDRE (Setup_fdre_C_CE)      -0.150     9.413    audio_stuff/myfifo/rptr_reg[1]
  -------------------------------------------------------------------
                         required time                          9.413    
                         arrival time                          -4.055    
  -------------------------------------------------------------------
                         slack                                  5.358    

Slack (MET) :             5.358ns  (required time - arrival time)
  Source:                 audio_stuff/myfifo/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/myfifo/rptr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 1.078ns (24.310%)  route 3.356ns (75.690%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 9.292 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.238    -0.379    audio_stuff/myfifo/clk_out2
    SLICE_X11Y106        FDRE                                         r  audio_stuff/myfifo/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.341    -0.038 r  audio_stuff/myfifo/wptr_reg[2]/Q
                         net (fo=136, routed)         2.027     1.989    audio_stuff/myfifo/wptr_reg__0[2]
    SLICE_X7Y105         LUT6 (Prop_lut6_I2_O)        0.097     2.086 r  audio_stuff/myfifo/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     2.086    audio_stuff/myfifo/empty_carry_i_3_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.403     2.489 f  audio_stuff/myfifo/empty_carry/CO[2]
                         net (fo=4, routed)           0.924     3.414    audio_stuff/myfifo/fempty
    SLICE_X9Y107         LUT3 (Prop_lut3_I2_O)        0.237     3.651 r  audio_stuff/myfifo/rptr[5]_i_2/O
                         net (fo=9, routed)           0.405     4.055    audio_stuff/myfifo/rptr[5]_i_2_n_0
    SLICE_X7Y107         FDRE                                         r  audio_stuff/myfifo/rptr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.196     9.292    audio_stuff/myfifo/clk_out2
    SLICE_X7Y107         FDRE                                         r  audio_stuff/myfifo/rptr_reg[2]/C
                         clock pessimism              0.346     9.638    
                         clock uncertainty           -0.074     9.563    
    SLICE_X7Y107         FDRE (Setup_fdre_C_CE)      -0.150     9.413    audio_stuff/myfifo/rptr_reg[2]
  -------------------------------------------------------------------
                         required time                          9.413    
                         arrival time                          -4.055    
  -------------------------------------------------------------------
                         slack                                  5.358    

Slack (MET) :             5.388ns  (required time - arrival time)
  Source:                 audio_stuff/myfifo/rptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/filter_controller/lpf/y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 0.788ns (17.243%)  route 3.782ns (82.757%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 9.292 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.319ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.298    -0.319    audio_stuff/myfifo/clk_out2
    SLICE_X7Y107         FDRE                                         r  audio_stuff/myfifo/rptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDRE (Prop_fdre_C_Q)         0.313    -0.006 r  audio_stuff/myfifo/rptr_reg[2]/Q
                         net (fo=71, routed)          2.783     2.777    audio_stuff/myfifo/fifo_reg_384_447_3_5/ADDRA2
    SLICE_X6Y102         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.211     2.988 r  audio_stuff/myfifo/fifo_reg_384_447_3_5/RAMA/O
                         net (fo=1, routed)           0.999     3.987    audio_stuff/myfifo/fifo_reg_384_447_3_5_n_0
    SLICE_X7Y104         LUT6 (Prop_lut6_I1_O)        0.097     4.084 r  audio_stuff/myfifo/y[3]_i_3/O
                         net (fo=1, routed)           0.000     4.084    audio_stuff/myfifo/y[3]_i_3_n_0
    SLICE_X7Y104         MUXF7 (Prop_muxf7_I1_O)      0.167     4.251 r  audio_stuff/myfifo/y_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     4.251    audio_stuff/filter_controller/lpf/D[3]
    SLICE_X7Y104         FDRE                                         r  audio_stuff/filter_controller/lpf/y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.196     9.292    audio_stuff/filter_controller/lpf/clk_out2
    SLICE_X7Y104         FDRE                                         r  audio_stuff/filter_controller/lpf/y_reg[3]/C
                         clock pessimism              0.364     9.656    
                         clock uncertainty           -0.074     9.581    
    SLICE_X7Y104         FDRE (Setup_fdre_C_D)        0.057     9.638    audio_stuff/filter_controller/lpf/y_reg[3]
  -------------------------------------------------------------------
                         required time                          9.638    
                         arrival time                          -4.251    
  -------------------------------------------------------------------
                         slack                                  5.388    

Slack (MET) :             5.444ns  (required time - arrival time)
  Source:                 audio_stuff/myfifo/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/myfifo/rptr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 1.078ns (25.761%)  route 3.107ns (74.239%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 9.292 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.238    -0.379    audio_stuff/myfifo/clk_out2
    SLICE_X11Y106        FDRE                                         r  audio_stuff/myfifo/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.341    -0.038 r  audio_stuff/myfifo/wptr_reg[2]/Q
                         net (fo=136, routed)         2.027     1.989    audio_stuff/myfifo/wptr_reg__0[2]
    SLICE_X7Y105         LUT6 (Prop_lut6_I2_O)        0.097     2.086 r  audio_stuff/myfifo/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     2.086    audio_stuff/myfifo/empty_carry_i_3_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.403     2.489 r  audio_stuff/myfifo/empty_carry/CO[2]
                         net (fo=4, routed)           0.669     3.158    audio_stuff/myfifo/fempty
    SLICE_X9Y107         LUT4 (Prop_lut4_I1_O)        0.237     3.395 r  audio_stuff/myfifo/rptr[5]_i_1/O
                         net (fo=9, routed)           0.411     3.806    audio_stuff/myfifo/rptr[5]_i_1_n_0
    SLICE_X7Y107         FDRE                                         r  audio_stuff/myfifo/rptr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.196     9.292    audio_stuff/myfifo/clk_out2
    SLICE_X7Y107         FDRE                                         r  audio_stuff/myfifo/rptr_reg[0]/C
                         clock pessimism              0.346     9.638    
                         clock uncertainty           -0.074     9.563    
    SLICE_X7Y107         FDRE (Setup_fdre_C_R)       -0.314     9.249    audio_stuff/myfifo/rptr_reg[0]
  -------------------------------------------------------------------
                         required time                          9.249    
                         arrival time                          -3.806    
  -------------------------------------------------------------------
                         slack                                  5.444    

Slack (MET) :             5.444ns  (required time - arrival time)
  Source:                 audio_stuff/myfifo/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/myfifo/rptr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 1.078ns (25.761%)  route 3.107ns (74.239%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 9.292 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.238    -0.379    audio_stuff/myfifo/clk_out2
    SLICE_X11Y106        FDRE                                         r  audio_stuff/myfifo/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.341    -0.038 r  audio_stuff/myfifo/wptr_reg[2]/Q
                         net (fo=136, routed)         2.027     1.989    audio_stuff/myfifo/wptr_reg__0[2]
    SLICE_X7Y105         LUT6 (Prop_lut6_I2_O)        0.097     2.086 r  audio_stuff/myfifo/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     2.086    audio_stuff/myfifo/empty_carry_i_3_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.403     2.489 r  audio_stuff/myfifo/empty_carry/CO[2]
                         net (fo=4, routed)           0.669     3.158    audio_stuff/myfifo/fempty
    SLICE_X9Y107         LUT4 (Prop_lut4_I1_O)        0.237     3.395 r  audio_stuff/myfifo/rptr[5]_i_1/O
                         net (fo=9, routed)           0.411     3.806    audio_stuff/myfifo/rptr[5]_i_1_n_0
    SLICE_X7Y107         FDRE                                         r  audio_stuff/myfifo/rptr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.196     9.292    audio_stuff/myfifo/clk_out2
    SLICE_X7Y107         FDRE                                         r  audio_stuff/myfifo/rptr_reg[1]/C
                         clock pessimism              0.346     9.638    
                         clock uncertainty           -0.074     9.563    
    SLICE_X7Y107         FDRE (Setup_fdre_C_R)       -0.314     9.249    audio_stuff/myfifo/rptr_reg[1]
  -------------------------------------------------------------------
                         required time                          9.249    
                         arrival time                          -3.806    
  -------------------------------------------------------------------
                         slack                                  5.444    

Slack (MET) :             5.444ns  (required time - arrival time)
  Source:                 audio_stuff/myfifo/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/myfifo/rptr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 1.078ns (25.761%)  route 3.107ns (74.239%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 9.292 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.238    -0.379    audio_stuff/myfifo/clk_out2
    SLICE_X11Y106        FDRE                                         r  audio_stuff/myfifo/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.341    -0.038 r  audio_stuff/myfifo/wptr_reg[2]/Q
                         net (fo=136, routed)         2.027     1.989    audio_stuff/myfifo/wptr_reg__0[2]
    SLICE_X7Y105         LUT6 (Prop_lut6_I2_O)        0.097     2.086 r  audio_stuff/myfifo/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     2.086    audio_stuff/myfifo/empty_carry_i_3_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.403     2.489 r  audio_stuff/myfifo/empty_carry/CO[2]
                         net (fo=4, routed)           0.669     3.158    audio_stuff/myfifo/fempty
    SLICE_X9Y107         LUT4 (Prop_lut4_I1_O)        0.237     3.395 r  audio_stuff/myfifo/rptr[5]_i_1/O
                         net (fo=9, routed)           0.411     3.806    audio_stuff/myfifo/rptr[5]_i_1_n_0
    SLICE_X7Y107         FDRE                                         r  audio_stuff/myfifo/rptr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.196     9.292    audio_stuff/myfifo/clk_out2
    SLICE_X7Y107         FDRE                                         r  audio_stuff/myfifo/rptr_reg[2]/C
                         clock pessimism              0.346     9.638    
                         clock uncertainty           -0.074     9.563    
    SLICE_X7Y107         FDRE (Setup_fdre_C_R)       -0.314     9.249    audio_stuff/myfifo/rptr_reg[2]
  -------------------------------------------------------------------
                         required time                          9.249    
                         arrival time                          -3.806    
  -------------------------------------------------------------------
                         slack                                  5.444    

Slack (MET) :             5.480ns  (required time - arrival time)
  Source:                 audio_stuff/myfifo/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/myfifo/rptr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 1.078ns (25.244%)  route 3.192ns (74.756%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 9.233 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.238    -0.379    audio_stuff/myfifo/clk_out2
    SLICE_X11Y106        FDRE                                         r  audio_stuff/myfifo/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.341    -0.038 r  audio_stuff/myfifo/wptr_reg[2]/Q
                         net (fo=136, routed)         2.027     1.989    audio_stuff/myfifo/wptr_reg__0[2]
    SLICE_X7Y105         LUT6 (Prop_lut6_I2_O)        0.097     2.086 r  audio_stuff/myfifo/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     2.086    audio_stuff/myfifo/empty_carry_i_3_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.403     2.489 f  audio_stuff/myfifo/empty_carry/CO[2]
                         net (fo=4, routed)           0.924     3.414    audio_stuff/myfifo/fempty
    SLICE_X9Y107         LUT3 (Prop_lut3_I2_O)        0.237     3.651 r  audio_stuff/myfifo/rptr[5]_i_2/O
                         net (fo=9, routed)           0.241     3.891    audio_stuff/myfifo/rptr[5]_i_2_n_0
    SLICE_X11Y107        FDRE                                         r  audio_stuff/myfifo/rptr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.137     9.233    audio_stuff/myfifo/clk_out2
    SLICE_X11Y107        FDRE                                         r  audio_stuff/myfifo/rptr_reg[3]/C
                         clock pessimism              0.363     9.596    
                         clock uncertainty           -0.074     9.521    
    SLICE_X11Y107        FDRE (Setup_fdre_C_CE)      -0.150     9.371    audio_stuff/myfifo/rptr_reg[3]
  -------------------------------------------------------------------
                         required time                          9.371    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                  5.480    

Slack (MET) :             5.480ns  (required time - arrival time)
  Source:                 audio_stuff/myfifo/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/myfifo/rptr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 1.078ns (25.244%)  route 3.192ns (74.756%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 9.233 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.238    -0.379    audio_stuff/myfifo/clk_out2
    SLICE_X11Y106        FDRE                                         r  audio_stuff/myfifo/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.341    -0.038 r  audio_stuff/myfifo/wptr_reg[2]/Q
                         net (fo=136, routed)         2.027     1.989    audio_stuff/myfifo/wptr_reg__0[2]
    SLICE_X7Y105         LUT6 (Prop_lut6_I2_O)        0.097     2.086 r  audio_stuff/myfifo/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     2.086    audio_stuff/myfifo/empty_carry_i_3_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.403     2.489 f  audio_stuff/myfifo/empty_carry/CO[2]
                         net (fo=4, routed)           0.924     3.414    audio_stuff/myfifo/fempty
    SLICE_X9Y107         LUT3 (Prop_lut3_I2_O)        0.237     3.651 r  audio_stuff/myfifo/rptr[5]_i_2/O
                         net (fo=9, routed)           0.241     3.891    audio_stuff/myfifo/rptr[5]_i_2_n_0
    SLICE_X11Y107        FDRE                                         r  audio_stuff/myfifo/rptr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.137     9.233    audio_stuff/myfifo/clk_out2
    SLICE_X11Y107        FDRE                                         r  audio_stuff/myfifo/rptr_reg[4]/C
                         clock pessimism              0.363     9.596    
                         clock uncertainty           -0.074     9.521    
    SLICE_X11Y107        FDRE (Setup_fdre_C_CE)      -0.150     9.371    audio_stuff/myfifo/rptr_reg[4]
  -------------------------------------------------------------------
                         required time                          9.371    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                  5.480    

Slack (MET) :             5.480ns  (required time - arrival time)
  Source:                 audio_stuff/myfifo/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/myfifo/rptr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 1.078ns (25.244%)  route 3.192ns (74.756%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 9.233 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.238    -0.379    audio_stuff/myfifo/clk_out2
    SLICE_X11Y106        FDRE                                         r  audio_stuff/myfifo/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.341    -0.038 r  audio_stuff/myfifo/wptr_reg[2]/Q
                         net (fo=136, routed)         2.027     1.989    audio_stuff/myfifo/wptr_reg__0[2]
    SLICE_X7Y105         LUT6 (Prop_lut6_I2_O)        0.097     2.086 r  audio_stuff/myfifo/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     2.086    audio_stuff/myfifo/empty_carry_i_3_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.403     2.489 f  audio_stuff/myfifo/empty_carry/CO[2]
                         net (fo=4, routed)           0.924     3.414    audio_stuff/myfifo/fempty
    SLICE_X9Y107         LUT3 (Prop_lut3_I2_O)        0.237     3.651 r  audio_stuff/myfifo/rptr[5]_i_2/O
                         net (fo=9, routed)           0.241     3.891    audio_stuff/myfifo/rptr[5]_i_2_n_0
    SLICE_X11Y107        FDRE                                         r  audio_stuff/myfifo/rptr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.137     9.233    audio_stuff/myfifo/clk_out2
    SLICE_X11Y107        FDRE                                         r  audio_stuff/myfifo/rptr_reg[5]/C
                         clock pessimism              0.363     9.596    
                         clock uncertainty           -0.074     9.521    
    SLICE_X11Y107        FDRE (Setup_fdre_C_CE)      -0.150     9.371    audio_stuff/myfifo/rptr_reg[5]
  -------------------------------------------------------------------
                         required time                          9.371    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                  5.480    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 audio_stuff/filter_bram_addra_filter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/filter_bram_addra_filter_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.694%)  route 0.093ns (33.306%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.598    -0.566    audio_stuff/clk_out2
    SLICE_X3Y105         FDRE                                         r  audio_stuff/filter_bram_addra_filter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  audio_stuff/filter_bram_addra_filter_reg_reg[0]/Q
                         net (fo=8, routed)           0.093    -0.332    audio_stuff/filter_bram_addra_filter_reg_reg__0[0]
    SLICE_X2Y105         LUT6 (Prop_lut6_I2_O)        0.045    -0.287 r  audio_stuff/filter_bram_addra_filter_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    audio_stuff/p_0_in__2[5]
    SLICE_X2Y105         FDRE                                         r  audio_stuff/filter_bram_addra_filter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.871    -0.802    audio_stuff/clk_out2
    SLICE_X2Y105         FDRE                                         r  audio_stuff/filter_bram_addra_filter_reg_reg[5]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.074    -0.479    
    SLICE_X2Y105         FDRE (Hold_fdre_C_D)         0.121    -0.358    audio_stuff/filter_bram_addra_filter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.tw_addr_gen/output_cnt.reg_next_start/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (59.997%)  route 0.109ns (40.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.592    -0.572    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.tw_addr_gen/aclk
    SLICE_X2Y117         FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.tw_addr_gen/output_cnt.reg_next_start/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.tw_addr_gen/output_cnt.reg_next_start/Q
                         net (fo=1, routed)           0.109    -0.299    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/d[0]
    SLICE_X2Y118         SRLC32E                                      r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.862    -0.811    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/clk
    SLICE_X2Y118         SRLC32E                                      r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/CLK
                         clock pessimism              0.252    -0.559    
                         clock uncertainty            0.074    -0.485    
    SLICE_X2Y118         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.370    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/axis_register_slice_2/inst/axisc_register_slice_0/NO_READY.m_valid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.775%)  route 0.107ns (43.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.596    -0.568    audio_stuff/my_fft/axis_register_slice_2/inst/axisc_register_slice_0/aclk
    SLICE_X3Y110         FDRE                                         r  audio_stuff/my_fft/axis_register_slice_2/inst/axisc_register_slice_0/NO_READY.m_valid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  audio_stuff/my_fft/axis_register_slice_2/inst/axisc_register_slice_0/NO_READY.m_valid_r_reg/Q
                         net (fo=1, routed)           0.107    -0.320    audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/s_axis_cartesian_tvalid
    SLICE_X3Y109         FDRE                                         r  audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.870    -0.803    audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X3Y109         FDRE                                         r  audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X3Y109         FDRE (Hold_fdre_C_D)         0.075    -0.402    audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 box/edge_detection/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            box/edge_detection/x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.731%)  route 0.111ns (37.269%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.566    -0.598    box/edge_detection/clk_out2
    SLICE_X31Y101        FDRE                                         r  box/edge_detection/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  box/edge_detection/x_reg[0]/Q
                         net (fo=8, routed)           0.111    -0.347    box/edge_detection/x_reg_n_0_[0]
    SLICE_X30Y101        LUT3 (Prop_lut3_I1_O)        0.045    -0.302 r  box/edge_detection/x[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    box/edge_detection/x[1]_i_1_n_0
    SLICE_X30Y101        FDRE                                         r  box/edge_detection/x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.837    -0.836    box/edge_detection/clk_out2
    SLICE_X30Y101        FDRE                                         r  box/edge_detection/x_reg[1]/C
                         clock pessimism              0.251    -0.585    
                         clock uncertainty            0.074    -0.511    
    SLICE_X30Y101        FDRE (Hold_fdre_C_D)         0.120    -0.391    box/edge_detection/x_reg[1]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[10].pipe_reg[10][0]_srl9/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.041%)  route 0.113ns (46.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.597    -0.567    audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X3Y109         FDRE                                         r  audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.113    -0.326    audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/first_q
    SLICE_X2Y109         SRL16E                                       r  audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[10].pipe_reg[10][0]_srl9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.870    -0.803    audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X2Y109         SRL16E                                       r  audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[10].pipe_reg[10][0]_srl9/CLK
                         clock pessimism              0.249    -0.554    
                         clock uncertainty            0.074    -0.480    
    SLICE_X2Y109         SRL16E (Hold_srl16e_CLK_D)
                                                      0.061    -0.419    audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[10].pipe_reg[10][0]_srl9
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 box/edge_detection/y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            box/edge_detection/y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.454%)  route 0.138ns (42.546%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.566    -0.598    box/edge_detection/clk_out2
    SLICE_X29Y104        FDRE                                         r  box/edge_detection/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  box/edge_detection/y_reg[6]/Q
                         net (fo=5, routed)           0.138    -0.319    box/edge_detection/y_reg_n_0_[6]
    SLICE_X30Y105        LUT5 (Prop_lut5_I1_O)        0.045    -0.274 r  box/edge_detection/y[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    box/edge_detection/y[7]_i_1_n_0
    SLICE_X30Y105        FDRE                                         r  box/edge_detection/y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.836    -0.837    box/edge_detection/clk_out2
    SLICE_X30Y105        FDRE                                         r  box/edge_detection/y_reg[7]/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.074    -0.488    
    SLICE_X30Y105        FDRE (Hold_fdre_C_D)         0.120    -0.368    box/edge_detection/y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 audio_stuff/myfifo/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_0_63_6_6/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.104%)  route 0.298ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.569    -0.595    audio_stuff/myfifo/clk_out2
    SLICE_X11Y106        FDRE                                         r  audio_stuff/myfifo/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  audio_stuff/myfifo/wptr_reg[2]/Q
                         net (fo=136, routed)         0.298    -0.156    audio_stuff/myfifo/fifo_reg_0_63_6_6/A2
    SLICE_X10Y104        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_6_6/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.840    -0.833    audio_stuff/myfifo/fifo_reg_0_63_6_6/WCLK
    SLICE_X10Y104        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_6_6/DP/CLK
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.074    -0.505    
    SLICE_X10Y104        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.251    audio_stuff/myfifo/fifo_reg_0_63_6_6/DP
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 audio_stuff/myfifo/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_0_63_6_6/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.104%)  route 0.298ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.569    -0.595    audio_stuff/myfifo/clk_out2
    SLICE_X11Y106        FDRE                                         r  audio_stuff/myfifo/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  audio_stuff/myfifo/wptr_reg[2]/Q
                         net (fo=136, routed)         0.298    -0.156    audio_stuff/myfifo/fifo_reg_0_63_6_6/A2
    SLICE_X10Y104        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_6_6/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.840    -0.833    audio_stuff/myfifo/fifo_reg_0_63_6_6/WCLK
    SLICE_X10Y104        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_6_6/SP/CLK
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.074    -0.505    
    SLICE_X10Y104        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.251    audio_stuff/myfifo/fifo_reg_0_63_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 audio_stuff/myfifo/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_0_63_7_7/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.104%)  route 0.298ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.569    -0.595    audio_stuff/myfifo/clk_out2
    SLICE_X11Y106        FDRE                                         r  audio_stuff/myfifo/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  audio_stuff/myfifo/wptr_reg[2]/Q
                         net (fo=136, routed)         0.298    -0.156    audio_stuff/myfifo/fifo_reg_0_63_7_7/A2
    SLICE_X10Y104        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_7_7/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.840    -0.833    audio_stuff/myfifo/fifo_reg_0_63_7_7/WCLK
    SLICE_X10Y104        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_7_7/DP/CLK
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.074    -0.505    
    SLICE_X10Y104        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.251    audio_stuff/myfifo/fifo_reg_0_63_7_7/DP
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 audio_stuff/myfifo/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_0_63_7_7/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.104%)  route 0.298ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.569    -0.595    audio_stuff/myfifo/clk_out2
    SLICE_X11Y106        FDRE                                         r  audio_stuff/myfifo/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  audio_stuff/myfifo/wptr_reg[2]/Q
                         net (fo=136, routed)         0.298    -0.156    audio_stuff/myfifo/fifo_reg_0_63_7_7/A2
    SLICE_X10Y104        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_7_7/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.840    -0.833    audio_stuff/myfifo/fifo_reg_0_63_7_7/WCLK
    SLICE_X10Y104        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_7_7/SP/CLK
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.074    -0.505    
    SLICE_X10Y104        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.251    audio_stuff/myfifo/fifo_reg_0_63_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.095    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_manager
  To Clock:  clk_out1_clk_manager_1

Setup :            0  Failing Endpoints,  Worst Slack       27.152ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.152ns  (required time - arrival time)
  Source:                 julian_color/test_color/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        12.244ns  (logic 3.146ns (25.694%)  route 9.098ns (74.306%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.738ns = ( 39.262 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.332    -0.285    julian_color/test_color/clk_out1
    DSP48_X0Y34          DSP48E1                                      r  julian_color/test_color/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.952     2.667 f  julian_color/test_color/memory_addr0/P[15]
                         net (fo=2, routed)           1.097     3.764    box/separate/P[15]
    SLICE_X33Y91         LUT3 (Prop_lut3_I0_O)        0.097     3.861 f  box/separate/xy_edge_i_26/O
                         net (fo=39, routed)          7.429    11.290    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X52Y72         LUT3 (Prop_lut3_I1_O)        0.097    11.387 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_30/O
                         net (fo=1, routed)           0.573    11.960    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_16
    RAMB36_X1Y14         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.166    39.262    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y14         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.293    39.555    
                         clock uncertainty           -0.095    39.460    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    39.112    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.112    
                         arrival time                         -11.960    
  -------------------------------------------------------------------
                         slack                                 27.152    

Slack (MET) :             27.854ns  (required time - arrival time)
  Source:                 julian_color/test_color/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        11.460ns  (logic 3.049ns (26.605%)  route 8.411ns (73.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.743ns = ( 39.257 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.332    -0.285    julian_color/test_color/clk_out1
    DSP48_X0Y34          DSP48E1                                      r  julian_color/test_color/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.952     2.667 r  julian_color/test_color/memory_addr0/P[15]
                         net (fo=2, routed)           1.097     3.764    box/separate/P[15]
    SLICE_X33Y91         LUT3 (Prop_lut3_I0_O)        0.097     3.861 r  box/separate/xy_edge_i_26/O
                         net (fo=39, routed)          7.314    11.176    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X1Y15         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.161    39.257    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y15         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.293    39.550    
                         clock uncertainty           -0.095    39.455    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.426    39.029    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         39.029    
                         arrival time                         -11.176    
  -------------------------------------------------------------------
                         slack                                 27.854    

Slack (MET) :             28.198ns  (required time - arrival time)
  Source:                 julian_color/test_color/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        11.120ns  (logic 3.049ns (27.418%)  route 8.071ns (72.582%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.738ns = ( 39.262 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.332    -0.285    julian_color/test_color/clk_out1
    DSP48_X0Y34          DSP48E1                                      r  julian_color/test_color/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.952     2.667 r  julian_color/test_color/memory_addr0/P[15]
                         net (fo=2, routed)           1.097     3.764    box/separate/P[15]
    SLICE_X33Y91         LUT3 (Prop_lut3_I0_O)        0.097     3.861 r  box/separate/xy_edge_i_26/O
                         net (fo=39, routed)          6.975    10.836    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X1Y14         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.166    39.262    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y14         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.293    39.555    
                         clock uncertainty           -0.095    39.460    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.426    39.034    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.034    
                         arrival time                         -10.836    
  -------------------------------------------------------------------
                         slack                                 28.198    

Slack (MET) :             29.038ns  (required time - arrival time)
  Source:                 julian_color/test_color/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        10.402ns  (logic 3.049ns (29.313%)  route 7.353ns (70.687%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.602ns = ( 39.398 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.332    -0.285    julian_color/test_color/clk_out1
    DSP48_X0Y34          DSP48E1                                      r  julian_color/test_color/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      2.952     2.667 r  julian_color/test_color/memory_addr0/P[11]
                         net (fo=2, routed)           1.113     3.780    box/separate/P[11]
    SLICE_X34Y90         LUT3 (Prop_lut3_I0_O)        0.097     3.877 r  box/separate/xy_edge_i_30/O
                         net (fo=29, routed)          6.240    10.117    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X0Y0          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.302    39.398    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.293    39.691    
                         clock uncertainty           -0.095    39.597    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.442    39.155    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.155    
                         arrival time                         -10.117    
  -------------------------------------------------------------------
                         slack                                 29.038    

Slack (MET) :             29.094ns  (required time - arrival time)
  Source:                 julian_color/test_color/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        10.345ns  (logic 3.049ns (29.472%)  route 7.296ns (70.528%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.602ns = ( 39.398 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.332    -0.285    julian_color/test_color/clk_out1
    DSP48_X0Y34          DSP48E1                                      r  julian_color/test_color/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      2.952     2.667 r  julian_color/test_color/memory_addr0/P[8]
                         net (fo=2, routed)           1.072     3.740    box/separate/P[8]
    SLICE_X29Y88         LUT3 (Prop_lut3_I0_O)        0.097     3.837 r  box/separate/xy_edge_i_33/O
                         net (fo=29, routed)          6.224    10.061    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y0          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.302    39.398    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.293    39.691    
                         clock uncertainty           -0.095    39.597    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.442    39.155    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.155    
                         arrival time                         -10.061    
  -------------------------------------------------------------------
                         slack                                 29.094    

Slack (MET) :             29.117ns  (required time - arrival time)
  Source:                 julian_color/test_color/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        10.324ns  (logic 3.049ns (29.533%)  route 7.275ns (70.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.616ns = ( 39.384 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.332    -0.285    julian_color/test_color/clk_out1
    DSP48_X0Y34          DSP48E1                                      r  julian_color/test_color/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.952     2.667 r  julian_color/test_color/memory_addr0/P[15]
                         net (fo=2, routed)           1.097     3.764    box/separate/P[15]
    SLICE_X33Y91         LUT3 (Prop_lut3_I0_O)        0.097     3.861 r  box/separate/xy_edge_i_26/O
                         net (fo=39, routed)          6.178    10.040    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X1Y8          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.288    39.384    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.293    39.677    
                         clock uncertainty           -0.095    39.583    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.426    39.157    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         39.157    
                         arrival time                         -10.040    
  -------------------------------------------------------------------
                         slack                                 29.117    

Slack (MET) :             29.132ns  (required time - arrival time)
  Source:                 julian_color/test_color/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        10.305ns  (logic 3.049ns (29.588%)  route 7.256ns (70.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.620ns = ( 39.380 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.332    -0.285    julian_color/test_color/clk_out1
    DSP48_X0Y34          DSP48E1                                      r  julian_color/test_color/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.952     2.667 r  julian_color/test_color/memory_addr0/P[15]
                         net (fo=2, routed)           1.097     3.764    box/separate/P[15]
    SLICE_X33Y91         LUT3 (Prop_lut3_I0_O)        0.097     3.861 r  box/separate/xy_edge_i_26/O
                         net (fo=39, routed)          6.159    10.020    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X1Y7          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.284    39.380    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.293    39.673    
                         clock uncertainty           -0.095    39.579    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.426    39.153    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.153    
                         arrival time                         -10.020    
  -------------------------------------------------------------------
                         slack                                 29.132    

Slack (MET) :             29.291ns  (required time - arrival time)
  Source:                 julian_color/test_color/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        10.148ns  (logic 3.049ns (30.045%)  route 7.099ns (69.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.602ns = ( 39.398 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.332    -0.285    julian_color/test_color/clk_out1
    DSP48_X0Y34          DSP48E1                                      r  julian_color/test_color/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      2.952     2.667 r  julian_color/test_color/memory_addr0/P[6]
                         net (fo=2, routed)           1.099     3.766    box/separate/P[6]
    SLICE_X33Y89         LUT3 (Prop_lut3_I0_O)        0.097     3.863 r  box/separate/xy_edge_i_35/O
                         net (fo=29, routed)          6.000     9.863    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y0          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.302    39.398    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.293    39.691    
                         clock uncertainty           -0.095    39.597    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.442    39.155    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.155    
                         arrival time                          -9.863    
  -------------------------------------------------------------------
                         slack                                 29.291    

Slack (MET) :             29.317ns  (required time - arrival time)
  Source:                 julian_color/test_color/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        9.968ns  (logic 3.055ns (30.647%)  route 6.913ns (69.353%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.607ns = ( 39.393 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.332    -0.285    julian_color/test_color/clk_out1
    DSP48_X0Y34          DSP48E1                                      r  julian_color/test_color/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      2.952     2.667 r  julian_color/test_color/memory_addr0/P[7]
                         net (fo=2, routed)           1.097     3.764    box/separate/P[7]
    SLICE_X33Y89         LUT3 (Prop_lut3_I0_O)        0.103     3.867 r  box/separate/frame_buffer_1_i_12/O
                         net (fo=75, routed)          5.817     9.684    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/addrb[7]
    RAMB36_X1Y38         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.297    39.393    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/clkb
    RAMB36_X1Y38         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.287    39.680    
                         clock uncertainty           -0.095    39.586    
    RAMB36_X1Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.585    39.001    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.001    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                 29.317    

Slack (MET) :             29.318ns  (required time - arrival time)
  Source:                 julian_color/test_color/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        10.122ns  (logic 3.049ns (30.123%)  route 7.073ns (69.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.602ns = ( 39.398 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.332    -0.285    julian_color/test_color/clk_out1
    DSP48_X0Y34          DSP48E1                                      r  julian_color/test_color/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      2.952     2.667 r  julian_color/test_color/memory_addr0/P[11]
                         net (fo=2, routed)           1.113     3.780    box/separate/P[11]
    SLICE_X34Y90         LUT3 (Prop_lut3_I0_O)        0.097     3.877 r  box/separate/xy_edge_i_30/O
                         net (fo=29, routed)          5.960     9.837    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X0Y1          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.302    39.398    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.293    39.691    
                         clock uncertainty           -0.095    39.597    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.442    39.155    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         39.155    
                         arrival time                          -9.837    
  -------------------------------------------------------------------
                         slack                                 29.318    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 box/skinny_edge/pixel8_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/skinny_edge/pixel7_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.032%)  route 0.100ns (34.968%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.572    -0.592    box/skinny_edge/clk_out1
    SLICE_X31Y98         FDRE                                         r  box/skinny_edge/pixel8_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  box/skinny_edge/pixel8_reg[2]/Q
                         net (fo=2, routed)           0.100    -0.351    box/skinny_edge/pixel8_reg_n_0_[2]
    SLICE_X30Y98         LUT5 (Prop_lut5_I2_O)        0.045    -0.306 r  box/skinny_edge/pixel7[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    box/skinny_edge/pixel7[2]_i_1_n_0
    SLICE_X30Y98         FDRE                                         r  box/skinny_edge/pixel7_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.843    -0.830    box/skinny_edge/clk_out1
    SLICE_X30Y98         FDRE                                         r  box/skinny_edge/pixel7_reg[2]/C
                         clock pessimism              0.251    -0.579    
                         clock uncertainty            0.095    -0.485    
    SLICE_X30Y98         FDRE (Hold_fdre_C_D)         0.121    -0.364    box/skinny_edge/pixel7_reg[2]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.190ns (66.529%)  route 0.096ns (33.471%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.603    -0.561    sd_read_write/clk_out1
    SLICE_X5Y96          FDRE                                         r  sd_read_write/cmd_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  sd_read_write/cmd_out_reg[12]/Q
                         net (fo=1, routed)           0.096    -0.325    sd_read_write/cmd_out[12]
    SLICE_X4Y96          LUT4 (Prop_lut4_I3_O)        0.049    -0.276 r  sd_read_write/cmd_out[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    sd_read_write/cmd_out[13]_i_1_n_0
    SLICE_X4Y96          FDRE                                         r  sd_read_write/cmd_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.874    -0.799    sd_read_write/clk_out1
    SLICE_X4Y96          FDRE                                         r  sd_read_write/cmd_out_reg[13]/C
                         clock pessimism              0.251    -0.548    
                         clock uncertainty            0.095    -0.454    
    SLICE_X4Y96          FDRE (Hold_fdre_C_D)         0.107    -0.347    sd_read_write/cmd_out_reg[13]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 sd_read_write/recv_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.576%)  route 0.117ns (45.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.598    -0.566    sd_read_write/clk_out1
    SLICE_X7Y100         FDRE                                         r  sd_read_write/recv_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  sd_read_write/recv_data_reg[4]/Q
                         net (fo=2, routed)           0.117    -0.308    sd_read_write/recv_data[4]
    SLICE_X7Y101         FDRE                                         r  sd_read_write/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.868    -0.804    sd_read_write/clk_out1
    SLICE_X7Y101         FDRE                                         r  sd_read_write/dout_reg[4]/C
                         clock pessimism              0.254    -0.550    
                         clock uncertainty            0.095    -0.456    
    SLICE_X7Y101         FDRE (Hold_fdre_C_D)         0.075    -0.381    sd_read_write/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.566%)  route 0.143ns (43.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.603    -0.561    sd_read_write/clk_out1
    SLICE_X4Y96          FDRE                                         r  sd_read_write/cmd_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  sd_read_write/cmd_out_reg[16]/Q
                         net (fo=1, routed)           0.143    -0.277    sd_read_write/cmd_out[16]
    SLICE_X2Y96          LUT6 (Prop_lut6_I1_O)        0.045    -0.232 r  sd_read_write/cmd_out[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    sd_read_write/cmd_out_0[17]
    SLICE_X2Y96          FDRE                                         r  sd_read_write/cmd_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.877    -0.796    sd_read_write/clk_out1
    SLICE_X2Y96          FDRE                                         r  sd_read_write/cmd_out_reg[17]/C
                         clock pessimism              0.275    -0.521    
                         clock uncertainty            0.095    -0.427    
    SLICE_X2Y96          FDRE (Hold_fdre_C_D)         0.121    -0.306    sd_read_write/cmd_out_reg[17]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 sd_read_write/recv_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.157%)  route 0.119ns (45.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.598    -0.566    sd_read_write/clk_out1
    SLICE_X7Y100         FDRE                                         r  sd_read_write/recv_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  sd_read_write/recv_data_reg[6]/Q
                         net (fo=2, routed)           0.119    -0.306    sd_read_write/recv_data[6]
    SLICE_X7Y101         FDRE                                         r  sd_read_write/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.868    -0.804    sd_read_write/clk_out1
    SLICE_X7Y101         FDRE                                         r  sd_read_write/dout_reg[6]/C
                         clock pessimism              0.254    -0.550    
                         clock uncertainty            0.095    -0.456    
    SLICE_X7Y101         FDRE (Hold_fdre_C_D)         0.076    -0.380    sd_read_write/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 box/separate/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.189ns (64.161%)  route 0.106ns (35.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.563    -0.601    box/separate/clk_out1
    SLICE_X40Y101        FDRE                                         r  box/separate/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.460 f  box/separate/state_reg[2]/Q
                         net (fo=37, routed)          0.106    -0.355    box/separate/state_reg_n_0_[2]
    SLICE_X41Y101        LUT5 (Prop_lut5_I0_O)        0.048    -0.307 r  box/separate/next_state[0]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.307    box/separate/next_state[0]_i_1__2_n_0
    SLICE_X41Y101        FDRE                                         r  box/separate/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.835    -0.838    box/separate/clk_out1
    SLICE_X41Y101        FDRE                                         r  box/separate/next_state_reg[0]/C
                         clock pessimism              0.250    -0.588    
                         clock uncertainty            0.095    -0.494    
    SLICE_X41Y101        FDRE (Hold_fdre_C_D)         0.105    -0.389    box/separate/next_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.464%)  route 0.105ns (33.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.576    -0.588    sd_read_write/clk_out1
    SLICE_X8Y98          FDRE                                         r  sd_read_write/cmd_out_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  sd_read_write/cmd_out_reg[44]/Q
                         net (fo=1, routed)           0.105    -0.319    sd_read_write/cmd_out[44]
    SLICE_X8Y97          LUT6 (Prop_lut6_I3_O)        0.045    -0.274 r  sd_read_write/cmd_out[45]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    sd_read_write/cmd_out_0[45]
    SLICE_X8Y97          FDRE                                         r  sd_read_write/cmd_out_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.847    -0.826    sd_read_write/clk_out1
    SLICE_X8Y97          FDRE                                         r  sd_read_write/cmd_out_reg[45]/C
                         clock pessimism              0.254    -0.572    
                         clock uncertainty            0.095    -0.478    
    SLICE_X8Y97          FDRE (Hold_fdre_C_D)         0.121    -0.357    sd_read_write/cmd_out_reg[45]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 box/separate/edge_addr_read_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/addr_curr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.164ns (69.338%)  route 0.073ns (30.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.561    -0.603    box/separate/clk_out1
    SLICE_X46Y100        FDRE                                         r  box/separate/edge_addr_read_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  box/separate/edge_addr_read_reg[13]/Q
                         net (fo=6, routed)           0.073    -0.367    box/separate/color_contour_addrb[13]
    SLICE_X47Y100        FDRE                                         r  box/separate/addr_curr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.832    -0.841    box/separate/clk_out1
    SLICE_X47Y100        FDRE                                         r  box/separate/addr_curr_reg[13]/C
                         clock pessimism              0.251    -0.590    
                         clock uncertainty            0.095    -0.496    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.046    -0.450    box/separate/addr_curr_reg[13]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 box/isolate/edge_addr_read_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/isolate/addr_start_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.327%)  route 0.123ns (46.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.563    -0.601    box/isolate/clk_out1
    SLICE_X52Y91         FDRE                                         r  box/isolate/edge_addr_read_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  box/isolate/edge_addr_read_reg[7]/Q
                         net (fo=7, routed)           0.123    -0.337    box/isolate/one_edge_addrb[7]
    SLICE_X52Y90         FDRE                                         r  box/isolate/addr_start_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.833    -0.840    box/isolate/clk_out1
    SLICE_X52Y90         FDRE                                         r  box/isolate/addr_start_reg[7]/C
                         clock pessimism              0.255    -0.585    
                         clock uncertainty            0.095    -0.491    
    SLICE_X52Y90         FDRE (Hold_fdre_C_D)         0.070    -0.421    box/isolate/addr_start_reg[7]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 box/skinny_edge/pixel_load2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/skinny_edge/pixel8_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.672%)  route 0.131ns (41.328%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.572    -0.592    box/skinny_edge/clk_out1
    SLICE_X31Y98         FDRE                                         r  box/skinny_edge/pixel_load2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  box/skinny_edge/pixel_load2_reg[1]/Q
                         net (fo=2, routed)           0.131    -0.320    box/skinny_edge/pixel_load2_reg_n_0_[1]
    SLICE_X30Y98         LUT5 (Prop_lut5_I2_O)        0.045    -0.275 r  box/skinny_edge/pixel8[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    box/skinny_edge/pixel8[1]_i_1_n_0
    SLICE_X30Y98         FDRE                                         r  box/skinny_edge/pixel8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.843    -0.830    box/skinny_edge/clk_out1
    SLICE_X30Y98         FDRE                                         r  box/skinny_edge/pixel8_reg[1]/C
                         clock pessimism              0.251    -0.579    
                         clock uncertainty            0.095    -0.485    
    SLICE_X30Y98         FDRE (Hold_fdre_C_D)         0.121    -0.364    box/skinny_edge/pixel8_reg[1]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.088    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_manager
  To Clock:  clk_out1_clk_manager_1

Setup :            0  Failing Endpoints,  Worst Slack        2.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.146ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        7.068ns  (logic 0.454ns (6.423%)  route 6.614ns (93.577%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.566ns = ( 39.434 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.362ns = ( 29.638 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.254    29.638    box/edge_detection/clk_out2
    SLICE_X33Y91         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.341    29.979 r  box/edge_detection/pic_memory_addr_reg[5]/Q
                         net (fo=4, routed)           0.760    30.739    box/separate/Q[5]
    SLICE_X29Y88         LUT3 (Prop_lut3_I2_O)        0.113    30.852 r  box/separate/frame_buffer_1_i_14/O
                         net (fo=75, routed)          5.854    36.706    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/addrb[5]
    RAMB36_X2Y39         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.338    39.434    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/clkb
    RAMB36_X2Y39         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.654    
                         clock uncertainty           -0.211    39.443    
    RAMB36_X2Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.592    38.851    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.851    
                         arrival time                         -36.706    
  -------------------------------------------------------------------
                         slack                                  2.146    

Slack (MET) :             2.286ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        6.929ns  (logic 0.445ns (6.422%)  route 6.484ns (93.578%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.567ns = ( 39.433 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.363ns = ( 29.637 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.253    29.637    box/edge_detection/clk_out2
    SLICE_X31Y89         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_fdre_C_Q)         0.341    29.978 r  box/edge_detection/pic_memory_addr_reg[6]/Q
                         net (fo=4, routed)           0.852    30.829    box/separate/Q[6]
    SLICE_X33Y89         LUT3 (Prop_lut3_I2_O)        0.104    30.933 r  box/separate/frame_buffer_1_i_13/O
                         net (fo=75, routed)          5.633    36.566    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/addrb[6]
    RAMB36_X2Y38         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.337    39.433    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/clkb
    RAMB36_X2Y38         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.653    
                         clock uncertainty           -0.211    39.442    
    RAMB36_X2Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.590    38.852    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.852    
                         arrival time                         -36.566    
  -------------------------------------------------------------------
                         slack                                  2.286    

Slack (MET) :             2.323ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        6.848ns  (logic 0.452ns (6.601%)  route 6.396ns (93.399%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.607ns = ( 39.393 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.360ns = ( 29.640 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.257    29.640    box/edge_detection/clk_out2
    SLICE_X29Y90         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.341    29.981 r  box/edge_detection/pic_memory_addr_reg[9]/Q
                         net (fo=6, routed)           0.806    30.786    box/separate/Q[9]
    SLICE_X29Y90         LUT3 (Prop_lut3_I2_O)        0.111    30.897 r  box/separate/frame_buffer_1_i_10/O
                         net (fo=75, routed)          5.590    36.487    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/addrb[9]
    RAMB36_X1Y38         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.297    39.393    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/clkb
    RAMB36_X1Y38         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.613    
                         clock uncertainty           -0.211    39.402    
    RAMB36_X1Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.592    38.810    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.810    
                         arrival time                         -36.487    
  -------------------------------------------------------------------
                         slack                                  2.323    

Slack (MET) :             2.344ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        6.830ns  (logic 0.454ns (6.647%)  route 6.376ns (93.353%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.606ns = ( 39.394 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.362ns = ( 29.638 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.254    29.638    box/edge_detection/clk_out2
    SLICE_X33Y91         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.341    29.979 r  box/edge_detection/pic_memory_addr_reg[5]/Q
                         net (fo=4, routed)           0.760    30.739    box/separate/Q[5]
    SLICE_X29Y88         LUT3 (Prop_lut3_I2_O)        0.113    30.852 r  box/separate/frame_buffer_1_i_14/O
                         net (fo=75, routed)          5.616    36.467    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/addrb[5]
    RAMB36_X1Y39         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.298    39.394    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/clkb
    RAMB36_X1Y39         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.614    
                         clock uncertainty           -0.211    39.403    
    RAMB36_X1Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.592    38.811    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.811    
                         arrival time                         -36.467    
  -------------------------------------------------------------------
                         slack                                  2.344    

Slack (MET) :             2.365ns  (required time - arrival time)
  Source:                 box/edge_detection/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        7.080ns  (logic 0.587ns (8.291%)  route 6.493ns (91.709%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.602ns = ( 39.398 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.385ns = ( 29.615 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.232    29.615    box/edge_detection/clk_out2
    SLICE_X34Y101        FDRE                                         r  box/edge_detection/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.393    30.008 r  box/edge_detection/done_reg/Q
                         net (fo=56, routed)          1.326    31.334    box/edge_detection/sobel_done
    SLICE_X42Y87         LUT3 (Prop_lut3_I1_O)        0.097    31.431 f  box/edge_detection/xy_edge_i_4/O
                         net (fo=38, routed)          4.830    36.260    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y4           LUT2 (Prop_lut2_I1_O)        0.097    36.357 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_15/O
                         net (fo=1, routed)           0.337    36.695    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_8
    RAMB36_X0Y0          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.302    39.398    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.220    39.619    
                         clock uncertainty           -0.211    39.407    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.348    39.059    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.059    
                         arrival time                         -36.695    
  -------------------------------------------------------------------
                         slack                                  2.365    

Slack (MET) :             2.396ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        6.777ns  (logic 0.454ns (6.699%)  route 6.323ns (93.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.607ns = ( 39.393 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.362ns = ( 29.638 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.254    29.638    box/edge_detection/clk_out2
    SLICE_X33Y91         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.341    29.979 r  box/edge_detection/pic_memory_addr_reg[5]/Q
                         net (fo=4, routed)           0.760    30.739    box/separate/Q[5]
    SLICE_X29Y88         LUT3 (Prop_lut3_I2_O)        0.113    30.852 r  box/separate/frame_buffer_1_i_14/O
                         net (fo=75, routed)          5.563    36.415    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/addrb[5]
    RAMB36_X1Y38         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.297    39.393    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/clkb
    RAMB36_X1Y38         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.613    
                         clock uncertainty           -0.211    39.402    
    RAMB36_X1Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.592    38.810    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.810    
                         arrival time                         -36.415    
  -------------------------------------------------------------------
                         slack                                  2.396    

Slack (MET) :             2.399ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        6.822ns  (logic 0.452ns (6.626%)  route 6.370ns (93.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.566ns = ( 39.434 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.361ns = ( 29.639 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.256    29.639    box/edge_detection/clk_out2
    SLICE_X29Y89         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDRE (Prop_fdre_C_Q)         0.341    29.980 r  box/edge_detection/pic_memory_addr_reg[4]/Q
                         net (fo=4, routed)           0.475    30.454    box/separate/Q[4]
    SLICE_X28Y88         LUT3 (Prop_lut3_I2_O)        0.111    30.565 r  box/separate/frame_buffer_1_i_15/O
                         net (fo=75, routed)          5.895    36.460    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/addrb[4]
    RAMB36_X2Y39         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.338    39.434    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/clkb
    RAMB36_X2Y39         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.654    
                         clock uncertainty           -0.211    39.443    
    RAMB36_X2Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.584    38.859    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.859    
                         arrival time                         -36.460    
  -------------------------------------------------------------------
                         slack                                  2.399    

Slack (MET) :             2.412ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        6.756ns  (logic 0.454ns (6.720%)  route 6.302ns (93.280%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.611ns = ( 39.389 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.362ns = ( 29.638 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.254    29.638    box/edge_detection/clk_out2
    SLICE_X33Y91         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.341    29.979 r  box/edge_detection/pic_memory_addr_reg[5]/Q
                         net (fo=4, routed)           0.760    30.739    box/separate/Q[5]
    SLICE_X29Y88         LUT3 (Prop_lut3_I2_O)        0.113    30.852 r  box/separate/frame_buffer_1_i_14/O
                         net (fo=75, routed)          5.542    36.394    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/addrb[5]
    RAMB36_X1Y37         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.293    39.389    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/clkb
    RAMB36_X1Y37         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.609    
                         clock uncertainty           -0.211    39.398    
    RAMB36_X1Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.592    38.806    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.806    
                         arrival time                         -36.394    
  -------------------------------------------------------------------
                         slack                                  2.412    

Slack (MET) :             2.420ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        6.793ns  (logic 0.506ns (7.449%)  route 6.287ns (92.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.566ns = ( 39.434 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.364ns = ( 29.636 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.252    29.636    box/edge_detection/clk_out2
    SLICE_X34Y90         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.393    30.029 r  box/edge_detection/pic_memory_addr_reg[11]/Q
                         net (fo=5, routed)           0.589    30.618    box/separate/Q[11]
    SLICE_X34Y90         LUT3 (Prop_lut3_I2_O)        0.113    30.731 r  box/separate/frame_buffer_1_i_8/O
                         net (fo=75, routed)          5.698    36.428    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/addrb[11]
    RAMB36_X2Y39         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.338    39.434    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/clkb
    RAMB36_X2Y39         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.654    
                         clock uncertainty           -0.211    39.443    
    RAMB36_X2Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.595    38.848    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.848    
                         arrival time                         -36.428    
  -------------------------------------------------------------------
                         slack                                  2.420    

Slack (MET) :             2.425ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        6.788ns  (logic 0.454ns (6.688%)  route 6.334ns (93.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.567ns = ( 39.433 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.362ns = ( 29.638 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.254    29.638    box/edge_detection/clk_out2
    SLICE_X33Y91         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.341    29.979 r  box/edge_detection/pic_memory_addr_reg[5]/Q
                         net (fo=4, routed)           0.760    30.739    box/separate/Q[5]
    SLICE_X29Y88         LUT3 (Prop_lut3_I2_O)        0.113    30.852 r  box/separate/frame_buffer_1_i_14/O
                         net (fo=75, routed)          5.574    36.426    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/addrb[5]
    RAMB36_X2Y38         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.337    39.433    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/clkb
    RAMB36_X2Y38         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.653    
                         clock uncertainty           -0.211    39.442    
    RAMB36_X2Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.592    38.850    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.850    
                         arrival time                         -36.426    
  -------------------------------------------------------------------
                         slack                                  2.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.110%)  route 0.555ns (74.890%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.605    -0.559    audio_stuff/clk_out2
    SLICE_X3Y98          FDRE                                         r  audio_stuff/sd_addr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  audio_stuff/sd_addr_reg[20]/Q
                         net (fo=2, routed)           0.555     0.136    sd_read_write/sd_addr_reg[11]
    SLICE_X4Y98          LUT6 (Prop_lut6_I0_O)        0.045     0.181 r  sd_read_write/cmd_out[28]_i_1/O
                         net (fo=1, routed)           0.000     0.181    sd_read_write/cmd_out_0[28]
    SLICE_X4Y98          FDRE                                         r  sd_read_write/cmd_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.875    -0.798    sd_read_write/clk_out1
    SLICE_X4Y98          FDRE                                         r  sd_read_write/cmd_out_reg[28]/C
                         clock pessimism              0.557    -0.242    
                         clock uncertainty            0.211    -0.030    
    SLICE_X4Y98          FDRE (Hold_fdre_C_D)         0.091     0.061    sd_read_write/cmd_out_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.181    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.186ns (23.971%)  route 0.590ns (76.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.605    -0.559    audio_stuff/clk_out2
    SLICE_X3Y99          FDRE                                         r  audio_stuff/sd_addr_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  audio_stuff/sd_addr_reg[21]/Q
                         net (fo=2, routed)           0.590     0.172    sd_read_write/sd_addr_reg[12]
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.045     0.217 r  sd_read_write/cmd_out[29]_i_1/O
                         net (fo=1, routed)           0.000     0.217    sd_read_write/cmd_out_0[29]
    SLICE_X2Y99          FDRE                                         r  sd_read_write/cmd_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.878    -0.795    sd_read_write/clk_out1
    SLICE_X2Y99          FDRE                                         r  sd_read_write/cmd_out_reg[29]/C
                         clock pessimism              0.557    -0.239    
                         clock uncertainty            0.211    -0.027    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.120     0.093    sd_read_write/cmd_out_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.925%)  route 0.591ns (76.075%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.605    -0.559    audio_stuff/clk_out2
    SLICE_X3Y99          FDRE                                         r  audio_stuff/sd_addr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  audio_stuff/sd_addr_reg[24]/Q
                         net (fo=2, routed)           0.591     0.173    sd_read_write/sd_addr_reg[15]
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.045     0.218 r  sd_read_write/cmd_out[32]_i_1/O
                         net (fo=1, routed)           0.000     0.218    sd_read_write/cmd_out_0[32]
    SLICE_X2Y99          FDRE                                         r  sd_read_write/cmd_out_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.878    -0.795    sd_read_write/clk_out1
    SLICE_X2Y99          FDRE                                         r  sd_read_write/cmd_out_reg[32]/C
                         clock pessimism              0.557    -0.239    
                         clock uncertainty            0.211    -0.027    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.121     0.094    sd_read_write/cmd_out_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.186ns (24.739%)  route 0.566ns (75.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.599    -0.565    audio_stuff/clk_out2
    SLICE_X3Y101         FDRE                                         r  audio_stuff/sd_addr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  audio_stuff/sd_addr_reg[29]/Q
                         net (fo=2, routed)           0.566     0.142    sd_read_write/sd_addr_reg[20]
    SLICE_X4Y100         LUT6 (Prop_lut6_I0_O)        0.045     0.187 r  sd_read_write/cmd_out[37]_i_1/O
                         net (fo=1, routed)           0.000     0.187    sd_read_write/cmd_out_0[37]
    SLICE_X4Y100         FDRE                                         r  sd_read_write/cmd_out_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.868    -0.804    sd_read_write/clk_out1
    SLICE_X4Y100         FDRE                                         r  sd_read_write/cmd_out_reg[37]/C
                         clock pessimism              0.557    -0.248    
                         clock uncertainty            0.211    -0.037    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.092     0.055    sd_read_write/cmd_out_reg[37]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.186ns (23.499%)  route 0.606ns (76.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.605    -0.559    audio_stuff/clk_out2
    SLICE_X3Y97          FDRE                                         r  audio_stuff/sd_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  audio_stuff/sd_addr_reg[15]/Q
                         net (fo=2, routed)           0.606     0.187    sd_read_write/sd_addr_reg[6]
    SLICE_X2Y97          LUT6 (Prop_lut6_I0_O)        0.045     0.232 r  sd_read_write/cmd_out[23]_i_1/O
                         net (fo=1, routed)           0.000     0.232    sd_read_write/cmd_out_0[23]
    SLICE_X2Y97          FDRE                                         r  sd_read_write/cmd_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.878    -0.795    sd_read_write/clk_out1
    SLICE_X2Y97          FDRE                                         r  sd_read_write/cmd_out_reg[23]/C
                         clock pessimism              0.557    -0.239    
                         clock uncertainty            0.211    -0.027    
    SLICE_X2Y97          FDRE (Hold_fdre_C_D)         0.121     0.094    sd_read_write/cmd_out_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.186ns (23.498%)  route 0.606ns (76.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.605    -0.559    audio_stuff/clk_out2
    SLICE_X3Y98          FDRE                                         r  audio_stuff/sd_addr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  audio_stuff/sd_addr_reg[19]/Q
                         net (fo=2, routed)           0.606     0.187    sd_read_write/sd_addr_reg[10]
    SLICE_X2Y98          LUT6 (Prop_lut6_I0_O)        0.045     0.232 r  sd_read_write/cmd_out[27]_i_1/O
                         net (fo=1, routed)           0.000     0.232    sd_read_write/cmd_out_0[27]
    SLICE_X2Y98          FDRE                                         r  sd_read_write/cmd_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.878    -0.795    sd_read_write/clk_out1
    SLICE_X2Y98          FDRE                                         r  sd_read_write/cmd_out_reg[27]/C
                         clock pessimism              0.557    -0.239    
                         clock uncertainty            0.211    -0.027    
    SLICE_X2Y98          FDRE (Hold_fdre_C_D)         0.121     0.094    sd_read_write/cmd_out_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.186ns (24.405%)  route 0.576ns (75.595%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.599    -0.565    audio_stuff/clk_out2
    SLICE_X3Y100         FDRE                                         r  audio_stuff/sd_addr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  audio_stuff/sd_addr_reg[27]/Q
                         net (fo=2, routed)           0.576     0.152    sd_read_write/sd_addr_reg[18]
    SLICE_X4Y100         LUT6 (Prop_lut6_I0_O)        0.045     0.197 r  sd_read_write/cmd_out[35]_i_1/O
                         net (fo=1, routed)           0.000     0.197    sd_read_write/cmd_out_0[35]
    SLICE_X4Y100         FDRE                                         r  sd_read_write/cmd_out_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.868    -0.804    sd_read_write/clk_out1
    SLICE_X4Y100         FDRE                                         r  sd_read_write/cmd_out_reg[35]/C
                         clock pessimism              0.557    -0.248    
                         clock uncertainty            0.211    -0.037    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.091     0.054    sd_read_write/cmd_out_reg[35]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.186ns (24.035%)  route 0.588ns (75.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.599    -0.565    audio_stuff/clk_out2
    SLICE_X3Y101         FDRE                                         r  audio_stuff/sd_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  audio_stuff/sd_addr_reg[31]/Q
                         net (fo=2, routed)           0.588     0.164    sd_read_write/sd_addr_reg[22]
    SLICE_X5Y100         LUT6 (Prop_lut6_I0_O)        0.045     0.209 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=1, routed)           0.000     0.209    sd_read_write/cmd_out_0[39]
    SLICE_X5Y100         FDRE                                         r  sd_read_write/cmd_out_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.868    -0.804    sd_read_write/clk_out1
    SLICE_X5Y100         FDRE                                         r  sd_read_write/cmd_out_reg[39]/C
                         clock pessimism              0.557    -0.248    
                         clock uncertainty            0.211    -0.037    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.091     0.054    sd_read_write/cmd_out_reg[39]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.186ns (22.639%)  route 0.636ns (77.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.605    -0.559    audio_stuff/clk_out2
    SLICE_X3Y97          FDRE                                         r  audio_stuff/sd_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  audio_stuff/sd_addr_reg[16]/Q
                         net (fo=2, routed)           0.636     0.217    sd_read_write/sd_addr_reg[7]
    SLICE_X2Y98          LUT6 (Prop_lut6_I0_O)        0.045     0.262 r  sd_read_write/cmd_out[24]_i_1/O
                         net (fo=1, routed)           0.000     0.262    sd_read_write/cmd_out_0[24]
    SLICE_X2Y98          FDRE                                         r  sd_read_write/cmd_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.878    -0.795    sd_read_write/clk_out1
    SLICE_X2Y98          FDRE                                         r  sd_read_write/cmd_out_reg[24]/C
                         clock pessimism              0.557    -0.239    
                         clock uncertainty            0.211    -0.027    
    SLICE_X2Y98          FDRE (Hold_fdre_C_D)         0.120     0.093    sd_read_write/cmd_out_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.186ns (23.470%)  route 0.606ns (76.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.599    -0.565    audio_stuff/clk_out2
    SLICE_X3Y100         FDRE                                         r  audio_stuff/sd_addr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  audio_stuff/sd_addr_reg[25]/Q
                         net (fo=2, routed)           0.606     0.182    sd_read_write/sd_addr_reg[16]
    SLICE_X1Y100         LUT6 (Prop_lut6_I0_O)        0.045     0.227 r  sd_read_write/cmd_out[33]_i_1/O
                         net (fo=1, routed)           0.000     0.227    sd_read_write/cmd_out_0[33]
    SLICE_X1Y100         FDRE                                         r  sd_read_write/cmd_out_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.872    -0.801    sd_read_write/clk_out1
    SLICE_X1Y100         FDRE                                         r  sd_read_write/cmd_out_reg[33]/C
                         clock pessimism              0.557    -0.245    
                         clock uncertainty            0.211    -0.034    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.091     0.057    sd_read_write/cmd_out_reg[33]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.170    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_manager_1
  To Clock:  clk_out1_clk_manager_1

Setup :            0  Failing Endpoints,  Worst Slack        2.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.146ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        7.068ns  (logic 0.454ns (6.423%)  route 6.614ns (93.577%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.566ns = ( 39.434 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.362ns = ( 29.638 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.254    29.638    box/edge_detection/clk_out2
    SLICE_X33Y91         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.341    29.979 r  box/edge_detection/pic_memory_addr_reg[5]/Q
                         net (fo=4, routed)           0.760    30.739    box/separate/Q[5]
    SLICE_X29Y88         LUT3 (Prop_lut3_I2_O)        0.113    30.852 r  box/separate/frame_buffer_1_i_14/O
                         net (fo=75, routed)          5.854    36.706    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/addrb[5]
    RAMB36_X2Y39         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.338    39.434    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/clkb
    RAMB36_X2Y39         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.654    
                         clock uncertainty           -0.211    39.443    
    RAMB36_X2Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.592    38.851    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.851    
                         arrival time                         -36.706    
  -------------------------------------------------------------------
                         slack                                  2.146    

Slack (MET) :             2.286ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        6.929ns  (logic 0.445ns (6.422%)  route 6.484ns (93.578%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.567ns = ( 39.433 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.363ns = ( 29.637 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.253    29.637    box/edge_detection/clk_out2
    SLICE_X31Y89         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_fdre_C_Q)         0.341    29.978 r  box/edge_detection/pic_memory_addr_reg[6]/Q
                         net (fo=4, routed)           0.852    30.829    box/separate/Q[6]
    SLICE_X33Y89         LUT3 (Prop_lut3_I2_O)        0.104    30.933 r  box/separate/frame_buffer_1_i_13/O
                         net (fo=75, routed)          5.633    36.566    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/addrb[6]
    RAMB36_X2Y38         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.337    39.433    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/clkb
    RAMB36_X2Y38         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.653    
                         clock uncertainty           -0.211    39.442    
    RAMB36_X2Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.590    38.852    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.852    
                         arrival time                         -36.566    
  -------------------------------------------------------------------
                         slack                                  2.286    

Slack (MET) :             2.323ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        6.848ns  (logic 0.452ns (6.601%)  route 6.396ns (93.399%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.607ns = ( 39.393 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.360ns = ( 29.640 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.257    29.640    box/edge_detection/clk_out2
    SLICE_X29Y90         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.341    29.981 r  box/edge_detection/pic_memory_addr_reg[9]/Q
                         net (fo=6, routed)           0.806    30.786    box/separate/Q[9]
    SLICE_X29Y90         LUT3 (Prop_lut3_I2_O)        0.111    30.897 r  box/separate/frame_buffer_1_i_10/O
                         net (fo=75, routed)          5.590    36.487    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/addrb[9]
    RAMB36_X1Y38         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.297    39.393    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/clkb
    RAMB36_X1Y38         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.613    
                         clock uncertainty           -0.211    39.402    
    RAMB36_X1Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.592    38.810    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.810    
                         arrival time                         -36.487    
  -------------------------------------------------------------------
                         slack                                  2.323    

Slack (MET) :             2.344ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        6.830ns  (logic 0.454ns (6.647%)  route 6.376ns (93.353%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.606ns = ( 39.394 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.362ns = ( 29.638 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.254    29.638    box/edge_detection/clk_out2
    SLICE_X33Y91         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.341    29.979 r  box/edge_detection/pic_memory_addr_reg[5]/Q
                         net (fo=4, routed)           0.760    30.739    box/separate/Q[5]
    SLICE_X29Y88         LUT3 (Prop_lut3_I2_O)        0.113    30.852 r  box/separate/frame_buffer_1_i_14/O
                         net (fo=75, routed)          5.616    36.467    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/addrb[5]
    RAMB36_X1Y39         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.298    39.394    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/clkb
    RAMB36_X1Y39         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.614    
                         clock uncertainty           -0.211    39.403    
    RAMB36_X1Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.592    38.811    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.811    
                         arrival time                         -36.467    
  -------------------------------------------------------------------
                         slack                                  2.344    

Slack (MET) :             2.365ns  (required time - arrival time)
  Source:                 box/edge_detection/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        7.080ns  (logic 0.587ns (8.291%)  route 6.493ns (91.709%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.602ns = ( 39.398 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.385ns = ( 29.615 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.232    29.615    box/edge_detection/clk_out2
    SLICE_X34Y101        FDRE                                         r  box/edge_detection/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.393    30.008 r  box/edge_detection/done_reg/Q
                         net (fo=56, routed)          1.326    31.334    box/edge_detection/sobel_done
    SLICE_X42Y87         LUT3 (Prop_lut3_I1_O)        0.097    31.431 f  box/edge_detection/xy_edge_i_4/O
                         net (fo=38, routed)          4.830    36.260    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y4           LUT2 (Prop_lut2_I1_O)        0.097    36.357 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_15/O
                         net (fo=1, routed)           0.337    36.695    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_8
    RAMB36_X0Y0          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.302    39.398    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.220    39.619    
                         clock uncertainty           -0.211    39.407    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.348    39.059    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.059    
                         arrival time                         -36.695    
  -------------------------------------------------------------------
                         slack                                  2.365    

Slack (MET) :             2.396ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        6.777ns  (logic 0.454ns (6.699%)  route 6.323ns (93.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.607ns = ( 39.393 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.362ns = ( 29.638 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.254    29.638    box/edge_detection/clk_out2
    SLICE_X33Y91         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.341    29.979 r  box/edge_detection/pic_memory_addr_reg[5]/Q
                         net (fo=4, routed)           0.760    30.739    box/separate/Q[5]
    SLICE_X29Y88         LUT3 (Prop_lut3_I2_O)        0.113    30.852 r  box/separate/frame_buffer_1_i_14/O
                         net (fo=75, routed)          5.563    36.415    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/addrb[5]
    RAMB36_X1Y38         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.297    39.393    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/clkb
    RAMB36_X1Y38         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.613    
                         clock uncertainty           -0.211    39.402    
    RAMB36_X1Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.592    38.810    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.810    
                         arrival time                         -36.415    
  -------------------------------------------------------------------
                         slack                                  2.396    

Slack (MET) :             2.399ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        6.822ns  (logic 0.452ns (6.626%)  route 6.370ns (93.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.566ns = ( 39.434 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.361ns = ( 29.639 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.256    29.639    box/edge_detection/clk_out2
    SLICE_X29Y89         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDRE (Prop_fdre_C_Q)         0.341    29.980 r  box/edge_detection/pic_memory_addr_reg[4]/Q
                         net (fo=4, routed)           0.475    30.454    box/separate/Q[4]
    SLICE_X28Y88         LUT3 (Prop_lut3_I2_O)        0.111    30.565 r  box/separate/frame_buffer_1_i_15/O
                         net (fo=75, routed)          5.895    36.460    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/addrb[4]
    RAMB36_X2Y39         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.338    39.434    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/clkb
    RAMB36_X2Y39         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.654    
                         clock uncertainty           -0.211    39.443    
    RAMB36_X2Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.584    38.859    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.859    
                         arrival time                         -36.460    
  -------------------------------------------------------------------
                         slack                                  2.399    

Slack (MET) :             2.412ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        6.756ns  (logic 0.454ns (6.720%)  route 6.302ns (93.280%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.611ns = ( 39.389 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.362ns = ( 29.638 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.254    29.638    box/edge_detection/clk_out2
    SLICE_X33Y91         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.341    29.979 r  box/edge_detection/pic_memory_addr_reg[5]/Q
                         net (fo=4, routed)           0.760    30.739    box/separate/Q[5]
    SLICE_X29Y88         LUT3 (Prop_lut3_I2_O)        0.113    30.852 r  box/separate/frame_buffer_1_i_14/O
                         net (fo=75, routed)          5.542    36.394    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/addrb[5]
    RAMB36_X1Y37         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.293    39.389    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/clkb
    RAMB36_X1Y37         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.609    
                         clock uncertainty           -0.211    39.398    
    RAMB36_X1Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.592    38.806    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.806    
                         arrival time                         -36.394    
  -------------------------------------------------------------------
                         slack                                  2.412    

Slack (MET) :             2.420ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        6.793ns  (logic 0.506ns (7.449%)  route 6.287ns (92.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.566ns = ( 39.434 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.364ns = ( 29.636 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.252    29.636    box/edge_detection/clk_out2
    SLICE_X34Y90         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.393    30.029 r  box/edge_detection/pic_memory_addr_reg[11]/Q
                         net (fo=5, routed)           0.589    30.618    box/separate/Q[11]
    SLICE_X34Y90         LUT3 (Prop_lut3_I2_O)        0.113    30.731 r  box/separate/frame_buffer_1_i_8/O
                         net (fo=75, routed)          5.698    36.428    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/addrb[11]
    RAMB36_X2Y39         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.338    39.434    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/clkb
    RAMB36_X2Y39         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.654    
                         clock uncertainty           -0.211    39.443    
    RAMB36_X2Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.595    38.848    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.848    
                         arrival time                         -36.428    
  -------------------------------------------------------------------
                         slack                                  2.420    

Slack (MET) :             2.425ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        6.788ns  (logic 0.454ns (6.688%)  route 6.334ns (93.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.567ns = ( 39.433 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.362ns = ( 29.638 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.254    29.638    box/edge_detection/clk_out2
    SLICE_X33Y91         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.341    29.979 r  box/edge_detection/pic_memory_addr_reg[5]/Q
                         net (fo=4, routed)           0.760    30.739    box/separate/Q[5]
    SLICE_X29Y88         LUT3 (Prop_lut3_I2_O)        0.113    30.852 r  box/separate/frame_buffer_1_i_14/O
                         net (fo=75, routed)          5.574    36.426    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/addrb[5]
    RAMB36_X2Y38         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.337    39.433    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/clkb
    RAMB36_X2Y38         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.653    
                         clock uncertainty           -0.211    39.442    
    RAMB36_X2Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.592    38.850    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.850    
                         arrival time                         -36.426    
  -------------------------------------------------------------------
                         slack                                  2.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.110%)  route 0.555ns (74.890%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.605    -0.559    audio_stuff/clk_out2
    SLICE_X3Y98          FDRE                                         r  audio_stuff/sd_addr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  audio_stuff/sd_addr_reg[20]/Q
                         net (fo=2, routed)           0.555     0.136    sd_read_write/sd_addr_reg[11]
    SLICE_X4Y98          LUT6 (Prop_lut6_I0_O)        0.045     0.181 r  sd_read_write/cmd_out[28]_i_1/O
                         net (fo=1, routed)           0.000     0.181    sd_read_write/cmd_out_0[28]
    SLICE_X4Y98          FDRE                                         r  sd_read_write/cmd_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.875    -0.798    sd_read_write/clk_out1
    SLICE_X4Y98          FDRE                                         r  sd_read_write/cmd_out_reg[28]/C
                         clock pessimism              0.557    -0.242    
                         clock uncertainty            0.211    -0.030    
    SLICE_X4Y98          FDRE (Hold_fdre_C_D)         0.091     0.061    sd_read_write/cmd_out_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.181    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.186ns (23.971%)  route 0.590ns (76.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.605    -0.559    audio_stuff/clk_out2
    SLICE_X3Y99          FDRE                                         r  audio_stuff/sd_addr_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  audio_stuff/sd_addr_reg[21]/Q
                         net (fo=2, routed)           0.590     0.172    sd_read_write/sd_addr_reg[12]
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.045     0.217 r  sd_read_write/cmd_out[29]_i_1/O
                         net (fo=1, routed)           0.000     0.217    sd_read_write/cmd_out_0[29]
    SLICE_X2Y99          FDRE                                         r  sd_read_write/cmd_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.878    -0.795    sd_read_write/clk_out1
    SLICE_X2Y99          FDRE                                         r  sd_read_write/cmd_out_reg[29]/C
                         clock pessimism              0.557    -0.239    
                         clock uncertainty            0.211    -0.027    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.120     0.093    sd_read_write/cmd_out_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.925%)  route 0.591ns (76.075%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.605    -0.559    audio_stuff/clk_out2
    SLICE_X3Y99          FDRE                                         r  audio_stuff/sd_addr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  audio_stuff/sd_addr_reg[24]/Q
                         net (fo=2, routed)           0.591     0.173    sd_read_write/sd_addr_reg[15]
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.045     0.218 r  sd_read_write/cmd_out[32]_i_1/O
                         net (fo=1, routed)           0.000     0.218    sd_read_write/cmd_out_0[32]
    SLICE_X2Y99          FDRE                                         r  sd_read_write/cmd_out_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.878    -0.795    sd_read_write/clk_out1
    SLICE_X2Y99          FDRE                                         r  sd_read_write/cmd_out_reg[32]/C
                         clock pessimism              0.557    -0.239    
                         clock uncertainty            0.211    -0.027    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.121     0.094    sd_read_write/cmd_out_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.186ns (24.739%)  route 0.566ns (75.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.599    -0.565    audio_stuff/clk_out2
    SLICE_X3Y101         FDRE                                         r  audio_stuff/sd_addr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  audio_stuff/sd_addr_reg[29]/Q
                         net (fo=2, routed)           0.566     0.142    sd_read_write/sd_addr_reg[20]
    SLICE_X4Y100         LUT6 (Prop_lut6_I0_O)        0.045     0.187 r  sd_read_write/cmd_out[37]_i_1/O
                         net (fo=1, routed)           0.000     0.187    sd_read_write/cmd_out_0[37]
    SLICE_X4Y100         FDRE                                         r  sd_read_write/cmd_out_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.868    -0.804    sd_read_write/clk_out1
    SLICE_X4Y100         FDRE                                         r  sd_read_write/cmd_out_reg[37]/C
                         clock pessimism              0.557    -0.248    
                         clock uncertainty            0.211    -0.037    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.092     0.055    sd_read_write/cmd_out_reg[37]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.186ns (23.499%)  route 0.606ns (76.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.605    -0.559    audio_stuff/clk_out2
    SLICE_X3Y97          FDRE                                         r  audio_stuff/sd_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  audio_stuff/sd_addr_reg[15]/Q
                         net (fo=2, routed)           0.606     0.187    sd_read_write/sd_addr_reg[6]
    SLICE_X2Y97          LUT6 (Prop_lut6_I0_O)        0.045     0.232 r  sd_read_write/cmd_out[23]_i_1/O
                         net (fo=1, routed)           0.000     0.232    sd_read_write/cmd_out_0[23]
    SLICE_X2Y97          FDRE                                         r  sd_read_write/cmd_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.878    -0.795    sd_read_write/clk_out1
    SLICE_X2Y97          FDRE                                         r  sd_read_write/cmd_out_reg[23]/C
                         clock pessimism              0.557    -0.239    
                         clock uncertainty            0.211    -0.027    
    SLICE_X2Y97          FDRE (Hold_fdre_C_D)         0.121     0.094    sd_read_write/cmd_out_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.186ns (23.498%)  route 0.606ns (76.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.605    -0.559    audio_stuff/clk_out2
    SLICE_X3Y98          FDRE                                         r  audio_stuff/sd_addr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  audio_stuff/sd_addr_reg[19]/Q
                         net (fo=2, routed)           0.606     0.187    sd_read_write/sd_addr_reg[10]
    SLICE_X2Y98          LUT6 (Prop_lut6_I0_O)        0.045     0.232 r  sd_read_write/cmd_out[27]_i_1/O
                         net (fo=1, routed)           0.000     0.232    sd_read_write/cmd_out_0[27]
    SLICE_X2Y98          FDRE                                         r  sd_read_write/cmd_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.878    -0.795    sd_read_write/clk_out1
    SLICE_X2Y98          FDRE                                         r  sd_read_write/cmd_out_reg[27]/C
                         clock pessimism              0.557    -0.239    
                         clock uncertainty            0.211    -0.027    
    SLICE_X2Y98          FDRE (Hold_fdre_C_D)         0.121     0.094    sd_read_write/cmd_out_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.186ns (24.405%)  route 0.576ns (75.595%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.599    -0.565    audio_stuff/clk_out2
    SLICE_X3Y100         FDRE                                         r  audio_stuff/sd_addr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  audio_stuff/sd_addr_reg[27]/Q
                         net (fo=2, routed)           0.576     0.152    sd_read_write/sd_addr_reg[18]
    SLICE_X4Y100         LUT6 (Prop_lut6_I0_O)        0.045     0.197 r  sd_read_write/cmd_out[35]_i_1/O
                         net (fo=1, routed)           0.000     0.197    sd_read_write/cmd_out_0[35]
    SLICE_X4Y100         FDRE                                         r  sd_read_write/cmd_out_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.868    -0.804    sd_read_write/clk_out1
    SLICE_X4Y100         FDRE                                         r  sd_read_write/cmd_out_reg[35]/C
                         clock pessimism              0.557    -0.248    
                         clock uncertainty            0.211    -0.037    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.091     0.054    sd_read_write/cmd_out_reg[35]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.186ns (24.035%)  route 0.588ns (75.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.599    -0.565    audio_stuff/clk_out2
    SLICE_X3Y101         FDRE                                         r  audio_stuff/sd_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  audio_stuff/sd_addr_reg[31]/Q
                         net (fo=2, routed)           0.588     0.164    sd_read_write/sd_addr_reg[22]
    SLICE_X5Y100         LUT6 (Prop_lut6_I0_O)        0.045     0.209 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=1, routed)           0.000     0.209    sd_read_write/cmd_out_0[39]
    SLICE_X5Y100         FDRE                                         r  sd_read_write/cmd_out_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.868    -0.804    sd_read_write/clk_out1
    SLICE_X5Y100         FDRE                                         r  sd_read_write/cmd_out_reg[39]/C
                         clock pessimism              0.557    -0.248    
                         clock uncertainty            0.211    -0.037    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.091     0.054    sd_read_write/cmd_out_reg[39]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.186ns (22.639%)  route 0.636ns (77.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.605    -0.559    audio_stuff/clk_out2
    SLICE_X3Y97          FDRE                                         r  audio_stuff/sd_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  audio_stuff/sd_addr_reg[16]/Q
                         net (fo=2, routed)           0.636     0.217    sd_read_write/sd_addr_reg[7]
    SLICE_X2Y98          LUT6 (Prop_lut6_I0_O)        0.045     0.262 r  sd_read_write/cmd_out[24]_i_1/O
                         net (fo=1, routed)           0.000     0.262    sd_read_write/cmd_out_0[24]
    SLICE_X2Y98          FDRE                                         r  sd_read_write/cmd_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.878    -0.795    sd_read_write/clk_out1
    SLICE_X2Y98          FDRE                                         r  sd_read_write/cmd_out_reg[24]/C
                         clock pessimism              0.557    -0.239    
                         clock uncertainty            0.211    -0.027    
    SLICE_X2Y98          FDRE (Hold_fdre_C_D)         0.120     0.093    sd_read_write/cmd_out_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.186ns (23.470%)  route 0.606ns (76.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.599    -0.565    audio_stuff/clk_out2
    SLICE_X3Y100         FDRE                                         r  audio_stuff/sd_addr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  audio_stuff/sd_addr_reg[25]/Q
                         net (fo=2, routed)           0.606     0.182    sd_read_write/sd_addr_reg[16]
    SLICE_X1Y100         LUT6 (Prop_lut6_I0_O)        0.045     0.227 r  sd_read_write/cmd_out[33]_i_1/O
                         net (fo=1, routed)           0.000     0.227    sd_read_write/cmd_out_0[33]
    SLICE_X1Y100         FDRE                                         r  sd_read_write/cmd_out_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.872    -0.801    sd_read_write/clk_out1
    SLICE_X1Y100         FDRE                                         r  sd_read_write/cmd_out_reg[33]/C
                         clock pessimism              0.557    -0.245    
                         clock uncertainty            0.211    -0.034    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.091     0.057    sd_read_write/cmd_out_reg[33]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.170    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_manager
  To Clock:  clk_out2_clk_manager_1

Setup :            0  Failing Endpoints,  Worst Slack        1.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.621ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel7_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.961ns  (logic 1.475ns (18.527%)  route 6.486ns (81.473%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 9.221 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.223    -0.394    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y109        FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y109        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=114, routed)         2.608     2.607    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X73Y56         LUT6 (Prop_lut6_I4_O)        0.097     2.704 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_31/O
                         net (fo=1, routed)           0.000     2.704    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_31_n_0
    SLICE_X73Y56         MUXF7 (Prop_muxf7_I0_O)      0.181     2.885 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.885    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_15_n_0
    SLICE_X73Y56         MUXF8 (Prop_muxf8_I0_O)      0.076     2.961 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_6/O
                         net (fo=1, routed)           1.670     4.631    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_6_n_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I5_O)        0.239     4.870 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.870    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1_n_0
    SLICE_X63Y116        MUXF7 (Prop_muxf7_I0_O)      0.163     5.033 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=3, routed)           1.179     6.212    box/edge_detection/doutb[5]
    SLICE_X44Y114        LUT6 (Prop_lut6_I4_O)        0.229     6.441 r  box/edge_detection/bw_pixel_load0[2]_i_1/O
                         net (fo=12, routed)          0.685     7.126    box/edge_detection/bw_pixel_load0[2]_i_1_n_0
    SLICE_X36Y112        LUT3 (Prop_lut3_I2_O)        0.097     7.223 r  box/edge_detection/bw_pixel7[2]_i_1/O
                         net (fo=1, routed)           0.344     7.567    box/edge_detection/bw_pixel7[2]_i_1_n_0
    SLICE_X40Y112        FDRE                                         r  box/edge_detection/bw_pixel7_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.125     9.221    box/edge_detection/clk_out2
    SLICE_X40Y112        FDRE                                         r  box/edge_detection/bw_pixel7_reg[2]/C
                         clock pessimism              0.220     9.442    
                         clock uncertainty           -0.215     9.227    
    SLICE_X40Y112        FDRE (Setup_fdre_C_D)       -0.039     9.188    box/edge_detection/bw_pixel7_reg[2]
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -7.567    
  -------------------------------------------------------------------
                         slack                                  1.621    

Slack (MET) :             1.799ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel7_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.776ns  (logic 1.491ns (19.175%)  route 6.285ns (80.825%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 9.221 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.220    -0.397    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y112        FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y112        FDRE (Prop_fdre_C_Q)         0.393    -0.004 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=114, routed)         2.478     2.474    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X63Y175        LUT6 (Prop_lut6_I2_O)        0.097     2.571 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     2.571    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_23_n_0
    SLICE_X63Y175        MUXF7 (Prop_muxf7_I0_O)      0.181     2.752 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.752    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_11_n_0
    SLICE_X63Y175        MUXF8 (Prop_muxf8_I0_O)      0.076     2.828 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4/O
                         net (fo=1, routed)           1.687     4.515    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4_n_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I1_O)        0.239     4.754 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.754    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1_n_0
    SLICE_X63Y116        MUXF7 (Prop_muxf7_I0_O)      0.181     4.935 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=13, routed)          1.208     6.143    box/edge_detection/doutb[3]
    SLICE_X44Y114        LUT6 (Prop_lut6_I1_O)        0.227     6.370 r  box/edge_detection/bw_pixel_load0[3]_i_2/O
                         net (fo=12, routed)          0.563     6.933    box/edge_detection/bw_pixel_load0[3]_i_2_n_0
    SLICE_X37Y112        LUT3 (Prop_lut3_I2_O)        0.097     7.030 r  box/edge_detection/bw_pixel7[3]_i_2/O
                         net (fo=1, routed)           0.349     7.379    box/edge_detection/bw_pixel7[3]_i_2_n_0
    SLICE_X40Y112        FDRE                                         r  box/edge_detection/bw_pixel7_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.125     9.221    box/edge_detection/clk_out2
    SLICE_X40Y112        FDRE                                         r  box/edge_detection/bw_pixel7_reg[3]/C
                         clock pessimism              0.220     9.442    
                         clock uncertainty           -0.215     9.227    
    SLICE_X40Y112        FDRE (Setup_fdre_C_D)       -0.049     9.178    box/edge_detection/bw_pixel7_reg[3]
  -------------------------------------------------------------------
                         required time                          9.178    
                         arrival time                          -7.379    
  -------------------------------------------------------------------
                         slack                                  1.799    

Slack (MET) :             1.839ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.745ns  (logic 1.475ns (19.044%)  route 6.270ns (80.956%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 9.223 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.223    -0.394    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y109        FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y109        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=114, routed)         2.608     2.607    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X73Y56         LUT6 (Prop_lut6_I4_O)        0.097     2.704 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_31/O
                         net (fo=1, routed)           0.000     2.704    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_31_n_0
    SLICE_X73Y56         MUXF7 (Prop_muxf7_I0_O)      0.181     2.885 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.885    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_15_n_0
    SLICE_X73Y56         MUXF8 (Prop_muxf8_I0_O)      0.076     2.961 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_6/O
                         net (fo=1, routed)           1.670     4.631    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_6_n_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I5_O)        0.239     4.870 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.870    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1_n_0
    SLICE_X63Y116        MUXF7 (Prop_muxf7_I0_O)      0.163     5.033 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=3, routed)           1.179     6.212    box/edge_detection/doutb[5]
    SLICE_X44Y114        LUT6 (Prop_lut6_I4_O)        0.229     6.441 r  box/edge_detection/bw_pixel_load0[2]_i_1/O
                         net (fo=12, routed)          0.448     6.890    box/edge_detection/bw_pixel_load0[2]_i_1_n_0
    SLICE_X37Y112        LUT3 (Prop_lut3_I2_O)        0.097     6.987 r  box/edge_detection/bw_pixel0[2]_i_1/O
                         net (fo=1, routed)           0.364     7.351    box/edge_detection/bw_pixel0[2]_i_1_n_0
    SLICE_X36Y112        FDRE                                         r  box/edge_detection/bw_pixel0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.127     9.223    box/edge_detection/clk_out2
    SLICE_X36Y112        FDRE                                         r  box/edge_detection/bw_pixel0_reg[2]/C
                         clock pessimism              0.220     9.444    
                         clock uncertainty           -0.215     9.229    
    SLICE_X36Y112        FDRE (Setup_fdre_C_D)       -0.039     9.190    box/edge_detection/bw_pixel0_reg[2]
  -------------------------------------------------------------------
                         required time                          9.190    
                         arrival time                          -7.351    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.933ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.758ns  (logic 1.495ns (19.270%)  route 6.263ns (80.730%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.220    -0.397    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y112        FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y112        FDRE (Prop_fdre_C_Q)         0.393    -0.004 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=114, routed)         2.478     2.474    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X63Y175        LUT6 (Prop_lut6_I2_O)        0.097     2.571 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     2.571    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_23_n_0
    SLICE_X63Y175        MUXF7 (Prop_muxf7_I0_O)      0.181     2.752 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.752    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_11_n_0
    SLICE_X63Y175        MUXF8 (Prop_muxf8_I0_O)      0.076     2.828 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4/O
                         net (fo=1, routed)           1.687     4.515    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4_n_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I1_O)        0.239     4.754 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.754    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1_n_0
    SLICE_X63Y116        MUXF7 (Prop_muxf7_I0_O)      0.181     4.935 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=13, routed)          1.208     6.143    box/edge_detection/doutb[3]
    SLICE_X44Y114        LUT6 (Prop_lut6_I1_O)        0.227     6.370 r  box/edge_detection/bw_pixel_load0[3]_i_2/O
                         net (fo=12, routed)          0.890     7.260    box/edge_detection/bw_pixel_load0[3]_i_2_n_0
    SLICE_X33Y112        LUT3 (Prop_lut3_I2_O)        0.101     7.361 r  box/edge_detection/bw_pixel4[3]_i_2/O
                         net (fo=1, routed)           0.000     7.361    box/edge_detection/bw_pixel4[3]_i_2_n_0
    SLICE_X33Y112        FDRE                                         r  box/edge_detection/bw_pixel4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.128     9.224    box/edge_detection/clk_out2
    SLICE_X33Y112        FDRE                                         r  box/edge_detection/bw_pixel4_reg[3]/C
                         clock pessimism              0.220     9.445    
                         clock uncertainty           -0.215     9.230    
    SLICE_X33Y112        FDRE (Setup_fdre_C_D)        0.064     9.294    box/edge_detection/bw_pixel4_reg[3]
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                          -7.361    
  -------------------------------------------------------------------
                         slack                                  1.933    

Slack (MET) :             1.996ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.692ns  (logic 1.489ns (19.357%)  route 6.203ns (80.643%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.223    -0.394    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y109        FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y109        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=114, routed)         2.608     2.607    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X73Y56         LUT6 (Prop_lut6_I4_O)        0.097     2.704 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_31/O
                         net (fo=1, routed)           0.000     2.704    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_31_n_0
    SLICE_X73Y56         MUXF7 (Prop_muxf7_I0_O)      0.181     2.885 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.885    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_15_n_0
    SLICE_X73Y56         MUXF8 (Prop_muxf8_I0_O)      0.076     2.961 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_6/O
                         net (fo=1, routed)           1.670     4.631    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_6_n_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I5_O)        0.239     4.870 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.870    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1_n_0
    SLICE_X63Y116        MUXF7 (Prop_muxf7_I0_O)      0.163     5.033 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=3, routed)           1.179     6.212    box/edge_detection/doutb[5]
    SLICE_X44Y114        LUT6 (Prop_lut6_I4_O)        0.229     6.441 r  box/edge_detection/bw_pixel_load0[2]_i_1/O
                         net (fo=12, routed)          0.746     7.187    box/edge_detection/bw_pixel_load0[2]_i_1_n_0
    SLICE_X32Y111        LUT3 (Prop_lut3_I2_O)        0.111     7.298 r  box/edge_detection/bw_pixel2[2]_i_1/O
                         net (fo=1, routed)           0.000     7.298    box/edge_detection/bw_pixel2[2]_i_1_n_0
    SLICE_X32Y111        FDRE                                         r  box/edge_detection/bw_pixel2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.128     9.224    box/edge_detection/clk_out2
    SLICE_X32Y111        FDRE                                         r  box/edge_detection/bw_pixel2_reg[2]/C
                         clock pessimism              0.220     9.445    
                         clock uncertainty           -0.215     9.230    
    SLICE_X32Y111        FDRE (Setup_fdre_C_D)        0.064     9.294    box/edge_detection/bw_pixel2_reg[2]
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                          -7.298    
  -------------------------------------------------------------------
                         slack                                  1.996    

Slack (MET) :             2.023ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel_load0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.552ns  (logic 1.378ns (18.247%)  route 6.174ns (81.753%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.223    -0.394    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y109        FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y109        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=114, routed)         2.608     2.607    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X73Y56         LUT6 (Prop_lut6_I4_O)        0.097     2.704 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_31/O
                         net (fo=1, routed)           0.000     2.704    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_31_n_0
    SLICE_X73Y56         MUXF7 (Prop_muxf7_I0_O)      0.181     2.885 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.885    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_15_n_0
    SLICE_X73Y56         MUXF8 (Prop_muxf8_I0_O)      0.076     2.961 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_6/O
                         net (fo=1, routed)           1.670     4.631    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_6_n_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I5_O)        0.239     4.870 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.870    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1_n_0
    SLICE_X63Y116        MUXF7 (Prop_muxf7_I0_O)      0.163     5.033 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=3, routed)           1.173     6.206    box/edge_detection/doutb[5]
    SLICE_X44Y114        LUT6 (Prop_lut6_I1_O)        0.229     6.435 r  box/edge_detection/bw_pixel_load0[1]_i_1/O
                         net (fo=12, routed)          0.723     7.158    box/edge_detection/bw_pixel_load0[1]_i_1_n_0
    SLICE_X31Y111        FDRE                                         r  box/edge_detection/bw_pixel_load0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.128     9.224    box/edge_detection/clk_out2
    SLICE_X31Y111        FDRE                                         r  box/edge_detection/bw_pixel_load0_reg[1]/C
                         clock pessimism              0.220     9.445    
                         clock uncertainty           -0.215     9.230    
    SLICE_X31Y111        FDRE (Setup_fdre_C_D)       -0.049     9.181    box/edge_detection/bw_pixel_load0_reg[1]
  -------------------------------------------------------------------
                         required time                          9.181    
                         arrival time                          -7.158    
  -------------------------------------------------------------------
                         slack                                  2.023    

Slack (MET) :             2.037ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.651ns  (logic 1.491ns (19.488%)  route 6.160ns (80.512%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.223    -0.394    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y109        FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y109        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=114, routed)         2.608     2.607    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X73Y56         LUT6 (Prop_lut6_I4_O)        0.097     2.704 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_31/O
                         net (fo=1, routed)           0.000     2.704    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_31_n_0
    SLICE_X73Y56         MUXF7 (Prop_muxf7_I0_O)      0.181     2.885 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.885    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_15_n_0
    SLICE_X73Y56         MUXF8 (Prop_muxf8_I0_O)      0.076     2.961 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_6/O
                         net (fo=1, routed)           1.670     4.631    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_6_n_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I5_O)        0.239     4.870 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.870    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1_n_0
    SLICE_X63Y116        MUXF7 (Prop_muxf7_I0_O)      0.163     5.033 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=3, routed)           1.179     6.212    box/edge_detection/doutb[5]
    SLICE_X44Y114        LUT6 (Prop_lut6_I4_O)        0.229     6.441 r  box/edge_detection/bw_pixel_load0[2]_i_1/O
                         net (fo=12, routed)          0.702     7.144    box/edge_detection/bw_pixel_load0[2]_i_1_n_0
    SLICE_X32Y112        LUT3 (Prop_lut3_I2_O)        0.113     7.257 r  box/edge_detection/bw_pixel3[2]_i_1/O
                         net (fo=1, routed)           0.000     7.257    box/edge_detection/bw_pixel3[2]_i_1_n_0
    SLICE_X32Y112        FDRE                                         r  box/edge_detection/bw_pixel3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.128     9.224    box/edge_detection/clk_out2
    SLICE_X32Y112        FDRE                                         r  box/edge_detection/bw_pixel3_reg[2]/C
                         clock pessimism              0.220     9.445    
                         clock uncertainty           -0.215     9.230    
    SLICE_X32Y112        FDRE (Setup_fdre_C_D)        0.064     9.294    box/edge_detection/bw_pixel3_reg[2]
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                          -7.257    
  -------------------------------------------------------------------
                         slack                                  2.037    

Slack (MET) :             2.050ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.623ns  (logic 1.491ns (19.559%)  route 6.132ns (80.441%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 9.223 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.220    -0.397    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y112        FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y112        FDRE (Prop_fdre_C_Q)         0.393    -0.004 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=114, routed)         2.478     2.474    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X63Y175        LUT6 (Prop_lut6_I2_O)        0.097     2.571 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     2.571    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_23_n_0
    SLICE_X63Y175        MUXF7 (Prop_muxf7_I0_O)      0.181     2.752 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.752    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_11_n_0
    SLICE_X63Y175        MUXF8 (Prop_muxf8_I0_O)      0.076     2.828 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4/O
                         net (fo=1, routed)           1.687     4.515    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4_n_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I1_O)        0.239     4.754 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.754    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1_n_0
    SLICE_X63Y116        MUXF7 (Prop_muxf7_I0_O)      0.181     4.935 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=13, routed)          1.208     6.143    box/edge_detection/doutb[3]
    SLICE_X44Y114        LUT6 (Prop_lut6_I1_O)        0.227     6.370 r  box/edge_detection/bw_pixel_load0[3]_i_2/O
                         net (fo=12, routed)          0.759     7.129    box/edge_detection/bw_pixel_load0[3]_i_2_n_0
    SLICE_X37Y112        LUT3 (Prop_lut3_I2_O)        0.097     7.226 r  box/edge_detection/bw_pixel1[3]_i_2/O
                         net (fo=1, routed)           0.000     7.226    box/edge_detection/bw_pixel1[3]_i_2_n_0
    SLICE_X37Y112        FDRE                                         r  box/edge_detection/bw_pixel1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.127     9.223    box/edge_detection/clk_out2
    SLICE_X37Y112        FDRE                                         r  box/edge_detection/bw_pixel1_reg[3]/C
                         clock pessimism              0.220     9.444    
                         clock uncertainty           -0.215     9.229    
    SLICE_X37Y112        FDRE (Setup_fdre_C_D)        0.047     9.276    box/edge_detection/bw_pixel1_reg[3]
  -------------------------------------------------------------------
                         required time                          9.276    
                         arrival time                          -7.226    
  -------------------------------------------------------------------
                         slack                                  2.050    

Slack (MET) :             2.057ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.630ns  (logic 1.493ns (19.567%)  route 6.137ns (80.433%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 9.223 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.223    -0.394    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y109        FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y109        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=114, routed)         2.608     2.607    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X73Y56         LUT6 (Prop_lut6_I4_O)        0.097     2.704 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_31/O
                         net (fo=1, routed)           0.000     2.704    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_31_n_0
    SLICE_X73Y56         MUXF7 (Prop_muxf7_I0_O)      0.181     2.885 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.885    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_15_n_0
    SLICE_X73Y56         MUXF8 (Prop_muxf8_I0_O)      0.076     2.961 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_6/O
                         net (fo=1, routed)           1.670     4.631    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_6_n_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I5_O)        0.239     4.870 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.870    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1_n_0
    SLICE_X63Y116        MUXF7 (Prop_muxf7_I0_O)      0.163     5.033 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=3, routed)           1.179     6.212    box/edge_detection/doutb[5]
    SLICE_X44Y114        LUT6 (Prop_lut6_I4_O)        0.229     6.441 r  box/edge_detection/bw_pixel_load0[2]_i_1/O
                         net (fo=12, routed)          0.680     7.121    box/edge_detection/bw_pixel_load0[2]_i_1_n_0
    SLICE_X37Y112        LUT3 (Prop_lut3_I2_O)        0.115     7.236 r  box/edge_detection/bw_pixel1[2]_i_1/O
                         net (fo=1, routed)           0.000     7.236    box/edge_detection/bw_pixel1[2]_i_1_n_0
    SLICE_X37Y112        FDRE                                         r  box/edge_detection/bw_pixel1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.127     9.223    box/edge_detection/clk_out2
    SLICE_X37Y112        FDRE                                         r  box/edge_detection/bw_pixel1_reg[2]/C
                         clock pessimism              0.220     9.444    
                         clock uncertainty           -0.215     9.229    
    SLICE_X37Y112        FDRE (Setup_fdre_C_D)        0.064     9.293    box/edge_detection/bw_pixel1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.293    
                         arrival time                          -7.236    
  -------------------------------------------------------------------
                         slack                                  2.057    

Slack (MET) :             2.066ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel8_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.621ns  (logic 1.491ns (19.563%)  route 6.130ns (80.437%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 9.223 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.223    -0.394    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y109        FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y109        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=114, routed)         2.608     2.607    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X73Y56         LUT6 (Prop_lut6_I4_O)        0.097     2.704 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_31/O
                         net (fo=1, routed)           0.000     2.704    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_31_n_0
    SLICE_X73Y56         MUXF7 (Prop_muxf7_I0_O)      0.181     2.885 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.885    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_15_n_0
    SLICE_X73Y56         MUXF8 (Prop_muxf8_I0_O)      0.076     2.961 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_6/O
                         net (fo=1, routed)           1.670     4.631    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_6_n_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I5_O)        0.239     4.870 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.870    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1_n_0
    SLICE_X63Y116        MUXF7 (Prop_muxf7_I0_O)      0.163     5.033 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=3, routed)           1.179     6.212    box/edge_detection/doutb[5]
    SLICE_X44Y114        LUT6 (Prop_lut6_I4_O)        0.229     6.441 r  box/edge_detection/bw_pixel_load0[2]_i_1/O
                         net (fo=12, routed)          0.673     7.114    box/edge_detection/bw_pixel_load0[2]_i_1_n_0
    SLICE_X35Y111        LUT3 (Prop_lut3_I2_O)        0.113     7.227 r  box/edge_detection/bw_pixel8[2]_i_1/O
                         net (fo=1, routed)           0.000     7.227    box/edge_detection/bw_pixel8[2]_i_1_n_0
    SLICE_X35Y111        FDRE                                         r  box/edge_detection/bw_pixel8_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.127     9.223    box/edge_detection/clk_out2
    SLICE_X35Y111        FDRE                                         r  box/edge_detection/bw_pixel8_reg[2]/C
                         clock pessimism              0.220     9.444    
                         clock uncertainty           -0.215     9.229    
    SLICE_X35Y111        FDRE (Setup_fdre_C_D)        0.064     9.293    box/edge_detection/bw_pixel8_reg[2]
  -------------------------------------------------------------------
                         required time                          9.293    
                         arrival time                          -7.227    
  -------------------------------------------------------------------
                         slack                                  2.066    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 sd_read_write/byte_available_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/fwrite_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.186ns (23.814%)  route 0.595ns (76.186%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.604    -0.560    sd_read_write/clk_out1
    SLICE_X5Y98          FDRE                                         r  sd_read_write/byte_available_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  sd_read_write/byte_available_reg/Q
                         net (fo=6, routed)           0.595     0.176    audio_stuff/sd_read_available
    SLICE_X3Y104         LUT5 (Prop_lut5_I0_O)        0.045     0.221 r  audio_stuff/fwrite_i_1/O
                         net (fo=1, routed)           0.000     0.221    audio_stuff/fwrite_i_1_n_0
    SLICE_X3Y104         FDRE                                         r  audio_stuff/fwrite_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.871    -0.802    audio_stuff/clk_out2
    SLICE_X3Y104         FDRE                                         r  audio_stuff/fwrite_reg/C
                         clock pessimism              0.557    -0.246    
                         clock uncertainty            0.215    -0.031    
    SLICE_X3Y104         FDRE (Hold_fdre_C_D)         0.091     0.060    audio_stuff/fwrite_reg
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_256_319_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.141ns (16.809%)  route 0.698ns (83.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.598    -0.566    sd_read_write/clk_out1
    SLICE_X7Y101         FDRE                                         r  sd_read_write/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  sd_read_write/dout_reg[1]/Q
                         net (fo=8, routed)           0.698     0.273    audio_stuff/myfifo/fifo_reg_256_319_0_2/DIB
    SLICE_X8Y103         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_256_319_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.840    -0.833    audio_stuff/myfifo/fifo_reg_256_319_0_2/WCLK
    SLICE_X8Y103         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_256_319_0_2/RAMB/CLK
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.215    -0.062    
    SLICE_X8Y103         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.084    audio_stuff/myfifo/fifo_reg_256_319_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_192_255_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.128ns (15.396%)  route 0.703ns (84.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.598    -0.566    sd_read_write/clk_out1
    SLICE_X7Y101         FDRE                                         r  sd_read_write/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  sd_read_write/dout_reg[4]/Q
                         net (fo=8, routed)           0.703     0.265    audio_stuff/myfifo/fifo_reg_192_255_3_5/DIB
    SLICE_X6Y101         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_192_255_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.868    -0.804    audio_stuff/myfifo/fifo_reg_192_255_3_5/WCLK
    SLICE_X6Y101         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_192_255_3_5/RAMB/CLK
                         clock pessimism              0.557    -0.248    
                         clock uncertainty            0.215    -0.033    
    SLICE_X6Y101         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.092     0.059    audio_stuff/myfifo/fifo_reg_192_255_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 sd_read_write/byte_available_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/last_sd_read_available_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.186ns (22.449%)  route 0.643ns (77.551%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.604    -0.560    sd_read_write/clk_out1
    SLICE_X5Y98          FDRE                                         r  sd_read_write/byte_available_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  sd_read_write/byte_available_reg/Q
                         net (fo=6, routed)           0.643     0.223    sd_read_write/sd_read_available
    SLICE_X5Y107         LUT4 (Prop_lut4_I0_O)        0.045     0.268 r  sd_read_write/last_sd_read_available_i_1/O
                         net (fo=1, routed)           0.000     0.268    audio_stuff/byte_available_reg
    SLICE_X5Y107         FDRE                                         r  audio_stuff/last_sd_read_available_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.866    -0.806    audio_stuff/clk_out2
    SLICE_X5Y107         FDRE                                         r  audio_stuff/last_sd_read_available_reg/C
                         clock pessimism              0.557    -0.250    
                         clock uncertainty            0.215    -0.035    
    SLICE_X5Y107         FDRE (Hold_fdre_C_D)         0.092     0.057    audio_stuff/last_sd_read_available_reg
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_64_127_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.128ns (15.236%)  route 0.712ns (84.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.598    -0.566    sd_read_write/clk_out1
    SLICE_X7Y101         FDRE                                         r  sd_read_write/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  sd_read_write/dout_reg[4]/Q
                         net (fo=8, routed)           0.712     0.274    audio_stuff/myfifo/fifo_reg_64_127_3_5/DIB
    SLICE_X6Y100         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_64_127_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.868    -0.804    audio_stuff/myfifo/fifo_reg_64_127_3_5/WCLK
    SLICE_X6Y100         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_64_127_3_5/RAMB/CLK
                         clock pessimism              0.557    -0.248    
                         clock uncertainty            0.215    -0.033    
    SLICE_X6Y100         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.092     0.059    audio_stuff/myfifo/fifo_reg_64_127_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_384_447_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.128ns (15.091%)  route 0.720ns (84.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.598    -0.566    sd_read_write/clk_out1
    SLICE_X7Y101         FDRE                                         r  sd_read_write/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  sd_read_write/dout_reg[4]/Q
                         net (fo=8, routed)           0.720     0.282    audio_stuff/myfifo/fifo_reg_384_447_3_5/DIB
    SLICE_X6Y102         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_384_447_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.868    -0.804    audio_stuff/myfifo/fifo_reg_384_447_3_5/WCLK
    SLICE_X6Y102         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_384_447_3_5/RAMB/CLK
                         clock pessimism              0.557    -0.248    
                         clock uncertainty            0.215    -0.033    
    SLICE_X6Y102         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.092     0.059    audio_stuff/myfifo/fifo_reg_384_447_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_192_255_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.128ns (14.919%)  route 0.730ns (85.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.598    -0.566    sd_read_write/clk_out1
    SLICE_X7Y101         FDRE                                         r  sd_read_write/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  sd_read_write/dout_reg[5]/Q
                         net (fo=8, routed)           0.730     0.292    audio_stuff/myfifo/fifo_reg_192_255_3_5/DIC
    SLICE_X6Y101         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_192_255_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.868    -0.804    audio_stuff/myfifo/fifo_reg_192_255_3_5/WCLK
    SLICE_X6Y101         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_192_255_3_5/RAMC/CLK
                         clock pessimism              0.557    -0.248    
                         clock uncertainty            0.215    -0.033    
    SLICE_X6Y101         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.091     0.058    audio_stuff/myfifo/fifo_reg_192_255_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.292    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.128ns (14.884%)  route 0.732ns (85.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.598    -0.566    sd_read_write/clk_out1
    SLICE_X7Y101         FDRE                                         r  sd_read_write/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  sd_read_write/dout_reg[5]/Q
                         net (fo=8, routed)           0.732     0.294    audio_stuff/myfifo/fifo_reg_0_63_3_5/DIC
    SLICE_X6Y103         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.867    -0.805    audio_stuff/myfifo/fifo_reg_0_63_3_5/WCLK
    SLICE_X6Y103         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMC/CLK
                         clock pessimism              0.557    -0.249    
                         clock uncertainty            0.215    -0.034    
    SLICE_X6Y103         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.091     0.057    audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_192_255_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.141ns (15.784%)  route 0.752ns (84.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.598    -0.566    sd_read_write/clk_out1
    SLICE_X7Y101         FDRE                                         r  sd_read_write/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  sd_read_write/dout_reg[2]/Q
                         net (fo=8, routed)           0.752     0.327    audio_stuff/myfifo/fifo_reg_192_255_0_2/DIC
    SLICE_X8Y101         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_192_255_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.841    -0.832    audio_stuff/myfifo/fifo_reg_192_255_0_2/WCLK
    SLICE_X8Y101         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_192_255_0_2/RAMC/CLK
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.215    -0.061    
    SLICE_X8Y101         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.083    audio_stuff/myfifo/fifo_reg_192_255_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_384_447_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.141ns (15.700%)  route 0.757ns (84.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.598    -0.566    sd_read_write/clk_out1
    SLICE_X7Y101         FDRE                                         r  sd_read_write/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  sd_read_write/dout_reg[1]/Q
                         net (fo=8, routed)           0.757     0.332    audio_stuff/myfifo/fifo_reg_384_447_0_2/DIB
    SLICE_X8Y102         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_384_447_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.841    -0.832    audio_stuff/myfifo/fifo_reg_384_447_0_2/WCLK
    SLICE_X8Y102         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_384_447_0_2/RAMB/CLK
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.215    -0.061    
    SLICE_X8Y102         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.085    audio_stuff/myfifo/fifo_reg_384_447_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.332    
  -------------------------------------------------------------------
                         slack                                  0.247    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_manager
  To Clock:  clk_out2_clk_manager_1

Setup :            0  Failing Endpoints,  Worst Slack        5.358ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.358ns  (required time - arrival time)
  Source:                 audio_stuff/myfifo/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/myfifo/rptr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 1.078ns (24.310%)  route 3.356ns (75.690%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 9.292 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.238    -0.379    audio_stuff/myfifo/clk_out2
    SLICE_X11Y106        FDRE                                         r  audio_stuff/myfifo/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.341    -0.038 r  audio_stuff/myfifo/wptr_reg[2]/Q
                         net (fo=136, routed)         2.027     1.989    audio_stuff/myfifo/wptr_reg__0[2]
    SLICE_X7Y105         LUT6 (Prop_lut6_I2_O)        0.097     2.086 r  audio_stuff/myfifo/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     2.086    audio_stuff/myfifo/empty_carry_i_3_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.403     2.489 f  audio_stuff/myfifo/empty_carry/CO[2]
                         net (fo=4, routed)           0.924     3.414    audio_stuff/myfifo/fempty
    SLICE_X9Y107         LUT3 (Prop_lut3_I2_O)        0.237     3.651 r  audio_stuff/myfifo/rptr[5]_i_2/O
                         net (fo=9, routed)           0.405     4.055    audio_stuff/myfifo/rptr[5]_i_2_n_0
    SLICE_X7Y107         FDRE                                         r  audio_stuff/myfifo/rptr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.196     9.292    audio_stuff/myfifo/clk_out2
    SLICE_X7Y107         FDRE                                         r  audio_stuff/myfifo/rptr_reg[0]/C
                         clock pessimism              0.346     9.638    
                         clock uncertainty           -0.074     9.563    
    SLICE_X7Y107         FDRE (Setup_fdre_C_CE)      -0.150     9.413    audio_stuff/myfifo/rptr_reg[0]
  -------------------------------------------------------------------
                         required time                          9.413    
                         arrival time                          -4.055    
  -------------------------------------------------------------------
                         slack                                  5.358    

Slack (MET) :             5.358ns  (required time - arrival time)
  Source:                 audio_stuff/myfifo/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/myfifo/rptr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 1.078ns (24.310%)  route 3.356ns (75.690%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 9.292 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.238    -0.379    audio_stuff/myfifo/clk_out2
    SLICE_X11Y106        FDRE                                         r  audio_stuff/myfifo/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.341    -0.038 r  audio_stuff/myfifo/wptr_reg[2]/Q
                         net (fo=136, routed)         2.027     1.989    audio_stuff/myfifo/wptr_reg__0[2]
    SLICE_X7Y105         LUT6 (Prop_lut6_I2_O)        0.097     2.086 r  audio_stuff/myfifo/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     2.086    audio_stuff/myfifo/empty_carry_i_3_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.403     2.489 f  audio_stuff/myfifo/empty_carry/CO[2]
                         net (fo=4, routed)           0.924     3.414    audio_stuff/myfifo/fempty
    SLICE_X9Y107         LUT3 (Prop_lut3_I2_O)        0.237     3.651 r  audio_stuff/myfifo/rptr[5]_i_2/O
                         net (fo=9, routed)           0.405     4.055    audio_stuff/myfifo/rptr[5]_i_2_n_0
    SLICE_X7Y107         FDRE                                         r  audio_stuff/myfifo/rptr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.196     9.292    audio_stuff/myfifo/clk_out2
    SLICE_X7Y107         FDRE                                         r  audio_stuff/myfifo/rptr_reg[1]/C
                         clock pessimism              0.346     9.638    
                         clock uncertainty           -0.074     9.563    
    SLICE_X7Y107         FDRE (Setup_fdre_C_CE)      -0.150     9.413    audio_stuff/myfifo/rptr_reg[1]
  -------------------------------------------------------------------
                         required time                          9.413    
                         arrival time                          -4.055    
  -------------------------------------------------------------------
                         slack                                  5.358    

Slack (MET) :             5.358ns  (required time - arrival time)
  Source:                 audio_stuff/myfifo/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/myfifo/rptr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 1.078ns (24.310%)  route 3.356ns (75.690%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 9.292 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.238    -0.379    audio_stuff/myfifo/clk_out2
    SLICE_X11Y106        FDRE                                         r  audio_stuff/myfifo/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.341    -0.038 r  audio_stuff/myfifo/wptr_reg[2]/Q
                         net (fo=136, routed)         2.027     1.989    audio_stuff/myfifo/wptr_reg__0[2]
    SLICE_X7Y105         LUT6 (Prop_lut6_I2_O)        0.097     2.086 r  audio_stuff/myfifo/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     2.086    audio_stuff/myfifo/empty_carry_i_3_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.403     2.489 f  audio_stuff/myfifo/empty_carry/CO[2]
                         net (fo=4, routed)           0.924     3.414    audio_stuff/myfifo/fempty
    SLICE_X9Y107         LUT3 (Prop_lut3_I2_O)        0.237     3.651 r  audio_stuff/myfifo/rptr[5]_i_2/O
                         net (fo=9, routed)           0.405     4.055    audio_stuff/myfifo/rptr[5]_i_2_n_0
    SLICE_X7Y107         FDRE                                         r  audio_stuff/myfifo/rptr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.196     9.292    audio_stuff/myfifo/clk_out2
    SLICE_X7Y107         FDRE                                         r  audio_stuff/myfifo/rptr_reg[2]/C
                         clock pessimism              0.346     9.638    
                         clock uncertainty           -0.074     9.563    
    SLICE_X7Y107         FDRE (Setup_fdre_C_CE)      -0.150     9.413    audio_stuff/myfifo/rptr_reg[2]
  -------------------------------------------------------------------
                         required time                          9.413    
                         arrival time                          -4.055    
  -------------------------------------------------------------------
                         slack                                  5.358    

Slack (MET) :             5.388ns  (required time - arrival time)
  Source:                 audio_stuff/myfifo/rptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/filter_controller/lpf/y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 0.788ns (17.243%)  route 3.782ns (82.757%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 9.292 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.319ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.298    -0.319    audio_stuff/myfifo/clk_out2
    SLICE_X7Y107         FDRE                                         r  audio_stuff/myfifo/rptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDRE (Prop_fdre_C_Q)         0.313    -0.006 r  audio_stuff/myfifo/rptr_reg[2]/Q
                         net (fo=71, routed)          2.783     2.777    audio_stuff/myfifo/fifo_reg_384_447_3_5/ADDRA2
    SLICE_X6Y102         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.211     2.988 r  audio_stuff/myfifo/fifo_reg_384_447_3_5/RAMA/O
                         net (fo=1, routed)           0.999     3.987    audio_stuff/myfifo/fifo_reg_384_447_3_5_n_0
    SLICE_X7Y104         LUT6 (Prop_lut6_I1_O)        0.097     4.084 r  audio_stuff/myfifo/y[3]_i_3/O
                         net (fo=1, routed)           0.000     4.084    audio_stuff/myfifo/y[3]_i_3_n_0
    SLICE_X7Y104         MUXF7 (Prop_muxf7_I1_O)      0.167     4.251 r  audio_stuff/myfifo/y_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     4.251    audio_stuff/filter_controller/lpf/D[3]
    SLICE_X7Y104         FDRE                                         r  audio_stuff/filter_controller/lpf/y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.196     9.292    audio_stuff/filter_controller/lpf/clk_out2
    SLICE_X7Y104         FDRE                                         r  audio_stuff/filter_controller/lpf/y_reg[3]/C
                         clock pessimism              0.364     9.656    
                         clock uncertainty           -0.074     9.581    
    SLICE_X7Y104         FDRE (Setup_fdre_C_D)        0.057     9.638    audio_stuff/filter_controller/lpf/y_reg[3]
  -------------------------------------------------------------------
                         required time                          9.638    
                         arrival time                          -4.251    
  -------------------------------------------------------------------
                         slack                                  5.388    

Slack (MET) :             5.444ns  (required time - arrival time)
  Source:                 audio_stuff/myfifo/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/myfifo/rptr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 1.078ns (25.761%)  route 3.107ns (74.239%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 9.292 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.238    -0.379    audio_stuff/myfifo/clk_out2
    SLICE_X11Y106        FDRE                                         r  audio_stuff/myfifo/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.341    -0.038 r  audio_stuff/myfifo/wptr_reg[2]/Q
                         net (fo=136, routed)         2.027     1.989    audio_stuff/myfifo/wptr_reg__0[2]
    SLICE_X7Y105         LUT6 (Prop_lut6_I2_O)        0.097     2.086 r  audio_stuff/myfifo/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     2.086    audio_stuff/myfifo/empty_carry_i_3_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.403     2.489 r  audio_stuff/myfifo/empty_carry/CO[2]
                         net (fo=4, routed)           0.669     3.158    audio_stuff/myfifo/fempty
    SLICE_X9Y107         LUT4 (Prop_lut4_I1_O)        0.237     3.395 r  audio_stuff/myfifo/rptr[5]_i_1/O
                         net (fo=9, routed)           0.411     3.806    audio_stuff/myfifo/rptr[5]_i_1_n_0
    SLICE_X7Y107         FDRE                                         r  audio_stuff/myfifo/rptr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.196     9.292    audio_stuff/myfifo/clk_out2
    SLICE_X7Y107         FDRE                                         r  audio_stuff/myfifo/rptr_reg[0]/C
                         clock pessimism              0.346     9.638    
                         clock uncertainty           -0.074     9.563    
    SLICE_X7Y107         FDRE (Setup_fdre_C_R)       -0.314     9.249    audio_stuff/myfifo/rptr_reg[0]
  -------------------------------------------------------------------
                         required time                          9.249    
                         arrival time                          -3.806    
  -------------------------------------------------------------------
                         slack                                  5.444    

Slack (MET) :             5.444ns  (required time - arrival time)
  Source:                 audio_stuff/myfifo/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/myfifo/rptr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 1.078ns (25.761%)  route 3.107ns (74.239%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 9.292 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.238    -0.379    audio_stuff/myfifo/clk_out2
    SLICE_X11Y106        FDRE                                         r  audio_stuff/myfifo/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.341    -0.038 r  audio_stuff/myfifo/wptr_reg[2]/Q
                         net (fo=136, routed)         2.027     1.989    audio_stuff/myfifo/wptr_reg__0[2]
    SLICE_X7Y105         LUT6 (Prop_lut6_I2_O)        0.097     2.086 r  audio_stuff/myfifo/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     2.086    audio_stuff/myfifo/empty_carry_i_3_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.403     2.489 r  audio_stuff/myfifo/empty_carry/CO[2]
                         net (fo=4, routed)           0.669     3.158    audio_stuff/myfifo/fempty
    SLICE_X9Y107         LUT4 (Prop_lut4_I1_O)        0.237     3.395 r  audio_stuff/myfifo/rptr[5]_i_1/O
                         net (fo=9, routed)           0.411     3.806    audio_stuff/myfifo/rptr[5]_i_1_n_0
    SLICE_X7Y107         FDRE                                         r  audio_stuff/myfifo/rptr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.196     9.292    audio_stuff/myfifo/clk_out2
    SLICE_X7Y107         FDRE                                         r  audio_stuff/myfifo/rptr_reg[1]/C
                         clock pessimism              0.346     9.638    
                         clock uncertainty           -0.074     9.563    
    SLICE_X7Y107         FDRE (Setup_fdre_C_R)       -0.314     9.249    audio_stuff/myfifo/rptr_reg[1]
  -------------------------------------------------------------------
                         required time                          9.249    
                         arrival time                          -3.806    
  -------------------------------------------------------------------
                         slack                                  5.444    

Slack (MET) :             5.444ns  (required time - arrival time)
  Source:                 audio_stuff/myfifo/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/myfifo/rptr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 1.078ns (25.761%)  route 3.107ns (74.239%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 9.292 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.238    -0.379    audio_stuff/myfifo/clk_out2
    SLICE_X11Y106        FDRE                                         r  audio_stuff/myfifo/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.341    -0.038 r  audio_stuff/myfifo/wptr_reg[2]/Q
                         net (fo=136, routed)         2.027     1.989    audio_stuff/myfifo/wptr_reg__0[2]
    SLICE_X7Y105         LUT6 (Prop_lut6_I2_O)        0.097     2.086 r  audio_stuff/myfifo/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     2.086    audio_stuff/myfifo/empty_carry_i_3_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.403     2.489 r  audio_stuff/myfifo/empty_carry/CO[2]
                         net (fo=4, routed)           0.669     3.158    audio_stuff/myfifo/fempty
    SLICE_X9Y107         LUT4 (Prop_lut4_I1_O)        0.237     3.395 r  audio_stuff/myfifo/rptr[5]_i_1/O
                         net (fo=9, routed)           0.411     3.806    audio_stuff/myfifo/rptr[5]_i_1_n_0
    SLICE_X7Y107         FDRE                                         r  audio_stuff/myfifo/rptr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.196     9.292    audio_stuff/myfifo/clk_out2
    SLICE_X7Y107         FDRE                                         r  audio_stuff/myfifo/rptr_reg[2]/C
                         clock pessimism              0.346     9.638    
                         clock uncertainty           -0.074     9.563    
    SLICE_X7Y107         FDRE (Setup_fdre_C_R)       -0.314     9.249    audio_stuff/myfifo/rptr_reg[2]
  -------------------------------------------------------------------
                         required time                          9.249    
                         arrival time                          -3.806    
  -------------------------------------------------------------------
                         slack                                  5.444    

Slack (MET) :             5.480ns  (required time - arrival time)
  Source:                 audio_stuff/myfifo/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/myfifo/rptr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 1.078ns (25.244%)  route 3.192ns (74.756%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 9.233 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.238    -0.379    audio_stuff/myfifo/clk_out2
    SLICE_X11Y106        FDRE                                         r  audio_stuff/myfifo/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.341    -0.038 r  audio_stuff/myfifo/wptr_reg[2]/Q
                         net (fo=136, routed)         2.027     1.989    audio_stuff/myfifo/wptr_reg__0[2]
    SLICE_X7Y105         LUT6 (Prop_lut6_I2_O)        0.097     2.086 r  audio_stuff/myfifo/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     2.086    audio_stuff/myfifo/empty_carry_i_3_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.403     2.489 f  audio_stuff/myfifo/empty_carry/CO[2]
                         net (fo=4, routed)           0.924     3.414    audio_stuff/myfifo/fempty
    SLICE_X9Y107         LUT3 (Prop_lut3_I2_O)        0.237     3.651 r  audio_stuff/myfifo/rptr[5]_i_2/O
                         net (fo=9, routed)           0.241     3.891    audio_stuff/myfifo/rptr[5]_i_2_n_0
    SLICE_X11Y107        FDRE                                         r  audio_stuff/myfifo/rptr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.137     9.233    audio_stuff/myfifo/clk_out2
    SLICE_X11Y107        FDRE                                         r  audio_stuff/myfifo/rptr_reg[3]/C
                         clock pessimism              0.363     9.596    
                         clock uncertainty           -0.074     9.521    
    SLICE_X11Y107        FDRE (Setup_fdre_C_CE)      -0.150     9.371    audio_stuff/myfifo/rptr_reg[3]
  -------------------------------------------------------------------
                         required time                          9.371    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                  5.480    

Slack (MET) :             5.480ns  (required time - arrival time)
  Source:                 audio_stuff/myfifo/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/myfifo/rptr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 1.078ns (25.244%)  route 3.192ns (74.756%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 9.233 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.238    -0.379    audio_stuff/myfifo/clk_out2
    SLICE_X11Y106        FDRE                                         r  audio_stuff/myfifo/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.341    -0.038 r  audio_stuff/myfifo/wptr_reg[2]/Q
                         net (fo=136, routed)         2.027     1.989    audio_stuff/myfifo/wptr_reg__0[2]
    SLICE_X7Y105         LUT6 (Prop_lut6_I2_O)        0.097     2.086 r  audio_stuff/myfifo/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     2.086    audio_stuff/myfifo/empty_carry_i_3_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.403     2.489 f  audio_stuff/myfifo/empty_carry/CO[2]
                         net (fo=4, routed)           0.924     3.414    audio_stuff/myfifo/fempty
    SLICE_X9Y107         LUT3 (Prop_lut3_I2_O)        0.237     3.651 r  audio_stuff/myfifo/rptr[5]_i_2/O
                         net (fo=9, routed)           0.241     3.891    audio_stuff/myfifo/rptr[5]_i_2_n_0
    SLICE_X11Y107        FDRE                                         r  audio_stuff/myfifo/rptr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.137     9.233    audio_stuff/myfifo/clk_out2
    SLICE_X11Y107        FDRE                                         r  audio_stuff/myfifo/rptr_reg[4]/C
                         clock pessimism              0.363     9.596    
                         clock uncertainty           -0.074     9.521    
    SLICE_X11Y107        FDRE (Setup_fdre_C_CE)      -0.150     9.371    audio_stuff/myfifo/rptr_reg[4]
  -------------------------------------------------------------------
                         required time                          9.371    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                  5.480    

Slack (MET) :             5.480ns  (required time - arrival time)
  Source:                 audio_stuff/myfifo/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/myfifo/rptr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 1.078ns (25.244%)  route 3.192ns (74.756%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 9.233 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.238    -0.379    audio_stuff/myfifo/clk_out2
    SLICE_X11Y106        FDRE                                         r  audio_stuff/myfifo/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.341    -0.038 r  audio_stuff/myfifo/wptr_reg[2]/Q
                         net (fo=136, routed)         2.027     1.989    audio_stuff/myfifo/wptr_reg__0[2]
    SLICE_X7Y105         LUT6 (Prop_lut6_I2_O)        0.097     2.086 r  audio_stuff/myfifo/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     2.086    audio_stuff/myfifo/empty_carry_i_3_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.403     2.489 f  audio_stuff/myfifo/empty_carry/CO[2]
                         net (fo=4, routed)           0.924     3.414    audio_stuff/myfifo/fempty
    SLICE_X9Y107         LUT3 (Prop_lut3_I2_O)        0.237     3.651 r  audio_stuff/myfifo/rptr[5]_i_2/O
                         net (fo=9, routed)           0.241     3.891    audio_stuff/myfifo/rptr[5]_i_2_n_0
    SLICE_X11Y107        FDRE                                         r  audio_stuff/myfifo/rptr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.137     9.233    audio_stuff/myfifo/clk_out2
    SLICE_X11Y107        FDRE                                         r  audio_stuff/myfifo/rptr_reg[5]/C
                         clock pessimism              0.363     9.596    
                         clock uncertainty           -0.074     9.521    
    SLICE_X11Y107        FDRE (Setup_fdre_C_CE)      -0.150     9.371    audio_stuff/myfifo/rptr_reg[5]
  -------------------------------------------------------------------
                         required time                          9.371    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                  5.480    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 audio_stuff/filter_bram_addra_filter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/filter_bram_addra_filter_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.694%)  route 0.093ns (33.306%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.598    -0.566    audio_stuff/clk_out2
    SLICE_X3Y105         FDRE                                         r  audio_stuff/filter_bram_addra_filter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  audio_stuff/filter_bram_addra_filter_reg_reg[0]/Q
                         net (fo=8, routed)           0.093    -0.332    audio_stuff/filter_bram_addra_filter_reg_reg__0[0]
    SLICE_X2Y105         LUT6 (Prop_lut6_I2_O)        0.045    -0.287 r  audio_stuff/filter_bram_addra_filter_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    audio_stuff/p_0_in__2[5]
    SLICE_X2Y105         FDRE                                         r  audio_stuff/filter_bram_addra_filter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.871    -0.802    audio_stuff/clk_out2
    SLICE_X2Y105         FDRE                                         r  audio_stuff/filter_bram_addra_filter_reg_reg[5]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.074    -0.479    
    SLICE_X2Y105         FDRE (Hold_fdre_C_D)         0.121    -0.358    audio_stuff/filter_bram_addra_filter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.tw_addr_gen/output_cnt.reg_next_start/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (59.997%)  route 0.109ns (40.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.592    -0.572    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.tw_addr_gen/aclk
    SLICE_X2Y117         FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.tw_addr_gen/output_cnt.reg_next_start/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.tw_addr_gen/output_cnt.reg_next_start/Q
                         net (fo=1, routed)           0.109    -0.299    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/d[0]
    SLICE_X2Y118         SRLC32E                                      r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.862    -0.811    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/clk
    SLICE_X2Y118         SRLC32E                                      r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/CLK
                         clock pessimism              0.252    -0.559    
                         clock uncertainty            0.074    -0.485    
    SLICE_X2Y118         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.370    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/axis_register_slice_2/inst/axisc_register_slice_0/NO_READY.m_valid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.775%)  route 0.107ns (43.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.596    -0.568    audio_stuff/my_fft/axis_register_slice_2/inst/axisc_register_slice_0/aclk
    SLICE_X3Y110         FDRE                                         r  audio_stuff/my_fft/axis_register_slice_2/inst/axisc_register_slice_0/NO_READY.m_valid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  audio_stuff/my_fft/axis_register_slice_2/inst/axisc_register_slice_0/NO_READY.m_valid_r_reg/Q
                         net (fo=1, routed)           0.107    -0.320    audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/s_axis_cartesian_tvalid
    SLICE_X3Y109         FDRE                                         r  audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.870    -0.803    audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X3Y109         FDRE                                         r  audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X3Y109         FDRE (Hold_fdre_C_D)         0.075    -0.402    audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 box/edge_detection/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            box/edge_detection/x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.731%)  route 0.111ns (37.269%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.566    -0.598    box/edge_detection/clk_out2
    SLICE_X31Y101        FDRE                                         r  box/edge_detection/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  box/edge_detection/x_reg[0]/Q
                         net (fo=8, routed)           0.111    -0.347    box/edge_detection/x_reg_n_0_[0]
    SLICE_X30Y101        LUT3 (Prop_lut3_I1_O)        0.045    -0.302 r  box/edge_detection/x[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    box/edge_detection/x[1]_i_1_n_0
    SLICE_X30Y101        FDRE                                         r  box/edge_detection/x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.837    -0.836    box/edge_detection/clk_out2
    SLICE_X30Y101        FDRE                                         r  box/edge_detection/x_reg[1]/C
                         clock pessimism              0.251    -0.585    
                         clock uncertainty            0.074    -0.511    
    SLICE_X30Y101        FDRE (Hold_fdre_C_D)         0.120    -0.391    box/edge_detection/x_reg[1]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[10].pipe_reg[10][0]_srl9/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.041%)  route 0.113ns (46.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.597    -0.567    audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X3Y109         FDRE                                         r  audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.113    -0.326    audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/first_q
    SLICE_X2Y109         SRL16E                                       r  audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[10].pipe_reg[10][0]_srl9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.870    -0.803    audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X2Y109         SRL16E                                       r  audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[10].pipe_reg[10][0]_srl9/CLK
                         clock pessimism              0.249    -0.554    
                         clock uncertainty            0.074    -0.480    
    SLICE_X2Y109         SRL16E (Hold_srl16e_CLK_D)
                                                      0.061    -0.419    audio_stuff/my_fft/cordic_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[10].pipe_reg[10][0]_srl9
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 box/edge_detection/y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            box/edge_detection/y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.454%)  route 0.138ns (42.546%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.566    -0.598    box/edge_detection/clk_out2
    SLICE_X29Y104        FDRE                                         r  box/edge_detection/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  box/edge_detection/y_reg[6]/Q
                         net (fo=5, routed)           0.138    -0.319    box/edge_detection/y_reg_n_0_[6]
    SLICE_X30Y105        LUT5 (Prop_lut5_I1_O)        0.045    -0.274 r  box/edge_detection/y[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    box/edge_detection/y[7]_i_1_n_0
    SLICE_X30Y105        FDRE                                         r  box/edge_detection/y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.836    -0.837    box/edge_detection/clk_out2
    SLICE_X30Y105        FDRE                                         r  box/edge_detection/y_reg[7]/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.074    -0.488    
    SLICE_X30Y105        FDRE (Hold_fdre_C_D)         0.120    -0.368    box/edge_detection/y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 audio_stuff/myfifo/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_0_63_6_6/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.104%)  route 0.298ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.569    -0.595    audio_stuff/myfifo/clk_out2
    SLICE_X11Y106        FDRE                                         r  audio_stuff/myfifo/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  audio_stuff/myfifo/wptr_reg[2]/Q
                         net (fo=136, routed)         0.298    -0.156    audio_stuff/myfifo/fifo_reg_0_63_6_6/A2
    SLICE_X10Y104        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_6_6/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.840    -0.833    audio_stuff/myfifo/fifo_reg_0_63_6_6/WCLK
    SLICE_X10Y104        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_6_6/DP/CLK
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.074    -0.505    
    SLICE_X10Y104        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.251    audio_stuff/myfifo/fifo_reg_0_63_6_6/DP
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 audio_stuff/myfifo/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_0_63_6_6/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.104%)  route 0.298ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.569    -0.595    audio_stuff/myfifo/clk_out2
    SLICE_X11Y106        FDRE                                         r  audio_stuff/myfifo/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  audio_stuff/myfifo/wptr_reg[2]/Q
                         net (fo=136, routed)         0.298    -0.156    audio_stuff/myfifo/fifo_reg_0_63_6_6/A2
    SLICE_X10Y104        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_6_6/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.840    -0.833    audio_stuff/myfifo/fifo_reg_0_63_6_6/WCLK
    SLICE_X10Y104        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_6_6/SP/CLK
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.074    -0.505    
    SLICE_X10Y104        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.251    audio_stuff/myfifo/fifo_reg_0_63_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 audio_stuff/myfifo/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_0_63_7_7/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.104%)  route 0.298ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.569    -0.595    audio_stuff/myfifo/clk_out2
    SLICE_X11Y106        FDRE                                         r  audio_stuff/myfifo/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  audio_stuff/myfifo/wptr_reg[2]/Q
                         net (fo=136, routed)         0.298    -0.156    audio_stuff/myfifo/fifo_reg_0_63_7_7/A2
    SLICE_X10Y104        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_7_7/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.840    -0.833    audio_stuff/myfifo/fifo_reg_0_63_7_7/WCLK
    SLICE_X10Y104        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_7_7/DP/CLK
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.074    -0.505    
    SLICE_X10Y104        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.251    audio_stuff/myfifo/fifo_reg_0_63_7_7/DP
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 audio_stuff/myfifo/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_0_63_7_7/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.104%)  route 0.298ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.569    -0.595    audio_stuff/myfifo/clk_out2
    SLICE_X11Y106        FDRE                                         r  audio_stuff/myfifo/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  audio_stuff/myfifo/wptr_reg[2]/Q
                         net (fo=136, routed)         0.298    -0.156    audio_stuff/myfifo/fifo_reg_0_63_7_7/A2
    SLICE_X10Y104        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_7_7/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.840    -0.833    audio_stuff/myfifo/fifo_reg_0_63_7_7/WCLK
    SLICE_X10Y104        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_7_7/SP/CLK
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.074    -0.505    
    SLICE_X10Y104        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.251    audio_stuff/myfifo/fifo_reg_0_63_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.095    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_manager_1
  To Clock:  clk_out2_clk_manager_1

Setup :            0  Failing Endpoints,  Worst Slack        1.624ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.624ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel7_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.961ns  (logic 1.475ns (18.527%)  route 6.486ns (81.473%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 9.221 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.223    -0.394    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y109        FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y109        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=114, routed)         2.608     2.607    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X73Y56         LUT6 (Prop_lut6_I4_O)        0.097     2.704 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_31/O
                         net (fo=1, routed)           0.000     2.704    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_31_n_0
    SLICE_X73Y56         MUXF7 (Prop_muxf7_I0_O)      0.181     2.885 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.885    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_15_n_0
    SLICE_X73Y56         MUXF8 (Prop_muxf8_I0_O)      0.076     2.961 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_6/O
                         net (fo=1, routed)           1.670     4.631    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_6_n_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I5_O)        0.239     4.870 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.870    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1_n_0
    SLICE_X63Y116        MUXF7 (Prop_muxf7_I0_O)      0.163     5.033 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=3, routed)           1.179     6.212    box/edge_detection/doutb[5]
    SLICE_X44Y114        LUT6 (Prop_lut6_I4_O)        0.229     6.441 r  box/edge_detection/bw_pixel_load0[2]_i_1/O
                         net (fo=12, routed)          0.685     7.126    box/edge_detection/bw_pixel_load0[2]_i_1_n_0
    SLICE_X36Y112        LUT3 (Prop_lut3_I2_O)        0.097     7.223 r  box/edge_detection/bw_pixel7[2]_i_1/O
                         net (fo=1, routed)           0.344     7.567    box/edge_detection/bw_pixel7[2]_i_1_n_0
    SLICE_X40Y112        FDRE                                         r  box/edge_detection/bw_pixel7_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.125     9.221    box/edge_detection/clk_out2
    SLICE_X40Y112        FDRE                                         r  box/edge_detection/bw_pixel7_reg[2]/C
                         clock pessimism              0.220     9.442    
                         clock uncertainty           -0.211     9.231    
    SLICE_X40Y112        FDRE (Setup_fdre_C_D)       -0.039     9.192    box/edge_detection/bw_pixel7_reg[2]
  -------------------------------------------------------------------
                         required time                          9.192    
                         arrival time                          -7.567    
  -------------------------------------------------------------------
                         slack                                  1.624    

Slack (MET) :             1.803ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel7_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.776ns  (logic 1.491ns (19.175%)  route 6.285ns (80.825%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 9.221 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.220    -0.397    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y112        FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y112        FDRE (Prop_fdre_C_Q)         0.393    -0.004 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=114, routed)         2.478     2.474    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X63Y175        LUT6 (Prop_lut6_I2_O)        0.097     2.571 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     2.571    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_23_n_0
    SLICE_X63Y175        MUXF7 (Prop_muxf7_I0_O)      0.181     2.752 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.752    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_11_n_0
    SLICE_X63Y175        MUXF8 (Prop_muxf8_I0_O)      0.076     2.828 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4/O
                         net (fo=1, routed)           1.687     4.515    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4_n_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I1_O)        0.239     4.754 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.754    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1_n_0
    SLICE_X63Y116        MUXF7 (Prop_muxf7_I0_O)      0.181     4.935 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=13, routed)          1.208     6.143    box/edge_detection/doutb[3]
    SLICE_X44Y114        LUT6 (Prop_lut6_I1_O)        0.227     6.370 r  box/edge_detection/bw_pixel_load0[3]_i_2/O
                         net (fo=12, routed)          0.563     6.933    box/edge_detection/bw_pixel_load0[3]_i_2_n_0
    SLICE_X37Y112        LUT3 (Prop_lut3_I2_O)        0.097     7.030 r  box/edge_detection/bw_pixel7[3]_i_2/O
                         net (fo=1, routed)           0.349     7.379    box/edge_detection/bw_pixel7[3]_i_2_n_0
    SLICE_X40Y112        FDRE                                         r  box/edge_detection/bw_pixel7_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.125     9.221    box/edge_detection/clk_out2
    SLICE_X40Y112        FDRE                                         r  box/edge_detection/bw_pixel7_reg[3]/C
                         clock pessimism              0.220     9.442    
                         clock uncertainty           -0.211     9.231    
    SLICE_X40Y112        FDRE (Setup_fdre_C_D)       -0.049     9.182    box/edge_detection/bw_pixel7_reg[3]
  -------------------------------------------------------------------
                         required time                          9.182    
                         arrival time                          -7.379    
  -------------------------------------------------------------------
                         slack                                  1.803    

Slack (MET) :             1.843ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.745ns  (logic 1.475ns (19.044%)  route 6.270ns (80.956%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 9.223 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.223    -0.394    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y109        FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y109        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=114, routed)         2.608     2.607    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X73Y56         LUT6 (Prop_lut6_I4_O)        0.097     2.704 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_31/O
                         net (fo=1, routed)           0.000     2.704    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_31_n_0
    SLICE_X73Y56         MUXF7 (Prop_muxf7_I0_O)      0.181     2.885 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.885    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_15_n_0
    SLICE_X73Y56         MUXF8 (Prop_muxf8_I0_O)      0.076     2.961 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_6/O
                         net (fo=1, routed)           1.670     4.631    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_6_n_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I5_O)        0.239     4.870 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.870    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1_n_0
    SLICE_X63Y116        MUXF7 (Prop_muxf7_I0_O)      0.163     5.033 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=3, routed)           1.179     6.212    box/edge_detection/doutb[5]
    SLICE_X44Y114        LUT6 (Prop_lut6_I4_O)        0.229     6.441 r  box/edge_detection/bw_pixel_load0[2]_i_1/O
                         net (fo=12, routed)          0.448     6.890    box/edge_detection/bw_pixel_load0[2]_i_1_n_0
    SLICE_X37Y112        LUT3 (Prop_lut3_I2_O)        0.097     6.987 r  box/edge_detection/bw_pixel0[2]_i_1/O
                         net (fo=1, routed)           0.364     7.351    box/edge_detection/bw_pixel0[2]_i_1_n_0
    SLICE_X36Y112        FDRE                                         r  box/edge_detection/bw_pixel0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.127     9.223    box/edge_detection/clk_out2
    SLICE_X36Y112        FDRE                                         r  box/edge_detection/bw_pixel0_reg[2]/C
                         clock pessimism              0.220     9.444    
                         clock uncertainty           -0.211     9.233    
    SLICE_X36Y112        FDRE (Setup_fdre_C_D)       -0.039     9.194    box/edge_detection/bw_pixel0_reg[2]
  -------------------------------------------------------------------
                         required time                          9.194    
                         arrival time                          -7.351    
  -------------------------------------------------------------------
                         slack                                  1.843    

Slack (MET) :             1.936ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.758ns  (logic 1.495ns (19.270%)  route 6.263ns (80.730%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.220    -0.397    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y112        FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y112        FDRE (Prop_fdre_C_Q)         0.393    -0.004 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=114, routed)         2.478     2.474    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X63Y175        LUT6 (Prop_lut6_I2_O)        0.097     2.571 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     2.571    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_23_n_0
    SLICE_X63Y175        MUXF7 (Prop_muxf7_I0_O)      0.181     2.752 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.752    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_11_n_0
    SLICE_X63Y175        MUXF8 (Prop_muxf8_I0_O)      0.076     2.828 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4/O
                         net (fo=1, routed)           1.687     4.515    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4_n_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I1_O)        0.239     4.754 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.754    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1_n_0
    SLICE_X63Y116        MUXF7 (Prop_muxf7_I0_O)      0.181     4.935 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=13, routed)          1.208     6.143    box/edge_detection/doutb[3]
    SLICE_X44Y114        LUT6 (Prop_lut6_I1_O)        0.227     6.370 r  box/edge_detection/bw_pixel_load0[3]_i_2/O
                         net (fo=12, routed)          0.890     7.260    box/edge_detection/bw_pixel_load0[3]_i_2_n_0
    SLICE_X33Y112        LUT3 (Prop_lut3_I2_O)        0.101     7.361 r  box/edge_detection/bw_pixel4[3]_i_2/O
                         net (fo=1, routed)           0.000     7.361    box/edge_detection/bw_pixel4[3]_i_2_n_0
    SLICE_X33Y112        FDRE                                         r  box/edge_detection/bw_pixel4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.128     9.224    box/edge_detection/clk_out2
    SLICE_X33Y112        FDRE                                         r  box/edge_detection/bw_pixel4_reg[3]/C
                         clock pessimism              0.220     9.445    
                         clock uncertainty           -0.211     9.234    
    SLICE_X33Y112        FDRE (Setup_fdre_C_D)        0.064     9.298    box/edge_detection/bw_pixel4_reg[3]
  -------------------------------------------------------------------
                         required time                          9.298    
                         arrival time                          -7.361    
  -------------------------------------------------------------------
                         slack                                  1.936    

Slack (MET) :             1.999ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.692ns  (logic 1.489ns (19.357%)  route 6.203ns (80.643%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.223    -0.394    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y109        FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y109        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=114, routed)         2.608     2.607    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X73Y56         LUT6 (Prop_lut6_I4_O)        0.097     2.704 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_31/O
                         net (fo=1, routed)           0.000     2.704    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_31_n_0
    SLICE_X73Y56         MUXF7 (Prop_muxf7_I0_O)      0.181     2.885 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.885    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_15_n_0
    SLICE_X73Y56         MUXF8 (Prop_muxf8_I0_O)      0.076     2.961 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_6/O
                         net (fo=1, routed)           1.670     4.631    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_6_n_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I5_O)        0.239     4.870 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.870    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1_n_0
    SLICE_X63Y116        MUXF7 (Prop_muxf7_I0_O)      0.163     5.033 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=3, routed)           1.179     6.212    box/edge_detection/doutb[5]
    SLICE_X44Y114        LUT6 (Prop_lut6_I4_O)        0.229     6.441 r  box/edge_detection/bw_pixel_load0[2]_i_1/O
                         net (fo=12, routed)          0.746     7.187    box/edge_detection/bw_pixel_load0[2]_i_1_n_0
    SLICE_X32Y111        LUT3 (Prop_lut3_I2_O)        0.111     7.298 r  box/edge_detection/bw_pixel2[2]_i_1/O
                         net (fo=1, routed)           0.000     7.298    box/edge_detection/bw_pixel2[2]_i_1_n_0
    SLICE_X32Y111        FDRE                                         r  box/edge_detection/bw_pixel2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.128     9.224    box/edge_detection/clk_out2
    SLICE_X32Y111        FDRE                                         r  box/edge_detection/bw_pixel2_reg[2]/C
                         clock pessimism              0.220     9.445    
                         clock uncertainty           -0.211     9.234    
    SLICE_X32Y111        FDRE (Setup_fdre_C_D)        0.064     9.298    box/edge_detection/bw_pixel2_reg[2]
  -------------------------------------------------------------------
                         required time                          9.298    
                         arrival time                          -7.298    
  -------------------------------------------------------------------
                         slack                                  1.999    

Slack (MET) :             2.027ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel_load0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.552ns  (logic 1.378ns (18.247%)  route 6.174ns (81.753%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.223    -0.394    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y109        FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y109        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=114, routed)         2.608     2.607    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X73Y56         LUT6 (Prop_lut6_I4_O)        0.097     2.704 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_31/O
                         net (fo=1, routed)           0.000     2.704    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_31_n_0
    SLICE_X73Y56         MUXF7 (Prop_muxf7_I0_O)      0.181     2.885 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.885    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_15_n_0
    SLICE_X73Y56         MUXF8 (Prop_muxf8_I0_O)      0.076     2.961 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_6/O
                         net (fo=1, routed)           1.670     4.631    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_6_n_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I5_O)        0.239     4.870 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.870    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1_n_0
    SLICE_X63Y116        MUXF7 (Prop_muxf7_I0_O)      0.163     5.033 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=3, routed)           1.173     6.206    box/edge_detection/doutb[5]
    SLICE_X44Y114        LUT6 (Prop_lut6_I1_O)        0.229     6.435 r  box/edge_detection/bw_pixel_load0[1]_i_1/O
                         net (fo=12, routed)          0.723     7.158    box/edge_detection/bw_pixel_load0[1]_i_1_n_0
    SLICE_X31Y111        FDRE                                         r  box/edge_detection/bw_pixel_load0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.128     9.224    box/edge_detection/clk_out2
    SLICE_X31Y111        FDRE                                         r  box/edge_detection/bw_pixel_load0_reg[1]/C
                         clock pessimism              0.220     9.445    
                         clock uncertainty           -0.211     9.234    
    SLICE_X31Y111        FDRE (Setup_fdre_C_D)       -0.049     9.185    box/edge_detection/bw_pixel_load0_reg[1]
  -------------------------------------------------------------------
                         required time                          9.185    
                         arrival time                          -7.158    
  -------------------------------------------------------------------
                         slack                                  2.027    

Slack (MET) :             2.041ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.651ns  (logic 1.491ns (19.488%)  route 6.160ns (80.512%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.223    -0.394    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y109        FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y109        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=114, routed)         2.608     2.607    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X73Y56         LUT6 (Prop_lut6_I4_O)        0.097     2.704 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_31/O
                         net (fo=1, routed)           0.000     2.704    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_31_n_0
    SLICE_X73Y56         MUXF7 (Prop_muxf7_I0_O)      0.181     2.885 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.885    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_15_n_0
    SLICE_X73Y56         MUXF8 (Prop_muxf8_I0_O)      0.076     2.961 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_6/O
                         net (fo=1, routed)           1.670     4.631    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_6_n_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I5_O)        0.239     4.870 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.870    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1_n_0
    SLICE_X63Y116        MUXF7 (Prop_muxf7_I0_O)      0.163     5.033 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=3, routed)           1.179     6.212    box/edge_detection/doutb[5]
    SLICE_X44Y114        LUT6 (Prop_lut6_I4_O)        0.229     6.441 r  box/edge_detection/bw_pixel_load0[2]_i_1/O
                         net (fo=12, routed)          0.702     7.144    box/edge_detection/bw_pixel_load0[2]_i_1_n_0
    SLICE_X32Y112        LUT3 (Prop_lut3_I2_O)        0.113     7.257 r  box/edge_detection/bw_pixel3[2]_i_1/O
                         net (fo=1, routed)           0.000     7.257    box/edge_detection/bw_pixel3[2]_i_1_n_0
    SLICE_X32Y112        FDRE                                         r  box/edge_detection/bw_pixel3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.128     9.224    box/edge_detection/clk_out2
    SLICE_X32Y112        FDRE                                         r  box/edge_detection/bw_pixel3_reg[2]/C
                         clock pessimism              0.220     9.445    
                         clock uncertainty           -0.211     9.234    
    SLICE_X32Y112        FDRE (Setup_fdre_C_D)        0.064     9.298    box/edge_detection/bw_pixel3_reg[2]
  -------------------------------------------------------------------
                         required time                          9.298    
                         arrival time                          -7.257    
  -------------------------------------------------------------------
                         slack                                  2.041    

Slack (MET) :             2.054ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.623ns  (logic 1.491ns (19.559%)  route 6.132ns (80.441%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 9.223 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.220    -0.397    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y112        FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y112        FDRE (Prop_fdre_C_Q)         0.393    -0.004 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=114, routed)         2.478     2.474    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X63Y175        LUT6 (Prop_lut6_I2_O)        0.097     2.571 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     2.571    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_23_n_0
    SLICE_X63Y175        MUXF7 (Prop_muxf7_I0_O)      0.181     2.752 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.752    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_11_n_0
    SLICE_X63Y175        MUXF8 (Prop_muxf8_I0_O)      0.076     2.828 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4/O
                         net (fo=1, routed)           1.687     4.515    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4_n_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I1_O)        0.239     4.754 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.754    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1_n_0
    SLICE_X63Y116        MUXF7 (Prop_muxf7_I0_O)      0.181     4.935 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=13, routed)          1.208     6.143    box/edge_detection/doutb[3]
    SLICE_X44Y114        LUT6 (Prop_lut6_I1_O)        0.227     6.370 r  box/edge_detection/bw_pixel_load0[3]_i_2/O
                         net (fo=12, routed)          0.759     7.129    box/edge_detection/bw_pixel_load0[3]_i_2_n_0
    SLICE_X37Y112        LUT3 (Prop_lut3_I2_O)        0.097     7.226 r  box/edge_detection/bw_pixel1[3]_i_2/O
                         net (fo=1, routed)           0.000     7.226    box/edge_detection/bw_pixel1[3]_i_2_n_0
    SLICE_X37Y112        FDRE                                         r  box/edge_detection/bw_pixel1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.127     9.223    box/edge_detection/clk_out2
    SLICE_X37Y112        FDRE                                         r  box/edge_detection/bw_pixel1_reg[3]/C
                         clock pessimism              0.220     9.444    
                         clock uncertainty           -0.211     9.233    
    SLICE_X37Y112        FDRE (Setup_fdre_C_D)        0.047     9.280    box/edge_detection/bw_pixel1_reg[3]
  -------------------------------------------------------------------
                         required time                          9.280    
                         arrival time                          -7.226    
  -------------------------------------------------------------------
                         slack                                  2.054    

Slack (MET) :             2.060ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.630ns  (logic 1.493ns (19.567%)  route 6.137ns (80.433%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 9.223 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.223    -0.394    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y109        FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y109        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=114, routed)         2.608     2.607    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X73Y56         LUT6 (Prop_lut6_I4_O)        0.097     2.704 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_31/O
                         net (fo=1, routed)           0.000     2.704    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_31_n_0
    SLICE_X73Y56         MUXF7 (Prop_muxf7_I0_O)      0.181     2.885 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.885    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_15_n_0
    SLICE_X73Y56         MUXF8 (Prop_muxf8_I0_O)      0.076     2.961 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_6/O
                         net (fo=1, routed)           1.670     4.631    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_6_n_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I5_O)        0.239     4.870 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.870    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1_n_0
    SLICE_X63Y116        MUXF7 (Prop_muxf7_I0_O)      0.163     5.033 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=3, routed)           1.179     6.212    box/edge_detection/doutb[5]
    SLICE_X44Y114        LUT6 (Prop_lut6_I4_O)        0.229     6.441 r  box/edge_detection/bw_pixel_load0[2]_i_1/O
                         net (fo=12, routed)          0.680     7.121    box/edge_detection/bw_pixel_load0[2]_i_1_n_0
    SLICE_X37Y112        LUT3 (Prop_lut3_I2_O)        0.115     7.236 r  box/edge_detection/bw_pixel1[2]_i_1/O
                         net (fo=1, routed)           0.000     7.236    box/edge_detection/bw_pixel1[2]_i_1_n_0
    SLICE_X37Y112        FDRE                                         r  box/edge_detection/bw_pixel1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.127     9.223    box/edge_detection/clk_out2
    SLICE_X37Y112        FDRE                                         r  box/edge_detection/bw_pixel1_reg[2]/C
                         clock pessimism              0.220     9.444    
                         clock uncertainty           -0.211     9.233    
    SLICE_X37Y112        FDRE (Setup_fdre_C_D)        0.064     9.297    box/edge_detection/bw_pixel1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.297    
                         arrival time                          -7.236    
  -------------------------------------------------------------------
                         slack                                  2.060    

Slack (MET) :             2.069ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel8_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.621ns  (logic 1.491ns (19.563%)  route 6.130ns (80.437%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 9.223 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         1.223    -0.394    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y109        FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y109        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=114, routed)         2.608     2.607    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X73Y56         LUT6 (Prop_lut6_I4_O)        0.097     2.704 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_31/O
                         net (fo=1, routed)           0.000     2.704    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_31_n_0
    SLICE_X73Y56         MUXF7 (Prop_muxf7_I0_O)      0.181     2.885 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.885    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_15_n_0
    SLICE_X73Y56         MUXF8 (Prop_muxf8_I0_O)      0.076     2.961 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_6/O
                         net (fo=1, routed)           1.670     4.631    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_6_n_0
    SLICE_X63Y116        LUT6 (Prop_lut6_I5_O)        0.239     4.870 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.870    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1_n_0
    SLICE_X63Y116        MUXF7 (Prop_muxf7_I0_O)      0.163     5.033 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=3, routed)           1.179     6.212    box/edge_detection/doutb[5]
    SLICE_X44Y114        LUT6 (Prop_lut6_I4_O)        0.229     6.441 r  box/edge_detection/bw_pixel_load0[2]_i_1/O
                         net (fo=12, routed)          0.673     7.114    box/edge_detection/bw_pixel_load0[2]_i_1_n_0
    SLICE_X35Y111        LUT3 (Prop_lut3_I2_O)        0.113     7.227 r  box/edge_detection/bw_pixel8[2]_i_1/O
                         net (fo=1, routed)           0.000     7.227    box/edge_detection/bw_pixel8[2]_i_1_n_0
    SLICE_X35Y111        FDRE                                         r  box/edge_detection/bw_pixel8_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         1.127     9.223    box/edge_detection/clk_out2
    SLICE_X35Y111        FDRE                                         r  box/edge_detection/bw_pixel8_reg[2]/C
                         clock pessimism              0.220     9.444    
                         clock uncertainty           -0.211     9.233    
    SLICE_X35Y111        FDRE (Setup_fdre_C_D)        0.064     9.297    box/edge_detection/bw_pixel8_reg[2]
  -------------------------------------------------------------------
                         required time                          9.297    
                         arrival time                          -7.227    
  -------------------------------------------------------------------
                         slack                                  2.069    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 sd_read_write/byte_available_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/fwrite_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.186ns (23.814%)  route 0.595ns (76.186%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.604    -0.560    sd_read_write/clk_out1
    SLICE_X5Y98          FDRE                                         r  sd_read_write/byte_available_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  sd_read_write/byte_available_reg/Q
                         net (fo=6, routed)           0.595     0.176    audio_stuff/sd_read_available
    SLICE_X3Y104         LUT5 (Prop_lut5_I0_O)        0.045     0.221 r  audio_stuff/fwrite_i_1/O
                         net (fo=1, routed)           0.000     0.221    audio_stuff/fwrite_i_1_n_0
    SLICE_X3Y104         FDRE                                         r  audio_stuff/fwrite_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.871    -0.802    audio_stuff/clk_out2
    SLICE_X3Y104         FDRE                                         r  audio_stuff/fwrite_reg/C
                         clock pessimism              0.557    -0.246    
                         clock uncertainty            0.211    -0.035    
    SLICE_X3Y104         FDRE (Hold_fdre_C_D)         0.091     0.056    audio_stuff/fwrite_reg
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_256_319_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.141ns (16.809%)  route 0.698ns (83.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.598    -0.566    sd_read_write/clk_out1
    SLICE_X7Y101         FDRE                                         r  sd_read_write/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  sd_read_write/dout_reg[1]/Q
                         net (fo=8, routed)           0.698     0.273    audio_stuff/myfifo/fifo_reg_256_319_0_2/DIB
    SLICE_X8Y103         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_256_319_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.840    -0.833    audio_stuff/myfifo/fifo_reg_256_319_0_2/WCLK
    SLICE_X8Y103         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_256_319_0_2/RAMB/CLK
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.211    -0.066    
    SLICE_X8Y103         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.080    audio_stuff/myfifo/fifo_reg_256_319_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_192_255_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.128ns (15.396%)  route 0.703ns (84.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.598    -0.566    sd_read_write/clk_out1
    SLICE_X7Y101         FDRE                                         r  sd_read_write/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  sd_read_write/dout_reg[4]/Q
                         net (fo=8, routed)           0.703     0.265    audio_stuff/myfifo/fifo_reg_192_255_3_5/DIB
    SLICE_X6Y101         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_192_255_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.868    -0.804    audio_stuff/myfifo/fifo_reg_192_255_3_5/WCLK
    SLICE_X6Y101         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_192_255_3_5/RAMB/CLK
                         clock pessimism              0.557    -0.248    
                         clock uncertainty            0.211    -0.037    
    SLICE_X6Y101         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.092     0.055    audio_stuff/myfifo/fifo_reg_192_255_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 sd_read_write/byte_available_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/last_sd_read_available_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.186ns (22.449%)  route 0.643ns (77.551%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.604    -0.560    sd_read_write/clk_out1
    SLICE_X5Y98          FDRE                                         r  sd_read_write/byte_available_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  sd_read_write/byte_available_reg/Q
                         net (fo=6, routed)           0.643     0.223    sd_read_write/sd_read_available
    SLICE_X5Y107         LUT4 (Prop_lut4_I0_O)        0.045     0.268 r  sd_read_write/last_sd_read_available_i_1/O
                         net (fo=1, routed)           0.000     0.268    audio_stuff/byte_available_reg
    SLICE_X5Y107         FDRE                                         r  audio_stuff/last_sd_read_available_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.866    -0.806    audio_stuff/clk_out2
    SLICE_X5Y107         FDRE                                         r  audio_stuff/last_sd_read_available_reg/C
                         clock pessimism              0.557    -0.250    
                         clock uncertainty            0.211    -0.039    
    SLICE_X5Y107         FDRE (Hold_fdre_C_D)         0.092     0.053    audio_stuff/last_sd_read_available_reg
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_64_127_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.128ns (15.236%)  route 0.712ns (84.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.598    -0.566    sd_read_write/clk_out1
    SLICE_X7Y101         FDRE                                         r  sd_read_write/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  sd_read_write/dout_reg[4]/Q
                         net (fo=8, routed)           0.712     0.274    audio_stuff/myfifo/fifo_reg_64_127_3_5/DIB
    SLICE_X6Y100         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_64_127_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.868    -0.804    audio_stuff/myfifo/fifo_reg_64_127_3_5/WCLK
    SLICE_X6Y100         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_64_127_3_5/RAMB/CLK
                         clock pessimism              0.557    -0.248    
                         clock uncertainty            0.211    -0.037    
    SLICE_X6Y100         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.092     0.055    audio_stuff/myfifo/fifo_reg_64_127_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_384_447_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.128ns (15.091%)  route 0.720ns (84.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.598    -0.566    sd_read_write/clk_out1
    SLICE_X7Y101         FDRE                                         r  sd_read_write/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  sd_read_write/dout_reg[4]/Q
                         net (fo=8, routed)           0.720     0.282    audio_stuff/myfifo/fifo_reg_384_447_3_5/DIB
    SLICE_X6Y102         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_384_447_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.868    -0.804    audio_stuff/myfifo/fifo_reg_384_447_3_5/WCLK
    SLICE_X6Y102         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_384_447_3_5/RAMB/CLK
                         clock pessimism              0.557    -0.248    
                         clock uncertainty            0.211    -0.037    
    SLICE_X6Y102         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.092     0.055    audio_stuff/myfifo/fifo_reg_384_447_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_192_255_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.128ns (14.919%)  route 0.730ns (85.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.598    -0.566    sd_read_write/clk_out1
    SLICE_X7Y101         FDRE                                         r  sd_read_write/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  sd_read_write/dout_reg[5]/Q
                         net (fo=8, routed)           0.730     0.292    audio_stuff/myfifo/fifo_reg_192_255_3_5/DIC
    SLICE_X6Y101         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_192_255_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.868    -0.804    audio_stuff/myfifo/fifo_reg_192_255_3_5/WCLK
    SLICE_X6Y101         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_192_255_3_5/RAMC/CLK
                         clock pessimism              0.557    -0.248    
                         clock uncertainty            0.211    -0.037    
    SLICE_X6Y101         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.091     0.054    audio_stuff/myfifo/fifo_reg_192_255_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.292    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.128ns (14.884%)  route 0.732ns (85.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.598    -0.566    sd_read_write/clk_out1
    SLICE_X7Y101         FDRE                                         r  sd_read_write/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  sd_read_write/dout_reg[5]/Q
                         net (fo=8, routed)           0.732     0.294    audio_stuff/myfifo/fifo_reg_0_63_3_5/DIC
    SLICE_X6Y103         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.867    -0.805    audio_stuff/myfifo/fifo_reg_0_63_3_5/WCLK
    SLICE_X6Y103         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMC/CLK
                         clock pessimism              0.557    -0.249    
                         clock uncertainty            0.211    -0.038    
    SLICE_X6Y103         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.091     0.053    audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_192_255_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.141ns (15.784%)  route 0.752ns (84.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.598    -0.566    sd_read_write/clk_out1
    SLICE_X7Y101         FDRE                                         r  sd_read_write/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  sd_read_write/dout_reg[2]/Q
                         net (fo=8, routed)           0.752     0.327    audio_stuff/myfifo/fifo_reg_192_255_0_2/DIC
    SLICE_X8Y101         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_192_255_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.841    -0.832    audio_stuff/myfifo/fifo_reg_192_255_0_2/WCLK
    SLICE_X8Y101         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_192_255_0_2/RAMC/CLK
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.211    -0.065    
    SLICE_X8Y101         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.079    audio_stuff/myfifo/fifo_reg_192_255_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_384_447_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.141ns (15.700%)  route 0.757ns (84.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=768, routed)         0.598    -0.566    sd_read_write/clk_out1
    SLICE_X7Y101         FDRE                                         r  sd_read_write/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  sd_read_write/dout_reg[1]/Q
                         net (fo=8, routed)           0.757     0.332    audio_stuff/myfifo/fifo_reg_384_447_0_2/DIB
    SLICE_X8Y102         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_384_447_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=611, routed)         0.841    -0.832    audio_stuff/myfifo/fifo_reg_384_447_0_2/WCLK
    SLICE_X8Y102         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_384_447_0_2/RAMB/CLK
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.211    -0.065    
    SLICE_X8Y102         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.081    audio_stuff/myfifo/fifo_reg_384_447_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.332    
  -------------------------------------------------------------------
                         slack                                  0.250    





