
---------- Begin Simulation Statistics ----------
final_tick                               18651221649459                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  96069                       # Simulator instruction rate (inst/s)
host_mem_usage                               17138460                       # Number of bytes of host memory used
host_op_rate                                   176709                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10407.85                       # Real time elapsed on the host
host_tick_rate                                7453679                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   999867197                       # Number of instructions simulated
sim_ops                                    1839162840                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.077577                       # Number of seconds simulated
sim_ticks                                 77576778900                       # Number of ticks simulated
system.cpu0.committedInsts                         17                       # Number of instructions committed
system.cpu0.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests          236                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests       832805                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops         2939                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      1665131                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops         2943                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                  19                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                 20                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   22                       # Number of integer alu accesses
system.cpu0.num_int_insts                          22                       # number of integer instructions
system.cpu0.num_int_register_reads                 51                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                22                       # number of times the integer registers were written
system.cpu0.num_load_insts                          6                       # Number of load instructions
system.cpu0.num_mem_refs                            6                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       16     72.73%     72.73% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::MemRead                       6     27.27%    100.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        22                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.committedInsts                         17                       # Number of instructions committed
system.cpu1.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests          242                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests       833077                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops         2494                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      1665671                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops         2494                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  19                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                 20                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   22                       # Number of integer alu accesses
system.cpu1.num_int_insts                          22                       # number of integer instructions
system.cpu1.num_int_register_reads                 51                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                22                       # number of times the integer registers were written
system.cpu1.num_load_insts                          6                       # Number of load instructions
system.cpu1.num_mem_refs                            6                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       16     72.73%     72.73% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::MemRead                       6     27.27%    100.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        22                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.committedInsts                         17                       # Number of instructions committed
system.cpu2.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests          273                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests       833006                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops         2684                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      1665509                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops         2687                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_cc_register_reads                  19                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                 20                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   22                       # Number of integer alu accesses
system.cpu2.num_int_insts                          22                       # number of integer instructions
system.cpu2.num_int_register_reads                 51                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                22                       # number of times the integer registers were written
system.cpu2.num_load_insts                          6                       # Number of load instructions
system.cpu2.num_mem_refs                            6                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       16     72.73%     72.73% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::MemRead                       6     27.27%    100.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        22                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.committedInsts                         17                       # Number of instructions committed
system.cpu3.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests          272                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests       832975                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops         2669                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      1665475                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops         2669                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                  19                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                 20                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   22                       # Number of integer alu accesses
system.cpu3.num_int_insts                          22                       # number of integer instructions
system.cpu3.num_int_register_reads                 51                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                22                       # number of times the integer registers were written
system.cpu3.num_load_insts                          6                       # Number of load instructions
system.cpu3.num_mem_refs                            6                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       16     72.73%     72.73% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::MemRead                       6     27.27%    100.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        22                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests       211176                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests         433676                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4031                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         66381                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        318621752                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       224780486                       # number of cc regfile writes
system.switch_cpus0.committedInsts          249966168                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            459790768                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.931979                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.931979                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads          1975455                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes         1431476                       # number of floating regfile writes
system.switch_cpus0.idleCycles                 191823                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      5861036                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        60462918                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            2.796658                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           133011959                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          33042341                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       40223842                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    123904085                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          109                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts       160084                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     41198272                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    793446156                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     99969618                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts     11231950                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    651518475                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents         12985                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents       165795                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       5213496                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles       177928                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        40587                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect      3219994                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect      2641042                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        877843132                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            646588988                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.572703                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        502743334                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              2.775498                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             650289908                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       996242537                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      570928179                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.072985                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.072985                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass      3357054      0.51%      0.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    511547454     77.19%     77.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2777819      0.42%     78.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv      6876605      1.04%     79.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd        48646      0.01%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt          388      0.00%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu        45123      0.01%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt           28      0.00%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc       118296      0.02%     79.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     79.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd       113684      0.02%     79.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt       247877      0.04%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv         3026      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    102528354     15.47%     94.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     33163309      5.00%     99.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead      1025278      0.15%     99.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite       897484      0.14%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     662750425                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses        2611051                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads      5132863                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses      2426556                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes      3910380                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           11700240                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.017654                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        9741605     83.26%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             3      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       1428319     12.21%     95.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       436690      3.73%     99.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead        56393      0.48%     99.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite        37230      0.32%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     668482560                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   1568139044                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    644162432                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes   1123230100                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         793408972                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        662750425                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded        37184                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined    333655384                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued      3299371                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        31788                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined    479738460                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    232771446                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     2.847215                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.613875                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     72480400     31.14%     31.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22610198      9.71%     40.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     22241879      9.56%     50.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     22148433      9.52%     59.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     23044823      9.90%     69.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     22288929      9.58%     79.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     21142568      9.08%     88.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     15781903      6.78%     95.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     11032313      4.74%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    232771446                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  2.844871                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      7003480                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      4717472                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    123904085                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     41198272                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      259022816                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               232963269                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                   1045                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        318652685                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       224796979                       # number of cc regfile writes
system.switch_cpus1.committedInsts          250000000                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            459848042                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.931853                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.931853                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads          1975716                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes         1431409                       # number of floating regfile writes
system.switch_cpus1.idleCycles                 191556                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      5861862                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        60473939                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            2.797026                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           133030120                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          33046726                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       40223142                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    123921599                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          107                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts       159902                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     41203711                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    793562457                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     99983394                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts     11230637                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    651604286                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents         12901                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents       165356                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       5213779                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles       177326                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents        40725                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect      3219057                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect      2642805                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        877951819                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            646676734                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.572701                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        502803683                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              2.775874                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             650375897                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       996366442                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      570998946                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.073131                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.073131                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass      3357313      0.51%      0.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    511613531     77.19%     77.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2778015      0.42%     78.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv      6876749      1.04%     79.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd        48583      0.01%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt          358      0.00%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu        45022      0.01%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt           24      0.00%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc       118336      0.02%     79.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     79.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd       113730      0.02%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt       247977      0.04%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv         3063      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    102541337     15.47%     94.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     33168065      5.00%     99.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead      1025247      0.15%     99.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite       897579      0.14%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     662834929                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses        2611015                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads      5132781                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses      2426665                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes      3909206                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           11701684                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.017654                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        9742542     83.26%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             3      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       1427991     12.20%     95.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       437600      3.74%     99.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead        56328      0.48%     99.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite        37220      0.32%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     668568285                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   1568309482                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    644250069                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes   1123406513                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         793525277                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        662834929                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded        37180                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined    333714280                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued      3299014                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        31784                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined    479829930                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    232771713                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     2.847575                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.613813                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     72460232     31.13%     31.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22611940      9.71%     40.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     22243364      9.56%     50.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     22150250      9.52%     59.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     23055533      9.90%     69.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     22287481      9.57%     79.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     21146435      9.08%     88.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     15784460      6.78%     95.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     11032018      4.74%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    232771713                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  2.845234                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      7000662                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      4720111                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    123921599                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     41203711                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      259062119                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               232963269                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    973                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        318601373                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       224764443                       # number of cc regfile writes
system.switch_cpus2.committedInsts          249937967                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            459738639                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.932084                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.932084                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads          1975203                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes         1430992                       # number of floating regfile writes
system.switch_cpus2.idleCycles                 191735                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts      5862279                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        60460308                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            2.796515                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           133006862                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          33038489                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       40223060                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts    123901073                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          106                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts       160027                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     41195122                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    793425467                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     99968373                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts     11234232                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    651485334                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents         12839                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents       164970                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       5214147                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       176937                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents        40655                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect      3219411                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect      2642868                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        877785254                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            646555210                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.572706                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        502712696                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              2.775353                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             650255947                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       996179859                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      570898301                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.072864                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.072864                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass      3357330      0.51%      0.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    511523292     77.19%     77.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2777367      0.42%     78.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv      6875629      1.04%     79.15% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd        48801      0.01%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt          352      0.00%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu        45133      0.01%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt           24      0.00%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc       118281      0.02%     79.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     79.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd       113659      0.02%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt       247829      0.04%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv         3043      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead    102526108     15.47%     94.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     33160705      5.00%     99.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead      1024696      0.15%     99.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite       897320      0.14%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     662719569                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses        2610056                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads      5131114                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses      2426098                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes      3909952                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           11703508                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.017660                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        9743055     83.25%     83.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             3      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       1428812     12.21%     95.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       438289      3.74%     99.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead        56288      0.48%     99.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite        37061      0.32%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     668455691                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   1568084674                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    644129112                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes   1123241262                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         793388280                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        662719569                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded        37187                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined    333686737                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued      3301611                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved        31791                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined    479772939                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    232771534                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     2.847082                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.613907                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     72493557     31.14%     31.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22602972      9.71%     40.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     22238461      9.55%     50.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     22149491      9.52%     59.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     23044627      9.90%     69.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     22284875      9.57%     79.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     21145002      9.08%     88.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     15782085      6.78%     95.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     11030464      4.74%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    232771534                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  2.844738                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      6979718                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      4705652                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads    123901073                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     41195122                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      259014340                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               232963269                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                   1039                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        318626486                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       224777143                       # number of cc regfile writes
system.switch_cpus3.committedInsts          249962994                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            459785303                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.931991                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.931991                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads          1975985                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes         1431661                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 190163                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      5861521                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        60465179                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            2.796648                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           133011061                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          33042328                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       40221537                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts    123902217                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          109                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts       160537                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     41197954                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    793450249                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     99968733                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts     11233393                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    651516293                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents         12944                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents       159314                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       5213355                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles       171406                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        40528                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect      3219405                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect      2642116                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        877841022                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            646587742                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.572698                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        502738197                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              2.775492                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             650287648                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       996244221                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      570924038                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.072972                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.072972                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      3357007      0.51%      0.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    511547580     77.19%     77.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2777801      0.42%     78.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv      6876831      1.04%     79.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd        48642      0.01%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt          340      0.00%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu        45178      0.01%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt           28      0.00%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc       118385      0.02%     79.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     79.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     79.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     79.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     79.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     79.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd       113697      0.02%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt       247955      0.04%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv         3043      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    102527289     15.47%     94.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     33163186      5.00%     99.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead      1025159      0.15%     99.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite       897568      0.14%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     662749689                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses        2611052                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads      5133042                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses      2426913                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes      3911538                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           11701046                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.017655                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        9742297     83.26%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             3      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       1426662     12.19%     95.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       438658      3.75%     99.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead        56380      0.48%     99.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite        37046      0.32%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     668482676                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   1568138575                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    644160829                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes   1123242387                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         793413071                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        662749689                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded        37178                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined    333664859                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued      3298090                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved        31782                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined    479746695                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    232773106                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     2.847192                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.613901                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     72485647     31.14%     31.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22607564      9.71%     40.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     22239855      9.55%     50.41% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     22149900      9.52%     59.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     23043979      9.90%     69.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     22285665      9.57%     79.40% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     21145870      9.08%     88.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     15783754      6.78%     95.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     11030872      4.74%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    232773106                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  2.844868                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      6992953                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      4737508                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads    123902217                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     41197954                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      259023719                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               232963269                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                   1010                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            1                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    110177635                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       110177636                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            1                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    110218825                       # number of overall hits
system.cpu0.dcache.overall_hits::total      110218826                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      1788167                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1788172                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      1796557                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1796562                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  10436036517                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10436036517                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  10436036517                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10436036517                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    111965802                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    111965808                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    112015382                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    112015388                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.833333                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.015971                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.015971                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.833333                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.016038                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.016039                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data  5836.164361                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  5836.148042                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data  5808.909217                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  5808.893051                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          844                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   105.500000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       809654                       # number of writebacks
system.cpu0.dcache.writebacks::total           809654                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data       982284                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       982284                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data       982284                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       982284                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data       805883                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       805883                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data       811664                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       811664                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data   5304898791                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5304898791                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data   5333919075                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5333919075                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.007198                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.007198                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.007246                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.007246                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data  6582.715842                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  6582.715842                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data  6571.585133                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  6571.585133                       # average overall mshr miss latency
system.cpu0.dcache.replacements                809654                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            1                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     85223033                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       85223034                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            5                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      1625357                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1625362                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data   9085171401                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   9085171401                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     86848390                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     86848396                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.833333                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.018715                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018715                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data  5589.646706                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  5589.629511                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data       981652                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       981652                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data       643705                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       643705                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data   4011165486                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4011165486                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.007412                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007412                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data  6231.372268                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  6231.372268                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     24954602                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      24954602                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       162810                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       162810                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   1350865116                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1350865116                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     25117412                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     25117412                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.006482                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.006482                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data  8297.187617                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  8297.187617                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data          632                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          632                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       162178                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       162178                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   1293733305                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1293733305                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.006457                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.006457                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data  7977.242937                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  7977.242937                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data        41190                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        41190                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data         8390                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         8390                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data        49580                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        49580                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.169221                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.169221                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data         5781                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         5781                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data     29020284                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     29020284                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.116599                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.116599                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data  5019.941879                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total  5019.941879                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.697419                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          111030541                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           810166                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           137.046656                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     18573644870892                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.520038                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.177381                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.001016                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.998393                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999409                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          230                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           96                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           22                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        896933270                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       896933270                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           23                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     81593577                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        81593600                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           23                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     81593577                       # number of overall hits
system.cpu0.icache.overall_hits::total       81593600                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst        23898                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         23900                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst        23898                       # number of overall misses
system.cpu0.icache.overall_misses::total        23900                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst    264689712                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    264689712                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst    264689712                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    264689712                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           25                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     81617475                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     81617500                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           25                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     81617475                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     81617500                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.080000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000293                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000293                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.080000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000293                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000293                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 11075.810193                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 11074.883347                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 11075.810193                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 11074.883347                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        21647                       # number of writebacks
system.cpu0.icache.writebacks::total            21647                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst         1740                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1740                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst         1740                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1740                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst        22158                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        22158                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst        22158                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        22158                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst    222192252                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    222192252                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst    222192252                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    222192252                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000271                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000271                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000271                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000271                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 10027.631194                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 10027.631194                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 10027.631194                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 10027.631194                       # average overall mshr miss latency
system.cpu0.icache.replacements                 21647                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           23                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     81593577                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       81593600                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst        23898                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        23900                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst    264689712                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    264689712                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     81617475                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     81617500                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.080000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000293                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000293                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 11075.810193                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 11074.883347                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst         1740                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1740                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst        22158                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        22158                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst    222192252                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    222192252                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000271                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000271                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 10027.631194                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 10027.631194                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          501.224811                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           81615760                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            22160                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3683.021661                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     18573644870892                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     0.246141                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   500.978671                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.000481                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.978474                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.978955                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          434                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        652962160                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       652962160                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         25                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp         671624                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       392273                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean       495284                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq         1504                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp         1504                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        160702                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       160702                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq       671624                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        65966                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      2432994                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            2498960                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port      2803584                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    103668480                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           106472064                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                        56257                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                3600448                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples        890086                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.003577                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.059778                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0              886906     99.64%     99.64% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                3176      0.36%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   4      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total          890086                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      1108132758                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           1.4                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy       22234778                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy      809857647                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          1.0                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst        20394                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       755736                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         776130                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst        20394                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       755736                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        776130                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst         1763                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data        54425                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total        56195                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst         1763                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data        54425                       # number of overall misses
system.cpu0.l2cache.overall_misses::total        56195                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst    131099436                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data   1934626770                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total   2065726206                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst    131099436                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data   1934626770                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total   2065726206                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst        22157                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data       810161                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total       832325                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst        22157                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data       810161                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total       832325                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.079569                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.067178                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.067516                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.079569                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.067178                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.067516                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 74361.563244                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 35546.656316                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 36759.964516                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 74361.563244                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 35546.656316                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 36759.964516                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks        56256                       # number of writebacks
system.cpu0.l2cache.writebacks::total           56256                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst         1763                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data        54425                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total        56188                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst         1763                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data        54425                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total        56188                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst    130512357                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data   1916503245                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total   2047015602                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst    130512357                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data   1916503245                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total   2047015602                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.079569                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.067178                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.067507                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.079569                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.067178                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.067507                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 74028.563244                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 35213.656316                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 36431.544138                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 74028.563244                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 35213.656316                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 36431.544138                       # average overall mshr miss latency
system.cpu0.l2cache.replacements                56256                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       377109                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       377109                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       377109                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       377109                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       453959                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       453959                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       453959                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       453959                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data         1502                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total         1502                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_misses::.switch_cpus0.data            2                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_miss_latency::.switch_cpus0.data        18315                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_miss_latency::total        18315                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data         1504                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total         1504                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_miss_rate::.switch_cpus0.data     0.001330                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.001330                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus0.data  9157.500000                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total  9157.500000                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_mshr_misses::.switch_cpus0.data            2                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.001330                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.001330                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data        17982                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       152869                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       152869                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data         7833                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total         7833                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data    576740682                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total    576740682                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       160702                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       160702                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.048742                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.048742                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 73629.603217                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 73629.603217                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data         7833                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total         7833                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data    574132293                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total    574132293                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.048742                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.048742                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 73296.603217                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 73296.603217                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst        20394                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data       602867                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       623261                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            5                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst         1763                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data        46592                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total        48362                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    131099436                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data   1357886088                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total   1488985524                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst        22157                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data       649459                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total       671623                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.079569                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.071740                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.072008                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 74361.563244                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 29144.189732                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 30788.336380                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         1763                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        46592                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total        48355                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    130512357                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   1342370952                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total   1472883309                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.079569                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.071740                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.071997                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 74028.563244                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 28811.189732                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 30459.793382                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2437.163556                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           1664896                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs           58785                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           28.321783                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    18573644870892                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks   111.226789                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.299103                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   364.187122                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  1959.450543                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.027155                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000488                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000073                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.088913                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.478381                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.595011                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2529                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2          246                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          761                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         1479                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.617432                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        26697137                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       26697137                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 18573644880559                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  77576768900                       # Cumulative time (in ticks) in various power states
system.cpu0.thread31176.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread31176.numOps                      0                       # Number of Ops committed
system.cpu0.thread31176.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    110197902                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       110197903                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    110239062                       # number of overall hits
system.cpu1.dcache.overall_hits::total      110239063                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      1787345                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1787350                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      1795696                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1795701                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  10390165767                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  10390165767                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  10390165767                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  10390165767                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    111985247                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    111985253                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    112034758                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    112034764                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.833333                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.015961                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.015961                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.833333                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.016028                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.016028                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data  5813.184230                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  5813.167968                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data  5786.149642                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  5786.133531                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          843                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   105.375000                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       809900                       # number of writebacks
system.cpu1.dcache.writebacks::total           809900                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data       981199                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       981199                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data       981199                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       981199                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data       806146                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       806146                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data       811917                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       811917                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data   5284360017                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5284360017                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data   5313318363                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5313318363                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.007199                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.007199                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.007247                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.007247                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data  6555.090538                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  6555.090538                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data  6544.164444                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  6544.164444                       # average overall mshr miss latency
system.cpu1.dcache.replacements                809900                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     85239955                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       85239956                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            5                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      1624515                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1624520                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data   9038796822                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   9038796822                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     86864470                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     86864476                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.833333                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.018702                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018702                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data  5563.997145                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  5563.980020                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data       980568                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       980568                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data       643947                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       643947                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data   3990372966                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3990372966                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.007413                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007413                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data  6196.741294                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  6196.741294                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     24957947                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      24957947                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       162830                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       162830                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   1351368945                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1351368945                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     25120777                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     25120777                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.006482                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.006482                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data  8299.262697                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  8299.262697                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data          631                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          631                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       162199                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       162199                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   1293987051                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1293987051                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.006457                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.006457                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data  7977.774530                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  7977.774530                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data        41160                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total        41160                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data         8351                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         8351                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data        49511                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        49511                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.168670                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.168670                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data         5771                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         5771                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data     28958346                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     28958346                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.116560                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.116560                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data  5017.907815                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total  5017.907815                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.697193                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          111051024                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           810412                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           137.030330                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     18573644870892                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.520046                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.177147                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.001016                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.998393                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999409                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          312                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           22                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        897088524                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       897088524                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           23                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     81605879                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        81605902                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           23                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     81605879                       # number of overall hits
system.cpu1.icache.overall_hits::total       81605902                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst        23913                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         23915                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst        23913                       # number of overall misses
system.cpu1.icache.overall_misses::total        23915                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst    271298763                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    271298763                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst    271298763                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    271298763                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           25                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     81629792                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     81629817                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           25                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     81629792                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     81629817                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.080000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000293                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000293                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.080000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000293                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000293                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 11345.241626                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 11344.292829                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 11345.241626                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 11344.292829                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        21667                       # number of writebacks
system.cpu1.icache.writebacks::total            21667                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst         1734                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1734                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst         1734                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1734                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst        22179                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        22179                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst        22179                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        22179                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst    225780660                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    225780660                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst    225780660                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    225780660                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000272                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000272                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000272                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000272                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 10179.929663                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 10179.929663                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 10179.929663                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 10179.929663                       # average overall mshr miss latency
system.cpu1.icache.replacements                 21667                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           23                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     81605879                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       81605902                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst        23913                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        23915                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst    271298763                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    271298763                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     81629792                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     81629817                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.080000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000293                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000293                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 11345.241626                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 11344.292829                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst         1734                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1734                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst        22179                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        22179                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst    225780660                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    225780660                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000272                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000272                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 10179.929663                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 10179.929663                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          501.195009                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           81628083                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            22181                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3680.090303                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     18573644870892                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     0.246151                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   500.948858                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.000481                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.978416                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.978897                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          436                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        653060717                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       653060717                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         25                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp         671878                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty       392455                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean       493830                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq         1511                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp         1511                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        160715                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       160715                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq       671878                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        66027                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      2433746                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            2499773                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port      2806144                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    103699968                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           106506112                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                        54720                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                3502080                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples        888822                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.003079                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.055406                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0              886085     99.69%     99.69% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                2737      0.31%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total          888822                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      1108489734                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           1.4                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy       22253101                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy      810108056                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          1.0                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst        20491                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       757051                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         777542                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst        20491                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       757051                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        777542                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst         1686                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data        53356                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total        55049                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst         1686                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data        53356                       # number of overall misses
system.cpu1.l2cache.overall_misses::total        55049                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst    134294571                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data   1908773649                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total   2043068220                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst    134294571                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data   1908773649                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total   2043068220                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst        22177                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data       810407                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total       832591                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst        22177                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data       810407                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total       832591                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.076025                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.065839                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.066118                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.076025                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.065839                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.066118                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 79652.770463                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 35774.301840                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 37113.630039                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 79652.770463                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 35774.301840                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 37113.630039                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks        54718                       # number of writebacks
system.cpu1.l2cache.writebacks::total           54718                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst         1686                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data        53356                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total        55042                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst         1686                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data        53356                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total        55042                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst    133733133                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data   1891006101                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total   2024739234                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst    133733133                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data   1891006101                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total   2024739234                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.076025                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.065839                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.066109                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.076025                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.065839                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.066109                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 79319.770463                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 35441.301840                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 36785.349987                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 79319.770463                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 35441.301840                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 36785.349987                       # average overall mshr miss latency
system.cpu1.l2cache.replacements                54718                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       377337                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       377337                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       377337                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       377337                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       453991                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       453991                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       453991                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       453991                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data         1507                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total         1507                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data            4                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total            4                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_miss_latency::.switch_cpus1.data        54945                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_miss_latency::total        54945                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data         1511                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total         1511                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.002647                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.002647                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus1.data 13736.250000                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::total 13736.250000                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data            4                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total            4                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        71928                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total        71928                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.002647                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.002647                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       152871                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       152871                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data         7844                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total         7844                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data    576784971                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total    576784971                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       160715                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       160715                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.048807                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.048807                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 73531.995283                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 73531.995283                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data         7844                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total         7844                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data    574172919                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total    574172919                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.048807                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.048807                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 73198.995283                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 73198.995283                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst        20491                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       604180                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       624671                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst         1686                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data        45512                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total        47205                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst    134294571                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data   1331988678                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total   1466283249                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst        22177                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data       649692                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total       671876                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.076025                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.070052                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.070259                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 79652.770463                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 29266.757734                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 31062.032602                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst         1686                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        45512                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total        47198                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst    133733133                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   1316833182                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   1450566315                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.076025                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.070052                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.070248                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 79319.770463                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 28933.757734                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 30733.639455                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2411.656331                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           1665429                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs           57213                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs           29.109276                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    18573644870892                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks   110.461368                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.271411                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst   339.906450                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  1959.017102                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.026968                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000488                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000066                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.082985                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.478276                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.588783                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2495                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          253                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3          754                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4         1450                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.609131                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        26704109                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       26704109                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 18573644880559                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  77576768900                       # Cumulative time (in ticks) in various power states
system.cpu1.thread31176.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread31176.numOps                      0                       # Number of Ops committed
system.cpu1.thread31176.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            1                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data    110176929                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       110176930                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            1                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    110218055                       # number of overall hits
system.cpu2.dcache.overall_hits::total      110218056                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      1788040                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1788045                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            5                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      1796390                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1796395                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  10425334896                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  10425334896                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  10425334896                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  10425334896                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            6                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    111964969                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    111964975                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            6                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    112014445                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    112014451                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.833333                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.015970                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.015970                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.833333                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.016037                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.016037                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data  5830.593776                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  5830.577472                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data  5803.491946                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  5803.475792                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          892                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   127.428571                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       809562                       # number of writebacks
system.cpu2.dcache.writebacks::total           809562                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data       982211                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       982211                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data       982211                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       982211                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data       805829                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       805829                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data       811597                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       811597                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data   5299618743                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5299618743                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data   5328562770                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5328562770                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.007197                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.007197                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.007245                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.007245                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data  6576.604643                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  6576.604643                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data  6565.527928                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  6565.527928                       # average overall mshr miss latency
system.cpu2.dcache.replacements                809562                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            1                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     85224871                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       85224872                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            5                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      1625203                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1625208                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data   9070872714                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   9070872714                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     86850074                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     86850080                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.833333                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.018713                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018713                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data  5581.378273                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  5581.361102                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data       981574                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       981574                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data       643629                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       643629                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data   4002853140                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4002853140                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.007411                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007411                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data  6219.193262                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  6219.193262                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     24952058                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      24952058                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       162837                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       162837                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   1354462182                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1354462182                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     25114895                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     25114895                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.006484                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.006484                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data  8317.901840                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  8317.901840                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data          637                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          637                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data       162200                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       162200                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   1296765603                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1296765603                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.006458                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.006458                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data  7994.855752                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  7994.855752                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data        41126                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total        41126                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data         8350                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total         8350                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data        49476                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total        49476                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.168769                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.168769                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data         5768                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total         5768                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data     28944027                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total     28944027                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.116582                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.116582                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data  5018.035194                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total  5018.035194                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.697416                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          111029700                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           810074                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           137.061182                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     18573644870892                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.520005                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.177411                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.001016                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.998393                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999409                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          295                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          101                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           22                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        896925682                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       896925682                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           23                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     81589996                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        81590019                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           23                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     81589996                       # number of overall hits
system.cpu2.icache.overall_hits::total       81590019                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst        24182                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         24184                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst        24182                       # number of overall misses
system.cpu2.icache.overall_misses::total        24184                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst    269356374                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    269356374                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst    269356374                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    269356374                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           25                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     81614178                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     81614203                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           25                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     81614178                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     81614203                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.080000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000296                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000296                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.080000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000296                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000296                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 11138.713671                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 11137.792507                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 11138.713671                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 11137.792507                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        21912                       # number of writebacks
system.cpu2.icache.writebacks::total            21912                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst         1757                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1757                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst         1757                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1757                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst        22425                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        22425                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst        22425                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        22425                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst    225111330                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    225111330                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst    225111330                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    225111330                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000275                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000275                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000275                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000275                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 10038.409365                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 10038.409365                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 10038.409365                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 10038.409365                       # average overall mshr miss latency
system.cpu2.icache.replacements                 21912                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           23                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     81589996                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       81590019                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst        24182                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        24184                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst    269356374                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    269356374                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     81614178                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     81614203                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.080000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000296                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000296                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 11138.713671                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 11137.792507                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst         1757                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1757                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst        22425                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        22425                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst    225111330                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    225111330                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000275                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000275                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 10038.409365                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 10038.409365                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          501.195368                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           81612446                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            22427                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          3639.026441                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     18573644870892                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     0.246167                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   500.949202                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.000481                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.978416                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.978897                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          434                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        652936051                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       652936051                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         25                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp         671802                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       392398                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean       494685                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq         1534                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp         1534                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq        160699                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp       160699                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq       671802                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        66763                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      2432778                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            2499541                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port      2837504                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    103656704                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           106494208                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                        55612                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                3559168                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples        889644                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.003332                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.057683                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0              886683     99.67%     99.67% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                2958      0.33%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   3      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total          889644                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      1108373850                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           1.4                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy       22502839                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy      809776393                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          1.0                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst        20655                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data       756049                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total         776704                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst        20655                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data       756049                       # number of overall hits
system.cpu2.l2cache.overall_hits::total        776704                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst         1767                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data        54020                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total        55794                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            5                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst         1767                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data        54020                       # number of overall misses
system.cpu2.l2cache.overall_misses::total        55794                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst    132845688                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data   1928180889                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total   2061026577                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst    132845688                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data   1928180889                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total   2061026577                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            5                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst        22422                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data       810069                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total       832498                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            5                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst        22422                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data       810069                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total       832498                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.078807                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.066686                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.067020                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.078807                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.066686                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.067020                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 75181.487267                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 35693.833562                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 36939.932197                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 75181.487267                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 35693.833562                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 36939.932197                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks        55609                       # number of writebacks
system.cpu2.l2cache.writebacks::total           55609                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst         1767                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data        54020                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total        55787                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst         1767                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data        54020                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total        55787                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst    132257277                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data   1910192229                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total   2042449506                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst    132257277                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data   1910192229                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total   2042449506                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.078807                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.066686                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.067012                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.078807                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.066686                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.067012                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 74848.487267                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 35360.833562                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 36611.567319                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 74848.487267                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 35360.833562                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 36611.567319                       # average overall mshr miss latency
system.cpu2.l2cache.replacements                55609                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       377135                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       377135                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       377135                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       377135                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks       454073                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total       454073                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks       454073                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total       454073                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data         1531                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total         1531                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data            3                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            3                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_miss_latency::.switch_cpus2.data        36630                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_miss_latency::total        36630                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data         1534                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total         1534                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data     0.001956                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.001956                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus2.data        12210                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::total        12210                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data            3                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            3                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        53946                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        53946                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.001956                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.001956                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        17982                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data       152768                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total       152768                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data         7931                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total         7931                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data    580296456                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total    580296456                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data       160699                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       160699                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.049353                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.049353                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 73168.132140                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 73168.132140                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data         7931                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total         7931                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data    577655433                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total    577655433                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.049353                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.049353                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 72835.132140                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 72835.132140                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst        20655                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data       603281                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total       623936                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            5                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst         1767                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data        46089                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total        47863                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    132845688                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data   1347884433                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total   1480730121                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst        22422                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data       649370                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total       671799                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.078807                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.070975                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.071246                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 75181.487267                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 29245.252294                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 30936.843094                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst         1767                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        46089                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total        47856                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst    132257277                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   1332536796                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total   1464794073                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.078807                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.070975                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.071236                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 74848.487267                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 28912.252294                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 30608.368292                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        2434.937061                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           1665239                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs           58138                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs           28.642867                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    18573644870892                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks   114.707308                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     5.000000                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst   364.928338                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  1948.301416                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.028005                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000488                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.001221                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.089094                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.475660                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.594467                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         2529                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          245                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          777                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4         1468                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.617432                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        26701978                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       26701978                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 18573644880559                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  77576768900                       # Cumulative time (in ticks) in various power states
system.cpu2.thread31176.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread31176.numOps                      0                       # Number of Ops committed
system.cpu2.thread31176.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            1                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data    110178838                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       110178839                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            1                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    110220020                       # number of overall hits
system.cpu3.dcache.overall_hits::total      110220021                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      1788194                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1788199                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            5                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      1796558                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1796563                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  10441789758                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  10441789758                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  10441789758                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  10441789758                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            6                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    111967032                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    111967038                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            6                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    112016578                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    112016584                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.833333                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.015971                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.015971                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.833333                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.016038                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.016038                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data  5839.293588                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  5839.277261                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data  5812.108353                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  5812.092177                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          983                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   140.428571                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       809589                       # number of writebacks
system.cpu3.dcache.writebacks::total           809589                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data       982372                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       982372                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data       982372                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       982372                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data       805822                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       805822                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data       811598                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       811598                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data   5299686009                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5299686009                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data   5328635031                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5328635031                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.007197                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.007197                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.007245                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.007245                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data  6576.745248                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  6576.745248                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data  6565.608874                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  6565.608874                       # average overall mshr miss latency
system.cpu3.dcache.replacements                809589                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            1                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     85224563                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       85224564                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            5                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      1625378                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1625383                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data   9089613954                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   9089613954                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     86849941                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     86849947                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.833333                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.018715                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.018715                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data  5592.307730                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  5592.290527                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data       981739                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       981739                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       643639                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       643639                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data   4004954370                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4004954370                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.007411                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.007411                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data  6222.361246                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  6222.361246                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     24954275                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      24954275                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       162816                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       162816                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data   1352175804                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1352175804                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     25117091                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     25117091                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.006482                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.006482                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data  8304.931972                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  8304.931972                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data          633                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          633                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       162183                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       162183                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data   1294731639                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1294731639                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.006457                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.006457                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data  7983.152605                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  7983.152605                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data        41182                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total        41182                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data         8364                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total         8364                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data        49546                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total        49546                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.168813                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.168813                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data         5776                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total         5776                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data     28949022                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total     28949022                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.116579                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.116579                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data  5011.949792                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total  5011.949792                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.697609                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          111031663                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           810101                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           137.059037                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     18573644870892                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.519995                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.177614                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.001016                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.998394                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999409                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          221                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           96                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        896942773                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       896942773                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           23                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     81585865                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        81585888                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           23                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     81585865                       # number of overall hits
system.cpu3.icache.overall_hits::total       81585888                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst        24136                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         24138                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst        24136                       # number of overall misses
system.cpu3.icache.overall_misses::total        24138                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst    260529210                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    260529210                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst    260529210                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    260529210                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           25                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     81610001                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     81610026                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           25                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     81610001                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     81610026                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.080000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000296                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000296                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.080000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000296                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000296                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 10794.216523                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 10793.322148                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 10794.216523                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 10793.322148                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        21882                       # number of writebacks
system.cpu3.icache.writebacks::total            21882                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst         1741                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1741                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst         1741                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1741                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst        22395                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        22395                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst        22395                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        22395                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    217536246                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    217536246                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    217536246                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    217536246                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000274                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000274                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000274                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000274                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst  9713.607770                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total  9713.607770                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst  9713.607770                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total  9713.607770                       # average overall mshr miss latency
system.cpu3.icache.replacements                 21882                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           23                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     81585865                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       81585888                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst        24136                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        24138                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst    260529210                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    260529210                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     81610001                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     81610026                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.080000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000296                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000296                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 10794.216523                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 10793.322148                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst         1741                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1741                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst        22395                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        22395                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    217536246                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    217536246                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000274                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000274                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst  9713.607770                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total  9713.607770                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          501.196131                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           81608285                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            22397                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          3643.715006                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     18573644870892                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     0.246140                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   500.949991                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.000481                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.978418                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.978899                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          435                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        652902605                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       652902605                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         25                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp         671790                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       392318                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean       494477                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq         1506                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp         1506                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq        160708                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp       160708                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq       671790                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        66673                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      2432803                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            2499476                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port      2833664                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    103660160                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           106493824                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                        55327                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                3540928                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples        889328                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.003308                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.057421                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0              886386     99.67%     99.67% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                2942      0.33%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total          889328                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      1108360530                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           1.4                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy       22468553                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy      809793710                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          1.0                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst        20647                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data       756366                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         777013                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst        20647                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data       756366                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        777013                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst         1745                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data        53730                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total        55482                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            5                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst         1745                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data        53730                       # number of overall misses
system.cpu3.l2cache.overall_misses::total        55482                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst    125324550                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data   1927366038                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total   2052690588                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst    125324550                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data   1927366038                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total   2052690588                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst        22392                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data       810096                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total       832495                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst        22392                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data       810096                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total       832495                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.077930                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.066325                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.066645                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.077930                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.066325                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.066645                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 71819.226361                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 35871.320268                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 36997.415162                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 71819.226361                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 35871.320268                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 36997.415162                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks        55324                       # number of writebacks
system.cpu3.l2cache.writebacks::total           55324                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst         1745                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data        53730                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total        55475                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst         1745                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data        53730                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total        55475                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst    124743465                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data   1909473948                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total   2034217413                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst    124743465                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data   1909473948                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total   2034217413                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.077930                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.066325                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.066637                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.077930                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.066325                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.066637                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 71486.226361                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 35538.320268                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 36669.083605                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 71486.226361                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 35538.320268                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 36669.083605                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                55324                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       377126                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       377126                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       377126                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       377126                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       454079                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       454079                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       454079                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       454079                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data         1504                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total         1504                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_misses::.switch_cpus3.data            2                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_miss_latency::.switch_cpus3.data        18315                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_miss_latency::total        18315                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data         1506                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total         1506                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_miss_rate::.switch_cpus3.data     0.001328                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.001328                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus3.data  9157.500000                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::total  9157.500000                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_mshr_misses::.switch_cpus3.data            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus3.data        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.001328                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.001328                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data        17982                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data       152806                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total       152806                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data         7902                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total         7902                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data    578279475                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total    578279475                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data       160708                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       160708                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.049170                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.049170                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 73181.406606                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 73181.406606                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data         7902                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total         7902                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data    575648109                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total    575648109                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.049170                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.049170                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 72848.406606                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 72848.406606                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst        20647                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data       603560                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total       624207                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            5                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst         1745                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data        45828                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total        47580                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    125324550                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data   1349086563                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total   1474411113                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst        22392                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data       649388                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total       671787                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.077930                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.070571                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.070826                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 71819.226361                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 29438.041438                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 30988.043569                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1745                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        45828                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total        47573                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    124743465                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   1333825839                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total   1458569304                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.077930                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.070571                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.070816                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 71486.226361                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 29105.041438                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 30659.603220                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2414.917621                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           1665205                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs           57819                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs           28.800308                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    18573644870892                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks   110.478572                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     5.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst   340.104809                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  1957.334240                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.026972                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000488                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.001221                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.083033                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.477865                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.589579                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2495                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2          247                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          762                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4         1447                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.609131                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        26701131                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       26701131                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 18573644880559                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  77576768900                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp              191010                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty         62101                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        150408                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict              2649                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                13                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp               13                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq              31508                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp             31508                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq         191010                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       165712                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port       162337                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       164526                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       163632                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                  656207                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      7008832                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      6865920                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      6958400                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      6921280                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                 27754432                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                              4013                       # Total snoops (count)
system.l3bus.snoopTraffic                       87296                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples             226544                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                   226544    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total               226544                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy            214716069                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.3                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            37434158                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy            36670260                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            37168420                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy            36960627                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.inst          581                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus0.data        40011                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.inst          503                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data        38963                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.inst          585                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data        39618                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.inst          562                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data        39327                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              160150                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.inst          581                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus0.data        40011                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.inst          503                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data        38963                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.inst          585                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data        39618                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.inst          562                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data        39327                       # number of overall hits
system.l3cache.overall_hits::total             160150                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst         1182                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data        14414                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst         1183                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data        14393                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst         1182                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data        14401                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst         1183                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data        14402                       # number of demand (read+write) misses
system.l3cache.demand_misses::total             62368                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            5                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst         1182                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data        14414                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst         1183                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data        14393                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst         1182                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data        14401                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst         1183                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data        14402                       # number of overall misses
system.l3cache.overall_misses::total            62368                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst    115304580                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data   1138987539                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst    119933946                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data   1132456077                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst    116995221                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data   1139805387                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst    109874682                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data   1144315539                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total   5017672971                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst    115304580                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data   1138987539                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst    119933946                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data   1132456077                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst    116995221                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data   1139805387                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst    109874682                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data   1144315539                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total   5017672971                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst         1763                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data        54425                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst         1686                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data        53356                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst         1767                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data        54019                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst         1745                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data        53729                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total          222518                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst         1763                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data        54425                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst         1686                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data        53356                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst         1767                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data        54019                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst         1745                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data        53729                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total         222518                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst     0.670448                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.264842                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst     0.701661                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.269754                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst     0.668930                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.266591                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst     0.677937                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.268049                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.280283                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst     0.670448                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.264842                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst     0.701661                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.269754                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst     0.668930                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.266591                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst     0.677937                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.268049                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.280283                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 97550.406091                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 79019.532330                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 101381.188504                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 78681.030848                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 98980.728426                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 79147.655510                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 92878.006762                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 79455.321414                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 80452.683604                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 97550.406091                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 79019.532330                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 101381.188504                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 78681.030848                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 98980.728426                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 79147.655510                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 92878.006762                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 79455.321414                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 80452.683604                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks           1364                       # number of writebacks
system.l3cache.writebacks::total                 1364                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst         1182                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data        14414                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst         1183                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data        14393                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst         1182                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data        14401                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst         1183                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data        14402                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total        62340                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst         1182                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data        14414                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst         1183                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data        14393                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst         1182                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data        14401                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst         1183                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data        14402                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total        62340                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst    107432460                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data   1042990299                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst    112055166                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data   1036598697                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst    109123101                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data   1043894727                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst    101995902                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data   1048398219                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total   4602488571                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst    107432460                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data   1042990299                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst    112055166                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data   1036598697                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst    109123101                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data   1043894727                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst    101995902                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data   1048398219                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total   4602488571                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.670448                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.264842                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.701661                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.269754                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.668930                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.266591                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.677937                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.268049                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.280157                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.670448                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.264842                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.701661                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.269754                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.668930                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.266591                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.677937                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.268049                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.280157                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 90890.406091                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 72359.532330                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 94721.188504                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 72021.030848                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 92320.728426                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 72487.655510                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 86218.006762                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 72795.321414                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 73828.818912                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 90890.406091                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 72359.532330                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 94721.188504                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 72021.030848                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 92320.728426                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 72487.655510                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 86218.006762                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 72795.321414                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 73828.818912                       # average overall mshr miss latency
system.l3cache.replacements                      4013                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks        60737                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total        60737                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks        60737                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total        60737                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       150408                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       150408                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       150408                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       150408                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus0.data            2                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus1.data            4                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus2.data            4                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus3.data            3                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total              13                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus0.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus3.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total           13                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data          458                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data          467                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data          553                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data          524                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total             2002                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.switch_cpus0.data         7375                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data         7377                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data         7377                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data         7377                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          29506                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data    536307156                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data    536189607                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data    538090371                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data    536609853                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total   2147196987                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.switch_cpus0.data         7833                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data         7844                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data         7930                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data         7901                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total        31508                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.941529                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.940464                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.930265                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.933679                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.936461                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 72719.614373                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 72683.964620                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 72941.625458                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 72740.931680                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 72771.537552                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data         7375                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data         7377                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data         7377                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data         7377                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        29506                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data    487189656                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data    487058787                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data    488959551                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data    487479033                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total   1950687027                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.941529                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.940464                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.930265                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.933679                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.936461                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 66059.614373                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 66023.964620                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 66281.625458                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 66080.931680                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 66111.537552                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.inst          581                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data        39553                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.inst          503                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data        38496                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.inst          585                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data        39065                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.inst          562                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data        38803                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       158148                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst         1182                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data         7039                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst         1183                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data         7016                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst         1182                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data         7024                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst         1183                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data         7025                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total        32862                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    115304580                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data    602680383                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst    119933946                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data    596266470                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    116995221                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data    601715016                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    109874682                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data    607705686                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total   2870475984                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst         1763                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data        46592                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst         1686                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data        45512                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst         1767                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data        46089                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst         1745                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data        45828                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total       191010                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.670448                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.151077                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.701661                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.154157                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.668930                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.152401                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.677937                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.153291                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.172043                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 97550.406091                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 85620.170905                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 101381.188504                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 84986.669042                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 98980.728426                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 85665.577449                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 92878.006762                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 86506.147473                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 87349.400037                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         1182                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data         7039                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst         1183                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data         7016                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst         1182                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data         7024                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1183                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data         7025                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total        32834                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    107432460                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data    555800643                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst    112055166                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data    549539910                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst    109123101                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data    554935176                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    101995902                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data    560919186                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total   2651801544                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.670448                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.151077                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.701661                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.154157                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.668930                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.152401                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.677937                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.153291                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.171897                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 90890.406091                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 78960.170905                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 94721.188504                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 78326.669042                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 92320.728426                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 79005.577449                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 86218.006762                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 79846.147473                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 80763.889383                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            35269.431534                       # Cycle average of tags in use
system.l3cache.tags.total_refs                 371308                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs               211139                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.758595                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         18573902582256                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 35269.431534                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.538169                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.538169                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        46963                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2          829                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         5059                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4        40931                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.716599                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses              7149955                       # Number of tag accesses
system.l3cache.tags.data_accesses             7149955                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      1364.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples      1182.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples     14403.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples      1183.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples     14381.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples      1182.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     14389.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples      1183.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples     14391.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.014984581436                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           74                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           74                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              142752                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1245                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       62340                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1364                       # Number of write requests accepted
system.mem_ctrls.readBursts                     62340                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1364                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     46                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      44.08                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 62340                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1364                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   21747                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   15621                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    3102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     752                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           74                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     841.229730                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    100.893261                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4678.419405                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           69     93.24%     93.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      1.35%     94.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      1.35%     95.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            1      1.35%     97.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143            1      1.35%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::39936-40959            1      1.35%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            74                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           74                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.770270                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.754643                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.731808                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               10     13.51%     13.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               61     82.43%     95.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      4.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            74                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3989760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                87296                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     51.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   77570539812                       # Total gap between requests
system.mem_ctrls.avgGap                    1217671.41                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        75648                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data       921792                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        75712                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data       920384                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        75648                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data       920896                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        75712                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data       921024                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        84160                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 975137.161824077717                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 11882318.563242124394                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 975962.150962676737                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 11864168.802192945033                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 975137.161824077717                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 11870768.715301737189                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 975962.150962676737                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 11872418.693578936160                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1084860.717257751385                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst         1182                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data        14414                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst         1183                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data        14393                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst         1182                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data        14401                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst         1183                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data        14402                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         1364                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     63128195                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data    502613350                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     67722272                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data    496971449                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     64822540                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data    503989454                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     57658886                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data    508377375                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3280924377159                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     53407.95                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     34869.80                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     57246.21                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     34528.69                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     54841.40                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     34996.84                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     48739.55                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     35299.08                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 2405369777.98                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses            16900                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               4112                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                    201                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           31                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            0                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        75648                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data       922496                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        75712                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data       921152                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        75648                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data       921664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        75712                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data       921728                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3991552                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        75648                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        75712                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        75648                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        75712                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       303232                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        87296                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        87296                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst         1182                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data        14414                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst         1183                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data        14393                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst         1182                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data        14401                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst         1183                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data        14402                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          62368                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1364                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1364                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         1650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         4125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         1650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         4125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         1650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         4125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         1650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         4125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       975137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data     11891393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       975962                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data     11874069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       975137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data     11880669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       975962                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data     11881494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         51452923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         1650                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         1650                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         1650                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         1650                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       975137                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       975962                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       975137                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       975962                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3908799                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      1125285                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         1125285                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      1125285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         1650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         4125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         1650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         4125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         1650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         4125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         1650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         4125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       975137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data     11891393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       975962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data     11874069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       975137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data     11880669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       975962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data     11881494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        52578208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                62294                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                1315                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2112                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2151                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2215                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2175                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2270                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2282                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2085                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2138                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1953                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1852                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2192                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2194                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2254                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2363                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1993                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1906                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16         2004                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17         2001                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18         2580                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19         2602                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20         1759                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21         1718                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22         1418                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23         1474                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24         1378                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25         1322                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26         1792                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27         1791                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28         1462                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29         1578                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30         1678                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31         1602                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0           29                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           26                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           52                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3           51                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4           11                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5           14                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8           19                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9           16                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          136                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          136                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          171                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          171                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16           25                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17           25                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18          180                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19          184                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20           28                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21           28                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1175636873                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             207563608                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         2265283521                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                18872.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           36364.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               46240                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                401                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            74.23                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           30.49                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        16968                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   239.920792                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   137.152871                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   318.268850                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         7011     41.32%     41.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         6552     38.61%     79.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          506      2.98%     82.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          238      1.40%     84.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          164      0.97%     85.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          158      0.93%     86.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          156      0.92%     87.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          124      0.73%     87.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2059     12.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        16968                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3986816                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              84160                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               51.391873                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                1.084861                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.27                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               73.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    52918983.935992                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    70355110.694404                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   262028298.739189                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  4942422.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 27656293571.797150                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 15799123629.679094                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 38502662915.939789                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  82348324933.014023                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1061.507401                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  58635705816                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   6987050000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  11954013084                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              32862                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1364                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2649                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29506                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29506                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          32862                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port       128749                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total       128749                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 128749                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port      4078848                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total      4078848                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4078848                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             62368                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   62368    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               62368                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy            23912397                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          115164326                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       98941652                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     69382908                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      5473921                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     45127245                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       44346783                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    98.270530                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed       13005708                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect         1106                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups       113699                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits       100280                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses        13419                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted          428                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts    331961240                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         5396                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      5147571                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    187547313                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     2.451599                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     2.759742                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     50688458     27.03%     27.03% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     55447237     29.56%     56.59% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2     15970047      8.52%     65.11% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3     19028357     10.15%     75.25% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      8541639      4.55%     79.81% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      4212098      2.25%     82.05% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      3312831      1.77%     83.82% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      2558834      1.36%     85.18% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     27787812     14.82%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    187547313                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    249966168                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     459790768                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           94310457                       # Number of memory references committed
system.switch_cpus0.commit.loads             69197395                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                 80                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          44711792                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating           1967662                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          456235554                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      6686478                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass      2969159      0.65%      0.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    352528618     76.67%     77.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult      2723321      0.59%     77.91% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv      6755289      1.47%     79.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd        32287      0.01%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu        34388      0.01%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt           24      0.00%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc       107705      0.02%     79.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd       103551      0.02%     79.44% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt       224654      0.05%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv         1315      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     68369170     14.87%     94.36% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     24488262      5.33%     99.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead       828225      0.18%     99.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite       624800      0.14%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    459790768                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     27787812                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles        22321874                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     83387464                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         95517727                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     26330870                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles       5213496                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     40259089                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred       343040                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     881160447                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts      1953018                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           99971049                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           33046714                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses               131132                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                 5773                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles      4982669                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             535725346                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           98941652                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     57452771                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            222245956                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles       11080228                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles          308                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles         2399                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         81617475                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes        11591                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    232771446                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     4.176738                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.379693                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        68065694     29.24%     29.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1        12382179      5.32%     34.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         9602953      4.13%     38.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3        14992936      6.44%     45.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4        10950497      4.70%     49.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5        16047809      6.89%     56.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6        11986159      5.15%     61.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7        10245392      4.40%     66.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        78497827     33.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    232771446                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.424709                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.299613                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           81617834                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                  453                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads           13030470                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       54706690                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses        64487                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        40587                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores      16085210                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads        40050                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             8                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  77576778900                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles       5213496                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        33576295                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       43443060                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            5                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles        109666997                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     40871578                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     849340152                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       379654                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      30884368                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       2306616                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents       3446495                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.fullRegistersEvents            9                       # Number of times there has been no free registers
system.switch_cpus0.rename.renamedOperands   1066701079                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         2185921470                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups      1364976081                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups          2569863                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    585109640                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps       481591434                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         95744223                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               951099812                       # The number of ROB reads
system.switch_cpus0.rob.writes             1629127493                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        249966168                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          459790768                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       98955526                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     69389886                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      5473940                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     45135285                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       44355044                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    98.271328                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed       13009178                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect         1161                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups       113484                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits       100213                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses        13271                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted          434                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts    332020595                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         5396                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      5147859                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    187539847                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     2.452002                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.759630                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     50652885     27.01%     27.01% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     55460137     29.57%     56.58% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2     15975787      8.52%     65.10% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3     19034543     10.15%     75.25% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      8542957      4.56%     79.81% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      4214576      2.25%     82.05% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      3312336      1.77%     83.82% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      2559030      1.36%     85.18% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     27787596     14.82%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    187539847                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     459848042                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           94323543                       # Number of memory references committed
system.switch_cpus1.commit.loads             69207116                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                 80                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          44717217                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating           1967972                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          456292707                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      6687410                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass      2969199      0.65%      0.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    352572506     76.67%     77.32% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult      2723513      0.59%     77.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv      6755289      1.47%     79.38% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd        32287      0.01%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu        34388      0.01%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt           24      0.00%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc       107722      0.02%     79.42% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd       103568      0.02%     79.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt       224688      0.05%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv         1315      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     68378753     14.87%     94.36% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite     24491523      5.33%     99.68% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead       828363      0.18%     99.86% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite       624904      0.14%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    459848042                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     27787596                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles        22326042                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     83367388                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         95526785                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     26337704                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       5213779                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     40266872                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred       342892                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     881270257                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts      1952146                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           99984831                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           33051097                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses               131189                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                 5786                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      4983353                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             535794695                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           98955526                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     57464435                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            222244552                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles       11080226                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.miscStallCycles          296                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles         3399                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.cacheLines         81629792                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes        11579                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    232771713                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     4.177222                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.379547                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        68044569     29.23%     29.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1        12383354      5.32%     34.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         9604255      4.13%     38.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3        14996728      6.44%     45.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4        10952182      4.71%     49.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5        16051141      6.90%     56.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6        11988686      5.15%     61.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7        10245750      4.40%     66.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        78505048     33.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    232771713                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.424769                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.299911                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           81630149                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                  450                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads           13028248                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       54714464                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses        64441                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation        40725                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores      16087268                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads        40007                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             8                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  77576778900                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       5213779                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        33580474                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       43425090                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            5                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles        109682273                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     40870077                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     849452378                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       377210                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      30894176                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       2297097                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       3445489                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.fullRegistersEvents            9                       # Number of times there has been no free registers
system.switch_cpus1.rename.renamedOperands   1066850989                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         2186202168                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups      1365159527                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups          2569358                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    585181296                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps       481669537                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         95771212                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               951209191                       # The number of ROB reads
system.switch_cpus1.rob.writes             1629368863                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        250000000                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          459848042                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       98945006                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     69388077                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      5474366                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     45130816                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       44349593                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    98.268981                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed       13004719                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect         1119                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups       113832                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits        99875                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses        13957                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted          419                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts    331992892                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         5396                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      5148126                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    187542680                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     2.451381                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     2.759588                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     50690382     27.03%     27.03% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     55445845     29.56%     56.59% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2     15971274      8.52%     65.11% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3     19029708     10.15%     75.26% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      8540309      4.55%     79.81% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      4212653      2.25%     82.06% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      3312471      1.77%     83.82% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      2558509      1.36%     85.19% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     27781529     14.81%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    187542680                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    249937967                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     459738639                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           94299722                       # Number of memory references committed
system.switch_cpus2.commit.loads             69189177                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                 80                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          44707158                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating           1967312                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          456183756                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls      6685709                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass      2968892      0.65%      0.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    352489348     76.67%     77.32% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult      2722860      0.59%     77.91% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv      6753947      1.47%     79.38% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd        32285      0.01%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu        34384      0.01%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt           24      0.00%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc       107693      0.02%     79.42% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd       103539      0.02%     79.44% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt       224630      0.05%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv         1315      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     68361112     14.87%     94.36% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite     24485879      5.33%     99.68% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead       828065      0.18%     99.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite       624666      0.14%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    459738639                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     27781529                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles        22327986                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     83384784                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         95512467                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     26332135                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles       5214147                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     40260190                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred       342883                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     881139775                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts      1950868                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           99969814                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           33042862                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses               131230                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                 5767                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles      4987012                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             535720323                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           98945006                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     57454187                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            222241124                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles       11081276                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles          295                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles         2465                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines         81614178                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes        11769                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    232771534                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     4.176678                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.379706                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        68068240     29.24%     29.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1        12381828      5.32%     34.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         9602482      4.13%     38.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3        14993587      6.44%     45.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4        10950084      4.70%     49.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5        16046447      6.89%     56.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6        11986671      5.15%     61.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7        10245929      4.40%     66.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        78496266     33.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    232771534                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.424724                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.299591                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           81614535                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                  450                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads           13027534                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads       54711891                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses        64439                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation        40655                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores      16084577                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads        40064                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache             7                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  77576778900                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles       5214147                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        33581690                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       43439815                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            5                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles        109663331                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     40872531                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     849319412                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       379507                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      30881607                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       2306292                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       3451251                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.fullRegistersEvents            9                       # Number of times there has been no free registers
system.switch_cpus2.rename.renamedOperands   1066679556                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         2185869870                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups      1364934323                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups          2569445                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    585041566                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps       481637842                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         95731753                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               951080985                       # The number of ROB reads
system.switch_cpus2.rob.writes             1629091666                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        249937967                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          459738639                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       98941366                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     69382000                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      5474206                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     45124887                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       44344878                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    98.271444                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed       13006076                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect         1140                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups       114132                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits        99738                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses        14394                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted          433                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts    331970813                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         5396                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      5147541                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    187547863                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     2.451562                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     2.759649                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     50682981     27.02%     27.02% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     55452684     29.57%     56.59% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2     15971653      8.52%     65.11% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3     19029482     10.15%     75.25% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      8541117      4.55%     79.81% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      4212586      2.25%     82.05% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      3313229      1.77%     83.82% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      2558953      1.36%     85.19% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     27785178     14.81%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    187547863                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    249962994                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     459785303                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           94309172                       # Number of memory references committed
system.switch_cpus3.commit.loads             69196431                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                 80                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          44711230                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating           1967626                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          456230101                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      6686390                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass      2969156      0.65%      0.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    352524465     76.67%     77.32% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult      2723305      0.59%     77.91% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv      6755289      1.47%     79.38% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd        32287      0.01%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu        34388      0.01%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt           24      0.00%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc       107703      0.02%     79.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd       103549      0.02%     79.44% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt       224650      0.05%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv         1315      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     68368222     14.87%     94.36% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     24487953      5.33%     99.68% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead       828209      0.18%     99.86% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite       624788      0.14%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    459785303                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     27785178                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles        22323507                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     83387750                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         95516122                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     26332357                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       5213355                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     40257984                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred       343611                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     881157114                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts      1955719                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           99970164                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           33046702                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses               131176                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                 5784                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      4982143                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             535718031                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           98941366                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     57450692                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            222247700                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles       11080632                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles          336                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles         2611                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         81610001                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes        11692                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    232773106                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     4.176684                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.379762                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        68070148     29.24%     29.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1        12383085      5.32%     34.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         9602477      4.13%     38.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3        14991524      6.44%     45.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4        10950538      4.70%     49.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5        16045839      6.89%     56.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6        11983838      5.15%     61.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7        10242611      4.40%     66.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        78503046     33.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    232773106                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.424708                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.299582                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           81610394                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                  487                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651221649459                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads           13027971                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       54705772                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses        64272                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        40528                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores      16085211                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads        40111                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             7                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  77576778900                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       5213355                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        33578019                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       43430426                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            5                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles        109666645                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     40884641                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     849339333                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       380636                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      30884732                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       2311566                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents       3454576                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.fullRegistersEvents            9                       # Number of times there has been no free registers
system.switch_cpus3.rename.renamedOperands   1066708696                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         2185929256                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups      1364988021                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups          2570469                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    585102991                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       481605585                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         95745869                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               951107104                       # The number of ROB reads
system.switch_cpus3.rob.writes             1629136851                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        249962994                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          459785303                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
