
---------- Begin Simulation Statistics ----------
final_tick                               213306410000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    464                       # Simulator instruction rate (inst/s)
host_mem_usage                               34013444                       # Number of bytes of host memory used
host_op_rate                                      477                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                158357.35                       # Real time elapsed on the host
host_tick_rate                                 993095                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    73465790                       # Number of instructions simulated
sim_ops                                      75500007                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.157264                       # Number of seconds simulated
sim_ticks                                157263901875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             77.465344                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  453596                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               585547                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               5719                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             43315                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            612908                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              66321                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           79127                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            12806                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1049843                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  172134                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12613                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     6939259                       # Number of instructions committed
system.cpu.committedOps                       7460954                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.583689                       # CPI: cycles per instruction
system.cpu.discardedOps                        124469                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            5053694                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1027619                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           465213                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         9773763                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.387044                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     5637                       # number of quiesce instructions executed
system.cpu.numCycles                         17928885                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      5637                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 5545991     74.33%     74.33% # Class of committed instruction
system.cpu.op_class_0::IntMult                  13921      0.19%     74.52% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     74.52% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     74.52% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     74.52% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     74.52% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     74.52% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     74.52% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     74.52% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     74.52% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     74.52% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     74.52% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     74.52% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     74.52% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     74.52% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     74.52% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     74.52% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     74.52% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     74.52% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     74.52% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     74.52% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     74.52% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     74.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     74.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     74.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     74.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     74.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     74.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     74.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     74.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     74.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     74.52% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     74.52% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     74.52% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     74.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     74.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     74.52% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     74.52% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     74.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     74.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     74.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     74.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     74.52% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     74.52% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     74.52% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     74.52% # Class of committed instruction
system.cpu.op_class_0::MemRead                1155732     15.49%     90.01% # Class of committed instruction
system.cpu.op_class_0::MemWrite                745310      9.99%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  7460954                       # Class of committed instruction
system.cpu.quiesceCycles                    233693358                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         8155122                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          343                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        13890                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         27904                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             2416939                       # Transaction distribution
system.membus.trans_dist::ReadResp            2428888                       # Transaction distribution
system.membus.trans_dist::WriteReq            1518938                       # Transaction distribution
system.membus.trans_dist::WriteResp           1518938                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4535                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9329                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2077                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2078                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           7739                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4219                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        23044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        23044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        23062                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        18790                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        90538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       132490                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      7758146                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      7758146                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7913680                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       495232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       495232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         2688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        46124                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       690560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       127049                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       866421                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    248256796                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    248256796                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               249618449                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3953504                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000093                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.009661                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3953135     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     369      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3953504                       # Request fanout histogram
system.membus.reqLayer6.occupancy         10711690845                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               6.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy           114585375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            22551562                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            22320875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           98659960                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy        15063654400                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              9.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy           38942750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       655360                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma       163840                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       819200                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0       163840                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       655360                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       819200                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0       163840                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         5120                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total       168960                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0       163840                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        20480                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total       184320                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      4167263                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1041816                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      5209078                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1041816                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      4167263                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      5209078                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      5209078                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      5209078                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     10418157                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      3308032                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      3308032                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      5239799                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      5239798                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2842                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        31400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        53452                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio          130                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          364                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio          120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio          156                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          194                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        90538                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       504368                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       139264                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        94208                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       737840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       401408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     15597588                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     16027668                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        93184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        39936                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total       133120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        51200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        92160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        14335                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total        14335                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     17095661                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         2240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         4466                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        34540                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        83996                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio          143                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          572                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio          150                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          195                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          307                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total       127049                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      8067648                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      2228224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port      1507328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total     11803200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      6422528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    249561128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    256442408                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port      1490944                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       638976                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      2129920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       819200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total      1474560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       229012                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       229012                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    272206149                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        28378025500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             18.0                       # Network utilization (%)
system.acctest.local_bus.numRequests         18896572                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          774                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        11000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.09                       # Average queue length
system.acctest.local_bus.maxQueueLength             7                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  22894890586                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         14.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  15173878000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          9.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma      1507328                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       458752                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       638976                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       851968                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      3457024                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       851968                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       638976                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total      1490944                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        47104                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       638976                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        26624                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       727040                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       212992                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        19968                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       232960                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      9584704                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      2917084                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4063081                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5417442                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     21982311                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5417442                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4063081                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      9480523                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      9584704                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      2917084                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      9480523                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      9480523                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     31462834                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       638976                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0      1490944                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      2129920                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       638976                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       229012                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       867988                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        19968                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0      1490944                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total      1510912                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       638976                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         7168                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       646144                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4063081                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      9480523                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       13543604                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4063081                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1456227                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5519309                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4063081                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     13543604                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1456227                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      19062912                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      2411173                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      2411165                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1467904                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1467904                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       135448                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      7583764                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        26624                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         5120                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         7190                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      7758146                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      4332096                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    242679848                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       851968                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       229044                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    248256796                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4802191                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4802191    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4802191                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy  11595607470                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  13523580000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          8.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    216286720                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2818048                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      6422528                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    225527296                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      5242880                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      5249600                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total     10492480                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     54071680                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        88064                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma       200704                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     54360448                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0      1310720                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma       164120                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total      1474840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1375310656                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     17919230                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     40839175                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1434069060                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     33338102                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     33380833                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     66718935                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1408648758                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     51300063                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     40839175                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1500787995                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      2228224                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    176291880                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     90112000                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       655360                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    269287464                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    102891520                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    159449128                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    262340648                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        69632                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     44072970                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2816000                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     46979082                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     25722880                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      4982794                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     30705674                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     14168693                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1120993934                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    572998628                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      4167263                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1712328518                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    654260252                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1013895281                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1668155533                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     14168693                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1775254185                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1586893909                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      4167263                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3380484050                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       495296                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         2688                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       497984                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       495296                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       495296                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         7739                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           42                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         7781                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      3149458                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        17092                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        3166550                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      3149458                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      3149458                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      3149458                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        17092                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       3166550                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1514048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    152567848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       229236                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         400320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          154711452                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       290240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2818048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     90112000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       851968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma       163840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        94236096                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        23692                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      2383882                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         3594                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6255                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2417423                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4535                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        44032                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1408000                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma        13312                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         2560                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1472439                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      9627435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    970139022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1457652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2545530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             983769639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1845560                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     17919230                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    572998628                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5417442                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1041816                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            599222675                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1845560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     27546665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1543137650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5417442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1041816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1457652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2545530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1582992314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4535.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     67724.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3790369.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples     13312.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      2560.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      3599.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6253.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006384544750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3258                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3258                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4369490                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1563678                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2417427                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1472439                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2417427                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1472439                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1514                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            151016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            151028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            151021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            151007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            150977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            150997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            151008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            150955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            150956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            150936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           150998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           151040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           150996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           151005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           150976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           150996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             91994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             92019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             92017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             92029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             92012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             92045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             92039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             92050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             92056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             92037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            92085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            92056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            92004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            91995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            91990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            91998                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.63                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.07                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  79100028595                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                12079560000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            142517718595                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32741.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58991.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      3587                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2253398                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1370077                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    23                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2417404                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1472439                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8707                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2113484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   84835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   84212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   84275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1347                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    3928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2005                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   5307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    525                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    553                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    428                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 109034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 250150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 239463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 113026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  37776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  33467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  30825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  32293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  34277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  31654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  30079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  24750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  21490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  19915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  19614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  20192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  19560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  23010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  22332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  20353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  17879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  14649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  12960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  12636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  12474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  12377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  12325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  12309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  12202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  12179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  12267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  12959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  13501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  15154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  14670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  13545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  12609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  12526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  12481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  12440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  12413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  12481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  12592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   4778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   6464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   9450                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       264868                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    939.534198                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   864.000710                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   233.881496                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         6392      2.41%      2.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6189      2.34%      4.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4157      1.57%      6.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4435      1.67%      7.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4827      1.82%      9.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4396      1.66%     11.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3599      1.36%     12.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4211      1.59%     14.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       226662     85.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       264868                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3258                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     741.509208                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    946.496369                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1880     57.70%     57.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            2      0.06%     57.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            1      0.03%     57.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           10      0.31%     58.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      0.03%     58.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.03%     58.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.03%     58.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            1      0.03%     58.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      0.03%     58.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.03%     58.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            8      0.25%     58.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087          436     13.38%     71.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            2      0.06%     71.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.03%     72.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.03%     72.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1855            1      0.03%     72.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-1983            3      0.09%     72.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047           17      0.52%     72.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111          813     24.95%     97.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2239            1      0.03%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            5      0.15%     97.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135           71      2.18%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3258                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3258                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     451.941682                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    116.501983                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    492.607483                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1664     51.07%     51.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63           108      3.31%     54.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            33      1.01%     55.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            5      0.15%     55.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      0.09%     55.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            7      0.21%     55.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           15      0.46%     56.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255           25      0.77%     57.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            7      0.21%     57.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            9      0.28%     57.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            4      0.12%     57.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.03%     57.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.03%     57.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.03%     57.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.03%     57.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           34      1.04%     58.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1340     41.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3258                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              154618368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   96896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                94235264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               154711708                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             94236096                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       983.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       599.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    983.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    599.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  157263951250                       # Total gap between requests
system.mem_ctrls.avgGap                      40429.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1514048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    152471016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       229492                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       400192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       291264                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2818048                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     90110144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       851968                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma       163840                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 9627435.043570453301                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 969523292.899030447006                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1459279.575693155173                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2544716.207779770717                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1852071.559508353937                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 17919229.819440089166                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 572986826.128880858421                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5417441.573319096118                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1041815.687176749343                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        23692                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      2383882                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         3599                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6254                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4535                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        44032                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1408000                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma        13312                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         2560                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   1825280000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 140054870030                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    390493275                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    247075290                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  70783414720                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma 251637573765                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 2257255293855                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma 285581139935                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  35471400375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     77042.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58750.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    108500.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39506.76                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15608250.21                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   5714879.49                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1603164.27                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  21452910.15                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  13856015.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         130699894.274986                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         91223983.199995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          4393976325                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       2046330438.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1505538650.701121                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1362556182.261258                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     2026001064.899801                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       11556326539.089750                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         73.483656                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 105746020290                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   8507310000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  43012299710                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions               11274                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          5637                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     25911050.403583                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    147951779.253438                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         5637    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value         5750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545330500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            5637                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     67245818875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED 146060591125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2113137                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2113137                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2113137                       # number of overall hits
system.cpu.icache.overall_hits::total         2113137                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         7739                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7739                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         7739                       # number of overall misses
system.cpu.icache.overall_misses::total          7739                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    335248750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    335248750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    335248750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    335248750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2120876                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2120876                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2120876                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2120876                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003649                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003649                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003649                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003649                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43319.388810                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43319.388810                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43319.388810                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43319.388810                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         7739                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         7739                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         7739                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         7739                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    323436375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    323436375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    323436375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    323436375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003649                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003649                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003649                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003649                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41793.044967                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41793.044967                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41793.044967                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41793.044967                       # average overall mshr miss latency
system.cpu.icache.replacements                   7567                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2113137                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2113137                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         7739                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7739                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    335248750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    335248750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2120876                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2120876                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003649                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003649                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43319.388810                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43319.388810                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         7739                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         7739                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    323436375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    323436375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003649                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003649                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41793.044967                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41793.044967                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           445.811083                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11968822                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              7567                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1581.712964                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   445.811083                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.870725                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.870725                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          451                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          417                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.880859                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4249490                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4249490                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1846852                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1846852                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1846852                       # number of overall hits
system.cpu.dcache.overall_hits::total         1846852                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         8238                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           8238                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         8238                       # number of overall misses
system.cpu.dcache.overall_misses::total          8238                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    598558000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    598558000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    598558000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    598558000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1855090                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1855090                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1855090                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1855090                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004441                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004441                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004441                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004441                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72658.169459                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72658.169459                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72658.169459                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72658.169459                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4535                       # number of writebacks
system.cpu.dcache.writebacks::total              4535                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1942                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1942                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1942                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1942                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         6296                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6296                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6296                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6296                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        56800                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        56800                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    453670125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    453670125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    453670125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    453670125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    125338625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    125338625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003394                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003394                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003394                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003394                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72056.881353                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72056.881353                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72056.881353                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72056.881353                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2206.665933                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2206.665933                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   6297                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1157699                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1157699                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4237                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4237                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    320869500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    320869500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1161936                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1161936                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003647                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003647                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75730.351664                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75730.351664                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           18                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4219                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4219                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         5766                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         5766                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    313476625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    313476625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    125338625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    125338625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003631                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003631                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74301.167338                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74301.167338                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21737.534686                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21737.534686                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       689153                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         689153                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4001                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4001                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    277688500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    277688500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       693154                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       693154                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005772                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005772                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69404.773807                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69404.773807                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1924                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1924                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2077                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2077                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        51034                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        51034                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    140193500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    140193500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002996                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002996                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67498.074145                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67498.074145                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              230162                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6297                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             36.551056                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          471                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7426657                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7426657                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 213306410000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               213308583125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    464                       # Simulator instruction rate (inst/s)
host_mem_usage                               34013444                       # Number of bytes of host memory used
host_op_rate                                      477                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                158358.49                       # Real time elapsed on the host
host_tick_rate                                 993102                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    73468169                       # Number of instructions simulated
sim_ops                                      75502947                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.157266                       # Number of seconds simulated
sim_ticks                                157266075000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             77.462206                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  453731                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               585745                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               5719                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             43330                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            612957                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              66321                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           79127                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            12806                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1050168                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  172248                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12613                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     6941638                       # Number of instructions committed
system.cpu.committedOps                       7463894                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.583304                       # CPI: cycles per instruction
system.cpu.discardedOps                        124510                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            5055055                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1028171                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           465444                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         9774490                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.387101                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     5637                       # number of quiesce instructions executed
system.cpu.numCycles                         17932362                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      5637                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 5547688     74.33%     74.33% # Class of committed instruction
system.cpu.op_class_0::IntMult                  13921      0.19%     74.51% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::MemRead                1156413     15.49%     90.01% # Class of committed instruction
system.cpu.op_class_0::MemWrite                745871      9.99%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  7463894                       # Class of committed instruction
system.cpu.quiesceCycles                    233693358                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         8157872                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          343                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        13895                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         27913                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             2417050                       # Transaction distribution
system.membus.trans_dist::ReadResp            2429012                       # Transaction distribution
system.membus.trans_dist::WriteReq            1518938                       # Transaction distribution
system.membus.trans_dist::WriteResp           1518938                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4538                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9331                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2077                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2078                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           7739                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4223                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        23046                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        23046                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        23062                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        18802                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        90538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       132502                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      7758376                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      7758376                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7913924                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       495296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       495296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         2688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        46124                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       691008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       127049                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       866869                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    248264352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    248264352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               249626517                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3953619                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000093                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.009660                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3953250     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     369      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3953619                       # Request fanout histogram
system.membus.reqLayer6.occupancy         10711853595                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               6.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy           114585375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            22552937                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            22320875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           98683085                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy        15064332140                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              9.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy           38947750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       655360                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma       163840                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       819200                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0       163840                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       655360                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       819200                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0       163840                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         5120                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total       168960                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0       163840                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        20480                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total       184320                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      4167205                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1041801                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      5209006                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1041801                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      4167205                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      5209006                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      5209006                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      5209006                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     10418013                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      3308032                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      3308032                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      5240037                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      5240037                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2842                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        31400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        53452                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio          130                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          364                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio          120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio          156                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          194                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        90538                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       504368                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       139264                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        94208                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       737840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       401408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     15597588                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     16027668                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        93184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        39936                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total       133120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        51200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        92160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        14812                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total        14812                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     17096138                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         2240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         4466                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        34540                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        83996                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio          143                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          572                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio          150                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          195                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          307                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total       127049                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      8067648                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      2228224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port      1507328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total     11803200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      6422528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    249561128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    256442408                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port      1490944                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       638976                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      2129920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       819200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total      1474560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       236600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       236600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    272213737                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        28378888250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             18.0                       # Network utilization (%)
system.acctest.local_bus.numRequests         18897049                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          774                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        11000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.09                       # Average queue length
system.acctest.local_bus.maxQueueLength             7                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  22895633336                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         14.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  15174117000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          9.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma      1507328                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       458752                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       638976                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       851968                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      3457024                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       851968                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       638976                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total      1490944                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        47104                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       638976                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        26624                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       727040                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       212992                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        19968                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       232960                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      9584572                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      2917044                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4063025                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5417367                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     21982007                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5417367                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4063025                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      9480392                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      9584572                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      2917044                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      9480392                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      9480392                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     31462399                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       638976                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0      1490944                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      2129920                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       638976                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       236600                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       875576                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        19968                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0      1490944                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total      1510912                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       638976                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         7406                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       646382                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4063025                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      9480392                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       13543417                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4063025                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1504457                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5567482                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4063025                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     13543417                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1504457                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      19110899                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      2411284                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      2411284                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1467904                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1467904                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       135448                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      7583764                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        26624                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         5120                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         7420                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      7758376                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      4332096                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    242679848                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       851968                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       236600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    248264352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4802302                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4802302    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4802302                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy  11595746220                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  13524172000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          8.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    216286720                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2818048                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      6422528                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    225527296                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      5242880                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      5249600                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total     10492480                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     54071680                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        88064                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma       200704                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     54360448                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0      1310720                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma       164120                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total      1474840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1375291651                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     17918982                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     40838611                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1434049244                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     33337641                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     33380371                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     66718013                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1408629293                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     51299354                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     40838611                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1500767257                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      2228224                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    176291880                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     90112000                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       655360                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    269287464                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    102891520                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    159449128                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    262340648                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        69632                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     44072970                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2816000                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     46979082                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     25722880                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      4982794                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     30705674                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     14168498                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1120978444                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    572990710                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      4167205                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1712304857                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    654251211                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1013881271                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1668132482                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     14168498                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1775229655                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1586871981                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      4167205                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3380437338                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       495296                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         2688                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       497984                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       495296                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       495296                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         7739                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           42                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         7781                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      3149414                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        17092                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        3166506                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      3149414                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      3149414                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      3149414                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        17092                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       3166506                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1514048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    152567848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       236600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         400576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          154719072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       290432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2818048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     90112000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       851968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma       163840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        94236288                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        23692                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      2383882                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         3710                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6259                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2417543                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4538                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        44032                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1408000                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma        13312                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         2560                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1472442                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      9627302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    970125617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1504457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2547123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             983804498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1846756                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     17918982                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    572990710                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5417367                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1041801                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            599215616                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1846756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     27546284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1543116327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5417367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1041801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1504457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2547123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1583020114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4538.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     67724.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3790369.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples     13312.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      2560.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      3710.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6257.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006384544750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3258                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3258                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4369700                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1563678                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2417542                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1472442                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2417542                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1472442                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1514                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            151016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            151028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            151021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            151007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            150977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            150998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            151009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            150969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            150988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            150968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           151030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           151042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           150996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           151005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           150977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           150997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             91994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             92019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             92017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             92029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             92012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             92045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             92039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             92050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             92056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             92037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            92085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            92056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            92004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            91995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            91990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            91998                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.63                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.07                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  79103244050                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                12080140000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            142523979050                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32741.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58991.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      3587                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2253503                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1370077                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    24                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2417518                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1472442                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2113583                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   84839                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   84216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   84279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1347                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    3928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2005                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   5307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    525                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    553                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    428                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 109034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 250150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 239463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 113026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  37776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  33467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  30825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  32293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  34277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  31654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  30079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  24750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  21491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  19916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  19615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  20192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  19560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  23010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  22332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  20353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  17879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  14649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  12960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  12636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  12474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  12377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  12325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  12309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  12202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  12179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  12267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  12959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  13501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  15154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  14670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  13545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  12609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  12526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  12481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  12440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  12413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  12481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  12592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   4778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   6464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   9450                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       264884                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    939.516588                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   863.963311                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   233.907678                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         6395      2.41%      2.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6191      2.34%      4.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4158      1.57%      6.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4435      1.67%      8.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4827      1.82%      9.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4397      1.66%     11.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3600      1.36%     12.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4212      1.59%     14.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       226669     85.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       264884                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3258                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     741.509208                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    946.496369                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1880     57.70%     57.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            2      0.06%     57.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            1      0.03%     57.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           10      0.31%     58.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      0.03%     58.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.03%     58.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.03%     58.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            1      0.03%     58.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      0.03%     58.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.03%     58.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            8      0.25%     58.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087          436     13.38%     71.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            2      0.06%     71.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.03%     72.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.03%     72.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1855            1      0.03%     72.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-1983            3      0.09%     72.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047           17      0.52%     72.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111          813     24.95%     97.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2239            1      0.03%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            5      0.15%     97.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135           71      2.18%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3258                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3258                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     451.941682                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    116.501983                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    492.607483                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1664     51.07%     51.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63           108      3.31%     54.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            33      1.01%     55.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            5      0.15%     55.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      0.09%     55.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            7      0.21%     55.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           15      0.46%     56.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255           25      0.77%     57.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            7      0.21%     57.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            9      0.28%     57.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            4      0.12%     57.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.03%     57.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.03%     57.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.03%     57.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.03%     57.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           34      1.04%     58.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1340     41.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3258                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              154625792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   96896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                94235264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               154719008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             94236288                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       983.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       599.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    983.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    599.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  157266006250                       # Total gap between requests
system.mem_ctrls.avgGap                      40428.45                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1514048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    152471016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       236600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       400448                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       291264                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2818048                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     90110144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       851968                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma       163840                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 9627302.010303238407                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 969509895.888226389885                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1504456.698623654200                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2546308.859046682250                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1852045.967320033815                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 17918982.208972912282                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 572978908.515393376350                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5417366.714340648614                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1041801.291219355422                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        23692                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      2383882                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         3710                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6258                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4538                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        44032                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1408000                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma        13312                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         2560                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   1825280000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 140054870030                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    396439855                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    247389165                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  70783414720                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma 251637573765                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 2257255293855                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma 285581139935                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  35471400375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     77042.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58750.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    106857.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39531.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15597931.85                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   5714879.49                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1603164.27                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  21452910.15                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  13856015.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         130705815.374986                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         91229493.599995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        4394190937.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       2046330438.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1505575814.401121                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1362613958.886258                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     2026001752.199800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       11556648210.714750                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         73.484686                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 105746020290                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   8507520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  43014262835                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions               11274                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          5637                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     25911050.403583                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    147951779.253438                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         5637    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value         5750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545330500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            5637                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     67247992000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED 146060591125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2113897                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2113897                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2113897                       # number of overall hits
system.cpu.icache.overall_hits::total         2113897                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         7739                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7739                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         7739                       # number of overall misses
system.cpu.icache.overall_misses::total          7739                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    335291875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    335291875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    335291875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    335291875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2121636                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2121636                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2121636                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2121636                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003648                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003648                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003648                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003648                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43324.961235                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43324.961235                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43324.961235                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43324.961235                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         7739                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         7739                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         7739                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         7739                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    323477875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    323477875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    323477875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    323477875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003648                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003648                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003648                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003648                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41798.407417                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41798.407417                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41798.407417                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41798.407417                       # average overall mshr miss latency
system.cpu.icache.replacements                   7568                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2113897                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2113897                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         7739                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7739                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    335291875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    335291875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2121636                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2121636                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003648                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003648                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43324.961235                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43324.961235                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         7739                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         7739                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    323477875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    323477875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003648                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003648                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41798.407417                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41798.407417                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           445.811155                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            22183028                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              8019                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2766.308517                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   445.811155                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.870725                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.870725                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          451                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          416                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.880859                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4251011                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4251011                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1848105                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1848105                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1848105                       # number of overall hits
system.cpu.dcache.overall_hits::total         1848105                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         8242                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           8242                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         8242                       # number of overall misses
system.cpu.dcache.overall_misses::total          8242                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    599008000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    599008000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    599008000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    599008000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1856347                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1856347                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1856347                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1856347                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004440                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004440                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004440                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004440                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72677.505460                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72677.505460                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72677.505460                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72677.505460                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4538                       # number of writebacks
system.cpu.dcache.writebacks::total              4538                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1942                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1942                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1942                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1942                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         6300                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6300                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6300                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6300                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        56800                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        56800                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    454114125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    454114125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    454114125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    454114125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    125338625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    125338625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003394                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003394                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003394                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003394                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72081.607143                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72081.607143                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72081.607143                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72081.607143                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2206.665933                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2206.665933                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   6301                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1158391                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1158391                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4241                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4241                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    321319500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    321319500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1162632                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1162632                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003648                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003648                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75765.031832                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75765.031832                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           18                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4223                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4223                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         5766                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         5766                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    313920625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    313920625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    125338625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    125338625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003632                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003632                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74335.928250                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74335.928250                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21737.534686                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21737.534686                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       689714                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         689714                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4001                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4001                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    277688500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    277688500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       693715                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       693715                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005767                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005767                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69404.773807                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69404.773807                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1924                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1924                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2077                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2077                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        51034                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        51034                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    140193500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    140193500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002994                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002994                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67498.074145                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67498.074145                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1857331                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6813                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            272.615735                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          467                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7431689                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7431689                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 213308583125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
