/* SPDX-License-Identifier: GPL-2.0-or-later */
/*******************************************************************************
 *
 * CTU CAN FD IP Core
 *
 * Copyright (C) 2015-2018 Ondrej Ille <ondrej.ille@gmail.com> FEE CTU
 * Copyright (C) 2018-2020 Ondrej Ille <ondrej.ille@gmail.com> self-funded
 * Copyright (C) 2018-2019 Martin Jerabek <martin.jerabek01@gmail.com> FEE CTU
 * Copyright (C) 2018-2020 Pavel Pisa <pisa@cmp.felk.cvut.cz> FEE CTU/self-funded
 *
 * Project advisors:
 *     Jiri Novak <jnovak@fel.cvut.cz>
 *     Pavel Pisa <pisa@cmp.felk.cvut.cz>
 *
 * Department of Measurement         (http://meas.fel.cvut.cz/)
 * Faculty of Electrical Engineering (http://www.fel.cvut.cz)
 * Czech Technical University        (http://www.cvut.cz/)
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 ******************************************************************************/

/* This file is autogenerated, DO NOT EDIT! */

#ifndef __CTU_CAN_FD_CAN_FD_REGISTER_MAP__
#define __CTU_CAN_FD_CAN_FD_REGISTER_MAP__

#include <linux/bits.h>

/* Control_registers memory region */

/*  DEVICE_ID VERSION registers */
#define CTUCANFD_REG_DEVICE_ID 0X0
#define CTUCANFD_REG_DEVICE_ID_DEVICE_ID GEN_MASK(15, 0)
#define CTUCANFD_REG_DEVICE_ID_VER_MINOR GEN_MASK(23, 16)
#define CTUCANFD_REG_DEVICE_ID_VER_MAJOR GEN_MASK(31, 24)

/*  MODE SETTINGS registers */
#define CTUCANFD_REG_MODE 0X4
#define CTUCANFD_REG_MODE_RST BIT(0)
#define CTUCANFD_REG_MODE_BMM BIT(1)
#define CTUCANFD_REG_MODE_STM BIT(2)
#define CTUCANFD_REG_MODE_AFM BIT(3)
#define CTUCANFD_REG_MODE_FDE BIT(4)
#define CTUCANFD_REG_MODE_ROM BIT(6)
#define CTUCANFD_REG_MODE_ACF BIT(7)
#define CTUCANFD_REG_MODE_TSTM BIT(8)
#define CTUCANFD_REG_MODE_RTRLE BIT(16)
#define CTUCANFD_REG_MODE_RTRTH GEN_MASK(20, 17)
#define CTUCANFD_REG_MODE_ILBP BIT(21)
#define CTUCANFD_REG_MODE_ENA BIT(22)
#define CTUCANFD_REG_MODE_NISOFD BIT(23)
#define CTUCANFD_REG_MODE_PEX BIT(24)
#define CTUCANFD_REG_MODE_TBFBO BIT(25)
#define CTUCANFD_REG_MODE_FDRF BIT(26)

/*  STATUS registers */
#define CTUCANFD_REG_STATUS 0X8
#define CTUCANFD_REG_STATUS_RXNE BIT(0)
#define CTUCANFD_REG_STATUS_DOR BIT(1)
#define CTUCANFD_REG_STATUS_TXNF BIT(2)
#define CTUCANFD_REG_STATUS_EFT BIT(3)
#define CTUCANFD_REG_STATUS_RXS BIT(4)
#define CTUCANFD_REG_STATUS_TXS BIT(5)
#define CTUCANFD_REG_STATUS_EWL BIT(6)
#define CTUCANFD_REG_STATUS_IDLE BIT(7)
#define CTUCANFD_REG_STATUS_PEXS BIT(8)
#define CTUCANFD_REG_STATUS_STCNT BIT(16)
#define CTUCANFD_REG_STATUS_STRGS BIT(17)

/*  COMMAND registers */
#define CTUCANFD_REG_COMMAND 0XC
#define CTUCANFD_REG_COMMAND_RRB BIT(2)
#define CTUCANFD_REG_COMMAND_CDO BIT(3)
#define CTUCANFD_REG_COMMAND_ERCRST BIT(4)
#define CTUCANFD_REG_COMMAND_RXFCRST BIT(5)
#define CTUCANFD_REG_COMMAND_TXFCRST BIT(6)
#define CTUCANFD_REG_COMMAND_CPEXS BIT(7)

/*  INT_STAT registers */
#define CTUCANFD_REG_INT_STAT 0X10
#define CTUCANFD_REG_INT_STAT_RXI BIT(0)
#define CTUCANFD_REG_INT_STAT_TXI BIT(1)
#define CTUCANFD_REG_INT_STAT_EWLI BIT(2)
#define CTUCANFD_REG_INT_STAT_DOI BIT(3)
#define CTUCANFD_REG_INT_STAT_FCSI BIT(4)
#define CTUCANFD_REG_INT_STAT_ALI BIT(5)
#define CTUCANFD_REG_INT_STAT_BEI BIT(6)
#define CTUCANFD_REG_INT_STAT_OFI BIT(7)
#define CTUCANFD_REG_INT_STAT_RXFI BIT(8)
#define CTUCANFD_REG_INT_STAT_BSI BIT(9)
#define CTUCANFD_REG_INT_STAT_RBNEI BIT(10)
#define CTUCANFD_REG_INT_STAT_TXBHCI BIT(11)

/*  INT_ENA_SET registers */
#define CTUCANFD_REG_INT_ENA_SET 0X14
#define CTUCANFD_REG_INT_ENA_SET_INT_ENA_SET GEN_MASK(11, 0)

/*  INT_ENA_CLR registers */
#define CTUCANFD_REG_INT_ENA_CLR 0X18
#define CTUCANFD_REG_INT_ENA_CLR_INT_ENA_CLR GEN_MASK(11, 0)

/*  INT_MASK_SET registers */
#define CTUCANFD_REG_INT_MASK_SET 0X1C
#define CTUCANFD_REG_INT_MASK_SET_INT_MASK_SET GEN_MASK(11, 0)

/*  INT_MASK_CLR registers */
#define CTUCANFD_REG_INT_MASK_CLR 0X20
#define CTUCANFD_REG_INT_MASK_CLR_INT_MASK_CLR GEN_MASK(11, 0)

/*  BTR registers */
#define CTUCANFD_REG_BTR 0X24
#define CTUCANFD_REG_BTR_PROP GEN_MASK(6, 0)
#define CTUCANFD_REG_BTR_PH1 GEN_MASK(12, 7)
#define CTUCANFD_REG_BTR_PH2 GEN_MASK(18, 13)
#define CTUCANFD_REG_BTR_BRP GEN_MASK(26, 19)
#define CTUCANFD_REG_BTR_SJW GEN_MASK(31, 27)

/*  BTR_FD registers */
#define CTUCANFD_REG_BTR_FD 0X28
#define CTUCANFD_REG_BTR_FD_PROP_FD GEN_MASK(5, 0)
#define CTUCANFD_REG_BTR_FD_PH1_FD GEN_MASK(11, 7)
#define CTUCANFD_REG_BTR_FD_PH2_FD GEN_MASK(17, 13)
#define CTUCANFD_REG_BTR_FD_BRP_FD GEN_MASK(26, 19)
#define CTUCANFD_REG_BTR_FD_SJW_FD GEN_MASK(31, 27)

/*  EWL ERP FAULT_STATE registers */
#define CTUCANFD_REG_EWL 0X2C
#define CTUCANFD_REG_EWL_EW_LIMIT GEN_MASK(7, 0)
#define CTUCANFD_REG_EWL_ERP_LIMIT GEN_MASK(15, 8)
#define CTUCANFD_REG_EWL_ERA BIT(16)
#define CTUCANFD_REG_EWL_ERP BIT(17)
#define CTUCANFD_REG_EWL_BOF BIT(18)

/*  REC TEC registers */
#define CTUCANFD_REG_REC 0X30
#define CTUCANFD_REG_REC_REC_VAL GEN_MASK(8, 0)
#define CTUCANFD_REG_REC_TEC_VAL GEN_MASK(24, 16)

/*  ERR_NORM ERR_FD registers */
#define CTUCANFD_REG_ERR_NORM 0X34
#define CTUCANFD_REG_ERR_NORM_ERR_NORM_VAL GEN_MASK(15, 0)
#define CTUCANFD_REG_ERR_NORM_ERR_FD_VAL GEN_MASK(31, 16)

/*  CTR_PRES registers */
#define CTUCANFD_REG_CTR_PRES 0X38
#define CTUCANFD_REG_CTR_PRES_CTPV GEN_MASK(8, 0)
#define CTUCANFD_REG_CTR_PRES_PTX BIT(9)
#define CTUCANFD_REG_CTR_PRES_PRX BIT(10)
#define CTUCANFD_REG_CTR_PRES_ENORM BIT(11)
#define CTUCANFD_REG_CTR_PRES_EFD BIT(12)

/*  FILTER_A_MASK registers */
#define CTUCANFD_REG_FILTER_A_MASK 0X3C
#define CTUCANFD_REG_FILTER_A_MASK_BIT_MASK_A_VAL GEN_MASK(28, 0)

/*  FILTER_A_VAL registers */
#define CTUCANFD_REG_FILTER_A_VAL 0X40
#define CTUCANFD_REG_FILTER_A_VAL_BIT_VAL_A_VAL GEN_MASK(28, 0)

/*  FILTER_B_MASK registers */
#define CTUCANFD_REG_FILTER_B_MASK 0X44
#define CTUCANFD_REG_FILTER_B_MASK_BIT_MASK_B_VAL GEN_MASK(28, 0)

/*  FILTER_B_VAL registers */
#define CTUCANFD_REG_FILTER_B_VAL 0X48
#define CTUCANFD_REG_FILTER_B_VAL_BIT_VAL_B_VAL GEN_MASK(28, 0)

/*  FILTER_C_MASK registers */
#define CTUCANFD_REG_FILTER_C_MASK 0X4C
#define CTUCANFD_REG_FILTER_C_MASK_BIT_MASK_C_VAL GEN_MASK(28, 0)

/*  FILTER_C_VAL registers */
#define CTUCANFD_REG_FILTER_C_VAL 0X50
#define CTUCANFD_REG_FILTER_C_VAL_BIT_VAL_C_VAL GEN_MASK(28, 0)

/*  FILTER_RAN_LOW registers */
#define CTUCANFD_REG_FILTER_RAN_LOW 0X54
#define CTUCANFD_REG_FILTER_RAN_LOW_BIT_RAN_LOW_VAL GEN_MASK(28, 0)

/*  FILTER_RAN_HIGH registers */
#define CTUCANFD_REG_FILTER_RAN_HIGH 0X58
#define CTUCANFD_REG_FILTER_RAN_HIGH_BIT_RAN_HIGH_VAL GEN_MASK(28, 0)

/*  FILTER_CONTROL FILTER_STATUS registers */
#define CTUCANFD_REG_FILTER_CONTROL 0X5C
#define CTUCANFD_REG_FILTER_CONTROL_FANB BIT(0)
#define CTUCANFD_REG_FILTER_CONTROL_FANE BIT(1)
#define CTUCANFD_REG_FILTER_CONTROL_FAFB BIT(2)
#define CTUCANFD_REG_FILTER_CONTROL_FAFE BIT(3)
#define CTUCANFD_REG_FILTER_CONTROL_FBNB BIT(4)
#define CTUCANFD_REG_FILTER_CONTROL_FBNE BIT(5)
#define CTUCANFD_REG_FILTER_CONTROL_FBFB BIT(6)
#define CTUCANFD_REG_FILTER_CONTROL_FBFE BIT(7)
#define CTUCANFD_REG_FILTER_CONTROL_FCNB BIT(8)
#define CTUCANFD_REG_FILTER_CONTROL_FCNE BIT(9)
#define CTUCANFD_REG_FILTER_CONTROL_FCFB BIT(10)
#define CTUCANFD_REG_FILTER_CONTROL_FCFE BIT(11)
#define CTUCANFD_REG_FILTER_CONTROL_FRNB BIT(12)
#define CTUCANFD_REG_FILTER_CONTROL_FRNE BIT(13)
#define CTUCANFD_REG_FILTER_CONTROL_FRFB BIT(14)
#define CTUCANFD_REG_FILTER_CONTROL_FRFE BIT(15)
#define CTUCANFD_REG_FILTER_CONTROL_SFA BIT(16)
#define CTUCANFD_REG_FILTER_CONTROL_SFB BIT(17)
#define CTUCANFD_REG_FILTER_CONTROL_SFC BIT(18)
#define CTUCANFD_REG_FILTER_CONTROL_SFR BIT(19)

/*  RX_MEM_INFO registers */
#define CTUCANFD_REG_RX_MEM_INFO 0X60
#define CTUCANFD_REG_RX_MEM_INFO_RX_BUFF_SIZE GEN_MASK(12, 0)
#define CTUCANFD_REG_RX_MEM_INFO_RX_MEM_FREE GEN_MASK(28, 16)

/*  RX_POINTERS registers */
#define CTUCANFD_REG_RX_POINTERS 0X64
#define CTUCANFD_REG_RX_POINTERS_RX_WPP GEN_MASK(11, 0)
#define CTUCANFD_REG_RX_POINTERS_RX_RPP GEN_MASK(27, 16)

/*  RX_STATUS RX_SETTINGS registers */
#define CTUCANFD_REG_RX_STATUS 0X68
#define CTUCANFD_REG_RX_STATUS_RXE BIT(0)
#define CTUCANFD_REG_RX_STATUS_RXF BIT(1)
#define CTUCANFD_REG_RX_STATUS_RXMOF BIT(2)
#define CTUCANFD_REG_RX_STATUS_RXFRC GEN_MASK(14, 4)
#define CTUCANFD_REG_RX_STATUS_RTSOP BIT(16)

/*  RX_DATA registers */
#define CTUCANFD_REG_RX_DATA 0X6C
#define CTUCANFD_REG_RX_DATA_RX_DATA GEN_MASK(31, 0)

/*  TX_STATUS registers */
#define CTUCANFD_REG_TX_STATUS 0X70
#define CTUCANFD_REG_TX_STATUS_TX1S GEN_MASK(3, 0)
#define CTUCANFD_REG_TX_STATUS_TX2S GEN_MASK(7, 4)
#define CTUCANFD_REG_TX_STATUS_TX3S GEN_MASK(11, 8)
#define CTUCANFD_REG_TX_STATUS_TX4S GEN_MASK(15, 12)
#define CTUCANFD_REG_TX_STATUS_TX5S GEN_MASK(19, 16)
#define CTUCANFD_REG_TX_STATUS_TX6S GEN_MASK(23, 20)
#define CTUCANFD_REG_TX_STATUS_TX7S GEN_MASK(27, 24)
#define CTUCANFD_REG_TX_STATUS_TX8S GEN_MASK(31, 28)

/*  TX_COMMAND TXTB_INFO registers */
#define CTUCANFD_REG_TX_COMMAND 0X74
#define CTUCANFD_REG_TX_COMMAND_TXCE BIT(0)
#define CTUCANFD_REG_TX_COMMAND_TXCR BIT(1)
#define CTUCANFD_REG_TX_COMMAND_TXCA BIT(2)
#define CTUCANFD_REG_TX_COMMAND_TXB1 BIT(8)
#define CTUCANFD_REG_TX_COMMAND_TXB2 BIT(9)
#define CTUCANFD_REG_TX_COMMAND_TXB3 BIT(10)
#define CTUCANFD_REG_TX_COMMAND_TXB4 BIT(11)
#define CTUCANFD_REG_TX_COMMAND_TXB5 BIT(12)
#define CTUCANFD_REG_TX_COMMAND_TXB6 BIT(13)
#define CTUCANFD_REG_TX_COMMAND_TXB7 BIT(14)
#define CTUCANFD_REG_TX_COMMAND_TXB8 BIT(15)
#define CTUCANFD_REG_TX_COMMAND_TXT_BUFFER_COUNT GEN_MASK(19, 16)

/*  TX_PRIORITY registers */
#define CTUCANFD_REG_TX_PRIORITY 0X78
#define CTUCANFD_REG_TX_PRIORITY_TXT1P GEN_MASK(2, 0)
#define CTUCANFD_REG_TX_PRIORITY_TXT2P GEN_MASK(6, 4)
#define CTUCANFD_REG_TX_PRIORITY_TXT3P GEN_MASK(10, 8)
#define CTUCANFD_REG_TX_PRIORITY_TXT4P GEN_MASK(14, 12)
#define CTUCANFD_REG_TX_PRIORITY_TXT5P GEN_MASK(18, 16)
#define CTUCANFD_REG_TX_PRIORITY_TXT6P GEN_MASK(22, 20)
#define CTUCANFD_REG_TX_PRIORITY_TXT7P GEN_MASK(26, 24)
#define CTUCANFD_REG_TX_PRIORITY_TXT8P GEN_MASK(30, 28)

/*  ERR_CAPT RETR_CTR ALC registers */
#define CTUCANFD_REG_ERR_CAPT 0X7C
#define CTUCANFD_REG_ERR_CAPT_ERR_POS GEN_MASK(4, 0)
#define CTUCANFD_REG_ERR_CAPT_ERR_TYPE GEN_MASK(7, 5)
#define CTUCANFD_REG_ERR_CAPT_RETR_CTR_VAL GEN_MASK(11, 8)
#define CTUCANFD_REG_ERR_CAPT_ALC_BIT GEN_MASK(20, 16)
#define CTUCANFD_REG_ERR_CAPT_ALC_ID_FIELD GEN_MASK(23, 21)

/*  TRV_DELAY SSP_CFG registers */
#define CTUCANFD_REG_TRV_DELAY 0X80
#define CTUCANFD_REG_TRV_DELAY_TRV_DELAY_VALUE GEN_MASK(6, 0)
#define CTUCANFD_REG_TRV_DELAY_SSP_OFFSET GEN_MASK(23, 16)
#define CTUCANFD_REG_TRV_DELAY_SSP_SRC GEN_MASK(25, 24)

/*  RX_FR_CTR registers */
#define CTUCANFD_REG_RX_FR_CTR 0X84
#define CTUCANFD_REG_RX_FR_CTR_RX_FR_CTR_VAL GEN_MASK(31, 0)

/*  TX_FR_CTR registers */
#define CTUCANFD_REG_TX_FR_CTR 0X88
#define CTUCANFD_REG_TX_FR_CTR_TX_FR_CTR_VAL GEN_MASK(31, 0)

/*  DEBUG_REGISTER registers */
#define CTUCANFD_REG_DEBUG_REGISTER 0X8C
#define CTUCANFD_REG_DEBUG_REGISTER_STUFF_COUNT GEN_MASK(2, 0)
#define CTUCANFD_REG_DEBUG_REGISTER_DESTUFF_COUNT GEN_MASK(5, 3)
#define CTUCANFD_REG_DEBUG_REGISTER_PC_ARB BIT(6)
#define CTUCANFD_REG_DEBUG_REGISTER_PC_CON BIT(7)
#define CTUCANFD_REG_DEBUG_REGISTER_PC_DAT BIT(8)
#define CTUCANFD_REG_DEBUG_REGISTER_PC_STC BIT(9)
#define CTUCANFD_REG_DEBUG_REGISTER_PC_CRC BIT(10)
#define CTUCANFD_REG_DEBUG_REGISTER_PC_CRCD BIT(11)
#define CTUCANFD_REG_DEBUG_REGISTER_PC_ACK BIT(12)
#define CTUCANFD_REG_DEBUG_REGISTER_PC_ACKD BIT(13)
#define CTUCANFD_REG_DEBUG_REGISTER_PC_EOF BIT(14)
#define CTUCANFD_REG_DEBUG_REGISTER_PC_INT BIT(15)
#define CTUCANFD_REG_DEBUG_REGISTER_PC_SUSP BIT(16)
#define CTUCANFD_REG_DEBUG_REGISTER_PC_OVR BIT(17)
#define CTUCANFD_REG_DEBUG_REGISTER_PC_SOF BIT(18)

/*  YOLO_REG registers */
#define CTUCANFD_REG_YOLO_REG 0X90
#define CTUCANFD_REG_YOLO_REG_YOLO_VAL GEN_MASK(31, 0)

/*  TIMESTAMP_LOW registers */
#define CTUCANFD_REG_TIMESTAMP_LOW 0X94
#define CTUCANFD_REG_TIMESTAMP_LOW_TIMESTAMP_LOW GEN_MASK(31, 0)

/*  TIMESTAMP_HIGH registers */
#define CTUCANFD_REG_TIMESTAMP_HIGH 0X98
#define CTUCANFD_REG_TIMESTAMP_HIGH_TIMESTAMP_HIGH GEN_MASK(31, 0)

#endif
