Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Thu Jan  4 17:26:15 2018
| Host         : LAPTOP-QH5RPP8J running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MIPS_CPU_control_sets_placed.rpt
| Design       : MIPS_CPU
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    51 |
| Unused register locations in slices containing registers |   122 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             435 |          157 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             348 |          141 |
| Yes          | No                    | No                     |              17 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             838 |          377 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+---------------------------------------------+------------------------------------------------+------------------+----------------+
|                Clock Signal                |                Enable Signal                |                Set/Reset Signal                | Slice Load Count | Bel Load Count |
+--------------------------------------------+---------------------------------------------+------------------------------------------------+------------------+----------------+
|  MEM_CONTROLL_0/leds_OBUF[1]               |                                             |                                                |                1 |              1 |
|  MEM_to_WB_0/cause_o_reg[4]_0              |                                             | CP0_REG_0/AR[0]                                |                1 |              1 |
|  SERIAL_CONTROLL_0/TxD_start_reg_i_1_n_11  |                                             | MEM_CONTROLL_0/AS[0]                           |                1 |              1 |
|  MEM_CONTROLL_0/inst_pause_o_reg_i_2_n_11  |                                             | CP0_REG_0/AR[0]                                |                1 |              1 |
|  MEM_CONTROLL_0/mem_pause_o_reg_i_2_n_11   |                                             | CP0_REG_0/AR[0]                                |                1 |              1 |
|  CLOCK/inst/clk_out1                       | SERIAL_RECEIVER/tickgen/OversamplingTick    |                                                |                1 |              1 |
|  MEM_CONTROLL_0/state_reg[1]_i_2_n_11      |                                             |                                                |                2 |              2 |
|  CLOCK/inst/clk_out1                       | EX_to_MEM_0/cause_o_reg[2][0]               | CP0_REG_0/AR[0]                                |                1 |              4 |
|  CLOCK/inst/clk_out1                       | SERIAL_TRANSMITTER//i__n_11                 |                                                |                2 |              4 |
|  CLOCK/inst/clk_out1                       | MEM_to_WB_0/cause_o_reg[22][0]              | CP0_REG_0/AR[0]                                |                2 |              4 |
|  CLOCK/inst/clk_out1                       | SERIAL_RECEIVER/tickgen/E[0]                |                                                |                1 |              4 |
|  ID_to_EX_0/reg_wt_data_o_reg[22][0]       |                                             |                                                |                2 |              5 |
|  CLOCK/inst/clk_out1                       | SERIAL_TRANSMITTER/tickgen/TxD_shift_reg[1] | SERIAL_TRANSMITTER/TxD_shift[5]_i_1_n_11       |                1 |              5 |
|  MEM_CONTROLL_0/inst_o_reg[7][0]           |                                             |                                                |                3 |              8 |
|  SERIAL_RECEIVER/RxD_data_ready            |                                             |                                                |                2 |              8 |
|  CLOCK/inst/clk_out1                       | SERIAL_RECEIVER/tickgen/RxD_data_reg[0][0]  |                                                |                1 |              8 |
|  CLOCK/inst/clk_out1                       |                                             | SERIAL_TRANSMITTER/Acc_reg[1]                  |                5 |             16 |
|  MEM_CONTROLL_0/ram1_addr_o[0][0]          |                                             |                                                |                6 |             20 |
|  MEM_CONTROLL_0/ram2_addr_o[0]_0[0]        |                                             |                                                |                8 |             20 |
|  MEM_CONTROLL_0/ram2_addr_o[0][0]          |                                             |                                                |                6 |             20 |
|  CLOCK/inst/clk_out1                       |                                             |                                                |               11 |             27 |
|  CLOCK/inst/clk_out1                       | MEM_to_WB_0/status_o_reg[2]                 | CP0_REG_0/AR[0]                                |                9 |             31 |
|  MEM_CONTROLL_0/inst_o_reg[0]_3[0]         |                                             |                                                |                9 |             32 |
|  MEM_CONTROLL_0/inst_o_reg[0]_4[0]         |                                             |                                                |               10 |             32 |
|  MEM_CONTROLL_0/inst_o_reg[31]_3[0]        |                                             |                                                |               11 |             32 |
|  n_1_116_BUFG                              |                                             | CP0_REG_0/AR[0]                                |               12 |             32 |
|  IF_to_ID_0/E[0]                           |                                             |                                                |               13 |             32 |
|  MEM_CONTROLL_0/inst_o_reg[0]_2[0]         |                                             |                                                |               11 |             32 |
|  MEM_CONTROLL_0/data_o_reg[31]_i_2__0_n_11 |                                             | MEM_CONTROLL_0/data_o_reg[31]_i_3__1_n_11      |               12 |             32 |
|  CLOCK/inst/clk_out1                       | EX_to_MEM_0/E[0]                            | PC_0/p_0_in                                    |               10 |             32 |
|  leds_OBUF_BUFG[31]                        |                                             | MEM_CONTROLL_0/AS[0]                           |                9 |             32 |
|  n_10_2584_BUFG                            |                                             |                                                |                8 |             32 |
|  n_4_3597_BUFG                             |                                             | CP0_REG_0/AR[0]                                |               11 |             32 |
|  n_5_2195_BUFG                             |                                             |                                                |               11 |             32 |
|  CLOCK/inst/clk_out1                       | MEM_to_WB_0/compare_o_reg[31][0]            | CP0_REG_0/AR[0]                                |               10 |             32 |
|  CLOCK/inst/clk_out1                       | MEM_to_WB_0/epc_o_reg[31]_0[0]              | CP0_REG_0/AR[0]                                |               17 |             32 |
|  n_6_2331_BUFG                             |                                             | CP0_REG_0/AR[0]                                |               10 |             32 |
|  n_7_2435_BUFG                             |                                             | CP0_REG_0/AR[0]                                |               12 |             32 |
|  n_8_2843_BUFG                             |                                             | CP0_REG_0/AR[0]                                |               28 |             32 |
|  n_9_114_BUFG                              |                                             | CP0_REG_0/AR[0]                                |               10 |             32 |
|  n_3_2662_BUFG                             |                                             |                                                |               16 |             33 |
|  n_2_2654_BUFG                             |                                             |                                                |               15 |             33 |
|  CLOCK/inst/clk_out1                       |                                             | CP0_REG_0/AR[0]                                |               10 |             34 |
|  CLOCK/inst/locked                         |                                             |                                                |               12 |             34 |
|  n_0_2433_BUFG                             |                                             | MEM_CONTROLL_0/ce_o_reg_i_2_n_11               |               18 |             38 |
|  CLOCK/inst/clk_out1                       | MEM_to_WB_0/hilo_en_to_hilo                 | CP0_REG_0/AR[0]                                |               41 |             64 |
|  CLOCK/inst/clk_out1                       | EX_to_MEM_0/pc_o_reg[31]_3[0]               | EX_to_MEM_0/SR[0]                              |               29 |             64 |
|  CLOCK/inst/clk_out1                       | MEM_to_WB_0/p_0_in2_out                     |                                                |               12 |             96 |
|  CLOCK/inst/clk_out1                       | MEM_CONTROLL_0/wb_cp0_reg_data_o_reg[0][0]  | EX_to_MEM_0/wb_cp0_reg_data_o_reg[0]           |               66 |            141 |
|  CLOCK/inst/clk_out1                       | EX_to_MEM_0/pc_o_reg[31]_3[0]               | EX_to_MEM_0/current_inst_address_o_reg[0]_0[0] |               77 |            183 |
|  CLOCK/inst/clk_out1                       | MEM_CONTROLL_0/reg_wt_en_o_reg[0]           | EX_to_MEM_0/reg_wt_en_o_i_1__1_n_11            |              114 |            246 |
+--------------------------------------------+---------------------------------------------+------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     6 |
| 2      |                     1 |
| 4      |                     4 |
| 5      |                     2 |
| 8      |                     3 |
| 16+    |                    35 |
+--------+-----------------------+


