###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Wed Nov 30 20:25:04 2022
#  Design:            Integrator
#  Command:           timeDesign -signoff -hold -pathReports -slackReports -numPaths 50 -prefix Integrator_signOff -outDir ../Reports/timingReports
###############################################################
Path 1: MET Hold Check with Pin Delay1_out1_reg[3]/C 
Endpoint:   Delay1_out1_reg[3]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[3]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.008
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.003
  Arrival Time                  2.011
  Slack Time                    0.009
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    |  Delay | Arrival | Required | 
     |                      |       |               |            |        |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+--------+---------+----------| 
     | clk                  |   ^   | clk           |            |        |   0.000 |   -0.009 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   | -0.000 |  -0.000 |   -0.009 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   |  0.448 |   0.447 |    0.439 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0    | IN_5VX16   |  0.002 |   0.450 |    0.441 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0    | IN_5VX16   |  0.514 |   0.964 |    0.956 | 
     | Delay_out1_reg[3]/C  |   ^   | clk__L2_N0    | DFRRQ_5VX1 |  0.003 |   0.967 |    0.959 | 
     | Delay_out1_reg[3]/Q  |   v   | Delay_out1[3] | DFRRQ_5VX1 |  1.044 |   2.011 |    2.003 | 
     | Delay1_out1_reg[3]/D |   v   | Delay_out1[3] | DFRRQ_5VX1 |  0.000 |   2.011 |    2.003 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.009 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.009 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.474 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.469 |    0.478 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.535 |   1.004 |    1.013 | 
     | Delay1_out1_reg[3]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.004 |   1.008 |    1.017 | 
     +-------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin Delay1_out1_reg[4]/C 
Endpoint:   Delay1_out1_reg[4]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[4]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.008
+ Hold                         -0.009
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.999
  Arrival Time                  2.018
  Slack Time                    0.019
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    |  Delay | Arrival | Required | 
     |                      |       |               |            |        |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+--------+---------+----------| 
     | clk                  |   ^   | clk           |            |        |   0.000 |   -0.019 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   | -0.000 |  -0.000 |   -0.019 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   |  0.448 |   0.447 |    0.429 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0    | IN_5VX16   |  0.004 |   0.451 |    0.432 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2    | IN_5VX16   |  0.506 |   0.957 |    0.939 | 
     | Delay_out1_reg[4]/C  |   ^   | clk__L2_N2    | DFRRQ_5VX1 |  0.004 |   0.962 |    0.943 | 
     | Delay_out1_reg[4]/Q  |   v   | Delay_out1[4] | DFRRQ_5VX1 |  1.077 |   2.038 |    2.020 | 
     | Delay1_out1_reg[4]/D |   v   | Delay_out1[4] | DFRRQ_5VX1 | -0.021 |   2.018 |    1.999 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.019 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.019 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.485 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.469 |    0.488 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.535 |   1.004 |    1.023 | 
     | Delay1_out1_reg[4]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.004 |   1.008 |    1.027 | 
     +-------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin Delay1_out1_reg[10]/C 
Endpoint:   Delay1_out1_reg[10]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[10]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.013
+ Hold                         -0.019
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.994
  Arrival Time                  2.067
  Slack Time                    0.073
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    |  Delay | Arrival | Required | 
     |                       |       |                |            |        |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+--------+---------+----------| 
     | clk                   |   ^   | clk            |            |        |   0.000 |   -0.073 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | -0.000 |  -0.000 |   -0.073 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   |  0.448 |   0.447 |    0.375 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0     | IN_5VX16   |  0.004 |   0.451 |    0.378 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2     | IN_5VX16   |  0.506 |   0.957 |    0.885 | 
     | Delay_out1_reg[10]/C  |   ^   | clk__L2_N2     | DFRRQ_5VX1 |  0.004 |   0.962 |    0.889 | 
     | Delay_out1_reg[10]/Q  |   v   | Delay_out1[10] | DFRRQ_5VX1 |  1.151 |   2.112 |    2.039 | 
     | Delay1_out1_reg[10]/D |   v   | Delay_out1[10] | DFRRQ_5VX1 | -0.045 |   2.067 |    1.994 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.073 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.073 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.539 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.471 |    0.544 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2 | IN_5VX16   | 0.537 |   1.008 |    1.081 | 
     | Delay1_out1_reg[10]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.005 |   1.013 |    1.086 | 
     +--------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin Delay1_out1_reg[2]/C 
Endpoint:   Delay1_out1_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[2]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.007
+ Hold                         -0.015
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.993
  Arrival Time                  2.068
  Slack Time                    0.075
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    |  Delay | Arrival | Required | 
     |                      |       |               |            |        |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+--------+---------+----------| 
     | clk                  |   ^   | clk           |            |        |   0.000 |   -0.075 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   | -0.000 |  -0.000 |   -0.075 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   |  0.448 |   0.447 |    0.372 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0    | IN_5VX16   |  0.002 |   0.450 |    0.375 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0    | IN_5VX16   |  0.514 |   0.964 |    0.889 | 
     | Delay_out1_reg[2]/C  |   ^   | clk__L2_N0    | DFRRQ_5VX1 |  0.003 |   0.967 |    0.892 | 
     | Delay_out1_reg[2]/Q  |   v   | Delay_out1[2] | DFRRQ_5VX1 |  1.121 |   2.088 |    2.013 | 
     | Delay1_out1_reg[2]/D |   v   | Delay_out1[2] | DFRRQ_5VX1 | -0.020 |   2.068 |    1.993 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.075 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.075 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.541 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.469 |    0.544 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.535 |   1.004 |    1.079 | 
     | Delay1_out1_reg[2]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.003 |   1.007 |    1.082 | 
     +-------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin Delay1_out1_reg[12]/C 
Endpoint:   Delay1_out1_reg[12]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[12]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.016
+ Hold                         -0.020
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.996
  Arrival Time                  2.073
  Slack Time                    0.077
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    |  Delay | Arrival | Required | 
     |                       |       |                |            |        |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+--------+---------+----------| 
     | clk                   |   ^   | clk            |            |        |   0.000 |   -0.077 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | -0.000 |  -0.000 |   -0.077 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   |  0.448 |   0.447 |    0.371 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0     | IN_5VX16   |  0.004 |   0.451 |    0.374 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2     | IN_5VX16   |  0.506 |   0.957 |    0.881 | 
     | Delay_out1_reg[12]/C  |   ^   | clk__L2_N2     | DFRRQ_5VX1 |  0.004 |   0.962 |    0.885 | 
     | Delay_out1_reg[12]/Q  |   v   | Delay_out1[12] | DFRRQ_5VX1 |  1.159 |   2.120 |    2.044 | 
     | Delay1_out1_reg[12]/D |   v   | Delay_out1[12] | DFRRQ_5VX1 | -0.048 |   2.073 |    1.996 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.077 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.077 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.542 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.471 |    0.548 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2 | IN_5VX16   | 0.537 |   1.008 |    1.084 | 
     | Delay1_out1_reg[12]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.008 |   1.016 |    1.093 | 
     +--------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin Delay1_out1_reg[7]/C 
Endpoint:   Delay1_out1_reg[7]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.014
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.980
  Arrival Time                  2.155
  Slack Time                    0.175
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    |  Delay | Arrival | Required | 
     |                      |       |               |            |        |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+--------+---------+----------| 
     | clk                  |   ^   | clk           |            |        |   0.000 |   -0.175 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   | -0.000 |  -0.000 |   -0.175 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   |  0.448 |   0.447 |    0.272 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0    | IN_5VX16   |  0.004 |   0.451 |    0.276 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2    | IN_5VX16   |  0.506 |   0.957 |    0.782 | 
     | Delay_out1_reg[7]/C  |   ^   | clk__L2_N2    | DFRRQ_5VX1 |  0.004 |   0.962 |    0.787 | 
     | Delay_out1_reg[7]/Q  |   v   | Delay_out1[7] | DFRRQ_5VX1 |  1.259 |   2.220 |    2.045 | 
     | Delay1_out1_reg[7]/D |   v   | Delay_out1[7] | DFRRQ_5VX1 | -0.065 |   2.155 |    1.980 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.175 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.175 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.641 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.471 |    0.646 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   | 0.537 |   1.008 |    1.183 | 
     | Delay1_out1_reg[7]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.006 |   1.014 |    1.189 | 
     +-------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin Delay1_out1_reg[5]/C 
Endpoint:   Delay1_out1_reg[5]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[5]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.008
+ Hold                         -0.034
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.974
  Arrival Time                  2.193
  Slack Time                    0.219
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    |  Delay | Arrival | Required | 
     |                      |       |               |            |        |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+--------+---------+----------| 
     | clk                  |   ^   | clk           |            |        |   0.000 |   -0.219 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   | -0.000 |  -0.000 |   -0.220 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   |  0.448 |   0.447 |    0.228 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0    | IN_5VX16   |  0.004 |   0.451 |    0.231 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2    | IN_5VX16   |  0.506 |   0.957 |    0.738 | 
     | Delay_out1_reg[5]/C  |   ^   | clk__L2_N2    | DFRRQ_5VX1 |  0.004 |   0.962 |    0.742 | 
     | Delay_out1_reg[5]/Q  |   v   | Delay_out1[5] | DFRRQ_5VX1 |  1.266 |   2.227 |    2.008 | 
     | Delay1_out1_reg[5]/D |   v   | Delay_out1[5] | DFRRQ_5VX1 | -0.034 |   2.193 |    1.974 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.219 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.220 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.685 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.469 |    0.689 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.535 |   1.004 |    1.224 | 
     | Delay1_out1_reg[5]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.004 |   1.008 |    1.227 | 
     +-------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin Delay1_out1_reg[6]/C 
Endpoint:   Delay1_out1_reg[6]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[6]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.007
+ Hold                          0.035
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.042
  Arrival Time                  2.285
  Slack Time                    0.244
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell    |  Delay | Arrival | Required | 
     |                          |       |                        |            |        |  Time   |   Time   | 
     |--------------------------+-------+------------------------+------------+--------+---------+----------| 
     | clk                      |   ^   | clk                    |            |        |   0.000 |   -0.244 | 
     | clk__L1_I0/A             |   ^   | clk                    | IN_5VX16   | -0.000 |  -0.000 |   -0.244 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0             | IN_5VX16   |  0.448 |   0.447 |    0.204 | 
     | clk__L2_I0/A             |   v   | clk__L1_N0             | IN_5VX16   |  0.002 |   0.450 |    0.206 | 
     | clk__L2_I0/Q             |   ^   | clk__L2_N0             | IN_5VX16   |  0.514 |   0.964 |    0.721 | 
     | Delay_out1_reg[6]/C      |   ^   | clk__L2_N0             | DFRRQ_5VX1 |  0.003 |   0.967 |    0.724 | 
     | Delay_out1_reg[6]/Q      |   v   | Delay_out1[6]          | DFRRQ_5VX1 |  1.018 |   1.986 |    1.742 | 
     | FE_PHC61_Delay_out1_6_/A |   v   | Delay_out1[6]          | BU_5VX1    | -0.046 |   1.940 |    1.696 | 
     | FE_PHC61_Delay_out1_6_/Q |   v   | FE_PHN61_Delay_out1_6_ | BU_5VX1    |  0.345 |   2.285 |    2.042 | 
     | Delay1_out1_reg[6]/D     |   v   | FE_PHN61_Delay_out1_6_ | DFRRQ_5VX1 |  0.000 |   2.285 |    2.042 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.244 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.244 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.709 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.469 |    0.713 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.535 |   1.004 |    1.248 | 
     | Delay1_out1_reg[6]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.002 |   1.007 |    1.250 | 
     +-------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin Delay1_out1_reg[11]/C 
Endpoint:   Delay1_out1_reg[11]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[11]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.996
+ Hold                         -0.034
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.962
  Arrival Time                  2.209
  Slack Time                    0.247
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    |  Delay | Arrival | Required | 
     |                       |       |                |            |        |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+--------+---------+----------| 
     | clk                   |   ^   | clk            |            |        |   0.000 |   -0.247 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | -0.000 |  -0.000 |   -0.247 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   |  0.448 |   0.447 |    0.201 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0     | IN_5VX16   |  0.004 |   0.451 |    0.204 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2     | IN_5VX16   |  0.506 |   0.957 |    0.710 | 
     | Delay_out1_reg[11]/C  |   ^   | clk__L2_N2     | DFRRQ_5VX1 |  0.004 |   0.962 |    0.715 | 
     | Delay_out1_reg[11]/Q  |   v   | Delay_out1[11] | DFRRQ_5VX1 |  1.253 |   2.215 |    1.968 | 
     | Delay1_out1_reg[11]/D |   v   | Delay_out1[11] | DFRRQ_5VX1 | -0.006 |   2.209 |    1.962 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.247 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.247 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.713 | 
     | clk__L2_I3/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.471 |    0.718 | 
     | clk__L2_I3/Q          |   ^   | clk__L2_N3 | IN_5VX16   | 0.524 |   0.995 |    1.241 | 
     | Delay1_out1_reg[11]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   0.996 |    1.243 | 
     +--------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin Delay1_out1_reg[15]/C 
Endpoint:   Delay1_out1_reg[15]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[15]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.009
+ Hold                          0.034
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.044
  Arrival Time                  2.323
  Slack Time                    0.279
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |    Cell    |  Delay | Arrival | Required | 
     |                           |       |                         |            |        |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+------------+--------+---------+----------| 
     | clk                       |   ^   | clk                     |            |        |   0.000 |   -0.279 | 
     | clk__L1_I0/A              |   ^   | clk                     | IN_5VX16   | -0.000 |  -0.000 |   -0.280 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0              | IN_5VX16   |  0.448 |   0.447 |    0.168 | 
     | clk__L2_I5/A              |   v   | clk__L1_N0              | IN_5VX16   |  0.003 |   0.450 |    0.171 | 
     | clk__L2_I5/Q              |   ^   | clk__L2_N5              | IN_5VX16   |  0.510 |   0.960 |    0.681 | 
     | Delay_out1_reg[15]/C      |   ^   | clk__L2_N5              | DFRRQ_5VX1 |  0.004 |   0.964 |    0.684 | 
     | Delay_out1_reg[15]/Q      |   v   | Delay_out1[15]          | DFRRQ_5VX1 |  1.038 |   2.002 |    1.722 | 
     | FE_PHC60_Delay_out1_15_/A |   v   | Delay_out1[15]          | BU_5VX1    | -0.034 |   1.968 |    1.688 | 
     | FE_PHC60_Delay_out1_15_/Q |   v   | FE_PHN60_Delay_out1_15_ | BU_5VX1    |  0.355 |   2.323 |    2.044 | 
     | Delay1_out1_reg[15]/D     |   v   | FE_PHN60_Delay_out1_15_ | DFRRQ_5VX1 |  0.000 |   2.323 |    2.044 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.279 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.280 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.745 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.750 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.535 |   1.005 |    1.285 | 
     | Delay1_out1_reg[15]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.004 |   1.009 |    1.289 | 
     +--------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin Delay1_out1_reg[0]/C 
Endpoint:   Delay1_out1_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.998
+ Hold                          0.036
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.035
  Arrival Time                  2.322
  Slack Time                    0.288
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell    |  Delay | Arrival | Required | 
     |                          |       |                        |            |        |  Time   |   Time   | 
     |--------------------------+-------+------------------------+------------+--------+---------+----------| 
     | clk                      |   ^   | clk                    |            |        |   0.000 |   -0.288 | 
     | clk__L1_I0/A             |   ^   | clk                    | IN_5VX16   | -0.000 |  -0.000 |   -0.288 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0             | IN_5VX16   |  0.448 |   0.447 |    0.160 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0             | IN_5VX16   |  0.002 |   0.450 |    0.162 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1             | IN_5VX16   |  0.505 |   0.955 |    0.667 | 
     | Delay_out1_reg[0]/C      |   ^   | clk__L2_N1             | DFRRQ_5VX1 |  0.003 |   0.957 |    0.670 | 
     | Delay_out1_reg[0]/Q      |   v   | Delay_out1[0]          | DFRRQ_5VX1 |  1.035 |   1.992 |    1.704 | 
     | FE_PHC56_Delay_out1_0_/A |   v   | Delay_out1[0]          | BU_5VX2    | -0.016 |   1.976 |    1.688 | 
     | FE_PHC56_Delay_out1_0_/Q |   v   | FE_PHN56_Delay_out1_0_ | BU_5VX2    |  0.346 |   2.322 |    2.035 | 
     | Delay1_out1_reg[0]/D     |   v   | FE_PHN56_Delay_out1_0_ | DFRRQ_5VX1 |  0.000 |   2.322 |    2.035 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.288 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.288 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.754 | 
     | clk__L2_I1/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.469 |    0.757 | 
     | clk__L2_I1/Q         |   ^   | clk__L2_N1 | IN_5VX16   | 0.525 |   0.995 |    1.283 | 
     | Delay1_out1_reg[0]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   0.998 |    1.286 | 
     +-------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin Delay1_out1_reg[14]/C 
Endpoint:   Delay1_out1_reg[14]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[14]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.013
+ Hold                          0.033
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.046
  Arrival Time                  2.335
  Slack Time                    0.289
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |    Cell    |  Delay | Arrival | Required | 
     |                           |       |                         |            |        |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+------------+--------+---------+----------| 
     | clk                       |   ^   | clk                     |            |        |   0.000 |   -0.289 | 
     | clk__L1_I0/A              |   ^   | clk                     | IN_5VX16   | -0.000 |  -0.000 |   -0.289 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0              | IN_5VX16   |  0.448 |   0.447 |    0.158 | 
     | clk__L2_I5/A              |   v   | clk__L1_N0              | IN_5VX16   |  0.003 |   0.450 |    0.161 | 
     | clk__L2_I5/Q              |   ^   | clk__L2_N5              | IN_5VX16   |  0.510 |   0.960 |    0.671 | 
     | Delay_out1_reg[14]/C      |   ^   | clk__L2_N5              | DFRRQ_5VX1 |  0.003 |   0.963 |    0.674 | 
     | Delay_out1_reg[14]/Q      |   v   | Delay_out1[14]          | DFRRQ_5VX1 |  1.015 |   1.979 |    1.689 | 
     | FE_PHC62_Delay_out1_14_/A |   v   | Delay_out1[14]          | BU_5VX1    | -0.006 |   1.973 |    1.683 | 
     | FE_PHC62_Delay_out1_14_/Q |   v   | FE_PHN62_Delay_out1_14_ | BU_5VX1    |  0.362 |   2.335 |    2.046 | 
     | Delay1_out1_reg[14]/D     |   v   | FE_PHN62_Delay_out1_14_ | DFRRQ_5VX1 |  0.000 |   2.335 |    2.046 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.289 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.289 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.755 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.471 |    0.760 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2 | IN_5VX16   | 0.537 |   1.008 |    1.297 | 
     | Delay1_out1_reg[14]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.005 |   1.013 |    1.303 | 
     +--------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin Delay1_out1_reg[13]/C 
Endpoint:   Delay1_out1_reg[13]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[13]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.010
+ Hold                          0.033
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.042
  Arrival Time                  2.335
  Slack Time                    0.293
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |    Cell    |  Delay | Arrival | Required | 
     |                           |       |                         |            |        |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+------------+--------+---------+----------| 
     | clk                       |   ^   | clk                     |            |        |   0.000 |   -0.293 | 
     | clk__L1_I0/A              |   ^   | clk                     | IN_5VX16   | -0.000 |  -0.000 |   -0.293 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0              | IN_5VX16   |  0.448 |   0.447 |    0.155 | 
     | clk__L2_I2/A              |   v   | clk__L1_N0              | IN_5VX16   |  0.004 |   0.451 |    0.158 | 
     | clk__L2_I2/Q              |   ^   | clk__L2_N2              | IN_5VX16   |  0.506 |   0.957 |    0.665 | 
     | Delay_out1_reg[13]/C      |   ^   | clk__L2_N2              | DFRRQ_5VX1 |  0.004 |   0.961 |    0.669 | 
     | Delay_out1_reg[13]/Q      |   v   | Delay_out1[13]          | DFRRQ_5VX1 |  1.018 |   1.979 |    1.687 | 
     | FE_PHC59_Delay_out1_13_/A |   v   | Delay_out1[13]          | BU_5VX1    | -0.008 |   1.971 |    1.678 | 
     | FE_PHC59_Delay_out1_13_/Q |   v   | FE_PHN59_Delay_out1_13_ | BU_5VX1    |  0.364 |   2.335 |    2.042 | 
     | Delay1_out1_reg[13]/D     |   v   | FE_PHN59_Delay_out1_13_ | DFRRQ_5VX1 |  0.000 |   2.335 |    2.042 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.293 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.293 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.758 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.763 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.535 |   1.005 |    1.298 | 
     | Delay1_out1_reg[13]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.005 |   1.010 |    1.302 | 
     +--------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin Delay2_reg_reg[0][2]/C 
Endpoint:   Delay2_reg_reg[0][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][2]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.996
+ Hold                          0.025
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.021
  Arrival Time                  2.366
  Slack Time                    0.345
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell    |  Delay | Arrival | Required | 
     |                        |       |                |            |        |  Time   |   Time   | 
     |------------------------+-------+----------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk            |            |        |   0.000 |   -0.345 | 
     | clk__L1_I0/A           |   ^   | clk            | IN_5VX16   | -0.000 |  -0.000 |   -0.345 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0     | IN_5VX16   |  0.448 |   0.447 |    0.102 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0     | IN_5VX16   |  0.004 |   0.451 |    0.106 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3     | IN_5VX16   |  0.501 |   0.952 |    0.607 | 
     | Delay2_reg_reg[1][2]/C |   ^   | clk__L2_N3     | DFRRQ_5VX1 |  0.002 |   0.954 |    0.609 | 
     | Delay2_reg_reg[1][2]/Q |   v   | Delay2_out1[2] | DFRRQ_5VX1 |  0.793 |   1.747 |    1.402 | 
     | add_123_40/g535/CI     |   v   | Delay2_out1[2] | FA_5VX1    |  0.000 |   1.747 |    1.402 | 
     | add_123_40/g535/S      |   v   | Out[2]         | FA_5VX1    |  0.619 |   2.366 |    2.021 | 
     | Delay2_reg_reg[0][2]/D |   v   | Out[2]         | DFRRQ_5VX1 |  0.000 |   2.366 |    2.021 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.345 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.345 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.811 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.471 |    0.816 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.524 |   0.995 |    1.340 | 
     | Delay2_reg_reg[0][2]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.002 |   0.996 |    1.341 | 
     +---------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin Delay2_reg_reg[0][5]/C 
Endpoint:   Delay2_reg_reg[0][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.996
+ Hold                          0.023
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.019
  Arrival Time                  2.387
  Slack Time                    0.368
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell    |  Delay | Arrival | Required | 
     |                        |       |                |            |        |  Time   |   Time   | 
     |------------------------+-------+----------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk            |            |        |   0.000 |   -0.368 | 
     | clk__L1_I0/A           |   ^   | clk            | IN_5VX16   | -0.000 |  -0.000 |   -0.369 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0     | IN_5VX16   |  0.448 |   0.447 |    0.079 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0     | IN_5VX16   |  0.004 |   0.451 |    0.082 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3     | IN_5VX16   |  0.501 |   0.952 |    0.584 | 
     | Delay2_reg_reg[1][5]/C |   ^   | clk__L2_N3     | DFRRQ_5VX1 |  0.001 |   0.953 |    0.585 | 
     | Delay2_reg_reg[1][5]/Q |   v   | Delay2_out1[5] | DFRRQ_5VX1 |  0.804 |   1.758 |    1.389 | 
     | add_123_40/g532/CI     |   v   | Delay2_out1[5] | FA_5VX1    |  0.000 |   1.758 |    1.389 | 
     | add_123_40/g532/S      |   v   | Out[5]         | FA_5VX1    |  0.639 |   2.397 |    2.029 | 
     | Delay2_reg_reg[0][5]/D |   v   | Out[5]         | DFRRQ_5VX1 | -0.010 |   2.387 |    2.019 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.368 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.369 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.834 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.471 |    0.839 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.524 |   0.995 |    1.363 | 
     | Delay2_reg_reg[0][5]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   0.996 |    1.364 | 
     +---------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin Delay2_reg_reg[0][3]/C 
Endpoint:   Delay2_reg_reg[0][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][3]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.996
+ Hold                          0.023
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.019
  Arrival Time                  2.399
  Slack Time                    0.380
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell    |  Delay | Arrival | Required | 
     |                        |       |                |            |        |  Time   |   Time   | 
     |------------------------+-------+----------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk            |            |        |   0.000 |   -0.380 | 
     | clk__L1_I0/A           |   ^   | clk            | IN_5VX16   | -0.000 |  -0.000 |   -0.380 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0     | IN_5VX16   |  0.448 |   0.447 |    0.068 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0     | IN_5VX16   |  0.002 |   0.450 |    0.070 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0     | IN_5VX16   |  0.514 |   0.964 |    0.584 | 
     | Delay2_reg_reg[1][3]/C |   ^   | clk__L2_N0     | DFRRQ_5VX1 |  0.004 |   0.968 |    0.588 | 
     | Delay2_reg_reg[1][3]/Q |   v   | Delay2_out1[3] | DFRRQ_5VX1 |  0.805 |   1.773 |    1.393 | 
     | add_123_40/g534/CI     |   v   | Delay2_out1[3] | FA_5VX1    |  0.000 |   1.773 |    1.393 | 
     | add_123_40/g534/S      |   v   | Out[3]         | FA_5VX1    |  0.639 |   2.412 |    2.032 | 
     | Delay2_reg_reg[0][3]/D |   v   | Out[3]         | DFRRQ_5VX1 | -0.013 |   2.399 |    2.019 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.380 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.380 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.846 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.471 |    0.851 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.524 |   0.995 |    1.374 | 
     | Delay2_reg_reg[0][3]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   0.996 |    1.376 | 
     +---------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin Delay2_reg_reg[0][7]/C 
Endpoint:   Delay2_reg_reg[0][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.996
+ Hold                          0.019
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.014
  Arrival Time                  2.411
  Slack Time                    0.397
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell    |  Delay | Arrival | Required | 
     |                        |       |                |            |        |  Time   |   Time   | 
     |------------------------+-------+----------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk            |            |        |   0.000 |   -0.397 | 
     | clk__L1_I0/A           |   ^   | clk            | IN_5VX16   | -0.000 |  -0.000 |   -0.397 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0     | IN_5VX16   |  0.448 |   0.447 |    0.050 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0     | IN_5VX16   |  0.004 |   0.451 |    0.054 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3     | IN_5VX16   |  0.501 |   0.952 |    0.555 | 
     | Delay2_reg_reg[1][7]/C |   ^   | clk__L2_N3     | DFRRQ_5VX1 |  0.001 |   0.953 |    0.556 | 
     | Delay2_reg_reg[1][7]/Q |   v   | Delay2_out1[7] | DFRRQ_5VX1 |  0.798 |   1.752 |    1.355 | 
     | add_123_40/g530/CI     |   v   | Delay2_out1[7] | FA_5VX1    |  0.000 |   1.752 |    1.355 | 
     | add_123_40/g530/S      |   v   | Out[7]         | FA_5VX1    |  0.683 |   2.435 |    2.038 | 
     | Delay2_reg_reg[0][7]/D |   v   | Out[7]         | DFRRQ_5VX1 | -0.024 |   2.411 |    2.014 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.397 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.397 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.863 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.471 |    0.868 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.524 |   0.995 |    1.392 | 
     | Delay2_reg_reg[0][7]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   0.996 |    1.393 | 
     +---------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin Delay2_reg_reg[0][17]/C 
Endpoint:   Delay2_reg_reg[0][17]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][17]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.001
+ Hold                          0.026
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.027
  Arrival Time                  2.441
  Slack Time                    0.414
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |    Cell    |  Delay | Arrival | Required | 
     |                         |       |                 |            |        |  Time   |   Time   | 
     |-------------------------+-------+-----------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk             |            |        |   0.000 |   -0.414 | 
     | clk__L1_I0/A            |   ^   | clk             | IN_5VX16   | -0.000 |  -0.000 |   -0.415 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0      | IN_5VX16   |  0.448 |   0.447 |    0.033 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0      | IN_5VX16   |  0.003 |   0.450 |    0.036 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4      | IN_5VX16   |  0.505 |   0.956 |    0.541 | 
     | Delay2_reg_reg[1][17]/C |   ^   | clk__L2_N4      | DFRRQ_5VX1 |  0.004 |   0.959 |    0.545 | 
     | Delay2_reg_reg[1][17]/Q |   v   | Delay2_out1[17] | DFRRQ_5VX1 |  0.832 |   1.792 |    1.377 | 
     | add_123_40/g520/B       |   v   | Delay2_out1[17] | FA_5VX1    |  0.000 |   1.792 |    1.377 | 
     | add_123_40/g520/S       |   v   | Out[17]         | FA_5VX1    |  0.649 |   2.441 |    2.027 | 
     | Delay2_reg_reg[0][17]/D |   v   | Out[17]         | DFRRQ_5VX1 |  0.000 |   2.441 |    2.027 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.414 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.415 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.880 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.884 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.526 |   0.996 |    1.410 | 
     | Delay2_reg_reg[0][17]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.005 |   1.001 |    1.415 | 
     +----------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin Delay2_reg_reg[0][13]/C 
Endpoint:   Delay2_reg_reg[0][13]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][13]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.999
+ Hold                          0.026
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.024
  Arrival Time                  2.441
  Slack Time                    0.417
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |    Cell    |  Delay | Arrival | Required | 
     |                         |       |                 |            |        |  Time   |   Time   | 
     |-------------------------+-------+-----------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk             |            |        |   0.000 |   -0.416 | 
     | clk__L1_I0/A            |   ^   | clk             | IN_5VX16   | -0.000 |  -0.000 |   -0.417 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0      | IN_5VX16   |  0.448 |   0.447 |    0.031 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0      | IN_5VX16   |  0.002 |   0.450 |    0.033 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1      | IN_5VX16   |  0.505 |   0.955 |    0.538 | 
     | Delay2_reg_reg[1][13]/C |   ^   | clk__L2_N1      | DFRRQ_5VX1 |  0.003 |   0.957 |    0.541 | 
     | Delay2_reg_reg[1][13]/Q |   v   | Delay2_out1[13] | DFRRQ_5VX1 |  0.831 |   1.788 |    1.372 | 
     | add_123_40/g524/B       |   v   | Delay2_out1[13] | FA_5VX1    |  0.000 |   1.788 |    1.372 | 
     | add_123_40/g524/S       |   v   | Out[13]         | FA_5VX1    |  0.652 |   2.441 |    2.024 | 
     | Delay2_reg_reg[0][13]/D |   v   | Out[13]         | DFRRQ_5VX1 |  0.000 |   2.441 |    2.024 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.417 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.417 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.882 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.469 |    0.886 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.525 |   0.995 |    1.411 | 
     | Delay2_reg_reg[0][13]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   0.999 |    1.415 | 
     +----------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin Delay2_reg_reg[0][12]/C 
Endpoint:   Delay2_reg_reg[0][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][12]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.999
+ Hold                          0.026
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.024
  Arrival Time                  2.441
  Slack Time                    0.417
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |    Cell    |  Delay | Arrival | Required | 
     |                         |       |                 |            |        |  Time   |   Time   | 
     |-------------------------+-------+-----------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk             |            |        |   0.000 |   -0.417 | 
     | clk__L1_I0/A            |   ^   | clk             | IN_5VX16   | -0.000 |  -0.000 |   -0.417 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0      | IN_5VX16   |  0.448 |   0.447 |    0.031 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0      | IN_5VX16   |  0.002 |   0.450 |    0.033 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1      | IN_5VX16   |  0.505 |   0.955 |    0.538 | 
     | Delay2_reg_reg[1][12]/C |   ^   | clk__L2_N1      | DFRRQ_5VX1 |  0.003 |   0.958 |    0.541 | 
     | Delay2_reg_reg[1][12]/Q |   v   | Delay2_out1[12] | DFRRQ_5VX1 |  0.830 |   1.788 |    1.371 | 
     | add_123_40/g525/B       |   v   | Delay2_out1[12] | FA_5VX1    |  0.000 |   1.788 |    1.371 | 
     | add_123_40/g525/S       |   v   | Out[12]         | FA_5VX1    |  0.653 |   2.441 |    2.024 | 
     | Delay2_reg_reg[0][12]/D |   v   | Out[12]         | DFRRQ_5VX1 |  0.000 |   2.441 |    2.024 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.417 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.417 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.883 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.469 |    0.886 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.525 |   0.995 |    1.412 | 
     | Delay2_reg_reg[0][12]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   0.999 |    1.416 | 
     +----------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin Delay2_reg_reg[0][14]/C 
Endpoint:   Delay2_reg_reg[0][14]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][14]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.998
+ Hold                          0.026
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.024
  Arrival Time                  2.441
  Slack Time                    0.417
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |    Cell    |  Delay | Arrival | Required | 
     |                         |       |                 |            |        |  Time   |   Time   | 
     |-------------------------+-------+-----------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk             |            |        |   0.000 |   -0.417 | 
     | clk__L1_I0/A            |   ^   | clk             | IN_5VX16   | -0.000 |  -0.000 |   -0.417 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0      | IN_5VX16   |  0.448 |   0.447 |    0.030 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0      | IN_5VX16   |  0.002 |   0.450 |    0.033 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1      | IN_5VX16   |  0.505 |   0.955 |    0.538 | 
     | Delay2_reg_reg[1][14]/C |   ^   | clk__L2_N1      | DFRRQ_5VX1 |  0.002 |   0.957 |    0.540 | 
     | Delay2_reg_reg[1][14]/Q |   v   | Delay2_out1[14] | DFRRQ_5VX1 |  0.833 |   1.790 |    1.373 | 
     | add_123_40/g523/B       |   v   | Delay2_out1[14] | FA_5VX1    |  0.000 |   1.790 |    1.373 | 
     | add_123_40/g523/S       |   v   | Out[14]         | FA_5VX1    |  0.651 |   2.441 |    2.024 | 
     | Delay2_reg_reg[0][14]/D |   v   | Out[14]         | DFRRQ_5VX1 |  0.000 |   2.441 |    2.024 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.417 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.417 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.883 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.469 |    0.886 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.525 |   0.995 |    1.412 | 
     | Delay2_reg_reg[0][14]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   0.998 |    1.415 | 
     +----------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin Delay2_reg_reg[0][15]/C 
Endpoint:   Delay2_reg_reg[0][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][15]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.998
+ Hold                          0.025
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.024
  Arrival Time                  2.446
  Slack Time                    0.422
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |    Cell    |  Delay | Arrival | Required | 
     |                         |       |                 |            |        |  Time   |   Time   | 
     |-------------------------+-------+-----------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk             |            |        |   0.000 |   -0.422 | 
     | clk__L1_I0/A            |   ^   | clk             | IN_5VX16   | -0.000 |  -0.000 |   -0.422 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0      | IN_5VX16   |  0.448 |   0.447 |    0.025 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0      | IN_5VX16   |  0.002 |   0.450 |    0.028 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1      | IN_5VX16   |  0.505 |   0.955 |    0.533 | 
     | Delay2_reg_reg[1][15]/C |   ^   | clk__L2_N1      | DFRRQ_5VX1 |  0.002 |   0.957 |    0.535 | 
     | Delay2_reg_reg[1][15]/Q |   v   | Delay2_out1[15] | DFRRQ_5VX1 |  0.834 |   1.791 |    1.369 | 
     | add_123_40/g522/B       |   v   | Delay2_out1[15] | FA_5VX1    |  0.000 |   1.791 |    1.369 | 
     | add_123_40/g522/S       |   v   | Out[15]         | FA_5VX1    |  0.655 |   2.446 |    2.024 | 
     | Delay2_reg_reg[0][15]/D |   v   | Out[15]         | DFRRQ_5VX1 |  0.000 |   2.446 |    2.024 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.422 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.422 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.888 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.469 |    0.891 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.525 |   0.995 |    1.417 | 
     | Delay2_reg_reg[0][15]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   0.998 |    1.420 | 
     +----------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin Delay2_reg_reg[0][11]/C 
Endpoint:   Delay2_reg_reg[0][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][11]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.999
+ Hold                          0.025
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.024
  Arrival Time                  2.448
  Slack Time                    0.424
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |    Cell    |  Delay | Arrival | Required | 
     |                         |       |                 |            |        |  Time   |   Time   | 
     |-------------------------+-------+-----------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk             |            |        |   0.000 |   -0.424 | 
     | clk__L1_I0/A            |   ^   | clk             | IN_5VX16   | -0.000 |  -0.000 |   -0.424 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0      | IN_5VX16   |  0.448 |   0.447 |    0.024 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0      | IN_5VX16   |  0.002 |   0.450 |    0.026 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1      | IN_5VX16   |  0.505 |   0.955 |    0.531 | 
     | Delay2_reg_reg[1][11]/C |   ^   | clk__L2_N1      | DFRRQ_5VX1 |  0.003 |   0.958 |    0.534 | 
     | Delay2_reg_reg[1][11]/Q |   v   | Delay2_out1[11] | DFRRQ_5VX1 |  0.836 |   1.793 |    1.370 | 
     | add_123_40/g526/B       |   v   | Delay2_out1[11] | FA_5VX1    |  0.000 |   1.793 |    1.370 | 
     | add_123_40/g526/S       |   v   | Out[11]         | FA_5VX1    |  0.655 |   2.448 |    2.024 | 
     | Delay2_reg_reg[0][11]/D |   v   | Out[11]         | DFRRQ_5VX1 |  0.000 |   2.448 |    2.024 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.424 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.424 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.889 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.469 |    0.893 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.525 |   0.995 |    1.418 | 
     | Delay2_reg_reg[0][11]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   0.999 |    1.423 | 
     +----------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin Delay2_reg_reg[0][16]/C 
Endpoint:   Delay2_reg_reg[0][16]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][16]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.000
+ Hold                          0.025
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.025
  Arrival Time                  2.452
  Slack Time                    0.427
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |    Cell    |  Delay | Arrival | Required | 
     |                         |       |                 |            |        |  Time   |   Time   | 
     |-------------------------+-------+-----------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk             |            |        |   0.000 |   -0.427 | 
     | clk__L1_I0/A            |   ^   | clk             | IN_5VX16   | -0.000 |  -0.000 |   -0.427 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0      | IN_5VX16   |  0.448 |   0.447 |    0.021 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0      | IN_5VX16   |  0.003 |   0.450 |    0.023 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4      | IN_5VX16   |  0.505 |   0.956 |    0.529 | 
     | Delay2_reg_reg[1][16]/C |   ^   | clk__L2_N4      | DFRRQ_5VX1 |  0.003 |   0.959 |    0.532 | 
     | Delay2_reg_reg[1][16]/Q |   v   | Delay2_out1[16] | DFRRQ_5VX1 |  0.835 |   1.794 |    1.367 | 
     | add_123_40/g521/B       |   v   | Delay2_out1[16] | FA_5VX1    |  0.000 |   1.794 |    1.367 | 
     | add_123_40/g521/S       |   v   | Out[16]         | FA_5VX1    |  0.658 |   2.452 |    2.025 | 
     | Delay2_reg_reg[0][16]/D |   v   | Out[16]         | DFRRQ_5VX1 |  0.000 |   2.452 |    2.025 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.427 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.427 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.893 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.896 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.526 |   0.995 |    1.422 | 
     | Delay2_reg_reg[0][16]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   1.000 |    1.427 | 
     +----------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin Delay2_reg_reg[0][19]/C 
Endpoint:   Delay2_reg_reg[0][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][19]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.001
+ Hold                          0.024
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.025
  Arrival Time                  2.455
  Slack Time                    0.429
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |    Cell    |  Delay | Arrival | Required | 
     |                         |       |                 |            |        |  Time   |   Time   | 
     |-------------------------+-------+-----------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk             |            |        |   0.000 |   -0.429 | 
     | clk__L1_I0/A            |   ^   | clk             | IN_5VX16   | -0.000 |  -0.000 |   -0.430 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0      | IN_5VX16   |  0.448 |   0.447 |    0.018 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0      | IN_5VX16   |  0.003 |   0.450 |    0.021 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4      | IN_5VX16   |  0.505 |   0.956 |    0.526 | 
     | Delay2_reg_reg[1][19]/C |   ^   | clk__L2_N4      | DFRRQ_5VX1 |  0.004 |   0.959 |    0.530 | 
     | Delay2_reg_reg[1][19]/Q |   v   | Delay2_out1[19] | DFRRQ_5VX1 |  0.828 |   1.787 |    1.358 | 
     | add_123_40/g518/B       |   v   | Delay2_out1[19] | FA_5VX1    |  0.000 |   1.787 |    1.358 | 
     | add_123_40/g518/S       |   v   | Out[19]         | FA_5VX1    |  0.668 |   2.455 |    2.025 | 
     | Delay2_reg_reg[0][19]/D |   v   | Out[19]         | DFRRQ_5VX1 |  0.000 |   2.455 |    2.025 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.429 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.430 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.895 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.899 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.526 |   0.996 |    1.425 | 
     | Delay2_reg_reg[0][19]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.006 |   1.001 |    1.431 | 
     +----------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin Delay2_reg_reg[0][20]/C 
Endpoint:   Delay2_reg_reg[0][20]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][20]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.001
+ Hold                          0.023
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.024
  Arrival Time                  2.464
  Slack Time                    0.440
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |    Cell    |  Delay | Arrival | Required | 
     |                         |       |                 |            |        |  Time   |   Time   | 
     |-------------------------+-------+-----------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk             |            |        |   0.000 |   -0.440 | 
     | clk__L1_I0/A            |   ^   | clk             | IN_5VX16   | -0.000 |  -0.000 |   -0.440 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0      | IN_5VX16   |  0.448 |   0.447 |    0.008 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0      | IN_5VX16   |  0.003 |   0.450 |    0.010 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4      | IN_5VX16   |  0.505 |   0.956 |    0.516 | 
     | Delay2_reg_reg[1][20]/C |   ^   | clk__L2_N4      | DFRRQ_5VX1 |  0.004 |   0.960 |    0.520 | 
     | Delay2_reg_reg[1][20]/Q |   v   | Delay2_out1[20] | DFRRQ_5VX1 |  0.837 |   1.797 |    1.357 | 
     | add_123_40/g517/B       |   v   | Delay2_out1[20] | FA_5VX1    |  0.000 |   1.797 |    1.357 | 
     | add_123_40/g517/S       |   v   | Out[20]         | FA_5VX1    |  0.679 |   2.476 |    2.036 | 
     | Delay2_reg_reg[0][20]/D |   v   | Out[20]         | DFRRQ_5VX1 | -0.011 |   2.464 |    2.024 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.440 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.440 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.906 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.909 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.526 |   0.996 |    1.435 | 
     | Delay2_reg_reg[0][20]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.006 |   1.001 |    1.441 | 
     +----------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin Delay2_reg_reg[0][6]/C 
Endpoint:   Delay2_reg_reg[0][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][6]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.996
+ Hold                          0.019
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.014
  Arrival Time                  2.470
  Slack Time                    0.456
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell    |  Delay | Arrival | Required | 
     |                        |       |                |            |        |  Time   |   Time   | 
     |------------------------+-------+----------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk            |            |        |   0.000 |   -0.456 | 
     | clk__L1_I0/A           |   ^   | clk            | IN_5VX16   | -0.000 |  -0.000 |   -0.456 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0     | IN_5VX16   |  0.448 |   0.447 |   -0.008 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0     | IN_5VX16   |  0.004 |   0.451 |   -0.005 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3     | IN_5VX16   |  0.501 |   0.952 |    0.497 | 
     | Delay2_reg_reg[1][6]/C |   ^   | clk__L2_N3     | DFRRQ_5VX1 |  0.001 |   0.954 |    0.498 | 
     | Delay2_reg_reg[1][6]/Q |   v   | Delay2_out1[6] | DFRRQ_5VX1 |  0.828 |   1.781 |    1.325 | 
     | add_123_40/g531/CI     |   v   | Delay2_out1[6] | FA_5VX1    |  0.000 |   1.781 |    1.325 | 
     | add_123_40/g531/S      |   v   | Out[6]         | FA_5VX1    |  0.689 |   2.470 |    2.014 | 
     | Delay2_reg_reg[0][6]/D |   v   | Out[6]         | DFRRQ_5VX1 |  0.000 |   2.470 |    2.014 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.456 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.456 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.921 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.471 |    0.927 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.524 |   0.995 |    1.450 | 
     | Delay2_reg_reg[0][6]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   0.996 |    1.451 | 
     +---------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin Delay2_reg_reg[0][10]/C 
Endpoint:   Delay2_reg_reg[0][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][10]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.999
+ Hold                          0.021
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.020
  Arrival Time                  2.477
  Slack Time                    0.457
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |    Cell    |  Delay | Arrival | Required | 
     |                         |       |                 |            |        |  Time   |   Time   | 
     |-------------------------+-------+-----------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk             |            |        |   0.000 |   -0.457 | 
     | clk__L1_I0/A            |   ^   | clk             | IN_5VX16   | -0.000 |  -0.000 |   -0.457 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0      | IN_5VX16   |  0.448 |   0.447 |   -0.009 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0      | IN_5VX16   |  0.002 |   0.450 |   -0.007 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1      | IN_5VX16   |  0.505 |   0.955 |    0.498 | 
     | Delay2_reg_reg[1][10]/C |   ^   | clk__L2_N1      | DFRRQ_5VX1 |  0.003 |   0.958 |    0.501 | 
     | Delay2_reg_reg[1][10]/Q |   v   | Delay2_out1[10] | DFRRQ_5VX1 |  0.829 |   1.787 |    1.330 | 
     | add_123_40/g527/B       |   v   | Delay2_out1[10] | FA_5VX1    |  0.000 |   1.787 |    1.330 | 
     | add_123_40/g527/S       |   v   | Out[10]         | FA_5VX1    |  0.697 |   2.484 |    2.027 | 
     | Delay2_reg_reg[0][10]/D |   v   | Out[10]         | DFRRQ_5VX1 | -0.007 |   2.477 |    2.020 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.457 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.457 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.923 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.469 |    0.926 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.525 |   0.995 |    1.452 | 
     | Delay2_reg_reg[0][10]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   0.999 |    1.456 | 
     +----------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin Delay2_reg_reg[0][18]/C 
Endpoint:   Delay2_reg_reg[0][18]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][18]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.001
+ Hold                          0.021
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.022
  Arrival Time                  2.481
  Slack Time                    0.458
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |    Cell    |  Delay | Arrival | Required | 
     |                         |       |                 |            |        |  Time   |   Time   | 
     |-------------------------+-------+-----------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk             |            |        |   0.000 |   -0.458 | 
     | clk__L1_I0/A            |   ^   | clk             | IN_5VX16   | -0.000 |  -0.000 |   -0.458 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0      | IN_5VX16   |  0.448 |   0.447 |   -0.011 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0      | IN_5VX16   |  0.003 |   0.450 |   -0.008 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4      | IN_5VX16   |  0.505 |   0.955 |    0.497 | 
     | Delay2_reg_reg[1][18]/C |   ^   | clk__L2_N4      | DFRRQ_5VX1 |  0.004 |   0.959 |    0.501 | 
     | Delay2_reg_reg[1][18]/Q |   v   | Delay2_out1[18] | DFRRQ_5VX1 |  0.835 |   1.794 |    1.336 | 
     | add_123_40/g519/B       |   v   | Delay2_out1[18] | FA_5VX1    |  0.000 |   1.794 |    1.336 | 
     | add_123_40/g519/S       |   v   | Out[18]         | FA_5VX1    |  0.696 |   2.491 |    2.033 | 
     | Delay2_reg_reg[0][18]/D |   v   | Out[18]         | DFRRQ_5VX1 | -0.010 |   2.481 |    2.022 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.458 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.458 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.924 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.928 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.526 |   0.996 |    1.454 | 
     | Delay2_reg_reg[0][18]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.005 |   1.001 |    1.459 | 
     +----------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin Delay2_reg_reg[0][9]/C 
Endpoint:   Delay2_reg_reg[0][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][9]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.009
+ Hold                          0.010
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.020
  Arrival Time                  2.534
  Slack Time                    0.515
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell    |  Delay | Arrival | Required | 
     |                        |       |                |            |        |  Time   |   Time   | 
     |------------------------+-------+----------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk            |            |        |   0.000 |   -0.515 | 
     | clk__L1_I0/A           |   ^   | clk            | IN_5VX16   | -0.000 |  -0.000 |   -0.515 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0     | IN_5VX16   |  0.448 |   0.447 |   -0.067 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0     | IN_5VX16   |  0.002 |   0.450 |   -0.065 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0     | IN_5VX16   |  0.514 |   0.964 |    0.450 | 
     | Delay2_reg_reg[1][9]/C |   ^   | clk__L2_N0     | DFRRQ_5VX1 |  0.004 |   0.968 |    0.453 | 
     | Delay2_reg_reg[1][9]/Q |   v   | Delay2_out1[9] | DFRRQ_5VX1 |  0.807 |   1.775 |    1.261 | 
     | add_123_40/g528/CI     |   v   | Delay2_out1[9] | FA_5VX1    |  0.000 |   1.775 |    1.261 | 
     | add_123_40/g528/S      |   v   | Out[9]         | FA_5VX1    |  0.779 |   2.555 |    2.040 | 
     | Delay2_reg_reg[0][9]/D |   v   | Out[9]         | DFRRQ_5VX1 | -0.021 |   2.534 |    2.020 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.515 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.515 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.980 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.469 |    0.984 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.535 |   1.004 |    1.519 | 
     | Delay2_reg_reg[0][9]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.005 |   1.009 |    1.524 | 
     +---------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin Delay2_reg_reg[0][8]/C 
Endpoint:   Delay2_reg_reg[0][8]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][8]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.996
+ Hold                          0.010
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.006
  Arrival Time                  2.538
  Slack Time                    0.532
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell    |  Delay | Arrival | Required | 
     |                        |       |                |            |        |  Time   |   Time   | 
     |------------------------+-------+----------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk            |            |        |   0.000 |   -0.532 | 
     | clk__L1_I0/A           |   ^   | clk            | IN_5VX16   | -0.000 |  -0.000 |   -0.532 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0     | IN_5VX16   |  0.448 |   0.447 |   -0.085 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0     | IN_5VX16   |  0.002 |   0.450 |   -0.082 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0     | IN_5VX16   |  0.514 |   0.964 |    0.432 | 
     | Delay2_reg_reg[1][8]/C |   ^   | clk__L2_N0     | DFRRQ_5VX1 |  0.004 |   0.968 |    0.436 | 
     | Delay2_reg_reg[1][8]/Q |   v   | Delay2_out1[8] | DFRRQ_5VX1 |  0.821 |   1.789 |    1.256 | 
     | add_123_40/g529/CI     |   v   | Delay2_out1[8] | FA_5VX1    |  0.000 |   1.789 |    1.256 | 
     | add_123_40/g529/S      |   v   | Out[8]         | FA_5VX1    |  0.771 |   2.559 |    2.027 | 
     | Delay2_reg_reg[0][8]/D |   v   | Out[8]         | DFRRQ_5VX1 | -0.021 |   2.538 |    2.006 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.532 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.533 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    0.998 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.471 |    1.003 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.524 |   0.995 |    1.527 | 
     | Delay2_reg_reg[0][8]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   0.996 |    1.528 | 
     +---------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin Delay2_reg_reg[0][21]/C 
Endpoint:   Delay2_reg_reg[0][21]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][21]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.002
+ Hold                          0.017
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.018
  Arrival Time                  2.559
  Slack Time                    0.540
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |    Cell    |  Delay | Arrival | Required | 
     |                         |       |                 |            |        |  Time   |   Time   | 
     |-------------------------+-------+-----------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk             |            |        |   0.000 |   -0.540 | 
     | clk__L1_I0/A            |   ^   | clk             | IN_5VX16   | -0.000 |  -0.000 |   -0.541 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0      | IN_5VX16   |  0.448 |   0.447 |   -0.093 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0      | IN_5VX16   |  0.003 |   0.450 |   -0.090 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4      | IN_5VX16   |  0.505 |   0.956 |    0.415 | 
     | Delay2_reg_reg[1][21]/C |   ^   | clk__L2_N4      | DFRRQ_5VX1 |  0.004 |   0.960 |    0.419 | 
     | Delay2_reg_reg[1][21]/Q |   v   | Delay2_out1[21] | DFRRQ_5VX1 |  0.789 |   1.749 |    1.208 | 
     | add_123_40/g516/C       |   v   | Delay2_out1[21] | EO3_5VX1   |  0.000 |   1.749 |    1.208 | 
     | add_123_40/g516/Q       |   v   | Out[21]         | EO3_5VX1   |  0.856 |   2.605 |    2.064 | 
     | Delay2_reg_reg[0][21]/D |   v   | Out[21]         | DFRRQ_5VX1 | -0.046 |   2.559 |    2.018 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.540 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.541 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    1.006 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    1.010 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.526 |   0.996 |    1.536 | 
     | Delay2_reg_reg[0][21]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.006 |   1.002 |    1.542 | 
     +----------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin Delay2_reg_reg[0][4]/C 
Endpoint:   Delay2_reg_reg[0][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.996
+ Hold                          0.033
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.029
  Arrival Time                  2.635
  Slack Time                    0.607
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net       |    Cell    |  Delay | Arrival | Required | 
     |                        |       |                 |            |        |  Time   |   Time   | 
     |------------------------+-------+-----------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk             |            |        |   0.000 |   -0.607 | 
     | clk__L1_I0/A           |   ^   | clk             | IN_5VX16   | -0.000 |  -0.000 |   -0.607 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0      | IN_5VX16   |  0.448 |   0.447 |   -0.159 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0      | IN_5VX16   |  0.004 |   0.451 |   -0.156 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3      | IN_5VX16   |  0.501 |   0.952 |    0.346 | 
     | Delay2_reg_reg[1][4]/C |   ^   | clk__L2_N3      | DFRRQ_5VX1 |  0.001 |   0.954 |    0.347 | 
     | Delay2_reg_reg[1][4]/Q |   v   | Delay2_out1[4]  | DFRRQ_5VX1 |  0.792 |   1.746 |    1.139 | 
     | add_123_40/g533/CI     |   v   | Delay2_out1[4]  | FA_5VX1    |  0.000 |   1.746 |    1.139 | 
     | add_123_40/g533/S      |   v   | FE_PHN57_Out_4_ | FA_5VX1    |  0.599 |   2.344 |    1.737 | 
     | FE_PHC58_Out_4_/A      |   v   | FE_PHN57_Out_4_ | BU_5VX2    |  0.000 |   2.344 |    1.737 | 
     | FE_PHC58_Out_4_/Q      |   v   | Out[4]          | BU_5VX2    |  0.295 |   2.639 |    2.033 | 
     | Delay2_reg_reg[0][4]/D |   v   | Out[4]          | DFRRQ_5VX1 | -0.004 |   2.635 |    2.029 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.607 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.607 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    1.072 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.471 |    1.078 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.524 |   0.995 |    1.601 | 
     | Delay2_reg_reg[0][4]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   0.996 |    1.602 | 
     +---------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin Delay2_reg_reg[1][8]/C 
Endpoint:   Delay2_reg_reg[1][8]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][8]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.009
+ Hold                          0.025
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.034
  Arrival Time                  2.851
  Slack Time                    0.817
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |              Net               |    Cell    |  Delay | Arrival | Required | 
     |                                  |       |                                |            |        |  Time   |   Time   | 
     |----------------------------------+-------+--------------------------------+------------+--------+---------+----------| 
     | clk                              |   ^   | clk                            |            |        |   0.000 |   -0.817 | 
     | clk__L1_I0/A                     |   ^   | clk                            | IN_5VX16   | -0.000 |  -0.000 |   -0.817 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                     | IN_5VX16   |  0.448 |   0.447 |   -0.370 | 
     | clk__L2_I3/A                     |   v   | clk__L1_N0                     | IN_5VX16   |  0.004 |   0.451 |   -0.366 | 
     | clk__L2_I3/Q                     |   ^   | clk__L2_N3                     | IN_5VX16   |  0.501 |   0.952 |    0.135 | 
     | Delay2_reg_reg[0][8]/C           |   ^   | clk__L2_N3                     | DFRRQ_5VX1 |  0.001 |   0.954 |    0.136 | 
     | Delay2_reg_reg[0][8]/Q           |   v   | Delay2_reg_next[1][8]          | DFRRQ_5VX1 |  0.711 |   1.665 |    0.847 | 
     | FE_PHC21_Delay2_reg_next_1__8_/A |   v   | Delay2_reg_next[1][8]          | DLY1_5VX1  |  0.000 |   1.665 |    0.847 | 
     | FE_PHC21_Delay2_reg_next_1__8_/Q |   v   | FE_PHN21_Delay2_reg_next_1__8_ | DLY1_5VX1  |  1.187 |   2.851 |    2.034 | 
     | Delay2_reg_reg[1][8]/D           |   v   | FE_PHN21_Delay2_reg_next_1__8_ | DFRRQ_5VX1 |  0.000 |   2.851 |    2.034 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.817 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.817 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    1.283 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.469 |    1.287 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.535 |   1.004 |    1.821 | 
     | Delay2_reg_reg[1][8]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.005 |   1.009 |    1.827 | 
     +---------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin Delay2_reg_reg[1][3]/C 
Endpoint:   Delay2_reg_reg[1][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][3]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.009
+ Hold                          0.024
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.034
  Arrival Time                  2.863
  Slack Time                    0.830
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |              Net               |    Cell    |  Delay | Arrival | Required | 
     |                                  |       |                                |            |        |  Time   |   Time   | 
     |----------------------------------+-------+--------------------------------+------------+--------+---------+----------| 
     | clk                              |   ^   | clk                            |            |        |   0.000 |   -0.830 | 
     | clk__L1_I0/A                     |   ^   | clk                            | IN_5VX16   | -0.000 |  -0.000 |   -0.830 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                     | IN_5VX16   |  0.448 |   0.447 |   -0.382 | 
     | clk__L2_I3/A                     |   v   | clk__L1_N0                     | IN_5VX16   |  0.004 |   0.451 |   -0.379 | 
     | clk__L2_I3/Q                     |   ^   | clk__L2_N3                     | IN_5VX16   |  0.501 |   0.952 |    0.123 | 
     | Delay2_reg_reg[0][3]/C           |   ^   | clk__L2_N3                     | DFRRQ_5VX1 |  0.001 |   0.954 |    0.124 | 
     | Delay2_reg_reg[0][3]/Q           |   v   | Delay2_reg_next[1][3]          | DFRRQ_5VX1 |  0.717 |   1.671 |    0.841 | 
     | FE_PHC22_Delay2_reg_next_1__3_/A |   v   | Delay2_reg_next[1][3]          | DLY1_5VX1  |  0.000 |   1.671 |    0.841 | 
     | FE_PHC22_Delay2_reg_next_1__3_/Q |   v   | FE_PHN22_Delay2_reg_next_1__3_ | DLY1_5VX1  |  1.193 |   2.863 |    2.034 | 
     | Delay2_reg_reg[1][3]/D           |   v   | FE_PHN22_Delay2_reg_next_1__3_ | DFRRQ_5VX1 |  0.000 |   2.863 |    2.034 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.830 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.830 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    1.296 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.469 |    1.299 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.535 |   1.004 |    1.834 | 
     | Delay2_reg_reg[1][3]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.005 |   1.009 |    1.839 | 
     +---------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin Delay1_out1_reg[20]/C 
Endpoint:   Delay1_out1_reg[20]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[20]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.011
+ Hold                          0.025
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.036
  Arrival Time                  2.873
  Slack Time                    0.836
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |    Cell    |  Delay | Arrival | Required | 
     |                           |       |                         |            |        |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+------------+--------+---------+----------| 
     | clk                       |   ^   | clk                     |            |        |   0.000 |   -0.836 | 
     | clk__L1_I0/A              |   ^   | clk                     | IN_5VX16   | -0.000 |  -0.000 |   -0.837 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0              | IN_5VX16   |  0.448 |   0.447 |   -0.389 | 
     | clk__L2_I5/A              |   v   | clk__L1_N0              | IN_5VX16   |  0.003 |   0.450 |   -0.386 | 
     | clk__L2_I5/Q              |   ^   | clk__L2_N5              | IN_5VX16   |  0.510 |   0.960 |    0.124 | 
     | Delay_out1_reg[20]/C      |   ^   | clk__L2_N5              | DFRRQ_5VX1 |  0.004 |   0.964 |    0.128 | 
     | Delay_out1_reg[20]/Q      |   v   | Delay_out1[20]          | DFRRQ_5VX1 |  0.724 |   1.689 |    0.852 | 
     | FE_PHC42_Delay_out1_20_/A |   v   | Delay_out1[20]          | DLY1_5VX1  |  0.000 |   1.689 |    0.852 | 
     | FE_PHC42_Delay_out1_20_/Q |   v   | FE_PHN42_Delay_out1_20_ | DLY1_5VX1  |  1.184 |   2.873 |    2.036 | 
     | Delay1_out1_reg[20]/D     |   v   | FE_PHN42_Delay_out1_20_ | DFRRQ_5VX1 |  0.000 |   2.873 |    2.036 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.836 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.837 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    1.302 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    1.307 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.535 |   1.005 |    1.842 | 
     | Delay1_out1_reg[20]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.006 |   1.011 |    1.848 | 
     +--------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin Delay2_reg_reg[1][2]/C 
Endpoint:   Delay2_reg_reg[1][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][2]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.996
+ Hold                          0.023
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.019
  Arrival Time                  2.867
  Slack Time                    0.848
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |              Net               |    Cell    |  Delay | Arrival | Required | 
     |                                  |       |                                |            |        |  Time   |   Time   | 
     |----------------------------------+-------+--------------------------------+------------+--------+---------+----------| 
     | clk                              |   ^   | clk                            |            |        |   0.000 |   -0.848 | 
     | clk__L1_I0/A                     |   ^   | clk                            | IN_5VX16   | -0.000 |  -0.000 |   -0.849 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                     | IN_5VX16   |  0.448 |   0.447 |   -0.401 | 
     | clk__L2_I3/A                     |   v   | clk__L1_N0                     | IN_5VX16   |  0.004 |   0.451 |   -0.397 | 
     | clk__L2_I3/Q                     |   ^   | clk__L2_N3                     | IN_5VX16   |  0.501 |   0.952 |    0.104 | 
     | Delay2_reg_reg[0][2]/C           |   ^   | clk__L2_N3                     | DFRRQ_5VX1 |  0.002 |   0.954 |    0.105 | 
     | Delay2_reg_reg[0][2]/Q           |   v   | Delay2_reg_next[1][2]          | DFRRQ_5VX1 |  0.720 |   1.674 |    0.826 | 
     | FE_PHC24_Delay2_reg_next_1__2_/A |   v   | Delay2_reg_next[1][2]          | DLY1_5VX1  |  0.000 |   1.674 |    0.826 | 
     | FE_PHC24_Delay2_reg_next_1__2_/Q |   v   | FE_PHN24_Delay2_reg_next_1__2_ | DLY1_5VX1  |  1.193 |   2.867 |    2.019 | 
     | Delay2_reg_reg[1][2]/D           |   v   | FE_PHN24_Delay2_reg_next_1__2_ | DFRRQ_5VX1 |  0.000 |   2.867 |    2.019 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.848 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.849 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    1.314 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.471 |    1.319 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.524 |   0.995 |    1.843 | 
     | Delay2_reg_reg[1][2]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.002 |   0.996 |    1.844 | 
     +---------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin Delay2_reg_reg[1][15]/C 
Endpoint:   Delay2_reg_reg[1][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][15]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.998
+ Hold                          0.023
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.021
  Arrival Time                  2.878
  Slack Time                    0.857
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |               Net               |    Cell    |  Delay | Arrival | Required | 
     |                                   |       |                                 |            |        |  Time   |   Time   | 
     |-----------------------------------+-------+---------------------------------+------------+--------+---------+----------| 
     | clk                               |   ^   | clk                             |            |        |   0.000 |   -0.857 | 
     | clk__L1_I0/A                      |   ^   | clk                             | IN_5VX16   | -0.000 |  -0.000 |   -0.857 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0                      | IN_5VX16   |  0.448 |   0.447 |   -0.410 | 
     | clk__L2_I1/A                      |   v   | clk__L1_N0                      | IN_5VX16   |  0.002 |   0.450 |   -0.407 | 
     | clk__L2_I1/Q                      |   ^   | clk__L2_N1                      | IN_5VX16   |  0.505 |   0.955 |    0.098 | 
     | Delay2_reg_reg[0][15]/C           |   ^   | clk__L2_N1                      | DFRRQ_5VX1 |  0.002 |   0.957 |    0.100 | 
     | Delay2_reg_reg[0][15]/Q           |   v   | Delay2_reg_next[1][15]          | DFRRQ_5VX1 |  0.723 |   1.680 |    0.823 | 
     | FE_PHC30_Delay2_reg_next_1__15_/A |   v   | Delay2_reg_next[1][15]          | DLY1_5VX1  |  0.000 |   1.680 |    0.823 | 
     | FE_PHC30_Delay2_reg_next_1__15_/Q |   v   | FE_PHN30_Delay2_reg_next_1__15_ | DLY1_5VX1  |  1.198 |   2.878 |    2.021 | 
     | Delay2_reg_reg[1][15]/D           |   v   | FE_PHN30_Delay2_reg_next_1__15_ | DFRRQ_5VX1 |  0.000 |   2.878 |    2.021 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.857 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.857 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    1.323 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.469 |    1.327 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.525 |   0.995 |    1.852 | 
     | Delay2_reg_reg[1][15]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   0.998 |    1.856 | 
     +----------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin Delay2_reg_reg[1][9]/C 
Endpoint:   Delay2_reg_reg[1][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][9]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.009
+ Hold                          0.024
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.034
  Arrival Time                  2.892
  Slack Time                    0.859
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |              Net               |    Cell    |  Delay | Arrival | Required | 
     |                                  |       |                                |            |        |  Time   |   Time   | 
     |----------------------------------+-------+--------------------------------+------------+--------+---------+----------| 
     | clk                              |   ^   | clk                            |            |        |   0.000 |   -0.859 | 
     | clk__L1_I0/A                     |   ^   | clk                            | IN_5VX16   | -0.000 |  -0.000 |   -0.859 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                     | IN_5VX16   |  0.448 |   0.447 |   -0.412 | 
     | clk__L2_I0/A                     |   v   | clk__L1_N0                     | IN_5VX16   |  0.002 |   0.450 |   -0.409 | 
     | clk__L2_I0/Q                     |   ^   | clk__L2_N0                     | IN_5VX16   |  0.514 |   0.964 |    0.105 | 
     | Delay2_reg_reg[0][9]/C           |   ^   | clk__L2_N0                     | DFRRQ_5VX1 |  0.004 |   0.968 |    0.109 | 
     | Delay2_reg_reg[0][9]/Q           |   v   | Delay2_reg_next[1][9]          | DFRRQ_5VX1 |  0.730 |   1.698 |    0.839 | 
     | FE_PHC27_Delay2_reg_next_1__9_/A |   v   | Delay2_reg_next[1][9]          | DLY1_5VX1  |  0.000 |   1.698 |    0.839 | 
     | FE_PHC27_Delay2_reg_next_1__9_/Q |   v   | FE_PHN27_Delay2_reg_next_1__9_ | DLY1_5VX1  |  1.194 |   2.892 |    2.034 | 
     | Delay2_reg_reg[1][9]/D           |   v   | FE_PHN27_Delay2_reg_next_1__9_ | DFRRQ_5VX1 |  0.000 |   2.892 |    2.034 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.859 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.859 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    1.325 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.469 |    1.328 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.535 |   1.004 |    1.863 | 
     | Delay2_reg_reg[1][9]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.005 |   1.009 |    1.868 | 
     +---------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin Delay2_reg_reg[1][11]/C 
Endpoint:   Delay2_reg_reg[1][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][11]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.999
+ Hold                          0.024
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.023
  Arrival Time                  2.883
  Slack Time                    0.859
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |               Net               |    Cell    |  Delay | Arrival | Required | 
     |                                   |       |                                 |            |        |  Time   |   Time   | 
     |-----------------------------------+-------+---------------------------------+------------+--------+---------+----------| 
     | clk                               |   ^   | clk                             |            |        |   0.000 |   -0.859 | 
     | clk__L1_I0/A                      |   ^   | clk                             | IN_5VX16   | -0.000 |  -0.000 |   -0.860 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0                      | IN_5VX16   |  0.448 |   0.447 |   -0.412 | 
     | clk__L2_I1/A                      |   v   | clk__L1_N0                      | IN_5VX16   |  0.002 |   0.450 |   -0.410 | 
     | clk__L2_I1/Q                      |   ^   | clk__L2_N1                      | IN_5VX16   |  0.505 |   0.955 |    0.095 | 
     | Delay2_reg_reg[0][11]/C           |   ^   | clk__L2_N1                      | DFRRQ_5VX1 |  0.003 |   0.958 |    0.098 | 
     | Delay2_reg_reg[0][11]/Q           |   v   | Delay2_reg_next[1][11]          | DFRRQ_5VX1 |  0.737 |   1.694 |    0.835 | 
     | FE_PHC38_Delay2_reg_next_1__11_/A |   v   | Delay2_reg_next[1][11]          | DLY1_5VX1  |  0.000 |   1.694 |    0.835 | 
     | FE_PHC38_Delay2_reg_next_1__11_/Q |   v   | FE_PHN38_Delay2_reg_next_1__11_ | DLY1_5VX1  |  1.188 |   2.883 |    2.023 | 
     | Delay2_reg_reg[1][11]/D           |   v   | FE_PHN38_Delay2_reg_next_1__11_ | DFRRQ_5VX1 |  0.000 |   2.883 |    2.023 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.859 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.860 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    1.325 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.469 |    1.329 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.525 |   0.995 |    1.854 | 
     | Delay2_reg_reg[1][11]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   0.999 |    1.858 | 
     +----------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin Delay2_reg_reg[1][19]/C 
Endpoint:   Delay2_reg_reg[1][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][19]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.001
+ Hold                          0.024
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.025
  Arrival Time                  2.886
  Slack Time                    0.861
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |               Net               |    Cell    |  Delay | Arrival | Required | 
     |                                   |       |                                 |            |        |  Time   |   Time   | 
     |-----------------------------------+-------+---------------------------------+------------+--------+---------+----------| 
     | clk                               |   ^   | clk                             |            |        |   0.000 |   -0.861 | 
     | clk__L1_I0/A                      |   ^   | clk                             | IN_5VX16   | -0.000 |  -0.000 |   -0.861 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0                      | IN_5VX16   |  0.448 |   0.447 |   -0.413 | 
     | clk__L2_I4/A                      |   v   | clk__L1_N0                      | IN_5VX16   |  0.003 |   0.450 |   -0.411 | 
     | clk__L2_I4/Q                      |   ^   | clk__L2_N4                      | IN_5VX16   |  0.505 |   0.956 |    0.095 | 
     | Delay2_reg_reg[0][19]/C           |   ^   | clk__L2_N4                      | DFRRQ_5VX1 |  0.004 |   0.960 |    0.099 | 
     | Delay2_reg_reg[0][19]/Q           |   v   | Delay2_reg_next[1][19]          | DFRRQ_5VX1 |  0.736 |   1.696 |    0.835 | 
     | FE_PHC35_Delay2_reg_next_1__19_/A |   v   | Delay2_reg_next[1][19]          | DLY1_5VX1  |  0.000 |   1.696 |    0.835 | 
     | FE_PHC35_Delay2_reg_next_1__19_/Q |   v   | FE_PHN35_Delay2_reg_next_1__19_ | DLY1_5VX1  |  1.190 |   2.886 |    2.025 | 
     | Delay2_reg_reg[1][19]/D           |   v   | FE_PHN35_Delay2_reg_next_1__19_ | DFRRQ_5VX1 |  0.000 |   2.886 |    2.025 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.861 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.861 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    1.326 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    1.330 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.526 |   0.996 |    1.856 | 
     | Delay2_reg_reg[1][19]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.005 |   1.001 |    1.862 | 
     +----------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin Delay2_reg_reg[1][4]/C 
Endpoint:   Delay2_reg_reg[1][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.996
+ Hold                          0.023
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.019
  Arrival Time                  2.882
  Slack Time                    0.863
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |              Net               |    Cell    |  Delay | Arrival | Required | 
     |                                  |       |                                |            |        |  Time   |   Time   | 
     |----------------------------------+-------+--------------------------------+------------+--------+---------+----------| 
     | clk                              |   ^   | clk                            |            |        |   0.000 |   -0.863 | 
     | clk__L1_I0/A                     |   ^   | clk                            | IN_5VX16   | -0.000 |  -0.000 |   -0.863 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                     | IN_5VX16   |  0.448 |   0.447 |   -0.415 | 
     | clk__L2_I3/A                     |   v   | clk__L1_N0                     | IN_5VX16   |  0.004 |   0.451 |   -0.412 | 
     | clk__L2_I3/Q                     |   ^   | clk__L2_N3                     | IN_5VX16   |  0.501 |   0.952 |    0.089 | 
     | Delay2_reg_reg[0][4]/C           |   ^   | clk__L2_N3                     | DFRRQ_5VX1 |  0.001 |   0.954 |    0.091 | 
     | Delay2_reg_reg[0][4]/Q           |   v   | Delay2_reg_next[1][4]          | DFRRQ_5VX1 |  0.735 |   1.688 |    0.825 | 
     | FE_PHC33_Delay2_reg_next_1__4_/A |   v   | Delay2_reg_next[1][4]          | DLY1_5VX1  |  0.000 |   1.688 |    0.825 | 
     | FE_PHC33_Delay2_reg_next_1__4_/Q |   v   | FE_PHN33_Delay2_reg_next_1__4_ | DLY1_5VX1  |  1.194 |   2.882 |    2.019 | 
     | Delay2_reg_reg[1][4]/D           |   v   | FE_PHN33_Delay2_reg_next_1__4_ | DFRRQ_5VX1 |  0.000 |   2.882 |    2.019 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.863 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.863 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    1.329 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.471 |    1.334 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.524 |   0.995 |    1.857 | 
     | Delay2_reg_reg[1][4]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   0.996 |    1.859 | 
     +---------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin Delay2_reg_reg[1][17]/C 
Endpoint:   Delay2_reg_reg[1][17]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][17]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.001
+ Hold                          0.024
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.024
  Arrival Time                  2.893
  Slack Time                    0.868
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |               Net               |    Cell    |  Delay | Arrival | Required | 
     |                                   |       |                                 |            |        |  Time   |   Time   | 
     |-----------------------------------+-------+---------------------------------+------------+--------+---------+----------| 
     | clk                               |   ^   | clk                             |            |        |   0.000 |   -0.868 | 
     | clk__L1_I0/A                      |   ^   | clk                             | IN_5VX16   | -0.000 |  -0.000 |   -0.868 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0                      | IN_5VX16   |  0.448 |   0.447 |   -0.421 | 
     | clk__L2_I4/A                      |   v   | clk__L1_N0                      | IN_5VX16   |  0.003 |   0.450 |   -0.418 | 
     | clk__L2_I4/Q                      |   ^   | clk__L2_N4                      | IN_5VX16   |  0.505 |   0.956 |    0.087 | 
     | Delay2_reg_reg[0][17]/C           |   ^   | clk__L2_N4                      | DFRRQ_5VX1 |  0.004 |   0.959 |    0.091 | 
     | Delay2_reg_reg[0][17]/Q           |   v   | Delay2_reg_next[1][17]          | DFRRQ_5VX1 |  0.738 |   1.697 |    0.829 | 
     | FE_PHC36_Delay2_reg_next_1__17_/A |   v   | Delay2_reg_next[1][17]          | DLY1_5VX1  |  0.000 |   1.697 |    0.829 | 
     | FE_PHC36_Delay2_reg_next_1__17_/Q |   v   | FE_PHN36_Delay2_reg_next_1__17_ | DLY1_5VX1  |  1.195 |   2.893 |    2.024 | 
     | Delay2_reg_reg[1][17]/D           |   v   | FE_PHN36_Delay2_reg_next_1__17_ | DFRRQ_5VX1 |  0.000 |   2.893 |    2.024 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.868 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.868 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    1.334 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    1.338 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.526 |   0.996 |    1.864 | 
     | Delay2_reg_reg[1][17]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.005 |   1.001 |    1.869 | 
     +----------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin Delay2_reg_reg[1][18]/C 
Endpoint:   Delay2_reg_reg[1][18]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][18]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.001
+ Hold                          0.025
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.026
  Arrival Time                  2.898
  Slack Time                    0.873
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |               Net               |    Cell    |  Delay | Arrival | Required | 
     |                                   |       |                                 |            |        |  Time   |   Time   | 
     |-----------------------------------+-------+---------------------------------+------------+--------+---------+----------| 
     | clk                               |   ^   | clk                             |            |        |   0.000 |   -0.873 | 
     | clk__L1_I0/A                      |   ^   | clk                             | IN_5VX16   | -0.000 |  -0.000 |   -0.873 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0                      | IN_5VX16   |  0.448 |   0.447 |   -0.425 | 
     | clk__L2_I4/A                      |   v   | clk__L1_N0                      | IN_5VX16   |  0.003 |   0.450 |   -0.423 | 
     | clk__L2_I4/Q                      |   ^   | clk__L2_N4                      | IN_5VX16   |  0.505 |   0.956 |    0.083 | 
     | Delay2_reg_reg[0][18]/C           |   ^   | clk__L2_N4                      | DFRRQ_5VX1 |  0.004 |   0.960 |    0.087 | 
     | Delay2_reg_reg[0][18]/Q           |   v   | Delay2_reg_next[1][18]          | DFRRQ_5VX1 |  0.750 |   1.709 |    0.837 | 
     | FE_PHC32_Delay2_reg_next_1__18_/A |   v   | Delay2_reg_next[1][18]          | DLY1_5VX1  |  0.000 |   1.709 |    0.837 | 
     | FE_PHC32_Delay2_reg_next_1__18_/Q |   v   | FE_PHN32_Delay2_reg_next_1__18_ | DLY1_5VX1  |  1.189 |   2.898 |    2.026 | 
     | Delay2_reg_reg[1][18]/D           |   v   | FE_PHN32_Delay2_reg_next_1__18_ | DFRRQ_5VX1 |  0.000 |   2.898 |    2.026 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.873 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.873 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    1.338 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    1.342 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.526 |   0.996 |    1.868 | 
     | Delay2_reg_reg[1][18]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.005 |   1.001 |    1.874 | 
     +----------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin Delay2_reg_reg[1][20]/C 
Endpoint:   Delay2_reg_reg[1][20]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][20]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.001
+ Hold                          0.023
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.024
  Arrival Time                  2.898
  Slack Time                    0.874
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |               Net               |    Cell    |  Delay | Arrival | Required | 
     |                                   |       |                                 |            |        |  Time   |   Time   | 
     |-----------------------------------+-------+---------------------------------+------------+--------+---------+----------| 
     | clk                               |   ^   | clk                             |            |        |   0.000 |   -0.874 | 
     | clk__L1_I0/A                      |   ^   | clk                             | IN_5VX16   | -0.000 |  -0.000 |   -0.874 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0                      | IN_5VX16   |  0.448 |   0.447 |   -0.426 | 
     | clk__L2_I4/A                      |   v   | clk__L1_N0                      | IN_5VX16   |  0.003 |   0.450 |   -0.424 | 
     | clk__L2_I4/Q                      |   ^   | clk__L2_N4                      | IN_5VX16   |  0.505 |   0.956 |    0.082 | 
     | Delay2_reg_reg[0][20]/C           |   ^   | clk__L2_N4                      | DFRRQ_5VX1 |  0.004 |   0.960 |    0.086 | 
     | Delay2_reg_reg[0][20]/Q           |   v   | Delay2_reg_next[1][20]          | DFRRQ_5VX1 |  0.736 |   1.696 |    0.823 | 
     | FE_PHC23_Delay2_reg_next_1__20_/A |   v   | Delay2_reg_next[1][20]          | DLY1_5VX1  |  0.000 |   1.696 |    0.823 | 
     | FE_PHC23_Delay2_reg_next_1__20_/Q |   v   | FE_PHN23_Delay2_reg_next_1__20_ | DLY1_5VX1  |  1.202 |   2.898 |    2.024 | 
     | Delay2_reg_reg[1][20]/D           |   v   | FE_PHN23_Delay2_reg_next_1__20_ | DFRRQ_5VX1 |  0.000 |   2.898 |    2.024 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.874 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.874 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    1.339 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    1.343 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.526 |   0.996 |    1.869 | 
     | Delay2_reg_reg[1][20]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.006 |   1.001 |    1.875 | 
     +----------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin Delay2_reg_reg[1][21]/C 
Endpoint:   Delay2_reg_reg[1][21]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][21]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.002
+ Hold                          0.023
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.025
  Arrival Time                  2.899
  Slack Time                    0.874
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |               Net               |    Cell    |  Delay | Arrival | Required | 
     |                                   |       |                                 |            |        |  Time   |   Time   | 
     |-----------------------------------+-------+---------------------------------+------------+--------+---------+----------| 
     | clk                               |   ^   | clk                             |            |        |   0.000 |   -0.874 | 
     | clk__L1_I0/A                      |   ^   | clk                             | IN_5VX16   | -0.000 |  -0.000 |   -0.874 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0                      | IN_5VX16   |  0.448 |   0.447 |   -0.427 | 
     | clk__L2_I4/A                      |   v   | clk__L1_N0                      | IN_5VX16   |  0.003 |   0.450 |   -0.424 | 
     | clk__L2_I4/Q                      |   ^   | clk__L2_N4                      | IN_5VX16   |  0.505 |   0.956 |    0.081 | 
     | Delay2_reg_reg[0][21]/C           |   ^   | clk__L2_N4                      | DFRRQ_5VX1 |  0.004 |   0.960 |    0.086 | 
     | Delay2_reg_reg[0][21]/Q           |   v   | Delay2_reg_next[1][21]          | DFRRQ_5VX1 |  0.741 |   1.701 |    0.827 | 
     | FE_PHC28_Delay2_reg_next_1__21_/A |   v   | Delay2_reg_next[1][21]          | DLY1_5VX1  |  0.000 |   1.701 |    0.827 | 
     | FE_PHC28_Delay2_reg_next_1__21_/Q |   v   | FE_PHN28_Delay2_reg_next_1__21_ | DLY1_5VX1  |  1.198 |   2.899 |    2.025 | 
     | Delay2_reg_reg[1][21]/D           |   v   | FE_PHN28_Delay2_reg_next_1__21_ | DFRRQ_5VX1 |  0.000 |   2.899 |    2.025 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.874 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.874 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    1.340 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    1.344 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.526 |   0.996 |    1.870 | 
     | Delay2_reg_reg[1][21]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.006 |   1.002 |    1.876 | 
     +----------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin Delay2_reg_reg[1][6]/C 
Endpoint:   Delay2_reg_reg[1][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][6]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.996
+ Hold                          0.022
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.018
  Arrival Time                  2.899
  Slack Time                    0.881
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |              Net               |    Cell    |  Delay | Arrival | Required | 
     |                                  |       |                                |            |        |  Time   |   Time   | 
     |----------------------------------+-------+--------------------------------+------------+--------+---------+----------| 
     | clk                              |   ^   | clk                            |            |        |   0.000 |   -0.881 | 
     | clk__L1_I0/A                     |   ^   | clk                            | IN_5VX16   | -0.000 |  -0.000 |   -0.881 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                     | IN_5VX16   |  0.448 |   0.447 |   -0.433 | 
     | clk__L2_I3/A                     |   v   | clk__L1_N0                     | IN_5VX16   |  0.004 |   0.451 |   -0.430 | 
     | clk__L2_I3/Q                     |   ^   | clk__L2_N3                     | IN_5VX16   |  0.501 |   0.952 |    0.072 | 
     | Delay2_reg_reg[0][6]/C           |   ^   | clk__L2_N3                     | DFRRQ_5VX1 |  0.001 |   0.954 |    0.073 | 
     | Delay2_reg_reg[0][6]/Q           |   v   | Delay2_reg_next[1][6]          | DFRRQ_5VX1 |  0.742 |   1.696 |    0.815 | 
     | FE_PHC26_Delay2_reg_next_1__6_/A |   v   | Delay2_reg_next[1][6]          | DLY1_5VX1  |  0.000 |   1.696 |    0.815 | 
     | FE_PHC26_Delay2_reg_next_1__6_/Q |   v   | FE_PHN26_Delay2_reg_next_1__6_ | DLY1_5VX1  |  1.203 |   2.899 |    2.018 | 
     | Delay2_reg_reg[1][6]/D           |   v   | FE_PHN26_Delay2_reg_next_1__6_ | DFRRQ_5VX1 |  0.000 |   2.899 |    2.018 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.881 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.881 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    1.347 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.471 |    1.352 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.524 |   0.995 |    1.875 | 
     | Delay2_reg_reg[1][6]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   0.996 |    1.877 | 
     +---------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin Delay2_reg_reg[1][7]/C 
Endpoint:   Delay2_reg_reg[1][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.996
+ Hold                          0.023
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.019
  Arrival Time                  2.903
  Slack Time                    0.884
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |              Net               |    Cell    |  Delay | Arrival | Required | 
     |                                  |       |                                |            |        |  Time   |   Time   | 
     |----------------------------------+-------+--------------------------------+------------+--------+---------+----------| 
     | clk                              |   ^   | clk                            |            |        |   0.000 |   -0.884 | 
     | clk__L1_I0/A                     |   ^   | clk                            | IN_5VX16   | -0.000 |  -0.000 |   -0.884 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                     | IN_5VX16   |  0.448 |   0.447 |   -0.436 | 
     | clk__L2_I3/A                     |   v   | clk__L1_N0                     | IN_5VX16   |  0.004 |   0.451 |   -0.433 | 
     | clk__L2_I3/Q                     |   ^   | clk__L2_N3                     | IN_5VX16   |  0.501 |   0.952 |    0.068 | 
     | Delay2_reg_reg[0][7]/C           |   ^   | clk__L2_N3                     | DFRRQ_5VX1 |  0.001 |   0.953 |    0.070 | 
     | Delay2_reg_reg[0][7]/Q           |   v   | Delay2_reg_next[1][7]          | DFRRQ_5VX1 |  0.752 |   1.706 |    0.822 | 
     | FE_PHC37_Delay2_reg_next_1__7_/A |   v   | Delay2_reg_next[1][7]          | DLY1_5VX1  |  0.000 |   1.706 |    0.822 | 
     | FE_PHC37_Delay2_reg_next_1__7_/Q |   v   | FE_PHN37_Delay2_reg_next_1__7_ | DLY1_5VX1  |  1.197 |   2.903 |    2.019 | 
     | Delay2_reg_reg[1][7]/D           |   v   | FE_PHN37_Delay2_reg_next_1__7_ | DFRRQ_5VX1 |  0.000 |   2.903 |    2.019 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.884 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.884 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    1.350 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.471 |    1.355 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.524 |   0.995 |    1.878 | 
     | Delay2_reg_reg[1][7]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   0.996 |    1.880 | 
     +---------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin Delay2_reg_reg[1][10]/C 
Endpoint:   Delay2_reg_reg[1][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][10]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.999
+ Hold                          0.022
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.021
  Arrival Time                  2.908
  Slack Time                    0.887
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |               Net               |    Cell    |  Delay | Arrival | Required | 
     |                                   |       |                                 |            |        |  Time   |   Time   | 
     |-----------------------------------+-------+---------------------------------+------------+--------+---------+----------| 
     | clk                               |   ^   | clk                             |            |        |   0.000 |   -0.887 | 
     | clk__L1_I0/A                      |   ^   | clk                             | IN_5VX16   | -0.000 |  -0.000 |   -0.887 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0                      | IN_5VX16   |  0.448 |   0.447 |   -0.440 | 
     | clk__L2_I1/A                      |   v   | clk__L1_N0                      | IN_5VX16   |  0.002 |   0.450 |   -0.437 | 
     | clk__L2_I1/Q                      |   ^   | clk__L2_N1                      | IN_5VX16   |  0.505 |   0.955 |    0.068 | 
     | Delay2_reg_reg[0][10]/C           |   ^   | clk__L2_N1                      | DFRRQ_5VX1 |  0.003 |   0.958 |    0.071 | 
     | Delay2_reg_reg[0][10]/Q           |   v   | Delay2_reg_next[1][10]          | DFRRQ_5VX1 |  0.740 |   1.698 |    0.811 | 
     | FE_PHC39_Delay2_reg_next_1__10_/A |   v   | Delay2_reg_next[1][10]          | DLY1_5VX1  |  0.000 |   1.698 |    0.811 | 
     | FE_PHC39_Delay2_reg_next_1__10_/Q |   v   | FE_PHN39_Delay2_reg_next_1__10_ | DLY1_5VX1  |  1.210 |   2.908 |    2.021 | 
     | Delay2_reg_reg[1][10]/D           |   v   | FE_PHN39_Delay2_reg_next_1__10_ | DFRRQ_5VX1 |  0.000 |   2.908 |    2.021 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.887 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.887 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    1.353 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.469 |    1.356 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.525 |   0.995 |    1.882 | 
     | Delay2_reg_reg[1][10]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   0.999 |    1.886 | 
     +----------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin Delay2_reg_reg[1][12]/C 
Endpoint:   Delay2_reg_reg[1][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][12]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.999
+ Hold                          0.021
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.020
  Arrival Time                  2.908
  Slack Time                    0.887
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |               Net               |    Cell    |  Delay | Arrival | Required | 
     |                                   |       |                                 |            |        |  Time   |   Time   | 
     |-----------------------------------+-------+---------------------------------+------------+--------+---------+----------| 
     | clk                               |   ^   | clk                             |            |        |   0.000 |   -0.887 | 
     | clk__L1_I0/A                      |   ^   | clk                             | IN_5VX16   | -0.000 |  -0.000 |   -0.887 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0                      | IN_5VX16   |  0.448 |   0.447 |   -0.440 | 
     | clk__L2_I1/A                      |   v   | clk__L1_N0                      | IN_5VX16   |  0.002 |   0.450 |   -0.437 | 
     | clk__L2_I1/Q                      |   ^   | clk__L2_N1                      | IN_5VX16   |  0.505 |   0.955 |    0.067 | 
     | Delay2_reg_reg[0][12]/C           |   ^   | clk__L2_N1                      | DFRRQ_5VX1 |  0.003 |   0.958 |    0.070 | 
     | Delay2_reg_reg[0][12]/Q           |   v   | Delay2_reg_next[1][12]          | DFRRQ_5VX1 |  0.734 |   1.692 |    0.804 | 
     | FE_PHC29_Delay2_reg_next_1__12_/A |   v   | Delay2_reg_next[1][12]          | DLY1_5VX1  |  0.000 |   1.692 |    0.804 | 
     | FE_PHC29_Delay2_reg_next_1__12_/Q |   v   | FE_PHN29_Delay2_reg_next_1__12_ | DLY1_5VX1  |  1.216 |   2.908 |    2.020 | 
     | Delay2_reg_reg[1][12]/D           |   v   | FE_PHN29_Delay2_reg_next_1__12_ | DFRRQ_5VX1 |  0.000 |   2.908 |    2.020 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.887 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.887 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.466 |   0.466 |    1.353 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.469 |    1.357 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.525 |   0.995 |    1.882 | 
     | Delay2_reg_reg[1][12]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   0.999 |    1.886 | 
     +----------------------------------------------------------------------------------------+ 

