<!DOCTYPE html>
<html lang="en" data-bs-theme="light">
    <head>
        <meta charset="utf-8">
        <meta http-equiv="X-UA-Compatible" content="IE=edge">
        <meta name="viewport" content="width=device-width, initial-scale=1.0">
        
        <meta name="author" content="RSP">
        <link rel="canonical" href="https://iot-kmutnb.github.io/blogs/teaching/digital_logic_lab_2025-1/intro_uart_lite/">
        <link rel="shortcut icon" href="../../../img/favicon.ico">
        <title>Tutorial: Quartus Prime UART Core Lite - IoT Engineering Education</title>
        <link href="../../../css/bootstrap.min.css" rel="stylesheet">
        <link href="../../../css/fontawesome.min.css" rel="stylesheet">
        <link href="../../../css/brands.min.css" rel="stylesheet">
        <link href="../../../css/solid.min.css" rel="stylesheet">
        <link href="../../../css/v4-font-face.min.css" rel="stylesheet">
        <link href="../../../css/base.css" rel="stylesheet">
        <link id="hljs-light" rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/styles/github.min.css" >
        <link id="hljs-dark" rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/styles/github-dark.min.css" disabled>
        <link href="../../../css/extra.css" rel="stylesheet">
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/highlight.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/yaml.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/c.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/cpp.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/arduino.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/python.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/javascript.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/typescript.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/json.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/rust.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/vhdl.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/verilog.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/bash.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/text.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/plaintext.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/matlab.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/julia.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/go.min.js"></script>
        <script>hljs.highlightAll();</script>
        <script async src="https://www.googletagmanager.com/gtag/js?id=G-966FQ6RN6W"></script>
        <script>
          window.dataLayer = window.dataLayer || [];
          function gtag(){dataLayer.push(arguments);}
          gtag('js', new Date());

          gtag('config', "G-966FQ6RN6W");
        </script> 
    </head>

    <body>
        <div class="navbar fixed-top navbar-expand-lg navbar-dark bg-primary">
            <div class="container">
                <a class="navbar-brand" href="../../..">IoT Engineering Education</a>
                <!-- Expander button -->
                <button type="button" class="navbar-toggler" data-bs-toggle="collapse" data-bs-target="#navbar-collapse" aria-controls="navbar-collapse" aria-expanded="false" aria-label="Toggle navigation">
                    <span class="navbar-toggler-icon"></span>
                </button>

                <!-- Expanded navigation -->
                <div id="navbar-collapse" class="navbar-collapse collapse">
                        <!-- Main navigation -->
                        <ul class="nav navbar-nav">
                            <li class="nav-item">
                                <a href="../../.." class="nav-link">Home</a>
                            </li>
                            <li class="nav-item">
                                <a href="../../../about/" class="nav-link">About</a>
                            </li>
                        </ul>

                    <ul class="nav navbar-nav ms-md-auto">
                        <li class="nav-item">
                            <a href="#" class="nav-link" data-bs-toggle="modal" data-bs-target="#mkdocs_search_modal">
                                <i class="fa fa-search"></i> Search
                            </a>
                        </li>
                    </ul>
                </div>
            </div>
        </div>

        <div class="container">
            <div class="row">
                    <div class="col-md-3"><div class="navbar-expand-md bs-sidebar hidden-print affix" role="complementary">
    <div class="navbar-header">
        <button type="button" class="navbar-toggler collapsed" data-bs-toggle="collapse" data-bs-target="#toc-collapse" title="Table of Contents">
            <span class="fa fa-angle-down"></span>
        </button>
    </div>

    
    <div id="toc-collapse" class="navbar-collapse collapse card bg-body-tertiary">
        <ul class="nav flex-column">
            
            <li class="nav-item" data-bs-level="1"><a href="#tutorial-quartus-prime-uart-core-lite" class="nav-link">Tutorial: Quartus Prime UART Core Lite</a>
              <ul class="nav flex-column">
            <li class="nav-item" data-bs-level="2"><a href="#intelaltera-ip-cores-for-serial-communication" class="nav-link">Intel/Altera IP Cores for Serial Communication</a>
              <ul class="nav flex-column">
              </ul>
            </li>
            <li class="nav-item" data-bs-level="2"><a href="#lightweight-uart-core-instantiation" class="nav-link">Lightweight UART Core Instantiation</a>
              <ul class="nav flex-column">
              </ul>
            </li>
            <li class="nav-item" data-bs-level="2"><a href="#serial-loopback-test" class="nav-link">Serial-Loopback Test</a>
              <ul class="nav flex-column">
              </ul>
            </li>
              </ul>
            </li>
        </ul>
    </div>
</div></div>
                    <div class="col-md-9" role="main">

<h1 id="tutorial-quartus-prime-uart-core-lite"><strong>Tutorial: Quartus Prime UART Core Lite</strong><a class="headerlink" href="#tutorial-quartus-prime-uart-core-lite" title="Permanent link">#</a></h1>
<ul>
<li><a href="#intelaltera-ip-cores-for-serial-communication"><strong>Intel/Altera IP Cores for Serial Communication</strong></a></li>
<li><a href="#lightweight-uart-core-instantiation"><strong>Lightweight UART Core Instantiation</strong></a></li>
<li><a href="#serial-loopback-test"><strong>Serial-Loopback Test</strong></a></li>
</ul>
<hr />
<h2 id="intelaltera-ip-cores-for-serial-communication"><strong>Intel/Altera IP Cores for Serial Communication</strong><a class="headerlink" href="#intelaltera-ip-cores-for-serial-communication" title="Permanent link">#</a></h2>
<p>Quartus Prime software provides a set of free IP cores
for FPGA designs targeting Intel / Altera FPGA devices.
For serial data communication, some UART IP cores are available
such as <strong>RS232-UART Core (Intel FPGA IP)</strong>,
<strong>Intel FPGA 16550 Compatible UART Core</strong>, <strong>UART Core</strong>, <strong>Lightweight UART Core</strong>
and <strong>JTAG-UART Core</strong>.</p>
<p>This tutorial explains how to use the <strong>Lightweight UART Core</strong>. 
The figure below shows a simplified block diagram of the <strong>Lightweight UART Core</strong>.
This core uses the <strong>Avalon bus memory-mapped interface</strong>, and there is a small set of
16-bit readable and writable registers associated with the operation of the UART core.</p>
<p><img alt="" src="uart_core_block_diagram.jpg" /></p>
<p><strong>Figure:</strong> Block diagram of the Lightweight UART Core (Source: Intel / Altera)</p>
<p><img alt="" src="uart_regs.jpg" /></p>
<p><strong>Figure:</strong> Registers of the Lightweight UART Core (Source: Intel / Altera)</p>
<p>For more details, please consult the <a href="../embedded_peripheral_ip_userguide_v24.1.pdf">"<strong>Embedded Peripherals IP User Guide</strong>"</a>.</p>
<p>&nbsp;</p>
<hr />
<h2 id="lightweight-uart-core-instantiation"><strong>Lightweight UART Core Instantiation</strong><a class="headerlink" href="#lightweight-uart-core-instantiation" title="Permanent link">#</a></h2>
<p>This section provides a guideline for using the <strong>Lightweight UART Core</strong>:</p>
<ol>
<li>Open <strong>Quartus Prime</strong>, create a new FPGA project using the "<strong>New Project Wizard</strong>".</li>
<li>Go to the menu "<strong>Tools &gt; Platform Designer</strong>" to start the <strong>Platform Designer</strong> tool.</li>
<li>Add the <strong>Lightweight UART Core</strong> to the <strong>System Contents</strong>. 
Select the IP core from
"<strong>Library &gt; Interface Protocols &gt; Serial &gt; Lightweight UART (RS232 Serial Port)</strong>".</li>
<li>Configure the IP core:<ul>
<li><strong>Basic Settings</strong>: <ul>
<li>Use 8N1 (8-bit data, no parity, 1 stop bit)</li>
<li>Include CTS/RTS (flow control): No</li>
<li>Include end-of-packet: No</li>
</ul>
</li>
<li><strong>FIFO Settings</strong>:<ul>
<li>Implement TXFIFO in register: Yes</li>
<li>Implement RXFIFO in register: Yes</li>
<li>Select the FIFO depth for TX and RX FIFOs</li>
</ul>
</li>
<li><strong>Baud rate</strong>: 115200 (use fixed baud rate)</li>
</ul>
</li>
<li>Export and rename the selected UART signals, 
then connect the clock and reset signals for the components as shown 
in the wiring diagram below.</li>
<li>Click the "<strong>Generate HDL</strong>" button to generate code for the IP core. 
Choose VHDL as the output type and specify the output directory for the IP core files.</li>
<li>Save the Platform Designer project (<code>.qsys</code>).
After generating the IP core, add the <code>.qsys</code> to the project.</li>
<li>Instantiate the Lightweight UART core in your top-level design.</li>
</ol>
<p><img alt="" src="uart_core-1.jpg" /></p>
<p><strong>Figure:</strong> UART IP core settings</p>
<p><img alt="" src="uart_core-3.jpg" /></p>
<p><strong>Figure:</strong> IP core configuration</p>
<p><img alt="" src="uart_core-2.jpg" /></p>
<p><strong>Figure:</strong> Generating the IP core and saving the IP core settings to a <code>.qsys</code> file</p>
<p>&nbsp;</p>
<hr />
<h2 id="serial-loopback-test"><strong>Serial-Loopback Test</strong><a class="headerlink" href="#serial-loopback-test" title="Permanent link">#</a></h2>
<p>Below is a top-level design written in VHDL, provided as an example
showing how to implement an FSM to interface with the UART core
according to the Avalon memory-mapped interface.</p>
<p>The FSM starts with a polling read operation to check whether
the <strong>RXFIFO</strong> is not empty. It reads the <strong>STATUS</strong> register of the IP core
and checks the "<strong>Receive character ready</strong>" (<code>RRDY</code>) bit. If it is set,
the FSM reads the <strong>RXFIFO</strong> register and extracts the data byte from the 16-bit value.</p>
<p>Next, the FSM performs a polling read operation on the <strong>STATUS</strong> register
to check whether the "<strong>TX data empty</strong>" bit  (<code>TMT</code>) is set. 
If the transmit data register is empty,
the data byte is written as a 16-bit value to the <strong>TXFIFO</strong> register,
enabling a <strong>serial-loopback</strong> test behavior.</p>
<pre><code class="language-VHDL">LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;

ENTITY serial_tester IS
    PORT (
        CLK       : IN STD_LOGIC;  -- system clock 
        RESET_N   : IN STD_LOGIC;  -- active-low reset
        UART_RXD  : IN STD_LOGIC;  -- UART RXD
        UART_TXD  : OUT STD_LOGIC; -- UART TXD
        LEDS      : OUT STD_LOGIC_VECTOR(7 DOWNTO 0) -- LED indicators
    );
END ENTITY;

ARCHITECTURE rtl OF serial_tester IS

    -- Component Declaration of uart_core
    COMPONENT uart_core IS
        PORT (
            clk_clk              : IN STD_LOGIC;
            reset_reset_n        : IN STD_LOGIC;
            uart_slave_address   : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
            uart_slave_read      : IN STD_LOGIC;
            uart_slave_write     : IN STD_LOGIC;
            uart_slave_writedata : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
            uart_slave_readdata  : OUT STD_LOGIC_VECTOR(15 DOWNTO 0);
            uart_rxd             : IN  STD_LOGIC;
            uart_txd             : OUT STD_LOGIC
        );
    END COMPONENT;

    -- UART slave signals
    SIGNAL uart_addr  : STD_LOGIC_VECTOR(2 DOWNTO 0) := (OTHERS =&gt; '0');
    SIGNAL uart_read  : STD_LOGIC := '0';
    SIGNAL uart_write : STD_LOGIC := '0';
    SIGNAL uart_wdata : STD_LOGIC_VECTOR(15 DOWNTO 0) := (OTHERS =&gt; '0');
    SIGNAL uart_rdata : STD_LOGIC_VECTOR(15 DOWNTO 0) := (OTHERS =&gt; '0');
    SIGNAL data_byte  : STD_LOGIC_VECTOR( 7 DOWNTO 0) := (OTHERS =&gt; '0');

    CONSTANT RXFIFO_REG : STD_LOGIC_VECTOR(2 DOWNTO 0) := &quot;000&quot;;
    CONSTANT TXFIFO_REG : STD_LOGIC_VECTOR(2 DOWNTO 0) := &quot;001&quot;;
    CONSTANT STATUS_REG : STD_LOGIC_VECTOR(2 DOWNTO 0) := &quot;010&quot;;

    TYPE state_type IS (S0, S1, S2, S3, S4);
    SIGNAL state : state_type := S0;

    SIGNAL wait_cnt : INTEGER RANGE 0 TO 1 := 0;

BEGIN

    -- Instantiate UART Core
    u0 : uart_core
    PORT MAP(
        clk_clk =&gt; CLK,
        reset_reset_n =&gt; RESET_N,
        uart_slave_address =&gt; uart_addr,
        uart_slave_read =&gt; uart_read,
        uart_slave_write =&gt; uart_write,
        uart_slave_writedata =&gt; uart_wdata,
        uart_slave_readdata =&gt; uart_rdata,
        uart_rxd =&gt; UART_RXD,
        uart_txd =&gt; UART_TXD
    );

    PROCESS (CLK, RESET_N)
    BEGIN
        IF RESET_N = '0' THEN
            state &lt;= S0;
            uart_read  &lt;= '0';
            uart_write &lt;= '0';
            uart_addr  &lt;= (OTHERS =&gt; '0');
            uart_wdata &lt;= (OTHERS =&gt; '0');
            data_byte  &lt;= (OTHERS =&gt; '0');
            wait_cnt   &lt;= 0;

        ELSIF rising_edge(CLK) THEN

            CASE state IS

                WHEN S0 =&gt;
                    uart_read &lt;= '1';
                    uart_addr &lt;= STATUS_REG;
                    wait_cnt  &lt;= 1;
                    state     &lt;= S1;

                WHEN S1 =&gt;
                    uart_read &lt;= '0';
                    IF wait_cnt = 0 THEN
                        IF uart_rdata(7) = '1' THEN -- RX FIFO not empty
                            uart_read &lt;= '1';
                            uart_addr &lt;= RXFIFO_REG;
                            wait_cnt  &lt;= 1;
                            state     &lt;= S2;
                        ELSE
                            uart_read &lt;= '1';
                            uart_addr &lt;= STATUS_REG;
                            wait_cnt  &lt;= 1;
                            state     &lt;= S1;
                        END IF;
                    ELSE
                        wait_cnt &lt;= wait_cnt - 1;
                    END IF;

                WHEN S2 =&gt;
                    IF wait_cnt = 0 THEN
                        data_byte &lt;= uart_rdata(7 DOWNTO 0);
                        uart_read &lt;= '1';
                        uart_addr &lt;= STATUS_REG;
                        wait_cnt  &lt;= 1;
                        state     &lt;= S3;
                    ELSE
                        wait_cnt &lt;= wait_cnt - 1;
                    END IF;

                WHEN S3 =&gt;
                    uart_read &lt;= '0';
                    IF wait_cnt = 0 THEN
                        IF uart_rdata(5) = '1' THEN -- Transmit data empty
                            uart_addr  &lt;= TXFIFO_REG;
                            uart_wdata &lt;= x&quot;00&quot; &amp; data_byte;
                            uart_write &lt;= '1';
                            state      &lt;= S4;
                        ELSE
                            uart_addr &lt;= STATUS_REG;
                            uart_read &lt;= '1';
                            state     &lt;= S3;
                            wait_cnt  &lt;= 1;
                        END IF;
                    ELSE
                        wait_cnt &lt;= wait_cnt - 1;
                    END IF;

                WHEN S4 =&gt;
                    uart_write &lt;= '0';
                    uart_write &lt;= '0';
                    state &lt;= S0;

                WHEN OTHERS =&gt;
                    state &lt;= S0;
            END CASE;
        END IF;
    END PROCESS;

    LEDS(7 DOWNTO 0) &lt;= data_byte;

END ARCHITECTURE;
</code></pre>
<p>The Tcl script for FPGA pin assignment (for the <strong>DE10-Lite FPGA board</strong>)
is given as an example below.</p>
<pre><code>#set_global_assignment -name DEVICE 10M50DAF484C7G
#set_global_assignment -name FAMILY &quot;MAX 10&quot;

set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to CLK
set_instance_assignment -name IO_STANDARD &quot;3.3 V Schmitt Trigger&quot; -to RESET_N
set_location_assignment PIN_P11 -to CLK
set_location_assignment PIN_B8  -to RESET_N

set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to UART_RXD
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to UART_TXD
set_location_assignment PIN_V5  -to UART_RXD
set_location_assignment PIN_W7  -to UART_TXD

set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to LEDS[0]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to LEDS[1]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to LEDS[2]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to LEDS[3]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to LEDS[4]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to LEDS[5]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to LEDS[6]
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to LEDS[7]

set_location_assignment PIN_A8  -to LEDS[0]
set_location_assignment PIN_A9  -to LEDS[1]
set_location_assignment PIN_A10 -to LEDS[2]
set_location_assignment PIN_B10 -to LEDS[3]
set_location_assignment PIN_D13 -to LEDS[4]
set_location_assignment PIN_C13 -to LEDS[5]
set_location_assignment PIN_E14 -to LEDS[6]
set_location_assignment PIN_D14 -to LEDS[7]
</code></pre>
<p>The following Python is provided for serial-loopback test.</p>
<pre><code class="language-python">import serial
import time

# Configure and open the serial port
ser = serial.Serial(
    port=&quot;COM13&quot;,     # specify the serial port (e.g. 'COM13' on Windows)
    baudrate=115200,  # set the baud rate
    timeout=0.1,      # set serial timeout (in seconds) for reading data
)

print(f&quot;Opened {ser.portstr}&quot;)

try:
    cnt = 0
    recv_str = &quot;&quot;
    while True:
        msg = f&quot;Hello World! ({cnt})\r\n&quot;
        ser.write( msg.encode('utf-8')) # write a string to serial
        incoming = ser.readline()       # read a string line from serial
        if incoming:
            recv_str = incoming.decode(&quot;utf-8&quot;, errors=&quot;replace&quot;)
            print(f&quot;Received message: {recv_str}&quot;, end=&quot;&quot;)
            cnt = cnt + 1  # increment the counter
            time.sleep(0.1) 

except KeyboardInterrupt:
    print(&quot;\nTerminated...&quot;)

finally:
    if ser:
        ser.close()
    print(&quot;Serial port closed.&quot;)
</code></pre>
<p>To test the FPGA design with the <strong>DE10 Lite FPGA board</strong>, a <strong>USB-to-serial adapter</strong>
(3.3V logic level) is required.</p>
<p>In addition, it is recommended to use the <strong>Signal Tap Logic Analyzer</strong>
to capture and analyze selected internal signals of the design
to gain a better understanding of the circuit’s operation.</p>
<p><img alt="" src="stp_sample.jpg" /></p>
<p><strong>Figure:</strong> Using Signal Tap Logic Analyzer to analyze the design.</p>
<p>&nbsp;</p>
<hr />
<p><em>This work is licensed under a</em> <strong><em>Creative Commons Attribution-ShareAlike 4.0 International License</em></strong>.</p>
<p>Created: 2025-09-22 | Last Updated: 2025-09-23</p></div>
            </div>
        </div>

        <footer class="col-md-12">
            <hr>
                <p>Copyright &copy; 2021-2025 IoT Engineering Education, Bangkok/Thailand</a></p>
            <p>Documentation built with <a href="https://www.mkdocs.org/">MkDocs</a>.</p>
        </footer>
        <script src="../../../js/bootstrap.bundle.min.js"></script>
        <script>
            var base_url = "../../..",
                shortcuts = {"help": 191, "next": 78, "previous": 80, "search": 83};
        </script>
        <script src="../../../js/base.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.4/MathJax.js?config=TeX-AMS-MML_HTMLorMML"></script>
        <script src="../../../search/main.js"></script>

        <div class="modal" id="mkdocs_search_modal" tabindex="-1" role="dialog" aria-labelledby="searchModalLabel" aria-hidden="true">
    <div class="modal-dialog modal-lg">
        <div class="modal-content">
            <div class="modal-header">
                <h4 class="modal-title" id="searchModalLabel">Search</h4>
                <button type="button" class="btn-close" data-bs-dismiss="modal" aria-label="Close"></button>
            </div>
            <div class="modal-body">
                <p>From here you can search these documents. Enter your search terms below.</p>
                <form>
                    <div class="form-group">
                        <input type="search" class="form-control" placeholder="Search..." id="mkdocs-search-query" title="Type search term here">
                    </div>
                </form>
                <div id="mkdocs-search-results" data-no-results-text="No results found"></div>
            </div>
            <div class="modal-footer">
            </div>
        </div>
    </div>
</div><div class="modal" id="mkdocs_keyboard_modal" tabindex="-1" role="dialog" aria-labelledby="keyboardModalLabel" aria-hidden="true">
    <div class="modal-dialog">
        <div class="modal-content">
            <div class="modal-header">
                <h4 class="modal-title" id="keyboardModalLabel">Keyboard Shortcuts</h4>
                <button type="button" class="btn-close" data-bs-dismiss="modal" aria-label="Close"></button>
            </div>
            <div class="modal-body">
              <table class="table">
                <thead>
                  <tr>
                    <th style="width: 20%;">Keys</th>
                    <th>Action</th>
                  </tr>
                </thead>
                <tbody>
                  <tr>
                    <td class="help shortcut"><kbd>?</kbd></td>
                    <td>Open this help</td>
                  </tr>
                  <tr>
                    <td class="next shortcut"><kbd>n</kbd></td>
                    <td>Next page</td>
                  </tr>
                  <tr>
                    <td class="prev shortcut"><kbd>p</kbd></td>
                    <td>Previous page</td>
                  </tr>
                  <tr>
                    <td class="search shortcut"><kbd>s</kbd></td>
                    <td>Search</td>
                  </tr>
                </tbody>
              </table>
            </div>
            <div class="modal-footer">
            </div>
        </div>
    </div>
</div>

    </body>
</html>
