$date
	Fri Mar  8 01:39:55 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ifu_tb $end
$var wire 16 ! o [15:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module obj $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 10 $ count [9:0] $end
$var reg 16 % o [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
b0 $
1#
1"
bx !
$end
#1
0"
#2
b1010101010110010 !
b1010101010110010 %
0#
1"
#3
0"
#4
b1 $
1"
#5
0"
#6
b1100001000110000 !
b1100001000110000 %
b10 $
1"
#7
0"
#8
b101001100110001 !
b101001100110001 %
b11 $
1"
#9
0"
#10
b1011001010100011 !
b1011001010100011 %
b100 $
1"
#11
0"
#12
b1000001000110011 !
b1000001000110011 %
b101 $
1"
#13
0"
#14
b1001001100000000 !
b1001001100000000 %
b110 $
1"
#15
0"
#16
b11011110110011 !
b11011110110011 %
b111 $
1"
#17
0"
#18
b1001011100110010 !
b1001011100110010 %
b1000 $
1"
#19
0"
#20
b1001100111111 !
b1001100111111 %
b0 $
1"
#21
0"
#22
b1010101010110010 !
b1010101010110010 %
b1 $
1"
