Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.seq_core_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot seq_core_tb_behav
