Release 14.6 - xst P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: KeypointReader.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "KeypointReader.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "KeypointReader"
Output Format                      : NGC
Target Device                      : xc7z020-2-clg400

---- Source Options
Top Module Name                    : KeypointReader
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/media/DATA42/Dropbox/EmbeddedRetina/embeddedretina_ise/RetinaParameters.vhd" into library work
Parsing package <RetinaParameters>.
Parsing package body <RetinaParameters>.
Parsing VHDL file "/media/DATA42/Dropbox/EmbeddedRetina/embeddedretina_ise/KeypointReader.vhd" into library work
Parsing entity <KeypointReader>.
Parsing architecture <BEHAVIORAL> of entity <keypointreader>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <KeypointReader> (architecture <BEHAVIORAL>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <KeypointReader>.
    Related source file is "/media/DATA42/Dropbox/EmbeddedRetina/embeddedretina_ise/KeypointReader.vhd".
WARNING:Xst:647 - Input <memData<31:28>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <busy>.
    Found 2-bit register for signal <s_readingMemState>.
    Found 10-bit register for signal <kptCoordX>.
    Found 10-bit register for signal <kptCoordY>.
    Found 32-bit register for signal <memAddr>.
    Found 31-bit register for signal <s_offset>.
    Found 1-bit register for signal <read_mem>.
    Found 6-bit register for signal <kptScale>.
    Found 2-bit register for signal <kptOctave>.
    Found 1-bit register for signal <s_producerState>.
    Found finite state machine <FSM_0> for signal <s_readingMemState>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | init                                           |
    | Power Up State     | init                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <addr[31]_GND_6_o_add_3_OUT> created at line 1241.
    Found 31-bit adder for signal <s_offset[30]_GND_6_o_add_4_OUT> created at line 91.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  94 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <KeypointReader> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 31-bit adder                                          : 1
 32-bit adder                                          : 1
# Registers                                            : 9
 1-bit register                                        : 3
 10-bit register                                       : 2
 2-bit register                                        : 1
 31-bit register                                       : 1
 32-bit register                                       : 1
 6-bit register                                        : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <KeypointReader>.
The following registers are absorbed into accumulator <s_offset>: 1 register on signal <s_offset>.
Unit <KeypointReader> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Accumulators                                         : 1
 31-bit up accumulator                                 : 1
# Registers                                            : 63
 Flip-Flops                                            : 63
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <s_producerState> in Unit <KeypointReader> is equivalent to the following FF/Latch, which will be removed : <busy> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <s_readingMemState[1:2]> with user encoding.
---------------------
 State   | Encoding
---------------------
 init    | 00
 reading | 01
 ready   | 10
---------------------
WARNING:Xst:1293 - FF/Latch <s_offset_0> has a constant value of 0 in block <KeypointReader>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_offset_1> has a constant value of 0 in block <KeypointReader>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <KeypointReader> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block KeypointReader, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 93
 Flip-Flops                                            : 93

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : KeypointReader.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 196
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 30
#      LUT2                        : 29
#      LUT3                        : 2
#      LUT4                        : 4
#      LUT5                        : 7
#      MUXCY                       : 59
#      VCC                         : 1
#      XORCY                       : 61
# FlipFlops/Latches                : 93
#      FDE                         : 8
#      FDR                         : 4
#      FDRE                        : 81
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 125
#      IBUF                        : 63
#      OBUF                        : 62

Device utilization summary:
---------------------------

Selected Device : 7z020clg400-2 


Slice Logic Utilization: 
 Number of Slice Registers:              93  out of  106400     0%  
 Number of Slice LUTs:                   74  out of  53200     0%  
    Number used as Logic:                74  out of  53200     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    101
   Number with an unused Flip Flop:       8  out of    101     7%  
   Number with an unused LUT:            27  out of    101    26%  
   Number of fully used LUT-FF pairs:    66  out of    101    65%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                         130
 Number of bonded IOBs:                 126  out of    125   100% (*) 

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 93    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 1.534ns (Maximum Frequency: 651.806MHz)
   Minimum input arrival time before clock: 1.341ns
   Maximum output required time after clock: 0.647ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.534ns (frequency: 651.806MHz)
  Total number of paths / destination ports: 1156 / 154
-------------------------------------------------------------------------
Delay:               1.534ns (Levels of Logic = 4)
  Source:            s_offset_2 (FF)
  Destination:       memAddr_3 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: s_offset_2 to memAddr_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.236   0.362  s_offset_2 (s_offset_2)
     LUT2:I1->O            1   0.043   0.000  Madd_addr[31]_GND_6_o_add_3_OUT_lut<2> (Madd_addr[31]_GND_6_o_add_3_OUT_lut<2>)
     MUXCY:S->O            1   0.238   0.000  Madd_addr[31]_GND_6_o_add_3_OUT_cy<2> (Madd_addr[31]_GND_6_o_add_3_OUT_cy<2>)
     XORCY:CI->O           1   0.262   0.350  Madd_addr[31]_GND_6_o_add_3_OUT_xor<3> (addr[31]_GND_6_o_add_3_OUT<3>)
     LUT5:I4->O            1   0.043   0.000  memAddr_3_dpot (memAddr_3_dpot)
     FDRE:D                   -0.000          memAddr_3
    ----------------------------------------
    Total                      1.534ns (0.822ns logic, 0.712ns route)
                                       (53.6% logic, 46.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1238 / 234
-------------------------------------------------------------------------
Offset:              1.341ns (Levels of Logic = 5)
  Source:            addr<2> (PAD)
  Destination:       memAddr_3 (FF)
  Destination Clock: clk rising

  Data Path: addr<2> to memAddr_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.000   0.405  addr_2_IBUF (addr_2_IBUF)
     LUT2:I0->O            1   0.043   0.000  Madd_addr[31]_GND_6_o_add_3_OUT_lut<2> (Madd_addr[31]_GND_6_o_add_3_OUT_lut<2>)
     MUXCY:S->O            1   0.238   0.000  Madd_addr[31]_GND_6_o_add_3_OUT_cy<2> (Madd_addr[31]_GND_6_o_add_3_OUT_cy<2>)
     XORCY:CI->O           1   0.262   0.350  Madd_addr[31]_GND_6_o_add_3_OUT_xor<3> (addr[31]_GND_6_o_add_3_OUT<3>)
     LUT5:I4->O            1   0.043   0.000  memAddr_3_dpot (memAddr_3_dpot)
     FDRE:D                   -0.000          memAddr_3
    ----------------------------------------
    Total                      1.341ns (0.586ns logic, 0.755ns route)
                                       (43.7% logic, 56.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 62 / 62
-------------------------------------------------------------------------
Offset:              0.647ns (Levels of Logic = 1)
  Source:            s_producerState (FF)
  Destination:       busy (PAD)
  Source Clock:      clk rising

  Data Path: s_producerState to busy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             14   0.236   0.411  s_producerState (s_producerState)
     OBUF:I->O                 0.000          busy_OBUF (busy)
    ----------------------------------------
    Total                      0.647ns (0.236ns logic, 0.411ns route)
                                       (36.5% logic, 63.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.534|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 10.17 secs
 
--> 


Total memory usage is 530528 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    1 (   0 filtered)

