{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1478552152013 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1478552152014 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov  7 17:55:51 2016 " "Processing started: Mon Nov  7 17:55:51 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1478552152014 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478552152014 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Nibble -c Nibble " "Command: quartus_map --read_settings_files=on --write_settings_files=off Nibble -c Nibble" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478552152015 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1478552152320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.bdf" "" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/Decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478552167182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478552167182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_port_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file single_port_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram " "Found entity 1: single_port_ram" {  } { { "single_port_ram.v" "" { Text "/home/andressa/Microeletronica/Project Nibble/Nibble/single_port_ram.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478552167184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478552167184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_port_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file single_port_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_rom " "Found entity 1: single_port_rom" {  } { { "single_port_rom.v" "" { Text "/home/andressa/Microeletronica/Project Nibble/Nibble/single_port_rom.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478552167185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478552167185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.bdf" "" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/fulladder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478552167185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478552167185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullladder8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fullladder8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fullladder8 " "Found entity 1: fullladder8" {  } { { "fullladder8.bdf" "" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/fullladder8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478552167185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478552167185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recoder_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file recoder_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 recoder_4 " "Found entity 1: recoder_4" {  } { { "recoder_4.bdf" "" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/recoder_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478552167186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478552167186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recoder_5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file recoder_5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 recoder_5 " "Found entity 1: recoder_5" {  } { { "recoder_5.bdf" "" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/recoder_5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478552167186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478552167186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recoder_8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file recoder_8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 recoder_8 " "Found entity 1: recoder_8" {  } { { "recoder_8.bdf" "" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/recoder_8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478552167186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478552167186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recoder_24.bdf 1 1 " "Found 1 design units, including 1 entities, in source file recoder_24.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 recoder_24 " "Found entity 1: recoder_24" {  } { { "recoder_24.bdf" "" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/recoder_24.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478552167187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478552167187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recoder_3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file recoder_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 recoder_3 " "Found entity 1: recoder_3" {  } { { "recoder_3.bdf" "" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/recoder_3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478552167187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478552167187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux.v" "" { Text "/home/andressa/Microeletronica/Project Nibble/Nibble/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478552167187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478552167187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complement2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file complement2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 complement2 " "Found entity 1: complement2" {  } { { "complement2.bdf" "" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/complement2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478552167188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478552167188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Nibble.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Nibble.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Nibble " "Found entity 1: Nibble" {  } { { "Nibble.bdf" "" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/Nibble.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478552167188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478552167188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_4bits " "Found entity 1: mux2_4bits" {  } { { "mux4bits.v" "" { Text "/home/andressa/Microeletronica/Project Nibble/Nibble/mux4bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478552167189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478552167189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sum1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sum1 " "Found entity 1: sum1" {  } { { "sum1.bdf" "" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/sum1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478552167189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478552167189 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Nibble " "Elaborating entity \"Nibble\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1478552167251 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk single_port_rom inst " "Port \"clk\" of type single_port_rom and instance \"inst\" is missing source signal" {  } { { "Nibble.bdf" "" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/Nibble.bdf" { { 216 288 456 296 "inst" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1478552167252 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK recoder_5 inst18 " "Port \"CLK\" of type recoder_5 and instance \"inst18\" is missing source signal" {  } { { "Nibble.bdf" "" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/Nibble.bdf" { { 200 0 200 328 "inst18" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1478552167252 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK recoder_24 inst1 " "Port \"CLK\" of type recoder_24 and instance \"inst1\" is missing source signal" {  } { { "Nibble.bdf" "" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/Nibble.bdf" { { 216 496 720 344 "inst1" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1478552167252 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK recoder_8 inst6 " "Port \"CLK\" of type recoder_8 and instance \"inst6\" is missing source signal" {  } { { "Nibble.bdf" "" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/Nibble.bdf" { { 280 1200 1400 408 "inst6" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1478552167252 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk single_port_ram inst11 " "Port \"clk\" of type single_port_ram and instance \"inst11\" is missing source signal" {  } { { "Nibble.bdf" "" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/Nibble.bdf" { { 136 1808 1976 248 "inst11" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1478552167252 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK recoder_5 inst7 " "Port \"CLK\" of type recoder_5 and instance \"inst7\" is missing source signal" {  } { { "Nibble.bdf" "" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/Nibble.bdf" { { 136 1200 1400 264 "inst7" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1478552167252 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK recoder_8 inst14 " "Port \"CLK\" of type recoder_8 and instance \"inst14\" is missing source signal" {  } { { "Nibble.bdf" "" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/Nibble.bdf" { { 192 2160 2360 320 "inst14" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1478552167252 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK recoder_8 inst8 " "Port \"CLK\" of type recoder_8 and instance \"inst8\" is missing source signal" {  } { { "Nibble.bdf" "" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/Nibble.bdf" { { 416 1200 1400 544 "inst8" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1478552167252 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK recoder_3 inst4 " "Port \"CLK\" of type recoder_3 and instance \"inst4\" is missing source signal" {  } { { "Nibble.bdf" "" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/Nibble.bdf" { { 0 1200 1400 128 "inst4" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1478552167252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_rom single_port_rom:inst " "Elaborating entity \"single_port_rom\" for hierarchy \"single_port_rom:inst\"" {  } { { "Nibble.bdf" "inst" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/Nibble.bdf" { { 216 288 456 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478552167253 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "4 0 31 single_port_rom.v(24) " "Verilog HDL warning at single_port_rom.v(24): number of words (4) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "single_port_rom.v" "" { Text "/home/andressa/Microeletronica/Project Nibble/Nibble/single_port_rom.v" 24 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1478552167254 "|single_port_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 single_port_rom.v(12) " "Net \"rom.data_a\" at single_port_rom.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "single_port_rom.v" "" { Text "/home/andressa/Microeletronica/Project Nibble/Nibble/single_port_rom.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1478552167254 "|single_port_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 single_port_rom.v(12) " "Net \"rom.waddr_a\" at single_port_rom.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "single_port_rom.v" "" { Text "/home/andressa/Microeletronica/Project Nibble/Nibble/single_port_rom.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1478552167254 "|single_port_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 single_port_rom.v(12) " "Net \"rom.we_a\" at single_port_rom.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "single_port_rom.v" "" { Text "/home/andressa/Microeletronica/Project Nibble/Nibble/single_port_rom.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1478552167254 "|single_port_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "recoder_5 recoder_5:inst18 " "Elaborating entity \"recoder_5\" for hierarchy \"recoder_5:inst18\"" {  } { { "Nibble.bdf" "inst18" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/Nibble.bdf" { { 200 0 200 328 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478552167255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum1 sum1:inst20 " "Elaborating entity \"sum1\" for hierarchy \"sum1:inst20\"" {  } { { "Nibble.bdf" "inst20" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/Nibble.bdf" { { 80 264 464 176 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478552167256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder sum1:inst20\|fulladder:inst9 " "Elaborating entity \"fulladder\" for hierarchy \"sum1:inst20\|fulladder:inst9\"" {  } { { "sum1.bdf" "inst9" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/sum1.bdf" { { 688 1432 1560 784 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478552167256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "recoder_24 recoder_24:inst1 " "Elaborating entity \"recoder_24\" for hierarchy \"recoder_24:inst1\"" {  } { { "Nibble.bdf" "inst1" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/Nibble.bdf" { { 216 496 720 344 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478552167258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "recoder_8 recoder_24:inst1\|recoder_8:inst2 " "Elaborating entity \"recoder_8\" for hierarchy \"recoder_24:inst1\|recoder_8:inst2\"" {  } { { "recoder_24.bdf" "inst2" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/recoder_24.bdf" { { 744 480 680 872 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478552167263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "recoder_4 recoder_24:inst1\|recoder_8:inst2\|recoder_4:inst " "Elaborating entity \"recoder_4\" for hierarchy \"recoder_24:inst1\|recoder_8:inst2\|recoder_4:inst\"" {  } { { "recoder_8.bdf" "inst" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/recoder_8.bdf" { { 280 536 736 408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478552167265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complement2 complement2:inst10 " "Elaborating entity \"complement2\" for hierarchy \"complement2:inst10\"" {  } { { "Nibble.bdf" "inst10" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/Nibble.bdf" { { 600 1488 1704 696 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478552167271 ""}
{ "Error" "EGDFX_SIGNAL_CANNOT_BE_DRIVEN" "\"A\[2\]\" " "Signal \"A\[2\]\" drives an input pin" {  } { { "complement2.bdf" "" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/complement2.bdf" { { 736 1056 1056 816 "" "" } { 816 1056 1064 816 "" "" } { 736 664 664 784 "" "" } { 720 664 1056 736 "A\[2\]" "" } { 784 448 664 784 "" "" } { 768 400 448 800 "inst17" "" } } } }  } 0 275058 "Signal %1!s! drives an input pin" 0 0 "Analysis & Synthesis" 0 -1 1478552167275 ""}
{ "Error" "EGDFX_SIGNAL_CANNOT_BE_DRIVEN" "\"A\[3\]\" " "Signal \"A\[3\]\" drives an input pin" {  } { { "complement2.bdf" "" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/complement2.bdf" { { 720 1208 1208 816 "" "" } { 816 1208 1216 816 "" "" } { 712 440 520 712 "" "" } { 712 520 520 720 "" "" } { 704 520 1208 720 "A\[3\]" "" } { 696 392 440 728 "inst16" "" } } } }  } 0 275058 "Signal %1!s! drives an input pin" 0 0 "Analysis & Synthesis" 0 -1 1478552167275 ""}
{ "Error" "EGDFX_SIGNAL_CANNOT_BE_DRIVEN" "\"A\[4\]\" " "Signal \"A\[4\]\" drives an input pin" {  } { { "complement2.bdf" "" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/complement2.bdf" { { 704 1360 1360 816 "" "" } { 816 1360 1376 816 "" "" } { 648 440 552 648 "" "" } { 648 552 552 704 "" "" } { 688 552 1360 704 "A\[4\]" "" } { 632 392 440 664 "inst15" "" } } } }  } 0 275058 "Signal %1!s! drives an input pin" 0 0 "Analysis & Synthesis" 0 -1 1478552167275 ""}
{ "Error" "EGDFX_SIGNAL_CANNOT_BE_DRIVEN" "\"A\[5\]\" " "Signal \"A\[5\]\" drives an input pin" {  } { { "complement2.bdf" "" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/complement2.bdf" { { 688 1512 1512 816 "" "" } { 816 1512 1528 816 "" "" } { 584 600 600 688 "" "" } { 672 600 1512 688 "A\[5\]" "" } { 584 440 600 584 "" "" } { 568 392 440 600 "inst14" "" } } } }  } 0 275058 "Signal %1!s! drives an input pin" 0 0 "Analysis & Synthesis" 0 -1 1478552167275 ""}
{ "Error" "EGDFX_SIGNAL_CANNOT_BE_DRIVEN" "\"A\[6\]\" " "Signal \"A\[6\]\" drives an input pin" {  } { { "complement2.bdf" "" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/complement2.bdf" { { 672 1664 1664 816 "" "" } { 816 1664 1680 816 "" "" } { 528 608 608 672 "" "" } { 656 608 1664 672 "A\[6\]" "" } { 528 440 608 528 "" "" } { 512 392 440 544 "inst13" "" } } } }  } 0 275058 "Signal %1!s! drives an input pin" 0 0 "Analysis & Synthesis" 0 -1 1478552167275 ""}
{ "Error" "EGDFX_SIGNAL_CANNOT_BE_DRIVEN" "\"A\[0\]\" " "Signal \"A\[0\]\" drives an input pin" {  } { { "complement2.bdf" "" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/complement2.bdf" { { 800 680 760 816 "A\[0\]" "" } { 904 448 680 904 "" "" } { 816 680 680 904 "" "" } { 888 400 448 920 "inst19" "" } } } }  } 0 275058 "Signal %1!s! drives an input pin" 0 0 "Analysis & Synthesis" 0 -1 1478552167275 ""}
{ "Error" "EGDFX_SIGNAL_CANNOT_BE_DRIVEN" "\"A\[1\]\" " "Signal \"A\[1\]\" drives an input pin" {  } { { "complement2.bdf" "" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/complement2.bdf" { { 760 904 904 816 "" "" } { 816 904 912 816 "" "" } { 760 672 672 848 "" "" } { 744 672 904 760 "A\[1\]" "" } { 848 448 672 848 "" "" } { 832 400 448 864 "inst18" "" } } } }  } 0 275058 "Signal %1!s! drives an input pin" 0 0 "Analysis & Synthesis" 0 -1 1478552167275 ""}
{ "Error" "EGDFX_SIGNAL_CANNOT_BE_DRIVEN" "\"A\[7\]\" " "Signal \"A\[7\]\" drives an input pin" {  } { { "complement2.bdf" "" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/complement2.bdf" { { 656 1816 1816 816 "" "" } { 816 1816 1832 816 "" "" } { 472 616 616 656 "" "" } { 632 616 1816 656 "A\[7\]" "" } { 472 440 616 472 "" "" } { 456 392 440 488 "inst12" "" } } } }  } 0 275058 "Signal %1!s! drives an input pin" 0 0 "Analysis & Synthesis" 0 -1 1478552167275 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "complement2.bdf" "" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/complement2.bdf" { { 632 1976 1976 912 "" "" } { 632 2032 2048 694 "S\[0\]" "" } { 632 2048 2064 694 "S\[1\]" "" } { 632 2064 2080 694 "S\[2\]" "" } { 632 2080 2096 694 "S\[3\]" "" } { 632 2096 2112 694 "S\[4\]" "" } { 632 2112 2128 694 "S\[5\]" "" } { 632 2128 2144 694 "S\[6\]" "" } { 632 1976 2048 632 "" "" } { 632 2048 2064 632 "" "" } { 632 2064 2080 632 "" "" } { 632 2080 2096 632 "" "" } { 632 2096 2112 632 "" "" } { 632 2112 2128 632 "" "" } { 632 2128 2144 632 "" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1478552167275 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "complement2:inst10 " "Can't elaborate user hierarchy \"complement2:inst10\"" {  } { { "Nibble.bdf" "inst10" { Schematic "/home/andressa/Microeletronica/Project Nibble/Nibble/Nibble.bdf" { { 600 1488 1704 696 "inst10" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478552167276 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1227 " "Peak virtual memory: 1227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1478552167332 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov  7 17:56:07 2016 " "Processing ended: Mon Nov  7 17:56:07 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1478552167332 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1478552167332 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1478552167332 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1478552167332 ""}
