#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Nov 16 13:22:28 2020
# Process ID: 3381
# Current directory: /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/wishbone_vivado/wishbone_vivado.runs/synth_1
# Command line: vivado -log SlaveAgent.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source SlaveAgent.tcl
# Log file: /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/wishbone_vivado/wishbone_vivado.runs/synth_1/SlaveAgent.vds
# Journal file: /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/wishbone_vivado/wishbone_vivado.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source SlaveAgent.tcl -notrace
Command: synth_design -top SlaveAgent -part xcvu9p-flga2104-2-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3401
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2130.840 ; gain = 0.000 ; free physical = 24005 ; free virtual = 29731
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SlaveAgent' [/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Handwritten/SlaveAgent.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'SlaveAgent' (1#1) [/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/Handwritten/SlaveAgent.vhd:21]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2130.840 ; gain = 0.000 ; free physical = 24069 ; free virtual = 29794
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2130.840 ; gain = 0.000 ; free physical = 24064 ; free virtual = 29790
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-flga2104-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xcvu9p-flga2104-2-i
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2138.844 ; gain = 8.004 ; free physical = 24063 ; free virtual = 29789
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'section_reg' in module 'SlaveAgent'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               01
                 iSTATE2 |                               01 |                               11
                 iSTATE1 |                               10 |                               10
                  iSTATE |                               11 |                               00
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'section_reg' using encoding 'sequential' in module 'SlaveAgent'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2138.844 ; gain = 8.004 ; free physical = 24053 ; free virtual = 29779
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 5     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 20    
	   5 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 2754.883 ; gain = 624.043 ; free physical = 23167 ; free virtual = 28897
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 2754.883 ; gain = 624.043 ; free physical = 23167 ; free virtual = 28897
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 2754.883 ; gain = 624.043 ; free physical = 23166 ; free virtual = 28896
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 2754.883 ; gain = 624.043 ; free physical = 23169 ; free virtual = 28897
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 2754.883 ; gain = 624.043 ; free physical = 23169 ; free virtual = 28897
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 2754.883 ; gain = 624.043 ; free physical = 23169 ; free virtual = 28897
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 2754.883 ; gain = 624.043 ; free physical = 23169 ; free virtual = 28897
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 2754.883 ; gain = 624.043 ; free physical = 23169 ; free virtual = 28897
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 2754.883 ; gain = 624.043 ; free physical = 23169 ; free virtual = 28897
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     2|
|4     |LUT3 |     4|
|5     |LUT4 |     2|
|6     |LUT5 |     3|
|7     |LUT6 |     9|
|8     |FDRE |   138|
|9     |FDSE |     1|
|10    |IBUF |   104|
|11    |OBUF |   101|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   366|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 2754.883 ; gain = 624.043 ; free physical = 23169 ; free virtual = 28897
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 2754.883 ; gain = 624.043 ; free physical = 23170 ; free virtual = 28898
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 2754.891 ; gain = 624.043 ; free physical = 23170 ; free virtual = 28898
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2762.883 ; gain = 0.000 ; free physical = 23241 ; free virtual = 28969
INFO: [Netlist 29-17] Analyzing 105 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2902.598 ; gain = 0.000 ; free physical = 23141 ; free virtual = 28869
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 105 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 104 instances

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 2902.598 ; gain = 785.961 ; free physical = 23284 ; free virtual = 29012
INFO: [Common 17-1381] The checkpoint '/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/wishbone_vivado/wishbone_vivado.runs/synth_1/SlaveAgent.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SlaveAgent_utilization_synth.rpt -pb SlaveAgent_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 16 13:23:16 2020...
