<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="testbench_behav.wdb" id="1">
         <top_modules>
            <top_module name="nanoprocesseur_package" />
            <top_module name="testbench" />
            <top_module name="variables" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="1137720333fs"></ZoomStartTime>
      <ZoomEndTime time="1292720334fs"></ZoomEndTime>
      <Cursor1Time time="1227720333fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="60"></NameColumnWidth>
      <ValueColumnWidth column_width="58"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="13" />
   <wvobject fp_name="/testbench/clk_i" type="logic">
      <obj_property name="ElementShortName">clk_i</obj_property>
      <obj_property name="ObjectShortName">clk_i</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/reset_i" type="logic">
      <obj_property name="ElementShortName">reset_i</obj_property>
      <obj_property name="ObjectShortName">reset_i</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/port_a_i" type="array">
      <obj_property name="ElementShortName">port_a_i[7:0]</obj_property>
      <obj_property name="ObjectShortName">port_a_i[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/port_a_o" type="array">
      <obj_property name="ElementShortName">port_a_o[7:0]</obj_property>
      <obj_property name="ObjectShortName">port_a_o[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/port_b_i" type="array">
      <obj_property name="ElementShortName">port_b_i[7:0]</obj_property>
      <obj_property name="ObjectShortName">port_b_i[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/port_b_o" type="array">
      <obj_property name="ElementShortName">port_b_o[7:0]</obj_property>
      <obj_property name="ObjectShortName">port_b_o[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/PC_o" type="array">
      <obj_property name="ElementShortName">PC_o[7:0]</obj_property>
      <obj_property name="ObjectShortName">PC_o[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/mark_error_signal" type="logic">
      <obj_property name="ElementShortName">mark_error_signal</obj_property>
      <obj_property name="ObjectShortName">mark_error_signal</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/error_number_signal" type="other">
      <obj_property name="ElementShortName">error_number_signal</obj_property>
      <obj_property name="ObjectShortName">error_number_signal</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/mark_error_vecteur" type="logic">
      <obj_property name="ElementShortName">mark_error_vecteur</obj_property>
      <obj_property name="ObjectShortName">mark_error_vecteur</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/error_number_vecteur" type="other">
      <obj_property name="ElementShortName">error_number_vecteur</obj_property>
      <obj_property name="ObjectShortName">error_number_vecteur</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/clk_gen" type="logic">
      <obj_property name="ElementShortName">clk_gen</obj_property>
      <obj_property name="ObjectShortName">clk_gen</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/sim_finie" type="logic">
      <obj_property name="ElementShortName">sim_finie</obj_property>
      <obj_property name="ObjectShortName">sim_finie</obj_property>
   </wvobject>
</wave_config>
