

================================================================
== Vivado HLS Report for 'dct_2d'
================================================================
* Date:           Wed May 26 17:45:10 2021

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        dct.prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      9.73|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  760|  760|  760|  760|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+-----+-----+-----+-----+---------+
        |                    |         |  Latency  |  Interval | Pipeline|
        |      Instance      |  Module | min | max | min | max |   Type  |
        +--------------------+---------+-----+-----+-----+-----+---------+
        |grp_dct_1d2_fu_225  |dct_1d2  |   37|   37|   37|   37|   none  |
        +--------------------+---------+-----+-----+-----+-----+---------+

        * Loop: 
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_DCT_Loop                               |  312|  312|        39|          -|          -|     8|    no    |
        |- Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |   65|   65|         3|          1|          1|    64|    yes   |
        |- Col_DCT_Loop                               |  312|  312|        39|          -|          -|     8|    no    |
        |- Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |   65|   65|         3|          1|          1|    64|    yes   |
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    208|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      8|     555|    318|
|Memory           |        3|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    386|
|Register         |        -|      -|      98|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        3|      8|     653|    912|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      3|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------+---------+---------+-------+-----+-----+
    |      Instance      |  Module | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------+---------+---------+-------+-----+-----+
    |grp_dct_1d2_fu_225  |dct_1d2  |        0|      8|  555|  318|
    +--------------------+---------+---------+-------+-----+-----+
    |Total               |         |        0|      8|  555|  318|
    +--------------------+---------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------------+-------------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |       Module      | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-------------------+---------+---+----+------+-----+------+-------------+
    |col_inbuf_U   |dct_2d_col_inbuf   |        1|  0|   0|    64|   16|     1|         1024|
    |row_outbuf_U  |dct_2d_row_outbuf  |        1|  0|   0|    64|   16|     1|         1024|
    |col_outbuf_U  |dct_2d_row_outbuf  |        1|  0|   0|    64|   16|     1|         1024|
    +--------------+-------------------+---------+---+----+------+-----+------+-------------+
    |Total         |                   |        3|  0|   0|   192|   48|     3|         3072|
    +--------------+-------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |i_4_fu_260_p2                   |     +    |      0|  0|  13|           4|           1|
    |i_5_fu_367_p2                   |     +    |      0|  0|  13|           4|           1|
    |i_6_fu_331_p2                   |     +    |      0|  0|  13|           4|           1|
    |i_7_fu_438_p2                   |     +    |      0|  0|  13|           4|           1|
    |indvar_flatten_next1_fu_379_p2  |     +    |      0|  0|  15|           7|           1|
    |indvar_flatten_next_fu_272_p2   |     +    |      0|  0|  15|           7|           1|
    |j_2_fu_278_p2                   |     +    |      0|  0|  13|           4|           1|
    |j_3_fu_385_p2                   |     +    |      0|  0|  13|           4|           1|
    |tmp_10_fu_457_p2                |     +    |      0|  0|  15|           8|           8|
    |tmp_12_fu_427_p2                |     +    |      0|  0|  15|           8|           8|
    |tmp_3_fu_320_p2                 |     +    |      0|  0|  15|           8|           8|
    |tmp_5_fu_350_p2                 |     +    |      0|  0|  15|           8|           8|
    |exitcond_flatten1_fu_373_p2     |   icmp   |      0|  0|   4|           7|           8|
    |exitcond_flatten_fu_266_p2      |   icmp   |      0|  0|   4|           7|           8|
    |tmp_1_fu_284_p2                 |   icmp   |      0|  0|   2|           4|           5|
    |tmp_4_fu_361_p2                 |   icmp   |      0|  0|   2|           4|           5|
    |tmp_7_fu_391_p2                 |   icmp   |      0|  0|   2|           4|           5|
    |tmp_fu_254_p2                   |   icmp   |      0|  0|   2|           4|           5|
    |i_1_mid2_fu_290_p3              |  select  |      0|  0|   4|           1|           1|
    |i_3_mid2_fu_397_p3              |  select  |      0|  0|   4|           1|           1|
    |tmp_3_mid2_v_fu_298_p3          |  select  |      0|  0|   4|           1|           4|
    |tmp_9_mid2_v_fu_405_p3          |  select  |      0|  0|   4|           1|           4|
    |ap_enable_pp0                   |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                   |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1         |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1         |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 208|         108|          94|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  47|         10|    1|         10|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2    |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2    |   9|          2|    1|          2|
    |col_inbuf_address0         |  15|          3|    6|         18|
    |col_inbuf_ce0              |  15|          3|    1|          3|
    |col_inbuf_ce1              |   9|          2|    1|          2|
    |col_outbuf_address0        |  15|          3|    6|         18|
    |col_outbuf_ce0             |  15|          3|    1|          3|
    |col_outbuf_we0             |   9|          2|    1|          2|
    |grp_dct_1d2_fu_225_src_q0  |  15|          3|   16|         48|
    |grp_dct_1d2_fu_225_src_q1  |  15|          3|   16|         48|
    |grp_dct_1d2_fu_225_tmp_6   |  15|          3|    4|         12|
    |grp_dct_1d2_fu_225_tmp_61  |  15|          3|    4|         12|
    |i_1_phi_fu_173_p4          |   9|          2|    4|          8|
    |i_1_reg_169                |   9|          2|    4|          8|
    |i_2_reg_180                |   9|          2|    4|          8|
    |i_3_phi_fu_218_p4          |   9|          2|    4|          8|
    |i_3_reg_214                |   9|          2|    4|          8|
    |i_reg_135                  |   9|          2|    4|          8|
    |in_block_ce0               |   9|          2|    1|          2|
    |in_block_ce1               |   9|          2|    1|          2|
    |indvar_flatten1_reg_192    |   9|          2|    7|         14|
    |indvar_flatten_reg_147     |   9|          2|    7|         14|
    |j_1_phi_fu_207_p4          |   9|          2|    4|          8|
    |j_1_reg_203                |   9|          2|    4|          8|
    |j_phi_fu_162_p4            |   9|          2|    4|          8|
    |j_reg_158                  |   9|          2|    4|          8|
    |row_outbuf_address0        |  15|          3|    6|         18|
    |row_outbuf_ce0             |  15|          3|    1|          3|
    |row_outbuf_we0             |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 386|         82|  125|        319|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+---+----+-----+-----------+
    |                    Name                    | FF| LUT| Bits| Const Bits|
    +--------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                   |  9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0                     |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                     |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                     |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                     |  1|   0|    1|          0|
    |ap_reg_grp_dct_1d2_fu_225_ap_start          |  1|   0|    1|          0|
    |ap_reg_pp0_iter1_exitcond_flatten_reg_477   |  1|   0|    1|          0|
    |ap_reg_pp0_iter1_i_1_mid2_reg_486           |  4|   0|    4|          0|
    |ap_reg_pp0_iter1_tmp_3_mid2_v_reg_493       |  4|   0|    4|          0|
    |ap_reg_pp1_iter1_exitcond_flatten1_reg_519  |  1|   0|    1|          0|
    |ap_reg_pp1_iter1_i_3_mid2_reg_528           |  4|   0|    4|          0|
    |ap_reg_pp1_iter1_tmp_9_mid2_v_reg_535       |  4|   0|    4|          0|
    |exitcond_flatten1_reg_519                   |  1|   0|    1|          0|
    |exitcond_flatten_reg_477                    |  1|   0|    1|          0|
    |i_1_mid2_reg_486                            |  4|   0|    4|          0|
    |i_1_reg_169                                 |  4|   0|    4|          0|
    |i_2_reg_180                                 |  4|   0|    4|          0|
    |i_3_mid2_reg_528                            |  4|   0|    4|          0|
    |i_3_reg_214                                 |  4|   0|    4|          0|
    |i_4_reg_472                                 |  4|   0|    4|          0|
    |i_5_reg_514                                 |  4|   0|    4|          0|
    |i_reg_135                                   |  4|   0|    4|          0|
    |indvar_flatten1_reg_192                     |  7|   0|    7|          0|
    |indvar_flatten_reg_147                      |  7|   0|    7|          0|
    |j_1_reg_203                                 |  4|   0|    4|          0|
    |j_reg_158                                   |  4|   0|    4|          0|
    |tmp_3_mid2_v_reg_493                        |  4|   0|    4|          0|
    |tmp_9_mid2_v_reg_535                        |  4|   0|    4|          0|
    +--------------------------------------------+---+----+-----+-----------+
    |Total                                       | 98|   0|   98|          0|
    +--------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_start            |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_done             | out |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_idle             | out |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_ready            | out |    1| ap_ctrl_hs |    dct_2d    | return value |
|in_block_address0   | out |    6|  ap_memory |   in_block   |     array    |
|in_block_ce0        | out |    1|  ap_memory |   in_block   |     array    |
|in_block_q0         |  in |   16|  ap_memory |   in_block   |     array    |
|in_block_address1   | out |    6|  ap_memory |   in_block   |     array    |
|in_block_ce1        | out |    1|  ap_memory |   in_block   |     array    |
|in_block_q1         |  in |   16|  ap_memory |   in_block   |     array    |
|out_block_address0  | out |    6|  ap_memory |   out_block  |     array    |
|out_block_ce0       | out |    1|  ap_memory |   out_block  |     array    |
|out_block_we0       | out |    1|  ap_memory |   out_block  |     array    |
|out_block_d0        | out |   16|  ap_memory |   out_block  |     array    |
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 13
* Pipeline: 2
  Pipeline-0: II = 1, D = 3, States = { 4 5 6 }
  Pipeline-1: II = 1, D = 3, States = { 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
	4  / (tmp)
3 --> 
	2  / true
4 --> 
	7  / (exitcond_flatten)
	5  / (!exitcond_flatten)
5 --> 
	6  / true
6 --> 
	4  / true
7 --> 
	8  / true
8 --> 
	9  / (!tmp_4)
	10  / (tmp_4)
9 --> 
	8  / true
10 --> 
	13  / (exitcond_flatten1)
	11  / (!exitcond_flatten1)
11 --> 
	12  / true
12 --> 
	10  / true
13 --> 
* FSM state operations: 

 <State 1>: 3.25ns
ST_1: row_outbuf (11)  [1/1] 3.25ns
:0  %row_outbuf = alloca [64 x i16], align 2

ST_1: col_outbuf (12)  [1/1] 3.25ns
:1  %col_outbuf = alloca [64 x i16], align 2

ST_1: col_inbuf (13)  [1/1] 3.25ns  loc: dct.c:27
:2  %col_inbuf = alloca [64 x i16], align 2

ST_1: StgValue_17 (14)  [1/1] 1.77ns  loc: dct.c:32
:3  br label %1


 <State 2>: 5.17ns
ST_2: i (16)  [1/1] 0.00ns
:0  %i = phi i4 [ 0, %0 ], [ %i_4, %2 ]

ST_2: tmp (17)  [1/1] 3.10ns  loc: dct.c:32
:1  %tmp = icmp eq i4 %i, -8

ST_2: empty (18)  [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_2: i_4 (19)  [1/1] 2.62ns  loc: dct.c:32
:3  %i_4 = add i4 %i, 1

ST_2: StgValue_22 (20)  [1/1] 0.00ns  loc: dct.c:32
:4  br i1 %tmp, label %.preheader2.preheader.preheader, label %2

ST_2: StgValue_23 (23)  [2/2] 1.77ns  loc: dct.c:33
:1  call fastcc void @dct_1d2([64 x i16]* %in_block, i4 %i, [64 x i16]* %row_outbuf, i4 %i)

ST_2: StgValue_24 (26)  [1/1] 1.77ns
.preheader2.preheader.preheader:0  br label %.preheader2.preheader


 <State 3>: 0.00ns
ST_3: StgValue_25 (22)  [1/1] 0.00ns  loc: dct.c:32
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind

ST_3: StgValue_26 (23)  [1/2] 0.00ns  loc: dct.c:33
:1  call fastcc void @dct_1d2([64 x i16]* %in_block, i4 %i, [64 x i16]* %row_outbuf, i4 %i)

ST_3: StgValue_27 (24)  [1/1] 0.00ns  loc: dct.c:32
:2  br label %1


 <State 4>: 5.17ns
ST_4: indvar_flatten (28)  [1/1] 0.00ns
.preheader2.preheader:0  %indvar_flatten = phi i7 [ %indvar_flatten_next, %.preheader2 ], [ 0, %.preheader2.preheader.preheader ]

ST_4: j (29)  [1/1] 0.00ns  loc: dct.c:40
.preheader2.preheader:1  %j = phi i4 [ %tmp_3_mid2_v, %.preheader2 ], [ 0, %.preheader2.preheader.preheader ]

ST_4: i_1 (30)  [1/1] 0.00ns
.preheader2.preheader:2  %i_1 = phi i4 [ %i_6, %.preheader2 ], [ 0, %.preheader2.preheader.preheader ]

ST_4: exitcond_flatten (31)  [1/1] 2.91ns
.preheader2.preheader:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

ST_4: indvar_flatten_next (32)  [1/1] 2.75ns
.preheader2.preheader:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

ST_4: StgValue_33 (33)  [1/1] 0.00ns
.preheader2.preheader:5  br i1 %exitcond_flatten, label %.preheader1.preheader, label %.preheader2

ST_4: j_2 (35)  [1/1] 2.62ns  loc: dct.c:37
.preheader2:0  %j_2 = add i4 %j, 1

ST_4: tmp_1 (38)  [1/1] 3.10ns  loc: dct.c:39
.preheader2:3  %tmp_1 = icmp eq i4 %i_1, -8

ST_4: i_1_mid2 (39)  [1/1] 2.07ns  loc: dct.c:39
.preheader2:4  %i_1_mid2 = select i1 %tmp_1, i4 0, i4 %i_1

ST_4: tmp_3_mid2_v (40)  [1/1] 2.07ns  loc: dct.c:40
.preheader2:5  %tmp_3_mid2_v = select i1 %tmp_1, i4 %j_2, i4 %j


 <State 5>: 6.01ns
ST_5: tmp_3_mid2_cast (41)  [1/1] 0.00ns  loc: dct.c:40
.preheader2:6  %tmp_3_mid2_cast = zext i4 %tmp_3_mid2_v to i8

ST_5: tmp_8 (48)  [1/1] 0.00ns  loc: dct.c:39
.preheader2:13  %tmp_8 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_1_mid2, i3 0)

ST_5: tmp_9_cast (49)  [1/1] 0.00ns  loc: dct.c:40
.preheader2:14  %tmp_9_cast = zext i7 %tmp_8 to i8

ST_5: tmp_3 (50)  [1/1] 2.75ns  loc: dct.c:40
.preheader2:15  %tmp_3 = add i8 %tmp_3_mid2_cast, %tmp_9_cast

ST_5: tmp_11_cast (51)  [1/1] 0.00ns  loc: dct.c:40
.preheader2:16  %tmp_11_cast = zext i8 %tmp_3 to i64

ST_5: row_outbuf_addr (52)  [1/1] 0.00ns  loc: dct.c:40
.preheader2:17  %row_outbuf_addr = getelementptr [64 x i16]* %row_outbuf, i64 0, i64 %tmp_11_cast

ST_5: row_outbuf_load (56)  [2/2] 3.25ns  loc: dct.c:40
.preheader2:21  %row_outbuf_load = load i16* %row_outbuf_addr, align 2

ST_5: i_6 (59)  [1/1] 2.62ns  loc: dct.c:39
.preheader2:24  %i_6 = add i4 %i_1_mid2, 1


 <State 6>: 6.51ns
ST_6: StgValue_46 (36)  [1/1] 0.00ns
.preheader2:1  call void (...)* @_ssdm_op_SpecLoopName([42 x i8]* @Xpose_Row_Outer_Loop)

ST_6: empty_5 (37)  [1/1] 0.00ns
.preheader2:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

ST_6: tmp_2 (42)  [1/1] 0.00ns  loc: dct.c:40
.preheader2:7  %tmp_2 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_3_mid2_v, i3 0)

ST_6: tmp_3_cast (43)  [1/1] 0.00ns  loc: dct.c:40
.preheader2:8  %tmp_3_cast = zext i7 %tmp_2 to i8

ST_6: StgValue_50 (44)  [1/1] 0.00ns  loc: dct.c:40
.preheader2:9  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str5) nounwind

ST_6: tmp_6 (45)  [1/1] 0.00ns  loc: dct.c:40
.preheader2:10  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str5)

ST_6: StgValue_52 (46)  [1/1] 0.00ns  loc: dct.c:41
.preheader2:11  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_6: tmp_7_cast (47)  [1/1] 0.00ns  loc: dct.c:39
.preheader2:12  %tmp_7_cast = zext i4 %i_1_mid2 to i8

ST_6: tmp_5 (53)  [1/1] 2.75ns  loc: dct.c:40
.preheader2:18  %tmp_5 = add i8 %tmp_7_cast, %tmp_3_cast

ST_6: tmp_13_cast (54)  [1/1] 0.00ns  loc: dct.c:40
.preheader2:19  %tmp_13_cast = zext i8 %tmp_5 to i64

ST_6: col_inbuf_addr (55)  [1/1] 0.00ns  loc: dct.c:40
.preheader2:20  %col_inbuf_addr = getelementptr [64 x i16]* %col_inbuf, i64 0, i64 %tmp_13_cast

ST_6: row_outbuf_load (56)  [1/2] 3.25ns  loc: dct.c:40
.preheader2:21  %row_outbuf_load = load i16* %row_outbuf_addr, align 2

ST_6: StgValue_58 (57)  [1/1] 3.25ns  loc: dct.c:40
.preheader2:22  store i16 %row_outbuf_load, i16* %col_inbuf_addr, align 2

ST_6: empty_6 (58)  [1/1] 0.00ns  loc: dct.c:40
.preheader2:23  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str5, i32 %tmp_6)

ST_6: StgValue_60 (60)  [1/1] 0.00ns
.preheader2:25  br label %.preheader2.preheader


 <State 7>: 1.77ns
ST_7: StgValue_61 (62)  [1/1] 1.77ns  loc: dct.c:43
.preheader1.preheader:0  br label %.preheader1


 <State 8>: 5.17ns
ST_8: i_2 (64)  [1/1] 0.00ns
.preheader1:0  %i_2 = phi i4 [ %i_5, %3 ], [ 0, %.preheader1.preheader ]

ST_8: tmp_4 (65)  [1/1] 3.10ns  loc: dct.c:43
.preheader1:1  %tmp_4 = icmp eq i4 %i_2, -8

ST_8: empty_7 (66)  [1/1] 0.00ns
.preheader1:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_8: i_5 (67)  [1/1] 2.62ns  loc: dct.c:43
.preheader1:3  %i_5 = add i4 %i_2, 1

ST_8: StgValue_66 (68)  [1/1] 0.00ns  loc: dct.c:43
.preheader1:4  br i1 %tmp_4, label %.preheader.preheader.preheader, label %3

ST_8: StgValue_67 (71)  [2/2] 1.77ns  loc: dct.c:44
:1  call fastcc void @dct_1d2([64 x i16]* %col_inbuf, i4 %i_2, [64 x i16]* %col_outbuf, i4 %i_2)

ST_8: StgValue_68 (74)  [1/1] 1.77ns
.preheader.preheader.preheader:0  br label %.preheader.preheader


 <State 9>: 0.00ns
ST_9: StgValue_69 (70)  [1/1] 0.00ns  loc: dct.c:43
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind

ST_9: StgValue_70 (71)  [1/2] 0.00ns  loc: dct.c:44
:1  call fastcc void @dct_1d2([64 x i16]* %col_inbuf, i4 %i_2, [64 x i16]* %col_outbuf, i4 %i_2)

ST_9: StgValue_71 (72)  [1/1] 0.00ns  loc: dct.c:43
:2  br label %.preheader1


 <State 10>: 5.17ns
ST_10: indvar_flatten1 (76)  [1/1] 0.00ns
.preheader.preheader:0  %indvar_flatten1 = phi i7 [ %indvar_flatten_next1, %.preheader ], [ 0, %.preheader.preheader.preheader ]

ST_10: j_1 (77)  [1/1] 0.00ns  loc: dct.c:51
.preheader.preheader:1  %j_1 = phi i4 [ %tmp_9_mid2_v, %.preheader ], [ 0, %.preheader.preheader.preheader ]

ST_10: i_3 (78)  [1/1] 0.00ns
.preheader.preheader:2  %i_3 = phi i4 [ %i_7, %.preheader ], [ 0, %.preheader.preheader.preheader ]

ST_10: exitcond_flatten1 (79)  [1/1] 2.91ns
.preheader.preheader:3  %exitcond_flatten1 = icmp eq i7 %indvar_flatten1, -64

ST_10: indvar_flatten_next1 (80)  [1/1] 2.75ns
.preheader.preheader:4  %indvar_flatten_next1 = add i7 %indvar_flatten1, 1

ST_10: StgValue_77 (81)  [1/1] 0.00ns
.preheader.preheader:5  br i1 %exitcond_flatten1, label %4, label %.preheader

ST_10: j_3 (83)  [1/1] 2.62ns  loc: dct.c:48
.preheader:0  %j_3 = add i4 %j_1, 1

ST_10: tmp_7 (86)  [1/1] 3.10ns  loc: dct.c:50
.preheader:3  %tmp_7 = icmp eq i4 %i_3, -8

ST_10: i_3_mid2 (87)  [1/1] 2.07ns  loc: dct.c:50
.preheader:4  %i_3_mid2 = select i1 %tmp_7, i4 0, i4 %i_3

ST_10: tmp_9_mid2_v (88)  [1/1] 2.07ns  loc: dct.c:51
.preheader:5  %tmp_9_mid2_v = select i1 %tmp_7, i4 %j_3, i4 %j_1


 <State 11>: 6.01ns
ST_11: tmp_9_mid2_cast (89)  [1/1] 0.00ns  loc: dct.c:51
.preheader:6  %tmp_9_mid2_cast = zext i4 %tmp_9_mid2_v to i8

ST_11: tmp_11 (99)  [1/1] 0.00ns  loc: dct.c:50
.preheader:16  %tmp_11 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_3_mid2, i3 0)

ST_11: tmp_18_cast (100)  [1/1] 0.00ns  loc: dct.c:51
.preheader:17  %tmp_18_cast = zext i7 %tmp_11 to i8

ST_11: tmp_12 (101)  [1/1] 2.75ns  loc: dct.c:51
.preheader:18  %tmp_12 = add i8 %tmp_9_mid2_cast, %tmp_18_cast

ST_11: tmp_19_cast (102)  [1/1] 0.00ns  loc: dct.c:51
.preheader:19  %tmp_19_cast = zext i8 %tmp_12 to i64

ST_11: col_outbuf_addr (103)  [1/1] 0.00ns  loc: dct.c:51
.preheader:20  %col_outbuf_addr = getelementptr [64 x i16]* %col_outbuf, i64 0, i64 %tmp_19_cast

ST_11: col_outbuf_load (104)  [2/2] 3.25ns  loc: dct.c:51
.preheader:21  %col_outbuf_load = load i16* %col_outbuf_addr, align 2

ST_11: i_7 (107)  [1/1] 2.62ns  loc: dct.c:50
.preheader:24  %i_7 = add i4 %i_3_mid2, 1


 <State 12>: 6.51ns
ST_12: StgValue_90 (84)  [1/1] 0.00ns
.preheader:1  call void (...)* @_ssdm_op_SpecLoopName([42 x i8]* @Xpose_Col_Outer_Loop)

ST_12: empty_8 (85)  [1/1] 0.00ns
.preheader:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

ST_12: tmp_9 (90)  [1/1] 0.00ns  loc: dct.c:51
.preheader:7  %tmp_9 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_9_mid2_v, i3 0)

ST_12: tmp_15_cast (91)  [1/1] 0.00ns  loc: dct.c:51
.preheader:8  %tmp_15_cast = zext i7 %tmp_9 to i8

ST_12: StgValue_94 (92)  [1/1] 0.00ns  loc: dct.c:51
.preheader:9  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str8) nounwind

ST_12: tmp_s (93)  [1/1] 0.00ns  loc: dct.c:51
.preheader:10  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str8)

ST_12: StgValue_96 (94)  [1/1] 0.00ns  loc: dct.c:52
.preheader:11  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_12: tmp_10_cast (95)  [1/1] 0.00ns  loc: dct.c:51
.preheader:12  %tmp_10_cast = zext i4 %i_3_mid2 to i8

ST_12: tmp_10 (96)  [1/1] 2.75ns  loc: dct.c:51
.preheader:13  %tmp_10 = add i8 %tmp_10_cast, %tmp_15_cast

ST_12: tmp_16_cast (97)  [1/1] 0.00ns  loc: dct.c:51
.preheader:14  %tmp_16_cast = zext i8 %tmp_10 to i64

ST_12: out_block_addr (98)  [1/1] 0.00ns  loc: dct.c:51
.preheader:15  %out_block_addr = getelementptr [64 x i16]* %out_block, i64 0, i64 %tmp_16_cast

ST_12: col_outbuf_load (104)  [1/2] 3.25ns  loc: dct.c:51
.preheader:21  %col_outbuf_load = load i16* %col_outbuf_addr, align 2

ST_12: StgValue_102 (105)  [1/1] 3.25ns  loc: dct.c:51
.preheader:22  store i16 %col_outbuf_load, i16* %out_block_addr, align 2

ST_12: empty_9 (106)  [1/1] 0.00ns  loc: dct.c:51
.preheader:23  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str8, i32 %tmp_s)

ST_12: StgValue_104 (108)  [1/1] 0.00ns
.preheader:25  br label %.preheader.preheader


 <State 13>: 0.00ns
ST_13: StgValue_105 (110)  [1/1] 0.00ns  loc: dct.c:52
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_block]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ out_block]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
row_outbuf           (alloca           ) [ 00111110000000]
col_outbuf           (alloca           ) [ 00111111111110]
col_inbuf            (alloca           ) [ 00111111110000]
StgValue_17          (br               ) [ 01110000000000]
i                    (phi              ) [ 00110000000000]
tmp                  (icmp             ) [ 00111110000000]
empty                (speclooptripcount) [ 00000000000000]
i_4                  (add              ) [ 01110000000000]
StgValue_22          (br               ) [ 00000000000000]
StgValue_24          (br               ) [ 00111110000000]
StgValue_25          (specloopname     ) [ 00000000000000]
StgValue_26          (call             ) [ 00000000000000]
StgValue_27          (br               ) [ 01110000000000]
indvar_flatten       (phi              ) [ 00001000000000]
j                    (phi              ) [ 00001000000000]
i_1                  (phi              ) [ 00001000000000]
exitcond_flatten     (icmp             ) [ 00001110000000]
indvar_flatten_next  (add              ) [ 00101110000000]
StgValue_33          (br               ) [ 00000000000000]
j_2                  (add              ) [ 00000000000000]
tmp_1                (icmp             ) [ 00000000000000]
i_1_mid2             (select           ) [ 00001110000000]
tmp_3_mid2_v         (select           ) [ 00101110000000]
tmp_3_mid2_cast      (zext             ) [ 00000000000000]
tmp_8                (bitconcatenate   ) [ 00000000000000]
tmp_9_cast           (zext             ) [ 00000000000000]
tmp_3                (add              ) [ 00000000000000]
tmp_11_cast          (zext             ) [ 00000000000000]
row_outbuf_addr      (getelementptr    ) [ 00001010000000]
i_6                  (add              ) [ 00101010000000]
StgValue_46          (specloopname     ) [ 00000000000000]
empty_5              (speclooptripcount) [ 00000000000000]
tmp_2                (bitconcatenate   ) [ 00000000000000]
tmp_3_cast           (zext             ) [ 00000000000000]
StgValue_50          (specloopname     ) [ 00000000000000]
tmp_6                (specregionbegin  ) [ 00000000000000]
StgValue_52          (specpipeline     ) [ 00000000000000]
tmp_7_cast           (zext             ) [ 00000000000000]
tmp_5                (add              ) [ 00000000000000]
tmp_13_cast          (zext             ) [ 00000000000000]
col_inbuf_addr       (getelementptr    ) [ 00000000000000]
row_outbuf_load      (load             ) [ 00000000000000]
StgValue_58          (store            ) [ 00000000000000]
empty_6              (specregionend    ) [ 00000000000000]
StgValue_60          (br               ) [ 00101110000000]
StgValue_61          (br               ) [ 00000001110000]
i_2                  (phi              ) [ 00000000110000]
tmp_4                (icmp             ) [ 00000000111110]
empty_7              (speclooptripcount) [ 00000000000000]
i_5                  (add              ) [ 00000001110000]
StgValue_66          (br               ) [ 00000000000000]
StgValue_68          (br               ) [ 00000000111110]
StgValue_69          (specloopname     ) [ 00000000000000]
StgValue_70          (call             ) [ 00000000000000]
StgValue_71          (br               ) [ 00000001110000]
indvar_flatten1      (phi              ) [ 00000000001000]
j_1                  (phi              ) [ 00000000001000]
i_3                  (phi              ) [ 00000000001000]
exitcond_flatten1    (icmp             ) [ 00000000001110]
indvar_flatten_next1 (add              ) [ 00000000101110]
StgValue_77          (br               ) [ 00000000000000]
j_3                  (add              ) [ 00000000000000]
tmp_7                (icmp             ) [ 00000000000000]
i_3_mid2             (select           ) [ 00000000001110]
tmp_9_mid2_v         (select           ) [ 00000000101110]
tmp_9_mid2_cast      (zext             ) [ 00000000000000]
tmp_11               (bitconcatenate   ) [ 00000000000000]
tmp_18_cast          (zext             ) [ 00000000000000]
tmp_12               (add              ) [ 00000000000000]
tmp_19_cast          (zext             ) [ 00000000000000]
col_outbuf_addr      (getelementptr    ) [ 00000000001010]
i_7                  (add              ) [ 00000000101010]
StgValue_90          (specloopname     ) [ 00000000000000]
empty_8              (speclooptripcount) [ 00000000000000]
tmp_9                (bitconcatenate   ) [ 00000000000000]
tmp_15_cast          (zext             ) [ 00000000000000]
StgValue_94          (specloopname     ) [ 00000000000000]
tmp_s                (specregionbegin  ) [ 00000000000000]
StgValue_96          (specpipeline     ) [ 00000000000000]
tmp_10_cast          (zext             ) [ 00000000000000]
tmp_10               (add              ) [ 00000000000000]
tmp_16_cast          (zext             ) [ 00000000000000]
out_block_addr       (getelementptr    ) [ 00000000000000]
col_outbuf_load      (load             ) [ 00000000000000]
StgValue_102         (store            ) [ 00000000000000]
empty_9              (specregionend    ) [ 00000000000000]
StgValue_104         (br               ) [ 00000000101110]
StgValue_105         (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_block">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_block"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_block">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_block"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dct_coeff_table_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dct_coeff_table_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dct_coeff_table_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dct_coeff_table_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dct_coeff_table_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dct_coeff_table_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dct_coeff_table_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dct_coeff_table_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Xpose_Row_Outer_Loop"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Xpose_Col_Outer_Loop"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="row_outbuf_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_outbuf/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="col_outbuf_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_outbuf/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="col_inbuf_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="row_outbuf_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="8" slack="0"/>
<pin id="92" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_outbuf_addr/5 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="6" slack="0"/>
<pin id="96" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="97" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_outbuf_load/5 "/>
</bind>
</comp>

<comp id="99" class="1004" name="col_inbuf_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="8" slack="0"/>
<pin id="103" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_addr/6 "/>
</bind>
</comp>

<comp id="105" class="1004" name="StgValue_58_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="6" slack="0"/>
<pin id="107" dir="0" index="1" bw="16" slack="0"/>
<pin id="108" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_58/6 "/>
</bind>
</comp>

<comp id="111" class="1004" name="col_outbuf_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="8" slack="0"/>
<pin id="115" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_outbuf_addr/11 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="6" slack="0"/>
<pin id="119" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="120" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_outbuf_load/11 "/>
</bind>
</comp>

<comp id="122" class="1004" name="out_block_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="8" slack="0"/>
<pin id="126" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_block_addr/12 "/>
</bind>
</comp>

<comp id="129" class="1004" name="StgValue_102_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="6" slack="0"/>
<pin id="131" dir="0" index="1" bw="16" slack="0"/>
<pin id="132" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_102/12 "/>
</bind>
</comp>

<comp id="135" class="1005" name="i_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="4" slack="1"/>
<pin id="137" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="i_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="1"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="4" slack="0"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="147" class="1005" name="indvar_flatten_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="7" slack="1"/>
<pin id="149" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="indvar_flatten_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="7" slack="0"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="1" slack="1"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/4 "/>
</bind>
</comp>

<comp id="158" class="1005" name="j_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="4" slack="1"/>
<pin id="160" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="j_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="4" slack="0"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="1" slack="1"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="169" class="1005" name="i_1_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="1"/>
<pin id="171" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="i_1_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="4" slack="1"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="1" slack="1"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="180" class="1005" name="i_2_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="1"/>
<pin id="182" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="i_2_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="4" slack="0"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="1" slack="1"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/8 "/>
</bind>
</comp>

<comp id="192" class="1005" name="indvar_flatten1_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="7" slack="1"/>
<pin id="194" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten1 (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="indvar_flatten1_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="7" slack="0"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="1" slack="1"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten1/10 "/>
</bind>
</comp>

<comp id="203" class="1005" name="j_1_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="1"/>
<pin id="205" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="j_1_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="4" slack="0"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="1" slack="1"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/10 "/>
</bind>
</comp>

<comp id="214" class="1005" name="i_3_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="4" slack="1"/>
<pin id="216" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="i_3_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="4" slack="1"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="1" slack="1"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/10 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_dct_1d2_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="0" slack="0"/>
<pin id="227" dir="0" index="1" bw="16" slack="0"/>
<pin id="228" dir="0" index="2" bw="4" slack="0"/>
<pin id="229" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="230" dir="0" index="4" bw="4" slack="0"/>
<pin id="231" dir="0" index="5" bw="14" slack="0"/>
<pin id="232" dir="0" index="6" bw="15" slack="0"/>
<pin id="233" dir="0" index="7" bw="15" slack="0"/>
<pin id="234" dir="0" index="8" bw="15" slack="0"/>
<pin id="235" dir="0" index="9" bw="15" slack="0"/>
<pin id="236" dir="0" index="10" bw="15" slack="0"/>
<pin id="237" dir="0" index="11" bw="15" slack="0"/>
<pin id="238" dir="0" index="12" bw="15" slack="0"/>
<pin id="239" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_23/2 StgValue_67/8 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="4" slack="0"/>
<pin id="256" dir="0" index="1" bw="4" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="i_4_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="4" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="exitcond_flatten_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="7" slack="0"/>
<pin id="268" dir="0" index="1" bw="7" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="indvar_flatten_next_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="7" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="j_2_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/4 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="0"/>
<pin id="286" dir="0" index="1" bw="4" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="i_1_mid2_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="4" slack="0"/>
<pin id="293" dir="0" index="2" bw="4" slack="0"/>
<pin id="294" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_1_mid2/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_3_mid2_v_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="4" slack="0"/>
<pin id="301" dir="0" index="2" bw="4" slack="0"/>
<pin id="302" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_3_mid2_v/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_3_mid2_cast_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="4" slack="1"/>
<pin id="308" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_mid2_cast/5 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_8_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="7" slack="0"/>
<pin id="311" dir="0" index="1" bw="4" slack="1"/>
<pin id="312" dir="0" index="2" bw="1" slack="0"/>
<pin id="313" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_9_cast_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="7" slack="0"/>
<pin id="318" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/5 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_3_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="4" slack="0"/>
<pin id="322" dir="0" index="1" bw="7" slack="0"/>
<pin id="323" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_11_cast_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="0"/>
<pin id="328" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_cast/5 "/>
</bind>
</comp>

<comp id="331" class="1004" name="i_6_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="4" slack="1"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/5 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_2_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="7" slack="0"/>
<pin id="338" dir="0" index="1" bw="4" slack="2"/>
<pin id="339" dir="0" index="2" bw="1" slack="0"/>
<pin id="340" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_3_cast_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="7" slack="0"/>
<pin id="345" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/6 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_7_cast_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="4" slack="2"/>
<pin id="349" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast/6 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_5_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="4" slack="0"/>
<pin id="352" dir="0" index="1" bw="7" slack="0"/>
<pin id="353" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_13_cast_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="0"/>
<pin id="358" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13_cast/6 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_4_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="4" slack="0"/>
<pin id="363" dir="0" index="1" bw="4" slack="0"/>
<pin id="364" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/8 "/>
</bind>
</comp>

<comp id="367" class="1004" name="i_5_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="4" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/8 "/>
</bind>
</comp>

<comp id="373" class="1004" name="exitcond_flatten1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="7" slack="0"/>
<pin id="375" dir="0" index="1" bw="7" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten1/10 "/>
</bind>
</comp>

<comp id="379" class="1004" name="indvar_flatten_next1_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="7" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next1/10 "/>
</bind>
</comp>

<comp id="385" class="1004" name="j_3_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="4" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/10 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_7_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="4" slack="0"/>
<pin id="393" dir="0" index="1" bw="4" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/10 "/>
</bind>
</comp>

<comp id="397" class="1004" name="i_3_mid2_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="4" slack="0"/>
<pin id="400" dir="0" index="2" bw="4" slack="0"/>
<pin id="401" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_3_mid2/10 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_9_mid2_v_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="0" index="1" bw="4" slack="0"/>
<pin id="408" dir="0" index="2" bw="4" slack="0"/>
<pin id="409" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_9_mid2_v/10 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_9_mid2_cast_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="4" slack="1"/>
<pin id="415" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_mid2_cast/11 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_11_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="7" slack="0"/>
<pin id="418" dir="0" index="1" bw="4" slack="1"/>
<pin id="419" dir="0" index="2" bw="1" slack="0"/>
<pin id="420" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/11 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_18_cast_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="7" slack="0"/>
<pin id="425" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18_cast/11 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_12_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="4" slack="0"/>
<pin id="429" dir="0" index="1" bw="7" slack="0"/>
<pin id="430" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12/11 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_19_cast_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="0"/>
<pin id="435" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_cast/11 "/>
</bind>
</comp>

<comp id="438" class="1004" name="i_7_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="4" slack="1"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/11 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_9_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="7" slack="0"/>
<pin id="445" dir="0" index="1" bw="4" slack="2"/>
<pin id="446" dir="0" index="2" bw="1" slack="0"/>
<pin id="447" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/12 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_15_cast_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="7" slack="0"/>
<pin id="452" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15_cast/12 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_10_cast_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="4" slack="2"/>
<pin id="456" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_cast/12 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_10_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="4" slack="0"/>
<pin id="459" dir="0" index="1" bw="7" slack="0"/>
<pin id="460" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/12 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_16_cast_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="0"/>
<pin id="465" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_cast/12 "/>
</bind>
</comp>

<comp id="468" class="1005" name="tmp_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="1"/>
<pin id="470" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="472" class="1005" name="i_4_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="4" slack="0"/>
<pin id="474" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="477" class="1005" name="exitcond_flatten_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="1"/>
<pin id="479" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="481" class="1005" name="indvar_flatten_next_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="7" slack="0"/>
<pin id="483" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="486" class="1005" name="i_1_mid2_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="4" slack="1"/>
<pin id="488" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_1_mid2 "/>
</bind>
</comp>

<comp id="493" class="1005" name="tmp_3_mid2_v_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="4" slack="0"/>
<pin id="495" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="tmp_3_mid2_v "/>
</bind>
</comp>

<comp id="500" class="1005" name="row_outbuf_addr_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="6" slack="1"/>
<pin id="502" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="row_outbuf_addr "/>
</bind>
</comp>

<comp id="505" class="1005" name="i_6_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="4" slack="1"/>
<pin id="507" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="510" class="1005" name="tmp_4_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="1"/>
<pin id="512" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="514" class="1005" name="i_5_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="4" slack="0"/>
<pin id="516" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="519" class="1005" name="exitcond_flatten1_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="1"/>
<pin id="521" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten1 "/>
</bind>
</comp>

<comp id="523" class="1005" name="indvar_flatten_next1_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="7" slack="0"/>
<pin id="525" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next1 "/>
</bind>
</comp>

<comp id="528" class="1005" name="i_3_mid2_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="4" slack="1"/>
<pin id="530" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_3_mid2 "/>
</bind>
</comp>

<comp id="535" class="1005" name="tmp_9_mid2_v_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="4" slack="0"/>
<pin id="537" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="tmp_9_mid2_v "/>
</bind>
</comp>

<comp id="542" class="1005" name="col_outbuf_addr_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="6" slack="1"/>
<pin id="544" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="col_outbuf_addr "/>
</bind>
</comp>

<comp id="547" class="1005" name="i_7_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="4" slack="1"/>
<pin id="549" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="20" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="93"><net_src comp="48" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="88" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="48" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="94" pin="2"/><net_sink comp="105" pin=1"/></net>

<net id="110"><net_src comp="99" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="48" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="111" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="48" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="117" pin="2"/><net_sink comp="129" pin=1"/></net>

<net id="134"><net_src comp="122" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="138"><net_src comp="22" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="135" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="139" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="150"><net_src comp="38" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="147" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="161"><net_src comp="22" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="172"><net_src comp="22" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="183"><net_src comp="22" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="191"><net_src comp="184" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="195"><net_src comp="38" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="206"><net_src comp="22" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="217"><net_src comp="22" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="214" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="240"><net_src comp="32" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="241"><net_src comp="0" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="242"><net_src comp="139" pin="4"/><net_sink comp="225" pin=2"/></net>

<net id="243"><net_src comp="139" pin="4"/><net_sink comp="225" pin=4"/></net>

<net id="244"><net_src comp="4" pin="0"/><net_sink comp="225" pin=5"/></net>

<net id="245"><net_src comp="6" pin="0"/><net_sink comp="225" pin=6"/></net>

<net id="246"><net_src comp="8" pin="0"/><net_sink comp="225" pin=7"/></net>

<net id="247"><net_src comp="10" pin="0"/><net_sink comp="225" pin=8"/></net>

<net id="248"><net_src comp="12" pin="0"/><net_sink comp="225" pin=9"/></net>

<net id="249"><net_src comp="14" pin="0"/><net_sink comp="225" pin=10"/></net>

<net id="250"><net_src comp="16" pin="0"/><net_sink comp="225" pin=11"/></net>

<net id="251"><net_src comp="18" pin="0"/><net_sink comp="225" pin=12"/></net>

<net id="252"><net_src comp="184" pin="4"/><net_sink comp="225" pin=2"/></net>

<net id="253"><net_src comp="184" pin="4"/><net_sink comp="225" pin=4"/></net>

<net id="258"><net_src comp="139" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="24" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="139" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="30" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="151" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="40" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="151" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="42" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="162" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="30" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="173" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="24" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="295"><net_src comp="284" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="22" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="173" pin="4"/><net_sink comp="290" pin=2"/></net>

<net id="303"><net_src comp="284" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="278" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="162" pin="4"/><net_sink comp="298" pin=2"/></net>

<net id="314"><net_src comp="44" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="46" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="319"><net_src comp="309" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="306" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="316" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="329"><net_src comp="320" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="335"><net_src comp="30" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="44" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="46" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="346"><net_src comp="336" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="354"><net_src comp="347" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="343" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="359"><net_src comp="350" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="365"><net_src comp="184" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="24" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="184" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="30" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="196" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="40" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="196" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="42" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="207" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="30" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="218" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="24" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="402"><net_src comp="391" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="22" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="218" pin="4"/><net_sink comp="397" pin=2"/></net>

<net id="410"><net_src comp="391" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="385" pin="2"/><net_sink comp="405" pin=1"/></net>

<net id="412"><net_src comp="207" pin="4"/><net_sink comp="405" pin=2"/></net>

<net id="421"><net_src comp="44" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="46" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="426"><net_src comp="416" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="431"><net_src comp="413" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="423" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="436"><net_src comp="427" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="442"><net_src comp="30" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="44" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="46" pin="0"/><net_sink comp="443" pin=2"/></net>

<net id="453"><net_src comp="443" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="461"><net_src comp="454" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="450" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="466"><net_src comp="457" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="471"><net_src comp="254" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="260" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="480"><net_src comp="266" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="484"><net_src comp="272" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="489"><net_src comp="290" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="491"><net_src comp="486" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="492"><net_src comp="486" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="496"><net_src comp="298" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="498"><net_src comp="493" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="499"><net_src comp="493" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="503"><net_src comp="88" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="508"><net_src comp="331" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="513"><net_src comp="361" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="367" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="522"><net_src comp="373" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="526"><net_src comp="379" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="531"><net_src comp="397" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="533"><net_src comp="528" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="534"><net_src comp="528" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="538"><net_src comp="405" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="540"><net_src comp="535" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="541"><net_src comp="535" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="545"><net_src comp="111" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="550"><net_src comp="438" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="218" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_block | {12 }
	Port: dct_coeff_table_0 | {}
	Port: dct_coeff_table_1 | {}
	Port: dct_coeff_table_2 | {}
	Port: dct_coeff_table_3 | {}
	Port: dct_coeff_table_4 | {}
	Port: dct_coeff_table_5 | {}
	Port: dct_coeff_table_6 | {}
	Port: dct_coeff_table_7 | {}
 - Input state : 
	Port: dct_2d : in_block | {2 3 }
	Port: dct_2d : dct_coeff_table_0 | {2 3 8 9 }
	Port: dct_2d : dct_coeff_table_1 | {2 3 8 9 }
	Port: dct_2d : dct_coeff_table_2 | {2 3 8 9 }
	Port: dct_2d : dct_coeff_table_3 | {2 3 8 9 }
	Port: dct_2d : dct_coeff_table_4 | {2 3 8 9 }
	Port: dct_2d : dct_coeff_table_5 | {2 3 8 9 }
	Port: dct_2d : dct_coeff_table_6 | {2 3 8 9 }
	Port: dct_2d : dct_coeff_table_7 | {2 3 8 9 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		i_4 : 1
		StgValue_22 : 2
		StgValue_23 : 1
	State 3
	State 4
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_33 : 2
		j_2 : 1
		tmp_1 : 1
		i_1_mid2 : 2
		tmp_3_mid2_v : 2
	State 5
		tmp_9_cast : 1
		tmp_3 : 2
		tmp_11_cast : 3
		row_outbuf_addr : 4
		row_outbuf_load : 5
	State 6
		tmp_3_cast : 1
		tmp_5 : 2
		tmp_13_cast : 3
		col_inbuf_addr : 4
		StgValue_58 : 5
		empty_6 : 1
	State 7
	State 8
		tmp_4 : 1
		i_5 : 1
		StgValue_66 : 2
		StgValue_67 : 1
	State 9
	State 10
		exitcond_flatten1 : 1
		indvar_flatten_next1 : 1
		StgValue_77 : 2
		j_3 : 1
		tmp_7 : 1
		i_3_mid2 : 2
		tmp_9_mid2_v : 2
	State 11
		tmp_18_cast : 1
		tmp_12 : 2
		tmp_19_cast : 3
		col_outbuf_addr : 4
		col_outbuf_load : 5
	State 12
		tmp_15_cast : 1
		tmp_10 : 2
		tmp_16_cast : 3
		out_block_addr : 4
		StgValue_102 : 5
		empty_9 : 1
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|---------|
|   call   |      grp_dct_1d2_fu_225     |    8    |  24.949 |   531   |   274   |
|----------|-----------------------------|---------|---------|---------|---------|
|          |          i_4_fu_260         |    0    |    0    |    0    |    13   |
|          |  indvar_flatten_next_fu_272 |    0    |    0    |    0    |    15   |
|          |          j_2_fu_278         |    0    |    0    |    0    |    13   |
|          |         tmp_3_fu_320        |    0    |    0    |    0    |    15   |
|          |          i_6_fu_331         |    0    |    0    |    0    |    13   |
|    add   |         tmp_5_fu_350        |    0    |    0    |    0    |    15   |
|          |          i_5_fu_367         |    0    |    0    |    0    |    13   |
|          | indvar_flatten_next1_fu_379 |    0    |    0    |    0    |    15   |
|          |          j_3_fu_385         |    0    |    0    |    0    |    13   |
|          |        tmp_12_fu_427        |    0    |    0    |    0    |    15   |
|          |          i_7_fu_438         |    0    |    0    |    0    |    13   |
|          |        tmp_10_fu_457        |    0    |    0    |    0    |    15   |
|----------|-----------------------------|---------|---------|---------|---------|
|          |          tmp_fu_254         |    0    |    0    |    0    |    2    |
|          |   exitcond_flatten_fu_266   |    0    |    0    |    0    |    4    |
|   icmp   |         tmp_1_fu_284        |    0    |    0    |    0    |    2    |
|          |         tmp_4_fu_361        |    0    |    0    |    0    |    2    |
|          |   exitcond_flatten1_fu_373  |    0    |    0    |    0    |    4    |
|          |         tmp_7_fu_391        |    0    |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |       i_1_mid2_fu_290       |    0    |    0    |    0    |    4    |
|  select  |     tmp_3_mid2_v_fu_298     |    0    |    0    |    0    |    4    |
|          |       i_3_mid2_fu_397       |    0    |    0    |    0    |    4    |
|          |     tmp_9_mid2_v_fu_405     |    0    |    0    |    0    |    4    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |    tmp_3_mid2_cast_fu_306   |    0    |    0    |    0    |    0    |
|          |      tmp_9_cast_fu_316      |    0    |    0    |    0    |    0    |
|          |      tmp_11_cast_fu_326     |    0    |    0    |    0    |    0    |
|          |      tmp_3_cast_fu_343      |    0    |    0    |    0    |    0    |
|          |      tmp_7_cast_fu_347      |    0    |    0    |    0    |    0    |
|   zext   |      tmp_13_cast_fu_356     |    0    |    0    |    0    |    0    |
|          |    tmp_9_mid2_cast_fu_413   |    0    |    0    |    0    |    0    |
|          |      tmp_18_cast_fu_423     |    0    |    0    |    0    |    0    |
|          |      tmp_19_cast_fu_433     |    0    |    0    |    0    |    0    |
|          |      tmp_15_cast_fu_450     |    0    |    0    |    0    |    0    |
|          |      tmp_10_cast_fu_454     |    0    |    0    |    0    |    0    |
|          |      tmp_16_cast_fu_463     |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |         tmp_8_fu_309        |    0    |    0    |    0    |    0    |
|bitconcatenate|         tmp_2_fu_336        |    0    |    0    |    0    |    0    |
|          |        tmp_11_fu_416        |    0    |    0    |    0    |    0    |
|          |         tmp_9_fu_443        |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   Total  |                             |    8    |  24.949 |   531   |   474   |
|----------|-----------------------------|---------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
| col_inbuf|    1   |    0   |    0   |
|col_outbuf|    1   |    0   |    0   |
|row_outbuf|    1   |    0   |    0   |
+----------+--------+--------+--------+
|   Total  |    3   |    0   |    0   |
+----------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   col_outbuf_addr_reg_542  |    6   |
|  exitcond_flatten1_reg_519 |    1   |
|  exitcond_flatten_reg_477  |    1   |
|      i_1_mid2_reg_486      |    4   |
|         i_1_reg_169        |    4   |
|         i_2_reg_180        |    4   |
|      i_3_mid2_reg_528      |    4   |
|         i_3_reg_214        |    4   |
|         i_4_reg_472        |    4   |
|         i_5_reg_514        |    4   |
|         i_6_reg_505        |    4   |
|         i_7_reg_547        |    4   |
|          i_reg_135         |    4   |
|   indvar_flatten1_reg_192  |    7   |
|indvar_flatten_next1_reg_523|    7   |
| indvar_flatten_next_reg_481|    7   |
|   indvar_flatten_reg_147   |    7   |
|         j_1_reg_203        |    4   |
|          j_reg_158         |    4   |
|   row_outbuf_addr_reg_500  |    6   |
|    tmp_3_mid2_v_reg_493    |    4   |
|        tmp_4_reg_510       |    1   |
|    tmp_9_mid2_v_reg_535    |    4   |
|         tmp_reg_468        |    1   |
+----------------------------+--------+
|            Total           |   100  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_94  |  p0  |   2  |   6  |   12   ||    9    |
|  grp_access_fu_117 |  p0  |   2  |   6  |   12   ||    9    |
|      i_reg_135     |  p0  |   2  |   4  |    8   ||    9    |
|     i_2_reg_180    |  p0  |   2  |   4  |    8   ||    9    |
| grp_dct_1d2_fu_225 |  p2  |   2  |   4  |    8   ||    9    |
| grp_dct_1d2_fu_225 |  p4  |   2  |   4  |    8   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   56   ||  10.614 ||    54   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    8   |   24   |   531  |   474  |
|   Memory  |    3   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   10   |    -   |   54   |
|  Register |    -   |    -   |    -   |   100  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    8   |   35   |   631  |   528  |
+-----------+--------+--------+--------+--------+--------+
