/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [18:0] celloutsig_0_13z;
  wire [18:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_19z;
  wire [12:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [5:0] celloutsig_0_22z;
  wire [7:0] celloutsig_0_23z;
  wire celloutsig_0_2z;
  wire celloutsig_0_33z;
  reg [34:0] celloutsig_0_3z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire [10:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [10:0] celloutsig_1_10z;
  wire [15:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire [7:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [14:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [27:0] celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = celloutsig_1_3z[4] | celloutsig_1_3z[2];
  assign celloutsig_0_12z = celloutsig_0_1z[0] | celloutsig_0_4z;
  assign celloutsig_0_2z = in_data[32] | celloutsig_0_1z[3];
  assign celloutsig_0_7z = in_data[56] ^ celloutsig_0_4z;
  assign celloutsig_0_0z = ! in_data[74:72];
  assign celloutsig_0_46z = ! celloutsig_0_3z[28:22];
  assign celloutsig_0_5z = ! celloutsig_0_1z[8:3];
  assign celloutsig_1_0z = ! in_data[177:162];
  assign celloutsig_1_12z = ! celloutsig_1_11z[7:1];
  assign celloutsig_1_16z = ! celloutsig_1_14z[6:4];
  assign celloutsig_0_8z = ! celloutsig_0_1z[9:5];
  assign celloutsig_0_16z = ! { celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_19z = ! celloutsig_0_6z[8:6];
  assign celloutsig_1_6z = celloutsig_1_5z[3] ? in_data[106:104] : { in_data[177:176], celloutsig_1_1z[4] };
  assign { celloutsig_1_8z[27:22], celloutsig_1_8z[20:9], celloutsig_1_8z[21], celloutsig_1_8z[7:0] } = celloutsig_1_5z[0] ? { celloutsig_1_0z, celloutsig_1_5z[4:1], 1'h1, celloutsig_1_1z[4:0], celloutsig_1_1z[4], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_4z } : { celloutsig_1_7z, celloutsig_1_1z[4], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_5z[4:1], 1'h0, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_1z[4] };
  assign celloutsig_1_11z = celloutsig_1_0z ? celloutsig_1_8z[25:10] : { celloutsig_1_9z[4:3], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_0_10z = celloutsig_0_0z ? { in_data[90:89], celloutsig_0_4z } : celloutsig_0_3z[9:7];
  assign celloutsig_0_23z = celloutsig_0_3z[33] ? { celloutsig_0_14z[15:10], celloutsig_0_0z, celloutsig_0_12z } : { 1'h0, celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_11z };
  assign celloutsig_0_54z = ~ { celloutsig_0_22z[0], celloutsig_0_46z, celloutsig_0_20z };
  assign celloutsig_1_3z = ~ celloutsig_1_1z[4:0];
  assign celloutsig_1_10z = ~ { celloutsig_1_8z[18:9], celloutsig_1_1z[4] };
  assign celloutsig_0_1z = ~ in_data[57:45];
  assign celloutsig_0_22z = ~ { celloutsig_0_3z[6:3], celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_0_4z = celloutsig_0_0z & celloutsig_0_1z[9];
  assign celloutsig_0_55z = celloutsig_0_54z[0] & celloutsig_0_33z;
  assign celloutsig_1_7z = celloutsig_1_5z[1] & celloutsig_1_6z[0];
  assign celloutsig_0_9z = celloutsig_0_5z & celloutsig_0_3z[15];
  assign celloutsig_0_20z = celloutsig_0_13z[15] & celloutsig_0_16z;
  assign celloutsig_0_33z = celloutsig_0_23z[5] & celloutsig_0_13z[8];
  assign celloutsig_1_9z = { in_data[131:130], celloutsig_1_3z } <<< { celloutsig_1_8z[9], celloutsig_1_8z[21], celloutsig_1_8z[7:4], celloutsig_1_1z[4] };
  assign celloutsig_1_13z = { celloutsig_1_1z[1:0], celloutsig_1_4z } <<< { celloutsig_1_8z[4:3], celloutsig_1_4z };
  assign celloutsig_1_19z = celloutsig_1_5z[2:0] <<< { celloutsig_1_9z[2], celloutsig_1_16z, celloutsig_1_12z };
  assign celloutsig_0_13z = { in_data[71:58], celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_9z } <<< { celloutsig_0_11z[2:1], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_2z };
  assign celloutsig_1_1z = { in_data[188:185], celloutsig_1_0z, celloutsig_1_0z } ^ in_data[119:114];
  assign celloutsig_0_6z = { celloutsig_0_3z[27:19], celloutsig_0_0z, celloutsig_0_5z } ^ { in_data[57:48], celloutsig_0_4z };
  assign celloutsig_1_5z = celloutsig_1_1z[4:0] ^ celloutsig_1_1z[5:1];
  assign celloutsig_1_14z = celloutsig_1_11z[9:2] ^ { celloutsig_1_13z, celloutsig_1_5z };
  assign celloutsig_1_18z = in_data[182:168] ^ { celloutsig_1_10z[8:7], celloutsig_1_3z, celloutsig_1_14z };
  assign celloutsig_0_11z = { in_data[23:22], celloutsig_0_10z } ^ { celloutsig_0_6z[10:8], celloutsig_0_8z, celloutsig_0_0z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_3z = 35'h000000000;
    else if (clkin_data[0]) celloutsig_0_3z = { in_data[71:38], celloutsig_0_2z };
  assign { celloutsig_0_14z[4:0], celloutsig_0_14z[8:6], celloutsig_0_14z[9], celloutsig_0_14z[10], celloutsig_0_14z[18:11] } = ~ { celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_1z[7:0] };
  assign celloutsig_0_14z[5] = celloutsig_0_14z[10];
  assign celloutsig_1_8z[8] = celloutsig_1_8z[21];
  assign { out_data[142:128], out_data[98:96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_54z, celloutsig_0_55z };
endmodule
