INFO-FLOW: Workspace /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol opened at Mon Aug 29 12:24:19 CEST 2022
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Execute     set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
Execute       create_platform xc7z020clg484-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 6.23 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.14 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.18 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 6.46 sec.
Execute     add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/v_csc_config.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/v_csc_config.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/v_csc_config.h' to the project
Execute     add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/v_csc.cpp 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/v_csc.cpp 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/v_csc.cpp' to the project
Execute     add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/v_csc.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/v_csc.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/v_csc.h' to the project
Execute     add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls_video.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls_video.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls_video.h' to the project
Execute     add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls_opencv.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls_opencv.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls_opencv.h' to the project
Execute     add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_axi_io.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_axi_io.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_axi_io.h' to the project
Execute     add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_arithm.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_arithm.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_arithm.h' to the project
Execute     add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_core.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_core.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_core.h' to the project
Execute     add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_fast.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_fast.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_fast.h' to the project
Execute     add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_haar.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_haar.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_haar.h' to the project
Execute     add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_harris.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_harris.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_harris.h' to the project
Execute     add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_histogram.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_histogram.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_histogram.h' to the project
Execute     add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_hough.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_hough.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_hough.h' to the project
Execute     add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_imgbase.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_imgbase.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_imgbase.h' to the project
Execute     add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_imgproc.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_imgproc.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_imgproc.h' to the project
Execute     add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_io.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_io.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_io.h' to the project
Execute     add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_mem.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_mem.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_mem.h' to the project
Execute     add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_stereobm.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_stereobm.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_stereobm.h' to the project
Execute     add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_types.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_types.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_types.h' to the project
Execute     add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_undistort.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_undistort.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_undistort.h' to the project
Execute     create_clock -period 5.625 -name ap_clk 
INFO: [HLS 200-1510] Running: create_clock -period 5.625 -name ap_clk 
Execute       ap_set_clock -name ap_clk -period 5.625 -default=false 
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 5.625ns.
Execute     config_rtl -module_prefix bd_3a92_csc_0_ 
INFO: [HLS 200-1510] Running: config_rtl -module_prefix bd_3a92_csc_0_ 
Execute     config_export -vendor xilinx.com -library ip -version 1.1 
INFO: [HLS 200-1510] Running: config_export -vendor xilinx.com -library ip -version 1.1 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -hw_syn 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 749.602 MB.
INFO: [HLS 200-10] Analyzing design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/v_csc.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/v_csc.cpp as C++
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp -foptimization-record-file=/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -I/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp.clang.out.log 2> /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp.clang.err.log 
Command         ap_eval done; 0.3 sec.
INFO-FLOW: Done: GCC PP 39 time: 1.1 seconds per iteration
Execute         set_directive_top v_csc -name=v_csc 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/clang.out.log 2> /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/clang.err.log 
Command         ap_eval done; 9.02 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/.systemc_flag -fix-errors /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 6.78 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/all.directive.json -fix-errors /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 5.77 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 8.46 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 14.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 11.56 sec.
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 13.85 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 4.99 sec.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393:9)
WARNING: [HLS 214-169] There are a total of 30 such instances of non-canonical statements in the dataflow region (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393:9)
Execute         send_msg_by_id WARNING @200-471@%s%s 2 /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/v_csc.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/v_csc.cpp
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp -I/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp.clang.out.log 2> /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp.clang.err.log 
Command         ap_eval done; 5.16 sec.
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_io.h:162:23)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_io.h:228:23)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_undistort.h:380:35)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 52.43 seconds. CPU system time: 1.86 seconds. Elapsed time: 56.29 seconds; current allocated memory: 777.387 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc -args  "/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.g.bc -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc > /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc -args /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc > /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.2.m1.bc -args /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.2.m1.bc > /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 3.3 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 3.3 sec.
Execute         run_link_or_opt -opt -out /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc -args /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=v_csc -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=v_csc -reflow-float-conversion -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc > /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 1.11 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.11 sec.
Execute         run_link_or_opt -out /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.4.m2.bc -args /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.4.m2.bc > /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command           ap_eval done; 0.13 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.14 sec.
Execute         run_link_or_opt -opt -out /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc -args /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=v_csc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=v_csc -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc > /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command           ap_eval done; 0.11 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.11 sec.
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_compile -instruction_warning_threshold 
Execute         get_config_compile -pipeline_loops 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         get_config_dataflow -strict_mode 
Execute         get_config_array_partition -throughput_driven 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
Execute         get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=v_csc -mllvm -hls-db-dir -mllvm /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -hls-top-function-prefix=bd_3a92_csc_0_ -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 1.22 sec.
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(ap_uint<24>, int, int, ap_uint<8>&)' into 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_axi_io.h:71:2)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:472:18)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:528:6)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:527:6)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:526:2)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:690:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:701:37)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:701:10)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:700:10)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:693:25)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:693:16)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:692:16)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:691:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'v_csc_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, short&, short&, short&, short&, short&, short&, short&, short&, short&, ap_int<10>&, ap_int<10>&, ap_int<10>&, ap_uint<8>&, ap_uint<8>&, short&, short&, short&, short&, short&, short&, short&, short&, short&, ap_int<10>&, ap_int<10>&, ap_int<10>&, ap_uint<8>&, ap_uint<8>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:82:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'v_csc_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, short&, short&, short&, short&, short&, short&, short&, short&, short&, ap_int<10>&, ap_int<10>&, ap_int<10>&, ap_uint<8>&, ap_uint<8>&, short&, short&, short&, short&, short&, short&, short&, short&, short&, ap_int<10>&, ap_int<10>&, ap_int<10>&, ap_uint<8>&, ap_uint<8>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:83:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:570:18)
INFO: [HLS 214-210] Disaggregating variable 'pix' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:472:18)
INFO: [HLS 214-210] Disaggregating variable 'pixbuf_cr' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:701:37)
INFO: [HLS 214-210] Disaggregating variable 'pixbuf_cb' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:701:10)
INFO: [HLS 214-210] Disaggregating variable 'pixbuf_y' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:700:10)
INFO: [HLS 214-210] Disaggregating variable 'mpix_cr' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:693:25)
INFO: [HLS 214-210] Disaggregating variable 'mpix_cb' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:693:16)
INFO: [HLS 214-210] Disaggregating variable 'mpix_y' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:692:16)
INFO: [HLS 214-210] Disaggregating variable 'outpix' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:691:18)
INFO: [HLS 214-210] Disaggregating variable 'inpix' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:690:18)
INFO: [HLS 214-210] Disaggregating variable 'dstPix' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:83:18)
INFO: [HLS 214-210] Disaggregating variable 'srcPix' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:82:18)
INFO: [HLS 214-210] Disaggregating variable 'pix' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:570:18)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_643_3' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:643:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_645_4' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:645:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_97_3' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:97:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_736_3' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:736:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_760_4' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:760:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_765_5' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:765:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_781_6' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:781:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_795_7' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:795:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_816_8' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:816:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_824_9' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:824:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_518_1' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:518:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_520_2' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:520:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_643_3' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:643:22) in function 'MultiPixStream2AXIvideo' completely with a factor of 1 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:568:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_645_4' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:645:23) in function 'MultiPixStream2AXIvideo' completely with a factor of 3 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:568:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_97_3' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:97:21) in function 'v_csc_core' completely with a factor of 1 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:59:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_736_3' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:736:23) in function 'v_hcresampler_core' completely with a factor of 1 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:679:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_760_4' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:760:20) in function 'v_hcresampler_core' completely with a factor of 5 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:679:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_765_5' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:765:22) in function 'v_hcresampler_core' completely with a factor of 1 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:679:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_781_6' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:781:22) in function 'v_hcresampler_core' completely with a factor of 1 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:679:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_816_8' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:816:24) in function 'v_hcresampler_core' completely with a factor of 4 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:679:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_795_7' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:795:24) in function 'v_hcresampler_core' completely with a factor of 3 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:679:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_824_9' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:824:22) in function 'v_hcresampler_core' completely with a factor of 1 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:679:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_518_1' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:518:22) in function 'AXIvideo2MultiPixStream' completely with a factor of 1 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:469:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_520_2' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:520:23) in function 'AXIvideo2MultiPixStream' completely with a factor of 3 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:469:0)
INFO: [HLS 214-248] Applying array_partition to 'pixbuf_y': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:700:10)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations.
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'stream_csc' with compact=bit mode in 24-bits (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:389:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'stream_in_hresampled' with compact=bit mode in 24-bits (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:388:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'stream_out_hresampled' with compact=bit mode in 24-bits (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:388:46)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'stream_in' with compact=bit mode in 24-bits (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:386:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<24>s.i24' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<3>s.i3' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i24.s_class.hls::Scalar<3, ap_uint<8> >s.1' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_class.hls::Scalar<3, ap_uint<8> >s' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.a3s_struct.ap_uint<8>s' into '_llvm.fpga.unpack.bits.s_class.hls::Scalar<3, ap_uint<8> >s.i24.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_class.hls::Scalar<3, ap_uint<8> >s.i24.1' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&) (.34.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i24.s_class.hls::Scalar<3, ap_uint<8> >s.1' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&) (.34.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_class.hls::Scalar<3, ap_uint<8> >s' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&) (.34.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_class.hls::Scalar<3, ap_uint<8> >s.i24.1' into 'v_csc_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, short&, short&, short&, short&, short&, short&, short&, short&, short&, ap_int<10>&, ap_int<10>&, ap_int<10>&, ap_uint<8>&, ap_uint<8>&, short&, short&, short&, short&, short&, short&, short&, short&, short&, ap_int<10>&, ap_int<10>&, ap_int<10>&, ap_uint<8>&, ap_uint<8>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i24.s_class.hls::Scalar<3, ap_uint<8> >s.1' into 'v_csc_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, short&, short&, short&, short&, short&, short&, short&, short&, short&, ap_int<10>&, ap_int<10>&, ap_int<10>&, ap_uint<8>&, ap_uint<8>&, short&, short&, short&, short&, short&, short&, short&, short&, short&, ap_int<10>&, ap_int<10>&, ap_int<10>&, ap_uint<8>&, ap_uint<8>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_class.hls::Scalar<3, ap_uint<8> >s' into 'v_csc_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, short&, short&, short&, short&, short&, short&, short&, short&, short&, ap_int<10>&, ap_int<10>&, ap_int<10>&, ap_uint<8>&, ap_uint<8>&, short&, short&, short&, short&, short&, short&, short&, short&, short&, ap_int<10>&, ap_int<10>&, ap_int<10>&, ap_uint<8>&, ap_uint<8>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_class.hls::Scalar<3, ap_uint<8> >s.i24.1' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i24.s_class.hls::Scalar<3, ap_uint<8> >s.1' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_class.hls::Scalar<3, ap_uint<8> >s' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_class.hls::Scalar<3, ap_uint<8> >s.i24.1' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i3.s_struct.ap_uint<3>s' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_struct.ap_uint<24>s' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.43 seconds. CPU system time: 0.59 seconds. Elapsed time: 7.02 seconds; current allocated memory: 777.387 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 777.387 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top v_csc -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/a.g.0.bc -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.14 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 782.781 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/a.g.1.bc -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.14 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/a.g.2.prechk.bc -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 798.914 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/a.g.1.bc to /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/a.o.1.bc -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'v_csc' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:175:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'v_csc' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:175:1), detected/extracted 6 process function(s): 
	 'Block_entry3_proc'
	 'AXIvideo2MultiPixStream'
	 'v_hcresampler_core'
	 'v_csc_core'
	 'v_hcresampler_core.1'
	 'MultiPixStream2AXIvideo'.
Command           transform done; 0.4 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/a.o.1.tmp.bc -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:700:10) to (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:877:21) in function 'v_hcresampler_core.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:700:10) to (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:877:21) in function 'v_hcresampler_core'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:94:9) to (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:91:20) in function 'v_csc_core'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:500:3) in function 'AXIvideo2MultiPixStream'... converting 4 basic blocks.
Command           transform done; 0.2 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 836.820 MB.
Execute           get_config_compile -enable_auto_rewind 
Execute           get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/a.o.2.bc -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-1614] Cosimulation may deadlock if process AXIvideo2MultiPixStream has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
Command           transform done; 2.88 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.83 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.88 seconds; current allocated memory: 999.289 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 3.86 sec.
Command       elaborate done; 67.17 sec.
Execute       ap_eval exec zip -j /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'v_csc' ...
Execute         ap_set_top_model v_csc 
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
WARNING: [SYN 201-103] Legalizing function name 'v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2' to 'v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2'.
WARNING: [SYN 201-103] Legalizing function name 'v_hcresampler_core.1' to 'v_hcresampler_core_1'.
Execute         get_model_list v_csc -filter all-wo-channel -topdown 
Execute         preproc_iomode -model v_csc 
Execute         preproc_iomode -model MultiPixStream2AXIvideo 
Execute         preproc_iomode -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 
Execute         preproc_iomode -model v_hcresampler_core.1 
Execute         preproc_iomode -model v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2 
Execute         preproc_iomode -model v_csc_core 
Execute         preproc_iomode -model v_csc_core_Pipeline_VITIS_LOOP_91_2 
Execute         preproc_iomode -model v_hcresampler_core 
Execute         preproc_iomode -model v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 
Execute         preproc_iomode -model AXIvideo2MultiPixStream 
Execute         preproc_iomode -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         preproc_iomode -model AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         preproc_iomode -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         preproc_iomode -model reg<unsigned short> 
Execute         preproc_iomode -model Block_entry3_proc 
Execute         get_model_list v_csc -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block_entry3_proc {reg<unsigned short>} AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start AXIvideo2MultiPixStream_Pipeline_loop_width AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol AXIvideo2MultiPixStream v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 v_hcresampler_core v_csc_core_Pipeline_VITIS_LOOP_91_2 v_csc_core v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2 v_hcresampler_core.1 MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 MultiPixStream2AXIvideo v_csc
INFO-FLOW: Configuring Module : Block_entry3_proc ...
Execute         set_default_model Block_entry3_proc 
Execute         apply_spec_resource_limit Block_entry3_proc 
INFO-FLOW: Configuring Module : reg<unsigned short> ...
Execute         set_default_model reg<unsigned short> 
Execute         apply_spec_resource_limit reg<unsigned short> 
INFO-FLOW: Configuring Module : AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start ...
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         apply_spec_resource_limit AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
INFO-FLOW: Configuring Module : AXIvideo2MultiPixStream_Pipeline_loop_width ...
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         apply_spec_resource_limit AXIvideo2MultiPixStream_Pipeline_loop_width 
INFO-FLOW: Configuring Module : AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol ...
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         apply_spec_resource_limit AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
INFO-FLOW: Configuring Module : AXIvideo2MultiPixStream ...
Execute         set_default_model AXIvideo2MultiPixStream 
Execute         apply_spec_resource_limit AXIvideo2MultiPixStream 
INFO-FLOW: Configuring Module : v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 ...
Execute         set_default_model v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 
Execute         apply_spec_resource_limit v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 
INFO-FLOW: Configuring Module : v_hcresampler_core ...
Execute         set_default_model v_hcresampler_core 
Execute         apply_spec_resource_limit v_hcresampler_core 
INFO-FLOW: Configuring Module : v_csc_core_Pipeline_VITIS_LOOP_91_2 ...
Execute         set_default_model v_csc_core_Pipeline_VITIS_LOOP_91_2 
Execute         apply_spec_resource_limit v_csc_core_Pipeline_VITIS_LOOP_91_2 
INFO-FLOW: Configuring Module : v_csc_core ...
Execute         set_default_model v_csc_core 
Execute         apply_spec_resource_limit v_csc_core 
INFO-FLOW: Configuring Module : v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2 ...
Execute         set_default_model v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2 
Execute         apply_spec_resource_limit v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2 
INFO-FLOW: Configuring Module : v_hcresampler_core.1 ...
Execute         set_default_model v_hcresampler_core.1 
Execute         apply_spec_resource_limit v_hcresampler_core.1 
INFO-FLOW: Configuring Module : MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 ...
Execute         set_default_model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 
Execute         apply_spec_resource_limit MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 
INFO-FLOW: Configuring Module : MultiPixStream2AXIvideo ...
Execute         set_default_model MultiPixStream2AXIvideo 
Execute         apply_spec_resource_limit MultiPixStream2AXIvideo 
INFO-FLOW: Configuring Module : v_csc ...
Execute         set_default_model v_csc 
Execute         apply_spec_resource_limit v_csc 
INFO-FLOW: Model list for preprocess: Block_entry3_proc {reg<unsigned short>} AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start AXIvideo2MultiPixStream_Pipeline_loop_width AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol AXIvideo2MultiPixStream v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 v_hcresampler_core v_csc_core_Pipeline_VITIS_LOOP_91_2 v_csc_core v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2 v_hcresampler_core.1 MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 MultiPixStream2AXIvideo v_csc
INFO-FLOW: Preprocessing Module: Block_entry3_proc ...
Execute         set_default_model Block_entry3_proc 
Execute         cdfg_preprocess -model Block_entry3_proc 
Execute         rtl_gen_preprocess Block_entry3_proc 
INFO-FLOW: Preprocessing Module: reg<unsigned short> ...
Execute         set_default_model reg<unsigned short> 
Execute         cdfg_preprocess -model reg<unsigned short> 
Execute         rtl_gen_preprocess reg<unsigned short> 
INFO-FLOW: Preprocessing Module: AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start ...
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         cdfg_preprocess -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
INFO-FLOW: Preprocessing Module: AXIvideo2MultiPixStream_Pipeline_loop_width ...
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         cdfg_preprocess -model AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream_Pipeline_loop_width 
INFO-FLOW: Preprocessing Module: AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol ...
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         cdfg_preprocess -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
INFO-FLOW: Preprocessing Module: AXIvideo2MultiPixStream ...
Execute         set_default_model AXIvideo2MultiPixStream 
Execute         cdfg_preprocess -model AXIvideo2MultiPixStream 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream 
INFO-FLOW: Preprocessing Module: v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 ...
Execute         set_default_model v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 
Execute         cdfg_preprocess -model v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 
Execute         rtl_gen_preprocess v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 
INFO-FLOW: Preprocessing Module: v_hcresampler_core ...
Execute         set_default_model v_hcresampler_core 
Execute         cdfg_preprocess -model v_hcresampler_core 
Execute         rtl_gen_preprocess v_hcresampler_core 
INFO-FLOW: Preprocessing Module: v_csc_core_Pipeline_VITIS_LOOP_91_2 ...
Execute         set_default_model v_csc_core_Pipeline_VITIS_LOOP_91_2 
Execute         cdfg_preprocess -model v_csc_core_Pipeline_VITIS_LOOP_91_2 
Execute         rtl_gen_preprocess v_csc_core_Pipeline_VITIS_LOOP_91_2 
INFO-FLOW: Preprocessing Module: v_csc_core ...
Execute         set_default_model v_csc_core 
Execute         cdfg_preprocess -model v_csc_core 
Execute         rtl_gen_preprocess v_csc_core 
INFO-FLOW: Preprocessing Module: v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2 ...
Execute         set_default_model v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2 
Execute         cdfg_preprocess -model v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2 
Execute         rtl_gen_preprocess v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2 
INFO-FLOW: Preprocessing Module: v_hcresampler_core.1 ...
Execute         set_default_model v_hcresampler_core.1 
Execute         cdfg_preprocess -model v_hcresampler_core.1 
Execute         rtl_gen_preprocess v_hcresampler_core.1 
INFO-FLOW: Preprocessing Module: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 ...
Execute         set_default_model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 
Execute         cdfg_preprocess -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 
Execute         rtl_gen_preprocess MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 
INFO-FLOW: Preprocessing Module: MultiPixStream2AXIvideo ...
Execute         set_default_model MultiPixStream2AXIvideo 
Execute         cdfg_preprocess -model MultiPixStream2AXIvideo 
Execute         rtl_gen_preprocess MultiPixStream2AXIvideo 
INFO-FLOW: Preprocessing Module: v_csc ...
Execute         set_default_model v_csc 
Execute         cdfg_preprocess -model v_csc 
Execute         rtl_gen_preprocess v_csc 
INFO-FLOW: Model list for synthesis: Block_entry3_proc {reg<unsigned short>} AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start AXIvideo2MultiPixStream_Pipeline_loop_width AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol AXIvideo2MultiPixStream v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 v_hcresampler_core v_csc_core_Pipeline_VITIS_LOOP_91_2 v_csc_core v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2 v_hcresampler_core.1 MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 MultiPixStream2AXIvideo v_csc
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry3_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_entry3_proc 
Execute         schedule -model Block_entry3_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1000.590 MB.
Execute         syn_report -verbosereport -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/Block_entry3_proc.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/Block_entry3_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block_entry3_proc.
Execute         set_default_model Block_entry3_proc 
Execute         bind -model Block_entry3_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1000.617 MB.
Execute         syn_report -verbosereport -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/Block_entry3_proc.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/Block_entry3_proc.bind.adb -f 
INFO-FLOW: Finish binding Block_entry3_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model reg<unsigned short> 
Execute         schedule -model reg<unsigned short> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reg<unsigned short>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<unsigned short>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1000.754 MB.
Execute         syn_report -verbosereport -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.sched.adb -f 
INFO-FLOW: Finish scheduling reg<unsigned short>.
Execute         set_default_model reg<unsigned short> 
Execute         bind -model reg<unsigned short> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1000.773 MB.
Execute         syn_report -verbosereport -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.bind.adb -f 
INFO-FLOW: Finish binding reg<unsigned short>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         schedule -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_start'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1001.883 MB.
Execute         syn_report -verbosereport -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         bind -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1001.883 MB.
Execute         syn_report -verbosereport -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         schedule -model AXIvideo2MultiPixStream_Pipeline_loop_width 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_width'
WARNING: [HLS 200-871] Estimated clock period (5.132ns) exceeds the target (target clock period: 5.625ns, clock uncertainty: 1.51875ns, effective delay budget: 4.10625ns).
WARNING: [HLS 200-1016] The critical path in module 'AXIvideo2MultiPixStream_Pipeline_loop_width' consists of the following:	'alloca' operation ('j') [16]  (0 ns)
	'load' operation ('j', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:500) on local variable 'j' [39]  (0 ns)
	'add' operation ('j', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:500) [42]  (1.64 ns)
	'store' operation ('j_write_ln500', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:500) of variable 'j', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:500 on local variable 'j' [67]  (1.59 ns)
	blocking operation 1.9 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1002.309 MB.
Execute         syn_report -verbosereport -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2MultiPixStream_Pipeline_loop_width.
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         bind -model AXIvideo2MultiPixStream_Pipeline_loop_width 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1002.309 MB.
Execute         syn_report -verbosereport -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2MultiPixStream_Pipeline_loop_width.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         schedule -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_eol'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1002.652 MB.
Execute         syn_report -verbosereport -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         bind -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1002.652 MB.
Execute         syn_report -verbosereport -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AXIvideo2MultiPixStream 
Execute         schedule -model AXIvideo2MultiPixStream 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (4.154ns) exceeds the target (target clock period: 5.625ns, clock uncertainty: 1.51875ns, effective delay budget: 4.10625ns).
WARNING: [HLS 200-1016] The critical path in module 'AXIvideo2MultiPixStream' consists of the following:	'load' operation ('axi_data_V_14_load') on local variable 'axi.data.V' [46]  (0 ns)
	'call' operation ('_ln476', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:476) to 'AXIvideo2MultiPixStream_Pipeline_loop_width' [49]  (4.15 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1002.883 MB.
Execute         syn_report -verbosereport -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2MultiPixStream.
Execute         set_default_model AXIvideo2MultiPixStream 
Execute         bind -model AXIvideo2MultiPixStream 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1002.883 MB.
Execute         syn_report -verbosereport -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2MultiPixStream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_hcresampler_core_Pipeline_VITIS_LOOP_724_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 
Execute         schedule -model v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_724_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_724_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1004.332 MB.
Execute         syn_report -verbosereport -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_Pipeline_VITIS_LOOP_724_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_Pipeline_VITIS_LOOP_724_2.sched.adb -f 
INFO-FLOW: Finish scheduling v_hcresampler_core_Pipeline_VITIS_LOOP_724_2.
Execute         set_default_model v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 
Execute         bind -model v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1004.332 MB.
Execute         syn_report -verbosereport -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_Pipeline_VITIS_LOOP_724_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_Pipeline_VITIS_LOOP_724_2.bind.adb -f 
INFO-FLOW: Finish binding v_hcresampler_core_Pipeline_VITIS_LOOP_724_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_hcresampler_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_hcresampler_core 
Execute         schedule -model v_hcresampler_core 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1004.371 MB.
Execute         syn_report -verbosereport -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core.sched.adb -f 
INFO-FLOW: Finish scheduling v_hcresampler_core.
Execute         set_default_model v_hcresampler_core 
Execute         bind -model v_hcresampler_core 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1004.371 MB.
Execute         syn_report -verbosereport -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core.bind.adb -f 
INFO-FLOW: Finish binding v_hcresampler_core.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_csc_core_Pipeline_VITIS_LOOP_91_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_csc_core_Pipeline_VITIS_LOOP_91_2 
Execute         schedule -model v_csc_core_Pipeline_VITIS_LOOP_91_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln151_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln151) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln151_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln149_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln149) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln149_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln147_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln147_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'VITIS_LOOP_91_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1006.102 MB.
Execute         syn_report -verbosereport -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc_core_Pipeline_VITIS_LOOP_91_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc_core_Pipeline_VITIS_LOOP_91_2.sched.adb -f 
INFO-FLOW: Finish scheduling v_csc_core_Pipeline_VITIS_LOOP_91_2.
Execute         set_default_model v_csc_core_Pipeline_VITIS_LOOP_91_2 
Execute         bind -model v_csc_core_Pipeline_VITIS_LOOP_91_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1006.102 MB.
Execute         syn_report -verbosereport -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc_core_Pipeline_VITIS_LOOP_91_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.23 sec.
Execute         db_write -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc_core_Pipeline_VITIS_LOOP_91_2.bind.adb -f 
INFO-FLOW: Finish binding v_csc_core_Pipeline_VITIS_LOOP_91_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_csc_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_csc_core 
Execute         schedule -model v_csc_core 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1006.340 MB.
Execute         syn_report -verbosereport -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc_core.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc_core.sched.adb -f 
INFO-FLOW: Finish scheduling v_csc_core.
Execute         set_default_model v_csc_core 
Execute         bind -model v_csc_core 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1006.340 MB.
Execute         syn_report -verbosereport -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc_core.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.25 sec.
Execute         db_write -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc_core.bind.adb -f 
INFO-FLOW: Finish binding v_csc_core.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2 
Execute         schedule -model v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_724_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_724_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1007.809 MB.
Execute         syn_report -verbosereport -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2.sched.adb -f 
INFO-FLOW: Finish scheduling v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2.
Execute         set_default_model v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2 
Execute         bind -model v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1007.809 MB.
Execute         syn_report -verbosereport -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2.bind.adb -f 
INFO-FLOW: Finish binding v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_hcresampler_core_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_hcresampler_core.1 
Execute         schedule -model v_hcresampler_core.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1007.965 MB.
Execute         syn_report -verbosereport -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_1.sched.adb -f 
INFO-FLOW: Finish scheduling v_hcresampler_core.1.
Execute         set_default_model v_hcresampler_core.1 
Execute         bind -model v_hcresampler_core.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1007.965 MB.
Execute         syn_report -verbosereport -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_1.bind.adb -f 
INFO-FLOW: Finish binding v_hcresampler_core.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 
Execute         schedule -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_619_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_619_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1008.816 MB.
Execute         syn_report -verbosereport -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2.sched.adb -f 
INFO-FLOW: Finish scheduling MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2.
Execute         set_default_model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 
Execute         bind -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.000 GB.
Execute         syn_report -verbosereport -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2.bind.adb -f 
INFO-FLOW: Finish binding MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MultiPixStream2AXIvideo 
Execute         schedule -model MultiPixStream2AXIvideo 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.000 GB.
Execute         syn_report -verbosereport -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.sched.adb -f 
INFO-FLOW: Finish scheduling MultiPixStream2AXIvideo.
Execute         set_default_model MultiPixStream2AXIvideo 
Execute         bind -model MultiPixStream2AXIvideo 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.000 GB.
Execute         syn_report -verbosereport -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.bind.adb -f 
INFO-FLOW: Finish binding MultiPixStream2AXIvideo.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_csc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_csc 
Execute         schedule -model v_csc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_OutVideoFormat_channel (from Block_entry3_proc_U0 to MultiPixStream2AXIvideo_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_ColStart_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_ColEnd_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_RowStart_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_RowEnd_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K11_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K12_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K13_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K21_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K22_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K23_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K31_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K32_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K33_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_ROffset_V_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_GOffset_V_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_BOffset_V_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_ClampMin_V_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_ClipMax_V_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K11_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K12_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K13_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K21_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K22_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K23_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K31_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K32_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K33_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_ROffset_2_V_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_GOffset_2_V_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_BOffset_2_V_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_ClampMin_2_V_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_ClipMax_2_V_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO bPassThru_422_or_420_In_loc_channel (from Block_entry3_proc_U0 to v_hcresampler_core_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO bPassThru_422_or_420_Out_loc_channel (from Block_entry3_proc_U0 to v_hcresampler_core_1_U0) to 5 to improve performance and/or avoid deadlocks.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.000 GB.
Execute         syn_report -verbosereport -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.sched.adb -f 
INFO-FLOW: Finish scheduling v_csc.
Execute         set_default_model v_csc 
Execute         bind -model v_csc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.31 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.000 GB.
Execute         syn_report -verbosereport -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.69 sec.
Execute         db_write -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.bind.adb -f 
INFO-FLOW: Finish binding v_csc.
Execute         get_model_list v_csc -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess Block_entry3_proc 
Execute         rtl_gen_preprocess reg<unsigned short> 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream 
Execute         rtl_gen_preprocess v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 
Execute         rtl_gen_preprocess v_hcresampler_core 
Execute         rtl_gen_preprocess v_csc_core_Pipeline_VITIS_LOOP_91_2 
Execute         rtl_gen_preprocess v_csc_core 
Execute         rtl_gen_preprocess v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2 
Execute         rtl_gen_preprocess v_hcresampler_core.1 
Execute         rtl_gen_preprocess MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 
Execute         rtl_gen_preprocess MultiPixStream2AXIvideo 
Execute         rtl_gen_preprocess v_csc 
INFO-FLOW: Model list for RTL generation: Block_entry3_proc {reg<unsigned short>} AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start AXIvideo2MultiPixStream_Pipeline_loop_width AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol AXIvideo2MultiPixStream v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 v_hcresampler_core v_csc_core_Pipeline_VITIS_LOOP_91_2 v_csc_core v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2 v_hcresampler_core.1 MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 MultiPixStream2AXIvideo v_csc
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry3_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         create_rtl_model Block_entry3_proc -top_prefix bd_3a92_csc_0_ -sub_prefix bd_3a92_csc_0_ -mg_file /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/Block_entry3_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry3_proc'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1.000 GB.
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_entry3_proc -style xilinx -f -lang vhdl -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/vhdl/bd_3a92_csc_0_Block_entry3_proc 
Execute         gen_rtl Block_entry3_proc -style xilinx -f -lang vlog -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/verilog/bd_3a92_csc_0_Block_entry3_proc 
Execute         syn_report -csynth -model Block_entry3_proc -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/report/Block_entry3_proc_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Block_entry3_proc -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/report/Block_entry3_proc_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Block_entry3_proc -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/Block_entry3_proc.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Block_entry3_proc -f -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/Block_entry3_proc.adb 
Execute         db_write -model Block_entry3_proc -bindview -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Block_entry3_proc -p /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/Block_entry3_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         create_rtl_model reg<unsigned short> -top_prefix bd_3a92_csc_0_ -sub_prefix bd_3a92_csc_0_ -mg_file /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.001 GB.
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute         gen_rtl reg<unsigned short> -style xilinx -f -lang vhdl -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/vhdl/bd_3a92_csc_0_reg_unsigned_short_s 
Execute         gen_rtl reg<unsigned short> -style xilinx -f -lang vlog -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/verilog/bd_3a92_csc_0_reg_unsigned_short_s 
Execute         syn_report -csynth -model reg<unsigned short> -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/report/reg_unsigned_short_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model reg<unsigned short> -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/report/reg_unsigned_short_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model reg<unsigned short> -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model reg<unsigned short> -f -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.adb 
Execute         db_write -model reg<unsigned short> -bindview -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info reg<unsigned short> -p /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         create_rtl_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -top_prefix bd_3a92_csc_0_ -sub_prefix bd_3a92_csc_0_ -mg_file /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.002 GB.
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute         gen_rtl AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -style xilinx -f -lang vhdl -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/vhdl/bd_3a92_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         gen_rtl AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -style xilinx -f -lang vlog -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/verilog/bd_3a92_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         syn_report -csynth -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -f -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.adb 
Execute         db_write -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -bindview -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -p /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         create_rtl_model AXIvideo2MultiPixStream_Pipeline_loop_width -top_prefix bd_3a92_csc_0_ -sub_prefix bd_3a92_csc_0_ -mg_file /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXIvideo2MultiPixStream_Pipeline_loop_width' pipeline 'loop_width' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_width'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.002 GB.
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute         gen_rtl AXIvideo2MultiPixStream_Pipeline_loop_width -style xilinx -f -lang vhdl -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/vhdl/bd_3a92_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         gen_rtl AXIvideo2MultiPixStream_Pipeline_loop_width -style xilinx -f -lang vlog -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/verilog/bd_3a92_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         syn_report -csynth -model AXIvideo2MultiPixStream_Pipeline_loop_width -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_Pipeline_loop_width_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model AXIvideo2MultiPixStream_Pipeline_loop_width -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_Pipeline_loop_width_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model AXIvideo2MultiPixStream_Pipeline_loop_width -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model AXIvideo2MultiPixStream_Pipeline_loop_width -f -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.adb 
Execute         db_write -model AXIvideo2MultiPixStream_Pipeline_loop_width -bindview -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AXIvideo2MultiPixStream_Pipeline_loop_width -p /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         create_rtl_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -top_prefix bd_3a92_csc_0_ -sub_prefix bd_3a92_csc_0_ -mg_file /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.003 GB.
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute         gen_rtl AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -style xilinx -f -lang vhdl -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/vhdl/bd_3a92_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         gen_rtl AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -style xilinx -f -lang vlog -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/verilog/bd_3a92_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         syn_report -csynth -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -f -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.adb 
Execute         db_write -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -bindview -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -p /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         create_rtl_model AXIvideo2MultiPixStream -top_prefix bd_3a92_csc_0_ -sub_prefix bd_3a92_csc_0_ -mg_file /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.004 GB.
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute         gen_rtl AXIvideo2MultiPixStream -style xilinx -f -lang vhdl -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/vhdl/bd_3a92_csc_0_AXIvideo2MultiPixStream 
Execute         gen_rtl AXIvideo2MultiPixStream -style xilinx -f -lang vlog -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/verilog/bd_3a92_csc_0_AXIvideo2MultiPixStream 
Execute         syn_report -csynth -model AXIvideo2MultiPixStream -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model AXIvideo2MultiPixStream -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model AXIvideo2MultiPixStream -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model AXIvideo2MultiPixStream -f -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.adb 
Execute         db_write -model AXIvideo2MultiPixStream -bindview -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AXIvideo2MultiPixStream -p /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_hcresampler_core_Pipeline_VITIS_LOOP_724_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         create_rtl_model v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 -top_prefix bd_3a92_csc_0_ -sub_prefix bd_3a92_csc_0_ -mg_file /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_Pipeline_VITIS_LOOP_724_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'v_hcresampler_core_Pipeline_VITIS_LOOP_724_2' pipeline 'VITIS_LOOP_724_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_hcresampler_core_Pipeline_VITIS_LOOP_724_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.006 GB.
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 -style xilinx -f -lang vhdl -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/vhdl/bd_3a92_csc_0_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 
Execute         gen_rtl v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 -style xilinx -f -lang vlog -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/verilog/bd_3a92_csc_0_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 
Execute         syn_report -csynth -model v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/report/v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         syn_report -rtlxml -model v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/report/v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_Pipeline_VITIS_LOOP_724_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -model v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 -f -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_Pipeline_VITIS_LOOP_724_2.adb 
Execute         db_write -model v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 -bindview -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 -p /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_hcresampler_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         create_rtl_model v_hcresampler_core -top_prefix bd_3a92_csc_0_ -sub_prefix bd_3a92_csc_0_ -mg_file /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_hcresampler_core'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.009 GB.
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_hcresampler_core -style xilinx -f -lang vhdl -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/vhdl/bd_3a92_csc_0_v_hcresampler_core 
Execute         gen_rtl v_hcresampler_core -style xilinx -f -lang vlog -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/verilog/bd_3a92_csc_0_v_hcresampler_core 
Execute         syn_report -csynth -model v_hcresampler_core -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/report/v_hcresampler_core_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model v_hcresampler_core -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/report/v_hcresampler_core_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model v_hcresampler_core -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model v_hcresampler_core -f -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core.adb 
Execute         db_write -model v_hcresampler_core -bindview -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_hcresampler_core -p /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_csc_core_Pipeline_VITIS_LOOP_91_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         create_rtl_model v_csc_core_Pipeline_VITIS_LOOP_91_2 -top_prefix bd_3a92_csc_0_ -sub_prefix bd_3a92_csc_0_ -mg_file /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc_core_Pipeline_VITIS_LOOP_91_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'v_csc_core_Pipeline_VITIS_LOOP_91_2' pipeline 'VITIS_LOOP_91_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8ns_12ns_24_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_16s_22s_25_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8ns_24_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_csc_core_Pipeline_VITIS_LOOP_91_2'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.011 GB.
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_csc_core_Pipeline_VITIS_LOOP_91_2 -style xilinx -f -lang vhdl -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/vhdl/bd_3a92_csc_0_v_csc_core_Pipeline_VITIS_LOOP_91_2 
Execute         gen_rtl v_csc_core_Pipeline_VITIS_LOOP_91_2 -style xilinx -f -lang vlog -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/verilog/bd_3a92_csc_0_v_csc_core_Pipeline_VITIS_LOOP_91_2 
Execute         syn_report -csynth -model v_csc_core_Pipeline_VITIS_LOOP_91_2 -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/report/v_csc_core_Pipeline_VITIS_LOOP_91_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.19 sec.
Execute         syn_report -rtlxml -model v_csc_core_Pipeline_VITIS_LOOP_91_2 -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/report/v_csc_core_Pipeline_VITIS_LOOP_91_2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model v_csc_core_Pipeline_VITIS_LOOP_91_2 -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc_core_Pipeline_VITIS_LOOP_91_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.43 sec.
Execute         db_write -model v_csc_core_Pipeline_VITIS_LOOP_91_2 -f -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc_core_Pipeline_VITIS_LOOP_91_2.adb 
Command         db_write done; 0.11 sec.
Execute         db_write -model v_csc_core_Pipeline_VITIS_LOOP_91_2 -bindview -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_csc_core_Pipeline_VITIS_LOOP_91_2 -p /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc_core_Pipeline_VITIS_LOOP_91_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_csc_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         create_rtl_model v_csc_core -top_prefix bd_3a92_csc_0_ -sub_prefix bd_3a92_csc_0_ -mg_file /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc_core.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_csc_core'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.95 seconds; current allocated memory: 1.015 GB.
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_csc_core -style xilinx -f -lang vhdl -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/vhdl/bd_3a92_csc_0_v_csc_core 
Execute         gen_rtl v_csc_core -style xilinx -f -lang vlog -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/verilog/bd_3a92_csc_0_v_csc_core 
Execute         syn_report -csynth -model v_csc_core -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/report/v_csc_core_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model v_csc_core -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/report/v_csc_core_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model v_csc_core -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc_core.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.28 sec.
Execute         db_write -model v_csc_core -f -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc_core.adb 
Execute         db_write -model v_csc_core -bindview -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_csc_core -p /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc_core 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         create_rtl_model v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2 -top_prefix bd_3a92_csc_0_ -sub_prefix bd_3a92_csc_0_ -mg_file /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2' pipeline 'VITIS_LOOP_724_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_432_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.017 GB.
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2 -style xilinx -f -lang vhdl -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/vhdl/bd_3a92_csc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2 
Execute         gen_rtl v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2 -style xilinx -f -lang vlog -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/verilog/bd_3a92_csc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2 
Execute         syn_report -csynth -model v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2 -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/report/v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2 -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/report/v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2 -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -model v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2 -f -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2.adb 
Execute         db_write -model v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2 -bindview -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2 -p /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_hcresampler_core_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         create_rtl_model v_hcresampler_core.1 -top_prefix bd_3a92_csc_0_ -sub_prefix bd_3a92_csc_0_ -mg_file /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_hcresampler_core_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.019 GB.
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_hcresampler_core.1 -style xilinx -f -lang vhdl -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/vhdl/bd_3a92_csc_0_v_hcresampler_core_1 
Execute         gen_rtl v_hcresampler_core.1 -style xilinx -f -lang vlog -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/verilog/bd_3a92_csc_0_v_hcresampler_core_1 
Execute         syn_report -csynth -model v_hcresampler_core.1 -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/report/v_hcresampler_core_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model v_hcresampler_core.1 -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/report/v_hcresampler_core_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model v_hcresampler_core.1 -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model v_hcresampler_core.1 -f -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_1.adb 
Execute         db_write -model v_hcresampler_core.1 -bindview -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_hcresampler_core.1 -p /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         create_rtl_model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 -top_prefix bd_3a92_csc_0_ -sub_prefix bd_3a92_csc_0_ -mg_file /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2' pipeline 'VITIS_LOOP_619_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.021 GB.
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute         gen_rtl MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 -style xilinx -f -lang vhdl -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/vhdl/bd_3a92_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 
Execute         gen_rtl MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 -style xilinx -f -lang vlog -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/verilog/bd_3a92_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 
Execute         syn_report -csynth -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/report/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/report/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 -f -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2.adb 
Execute         db_write -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 -bindview -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 -p /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         create_rtl_model MultiPixStream2AXIvideo -top_prefix bd_3a92_csc_0_ -sub_prefix bd_3a92_csc_0_ -mg_file /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvideo'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.022 GB.
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute         gen_rtl MultiPixStream2AXIvideo -style xilinx -f -lang vhdl -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/vhdl/bd_3a92_csc_0_MultiPixStream2AXIvideo 
Execute         gen_rtl MultiPixStream2AXIvideo -style xilinx -f -lang vlog -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/verilog/bd_3a92_csc_0_MultiPixStream2AXIvideo 
Execute         syn_report -csynth -model MultiPixStream2AXIvideo -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/report/MultiPixStream2AXIvideo_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model MultiPixStream2AXIvideo -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/report/MultiPixStream2AXIvideo_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model MultiPixStream2AXIvideo -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model MultiPixStream2AXIvideo -f -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.adb 
Execute         db_write -model MultiPixStream2AXIvideo -bindview -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info MultiPixStream2AXIvideo -p /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_csc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         create_rtl_model v_csc -top_prefix bd_3a92_csc_0_ -sub_prefix bd_3a92_csc_0_ -mg_file /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/s_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/s_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/s_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/s_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/s_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/s_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/s_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/InVideoFormat' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/OutVideoFormat' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/ColStart' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/ColEnd' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/RowStart' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/RowEnd' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K31' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K32' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K33' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/ROffset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/GOffset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/BOffset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/ClampMin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/ClipMax' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K11_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K12_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K13_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K21_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K22_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K23_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K31_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K32_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K33_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/ROffset_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/GOffset_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/BOffset_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/ClampMin_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/ClipMax_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'v_csc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'InVideoFormat', 'OutVideoFormat', 'width', 'height', 'ColStart', 'ColEnd', 'RowStart', 'RowEnd', 'K11', 'K12', 'K13', 'K21', 'K22', 'K23', 'K31', 'K32', 'K33', 'ROffset', 'GOffset', 'BOffset', 'ClampMin', 'ClipMax', 'K11_2', 'K12_2', 'K13_2', 'K21_2', 'K22_2', 'K23_2', 'K31_2', 'K32_2', 'K33_2', 'ROffset_2', 'GOffset_2', 'BOffset_2', 'ClampMin_2', 'ClipMax_2' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_csc'.
Command         create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.026 GB.
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_csc -istop -style xilinx -f -lang vhdl -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/vhdl/bd_3a92_csc_0_v_csc 
Command         gen_rtl done; 0.2 sec.
Execute         gen_rtl v_csc -istop -style xilinx -f -lang vlog -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/verilog/bd_3a92_csc_0_v_csc 
Execute         syn_report -csynth -model v_csc -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/report/v_csc_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         syn_report -rtlxml -model v_csc -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/report/v_csc_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model v_csc -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.54 sec.
Execute         db_write -model v_csc -f -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.adb 
Command         db_write done; 0.12 sec.
Execute         db_write -model v_csc -bindview -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_csc -p /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc 
Execute         export_constraint_db -f -tool general -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.constraint.tcl 
Execute         syn_report -designview -model v_csc -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.design.xml 
Command         syn_report done; 0.72 sec.
Execute         syn_report -csynthDesign -model v_csc -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model v_csc -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model v_csc -o /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks v_csc 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         sc_get_portdomain v_csc 
INFO-FLOW: Model list for RTL component generation: Block_entry3_proc {reg<unsigned short>} AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start AXIvideo2MultiPixStream_Pipeline_loop_width AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol AXIvideo2MultiPixStream v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 v_hcresampler_core v_csc_core_Pipeline_VITIS_LOOP_91_2 v_csc_core v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2 v_hcresampler_core.1 MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 MultiPixStream2AXIvideo v_csc
INFO-FLOW: Handling components in module [Block_entry3_proc] ... 
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/Block_entry3_proc.compgen.tcl 
INFO-FLOW: Handling components in module [reg_unsigned_short_s] ... 
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.compgen.tcl 
INFO-FLOW: Handling components in module [AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start] ... 
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.compgen.tcl 
INFO-FLOW: Found component bd_3a92_csc_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model bd_3a92_csc_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AXIvideo2MultiPixStream_Pipeline_loop_width] ... 
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.compgen.tcl 
INFO-FLOW: Found component bd_3a92_csc_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model bd_3a92_csc_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol] ... 
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.compgen.tcl 
INFO-FLOW: Found component bd_3a92_csc_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model bd_3a92_csc_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AXIvideo2MultiPixStream] ... 
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.compgen.tcl 
INFO-FLOW: Found component bd_3a92_csc_0_regslice_both.
INFO-FLOW: Append model bd_3a92_csc_0_regslice_both
INFO-FLOW: Found component bd_3a92_csc_0_regslice_both.
INFO-FLOW: Append model bd_3a92_csc_0_regslice_both
INFO-FLOW: Found component bd_3a92_csc_0_regslice_both.
INFO-FLOW: Append model bd_3a92_csc_0_regslice_both
INFO-FLOW: Found component bd_3a92_csc_0_regslice_both.
INFO-FLOW: Append model bd_3a92_csc_0_regslice_both
INFO-FLOW: Found component bd_3a92_csc_0_regslice_both.
INFO-FLOW: Append model bd_3a92_csc_0_regslice_both
INFO-FLOW: Found component bd_3a92_csc_0_regslice_both.
INFO-FLOW: Append model bd_3a92_csc_0_regslice_both
INFO-FLOW: Found component bd_3a92_csc_0_regslice_both.
INFO-FLOW: Append model bd_3a92_csc_0_regslice_both
INFO-FLOW: Handling components in module [v_hcresampler_core_Pipeline_VITIS_LOOP_724_2] ... 
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_Pipeline_VITIS_LOOP_724_2.compgen.tcl 
INFO-FLOW: Found component bd_3a92_csc_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model bd_3a92_csc_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [v_hcresampler_core] ... 
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core.compgen.tcl 
INFO-FLOW: Handling components in module [v_csc_core_Pipeline_VITIS_LOOP_91_2] ... 
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc_core_Pipeline_VITIS_LOOP_91_2.compgen.tcl 
INFO-FLOW: Found component bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1.
INFO-FLOW: Append model bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1
INFO-FLOW: Found component bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1.
INFO-FLOW: Append model bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1
INFO-FLOW: Found component bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1.
INFO-FLOW: Append model bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1
INFO-FLOW: Found component bd_3a92_csc_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model bd_3a92_csc_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [v_csc_core] ... 
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc_core.compgen.tcl 
INFO-FLOW: Handling components in module [v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2] ... 
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2.compgen.tcl 
INFO-FLOW: Found component bd_3a92_csc_0_mux_432_8_1_1.
INFO-FLOW: Append model bd_3a92_csc_0_mux_432_8_1_1
INFO-FLOW: Found component bd_3a92_csc_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model bd_3a92_csc_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [v_hcresampler_core_1] ... 
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_1.compgen.tcl 
INFO-FLOW: Handling components in module [MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2] ... 
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2.compgen.tcl 
INFO-FLOW: Found component bd_3a92_csc_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model bd_3a92_csc_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [MultiPixStream2AXIvideo] ... 
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.compgen.tcl 
INFO-FLOW: Found component bd_3a92_csc_0_regslice_both.
INFO-FLOW: Append model bd_3a92_csc_0_regslice_both
INFO-FLOW: Found component bd_3a92_csc_0_regslice_both.
INFO-FLOW: Append model bd_3a92_csc_0_regslice_both
INFO-FLOW: Found component bd_3a92_csc_0_regslice_both.
INFO-FLOW: Append model bd_3a92_csc_0_regslice_both
INFO-FLOW: Found component bd_3a92_csc_0_regslice_both.
INFO-FLOW: Append model bd_3a92_csc_0_regslice_both
INFO-FLOW: Found component bd_3a92_csc_0_regslice_both.
INFO-FLOW: Append model bd_3a92_csc_0_regslice_both
INFO-FLOW: Found component bd_3a92_csc_0_regslice_both.
INFO-FLOW: Append model bd_3a92_csc_0_regslice_both
INFO-FLOW: Found component bd_3a92_csc_0_regslice_both.
INFO-FLOW: Append model bd_3a92_csc_0_regslice_both
INFO-FLOW: Handling components in module [v_csc] ... 
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.compgen.tcl 
INFO-FLOW: Found component bd_3a92_csc_0_fifo_w8_d2_S.
INFO-FLOW: Append model bd_3a92_csc_0_fifo_w8_d2_S
INFO-FLOW: Found component bd_3a92_csc_0_fifo_w8_d6_S.
INFO-FLOW: Append model bd_3a92_csc_0_fifo_w8_d6_S
INFO-FLOW: Found component bd_3a92_csc_0_fifo_w16_d4_S.
INFO-FLOW: Append model bd_3a92_csc_0_fifo_w16_d4_S
INFO-FLOW: Found component bd_3a92_csc_0_fifo_w16_d4_S.
INFO-FLOW: Append model bd_3a92_csc_0_fifo_w16_d4_S
INFO-FLOW: Found component bd_3a92_csc_0_fifo_w16_d4_S.
INFO-FLOW: Append model bd_3a92_csc_0_fifo_w16_d4_S
INFO-FLOW: Found component bd_3a92_csc_0_fifo_w16_d4_S.
INFO-FLOW: Append model bd_3a92_csc_0_fifo_w16_d4_S
INFO-FLOW: Found component bd_3a92_csc_0_fifo_w16_d4_S.
INFO-FLOW: Append model bd_3a92_csc_0_fifo_w16_d4_S
INFO-FLOW: Found component bd_3a92_csc_0_fifo_w16_d4_S.
INFO-FLOW: Append model bd_3a92_csc_0_fifo_w16_d4_S
INFO-FLOW: Found component bd_3a92_csc_0_fifo_w16_d4_S.
INFO-FLOW: Append model bd_3a92_csc_0_fifo_w16_d4_S
INFO-FLOW: Found component bd_3a92_csc_0_fifo_w16_d4_S.
INFO-FLOW: Append model bd_3a92_csc_0_fifo_w16_d4_S
INFO-FLOW: Found component bd_3a92_csc_0_fifo_w16_d4_S.
INFO-FLOW: Append model bd_3a92_csc_0_fifo_w16_d4_S
INFO-FLOW: Found component bd_3a92_csc_0_fifo_w16_d4_S.
INFO-FLOW: Append model bd_3a92_csc_0_fifo_w16_d4_S
INFO-FLOW: Found component bd_3a92_csc_0_fifo_w16_d4_S.
INFO-FLOW: Append model bd_3a92_csc_0_fifo_w16_d4_S
INFO-FLOW: Found component bd_3a92_csc_0_fifo_w16_d4_S.
INFO-FLOW: Append model bd_3a92_csc_0_fifo_w16_d4_S
INFO-FLOW: Found component bd_3a92_csc_0_fifo_w16_d4_S.
INFO-FLOW: Append model bd_3a92_csc_0_fifo_w16_d4_S
INFO-FLOW: Found component bd_3a92_csc_0_fifo_w10_d4_S.
INFO-FLOW: Append model bd_3a92_csc_0_fifo_w10_d4_S
INFO-FLOW: Found component bd_3a92_csc_0_fifo_w10_d4_S.
INFO-FLOW: Append model bd_3a92_csc_0_fifo_w10_d4_S
INFO-FLOW: Found component bd_3a92_csc_0_fifo_w10_d4_S.
INFO-FLOW: Append model bd_3a92_csc_0_fifo_w10_d4_S
INFO-FLOW: Found component bd_3a92_csc_0_fifo_w8_d4_S.
INFO-FLOW: Append model bd_3a92_csc_0_fifo_w8_d4_S
INFO-FLOW: Found component bd_3a92_csc_0_fifo_w8_d4_S.
INFO-FLOW: Append model bd_3a92_csc_0_fifo_w8_d4_S
INFO-FLOW: Found component bd_3a92_csc_0_fifo_w16_d4_S.
INFO-FLOW: Append model bd_3a92_csc_0_fifo_w16_d4_S
INFO-FLOW: Found component bd_3a92_csc_0_fifo_w16_d4_S.
INFO-FLOW: Append model bd_3a92_csc_0_fifo_w16_d4_S
INFO-FLOW: Found component bd_3a92_csc_0_fifo_w16_d4_S.
INFO-FLOW: Append model bd_3a92_csc_0_fifo_w16_d4_S
INFO-FLOW: Found component bd_3a92_csc_0_fifo_w16_d4_S.
INFO-FLOW: Append model bd_3a92_csc_0_fifo_w16_d4_S
INFO-FLOW: Found component bd_3a92_csc_0_fifo_w16_d4_S.
INFO-FLOW: Append model bd_3a92_csc_0_fifo_w16_d4_S
INFO-FLOW: Found component bd_3a92_csc_0_fifo_w16_d4_S.
INFO-FLOW: Append model bd_3a92_csc_0_fifo_w16_d4_S
INFO-FLOW: Found component bd_3a92_csc_0_fifo_w16_d4_S.
INFO-FLOW: Append model bd_3a92_csc_0_fifo_w16_d4_S
INFO-FLOW: Found component bd_3a92_csc_0_fifo_w16_d4_S.
INFO-FLOW: Append model bd_3a92_csc_0_fifo_w16_d4_S
INFO-FLOW: Found component bd_3a92_csc_0_fifo_w16_d4_S.
INFO-FLOW: Append model bd_3a92_csc_0_fifo_w16_d4_S
INFO-FLOW: Found component bd_3a92_csc_0_fifo_w10_d4_S.
INFO-FLOW: Append model bd_3a92_csc_0_fifo_w10_d4_S
INFO-FLOW: Found component bd_3a92_csc_0_fifo_w10_d4_S.
INFO-FLOW: Append model bd_3a92_csc_0_fifo_w10_d4_S
INFO-FLOW: Found component bd_3a92_csc_0_fifo_w10_d4_S.
INFO-FLOW: Append model bd_3a92_csc_0_fifo_w10_d4_S
INFO-FLOW: Found component bd_3a92_csc_0_fifo_w8_d4_S.
INFO-FLOW: Append model bd_3a92_csc_0_fifo_w8_d4_S
INFO-FLOW: Found component bd_3a92_csc_0_fifo_w8_d4_S.
INFO-FLOW: Append model bd_3a92_csc_0_fifo_w8_d4_S
INFO-FLOW: Found component bd_3a92_csc_0_fifo_w1_d3_S.
INFO-FLOW: Append model bd_3a92_csc_0_fifo_w1_d3_S
INFO-FLOW: Found component bd_3a92_csc_0_fifo_w1_d5_S.
INFO-FLOW: Append model bd_3a92_csc_0_fifo_w1_d5_S
INFO-FLOW: Found component bd_3a92_csc_0_fifo_w11_d2_S.
INFO-FLOW: Append model bd_3a92_csc_0_fifo_w11_d2_S
INFO-FLOW: Found component bd_3a92_csc_0_fifo_w11_d2_S.
INFO-FLOW: Append model bd_3a92_csc_0_fifo_w11_d2_S
INFO-FLOW: Found component bd_3a92_csc_0_fifo_w24_d16_S.
INFO-FLOW: Append model bd_3a92_csc_0_fifo_w24_d16_S
INFO-FLOW: Found component bd_3a92_csc_0_fifo_w11_d2_S.
INFO-FLOW: Append model bd_3a92_csc_0_fifo_w11_d2_S
INFO-FLOW: Found component bd_3a92_csc_0_fifo_w11_d2_S.
INFO-FLOW: Append model bd_3a92_csc_0_fifo_w11_d2_S
INFO-FLOW: Found component bd_3a92_csc_0_fifo_w24_d16_S.
INFO-FLOW: Append model bd_3a92_csc_0_fifo_w24_d16_S
INFO-FLOW: Found component bd_3a92_csc_0_fifo_w11_d2_S.
INFO-FLOW: Append model bd_3a92_csc_0_fifo_w11_d2_S
INFO-FLOW: Found component bd_3a92_csc_0_fifo_w11_d2_S.
INFO-FLOW: Append model bd_3a92_csc_0_fifo_w11_d2_S
INFO-FLOW: Found component bd_3a92_csc_0_fifo_w24_d16_S.
INFO-FLOW: Append model bd_3a92_csc_0_fifo_w24_d16_S
INFO-FLOW: Found component bd_3a92_csc_0_fifo_w11_d2_S.
INFO-FLOW: Append model bd_3a92_csc_0_fifo_w11_d2_S
INFO-FLOW: Found component bd_3a92_csc_0_fifo_w11_d2_S.
INFO-FLOW: Append model bd_3a92_csc_0_fifo_w11_d2_S
INFO-FLOW: Found component bd_3a92_csc_0_fifo_w24_d16_S.
INFO-FLOW: Append model bd_3a92_csc_0_fifo_w24_d16_S
INFO-FLOW: Found component bd_3a92_csc_0_fifo_w11_d2_S.
INFO-FLOW: Append model bd_3a92_csc_0_fifo_w11_d2_S
INFO-FLOW: Found component bd_3a92_csc_0_fifo_w11_d2_S.
INFO-FLOW: Append model bd_3a92_csc_0_fifo_w11_d2_S
INFO-FLOW: Found component bd_3a92_csc_0_CTRL_s_axi.
INFO-FLOW: Append model bd_3a92_csc_0_CTRL_s_axi
INFO-FLOW: Append model Block_entry3_proc
INFO-FLOW: Append model reg_unsigned_short_s
INFO-FLOW: Append model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
INFO-FLOW: Append model AXIvideo2MultiPixStream_Pipeline_loop_width
INFO-FLOW: Append model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
INFO-FLOW: Append model AXIvideo2MultiPixStream
INFO-FLOW: Append model v_hcresampler_core_Pipeline_VITIS_LOOP_724_2
INFO-FLOW: Append model v_hcresampler_core
INFO-FLOW: Append model v_csc_core_Pipeline_VITIS_LOOP_91_2
INFO-FLOW: Append model v_csc_core
INFO-FLOW: Append model v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2
INFO-FLOW: Append model v_hcresampler_core_1
INFO-FLOW: Append model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2
INFO-FLOW: Append model MultiPixStream2AXIvideo
INFO-FLOW: Append model v_csc
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: bd_3a92_csc_0_flow_control_loop_pipe_sequential_init bd_3a92_csc_0_flow_control_loop_pipe_sequential_init bd_3a92_csc_0_flow_control_loop_pipe_sequential_init bd_3a92_csc_0_regslice_both bd_3a92_csc_0_regslice_both bd_3a92_csc_0_regslice_both bd_3a92_csc_0_regslice_both bd_3a92_csc_0_regslice_both bd_3a92_csc_0_regslice_both bd_3a92_csc_0_regslice_both bd_3a92_csc_0_flow_control_loop_pipe_sequential_init bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1 bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1 bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1 bd_3a92_csc_0_flow_control_loop_pipe_sequential_init bd_3a92_csc_0_mux_432_8_1_1 bd_3a92_csc_0_flow_control_loop_pipe_sequential_init bd_3a92_csc_0_flow_control_loop_pipe_sequential_init bd_3a92_csc_0_regslice_both bd_3a92_csc_0_regslice_both bd_3a92_csc_0_regslice_both bd_3a92_csc_0_regslice_both bd_3a92_csc_0_regslice_both bd_3a92_csc_0_regslice_both bd_3a92_csc_0_regslice_both bd_3a92_csc_0_fifo_w8_d2_S bd_3a92_csc_0_fifo_w8_d6_S bd_3a92_csc_0_fifo_w16_d4_S bd_3a92_csc_0_fifo_w16_d4_S bd_3a92_csc_0_fifo_w16_d4_S bd_3a92_csc_0_fifo_w16_d4_S bd_3a92_csc_0_fifo_w16_d4_S bd_3a92_csc_0_fifo_w16_d4_S bd_3a92_csc_0_fifo_w16_d4_S bd_3a92_csc_0_fifo_w16_d4_S bd_3a92_csc_0_fifo_w16_d4_S bd_3a92_csc_0_fifo_w16_d4_S bd_3a92_csc_0_fifo_w16_d4_S bd_3a92_csc_0_fifo_w16_d4_S bd_3a92_csc_0_fifo_w16_d4_S bd_3a92_csc_0_fifo_w10_d4_S bd_3a92_csc_0_fifo_w10_d4_S bd_3a92_csc_0_fifo_w10_d4_S bd_3a92_csc_0_fifo_w8_d4_S bd_3a92_csc_0_fifo_w8_d4_S bd_3a92_csc_0_fifo_w16_d4_S bd_3a92_csc_0_fifo_w16_d4_S bd_3a92_csc_0_fifo_w16_d4_S bd_3a92_csc_0_fifo_w16_d4_S bd_3a92_csc_0_fifo_w16_d4_S bd_3a92_csc_0_fifo_w16_d4_S bd_3a92_csc_0_fifo_w16_d4_S bd_3a92_csc_0_fifo_w16_d4_S bd_3a92_csc_0_fifo_w16_d4_S bd_3a92_csc_0_fifo_w10_d4_S bd_3a92_csc_0_fifo_w10_d4_S bd_3a92_csc_0_fifo_w10_d4_S bd_3a92_csc_0_fifo_w8_d4_S bd_3a92_csc_0_fifo_w8_d4_S bd_3a92_csc_0_fifo_w1_d3_S bd_3a92_csc_0_fifo_w1_d5_S bd_3a92_csc_0_fifo_w11_d2_S bd_3a92_csc_0_fifo_w11_d2_S bd_3a92_csc_0_fifo_w24_d16_S bd_3a92_csc_0_fifo_w11_d2_S bd_3a92_csc_0_fifo_w11_d2_S bd_3a92_csc_0_fifo_w24_d16_S bd_3a92_csc_0_fifo_w11_d2_S bd_3a92_csc_0_fifo_w11_d2_S bd_3a92_csc_0_fifo_w24_d16_S bd_3a92_csc_0_fifo_w11_d2_S bd_3a92_csc_0_fifo_w11_d2_S bd_3a92_csc_0_fifo_w24_d16_S bd_3a92_csc_0_fifo_w11_d2_S bd_3a92_csc_0_fifo_w11_d2_S bd_3a92_csc_0_CTRL_s_axi Block_entry3_proc reg_unsigned_short_s AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start AXIvideo2MultiPixStream_Pipeline_loop_width AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol AXIvideo2MultiPixStream v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 v_hcresampler_core v_csc_core_Pipeline_VITIS_LOOP_91_2 v_csc_core v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2 v_hcresampler_core_1 MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 MultiPixStream2AXIvideo v_csc
INFO-FLOW: Generating /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model bd_3a92_csc_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model bd_3a92_csc_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model bd_3a92_csc_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model bd_3a92_csc_0_regslice_both
INFO-FLOW: To file: write model bd_3a92_csc_0_regslice_both
INFO-FLOW: To file: write model bd_3a92_csc_0_regslice_both
INFO-FLOW: To file: write model bd_3a92_csc_0_regslice_both
INFO-FLOW: To file: write model bd_3a92_csc_0_regslice_both
INFO-FLOW: To file: write model bd_3a92_csc_0_regslice_both
INFO-FLOW: To file: write model bd_3a92_csc_0_regslice_both
INFO-FLOW: To file: write model bd_3a92_csc_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1
INFO-FLOW: To file: write model bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1
INFO-FLOW: To file: write model bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1
INFO-FLOW: To file: write model bd_3a92_csc_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model bd_3a92_csc_0_mux_432_8_1_1
INFO-FLOW: To file: write model bd_3a92_csc_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model bd_3a92_csc_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model bd_3a92_csc_0_regslice_both
INFO-FLOW: To file: write model bd_3a92_csc_0_regslice_both
INFO-FLOW: To file: write model bd_3a92_csc_0_regslice_both
INFO-FLOW: To file: write model bd_3a92_csc_0_regslice_both
INFO-FLOW: To file: write model bd_3a92_csc_0_regslice_both
INFO-FLOW: To file: write model bd_3a92_csc_0_regslice_both
INFO-FLOW: To file: write model bd_3a92_csc_0_regslice_both
INFO-FLOW: To file: write model bd_3a92_csc_0_fifo_w8_d2_S
INFO-FLOW: To file: write model bd_3a92_csc_0_fifo_w8_d6_S
INFO-FLOW: To file: write model bd_3a92_csc_0_fifo_w16_d4_S
INFO-FLOW: To file: write model bd_3a92_csc_0_fifo_w16_d4_S
INFO-FLOW: To file: write model bd_3a92_csc_0_fifo_w16_d4_S
INFO-FLOW: To file: write model bd_3a92_csc_0_fifo_w16_d4_S
INFO-FLOW: To file: write model bd_3a92_csc_0_fifo_w16_d4_S
INFO-FLOW: To file: write model bd_3a92_csc_0_fifo_w16_d4_S
INFO-FLOW: To file: write model bd_3a92_csc_0_fifo_w16_d4_S
INFO-FLOW: To file: write model bd_3a92_csc_0_fifo_w16_d4_S
INFO-FLOW: To file: write model bd_3a92_csc_0_fifo_w16_d4_S
INFO-FLOW: To file: write model bd_3a92_csc_0_fifo_w16_d4_S
INFO-FLOW: To file: write model bd_3a92_csc_0_fifo_w16_d4_S
INFO-FLOW: To file: write model bd_3a92_csc_0_fifo_w16_d4_S
INFO-FLOW: To file: write model bd_3a92_csc_0_fifo_w16_d4_S
INFO-FLOW: To file: write model bd_3a92_csc_0_fifo_w10_d4_S
INFO-FLOW: To file: write model bd_3a92_csc_0_fifo_w10_d4_S
INFO-FLOW: To file: write model bd_3a92_csc_0_fifo_w10_d4_S
INFO-FLOW: To file: write model bd_3a92_csc_0_fifo_w8_d4_S
INFO-FLOW: To file: write model bd_3a92_csc_0_fifo_w8_d4_S
INFO-FLOW: To file: write model bd_3a92_csc_0_fifo_w16_d4_S
INFO-FLOW: To file: write model bd_3a92_csc_0_fifo_w16_d4_S
INFO-FLOW: To file: write model bd_3a92_csc_0_fifo_w16_d4_S
INFO-FLOW: To file: write model bd_3a92_csc_0_fifo_w16_d4_S
INFO-FLOW: To file: write model bd_3a92_csc_0_fifo_w16_d4_S
INFO-FLOW: To file: write model bd_3a92_csc_0_fifo_w16_d4_S
INFO-FLOW: To file: write model bd_3a92_csc_0_fifo_w16_d4_S
INFO-FLOW: To file: write model bd_3a92_csc_0_fifo_w16_d4_S
INFO-FLOW: To file: write model bd_3a92_csc_0_fifo_w16_d4_S
INFO-FLOW: To file: write model bd_3a92_csc_0_fifo_w10_d4_S
INFO-FLOW: To file: write model bd_3a92_csc_0_fifo_w10_d4_S
INFO-FLOW: To file: write model bd_3a92_csc_0_fifo_w10_d4_S
INFO-FLOW: To file: write model bd_3a92_csc_0_fifo_w8_d4_S
INFO-FLOW: To file: write model bd_3a92_csc_0_fifo_w8_d4_S
INFO-FLOW: To file: write model bd_3a92_csc_0_fifo_w1_d3_S
INFO-FLOW: To file: write model bd_3a92_csc_0_fifo_w1_d5_S
INFO-FLOW: To file: write model bd_3a92_csc_0_fifo_w11_d2_S
INFO-FLOW: To file: write model bd_3a92_csc_0_fifo_w11_d2_S
INFO-FLOW: To file: write model bd_3a92_csc_0_fifo_w24_d16_S
INFO-FLOW: To file: write model bd_3a92_csc_0_fifo_w11_d2_S
INFO-FLOW: To file: write model bd_3a92_csc_0_fifo_w11_d2_S
INFO-FLOW: To file: write model bd_3a92_csc_0_fifo_w24_d16_S
INFO-FLOW: To file: write model bd_3a92_csc_0_fifo_w11_d2_S
INFO-FLOW: To file: write model bd_3a92_csc_0_fifo_w11_d2_S
INFO-FLOW: To file: write model bd_3a92_csc_0_fifo_w24_d16_S
INFO-FLOW: To file: write model bd_3a92_csc_0_fifo_w11_d2_S
INFO-FLOW: To file: write model bd_3a92_csc_0_fifo_w11_d2_S
INFO-FLOW: To file: write model bd_3a92_csc_0_fifo_w24_d16_S
INFO-FLOW: To file: write model bd_3a92_csc_0_fifo_w11_d2_S
INFO-FLOW: To file: write model bd_3a92_csc_0_fifo_w11_d2_S
INFO-FLOW: To file: write model bd_3a92_csc_0_CTRL_s_axi
INFO-FLOW: To file: write model Block_entry3_proc
INFO-FLOW: To file: write model reg_unsigned_short_s
INFO-FLOW: To file: write model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
INFO-FLOW: To file: write model AXIvideo2MultiPixStream_Pipeline_loop_width
INFO-FLOW: To file: write model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
INFO-FLOW: To file: write model AXIvideo2MultiPixStream
INFO-FLOW: To file: write model v_hcresampler_core_Pipeline_VITIS_LOOP_724_2
INFO-FLOW: To file: write model v_hcresampler_core
INFO-FLOW: To file: write model v_csc_core_Pipeline_VITIS_LOOP_91_2
INFO-FLOW: To file: write model v_csc_core
INFO-FLOW: To file: write model v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2
INFO-FLOW: To file: write model v_hcresampler_core_1
INFO-FLOW: To file: write model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2
INFO-FLOW: To file: write model MultiPixStream2AXIvideo
INFO-FLOW: To file: write model v_csc
INFO-FLOW: Generating /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.13 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.625 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/vhdl' dstVlogDir='/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/vlog' tclDir='/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db' modelList='bd_3a92_csc_0_flow_control_loop_pipe_sequential_init
bd_3a92_csc_0_flow_control_loop_pipe_sequential_init
bd_3a92_csc_0_flow_control_loop_pipe_sequential_init
bd_3a92_csc_0_regslice_both
bd_3a92_csc_0_regslice_both
bd_3a92_csc_0_regslice_both
bd_3a92_csc_0_regslice_both
bd_3a92_csc_0_regslice_both
bd_3a92_csc_0_regslice_both
bd_3a92_csc_0_regslice_both
bd_3a92_csc_0_flow_control_loop_pipe_sequential_init
bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1
bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1
bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1
bd_3a92_csc_0_flow_control_loop_pipe_sequential_init
bd_3a92_csc_0_mux_432_8_1_1
bd_3a92_csc_0_flow_control_loop_pipe_sequential_init
bd_3a92_csc_0_flow_control_loop_pipe_sequential_init
bd_3a92_csc_0_regslice_both
bd_3a92_csc_0_regslice_both
bd_3a92_csc_0_regslice_both
bd_3a92_csc_0_regslice_both
bd_3a92_csc_0_regslice_both
bd_3a92_csc_0_regslice_both
bd_3a92_csc_0_regslice_both
bd_3a92_csc_0_fifo_w8_d2_S
bd_3a92_csc_0_fifo_w8_d6_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w10_d4_S
bd_3a92_csc_0_fifo_w10_d4_S
bd_3a92_csc_0_fifo_w10_d4_S
bd_3a92_csc_0_fifo_w8_d4_S
bd_3a92_csc_0_fifo_w8_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w10_d4_S
bd_3a92_csc_0_fifo_w10_d4_S
bd_3a92_csc_0_fifo_w10_d4_S
bd_3a92_csc_0_fifo_w8_d4_S
bd_3a92_csc_0_fifo_w8_d4_S
bd_3a92_csc_0_fifo_w1_d3_S
bd_3a92_csc_0_fifo_w1_d5_S
bd_3a92_csc_0_fifo_w11_d2_S
bd_3a92_csc_0_fifo_w11_d2_S
bd_3a92_csc_0_fifo_w24_d16_S
bd_3a92_csc_0_fifo_w11_d2_S
bd_3a92_csc_0_fifo_w11_d2_S
bd_3a92_csc_0_fifo_w24_d16_S
bd_3a92_csc_0_fifo_w11_d2_S
bd_3a92_csc_0_fifo_w11_d2_S
bd_3a92_csc_0_fifo_w24_d16_S
bd_3a92_csc_0_fifo_w11_d2_S
bd_3a92_csc_0_fifo_w11_d2_S
bd_3a92_csc_0_fifo_w24_d16_S
bd_3a92_csc_0_fifo_w11_d2_S
bd_3a92_csc_0_fifo_w11_d2_S
bd_3a92_csc_0_CTRL_s_axi
Block_entry3_proc
reg_unsigned_short_s
AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
AXIvideo2MultiPixStream_Pipeline_loop_width
AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
AXIvideo2MultiPixStream
v_hcresampler_core_Pipeline_VITIS_LOOP_724_2
v_hcresampler_core
v_csc_core_Pipeline_VITIS_LOOP_91_2
v_csc_core
v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2
v_hcresampler_core_1
MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2
MultiPixStream2AXIvideo
v_csc
' expOnly='0'
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/Block_entry3_proc.compgen.tcl 
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.compgen.tcl 
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.compgen.tcl 
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.compgen.tcl 
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.compgen.tcl 
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.compgen.tcl 
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_Pipeline_VITIS_LOOP_724_2.compgen.tcl 
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core.compgen.tcl 
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc_core_Pipeline_VITIS_LOOP_91_2.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Command         ap_source done; 0.26 sec.
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc_core.compgen.tcl 
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_1.compgen.tcl 
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2.compgen.tcl 
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.compgen.tcl 
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_InVideoFormat_channel_U(bd_3a92_csc_0_fifo_w8_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_OutVideoFormat_channel_U(bd_3a92_csc_0_fifo_w8_d6_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_ColStart_channel_U(bd_3a92_csc_0_fifo_w16_d4_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_ColEnd_channel_U(bd_3a92_csc_0_fifo_w16_d4_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_RowStart_channel_U(bd_3a92_csc_0_fifo_w16_d4_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_RowEnd_channel_U(bd_3a92_csc_0_fifo_w16_d4_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K11_channel_U(bd_3a92_csc_0_fifo_w16_d4_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K12_channel_U(bd_3a92_csc_0_fifo_w16_d4_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K13_channel_U(bd_3a92_csc_0_fifo_w16_d4_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K21_channel_U(bd_3a92_csc_0_fifo_w16_d4_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K22_channel_U(bd_3a92_csc_0_fifo_w16_d4_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K23_channel_U(bd_3a92_csc_0_fifo_w16_d4_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K31_channel_U(bd_3a92_csc_0_fifo_w16_d4_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K32_channel_U(bd_3a92_csc_0_fifo_w16_d4_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K33_channel_U(bd_3a92_csc_0_fifo_w16_d4_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_ROffset_V_channel_U(bd_3a92_csc_0_fifo_w10_d4_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_GOffset_V_channel_U(bd_3a92_csc_0_fifo_w10_d4_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_BOffset_V_channel_U(bd_3a92_csc_0_fifo_w10_d4_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_ClampMin_V_channel_U(bd_3a92_csc_0_fifo_w8_d4_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_ClipMax_V_channel_U(bd_3a92_csc_0_fifo_w8_d4_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K11_2_channel_U(bd_3a92_csc_0_fifo_w16_d4_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K12_2_channel_U(bd_3a92_csc_0_fifo_w16_d4_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K13_2_channel_U(bd_3a92_csc_0_fifo_w16_d4_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K21_2_channel_U(bd_3a92_csc_0_fifo_w16_d4_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K22_2_channel_U(bd_3a92_csc_0_fifo_w16_d4_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K23_2_channel_U(bd_3a92_csc_0_fifo_w16_d4_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K31_2_channel_U(bd_3a92_csc_0_fifo_w16_d4_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K32_2_channel_U(bd_3a92_csc_0_fifo_w16_d4_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K33_2_channel_U(bd_3a92_csc_0_fifo_w16_d4_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_ROffset_2_V_channel_U(bd_3a92_csc_0_fifo_w10_d4_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_GOffset_2_V_channel_U(bd_3a92_csc_0_fifo_w10_d4_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_BOffset_2_V_channel_U(bd_3a92_csc_0_fifo_w10_d4_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_ClampMin_2_V_channel_U(bd_3a92_csc_0_fifo_w8_d4_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_ClipMax_2_V_channel_U(bd_3a92_csc_0_fifo_w8_d4_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'bPassThru_422_or_420_In_loc_channel_U(bd_3a92_csc_0_fifo_w1_d3_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'bPassThru_422_or_420_Out_loc_channel_U(bd_3a92_csc_0_fifo_w1_d5_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_width_c18_channel_U(bd_3a92_csc_0_fifo_w11_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_height_c22_channel_U(bd_3a92_csc_0_fifo_w11_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'stream_in_U(bd_3a92_csc_0_fifo_w24_d16_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_width_c17_U(bd_3a92_csc_0_fifo_w11_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_height_c21_U(bd_3a92_csc_0_fifo_w11_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'stream_in_hresampled_U(bd_3a92_csc_0_fifo_w24_d16_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_width_c16_U(bd_3a92_csc_0_fifo_w11_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_height_c20_U(bd_3a92_csc_0_fifo_w11_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'stream_csc_U(bd_3a92_csc_0_fifo_w24_d16_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_width_c15_U(bd_3a92_csc_0_fifo_w11_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_height_c19_U(bd_3a92_csc_0_fifo_w11_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'stream_out_hresampled_U(bd_3a92_csc_0_fifo_w24_d16_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_width_c_U(bd_3a92_csc_0_fifo_w11_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_height_c_U(bd_3a92_csc_0_fifo_w11_d2_S)' using Shift Registers.
Execute           source ./bd_3a92_csc_0_CTRL.slave.tcl 
Command         ap_source done; 2.65 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5.05 seconds. CPU system time: 0.1 seconds. Elapsed time: 5.16 seconds; current allocated memory: 1.031 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='bd_3a92_csc_0_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name Block_entry3_proc
INFO-FLOW: No bind nodes found for module_name reg_unsigned_short_s
INFO-FLOW: No bind nodes found for module_name AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
INFO-FLOW: No bind nodes found for module_name AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute         get_config_op mul -impl 
Execute         get_config_op mul -latency 
Execute         get_config_op mul -precision 
Execute         get_config_op add -impl 
Execute         get_config_op add -latency 
Execute         get_config_op add -precision 
Execute         get_config_op sub -impl 
Execute         get_config_op sub -latency 
Execute         get_config_op sub -precision 
Execute         get_config_op fadd -impl 
Execute         get_config_op fadd -latency 
Execute         get_config_op fadd -precision 
Execute         get_config_op fsub -impl 
Execute         get_config_op fsub -latency 
Execute         get_config_op fsub -precision 
Execute         get_config_op fdiv -impl 
Execute         get_config_op fdiv -latency 
Execute         get_config_op fdiv -precision 
Execute         get_config_op fexp -impl 
Execute         get_config_op fexp -latency 
Execute         get_config_op fexp -precision 
Execute         get_config_op flog -impl 
Execute         get_config_op flog -latency 
Execute         get_config_op flog -precision 
Execute         get_config_op fmul -impl 
Execute         get_config_op fmul -latency 
Execute         get_config_op fmul -precision 
Execute         get_config_op frsqrt -impl 
Execute         get_config_op frsqrt -latency 
Execute         get_config_op frsqrt -precision 
Execute         get_config_op frecip -impl 
Execute         get_config_op frecip -latency 
Execute         get_config_op frecip -precision 
Execute         get_config_op fsqrt -impl 
Execute         get_config_op fsqrt -latency 
Execute         get_config_op fsqrt -precision 
Execute         get_config_op dadd -impl 
Execute         get_config_op dadd -latency 
Execute         get_config_op dadd -precision 
Execute         get_config_op dsub -impl 
Execute         get_config_op dsub -latency 
Execute         get_config_op dsub -precision 
Execute         get_config_op ddiv -impl 
Execute         get_config_op ddiv -latency 
Execute         get_config_op ddiv -precision 
Execute         get_config_op dexp -impl 
Execute         get_config_op dexp -latency 
Execute         get_config_op dexp -precision 
Execute         get_config_op dlog -impl 
Execute         get_config_op dlog -latency 
Execute         get_config_op dlog -precision 
Execute         get_config_op dmul -impl 
Execute         get_config_op dmul -latency 
Execute         get_config_op dmul -precision 
Execute         get_config_op drsqrt -impl 
Execute         get_config_op drsqrt -latency 
Execute         get_config_op drsqrt -precision 
Execute         get_config_op drecip -impl 
Execute         get_config_op drecip -latency 
Execute         get_config_op drecip -precision 
Execute         get_config_op dsqrt -impl 
Execute         get_config_op dsqrt -latency 
Execute         get_config_op dsqrt -precision 
Execute         get_config_op hadd -impl 
Execute         get_config_op hadd -latency 
Execute         get_config_op hadd -precision 
Execute         get_config_op hsub -impl 
Execute         get_config_op hsub -latency 
Execute         get_config_op hsub -precision 
Execute         get_config_op hdiv -impl 
Execute         get_config_op hdiv -latency 
Execute         get_config_op hdiv -precision 
Execute         get_config_op hmul -impl 
Execute         get_config_op hmul -latency 
Execute         get_config_op hmul -precision 
Execute         get_config_op hsqrt -impl 
Execute         get_config_op hsqrt -latency 
Execute         get_config_op hsqrt -precision 
Execute         get_config_op facc -impl 
Execute         get_config_op facc -latency 
Execute         get_config_op facc -precision 
Execute         get_config_op fmacc -impl 
Execute         get_config_op fmacc -latency 
Execute         get_config_op fmacc -precision 
Execute         get_config_op fmadd -impl 
Execute         get_config_op fmadd -latency 
Execute         get_config_op fmadd -precision 
Execute         get_config_storage fifo -auto_srl_max_bits 
Execute         get_config_storage fifo -auto_srl_max_depth 
Execute         get_config_storage fifo -impl 
Execute         get_solution -flow_target 
Execute         get_config_array_partition -complete_threshold 
Execute         get_config_array_partition -throughput_driven 
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -ignore_long_run_time 
Execute         get_config_compile -name_max_length 
Execute         get_config_compile -no_signed_zeros 
Execute         get_config_compile -pipeline_loops 
Execute         get_config_compile -pipeline_style 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pre_tcl 
Execute         get_config_compile -unsafe_math_optimizations 
Execute         get_config_dataflow -default_channel 
Execute         get_config_dataflow -disable_fifo_sizing_opt 
Execute         get_config_dataflow -fifo_depth 
Execute         get_config_dataflow -override_user_fifo_depth 
Execute         get_config_dataflow -scalar_fifo_depth 
Execute         get_config_dataflow -start_fifo_depth 
Execute         get_config_dataflow -strict_mode 
Execute         get_config_dataflow -strict_stable_sync 
Execute         get_config_dataflow -task_level_fifo_depth 
Execute         get_config_debug -directory 
Execute         get_config_debug -enable 
Execute         get_config_export -description 
Execute         get_config_export -display_name 
Execute         get_config_export -format 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_export -ipname 
Execute         get_config_export -library 
Execute         get_config_export -output 
Execute         get_config_export -rtl 
Execute         get_config_export -taxonomy 
Execute         get_config_export -vendor 
Execute         get_config_export -version 
Execute         get_config_export -vivado_clock 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_max_timing_paths 
Execute         get_config_export -vivado_optimization_level 
Execute         get_config_export -vivado_pblock 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_export -vivado_report_level 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_interface -clock_enable 
Execute         get_config_interface -default_slave_interface 
Execute         get_config_interface -m_axi_addr64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_buffer_impl 
Execute         get_config_interface -m_axi_conservative_mode 
Execute         get_config_interface -m_axi_flush_mode 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -register_io 
Execute         get_config_interface -s_axilite_auto_restart_counter 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -s_axilite_interrupt_mode 
Execute         get_config_interface -s_axilite_mailbox 
Execute         get_config_interface -s_axilite_status_regs 
Execute         get_config_interface -s_axilite_sw_reset 
Execute         get_config_rtl -deadlock_detection 
Execute         get_config_rtl -header 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -mult_keep_attribute 
Execute         get_config_rtl -register_all_io 
Execute         get_config_rtl -register_reset_num 
Execute         get_config_rtl -reset 
Execute         get_config_rtl -reset_async 
Execute         get_config_rtl -reset_level 
Execute         get_config_schedule -enable_dsp_full_reg 
Execute         get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='bd_3a92_csc_0_flow_control_loop_pipe_sequential_init
bd_3a92_csc_0_flow_control_loop_pipe_sequential_init
bd_3a92_csc_0_flow_control_loop_pipe_sequential_init
bd_3a92_csc_0_regslice_both
bd_3a92_csc_0_regslice_both
bd_3a92_csc_0_regslice_both
bd_3a92_csc_0_regslice_both
bd_3a92_csc_0_regslice_both
bd_3a92_csc_0_regslice_both
bd_3a92_csc_0_regslice_both
bd_3a92_csc_0_flow_control_loop_pipe_sequential_init
bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1
bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1
bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1
bd_3a92_csc_0_flow_control_loop_pipe_sequential_init
bd_3a92_csc_0_mux_432_8_1_1
bd_3a92_csc_0_flow_control_loop_pipe_sequential_init
bd_3a92_csc_0_flow_control_loop_pipe_sequential_init
bd_3a92_csc_0_regslice_both
bd_3a92_csc_0_regslice_both
bd_3a92_csc_0_regslice_both
bd_3a92_csc_0_regslice_both
bd_3a92_csc_0_regslice_both
bd_3a92_csc_0_regslice_both
bd_3a92_csc_0_regslice_both
bd_3a92_csc_0_fifo_w8_d2_S
bd_3a92_csc_0_fifo_w8_d6_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w10_d4_S
bd_3a92_csc_0_fifo_w10_d4_S
bd_3a92_csc_0_fifo_w10_d4_S
bd_3a92_csc_0_fifo_w8_d4_S
bd_3a92_csc_0_fifo_w8_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w10_d4_S
bd_3a92_csc_0_fifo_w10_d4_S
bd_3a92_csc_0_fifo_w10_d4_S
bd_3a92_csc_0_fifo_w8_d4_S
bd_3a92_csc_0_fifo_w8_d4_S
bd_3a92_csc_0_fifo_w1_d3_S
bd_3a92_csc_0_fifo_w1_d5_S
bd_3a92_csc_0_fifo_w11_d2_S
bd_3a92_csc_0_fifo_w11_d2_S
bd_3a92_csc_0_fifo_w24_d16_S
bd_3a92_csc_0_fifo_w11_d2_S
bd_3a92_csc_0_fifo_w11_d2_S
bd_3a92_csc_0_fifo_w24_d16_S
bd_3a92_csc_0_fifo_w11_d2_S
bd_3a92_csc_0_fifo_w11_d2_S
bd_3a92_csc_0_fifo_w24_d16_S
bd_3a92_csc_0_fifo_w11_d2_S
bd_3a92_csc_0_fifo_w11_d2_S
bd_3a92_csc_0_fifo_w24_d16_S
bd_3a92_csc_0_fifo_w11_d2_S
bd_3a92_csc_0_fifo_w11_d2_S
bd_3a92_csc_0_CTRL_s_axi
Block_entry3_proc
reg_unsigned_short_s
AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
AXIvideo2MultiPixStream_Pipeline_loop_width
AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
AXIvideo2MultiPixStream
v_hcresampler_core_Pipeline_VITIS_LOOP_724_2
v_hcresampler_core
v_csc_core_Pipeline_VITIS_LOOP_91_2
v_csc_core
v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2
v_hcresampler_core_1
MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2
MultiPixStream2AXIvideo
v_csc
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/top-io-be.tcl 
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.tbgen.tcl 
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.compgen.dataonly.tcl 
Execute         get_config_interface -s_axilite_interrupt_mode 
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.compgen.dataonly.tcl 
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         get_config_export -vendor 
Execute         get_config_export -library 
Execute         get_config_export -version 
Execute         get_config_export -ipname 
Execute         get_config_export -taxonomy 
Execute         get_config_export -description 
Execute         get_config_export -display_name 
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/Block_entry3_proc.tbgen.tcl 
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.tbgen.tcl 
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.tbgen.tcl 
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.tbgen.tcl 
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.tbgen.tcl 
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.tbgen.tcl 
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_Pipeline_VITIS_LOOP_724_2.tbgen.tcl 
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core.tbgen.tcl 
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc_core_Pipeline_VITIS_LOOP_91_2.tbgen.tcl 
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc_core.tbgen.tcl 
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2.tbgen.tcl 
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_1.tbgen.tcl 
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2.tbgen.tcl 
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.tbgen.tcl 
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.tbgen.tcl 
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.constraint.tcl 
Execute         sc_get_clocks v_csc 
Execute         source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME CTRL_s_axi_U SOURCE {} VARIABLE {} MODULE v_csc LOOP {} BUNDLEDNAME CTRL DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST v_csc MODULE2INSTS {v_csc v_csc Block_entry3_proc Block_entry3_proc_U0 AXIvideo2MultiPixStream AXIvideo2MultiPixStream_U0 AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172 reg_unsigned_short_s {grp_reg_unsigned_short_s_fu_253 grp_reg_unsigned_short_s_fu_258 grp_reg_unsigned_short_s_fu_141 grp_reg_unsigned_short_s_fu_147} AXIvideo2MultiPixStream_Pipeline_loop_width grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192 AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221 v_hcresampler_core v_hcresampler_core_U0 v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180 v_csc_core v_csc_core_U0 v_csc_core_Pipeline_VITIS_LOOP_91_2 grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348 v_hcresampler_core_1 v_hcresampler_core_1_U0 v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2 grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186 MultiPixStream2AXIvideo MultiPixStream2AXIvideo_U0 MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116} INST2MODULE {v_csc v_csc Block_entry3_proc_U0 Block_entry3_proc AXIvideo2MultiPixStream_U0 AXIvideo2MultiPixStream grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172 AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start grp_reg_unsigned_short_s_fu_253 reg_unsigned_short_s grp_reg_unsigned_short_s_fu_258 reg_unsigned_short_s grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192 AXIvideo2MultiPixStream_Pipeline_loop_width grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221 AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol v_hcresampler_core_U0 v_hcresampler_core grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180 v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 v_csc_core_U0 v_csc_core grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348 v_csc_core_Pipeline_VITIS_LOOP_91_2 v_hcresampler_core_1_U0 v_hcresampler_core_1 grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186 v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2 MultiPixStream2AXIvideo_U0 MultiPixStream2AXIvideo grp_reg_unsigned_short_s_fu_141 reg_unsigned_short_s grp_reg_unsigned_short_s_fu_147 reg_unsigned_short_s grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116 MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2} INSTDATA {v_csc {DEPTH 1 CHILDREN {Block_entry3_proc_U0 AXIvideo2MultiPixStream_U0 v_hcresampler_core_U0 v_csc_core_U0 v_hcresampler_core_1_U0 MultiPixStream2AXIvideo_U0}} Block_entry3_proc_U0 {DEPTH 2 CHILDREN {}} AXIvideo2MultiPixStream_U0 {DEPTH 2 CHILDREN {grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172 grp_reg_unsigned_short_s_fu_253 grp_reg_unsigned_short_s_fu_258 grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192 grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221}} grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172 {DEPTH 3 CHILDREN {}} grp_reg_unsigned_short_s_fu_253 {DEPTH 3 CHILDREN {}} grp_reg_unsigned_short_s_fu_258 {DEPTH 3 CHILDREN {}} grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192 {DEPTH 3 CHILDREN {}} grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221 {DEPTH 3 CHILDREN {}} v_hcresampler_core_U0 {DEPTH 2 CHILDREN grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180} grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180 {DEPTH 3 CHILDREN {}} v_csc_core_U0 {DEPTH 2 CHILDREN grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348} grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348 {DEPTH 3 CHILDREN {}} v_hcresampler_core_1_U0 {DEPTH 2 CHILDREN grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186} grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186 {DEPTH 3 CHILDREN {}} MultiPixStream2AXIvideo_U0 {DEPTH 2 CHILDREN {grp_reg_unsigned_short_s_fu_141 grp_reg_unsigned_short_s_fu_147 grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116}} grp_reg_unsigned_short_s_fu_141 {DEPTH 3 CHILDREN {}} grp_reg_unsigned_short_s_fu_147 {DEPTH 3 CHILDREN {}} grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116 {DEPTH 3 CHILDREN {}}} MODULEDATA {AXIvideo2MultiPixStream_Pipeline_loop_width {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_4_fu_219_p2 SOURCE /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:500 VARIABLE j_4 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} AXIvideo2MultiPixStream {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_4_fu_274_p2 SOURCE /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:496 VARIABLE i_4 LOOP loop_height BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_2_fu_273_p2 SOURCE /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:724 VARIABLE x_2 LOOP VITIS_LOOP_724_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME out_x_fu_279_p2 SOURCE /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:730 VARIABLE out_x LOOP VITIS_LOOP_724_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} v_hcresampler_core {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loopWidth_fu_235_p2 SOURCE /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:720 VARIABLE loopWidth LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME y_4_fu_255_p2 SOURCE /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:722 VARIABLE y_4 LOOP VITIS_LOOP_722_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} v_csc_core_Pipeline_VITIS_LOOP_91_2 {BINDINFO {{BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_12ns_24_4_1_U126 SOURCE /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:147 VARIABLE mul_ln147 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_8ns_24_4_1_U127 SOURCE /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:147 VARIABLE mul_ln147_1 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_22s_25_4_1_U132 SOURCE /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:147 VARIABLE mul_ln147_2 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_12ns_24_4_1_U126 SOURCE /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:147 VARIABLE add_ln147 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_5_fu_619_p2 SOURCE /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:147 VARIABLE add_ln147_5 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_1_fu_623_p2 SOURCE /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:147 VARIABLE add_ln147_1 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_22s_25_4_1_U132 SOURCE /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:147 VARIABLE add_ln147_2 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_4_fu_764_p2 SOURCE /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:147 VARIABLE add_ln147_4 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_3_fu_698_p2 SOURCE /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:147 VARIABLE add_ln147_3 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_12ns_24_4_1_U128 SOURCE /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:149 VARIABLE mul_ln149 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_8ns_24_4_1_U129 SOURCE /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:149 VARIABLE mul_ln149_1 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_22s_25_4_1_U133 SOURCE /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:149 VARIABLE mul_ln149_2 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_12ns_24_4_1_U128 SOURCE /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:149 VARIABLE add_ln149 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_5_fu_642_p2 SOURCE /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:149 VARIABLE add_ln149_5 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_1_fu_646_p2 SOURCE /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:149 VARIABLE add_ln149_1 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_22s_25_4_1_U133 SOURCE /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:149 VARIABLE add_ln149_2 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_4_fu_768_p2 SOURCE /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:149 VARIABLE add_ln149_4 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_3_fu_720_p2 SOURCE /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:149 VARIABLE add_ln149_3 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_12ns_24_4_1_U130 SOURCE /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:151 VARIABLE mul_ln151 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_8ns_24_4_1_U131 SOURCE /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:151 VARIABLE mul_ln151_1 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_22s_25_4_1_U134 SOURCE /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:151 VARIABLE mul_ln151_2 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_12ns_24_4_1_U130 SOURCE /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:151 VARIABLE add_ln151 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_5_fu_665_p2 SOURCE /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:151 VARIABLE add_ln151_5 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_1_fu_669_p2 SOURCE /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:151 VARIABLE add_ln151_1 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_22s_25_4_1_U134 SOURCE /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:151 VARIABLE add_ln151_2 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_4_fu_772_p2 SOURCE /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:151 VARIABLE add_ln151_4 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_3_fu_742_p2 SOURCE /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:151 VARIABLE add_ln151_3 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_6_fu_433_p2 SOURCE /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:91 VARIABLE x_6 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 9 BRAM 0 URAM 0}} v_csc_core {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_fu_393_p2 SOURCE /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:89 VARIABLE add_ln89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_1_fu_403_p2 SOURCE /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:89 VARIABLE add_ln89_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME y_7_fu_436_p2 SOURCE /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:89 VARIABLE y_7 LOOP VITIS_LOOP_89_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 9 BRAM 0 URAM 0}} v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_4_fu_301_p2 SOURCE /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:724 VARIABLE x_4 LOOP VITIS_LOOP_724_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME out_x_fu_307_p2 SOURCE /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:730 VARIABLE out_x LOOP VITIS_LOOP_724_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1541_fu_491_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541 VARIABLE add_ln1541 LOOP VITIS_LOOP_724_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1541_3_fu_501_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541 VARIABLE add_ln1541_3 LOOP VITIS_LOOP_724_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} v_hcresampler_core_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loopWidth_fu_243_p2 SOURCE /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:720 VARIABLE loopWidth LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME y_2_fu_268_p2 SOURCE /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:722 VARIABLE y_2 LOOP VITIS_LOOP_722_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_2_fu_219_p2 SOURCE /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:619 VARIABLE j_2 LOOP VITIS_LOOP_619_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} MultiPixStream2AXIvideo {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_fu_158_p2 SOURCE /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:578 VARIABLE sub LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_172_p2 SOURCE /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:617 VARIABLE i_2 LOOP VITIS_LOOP_617_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} v_csc {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_height_c21_U SOURCE /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393 VARIABLE HwReg_height_c21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_height_c20_U SOURCE /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393 VARIABLE HwReg_height_c20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_height_c19_U SOURCE /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393 VARIABLE HwReg_height_c19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_height_c_U SOURCE /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393 VARIABLE HwReg_height_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_width_c17_U SOURCE /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393 VARIABLE HwReg_width_c17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_width_c16_U SOURCE /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393 VARIABLE HwReg_width_c16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_width_c15_U SOURCE /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393 VARIABLE HwReg_width_c15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_width_c_U SOURCE /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393 VARIABLE HwReg_width_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME stream_in_U SOURCE {} VARIABLE stream_in LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME stream_in_hresampled_U SOURCE {} VARIABLE stream_in_hresampled LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME stream_out_hresampled_U SOURCE {} VARIABLE stream_out_hresampled LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME stream_csc_U SOURCE {} VARIABLE stream_csc LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_InVideoFormat_channel_U SOURCE {} VARIABLE HwReg_InVideoFormat_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_OutVideoFormat_channel_U SOURCE {} VARIABLE HwReg_OutVideoFormat_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_ColStart_channel_U SOURCE {} VARIABLE HwReg_ColStart_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_ColEnd_channel_U SOURCE {} VARIABLE HwReg_ColEnd_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_RowStart_channel_U SOURCE {} VARIABLE HwReg_RowStart_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_RowEnd_channel_U SOURCE {} VARIABLE HwReg_RowEnd_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_K11_channel_U SOURCE {} VARIABLE HwReg_K11_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_K12_channel_U SOURCE {} VARIABLE HwReg_K12_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_K13_channel_U SOURCE {} VARIABLE HwReg_K13_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_K21_channel_U SOURCE {} VARIABLE HwReg_K21_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_K22_channel_U SOURCE {} VARIABLE HwReg_K22_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_K23_channel_U SOURCE {} VARIABLE HwReg_K23_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_K31_channel_U SOURCE {} VARIABLE HwReg_K31_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_K32_channel_U SOURCE {} VARIABLE HwReg_K32_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_K33_channel_U SOURCE {} VARIABLE HwReg_K33_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_ROffset_V_channel_U SOURCE {} VARIABLE HwReg_ROffset_V_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_GOffset_V_channel_U SOURCE {} VARIABLE HwReg_GOffset_V_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_BOffset_V_channel_U SOURCE {} VARIABLE HwReg_BOffset_V_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_ClampMin_V_channel_U SOURCE {} VARIABLE HwReg_ClampMin_V_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_ClipMax_V_channel_U SOURCE {} VARIABLE HwReg_ClipMax_V_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_K11_2_channel_U SOURCE {} VARIABLE HwReg_K11_2_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_K12_2_channel_U SOURCE {} VARIABLE HwReg_K12_2_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_K13_2_channel_U SOURCE {} VARIABLE HwReg_K13_2_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_K21_2_channel_U SOURCE {} VARIABLE HwReg_K21_2_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_K22_2_channel_U SOURCE {} VARIABLE HwReg_K22_2_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_K23_2_channel_U SOURCE {} VARIABLE HwReg_K23_2_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_K31_2_channel_U SOURCE {} VARIABLE HwReg_K31_2_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_K32_2_channel_U SOURCE {} VARIABLE HwReg_K32_2_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_K33_2_channel_U SOURCE {} VARIABLE HwReg_K33_2_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_ROffset_2_V_channel_U SOURCE {} VARIABLE HwReg_ROffset_2_V_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_GOffset_2_V_channel_U SOURCE {} VARIABLE HwReg_GOffset_2_V_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_BOffset_2_V_channel_U SOURCE {} VARIABLE HwReg_BOffset_2_V_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_ClampMin_2_V_channel_U SOURCE {} VARIABLE HwReg_ClampMin_2_V_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_ClipMax_2_V_channel_U SOURCE {} VARIABLE HwReg_ClipMax_2_V_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME bPassThru_422_or_420_In_loc_channel_U SOURCE {} VARIABLE bPassThru_422_or_420_In_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME bPassThru_422_or_420_Out_loc_channel_U SOURCE {} VARIABLE bPassThru_422_or_420_Out_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_width_c18_channel_U SOURCE {} VARIABLE HwReg_width_c18_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_height_c22_channel_U SOURCE {} VARIABLE HwReg_height_c22_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}}} AREA {DSP 9 BRAM 0 URAM 0}} Block_entry3_proc {AREA {DSP 0 BRAM 0 URAM 0}} reg_unsigned_short_s {AREA {DSP 0 BRAM 0 URAM 0}} AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start {AREA {DSP 0 BRAM 0 URAM 0}} AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.3 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 5.62 seconds. CPU system time: 0.05 seconds. Elapsed time: 5.67 seconds; current allocated memory: 1.041 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for v_csc with prefix bd_3a92_csc_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_csc with prefix bd_3a92_csc_0_.
Execute         syn_report -model v_csc -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 194.86 MHz
Command       autosyn done; 19.84 sec.
Command     csynth_design done; 87.08 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 82.16 seconds. CPU system time: 2.88 seconds. Elapsed time: 87.08 seconds; current allocated memory: 316.902 MB.
Execute     export_design -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -xo 
Execute       config_export -format=ip_catalog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog -vendor xilinx.com -library ip -version 1.1
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=v_csc xml_exists=0
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.tbgen.tcl 
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.tbgen.tcl 
Execute       get_config_rtl -deadlock_detection 
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.tbgen.tcl 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to bd_3a92_csc_0_v_csc
Execute       get_config_rtl -deadlock_detection 
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=50
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=91 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='bd_3a92_csc_0_flow_control_loop_pipe_sequential_init
bd_3a92_csc_0_flow_control_loop_pipe_sequential_init
bd_3a92_csc_0_flow_control_loop_pipe_sequential_init
bd_3a92_csc_0_regslice_both
bd_3a92_csc_0_regslice_both
bd_3a92_csc_0_regslice_both
bd_3a92_csc_0_regslice_both
bd_3a92_csc_0_regslice_both
bd_3a92_csc_0_regslice_both
bd_3a92_csc_0_regslice_both
bd_3a92_csc_0_flow_control_loop_pipe_sequential_init
bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1
bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1
bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1
bd_3a92_csc_0_flow_control_loop_pipe_sequential_init
bd_3a92_csc_0_mux_432_8_1_1
bd_3a92_csc_0_flow_control_loop_pipe_sequential_init
bd_3a92_csc_0_flow_control_loop_pipe_sequential_init
bd_3a92_csc_0_regslice_both
bd_3a92_csc_0_regslice_both
bd_3a92_csc_0_regslice_both
bd_3a92_csc_0_regslice_both
bd_3a92_csc_0_regslice_both
bd_3a92_csc_0_regslice_both
bd_3a92_csc_0_regslice_both
bd_3a92_csc_0_fifo_w8_d2_S
bd_3a92_csc_0_fifo_w8_d6_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w10_d4_S
bd_3a92_csc_0_fifo_w10_d4_S
bd_3a92_csc_0_fifo_w10_d4_S
bd_3a92_csc_0_fifo_w8_d4_S
bd_3a92_csc_0_fifo_w8_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w16_d4_S
bd_3a92_csc_0_fifo_w10_d4_S
bd_3a92_csc_0_fifo_w10_d4_S
bd_3a92_csc_0_fifo_w10_d4_S
bd_3a92_csc_0_fifo_w8_d4_S
bd_3a92_csc_0_fifo_w8_d4_S
bd_3a92_csc_0_fifo_w1_d3_S
bd_3a92_csc_0_fifo_w1_d5_S
bd_3a92_csc_0_fifo_w11_d2_S
bd_3a92_csc_0_fifo_w11_d2_S
bd_3a92_csc_0_fifo_w24_d16_S
bd_3a92_csc_0_fifo_w11_d2_S
bd_3a92_csc_0_fifo_w11_d2_S
bd_3a92_csc_0_fifo_w24_d16_S
bd_3a92_csc_0_fifo_w11_d2_S
bd_3a92_csc_0_fifo_w11_d2_S
bd_3a92_csc_0_fifo_w24_d16_S
bd_3a92_csc_0_fifo_w11_d2_S
bd_3a92_csc_0_fifo_w11_d2_S
bd_3a92_csc_0_fifo_w24_d16_S
bd_3a92_csc_0_fifo_w11_d2_S
bd_3a92_csc_0_fifo_w11_d2_S
bd_3a92_csc_0_CTRL_s_axi
Block_entry3_proc
reg_unsigned_short_s
AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
AXIvideo2MultiPixStream_Pipeline_loop_width
AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
AXIvideo2MultiPixStream
v_hcresampler_core_Pipeline_VITIS_LOOP_724_2
v_hcresampler_core
v_csc_core_Pipeline_VITIS_LOOP_91_2
v_csc_core
v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2
v_hcresampler_core_1
MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2
MultiPixStream2AXIvideo
v_csc
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/top-io-be.tcl 
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.tbgen.tcl 
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.compgen.dataonly.tcl 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.compgen.dataonly.tcl 
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/Block_entry3_proc.tbgen.tcl 
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.tbgen.tcl 
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.tbgen.tcl 
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.tbgen.tcl 
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.tbgen.tcl 
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.tbgen.tcl 
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_Pipeline_VITIS_LOOP_724_2.tbgen.tcl 
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core.tbgen.tcl 
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc_core_Pipeline_VITIS_LOOP_91_2.tbgen.tcl 
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc_core.tbgen.tcl 
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2.tbgen.tcl 
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_1.tbgen.tcl 
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2.tbgen.tcl 
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.tbgen.tcl 
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.tbgen.tcl 
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.constraint.tcl 
Execute       sc_get_clocks v_csc 
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
Execute       get_config_rtl -deadlock_detection 
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.tbgen.tcl 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to bd_3a92_csc_0_v_csc
Execute       get_config_rtl -deadlock_detection 
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_1 /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/driver
Execute       get_config_export -format 
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.tbgen.tcl 
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.compgen.dataonly.tcl 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.compgen.dataonly.tcl 
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.tbgen.tcl 
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.tbgen.tcl 
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.tbgen.tcl 
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.tbgen.tcl 
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.tbgen.tcl 
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.tbgen.tcl 
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.tbgen.tcl 
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=v_csc
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.tbgen.tcl 
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.tbgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.tbgen.tcl 
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ip_xdc_file 
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.constraint.tcl 
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/impl/ip/pack.sh
Execute       get_config_export -output 
Execute       send_msg_by_id INFO @200-802@%s prj/sol/impl/export.zip 
INFO: [HLS 200-802] Generated output file prj/sol/impl/export.zip
Command     export_design done; 30.16 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 29.75 seconds. CPU system time: 1.69 seconds. Elapsed time: 30.16 seconds; current allocated memory: 8.016 MB.
Execute     cleanup_all 
