---
fixes:
  - |
    In the transpiler optimization level 1, the trivial layout
    has higher priority than dense layout.  In other words, if a
    trivial layout fits perfectly for a particular circuit, then
    it is used. Otherwise, dense layout is used.
