
House_Monitor_Main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000020d8  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000034  080021e4  080021e4  000031e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002218  08002218  00004068  2**0
                  CONTENTS
  4 .ARM          00000000  08002218  08002218  00004068  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002218  08002218  00004068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002218  08002218  00003218  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800221c  0800221c  0000321c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08002220  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b8  20000068  08002288  00004068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000220  08002288  00004220  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00004068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006b1b  00000000  00000000  00004091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000014cc  00000000  00000000  0000abac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006c0  00000000  00000000  0000c078  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000518  00000000  00000000  0000c738  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000177d0  00000000  00000000  0000cc50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007a90  00000000  00000000  00024420  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00083ac4  00000000  00000000  0002beb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000af974  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002028  00000000  00000000  000af9b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  000b19e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	080021cc 	.word	0x080021cc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	080021cc 	.word	0x080021cc

0800014c <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	if (ch == '\n')
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	2b0a      	cmp	r3, #10
 8000158:	d102      	bne.n	8000160 <__io_putchar+0x14>
		__io_putchar('\r');
 800015a:	200d      	movs	r0, #13
 800015c:	f7ff fff6 	bl	800014c <__io_putchar>

	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8000160:	1d39      	adds	r1, r7, #4
 8000162:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000166:	2201      	movs	r2, #1
 8000168:	4803      	ldr	r0, [pc, #12]	@ (8000178 <__io_putchar+0x2c>)
 800016a:	f001 f9b5 	bl	80014d8 <HAL_UART_Transmit>
	return 1;
 800016e:	2301      	movs	r3, #1
}
 8000170:	4618      	mov	r0, r3
 8000172:	3708      	adds	r7, #8
 8000174:	46bd      	mov	sp, r7
 8000176:	bd80      	pop	{r7, pc}
 8000178:	20000084 	.word	0x20000084

0800017c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800017c:	b580      	push	{r7, lr}
 800017e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000180:	f000 fa2a 	bl	80005d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000184:	f000 f816 	bl	80001b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000188:	f000 f87a 	bl	8000280 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800018c:	f000 f84e 	bl	800022c <MX_USART2_UART_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000190:	2120      	movs	r1, #32
 8000192:	4806      	ldr	r0, [pc, #24]	@ (80001ac <main+0x30>)
 8000194:	f000 fd26 	bl	8000be4 <HAL_GPIO_TogglePin>
	  printf("TEST\n");
 8000198:	4805      	ldr	r0, [pc, #20]	@ (80001b0 <main+0x34>)
 800019a:	f001 fc89 	bl	8001ab0 <puts>
	  HAL_Delay(500);
 800019e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80001a2:	f000 fa7b 	bl	800069c <HAL_Delay>
	  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80001a6:	bf00      	nop
 80001a8:	e7f2      	b.n	8000190 <main+0x14>
 80001aa:	bf00      	nop
 80001ac:	40010800 	.word	0x40010800
 80001b0:	080021e4 	.word	0x080021e4

080001b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001b4:	b580      	push	{r7, lr}
 80001b6:	b090      	sub	sp, #64	@ 0x40
 80001b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001ba:	f107 0318 	add.w	r3, r7, #24
 80001be:	2228      	movs	r2, #40	@ 0x28
 80001c0:	2100      	movs	r1, #0
 80001c2:	4618      	mov	r0, r3
 80001c4:	f001 fd54 	bl	8001c70 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001c8:	1d3b      	adds	r3, r7, #4
 80001ca:	2200      	movs	r2, #0
 80001cc:	601a      	str	r2, [r3, #0]
 80001ce:	605a      	str	r2, [r3, #4]
 80001d0:	609a      	str	r2, [r3, #8]
 80001d2:	60da      	str	r2, [r3, #12]
 80001d4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80001d6:	2302      	movs	r3, #2
 80001d8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001da:	2301      	movs	r3, #1
 80001dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80001de:	2310      	movs	r3, #16
 80001e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80001e2:	2300      	movs	r3, #0
 80001e4:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001e6:	f107 0318 	add.w	r3, r7, #24
 80001ea:	4618      	mov	r0, r3
 80001ec:	f000 fd14 	bl	8000c18 <HAL_RCC_OscConfig>
 80001f0:	4603      	mov	r3, r0
 80001f2:	2b00      	cmp	r3, #0
 80001f4:	d001      	beq.n	80001fa <SystemClock_Config+0x46>
  {
    Error_Handler();
 80001f6:	f000 f875 	bl	80002e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80001fa:	230f      	movs	r3, #15
 80001fc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80001fe:	2300      	movs	r3, #0
 8000200:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000202:	2300      	movs	r3, #0
 8000204:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000206:	2300      	movs	r3, #0
 8000208:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800020a:	2300      	movs	r3, #0
 800020c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800020e:	1d3b      	adds	r3, r7, #4
 8000210:	2100      	movs	r1, #0
 8000212:	4618      	mov	r0, r3
 8000214:	f000 ff82 	bl	800111c <HAL_RCC_ClockConfig>
 8000218:	4603      	mov	r3, r0
 800021a:	2b00      	cmp	r3, #0
 800021c:	d001      	beq.n	8000222 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800021e:	f000 f861 	bl	80002e4 <Error_Handler>
  }
}
 8000222:	bf00      	nop
 8000224:	3740      	adds	r7, #64	@ 0x40
 8000226:	46bd      	mov	sp, r7
 8000228:	bd80      	pop	{r7, pc}
	...

0800022c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800022c:	b580      	push	{r7, lr}
 800022e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000230:	4b11      	ldr	r3, [pc, #68]	@ (8000278 <MX_USART2_UART_Init+0x4c>)
 8000232:	4a12      	ldr	r2, [pc, #72]	@ (800027c <MX_USART2_UART_Init+0x50>)
 8000234:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000236:	4b10      	ldr	r3, [pc, #64]	@ (8000278 <MX_USART2_UART_Init+0x4c>)
 8000238:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800023c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800023e:	4b0e      	ldr	r3, [pc, #56]	@ (8000278 <MX_USART2_UART_Init+0x4c>)
 8000240:	2200      	movs	r2, #0
 8000242:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000244:	4b0c      	ldr	r3, [pc, #48]	@ (8000278 <MX_USART2_UART_Init+0x4c>)
 8000246:	2200      	movs	r2, #0
 8000248:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800024a:	4b0b      	ldr	r3, [pc, #44]	@ (8000278 <MX_USART2_UART_Init+0x4c>)
 800024c:	2200      	movs	r2, #0
 800024e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000250:	4b09      	ldr	r3, [pc, #36]	@ (8000278 <MX_USART2_UART_Init+0x4c>)
 8000252:	220c      	movs	r2, #12
 8000254:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000256:	4b08      	ldr	r3, [pc, #32]	@ (8000278 <MX_USART2_UART_Init+0x4c>)
 8000258:	2200      	movs	r2, #0
 800025a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800025c:	4b06      	ldr	r3, [pc, #24]	@ (8000278 <MX_USART2_UART_Init+0x4c>)
 800025e:	2200      	movs	r2, #0
 8000260:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000262:	4805      	ldr	r0, [pc, #20]	@ (8000278 <MX_USART2_UART_Init+0x4c>)
 8000264:	f001 f8e8 	bl	8001438 <HAL_UART_Init>
 8000268:	4603      	mov	r3, r0
 800026a:	2b00      	cmp	r3, #0
 800026c:	d001      	beq.n	8000272 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800026e:	f000 f839 	bl	80002e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000272:	bf00      	nop
 8000274:	bd80      	pop	{r7, pc}
 8000276:	bf00      	nop
 8000278:	20000084 	.word	0x20000084
 800027c:	40004400 	.word	0x40004400

08000280 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	b086      	sub	sp, #24
 8000284:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000286:	f107 0308 	add.w	r3, r7, #8
 800028a:	2200      	movs	r2, #0
 800028c:	601a      	str	r2, [r3, #0]
 800028e:	605a      	str	r2, [r3, #4]
 8000290:	609a      	str	r2, [r3, #8]
 8000292:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000294:	4b11      	ldr	r3, [pc, #68]	@ (80002dc <MX_GPIO_Init+0x5c>)
 8000296:	699b      	ldr	r3, [r3, #24]
 8000298:	4a10      	ldr	r2, [pc, #64]	@ (80002dc <MX_GPIO_Init+0x5c>)
 800029a:	f043 0304 	orr.w	r3, r3, #4
 800029e:	6193      	str	r3, [r2, #24]
 80002a0:	4b0e      	ldr	r3, [pc, #56]	@ (80002dc <MX_GPIO_Init+0x5c>)
 80002a2:	699b      	ldr	r3, [r3, #24]
 80002a4:	f003 0304 	and.w	r3, r3, #4
 80002a8:	607b      	str	r3, [r7, #4]
 80002aa:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80002ac:	2200      	movs	r2, #0
 80002ae:	2120      	movs	r1, #32
 80002b0:	480b      	ldr	r0, [pc, #44]	@ (80002e0 <MX_GPIO_Init+0x60>)
 80002b2:	f000 fc7f 	bl	8000bb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80002b6:	2320      	movs	r3, #32
 80002b8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002ba:	2301      	movs	r3, #1
 80002bc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002be:	2300      	movs	r3, #0
 80002c0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002c2:	2302      	movs	r3, #2
 80002c4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80002c6:	f107 0308 	add.w	r3, r7, #8
 80002ca:	4619      	mov	r1, r3
 80002cc:	4804      	ldr	r0, [pc, #16]	@ (80002e0 <MX_GPIO_Init+0x60>)
 80002ce:	f000 faed 	bl	80008ac <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80002d2:	bf00      	nop
 80002d4:	3718      	adds	r7, #24
 80002d6:	46bd      	mov	sp, r7
 80002d8:	bd80      	pop	{r7, pc}
 80002da:	bf00      	nop
 80002dc:	40021000 	.word	0x40021000
 80002e0:	40010800 	.word	0x40010800

080002e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80002e4:	b480      	push	{r7}
 80002e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80002e8:	b672      	cpsid	i
}
 80002ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80002ec:	bf00      	nop
 80002ee:	e7fd      	b.n	80002ec <Error_Handler+0x8>

080002f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80002f0:	b480      	push	{r7}
 80002f2:	b085      	sub	sp, #20
 80002f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80002f6:	4b15      	ldr	r3, [pc, #84]	@ (800034c <HAL_MspInit+0x5c>)
 80002f8:	699b      	ldr	r3, [r3, #24]
 80002fa:	4a14      	ldr	r2, [pc, #80]	@ (800034c <HAL_MspInit+0x5c>)
 80002fc:	f043 0301 	orr.w	r3, r3, #1
 8000300:	6193      	str	r3, [r2, #24]
 8000302:	4b12      	ldr	r3, [pc, #72]	@ (800034c <HAL_MspInit+0x5c>)
 8000304:	699b      	ldr	r3, [r3, #24]
 8000306:	f003 0301 	and.w	r3, r3, #1
 800030a:	60bb      	str	r3, [r7, #8]
 800030c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800030e:	4b0f      	ldr	r3, [pc, #60]	@ (800034c <HAL_MspInit+0x5c>)
 8000310:	69db      	ldr	r3, [r3, #28]
 8000312:	4a0e      	ldr	r2, [pc, #56]	@ (800034c <HAL_MspInit+0x5c>)
 8000314:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000318:	61d3      	str	r3, [r2, #28]
 800031a:	4b0c      	ldr	r3, [pc, #48]	@ (800034c <HAL_MspInit+0x5c>)
 800031c:	69db      	ldr	r3, [r3, #28]
 800031e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000322:	607b      	str	r3, [r7, #4]
 8000324:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000326:	4b0a      	ldr	r3, [pc, #40]	@ (8000350 <HAL_MspInit+0x60>)
 8000328:	685b      	ldr	r3, [r3, #4]
 800032a:	60fb      	str	r3, [r7, #12]
 800032c:	68fb      	ldr	r3, [r7, #12]
 800032e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000332:	60fb      	str	r3, [r7, #12]
 8000334:	68fb      	ldr	r3, [r7, #12]
 8000336:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800033a:	60fb      	str	r3, [r7, #12]
 800033c:	4a04      	ldr	r2, [pc, #16]	@ (8000350 <HAL_MspInit+0x60>)
 800033e:	68fb      	ldr	r3, [r7, #12]
 8000340:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000342:	bf00      	nop
 8000344:	3714      	adds	r7, #20
 8000346:	46bd      	mov	sp, r7
 8000348:	bc80      	pop	{r7}
 800034a:	4770      	bx	lr
 800034c:	40021000 	.word	0x40021000
 8000350:	40010000 	.word	0x40010000

08000354 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000354:	b580      	push	{r7, lr}
 8000356:	b088      	sub	sp, #32
 8000358:	af00      	add	r7, sp, #0
 800035a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800035c:	f107 0310 	add.w	r3, r7, #16
 8000360:	2200      	movs	r2, #0
 8000362:	601a      	str	r2, [r3, #0]
 8000364:	605a      	str	r2, [r3, #4]
 8000366:	609a      	str	r2, [r3, #8]
 8000368:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 800036a:	687b      	ldr	r3, [r7, #4]
 800036c:	681b      	ldr	r3, [r3, #0]
 800036e:	4a1b      	ldr	r2, [pc, #108]	@ (80003dc <HAL_UART_MspInit+0x88>)
 8000370:	4293      	cmp	r3, r2
 8000372:	d12f      	bne.n	80003d4 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000374:	4b1a      	ldr	r3, [pc, #104]	@ (80003e0 <HAL_UART_MspInit+0x8c>)
 8000376:	69db      	ldr	r3, [r3, #28]
 8000378:	4a19      	ldr	r2, [pc, #100]	@ (80003e0 <HAL_UART_MspInit+0x8c>)
 800037a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800037e:	61d3      	str	r3, [r2, #28]
 8000380:	4b17      	ldr	r3, [pc, #92]	@ (80003e0 <HAL_UART_MspInit+0x8c>)
 8000382:	69db      	ldr	r3, [r3, #28]
 8000384:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000388:	60fb      	str	r3, [r7, #12]
 800038a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800038c:	4b14      	ldr	r3, [pc, #80]	@ (80003e0 <HAL_UART_MspInit+0x8c>)
 800038e:	699b      	ldr	r3, [r3, #24]
 8000390:	4a13      	ldr	r2, [pc, #76]	@ (80003e0 <HAL_UART_MspInit+0x8c>)
 8000392:	f043 0304 	orr.w	r3, r3, #4
 8000396:	6193      	str	r3, [r2, #24]
 8000398:	4b11      	ldr	r3, [pc, #68]	@ (80003e0 <HAL_UART_MspInit+0x8c>)
 800039a:	699b      	ldr	r3, [r3, #24]
 800039c:	f003 0304 	and.w	r3, r3, #4
 80003a0:	60bb      	str	r3, [r7, #8]
 80003a2:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80003a4:	2304      	movs	r3, #4
 80003a6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80003a8:	2302      	movs	r3, #2
 80003aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80003ac:	2303      	movs	r3, #3
 80003ae:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003b0:	f107 0310 	add.w	r3, r7, #16
 80003b4:	4619      	mov	r1, r3
 80003b6:	480b      	ldr	r0, [pc, #44]	@ (80003e4 <HAL_UART_MspInit+0x90>)
 80003b8:	f000 fa78 	bl	80008ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80003bc:	2308      	movs	r3, #8
 80003be:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80003c0:	2300      	movs	r3, #0
 80003c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003c4:	2300      	movs	r3, #0
 80003c6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003c8:	f107 0310 	add.w	r3, r7, #16
 80003cc:	4619      	mov	r1, r3
 80003ce:	4805      	ldr	r0, [pc, #20]	@ (80003e4 <HAL_UART_MspInit+0x90>)
 80003d0:	f000 fa6c 	bl	80008ac <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 80003d4:	bf00      	nop
 80003d6:	3720      	adds	r7, #32
 80003d8:	46bd      	mov	sp, r7
 80003da:	bd80      	pop	{r7, pc}
 80003dc:	40004400 	.word	0x40004400
 80003e0:	40021000 	.word	0x40021000
 80003e4:	40010800 	.word	0x40010800

080003e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003e8:	b480      	push	{r7}
 80003ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80003ec:	bf00      	nop
 80003ee:	e7fd      	b.n	80003ec <NMI_Handler+0x4>

080003f0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003f0:	b480      	push	{r7}
 80003f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003f4:	bf00      	nop
 80003f6:	e7fd      	b.n	80003f4 <HardFault_Handler+0x4>

080003f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003f8:	b480      	push	{r7}
 80003fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003fc:	bf00      	nop
 80003fe:	e7fd      	b.n	80003fc <MemManage_Handler+0x4>

08000400 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000400:	b480      	push	{r7}
 8000402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000404:	bf00      	nop
 8000406:	e7fd      	b.n	8000404 <BusFault_Handler+0x4>

08000408 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000408:	b480      	push	{r7}
 800040a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800040c:	bf00      	nop
 800040e:	e7fd      	b.n	800040c <UsageFault_Handler+0x4>

08000410 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000410:	b480      	push	{r7}
 8000412:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000414:	bf00      	nop
 8000416:	46bd      	mov	sp, r7
 8000418:	bc80      	pop	{r7}
 800041a:	4770      	bx	lr

0800041c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800041c:	b480      	push	{r7}
 800041e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000420:	bf00      	nop
 8000422:	46bd      	mov	sp, r7
 8000424:	bc80      	pop	{r7}
 8000426:	4770      	bx	lr

08000428 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000428:	b480      	push	{r7}
 800042a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800042c:	bf00      	nop
 800042e:	46bd      	mov	sp, r7
 8000430:	bc80      	pop	{r7}
 8000432:	4770      	bx	lr

08000434 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000434:	b580      	push	{r7, lr}
 8000436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000438:	f000 f914 	bl	8000664 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800043c:	bf00      	nop
 800043e:	bd80      	pop	{r7, pc}

08000440 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000440:	b580      	push	{r7, lr}
 8000442:	b086      	sub	sp, #24
 8000444:	af00      	add	r7, sp, #0
 8000446:	60f8      	str	r0, [r7, #12]
 8000448:	60b9      	str	r1, [r7, #8]
 800044a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800044c:	2300      	movs	r3, #0
 800044e:	617b      	str	r3, [r7, #20]
 8000450:	e00a      	b.n	8000468 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000452:	f3af 8000 	nop.w
 8000456:	4601      	mov	r1, r0
 8000458:	68bb      	ldr	r3, [r7, #8]
 800045a:	1c5a      	adds	r2, r3, #1
 800045c:	60ba      	str	r2, [r7, #8]
 800045e:	b2ca      	uxtb	r2, r1
 8000460:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000462:	697b      	ldr	r3, [r7, #20]
 8000464:	3301      	adds	r3, #1
 8000466:	617b      	str	r3, [r7, #20]
 8000468:	697a      	ldr	r2, [r7, #20]
 800046a:	687b      	ldr	r3, [r7, #4]
 800046c:	429a      	cmp	r2, r3
 800046e:	dbf0      	blt.n	8000452 <_read+0x12>
  }

  return len;
 8000470:	687b      	ldr	r3, [r7, #4]
}
 8000472:	4618      	mov	r0, r3
 8000474:	3718      	adds	r7, #24
 8000476:	46bd      	mov	sp, r7
 8000478:	bd80      	pop	{r7, pc}

0800047a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800047a:	b580      	push	{r7, lr}
 800047c:	b086      	sub	sp, #24
 800047e:	af00      	add	r7, sp, #0
 8000480:	60f8      	str	r0, [r7, #12]
 8000482:	60b9      	str	r1, [r7, #8]
 8000484:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000486:	2300      	movs	r3, #0
 8000488:	617b      	str	r3, [r7, #20]
 800048a:	e009      	b.n	80004a0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800048c:	68bb      	ldr	r3, [r7, #8]
 800048e:	1c5a      	adds	r2, r3, #1
 8000490:	60ba      	str	r2, [r7, #8]
 8000492:	781b      	ldrb	r3, [r3, #0]
 8000494:	4618      	mov	r0, r3
 8000496:	f7ff fe59 	bl	800014c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800049a:	697b      	ldr	r3, [r7, #20]
 800049c:	3301      	adds	r3, #1
 800049e:	617b      	str	r3, [r7, #20]
 80004a0:	697a      	ldr	r2, [r7, #20]
 80004a2:	687b      	ldr	r3, [r7, #4]
 80004a4:	429a      	cmp	r2, r3
 80004a6:	dbf1      	blt.n	800048c <_write+0x12>
  }
  return len;
 80004a8:	687b      	ldr	r3, [r7, #4]
}
 80004aa:	4618      	mov	r0, r3
 80004ac:	3718      	adds	r7, #24
 80004ae:	46bd      	mov	sp, r7
 80004b0:	bd80      	pop	{r7, pc}

080004b2 <_close>:

int _close(int file)
{
 80004b2:	b480      	push	{r7}
 80004b4:	b083      	sub	sp, #12
 80004b6:	af00      	add	r7, sp, #0
 80004b8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80004ba:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80004be:	4618      	mov	r0, r3
 80004c0:	370c      	adds	r7, #12
 80004c2:	46bd      	mov	sp, r7
 80004c4:	bc80      	pop	{r7}
 80004c6:	4770      	bx	lr

080004c8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80004c8:	b480      	push	{r7}
 80004ca:	b083      	sub	sp, #12
 80004cc:	af00      	add	r7, sp, #0
 80004ce:	6078      	str	r0, [r7, #4]
 80004d0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80004d2:	683b      	ldr	r3, [r7, #0]
 80004d4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80004d8:	605a      	str	r2, [r3, #4]
  return 0;
 80004da:	2300      	movs	r3, #0
}
 80004dc:	4618      	mov	r0, r3
 80004de:	370c      	adds	r7, #12
 80004e0:	46bd      	mov	sp, r7
 80004e2:	bc80      	pop	{r7}
 80004e4:	4770      	bx	lr

080004e6 <_isatty>:

int _isatty(int file)
{
 80004e6:	b480      	push	{r7}
 80004e8:	b083      	sub	sp, #12
 80004ea:	af00      	add	r7, sp, #0
 80004ec:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80004ee:	2301      	movs	r3, #1
}
 80004f0:	4618      	mov	r0, r3
 80004f2:	370c      	adds	r7, #12
 80004f4:	46bd      	mov	sp, r7
 80004f6:	bc80      	pop	{r7}
 80004f8:	4770      	bx	lr

080004fa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80004fa:	b480      	push	{r7}
 80004fc:	b085      	sub	sp, #20
 80004fe:	af00      	add	r7, sp, #0
 8000500:	60f8      	str	r0, [r7, #12]
 8000502:	60b9      	str	r1, [r7, #8]
 8000504:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000506:	2300      	movs	r3, #0
}
 8000508:	4618      	mov	r0, r3
 800050a:	3714      	adds	r7, #20
 800050c:	46bd      	mov	sp, r7
 800050e:	bc80      	pop	{r7}
 8000510:	4770      	bx	lr
	...

08000514 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	b086      	sub	sp, #24
 8000518:	af00      	add	r7, sp, #0
 800051a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800051c:	4a14      	ldr	r2, [pc, #80]	@ (8000570 <_sbrk+0x5c>)
 800051e:	4b15      	ldr	r3, [pc, #84]	@ (8000574 <_sbrk+0x60>)
 8000520:	1ad3      	subs	r3, r2, r3
 8000522:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000524:	697b      	ldr	r3, [r7, #20]
 8000526:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000528:	4b13      	ldr	r3, [pc, #76]	@ (8000578 <_sbrk+0x64>)
 800052a:	681b      	ldr	r3, [r3, #0]
 800052c:	2b00      	cmp	r3, #0
 800052e:	d102      	bne.n	8000536 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000530:	4b11      	ldr	r3, [pc, #68]	@ (8000578 <_sbrk+0x64>)
 8000532:	4a12      	ldr	r2, [pc, #72]	@ (800057c <_sbrk+0x68>)
 8000534:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000536:	4b10      	ldr	r3, [pc, #64]	@ (8000578 <_sbrk+0x64>)
 8000538:	681a      	ldr	r2, [r3, #0]
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	4413      	add	r3, r2
 800053e:	693a      	ldr	r2, [r7, #16]
 8000540:	429a      	cmp	r2, r3
 8000542:	d207      	bcs.n	8000554 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000544:	f001 fbe2 	bl	8001d0c <__errno>
 8000548:	4603      	mov	r3, r0
 800054a:	220c      	movs	r2, #12
 800054c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800054e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000552:	e009      	b.n	8000568 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000554:	4b08      	ldr	r3, [pc, #32]	@ (8000578 <_sbrk+0x64>)
 8000556:	681b      	ldr	r3, [r3, #0]
 8000558:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800055a:	4b07      	ldr	r3, [pc, #28]	@ (8000578 <_sbrk+0x64>)
 800055c:	681a      	ldr	r2, [r3, #0]
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	4413      	add	r3, r2
 8000562:	4a05      	ldr	r2, [pc, #20]	@ (8000578 <_sbrk+0x64>)
 8000564:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000566:	68fb      	ldr	r3, [r7, #12]
}
 8000568:	4618      	mov	r0, r3
 800056a:	3718      	adds	r7, #24
 800056c:	46bd      	mov	sp, r7
 800056e:	bd80      	pop	{r7, pc}
 8000570:	20005000 	.word	0x20005000
 8000574:	00000400 	.word	0x00000400
 8000578:	200000cc 	.word	0x200000cc
 800057c:	20000220 	.word	0x20000220

08000580 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000580:	b480      	push	{r7}
 8000582:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000584:	bf00      	nop
 8000586:	46bd      	mov	sp, r7
 8000588:	bc80      	pop	{r7}
 800058a:	4770      	bx	lr

0800058c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800058c:	f7ff fff8 	bl	8000580 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000590:	480b      	ldr	r0, [pc, #44]	@ (80005c0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000592:	490c      	ldr	r1, [pc, #48]	@ (80005c4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000594:	4a0c      	ldr	r2, [pc, #48]	@ (80005c8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000596:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000598:	e002      	b.n	80005a0 <LoopCopyDataInit>

0800059a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800059a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800059c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800059e:	3304      	adds	r3, #4

080005a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80005a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80005a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80005a4:	d3f9      	bcc.n	800059a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80005a6:	4a09      	ldr	r2, [pc, #36]	@ (80005cc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80005a8:	4c09      	ldr	r4, [pc, #36]	@ (80005d0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80005aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80005ac:	e001      	b.n	80005b2 <LoopFillZerobss>

080005ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80005ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80005b0:	3204      	adds	r2, #4

080005b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80005b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80005b4:	d3fb      	bcc.n	80005ae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80005b6:	f001 fbaf 	bl	8001d18 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80005ba:	f7ff fddf 	bl	800017c <main>
  bx lr
 80005be:	4770      	bx	lr
  ldr r0, =_sdata
 80005c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80005c4:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80005c8:	08002220 	.word	0x08002220
  ldr r2, =_sbss
 80005cc:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80005d0:	20000220 	.word	0x20000220

080005d4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80005d4:	e7fe      	b.n	80005d4 <ADC1_2_IRQHandler>
	...

080005d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005dc:	4b08      	ldr	r3, [pc, #32]	@ (8000600 <HAL_Init+0x28>)
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	4a07      	ldr	r2, [pc, #28]	@ (8000600 <HAL_Init+0x28>)
 80005e2:	f043 0310 	orr.w	r3, r3, #16
 80005e6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005e8:	2003      	movs	r0, #3
 80005ea:	f000 f92b 	bl	8000844 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80005ee:	200f      	movs	r0, #15
 80005f0:	f000 f808 	bl	8000604 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80005f4:	f7ff fe7c 	bl	80002f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80005f8:	2300      	movs	r3, #0
}
 80005fa:	4618      	mov	r0, r3
 80005fc:	bd80      	pop	{r7, pc}
 80005fe:	bf00      	nop
 8000600:	40022000 	.word	0x40022000

08000604 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b082      	sub	sp, #8
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800060c:	4b12      	ldr	r3, [pc, #72]	@ (8000658 <HAL_InitTick+0x54>)
 800060e:	681a      	ldr	r2, [r3, #0]
 8000610:	4b12      	ldr	r3, [pc, #72]	@ (800065c <HAL_InitTick+0x58>)
 8000612:	781b      	ldrb	r3, [r3, #0]
 8000614:	4619      	mov	r1, r3
 8000616:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800061a:	fbb3 f3f1 	udiv	r3, r3, r1
 800061e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000622:	4618      	mov	r0, r3
 8000624:	f000 f935 	bl	8000892 <HAL_SYSTICK_Config>
 8000628:	4603      	mov	r3, r0
 800062a:	2b00      	cmp	r3, #0
 800062c:	d001      	beq.n	8000632 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800062e:	2301      	movs	r3, #1
 8000630:	e00e      	b.n	8000650 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	2b0f      	cmp	r3, #15
 8000636:	d80a      	bhi.n	800064e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000638:	2200      	movs	r2, #0
 800063a:	6879      	ldr	r1, [r7, #4]
 800063c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000640:	f000 f90b 	bl	800085a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000644:	4a06      	ldr	r2, [pc, #24]	@ (8000660 <HAL_InitTick+0x5c>)
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800064a:	2300      	movs	r3, #0
 800064c:	e000      	b.n	8000650 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800064e:	2301      	movs	r3, #1
}
 8000650:	4618      	mov	r0, r3
 8000652:	3708      	adds	r7, #8
 8000654:	46bd      	mov	sp, r7
 8000656:	bd80      	pop	{r7, pc}
 8000658:	20000000 	.word	0x20000000
 800065c:	20000008 	.word	0x20000008
 8000660:	20000004 	.word	0x20000004

08000664 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000664:	b480      	push	{r7}
 8000666:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000668:	4b05      	ldr	r3, [pc, #20]	@ (8000680 <HAL_IncTick+0x1c>)
 800066a:	781b      	ldrb	r3, [r3, #0]
 800066c:	461a      	mov	r2, r3
 800066e:	4b05      	ldr	r3, [pc, #20]	@ (8000684 <HAL_IncTick+0x20>)
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	4413      	add	r3, r2
 8000674:	4a03      	ldr	r2, [pc, #12]	@ (8000684 <HAL_IncTick+0x20>)
 8000676:	6013      	str	r3, [r2, #0]
}
 8000678:	bf00      	nop
 800067a:	46bd      	mov	sp, r7
 800067c:	bc80      	pop	{r7}
 800067e:	4770      	bx	lr
 8000680:	20000008 	.word	0x20000008
 8000684:	200000d0 	.word	0x200000d0

08000688 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000688:	b480      	push	{r7}
 800068a:	af00      	add	r7, sp, #0
  return uwTick;
 800068c:	4b02      	ldr	r3, [pc, #8]	@ (8000698 <HAL_GetTick+0x10>)
 800068e:	681b      	ldr	r3, [r3, #0]
}
 8000690:	4618      	mov	r0, r3
 8000692:	46bd      	mov	sp, r7
 8000694:	bc80      	pop	{r7}
 8000696:	4770      	bx	lr
 8000698:	200000d0 	.word	0x200000d0

0800069c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	b084      	sub	sp, #16
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80006a4:	f7ff fff0 	bl	8000688 <HAL_GetTick>
 80006a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80006ae:	68fb      	ldr	r3, [r7, #12]
 80006b0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80006b4:	d005      	beq.n	80006c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80006b6:	4b0a      	ldr	r3, [pc, #40]	@ (80006e0 <HAL_Delay+0x44>)
 80006b8:	781b      	ldrb	r3, [r3, #0]
 80006ba:	461a      	mov	r2, r3
 80006bc:	68fb      	ldr	r3, [r7, #12]
 80006be:	4413      	add	r3, r2
 80006c0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80006c2:	bf00      	nop
 80006c4:	f7ff ffe0 	bl	8000688 <HAL_GetTick>
 80006c8:	4602      	mov	r2, r0
 80006ca:	68bb      	ldr	r3, [r7, #8]
 80006cc:	1ad3      	subs	r3, r2, r3
 80006ce:	68fa      	ldr	r2, [r7, #12]
 80006d0:	429a      	cmp	r2, r3
 80006d2:	d8f7      	bhi.n	80006c4 <HAL_Delay+0x28>
  {
  }
}
 80006d4:	bf00      	nop
 80006d6:	bf00      	nop
 80006d8:	3710      	adds	r7, #16
 80006da:	46bd      	mov	sp, r7
 80006dc:	bd80      	pop	{r7, pc}
 80006de:	bf00      	nop
 80006e0:	20000008 	.word	0x20000008

080006e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006e4:	b480      	push	{r7}
 80006e6:	b085      	sub	sp, #20
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	f003 0307 	and.w	r3, r3, #7
 80006f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006f4:	4b0c      	ldr	r3, [pc, #48]	@ (8000728 <__NVIC_SetPriorityGrouping+0x44>)
 80006f6:	68db      	ldr	r3, [r3, #12]
 80006f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006fa:	68ba      	ldr	r2, [r7, #8]
 80006fc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000700:	4013      	ands	r3, r2
 8000702:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000704:	68fb      	ldr	r3, [r7, #12]
 8000706:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000708:	68bb      	ldr	r3, [r7, #8]
 800070a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800070c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000710:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000714:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000716:	4a04      	ldr	r2, [pc, #16]	@ (8000728 <__NVIC_SetPriorityGrouping+0x44>)
 8000718:	68bb      	ldr	r3, [r7, #8]
 800071a:	60d3      	str	r3, [r2, #12]
}
 800071c:	bf00      	nop
 800071e:	3714      	adds	r7, #20
 8000720:	46bd      	mov	sp, r7
 8000722:	bc80      	pop	{r7}
 8000724:	4770      	bx	lr
 8000726:	bf00      	nop
 8000728:	e000ed00 	.word	0xe000ed00

0800072c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800072c:	b480      	push	{r7}
 800072e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000730:	4b04      	ldr	r3, [pc, #16]	@ (8000744 <__NVIC_GetPriorityGrouping+0x18>)
 8000732:	68db      	ldr	r3, [r3, #12]
 8000734:	0a1b      	lsrs	r3, r3, #8
 8000736:	f003 0307 	and.w	r3, r3, #7
}
 800073a:	4618      	mov	r0, r3
 800073c:	46bd      	mov	sp, r7
 800073e:	bc80      	pop	{r7}
 8000740:	4770      	bx	lr
 8000742:	bf00      	nop
 8000744:	e000ed00 	.word	0xe000ed00

08000748 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000748:	b480      	push	{r7}
 800074a:	b083      	sub	sp, #12
 800074c:	af00      	add	r7, sp, #0
 800074e:	4603      	mov	r3, r0
 8000750:	6039      	str	r1, [r7, #0]
 8000752:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000754:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000758:	2b00      	cmp	r3, #0
 800075a:	db0a      	blt.n	8000772 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800075c:	683b      	ldr	r3, [r7, #0]
 800075e:	b2da      	uxtb	r2, r3
 8000760:	490c      	ldr	r1, [pc, #48]	@ (8000794 <__NVIC_SetPriority+0x4c>)
 8000762:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000766:	0112      	lsls	r2, r2, #4
 8000768:	b2d2      	uxtb	r2, r2
 800076a:	440b      	add	r3, r1
 800076c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000770:	e00a      	b.n	8000788 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000772:	683b      	ldr	r3, [r7, #0]
 8000774:	b2da      	uxtb	r2, r3
 8000776:	4908      	ldr	r1, [pc, #32]	@ (8000798 <__NVIC_SetPriority+0x50>)
 8000778:	79fb      	ldrb	r3, [r7, #7]
 800077a:	f003 030f 	and.w	r3, r3, #15
 800077e:	3b04      	subs	r3, #4
 8000780:	0112      	lsls	r2, r2, #4
 8000782:	b2d2      	uxtb	r2, r2
 8000784:	440b      	add	r3, r1
 8000786:	761a      	strb	r2, [r3, #24]
}
 8000788:	bf00      	nop
 800078a:	370c      	adds	r7, #12
 800078c:	46bd      	mov	sp, r7
 800078e:	bc80      	pop	{r7}
 8000790:	4770      	bx	lr
 8000792:	bf00      	nop
 8000794:	e000e100 	.word	0xe000e100
 8000798:	e000ed00 	.word	0xe000ed00

0800079c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800079c:	b480      	push	{r7}
 800079e:	b089      	sub	sp, #36	@ 0x24
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	60f8      	str	r0, [r7, #12]
 80007a4:	60b9      	str	r1, [r7, #8]
 80007a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80007a8:	68fb      	ldr	r3, [r7, #12]
 80007aa:	f003 0307 	and.w	r3, r3, #7
 80007ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007b0:	69fb      	ldr	r3, [r7, #28]
 80007b2:	f1c3 0307 	rsb	r3, r3, #7
 80007b6:	2b04      	cmp	r3, #4
 80007b8:	bf28      	it	cs
 80007ba:	2304      	movcs	r3, #4
 80007bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007be:	69fb      	ldr	r3, [r7, #28]
 80007c0:	3304      	adds	r3, #4
 80007c2:	2b06      	cmp	r3, #6
 80007c4:	d902      	bls.n	80007cc <NVIC_EncodePriority+0x30>
 80007c6:	69fb      	ldr	r3, [r7, #28]
 80007c8:	3b03      	subs	r3, #3
 80007ca:	e000      	b.n	80007ce <NVIC_EncodePriority+0x32>
 80007cc:	2300      	movs	r3, #0
 80007ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007d0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80007d4:	69bb      	ldr	r3, [r7, #24]
 80007d6:	fa02 f303 	lsl.w	r3, r2, r3
 80007da:	43da      	mvns	r2, r3
 80007dc:	68bb      	ldr	r3, [r7, #8]
 80007de:	401a      	ands	r2, r3
 80007e0:	697b      	ldr	r3, [r7, #20]
 80007e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80007e4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80007e8:	697b      	ldr	r3, [r7, #20]
 80007ea:	fa01 f303 	lsl.w	r3, r1, r3
 80007ee:	43d9      	mvns	r1, r3
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007f4:	4313      	orrs	r3, r2
         );
}
 80007f6:	4618      	mov	r0, r3
 80007f8:	3724      	adds	r7, #36	@ 0x24
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bc80      	pop	{r7}
 80007fe:	4770      	bx	lr

08000800 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b082      	sub	sp, #8
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	3b01      	subs	r3, #1
 800080c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000810:	d301      	bcc.n	8000816 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000812:	2301      	movs	r3, #1
 8000814:	e00f      	b.n	8000836 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000816:	4a0a      	ldr	r2, [pc, #40]	@ (8000840 <SysTick_Config+0x40>)
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	3b01      	subs	r3, #1
 800081c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800081e:	210f      	movs	r1, #15
 8000820:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000824:	f7ff ff90 	bl	8000748 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000828:	4b05      	ldr	r3, [pc, #20]	@ (8000840 <SysTick_Config+0x40>)
 800082a:	2200      	movs	r2, #0
 800082c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800082e:	4b04      	ldr	r3, [pc, #16]	@ (8000840 <SysTick_Config+0x40>)
 8000830:	2207      	movs	r2, #7
 8000832:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000834:	2300      	movs	r3, #0
}
 8000836:	4618      	mov	r0, r3
 8000838:	3708      	adds	r7, #8
 800083a:	46bd      	mov	sp, r7
 800083c:	bd80      	pop	{r7, pc}
 800083e:	bf00      	nop
 8000840:	e000e010 	.word	0xe000e010

08000844 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b082      	sub	sp, #8
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800084c:	6878      	ldr	r0, [r7, #4]
 800084e:	f7ff ff49 	bl	80006e4 <__NVIC_SetPriorityGrouping>
}
 8000852:	bf00      	nop
 8000854:	3708      	adds	r7, #8
 8000856:	46bd      	mov	sp, r7
 8000858:	bd80      	pop	{r7, pc}

0800085a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800085a:	b580      	push	{r7, lr}
 800085c:	b086      	sub	sp, #24
 800085e:	af00      	add	r7, sp, #0
 8000860:	4603      	mov	r3, r0
 8000862:	60b9      	str	r1, [r7, #8]
 8000864:	607a      	str	r2, [r7, #4]
 8000866:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000868:	2300      	movs	r3, #0
 800086a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800086c:	f7ff ff5e 	bl	800072c <__NVIC_GetPriorityGrouping>
 8000870:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000872:	687a      	ldr	r2, [r7, #4]
 8000874:	68b9      	ldr	r1, [r7, #8]
 8000876:	6978      	ldr	r0, [r7, #20]
 8000878:	f7ff ff90 	bl	800079c <NVIC_EncodePriority>
 800087c:	4602      	mov	r2, r0
 800087e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000882:	4611      	mov	r1, r2
 8000884:	4618      	mov	r0, r3
 8000886:	f7ff ff5f 	bl	8000748 <__NVIC_SetPriority>
}
 800088a:	bf00      	nop
 800088c:	3718      	adds	r7, #24
 800088e:	46bd      	mov	sp, r7
 8000890:	bd80      	pop	{r7, pc}

08000892 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000892:	b580      	push	{r7, lr}
 8000894:	b082      	sub	sp, #8
 8000896:	af00      	add	r7, sp, #0
 8000898:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800089a:	6878      	ldr	r0, [r7, #4]
 800089c:	f7ff ffb0 	bl	8000800 <SysTick_Config>
 80008a0:	4603      	mov	r3, r0
}
 80008a2:	4618      	mov	r0, r3
 80008a4:	3708      	adds	r7, #8
 80008a6:	46bd      	mov	sp, r7
 80008a8:	bd80      	pop	{r7, pc}
	...

080008ac <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80008ac:	b480      	push	{r7}
 80008ae:	b08b      	sub	sp, #44	@ 0x2c
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]
 80008b4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80008b6:	2300      	movs	r3, #0
 80008b8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80008ba:	2300      	movs	r3, #0
 80008bc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80008be:	e169      	b.n	8000b94 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80008c0:	2201      	movs	r2, #1
 80008c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80008c4:	fa02 f303 	lsl.w	r3, r2, r3
 80008c8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80008ca:	683b      	ldr	r3, [r7, #0]
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	69fa      	ldr	r2, [r7, #28]
 80008d0:	4013      	ands	r3, r2
 80008d2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80008d4:	69ba      	ldr	r2, [r7, #24]
 80008d6:	69fb      	ldr	r3, [r7, #28]
 80008d8:	429a      	cmp	r2, r3
 80008da:	f040 8158 	bne.w	8000b8e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80008de:	683b      	ldr	r3, [r7, #0]
 80008e0:	685b      	ldr	r3, [r3, #4]
 80008e2:	4a9a      	ldr	r2, [pc, #616]	@ (8000b4c <HAL_GPIO_Init+0x2a0>)
 80008e4:	4293      	cmp	r3, r2
 80008e6:	d05e      	beq.n	80009a6 <HAL_GPIO_Init+0xfa>
 80008e8:	4a98      	ldr	r2, [pc, #608]	@ (8000b4c <HAL_GPIO_Init+0x2a0>)
 80008ea:	4293      	cmp	r3, r2
 80008ec:	d875      	bhi.n	80009da <HAL_GPIO_Init+0x12e>
 80008ee:	4a98      	ldr	r2, [pc, #608]	@ (8000b50 <HAL_GPIO_Init+0x2a4>)
 80008f0:	4293      	cmp	r3, r2
 80008f2:	d058      	beq.n	80009a6 <HAL_GPIO_Init+0xfa>
 80008f4:	4a96      	ldr	r2, [pc, #600]	@ (8000b50 <HAL_GPIO_Init+0x2a4>)
 80008f6:	4293      	cmp	r3, r2
 80008f8:	d86f      	bhi.n	80009da <HAL_GPIO_Init+0x12e>
 80008fa:	4a96      	ldr	r2, [pc, #600]	@ (8000b54 <HAL_GPIO_Init+0x2a8>)
 80008fc:	4293      	cmp	r3, r2
 80008fe:	d052      	beq.n	80009a6 <HAL_GPIO_Init+0xfa>
 8000900:	4a94      	ldr	r2, [pc, #592]	@ (8000b54 <HAL_GPIO_Init+0x2a8>)
 8000902:	4293      	cmp	r3, r2
 8000904:	d869      	bhi.n	80009da <HAL_GPIO_Init+0x12e>
 8000906:	4a94      	ldr	r2, [pc, #592]	@ (8000b58 <HAL_GPIO_Init+0x2ac>)
 8000908:	4293      	cmp	r3, r2
 800090a:	d04c      	beq.n	80009a6 <HAL_GPIO_Init+0xfa>
 800090c:	4a92      	ldr	r2, [pc, #584]	@ (8000b58 <HAL_GPIO_Init+0x2ac>)
 800090e:	4293      	cmp	r3, r2
 8000910:	d863      	bhi.n	80009da <HAL_GPIO_Init+0x12e>
 8000912:	4a92      	ldr	r2, [pc, #584]	@ (8000b5c <HAL_GPIO_Init+0x2b0>)
 8000914:	4293      	cmp	r3, r2
 8000916:	d046      	beq.n	80009a6 <HAL_GPIO_Init+0xfa>
 8000918:	4a90      	ldr	r2, [pc, #576]	@ (8000b5c <HAL_GPIO_Init+0x2b0>)
 800091a:	4293      	cmp	r3, r2
 800091c:	d85d      	bhi.n	80009da <HAL_GPIO_Init+0x12e>
 800091e:	2b12      	cmp	r3, #18
 8000920:	d82a      	bhi.n	8000978 <HAL_GPIO_Init+0xcc>
 8000922:	2b12      	cmp	r3, #18
 8000924:	d859      	bhi.n	80009da <HAL_GPIO_Init+0x12e>
 8000926:	a201      	add	r2, pc, #4	@ (adr r2, 800092c <HAL_GPIO_Init+0x80>)
 8000928:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800092c:	080009a7 	.word	0x080009a7
 8000930:	08000981 	.word	0x08000981
 8000934:	08000993 	.word	0x08000993
 8000938:	080009d5 	.word	0x080009d5
 800093c:	080009db 	.word	0x080009db
 8000940:	080009db 	.word	0x080009db
 8000944:	080009db 	.word	0x080009db
 8000948:	080009db 	.word	0x080009db
 800094c:	080009db 	.word	0x080009db
 8000950:	080009db 	.word	0x080009db
 8000954:	080009db 	.word	0x080009db
 8000958:	080009db 	.word	0x080009db
 800095c:	080009db 	.word	0x080009db
 8000960:	080009db 	.word	0x080009db
 8000964:	080009db 	.word	0x080009db
 8000968:	080009db 	.word	0x080009db
 800096c:	080009db 	.word	0x080009db
 8000970:	08000989 	.word	0x08000989
 8000974:	0800099d 	.word	0x0800099d
 8000978:	4a79      	ldr	r2, [pc, #484]	@ (8000b60 <HAL_GPIO_Init+0x2b4>)
 800097a:	4293      	cmp	r3, r2
 800097c:	d013      	beq.n	80009a6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800097e:	e02c      	b.n	80009da <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000980:	683b      	ldr	r3, [r7, #0]
 8000982:	68db      	ldr	r3, [r3, #12]
 8000984:	623b      	str	r3, [r7, #32]
          break;
 8000986:	e029      	b.n	80009dc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000988:	683b      	ldr	r3, [r7, #0]
 800098a:	68db      	ldr	r3, [r3, #12]
 800098c:	3304      	adds	r3, #4
 800098e:	623b      	str	r3, [r7, #32]
          break;
 8000990:	e024      	b.n	80009dc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000992:	683b      	ldr	r3, [r7, #0]
 8000994:	68db      	ldr	r3, [r3, #12]
 8000996:	3308      	adds	r3, #8
 8000998:	623b      	str	r3, [r7, #32]
          break;
 800099a:	e01f      	b.n	80009dc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800099c:	683b      	ldr	r3, [r7, #0]
 800099e:	68db      	ldr	r3, [r3, #12]
 80009a0:	330c      	adds	r3, #12
 80009a2:	623b      	str	r3, [r7, #32]
          break;
 80009a4:	e01a      	b.n	80009dc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80009a6:	683b      	ldr	r3, [r7, #0]
 80009a8:	689b      	ldr	r3, [r3, #8]
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d102      	bne.n	80009b4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80009ae:	2304      	movs	r3, #4
 80009b0:	623b      	str	r3, [r7, #32]
          break;
 80009b2:	e013      	b.n	80009dc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80009b4:	683b      	ldr	r3, [r7, #0]
 80009b6:	689b      	ldr	r3, [r3, #8]
 80009b8:	2b01      	cmp	r3, #1
 80009ba:	d105      	bne.n	80009c8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80009bc:	2308      	movs	r3, #8
 80009be:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	69fa      	ldr	r2, [r7, #28]
 80009c4:	611a      	str	r2, [r3, #16]
          break;
 80009c6:	e009      	b.n	80009dc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80009c8:	2308      	movs	r3, #8
 80009ca:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	69fa      	ldr	r2, [r7, #28]
 80009d0:	615a      	str	r2, [r3, #20]
          break;
 80009d2:	e003      	b.n	80009dc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80009d4:	2300      	movs	r3, #0
 80009d6:	623b      	str	r3, [r7, #32]
          break;
 80009d8:	e000      	b.n	80009dc <HAL_GPIO_Init+0x130>
          break;
 80009da:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80009dc:	69bb      	ldr	r3, [r7, #24]
 80009de:	2bff      	cmp	r3, #255	@ 0xff
 80009e0:	d801      	bhi.n	80009e6 <HAL_GPIO_Init+0x13a>
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	e001      	b.n	80009ea <HAL_GPIO_Init+0x13e>
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	3304      	adds	r3, #4
 80009ea:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80009ec:	69bb      	ldr	r3, [r7, #24]
 80009ee:	2bff      	cmp	r3, #255	@ 0xff
 80009f0:	d802      	bhi.n	80009f8 <HAL_GPIO_Init+0x14c>
 80009f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009f4:	009b      	lsls	r3, r3, #2
 80009f6:	e002      	b.n	80009fe <HAL_GPIO_Init+0x152>
 80009f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009fa:	3b08      	subs	r3, #8
 80009fc:	009b      	lsls	r3, r3, #2
 80009fe:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000a00:	697b      	ldr	r3, [r7, #20]
 8000a02:	681a      	ldr	r2, [r3, #0]
 8000a04:	210f      	movs	r1, #15
 8000a06:	693b      	ldr	r3, [r7, #16]
 8000a08:	fa01 f303 	lsl.w	r3, r1, r3
 8000a0c:	43db      	mvns	r3, r3
 8000a0e:	401a      	ands	r2, r3
 8000a10:	6a39      	ldr	r1, [r7, #32]
 8000a12:	693b      	ldr	r3, [r7, #16]
 8000a14:	fa01 f303 	lsl.w	r3, r1, r3
 8000a18:	431a      	orrs	r2, r3
 8000a1a:	697b      	ldr	r3, [r7, #20]
 8000a1c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000a1e:	683b      	ldr	r3, [r7, #0]
 8000a20:	685b      	ldr	r3, [r3, #4]
 8000a22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	f000 80b1 	beq.w	8000b8e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000a2c:	4b4d      	ldr	r3, [pc, #308]	@ (8000b64 <HAL_GPIO_Init+0x2b8>)
 8000a2e:	699b      	ldr	r3, [r3, #24]
 8000a30:	4a4c      	ldr	r2, [pc, #304]	@ (8000b64 <HAL_GPIO_Init+0x2b8>)
 8000a32:	f043 0301 	orr.w	r3, r3, #1
 8000a36:	6193      	str	r3, [r2, #24]
 8000a38:	4b4a      	ldr	r3, [pc, #296]	@ (8000b64 <HAL_GPIO_Init+0x2b8>)
 8000a3a:	699b      	ldr	r3, [r3, #24]
 8000a3c:	f003 0301 	and.w	r3, r3, #1
 8000a40:	60bb      	str	r3, [r7, #8]
 8000a42:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000a44:	4a48      	ldr	r2, [pc, #288]	@ (8000b68 <HAL_GPIO_Init+0x2bc>)
 8000a46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a48:	089b      	lsrs	r3, r3, #2
 8000a4a:	3302      	adds	r3, #2
 8000a4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a50:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000a52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a54:	f003 0303 	and.w	r3, r3, #3
 8000a58:	009b      	lsls	r3, r3, #2
 8000a5a:	220f      	movs	r2, #15
 8000a5c:	fa02 f303 	lsl.w	r3, r2, r3
 8000a60:	43db      	mvns	r3, r3
 8000a62:	68fa      	ldr	r2, [r7, #12]
 8000a64:	4013      	ands	r3, r2
 8000a66:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	4a40      	ldr	r2, [pc, #256]	@ (8000b6c <HAL_GPIO_Init+0x2c0>)
 8000a6c:	4293      	cmp	r3, r2
 8000a6e:	d013      	beq.n	8000a98 <HAL_GPIO_Init+0x1ec>
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	4a3f      	ldr	r2, [pc, #252]	@ (8000b70 <HAL_GPIO_Init+0x2c4>)
 8000a74:	4293      	cmp	r3, r2
 8000a76:	d00d      	beq.n	8000a94 <HAL_GPIO_Init+0x1e8>
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	4a3e      	ldr	r2, [pc, #248]	@ (8000b74 <HAL_GPIO_Init+0x2c8>)
 8000a7c:	4293      	cmp	r3, r2
 8000a7e:	d007      	beq.n	8000a90 <HAL_GPIO_Init+0x1e4>
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	4a3d      	ldr	r2, [pc, #244]	@ (8000b78 <HAL_GPIO_Init+0x2cc>)
 8000a84:	4293      	cmp	r3, r2
 8000a86:	d101      	bne.n	8000a8c <HAL_GPIO_Init+0x1e0>
 8000a88:	2303      	movs	r3, #3
 8000a8a:	e006      	b.n	8000a9a <HAL_GPIO_Init+0x1ee>
 8000a8c:	2304      	movs	r3, #4
 8000a8e:	e004      	b.n	8000a9a <HAL_GPIO_Init+0x1ee>
 8000a90:	2302      	movs	r3, #2
 8000a92:	e002      	b.n	8000a9a <HAL_GPIO_Init+0x1ee>
 8000a94:	2301      	movs	r3, #1
 8000a96:	e000      	b.n	8000a9a <HAL_GPIO_Init+0x1ee>
 8000a98:	2300      	movs	r3, #0
 8000a9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000a9c:	f002 0203 	and.w	r2, r2, #3
 8000aa0:	0092      	lsls	r2, r2, #2
 8000aa2:	4093      	lsls	r3, r2
 8000aa4:	68fa      	ldr	r2, [r7, #12]
 8000aa6:	4313      	orrs	r3, r2
 8000aa8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000aaa:	492f      	ldr	r1, [pc, #188]	@ (8000b68 <HAL_GPIO_Init+0x2bc>)
 8000aac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000aae:	089b      	lsrs	r3, r3, #2
 8000ab0:	3302      	adds	r3, #2
 8000ab2:	68fa      	ldr	r2, [r7, #12]
 8000ab4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000ab8:	683b      	ldr	r3, [r7, #0]
 8000aba:	685b      	ldr	r3, [r3, #4]
 8000abc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d006      	beq.n	8000ad2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000ac4:	4b2d      	ldr	r3, [pc, #180]	@ (8000b7c <HAL_GPIO_Init+0x2d0>)
 8000ac6:	689a      	ldr	r2, [r3, #8]
 8000ac8:	492c      	ldr	r1, [pc, #176]	@ (8000b7c <HAL_GPIO_Init+0x2d0>)
 8000aca:	69bb      	ldr	r3, [r7, #24]
 8000acc:	4313      	orrs	r3, r2
 8000ace:	608b      	str	r3, [r1, #8]
 8000ad0:	e006      	b.n	8000ae0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000ad2:	4b2a      	ldr	r3, [pc, #168]	@ (8000b7c <HAL_GPIO_Init+0x2d0>)
 8000ad4:	689a      	ldr	r2, [r3, #8]
 8000ad6:	69bb      	ldr	r3, [r7, #24]
 8000ad8:	43db      	mvns	r3, r3
 8000ada:	4928      	ldr	r1, [pc, #160]	@ (8000b7c <HAL_GPIO_Init+0x2d0>)
 8000adc:	4013      	ands	r3, r2
 8000ade:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000ae0:	683b      	ldr	r3, [r7, #0]
 8000ae2:	685b      	ldr	r3, [r3, #4]
 8000ae4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d006      	beq.n	8000afa <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000aec:	4b23      	ldr	r3, [pc, #140]	@ (8000b7c <HAL_GPIO_Init+0x2d0>)
 8000aee:	68da      	ldr	r2, [r3, #12]
 8000af0:	4922      	ldr	r1, [pc, #136]	@ (8000b7c <HAL_GPIO_Init+0x2d0>)
 8000af2:	69bb      	ldr	r3, [r7, #24]
 8000af4:	4313      	orrs	r3, r2
 8000af6:	60cb      	str	r3, [r1, #12]
 8000af8:	e006      	b.n	8000b08 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000afa:	4b20      	ldr	r3, [pc, #128]	@ (8000b7c <HAL_GPIO_Init+0x2d0>)
 8000afc:	68da      	ldr	r2, [r3, #12]
 8000afe:	69bb      	ldr	r3, [r7, #24]
 8000b00:	43db      	mvns	r3, r3
 8000b02:	491e      	ldr	r1, [pc, #120]	@ (8000b7c <HAL_GPIO_Init+0x2d0>)
 8000b04:	4013      	ands	r3, r2
 8000b06:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000b08:	683b      	ldr	r3, [r7, #0]
 8000b0a:	685b      	ldr	r3, [r3, #4]
 8000b0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d006      	beq.n	8000b22 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000b14:	4b19      	ldr	r3, [pc, #100]	@ (8000b7c <HAL_GPIO_Init+0x2d0>)
 8000b16:	685a      	ldr	r2, [r3, #4]
 8000b18:	4918      	ldr	r1, [pc, #96]	@ (8000b7c <HAL_GPIO_Init+0x2d0>)
 8000b1a:	69bb      	ldr	r3, [r7, #24]
 8000b1c:	4313      	orrs	r3, r2
 8000b1e:	604b      	str	r3, [r1, #4]
 8000b20:	e006      	b.n	8000b30 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000b22:	4b16      	ldr	r3, [pc, #88]	@ (8000b7c <HAL_GPIO_Init+0x2d0>)
 8000b24:	685a      	ldr	r2, [r3, #4]
 8000b26:	69bb      	ldr	r3, [r7, #24]
 8000b28:	43db      	mvns	r3, r3
 8000b2a:	4914      	ldr	r1, [pc, #80]	@ (8000b7c <HAL_GPIO_Init+0x2d0>)
 8000b2c:	4013      	ands	r3, r2
 8000b2e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000b30:	683b      	ldr	r3, [r7, #0]
 8000b32:	685b      	ldr	r3, [r3, #4]
 8000b34:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d021      	beq.n	8000b80 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000b3c:	4b0f      	ldr	r3, [pc, #60]	@ (8000b7c <HAL_GPIO_Init+0x2d0>)
 8000b3e:	681a      	ldr	r2, [r3, #0]
 8000b40:	490e      	ldr	r1, [pc, #56]	@ (8000b7c <HAL_GPIO_Init+0x2d0>)
 8000b42:	69bb      	ldr	r3, [r7, #24]
 8000b44:	4313      	orrs	r3, r2
 8000b46:	600b      	str	r3, [r1, #0]
 8000b48:	e021      	b.n	8000b8e <HAL_GPIO_Init+0x2e2>
 8000b4a:	bf00      	nop
 8000b4c:	10320000 	.word	0x10320000
 8000b50:	10310000 	.word	0x10310000
 8000b54:	10220000 	.word	0x10220000
 8000b58:	10210000 	.word	0x10210000
 8000b5c:	10120000 	.word	0x10120000
 8000b60:	10110000 	.word	0x10110000
 8000b64:	40021000 	.word	0x40021000
 8000b68:	40010000 	.word	0x40010000
 8000b6c:	40010800 	.word	0x40010800
 8000b70:	40010c00 	.word	0x40010c00
 8000b74:	40011000 	.word	0x40011000
 8000b78:	40011400 	.word	0x40011400
 8000b7c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000b80:	4b0b      	ldr	r3, [pc, #44]	@ (8000bb0 <HAL_GPIO_Init+0x304>)
 8000b82:	681a      	ldr	r2, [r3, #0]
 8000b84:	69bb      	ldr	r3, [r7, #24]
 8000b86:	43db      	mvns	r3, r3
 8000b88:	4909      	ldr	r1, [pc, #36]	@ (8000bb0 <HAL_GPIO_Init+0x304>)
 8000b8a:	4013      	ands	r3, r2
 8000b8c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000b8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b90:	3301      	adds	r3, #1
 8000b92:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b94:	683b      	ldr	r3, [r7, #0]
 8000b96:	681a      	ldr	r2, [r3, #0]
 8000b98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b9a:	fa22 f303 	lsr.w	r3, r2, r3
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	f47f ae8e 	bne.w	80008c0 <HAL_GPIO_Init+0x14>
  }
}
 8000ba4:	bf00      	nop
 8000ba6:	bf00      	nop
 8000ba8:	372c      	adds	r7, #44	@ 0x2c
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bc80      	pop	{r7}
 8000bae:	4770      	bx	lr
 8000bb0:	40010400 	.word	0x40010400

08000bb4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	b083      	sub	sp, #12
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
 8000bbc:	460b      	mov	r3, r1
 8000bbe:	807b      	strh	r3, [r7, #2]
 8000bc0:	4613      	mov	r3, r2
 8000bc2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000bc4:	787b      	ldrb	r3, [r7, #1]
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d003      	beq.n	8000bd2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000bca:	887a      	ldrh	r2, [r7, #2]
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000bd0:	e003      	b.n	8000bda <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000bd2:	887b      	ldrh	r3, [r7, #2]
 8000bd4:	041a      	lsls	r2, r3, #16
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	611a      	str	r2, [r3, #16]
}
 8000bda:	bf00      	nop
 8000bdc:	370c      	adds	r7, #12
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bc80      	pop	{r7}
 8000be2:	4770      	bx	lr

08000be4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000be4:	b480      	push	{r7}
 8000be6:	b085      	sub	sp, #20
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
 8000bec:	460b      	mov	r3, r1
 8000bee:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	68db      	ldr	r3, [r3, #12]
 8000bf4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000bf6:	887a      	ldrh	r2, [r7, #2]
 8000bf8:	68fb      	ldr	r3, [r7, #12]
 8000bfa:	4013      	ands	r3, r2
 8000bfc:	041a      	lsls	r2, r3, #16
 8000bfe:	68fb      	ldr	r3, [r7, #12]
 8000c00:	43d9      	mvns	r1, r3
 8000c02:	887b      	ldrh	r3, [r7, #2]
 8000c04:	400b      	ands	r3, r1
 8000c06:	431a      	orrs	r2, r3
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	611a      	str	r2, [r3, #16]
}
 8000c0c:	bf00      	nop
 8000c0e:	3714      	adds	r7, #20
 8000c10:	46bd      	mov	sp, r7
 8000c12:	bc80      	pop	{r7}
 8000c14:	4770      	bx	lr
	...

08000c18 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b086      	sub	sp, #24
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d101      	bne.n	8000c2a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000c26:	2301      	movs	r3, #1
 8000c28:	e272      	b.n	8001110 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	f003 0301 	and.w	r3, r3, #1
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	f000 8087 	beq.w	8000d46 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000c38:	4b92      	ldr	r3, [pc, #584]	@ (8000e84 <HAL_RCC_OscConfig+0x26c>)
 8000c3a:	685b      	ldr	r3, [r3, #4]
 8000c3c:	f003 030c 	and.w	r3, r3, #12
 8000c40:	2b04      	cmp	r3, #4
 8000c42:	d00c      	beq.n	8000c5e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000c44:	4b8f      	ldr	r3, [pc, #572]	@ (8000e84 <HAL_RCC_OscConfig+0x26c>)
 8000c46:	685b      	ldr	r3, [r3, #4]
 8000c48:	f003 030c 	and.w	r3, r3, #12
 8000c4c:	2b08      	cmp	r3, #8
 8000c4e:	d112      	bne.n	8000c76 <HAL_RCC_OscConfig+0x5e>
 8000c50:	4b8c      	ldr	r3, [pc, #560]	@ (8000e84 <HAL_RCC_OscConfig+0x26c>)
 8000c52:	685b      	ldr	r3, [r3, #4]
 8000c54:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000c58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000c5c:	d10b      	bne.n	8000c76 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c5e:	4b89      	ldr	r3, [pc, #548]	@ (8000e84 <HAL_RCC_OscConfig+0x26c>)
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d06c      	beq.n	8000d44 <HAL_RCC_OscConfig+0x12c>
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	685b      	ldr	r3, [r3, #4]
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d168      	bne.n	8000d44 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000c72:	2301      	movs	r3, #1
 8000c74:	e24c      	b.n	8001110 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	685b      	ldr	r3, [r3, #4]
 8000c7a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000c7e:	d106      	bne.n	8000c8e <HAL_RCC_OscConfig+0x76>
 8000c80:	4b80      	ldr	r3, [pc, #512]	@ (8000e84 <HAL_RCC_OscConfig+0x26c>)
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	4a7f      	ldr	r2, [pc, #508]	@ (8000e84 <HAL_RCC_OscConfig+0x26c>)
 8000c86:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000c8a:	6013      	str	r3, [r2, #0]
 8000c8c:	e02e      	b.n	8000cec <HAL_RCC_OscConfig+0xd4>
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	685b      	ldr	r3, [r3, #4]
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d10c      	bne.n	8000cb0 <HAL_RCC_OscConfig+0x98>
 8000c96:	4b7b      	ldr	r3, [pc, #492]	@ (8000e84 <HAL_RCC_OscConfig+0x26c>)
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	4a7a      	ldr	r2, [pc, #488]	@ (8000e84 <HAL_RCC_OscConfig+0x26c>)
 8000c9c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000ca0:	6013      	str	r3, [r2, #0]
 8000ca2:	4b78      	ldr	r3, [pc, #480]	@ (8000e84 <HAL_RCC_OscConfig+0x26c>)
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	4a77      	ldr	r2, [pc, #476]	@ (8000e84 <HAL_RCC_OscConfig+0x26c>)
 8000ca8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000cac:	6013      	str	r3, [r2, #0]
 8000cae:	e01d      	b.n	8000cec <HAL_RCC_OscConfig+0xd4>
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	685b      	ldr	r3, [r3, #4]
 8000cb4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000cb8:	d10c      	bne.n	8000cd4 <HAL_RCC_OscConfig+0xbc>
 8000cba:	4b72      	ldr	r3, [pc, #456]	@ (8000e84 <HAL_RCC_OscConfig+0x26c>)
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	4a71      	ldr	r2, [pc, #452]	@ (8000e84 <HAL_RCC_OscConfig+0x26c>)
 8000cc0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000cc4:	6013      	str	r3, [r2, #0]
 8000cc6:	4b6f      	ldr	r3, [pc, #444]	@ (8000e84 <HAL_RCC_OscConfig+0x26c>)
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	4a6e      	ldr	r2, [pc, #440]	@ (8000e84 <HAL_RCC_OscConfig+0x26c>)
 8000ccc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000cd0:	6013      	str	r3, [r2, #0]
 8000cd2:	e00b      	b.n	8000cec <HAL_RCC_OscConfig+0xd4>
 8000cd4:	4b6b      	ldr	r3, [pc, #428]	@ (8000e84 <HAL_RCC_OscConfig+0x26c>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	4a6a      	ldr	r2, [pc, #424]	@ (8000e84 <HAL_RCC_OscConfig+0x26c>)
 8000cda:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000cde:	6013      	str	r3, [r2, #0]
 8000ce0:	4b68      	ldr	r3, [pc, #416]	@ (8000e84 <HAL_RCC_OscConfig+0x26c>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	4a67      	ldr	r2, [pc, #412]	@ (8000e84 <HAL_RCC_OscConfig+0x26c>)
 8000ce6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000cea:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	685b      	ldr	r3, [r3, #4]
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d013      	beq.n	8000d1c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cf4:	f7ff fcc8 	bl	8000688 <HAL_GetTick>
 8000cf8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cfa:	e008      	b.n	8000d0e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000cfc:	f7ff fcc4 	bl	8000688 <HAL_GetTick>
 8000d00:	4602      	mov	r2, r0
 8000d02:	693b      	ldr	r3, [r7, #16]
 8000d04:	1ad3      	subs	r3, r2, r3
 8000d06:	2b64      	cmp	r3, #100	@ 0x64
 8000d08:	d901      	bls.n	8000d0e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000d0a:	2303      	movs	r3, #3
 8000d0c:	e200      	b.n	8001110 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d0e:	4b5d      	ldr	r3, [pc, #372]	@ (8000e84 <HAL_RCC_OscConfig+0x26c>)
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d0f0      	beq.n	8000cfc <HAL_RCC_OscConfig+0xe4>
 8000d1a:	e014      	b.n	8000d46 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d1c:	f7ff fcb4 	bl	8000688 <HAL_GetTick>
 8000d20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d22:	e008      	b.n	8000d36 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000d24:	f7ff fcb0 	bl	8000688 <HAL_GetTick>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	693b      	ldr	r3, [r7, #16]
 8000d2c:	1ad3      	subs	r3, r2, r3
 8000d2e:	2b64      	cmp	r3, #100	@ 0x64
 8000d30:	d901      	bls.n	8000d36 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000d32:	2303      	movs	r3, #3
 8000d34:	e1ec      	b.n	8001110 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d36:	4b53      	ldr	r3, [pc, #332]	@ (8000e84 <HAL_RCC_OscConfig+0x26c>)
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d1f0      	bne.n	8000d24 <HAL_RCC_OscConfig+0x10c>
 8000d42:	e000      	b.n	8000d46 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	f003 0302 	and.w	r3, r3, #2
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d063      	beq.n	8000e1a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000d52:	4b4c      	ldr	r3, [pc, #304]	@ (8000e84 <HAL_RCC_OscConfig+0x26c>)
 8000d54:	685b      	ldr	r3, [r3, #4]
 8000d56:	f003 030c 	and.w	r3, r3, #12
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d00b      	beq.n	8000d76 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000d5e:	4b49      	ldr	r3, [pc, #292]	@ (8000e84 <HAL_RCC_OscConfig+0x26c>)
 8000d60:	685b      	ldr	r3, [r3, #4]
 8000d62:	f003 030c 	and.w	r3, r3, #12
 8000d66:	2b08      	cmp	r3, #8
 8000d68:	d11c      	bne.n	8000da4 <HAL_RCC_OscConfig+0x18c>
 8000d6a:	4b46      	ldr	r3, [pc, #280]	@ (8000e84 <HAL_RCC_OscConfig+0x26c>)
 8000d6c:	685b      	ldr	r3, [r3, #4]
 8000d6e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d116      	bne.n	8000da4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d76:	4b43      	ldr	r3, [pc, #268]	@ (8000e84 <HAL_RCC_OscConfig+0x26c>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	f003 0302 	and.w	r3, r3, #2
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d005      	beq.n	8000d8e <HAL_RCC_OscConfig+0x176>
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	691b      	ldr	r3, [r3, #16]
 8000d86:	2b01      	cmp	r3, #1
 8000d88:	d001      	beq.n	8000d8e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000d8a:	2301      	movs	r3, #1
 8000d8c:	e1c0      	b.n	8001110 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d8e:	4b3d      	ldr	r3, [pc, #244]	@ (8000e84 <HAL_RCC_OscConfig+0x26c>)
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	695b      	ldr	r3, [r3, #20]
 8000d9a:	00db      	lsls	r3, r3, #3
 8000d9c:	4939      	ldr	r1, [pc, #228]	@ (8000e84 <HAL_RCC_OscConfig+0x26c>)
 8000d9e:	4313      	orrs	r3, r2
 8000da0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000da2:	e03a      	b.n	8000e1a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	691b      	ldr	r3, [r3, #16]
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d020      	beq.n	8000dee <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000dac:	4b36      	ldr	r3, [pc, #216]	@ (8000e88 <HAL_RCC_OscConfig+0x270>)
 8000dae:	2201      	movs	r2, #1
 8000db0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000db2:	f7ff fc69 	bl	8000688 <HAL_GetTick>
 8000db6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000db8:	e008      	b.n	8000dcc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000dba:	f7ff fc65 	bl	8000688 <HAL_GetTick>
 8000dbe:	4602      	mov	r2, r0
 8000dc0:	693b      	ldr	r3, [r7, #16]
 8000dc2:	1ad3      	subs	r3, r2, r3
 8000dc4:	2b02      	cmp	r3, #2
 8000dc6:	d901      	bls.n	8000dcc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000dc8:	2303      	movs	r3, #3
 8000dca:	e1a1      	b.n	8001110 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000dcc:	4b2d      	ldr	r3, [pc, #180]	@ (8000e84 <HAL_RCC_OscConfig+0x26c>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	f003 0302 	and.w	r3, r3, #2
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d0f0      	beq.n	8000dba <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000dd8:	4b2a      	ldr	r3, [pc, #168]	@ (8000e84 <HAL_RCC_OscConfig+0x26c>)
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	695b      	ldr	r3, [r3, #20]
 8000de4:	00db      	lsls	r3, r3, #3
 8000de6:	4927      	ldr	r1, [pc, #156]	@ (8000e84 <HAL_RCC_OscConfig+0x26c>)
 8000de8:	4313      	orrs	r3, r2
 8000dea:	600b      	str	r3, [r1, #0]
 8000dec:	e015      	b.n	8000e1a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000dee:	4b26      	ldr	r3, [pc, #152]	@ (8000e88 <HAL_RCC_OscConfig+0x270>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000df4:	f7ff fc48 	bl	8000688 <HAL_GetTick>
 8000df8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000dfa:	e008      	b.n	8000e0e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000dfc:	f7ff fc44 	bl	8000688 <HAL_GetTick>
 8000e00:	4602      	mov	r2, r0
 8000e02:	693b      	ldr	r3, [r7, #16]
 8000e04:	1ad3      	subs	r3, r2, r3
 8000e06:	2b02      	cmp	r3, #2
 8000e08:	d901      	bls.n	8000e0e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000e0a:	2303      	movs	r3, #3
 8000e0c:	e180      	b.n	8001110 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e0e:	4b1d      	ldr	r3, [pc, #116]	@ (8000e84 <HAL_RCC_OscConfig+0x26c>)
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	f003 0302 	and.w	r3, r3, #2
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d1f0      	bne.n	8000dfc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	f003 0308 	and.w	r3, r3, #8
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d03a      	beq.n	8000e9c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	699b      	ldr	r3, [r3, #24]
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d019      	beq.n	8000e62 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000e2e:	4b17      	ldr	r3, [pc, #92]	@ (8000e8c <HAL_RCC_OscConfig+0x274>)
 8000e30:	2201      	movs	r2, #1
 8000e32:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e34:	f7ff fc28 	bl	8000688 <HAL_GetTick>
 8000e38:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e3a:	e008      	b.n	8000e4e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e3c:	f7ff fc24 	bl	8000688 <HAL_GetTick>
 8000e40:	4602      	mov	r2, r0
 8000e42:	693b      	ldr	r3, [r7, #16]
 8000e44:	1ad3      	subs	r3, r2, r3
 8000e46:	2b02      	cmp	r3, #2
 8000e48:	d901      	bls.n	8000e4e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000e4a:	2303      	movs	r3, #3
 8000e4c:	e160      	b.n	8001110 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e4e:	4b0d      	ldr	r3, [pc, #52]	@ (8000e84 <HAL_RCC_OscConfig+0x26c>)
 8000e50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e52:	f003 0302 	and.w	r3, r3, #2
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d0f0      	beq.n	8000e3c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000e5a:	2001      	movs	r0, #1
 8000e5c:	f000 face 	bl	80013fc <RCC_Delay>
 8000e60:	e01c      	b.n	8000e9c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000e62:	4b0a      	ldr	r3, [pc, #40]	@ (8000e8c <HAL_RCC_OscConfig+0x274>)
 8000e64:	2200      	movs	r2, #0
 8000e66:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e68:	f7ff fc0e 	bl	8000688 <HAL_GetTick>
 8000e6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e6e:	e00f      	b.n	8000e90 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e70:	f7ff fc0a 	bl	8000688 <HAL_GetTick>
 8000e74:	4602      	mov	r2, r0
 8000e76:	693b      	ldr	r3, [r7, #16]
 8000e78:	1ad3      	subs	r3, r2, r3
 8000e7a:	2b02      	cmp	r3, #2
 8000e7c:	d908      	bls.n	8000e90 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000e7e:	2303      	movs	r3, #3
 8000e80:	e146      	b.n	8001110 <HAL_RCC_OscConfig+0x4f8>
 8000e82:	bf00      	nop
 8000e84:	40021000 	.word	0x40021000
 8000e88:	42420000 	.word	0x42420000
 8000e8c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e90:	4b92      	ldr	r3, [pc, #584]	@ (80010dc <HAL_RCC_OscConfig+0x4c4>)
 8000e92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e94:	f003 0302 	and.w	r3, r3, #2
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d1e9      	bne.n	8000e70 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	f003 0304 	and.w	r3, r3, #4
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	f000 80a6 	beq.w	8000ff6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000eae:	4b8b      	ldr	r3, [pc, #556]	@ (80010dc <HAL_RCC_OscConfig+0x4c4>)
 8000eb0:	69db      	ldr	r3, [r3, #28]
 8000eb2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d10d      	bne.n	8000ed6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000eba:	4b88      	ldr	r3, [pc, #544]	@ (80010dc <HAL_RCC_OscConfig+0x4c4>)
 8000ebc:	69db      	ldr	r3, [r3, #28]
 8000ebe:	4a87      	ldr	r2, [pc, #540]	@ (80010dc <HAL_RCC_OscConfig+0x4c4>)
 8000ec0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ec4:	61d3      	str	r3, [r2, #28]
 8000ec6:	4b85      	ldr	r3, [pc, #532]	@ (80010dc <HAL_RCC_OscConfig+0x4c4>)
 8000ec8:	69db      	ldr	r3, [r3, #28]
 8000eca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ece:	60bb      	str	r3, [r7, #8]
 8000ed0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000ed2:	2301      	movs	r3, #1
 8000ed4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ed6:	4b82      	ldr	r3, [pc, #520]	@ (80010e0 <HAL_RCC_OscConfig+0x4c8>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d118      	bne.n	8000f14 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000ee2:	4b7f      	ldr	r3, [pc, #508]	@ (80010e0 <HAL_RCC_OscConfig+0x4c8>)
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	4a7e      	ldr	r2, [pc, #504]	@ (80010e0 <HAL_RCC_OscConfig+0x4c8>)
 8000ee8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000eec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000eee:	f7ff fbcb 	bl	8000688 <HAL_GetTick>
 8000ef2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ef4:	e008      	b.n	8000f08 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000ef6:	f7ff fbc7 	bl	8000688 <HAL_GetTick>
 8000efa:	4602      	mov	r2, r0
 8000efc:	693b      	ldr	r3, [r7, #16]
 8000efe:	1ad3      	subs	r3, r2, r3
 8000f00:	2b64      	cmp	r3, #100	@ 0x64
 8000f02:	d901      	bls.n	8000f08 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000f04:	2303      	movs	r3, #3
 8000f06:	e103      	b.n	8001110 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f08:	4b75      	ldr	r3, [pc, #468]	@ (80010e0 <HAL_RCC_OscConfig+0x4c8>)
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d0f0      	beq.n	8000ef6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	68db      	ldr	r3, [r3, #12]
 8000f18:	2b01      	cmp	r3, #1
 8000f1a:	d106      	bne.n	8000f2a <HAL_RCC_OscConfig+0x312>
 8000f1c:	4b6f      	ldr	r3, [pc, #444]	@ (80010dc <HAL_RCC_OscConfig+0x4c4>)
 8000f1e:	6a1b      	ldr	r3, [r3, #32]
 8000f20:	4a6e      	ldr	r2, [pc, #440]	@ (80010dc <HAL_RCC_OscConfig+0x4c4>)
 8000f22:	f043 0301 	orr.w	r3, r3, #1
 8000f26:	6213      	str	r3, [r2, #32]
 8000f28:	e02d      	b.n	8000f86 <HAL_RCC_OscConfig+0x36e>
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	68db      	ldr	r3, [r3, #12]
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d10c      	bne.n	8000f4c <HAL_RCC_OscConfig+0x334>
 8000f32:	4b6a      	ldr	r3, [pc, #424]	@ (80010dc <HAL_RCC_OscConfig+0x4c4>)
 8000f34:	6a1b      	ldr	r3, [r3, #32]
 8000f36:	4a69      	ldr	r2, [pc, #420]	@ (80010dc <HAL_RCC_OscConfig+0x4c4>)
 8000f38:	f023 0301 	bic.w	r3, r3, #1
 8000f3c:	6213      	str	r3, [r2, #32]
 8000f3e:	4b67      	ldr	r3, [pc, #412]	@ (80010dc <HAL_RCC_OscConfig+0x4c4>)
 8000f40:	6a1b      	ldr	r3, [r3, #32]
 8000f42:	4a66      	ldr	r2, [pc, #408]	@ (80010dc <HAL_RCC_OscConfig+0x4c4>)
 8000f44:	f023 0304 	bic.w	r3, r3, #4
 8000f48:	6213      	str	r3, [r2, #32]
 8000f4a:	e01c      	b.n	8000f86 <HAL_RCC_OscConfig+0x36e>
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	68db      	ldr	r3, [r3, #12]
 8000f50:	2b05      	cmp	r3, #5
 8000f52:	d10c      	bne.n	8000f6e <HAL_RCC_OscConfig+0x356>
 8000f54:	4b61      	ldr	r3, [pc, #388]	@ (80010dc <HAL_RCC_OscConfig+0x4c4>)
 8000f56:	6a1b      	ldr	r3, [r3, #32]
 8000f58:	4a60      	ldr	r2, [pc, #384]	@ (80010dc <HAL_RCC_OscConfig+0x4c4>)
 8000f5a:	f043 0304 	orr.w	r3, r3, #4
 8000f5e:	6213      	str	r3, [r2, #32]
 8000f60:	4b5e      	ldr	r3, [pc, #376]	@ (80010dc <HAL_RCC_OscConfig+0x4c4>)
 8000f62:	6a1b      	ldr	r3, [r3, #32]
 8000f64:	4a5d      	ldr	r2, [pc, #372]	@ (80010dc <HAL_RCC_OscConfig+0x4c4>)
 8000f66:	f043 0301 	orr.w	r3, r3, #1
 8000f6a:	6213      	str	r3, [r2, #32]
 8000f6c:	e00b      	b.n	8000f86 <HAL_RCC_OscConfig+0x36e>
 8000f6e:	4b5b      	ldr	r3, [pc, #364]	@ (80010dc <HAL_RCC_OscConfig+0x4c4>)
 8000f70:	6a1b      	ldr	r3, [r3, #32]
 8000f72:	4a5a      	ldr	r2, [pc, #360]	@ (80010dc <HAL_RCC_OscConfig+0x4c4>)
 8000f74:	f023 0301 	bic.w	r3, r3, #1
 8000f78:	6213      	str	r3, [r2, #32]
 8000f7a:	4b58      	ldr	r3, [pc, #352]	@ (80010dc <HAL_RCC_OscConfig+0x4c4>)
 8000f7c:	6a1b      	ldr	r3, [r3, #32]
 8000f7e:	4a57      	ldr	r2, [pc, #348]	@ (80010dc <HAL_RCC_OscConfig+0x4c4>)
 8000f80:	f023 0304 	bic.w	r3, r3, #4
 8000f84:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	68db      	ldr	r3, [r3, #12]
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d015      	beq.n	8000fba <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f8e:	f7ff fb7b 	bl	8000688 <HAL_GetTick>
 8000f92:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f94:	e00a      	b.n	8000fac <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f96:	f7ff fb77 	bl	8000688 <HAL_GetTick>
 8000f9a:	4602      	mov	r2, r0
 8000f9c:	693b      	ldr	r3, [r7, #16]
 8000f9e:	1ad3      	subs	r3, r2, r3
 8000fa0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000fa4:	4293      	cmp	r3, r2
 8000fa6:	d901      	bls.n	8000fac <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000fa8:	2303      	movs	r3, #3
 8000faa:	e0b1      	b.n	8001110 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000fac:	4b4b      	ldr	r3, [pc, #300]	@ (80010dc <HAL_RCC_OscConfig+0x4c4>)
 8000fae:	6a1b      	ldr	r3, [r3, #32]
 8000fb0:	f003 0302 	and.w	r3, r3, #2
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d0ee      	beq.n	8000f96 <HAL_RCC_OscConfig+0x37e>
 8000fb8:	e014      	b.n	8000fe4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fba:	f7ff fb65 	bl	8000688 <HAL_GetTick>
 8000fbe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000fc0:	e00a      	b.n	8000fd8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000fc2:	f7ff fb61 	bl	8000688 <HAL_GetTick>
 8000fc6:	4602      	mov	r2, r0
 8000fc8:	693b      	ldr	r3, [r7, #16]
 8000fca:	1ad3      	subs	r3, r2, r3
 8000fcc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000fd0:	4293      	cmp	r3, r2
 8000fd2:	d901      	bls.n	8000fd8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000fd4:	2303      	movs	r3, #3
 8000fd6:	e09b      	b.n	8001110 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000fd8:	4b40      	ldr	r3, [pc, #256]	@ (80010dc <HAL_RCC_OscConfig+0x4c4>)
 8000fda:	6a1b      	ldr	r3, [r3, #32]
 8000fdc:	f003 0302 	and.w	r3, r3, #2
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d1ee      	bne.n	8000fc2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000fe4:	7dfb      	ldrb	r3, [r7, #23]
 8000fe6:	2b01      	cmp	r3, #1
 8000fe8:	d105      	bne.n	8000ff6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000fea:	4b3c      	ldr	r3, [pc, #240]	@ (80010dc <HAL_RCC_OscConfig+0x4c4>)
 8000fec:	69db      	ldr	r3, [r3, #28]
 8000fee:	4a3b      	ldr	r2, [pc, #236]	@ (80010dc <HAL_RCC_OscConfig+0x4c4>)
 8000ff0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8000ff4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	69db      	ldr	r3, [r3, #28]
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	f000 8087 	beq.w	800110e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001000:	4b36      	ldr	r3, [pc, #216]	@ (80010dc <HAL_RCC_OscConfig+0x4c4>)
 8001002:	685b      	ldr	r3, [r3, #4]
 8001004:	f003 030c 	and.w	r3, r3, #12
 8001008:	2b08      	cmp	r3, #8
 800100a:	d061      	beq.n	80010d0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	69db      	ldr	r3, [r3, #28]
 8001010:	2b02      	cmp	r3, #2
 8001012:	d146      	bne.n	80010a2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001014:	4b33      	ldr	r3, [pc, #204]	@ (80010e4 <HAL_RCC_OscConfig+0x4cc>)
 8001016:	2200      	movs	r2, #0
 8001018:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800101a:	f7ff fb35 	bl	8000688 <HAL_GetTick>
 800101e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001020:	e008      	b.n	8001034 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001022:	f7ff fb31 	bl	8000688 <HAL_GetTick>
 8001026:	4602      	mov	r2, r0
 8001028:	693b      	ldr	r3, [r7, #16]
 800102a:	1ad3      	subs	r3, r2, r3
 800102c:	2b02      	cmp	r3, #2
 800102e:	d901      	bls.n	8001034 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001030:	2303      	movs	r3, #3
 8001032:	e06d      	b.n	8001110 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001034:	4b29      	ldr	r3, [pc, #164]	@ (80010dc <HAL_RCC_OscConfig+0x4c4>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800103c:	2b00      	cmp	r3, #0
 800103e:	d1f0      	bne.n	8001022 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	6a1b      	ldr	r3, [r3, #32]
 8001044:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001048:	d108      	bne.n	800105c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800104a:	4b24      	ldr	r3, [pc, #144]	@ (80010dc <HAL_RCC_OscConfig+0x4c4>)
 800104c:	685b      	ldr	r3, [r3, #4]
 800104e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	689b      	ldr	r3, [r3, #8]
 8001056:	4921      	ldr	r1, [pc, #132]	@ (80010dc <HAL_RCC_OscConfig+0x4c4>)
 8001058:	4313      	orrs	r3, r2
 800105a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800105c:	4b1f      	ldr	r3, [pc, #124]	@ (80010dc <HAL_RCC_OscConfig+0x4c4>)
 800105e:	685b      	ldr	r3, [r3, #4]
 8001060:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	6a19      	ldr	r1, [r3, #32]
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800106c:	430b      	orrs	r3, r1
 800106e:	491b      	ldr	r1, [pc, #108]	@ (80010dc <HAL_RCC_OscConfig+0x4c4>)
 8001070:	4313      	orrs	r3, r2
 8001072:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001074:	4b1b      	ldr	r3, [pc, #108]	@ (80010e4 <HAL_RCC_OscConfig+0x4cc>)
 8001076:	2201      	movs	r2, #1
 8001078:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800107a:	f7ff fb05 	bl	8000688 <HAL_GetTick>
 800107e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001080:	e008      	b.n	8001094 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001082:	f7ff fb01 	bl	8000688 <HAL_GetTick>
 8001086:	4602      	mov	r2, r0
 8001088:	693b      	ldr	r3, [r7, #16]
 800108a:	1ad3      	subs	r3, r2, r3
 800108c:	2b02      	cmp	r3, #2
 800108e:	d901      	bls.n	8001094 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001090:	2303      	movs	r3, #3
 8001092:	e03d      	b.n	8001110 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001094:	4b11      	ldr	r3, [pc, #68]	@ (80010dc <HAL_RCC_OscConfig+0x4c4>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800109c:	2b00      	cmp	r3, #0
 800109e:	d0f0      	beq.n	8001082 <HAL_RCC_OscConfig+0x46a>
 80010a0:	e035      	b.n	800110e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80010a2:	4b10      	ldr	r3, [pc, #64]	@ (80010e4 <HAL_RCC_OscConfig+0x4cc>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010a8:	f7ff faee 	bl	8000688 <HAL_GetTick>
 80010ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80010ae:	e008      	b.n	80010c2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80010b0:	f7ff faea 	bl	8000688 <HAL_GetTick>
 80010b4:	4602      	mov	r2, r0
 80010b6:	693b      	ldr	r3, [r7, #16]
 80010b8:	1ad3      	subs	r3, r2, r3
 80010ba:	2b02      	cmp	r3, #2
 80010bc:	d901      	bls.n	80010c2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80010be:	2303      	movs	r3, #3
 80010c0:	e026      	b.n	8001110 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80010c2:	4b06      	ldr	r3, [pc, #24]	@ (80010dc <HAL_RCC_OscConfig+0x4c4>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d1f0      	bne.n	80010b0 <HAL_RCC_OscConfig+0x498>
 80010ce:	e01e      	b.n	800110e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	69db      	ldr	r3, [r3, #28]
 80010d4:	2b01      	cmp	r3, #1
 80010d6:	d107      	bne.n	80010e8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80010d8:	2301      	movs	r3, #1
 80010da:	e019      	b.n	8001110 <HAL_RCC_OscConfig+0x4f8>
 80010dc:	40021000 	.word	0x40021000
 80010e0:	40007000 	.word	0x40007000
 80010e4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80010e8:	4b0b      	ldr	r3, [pc, #44]	@ (8001118 <HAL_RCC_OscConfig+0x500>)
 80010ea:	685b      	ldr	r3, [r3, #4]
 80010ec:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	6a1b      	ldr	r3, [r3, #32]
 80010f8:	429a      	cmp	r2, r3
 80010fa:	d106      	bne.n	800110a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001106:	429a      	cmp	r2, r3
 8001108:	d001      	beq.n	800110e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800110a:	2301      	movs	r3, #1
 800110c:	e000      	b.n	8001110 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800110e:	2300      	movs	r3, #0
}
 8001110:	4618      	mov	r0, r3
 8001112:	3718      	adds	r7, #24
 8001114:	46bd      	mov	sp, r7
 8001116:	bd80      	pop	{r7, pc}
 8001118:	40021000 	.word	0x40021000

0800111c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b084      	sub	sp, #16
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
 8001124:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	2b00      	cmp	r3, #0
 800112a:	d101      	bne.n	8001130 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800112c:	2301      	movs	r3, #1
 800112e:	e0d0      	b.n	80012d2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001130:	4b6a      	ldr	r3, [pc, #424]	@ (80012dc <HAL_RCC_ClockConfig+0x1c0>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	f003 0307 	and.w	r3, r3, #7
 8001138:	683a      	ldr	r2, [r7, #0]
 800113a:	429a      	cmp	r2, r3
 800113c:	d910      	bls.n	8001160 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800113e:	4b67      	ldr	r3, [pc, #412]	@ (80012dc <HAL_RCC_ClockConfig+0x1c0>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	f023 0207 	bic.w	r2, r3, #7
 8001146:	4965      	ldr	r1, [pc, #404]	@ (80012dc <HAL_RCC_ClockConfig+0x1c0>)
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	4313      	orrs	r3, r2
 800114c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800114e:	4b63      	ldr	r3, [pc, #396]	@ (80012dc <HAL_RCC_ClockConfig+0x1c0>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	f003 0307 	and.w	r3, r3, #7
 8001156:	683a      	ldr	r2, [r7, #0]
 8001158:	429a      	cmp	r2, r3
 800115a:	d001      	beq.n	8001160 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800115c:	2301      	movs	r3, #1
 800115e:	e0b8      	b.n	80012d2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	f003 0302 	and.w	r3, r3, #2
 8001168:	2b00      	cmp	r3, #0
 800116a:	d020      	beq.n	80011ae <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	f003 0304 	and.w	r3, r3, #4
 8001174:	2b00      	cmp	r3, #0
 8001176:	d005      	beq.n	8001184 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001178:	4b59      	ldr	r3, [pc, #356]	@ (80012e0 <HAL_RCC_ClockConfig+0x1c4>)
 800117a:	685b      	ldr	r3, [r3, #4]
 800117c:	4a58      	ldr	r2, [pc, #352]	@ (80012e0 <HAL_RCC_ClockConfig+0x1c4>)
 800117e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001182:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	f003 0308 	and.w	r3, r3, #8
 800118c:	2b00      	cmp	r3, #0
 800118e:	d005      	beq.n	800119c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001190:	4b53      	ldr	r3, [pc, #332]	@ (80012e0 <HAL_RCC_ClockConfig+0x1c4>)
 8001192:	685b      	ldr	r3, [r3, #4]
 8001194:	4a52      	ldr	r2, [pc, #328]	@ (80012e0 <HAL_RCC_ClockConfig+0x1c4>)
 8001196:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800119a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800119c:	4b50      	ldr	r3, [pc, #320]	@ (80012e0 <HAL_RCC_ClockConfig+0x1c4>)
 800119e:	685b      	ldr	r3, [r3, #4]
 80011a0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	689b      	ldr	r3, [r3, #8]
 80011a8:	494d      	ldr	r1, [pc, #308]	@ (80012e0 <HAL_RCC_ClockConfig+0x1c4>)
 80011aa:	4313      	orrs	r3, r2
 80011ac:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	f003 0301 	and.w	r3, r3, #1
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d040      	beq.n	800123c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	685b      	ldr	r3, [r3, #4]
 80011be:	2b01      	cmp	r3, #1
 80011c0:	d107      	bne.n	80011d2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011c2:	4b47      	ldr	r3, [pc, #284]	@ (80012e0 <HAL_RCC_ClockConfig+0x1c4>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d115      	bne.n	80011fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011ce:	2301      	movs	r3, #1
 80011d0:	e07f      	b.n	80012d2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	685b      	ldr	r3, [r3, #4]
 80011d6:	2b02      	cmp	r3, #2
 80011d8:	d107      	bne.n	80011ea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80011da:	4b41      	ldr	r3, [pc, #260]	@ (80012e0 <HAL_RCC_ClockConfig+0x1c4>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d109      	bne.n	80011fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011e6:	2301      	movs	r3, #1
 80011e8:	e073      	b.n	80012d2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011ea:	4b3d      	ldr	r3, [pc, #244]	@ (80012e0 <HAL_RCC_ClockConfig+0x1c4>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	f003 0302 	and.w	r3, r3, #2
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d101      	bne.n	80011fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011f6:	2301      	movs	r3, #1
 80011f8:	e06b      	b.n	80012d2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80011fa:	4b39      	ldr	r3, [pc, #228]	@ (80012e0 <HAL_RCC_ClockConfig+0x1c4>)
 80011fc:	685b      	ldr	r3, [r3, #4]
 80011fe:	f023 0203 	bic.w	r2, r3, #3
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	685b      	ldr	r3, [r3, #4]
 8001206:	4936      	ldr	r1, [pc, #216]	@ (80012e0 <HAL_RCC_ClockConfig+0x1c4>)
 8001208:	4313      	orrs	r3, r2
 800120a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800120c:	f7ff fa3c 	bl	8000688 <HAL_GetTick>
 8001210:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001212:	e00a      	b.n	800122a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001214:	f7ff fa38 	bl	8000688 <HAL_GetTick>
 8001218:	4602      	mov	r2, r0
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	1ad3      	subs	r3, r2, r3
 800121e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001222:	4293      	cmp	r3, r2
 8001224:	d901      	bls.n	800122a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001226:	2303      	movs	r3, #3
 8001228:	e053      	b.n	80012d2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800122a:	4b2d      	ldr	r3, [pc, #180]	@ (80012e0 <HAL_RCC_ClockConfig+0x1c4>)
 800122c:	685b      	ldr	r3, [r3, #4]
 800122e:	f003 020c 	and.w	r2, r3, #12
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	685b      	ldr	r3, [r3, #4]
 8001236:	009b      	lsls	r3, r3, #2
 8001238:	429a      	cmp	r2, r3
 800123a:	d1eb      	bne.n	8001214 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800123c:	4b27      	ldr	r3, [pc, #156]	@ (80012dc <HAL_RCC_ClockConfig+0x1c0>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	f003 0307 	and.w	r3, r3, #7
 8001244:	683a      	ldr	r2, [r7, #0]
 8001246:	429a      	cmp	r2, r3
 8001248:	d210      	bcs.n	800126c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800124a:	4b24      	ldr	r3, [pc, #144]	@ (80012dc <HAL_RCC_ClockConfig+0x1c0>)
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	f023 0207 	bic.w	r2, r3, #7
 8001252:	4922      	ldr	r1, [pc, #136]	@ (80012dc <HAL_RCC_ClockConfig+0x1c0>)
 8001254:	683b      	ldr	r3, [r7, #0]
 8001256:	4313      	orrs	r3, r2
 8001258:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800125a:	4b20      	ldr	r3, [pc, #128]	@ (80012dc <HAL_RCC_ClockConfig+0x1c0>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	f003 0307 	and.w	r3, r3, #7
 8001262:	683a      	ldr	r2, [r7, #0]
 8001264:	429a      	cmp	r2, r3
 8001266:	d001      	beq.n	800126c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001268:	2301      	movs	r3, #1
 800126a:	e032      	b.n	80012d2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	f003 0304 	and.w	r3, r3, #4
 8001274:	2b00      	cmp	r3, #0
 8001276:	d008      	beq.n	800128a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001278:	4b19      	ldr	r3, [pc, #100]	@ (80012e0 <HAL_RCC_ClockConfig+0x1c4>)
 800127a:	685b      	ldr	r3, [r3, #4]
 800127c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	68db      	ldr	r3, [r3, #12]
 8001284:	4916      	ldr	r1, [pc, #88]	@ (80012e0 <HAL_RCC_ClockConfig+0x1c4>)
 8001286:	4313      	orrs	r3, r2
 8001288:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	f003 0308 	and.w	r3, r3, #8
 8001292:	2b00      	cmp	r3, #0
 8001294:	d009      	beq.n	80012aa <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001296:	4b12      	ldr	r3, [pc, #72]	@ (80012e0 <HAL_RCC_ClockConfig+0x1c4>)
 8001298:	685b      	ldr	r3, [r3, #4]
 800129a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	691b      	ldr	r3, [r3, #16]
 80012a2:	00db      	lsls	r3, r3, #3
 80012a4:	490e      	ldr	r1, [pc, #56]	@ (80012e0 <HAL_RCC_ClockConfig+0x1c4>)
 80012a6:	4313      	orrs	r3, r2
 80012a8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80012aa:	f000 f821 	bl	80012f0 <HAL_RCC_GetSysClockFreq>
 80012ae:	4602      	mov	r2, r0
 80012b0:	4b0b      	ldr	r3, [pc, #44]	@ (80012e0 <HAL_RCC_ClockConfig+0x1c4>)
 80012b2:	685b      	ldr	r3, [r3, #4]
 80012b4:	091b      	lsrs	r3, r3, #4
 80012b6:	f003 030f 	and.w	r3, r3, #15
 80012ba:	490a      	ldr	r1, [pc, #40]	@ (80012e4 <HAL_RCC_ClockConfig+0x1c8>)
 80012bc:	5ccb      	ldrb	r3, [r1, r3]
 80012be:	fa22 f303 	lsr.w	r3, r2, r3
 80012c2:	4a09      	ldr	r2, [pc, #36]	@ (80012e8 <HAL_RCC_ClockConfig+0x1cc>)
 80012c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80012c6:	4b09      	ldr	r3, [pc, #36]	@ (80012ec <HAL_RCC_ClockConfig+0x1d0>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	4618      	mov	r0, r3
 80012cc:	f7ff f99a 	bl	8000604 <HAL_InitTick>

  return HAL_OK;
 80012d0:	2300      	movs	r3, #0
}
 80012d2:	4618      	mov	r0, r3
 80012d4:	3710      	adds	r7, #16
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	bf00      	nop
 80012dc:	40022000 	.word	0x40022000
 80012e0:	40021000 	.word	0x40021000
 80012e4:	080021ec 	.word	0x080021ec
 80012e8:	20000000 	.word	0x20000000
 80012ec:	20000004 	.word	0x20000004

080012f0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80012f0:	b480      	push	{r7}
 80012f2:	b087      	sub	sp, #28
 80012f4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80012f6:	2300      	movs	r3, #0
 80012f8:	60fb      	str	r3, [r7, #12]
 80012fa:	2300      	movs	r3, #0
 80012fc:	60bb      	str	r3, [r7, #8]
 80012fe:	2300      	movs	r3, #0
 8001300:	617b      	str	r3, [r7, #20]
 8001302:	2300      	movs	r3, #0
 8001304:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001306:	2300      	movs	r3, #0
 8001308:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800130a:	4b1e      	ldr	r3, [pc, #120]	@ (8001384 <HAL_RCC_GetSysClockFreq+0x94>)
 800130c:	685b      	ldr	r3, [r3, #4]
 800130e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	f003 030c 	and.w	r3, r3, #12
 8001316:	2b04      	cmp	r3, #4
 8001318:	d002      	beq.n	8001320 <HAL_RCC_GetSysClockFreq+0x30>
 800131a:	2b08      	cmp	r3, #8
 800131c:	d003      	beq.n	8001326 <HAL_RCC_GetSysClockFreq+0x36>
 800131e:	e027      	b.n	8001370 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001320:	4b19      	ldr	r3, [pc, #100]	@ (8001388 <HAL_RCC_GetSysClockFreq+0x98>)
 8001322:	613b      	str	r3, [r7, #16]
      break;
 8001324:	e027      	b.n	8001376 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	0c9b      	lsrs	r3, r3, #18
 800132a:	f003 030f 	and.w	r3, r3, #15
 800132e:	4a17      	ldr	r2, [pc, #92]	@ (800138c <HAL_RCC_GetSysClockFreq+0x9c>)
 8001330:	5cd3      	ldrb	r3, [r2, r3]
 8001332:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800133a:	2b00      	cmp	r3, #0
 800133c:	d010      	beq.n	8001360 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800133e:	4b11      	ldr	r3, [pc, #68]	@ (8001384 <HAL_RCC_GetSysClockFreq+0x94>)
 8001340:	685b      	ldr	r3, [r3, #4]
 8001342:	0c5b      	lsrs	r3, r3, #17
 8001344:	f003 0301 	and.w	r3, r3, #1
 8001348:	4a11      	ldr	r2, [pc, #68]	@ (8001390 <HAL_RCC_GetSysClockFreq+0xa0>)
 800134a:	5cd3      	ldrb	r3, [r2, r3]
 800134c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	4a0d      	ldr	r2, [pc, #52]	@ (8001388 <HAL_RCC_GetSysClockFreq+0x98>)
 8001352:	fb03 f202 	mul.w	r2, r3, r2
 8001356:	68bb      	ldr	r3, [r7, #8]
 8001358:	fbb2 f3f3 	udiv	r3, r2, r3
 800135c:	617b      	str	r3, [r7, #20]
 800135e:	e004      	b.n	800136a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	4a0c      	ldr	r2, [pc, #48]	@ (8001394 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001364:	fb02 f303 	mul.w	r3, r2, r3
 8001368:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800136a:	697b      	ldr	r3, [r7, #20]
 800136c:	613b      	str	r3, [r7, #16]
      break;
 800136e:	e002      	b.n	8001376 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001370:	4b05      	ldr	r3, [pc, #20]	@ (8001388 <HAL_RCC_GetSysClockFreq+0x98>)
 8001372:	613b      	str	r3, [r7, #16]
      break;
 8001374:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001376:	693b      	ldr	r3, [r7, #16]
}
 8001378:	4618      	mov	r0, r3
 800137a:	371c      	adds	r7, #28
 800137c:	46bd      	mov	sp, r7
 800137e:	bc80      	pop	{r7}
 8001380:	4770      	bx	lr
 8001382:	bf00      	nop
 8001384:	40021000 	.word	0x40021000
 8001388:	007a1200 	.word	0x007a1200
 800138c:	08002204 	.word	0x08002204
 8001390:	08002214 	.word	0x08002214
 8001394:	003d0900 	.word	0x003d0900

08001398 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001398:	b480      	push	{r7}
 800139a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800139c:	4b02      	ldr	r3, [pc, #8]	@ (80013a8 <HAL_RCC_GetHCLKFreq+0x10>)
 800139e:	681b      	ldr	r3, [r3, #0]
}
 80013a0:	4618      	mov	r0, r3
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bc80      	pop	{r7}
 80013a6:	4770      	bx	lr
 80013a8:	20000000 	.word	0x20000000

080013ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80013b0:	f7ff fff2 	bl	8001398 <HAL_RCC_GetHCLKFreq>
 80013b4:	4602      	mov	r2, r0
 80013b6:	4b05      	ldr	r3, [pc, #20]	@ (80013cc <HAL_RCC_GetPCLK1Freq+0x20>)
 80013b8:	685b      	ldr	r3, [r3, #4]
 80013ba:	0a1b      	lsrs	r3, r3, #8
 80013bc:	f003 0307 	and.w	r3, r3, #7
 80013c0:	4903      	ldr	r1, [pc, #12]	@ (80013d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80013c2:	5ccb      	ldrb	r3, [r1, r3]
 80013c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	40021000 	.word	0x40021000
 80013d0:	080021fc 	.word	0x080021fc

080013d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80013d8:	f7ff ffde 	bl	8001398 <HAL_RCC_GetHCLKFreq>
 80013dc:	4602      	mov	r2, r0
 80013de:	4b05      	ldr	r3, [pc, #20]	@ (80013f4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80013e0:	685b      	ldr	r3, [r3, #4]
 80013e2:	0adb      	lsrs	r3, r3, #11
 80013e4:	f003 0307 	and.w	r3, r3, #7
 80013e8:	4903      	ldr	r1, [pc, #12]	@ (80013f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80013ea:	5ccb      	ldrb	r3, [r1, r3]
 80013ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80013f0:	4618      	mov	r0, r3
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	40021000 	.word	0x40021000
 80013f8:	080021fc 	.word	0x080021fc

080013fc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80013fc:	b480      	push	{r7}
 80013fe:	b085      	sub	sp, #20
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001404:	4b0a      	ldr	r3, [pc, #40]	@ (8001430 <RCC_Delay+0x34>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	4a0a      	ldr	r2, [pc, #40]	@ (8001434 <RCC_Delay+0x38>)
 800140a:	fba2 2303 	umull	r2, r3, r2, r3
 800140e:	0a5b      	lsrs	r3, r3, #9
 8001410:	687a      	ldr	r2, [r7, #4]
 8001412:	fb02 f303 	mul.w	r3, r2, r3
 8001416:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001418:	bf00      	nop
  }
  while (Delay --);
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	1e5a      	subs	r2, r3, #1
 800141e:	60fa      	str	r2, [r7, #12]
 8001420:	2b00      	cmp	r3, #0
 8001422:	d1f9      	bne.n	8001418 <RCC_Delay+0x1c>
}
 8001424:	bf00      	nop
 8001426:	bf00      	nop
 8001428:	3714      	adds	r7, #20
 800142a:	46bd      	mov	sp, r7
 800142c:	bc80      	pop	{r7}
 800142e:	4770      	bx	lr
 8001430:	20000000 	.word	0x20000000
 8001434:	10624dd3 	.word	0x10624dd3

08001438 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b082      	sub	sp, #8
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d101      	bne.n	800144a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001446:	2301      	movs	r3, #1
 8001448:	e042      	b.n	80014d0 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001450:	b2db      	uxtb	r3, r3
 8001452:	2b00      	cmp	r3, #0
 8001454:	d106      	bne.n	8001464 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	2200      	movs	r2, #0
 800145a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800145e:	6878      	ldr	r0, [r7, #4]
 8001460:	f7fe ff78 	bl	8000354 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	2224      	movs	r2, #36	@ 0x24
 8001468:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	68da      	ldr	r2, [r3, #12]
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800147a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800147c:	6878      	ldr	r0, [r7, #4]
 800147e:	f000 f971 	bl	8001764 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	691a      	ldr	r2, [r3, #16]
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001490:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	695a      	ldr	r2, [r3, #20]
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80014a0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	68da      	ldr	r2, [r3, #12]
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80014b0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	2200      	movs	r2, #0
 80014b6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	2220      	movs	r2, #32
 80014bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	2220      	movs	r2, #32
 80014c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	2200      	movs	r2, #0
 80014cc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80014ce:	2300      	movs	r3, #0
}
 80014d0:	4618      	mov	r0, r3
 80014d2:	3708      	adds	r7, #8
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bd80      	pop	{r7, pc}

080014d8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b08a      	sub	sp, #40	@ 0x28
 80014dc:	af02      	add	r7, sp, #8
 80014de:	60f8      	str	r0, [r7, #12]
 80014e0:	60b9      	str	r1, [r7, #8]
 80014e2:	603b      	str	r3, [r7, #0]
 80014e4:	4613      	mov	r3, r2
 80014e6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80014e8:	2300      	movs	r3, #0
 80014ea:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80014f2:	b2db      	uxtb	r3, r3
 80014f4:	2b20      	cmp	r3, #32
 80014f6:	d175      	bne.n	80015e4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80014f8:	68bb      	ldr	r3, [r7, #8]
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d002      	beq.n	8001504 <HAL_UART_Transmit+0x2c>
 80014fe:	88fb      	ldrh	r3, [r7, #6]
 8001500:	2b00      	cmp	r3, #0
 8001502:	d101      	bne.n	8001508 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001504:	2301      	movs	r3, #1
 8001506:	e06e      	b.n	80015e6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	2200      	movs	r2, #0
 800150c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	2221      	movs	r2, #33	@ 0x21
 8001512:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001516:	f7ff f8b7 	bl	8000688 <HAL_GetTick>
 800151a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	88fa      	ldrh	r2, [r7, #6]
 8001520:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	88fa      	ldrh	r2, [r7, #6]
 8001526:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	689b      	ldr	r3, [r3, #8]
 800152c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001530:	d108      	bne.n	8001544 <HAL_UART_Transmit+0x6c>
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	691b      	ldr	r3, [r3, #16]
 8001536:	2b00      	cmp	r3, #0
 8001538:	d104      	bne.n	8001544 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800153a:	2300      	movs	r3, #0
 800153c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800153e:	68bb      	ldr	r3, [r7, #8]
 8001540:	61bb      	str	r3, [r7, #24]
 8001542:	e003      	b.n	800154c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001544:	68bb      	ldr	r3, [r7, #8]
 8001546:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001548:	2300      	movs	r3, #0
 800154a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800154c:	e02e      	b.n	80015ac <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	9300      	str	r3, [sp, #0]
 8001552:	697b      	ldr	r3, [r7, #20]
 8001554:	2200      	movs	r2, #0
 8001556:	2180      	movs	r1, #128	@ 0x80
 8001558:	68f8      	ldr	r0, [r7, #12]
 800155a:	f000 f848 	bl	80015ee <UART_WaitOnFlagUntilTimeout>
 800155e:	4603      	mov	r3, r0
 8001560:	2b00      	cmp	r3, #0
 8001562:	d005      	beq.n	8001570 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	2220      	movs	r2, #32
 8001568:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800156c:	2303      	movs	r3, #3
 800156e:	e03a      	b.n	80015e6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8001570:	69fb      	ldr	r3, [r7, #28]
 8001572:	2b00      	cmp	r3, #0
 8001574:	d10b      	bne.n	800158e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001576:	69bb      	ldr	r3, [r7, #24]
 8001578:	881b      	ldrh	r3, [r3, #0]
 800157a:	461a      	mov	r2, r3
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001584:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001586:	69bb      	ldr	r3, [r7, #24]
 8001588:	3302      	adds	r3, #2
 800158a:	61bb      	str	r3, [r7, #24]
 800158c:	e007      	b.n	800159e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800158e:	69fb      	ldr	r3, [r7, #28]
 8001590:	781a      	ldrb	r2, [r3, #0]
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001598:	69fb      	ldr	r3, [r7, #28]
 800159a:	3301      	adds	r3, #1
 800159c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80015a2:	b29b      	uxth	r3, r3
 80015a4:	3b01      	subs	r3, #1
 80015a6:	b29a      	uxth	r2, r3
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80015b0:	b29b      	uxth	r3, r3
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d1cb      	bne.n	800154e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80015b6:	683b      	ldr	r3, [r7, #0]
 80015b8:	9300      	str	r3, [sp, #0]
 80015ba:	697b      	ldr	r3, [r7, #20]
 80015bc:	2200      	movs	r2, #0
 80015be:	2140      	movs	r1, #64	@ 0x40
 80015c0:	68f8      	ldr	r0, [r7, #12]
 80015c2:	f000 f814 	bl	80015ee <UART_WaitOnFlagUntilTimeout>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d005      	beq.n	80015d8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	2220      	movs	r2, #32
 80015d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80015d4:	2303      	movs	r3, #3
 80015d6:	e006      	b.n	80015e6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	2220      	movs	r2, #32
 80015dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80015e0:	2300      	movs	r3, #0
 80015e2:	e000      	b.n	80015e6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80015e4:	2302      	movs	r3, #2
  }
}
 80015e6:	4618      	mov	r0, r3
 80015e8:	3720      	adds	r7, #32
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}

080015ee <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80015ee:	b580      	push	{r7, lr}
 80015f0:	b086      	sub	sp, #24
 80015f2:	af00      	add	r7, sp, #0
 80015f4:	60f8      	str	r0, [r7, #12]
 80015f6:	60b9      	str	r1, [r7, #8]
 80015f8:	603b      	str	r3, [r7, #0]
 80015fa:	4613      	mov	r3, r2
 80015fc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80015fe:	e03b      	b.n	8001678 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001600:	6a3b      	ldr	r3, [r7, #32]
 8001602:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001606:	d037      	beq.n	8001678 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001608:	f7ff f83e 	bl	8000688 <HAL_GetTick>
 800160c:	4602      	mov	r2, r0
 800160e:	683b      	ldr	r3, [r7, #0]
 8001610:	1ad3      	subs	r3, r2, r3
 8001612:	6a3a      	ldr	r2, [r7, #32]
 8001614:	429a      	cmp	r2, r3
 8001616:	d302      	bcc.n	800161e <UART_WaitOnFlagUntilTimeout+0x30>
 8001618:	6a3b      	ldr	r3, [r7, #32]
 800161a:	2b00      	cmp	r3, #0
 800161c:	d101      	bne.n	8001622 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800161e:	2303      	movs	r3, #3
 8001620:	e03a      	b.n	8001698 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	68db      	ldr	r3, [r3, #12]
 8001628:	f003 0304 	and.w	r3, r3, #4
 800162c:	2b00      	cmp	r3, #0
 800162e:	d023      	beq.n	8001678 <UART_WaitOnFlagUntilTimeout+0x8a>
 8001630:	68bb      	ldr	r3, [r7, #8]
 8001632:	2b80      	cmp	r3, #128	@ 0x80
 8001634:	d020      	beq.n	8001678 <UART_WaitOnFlagUntilTimeout+0x8a>
 8001636:	68bb      	ldr	r3, [r7, #8]
 8001638:	2b40      	cmp	r3, #64	@ 0x40
 800163a:	d01d      	beq.n	8001678 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f003 0308 	and.w	r3, r3, #8
 8001646:	2b08      	cmp	r3, #8
 8001648:	d116      	bne.n	8001678 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800164a:	2300      	movs	r3, #0
 800164c:	617b      	str	r3, [r7, #20]
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	617b      	str	r3, [r7, #20]
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	685b      	ldr	r3, [r3, #4]
 800165c:	617b      	str	r3, [r7, #20]
 800165e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8001660:	68f8      	ldr	r0, [r7, #12]
 8001662:	f000 f81d 	bl	80016a0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	2208      	movs	r2, #8
 800166a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	2200      	movs	r2, #0
 8001670:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8001674:	2301      	movs	r3, #1
 8001676:	e00f      	b.n	8001698 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	681a      	ldr	r2, [r3, #0]
 800167e:	68bb      	ldr	r3, [r7, #8]
 8001680:	4013      	ands	r3, r2
 8001682:	68ba      	ldr	r2, [r7, #8]
 8001684:	429a      	cmp	r2, r3
 8001686:	bf0c      	ite	eq
 8001688:	2301      	moveq	r3, #1
 800168a:	2300      	movne	r3, #0
 800168c:	b2db      	uxtb	r3, r3
 800168e:	461a      	mov	r2, r3
 8001690:	79fb      	ldrb	r3, [r7, #7]
 8001692:	429a      	cmp	r2, r3
 8001694:	d0b4      	beq.n	8001600 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001696:	2300      	movs	r3, #0
}
 8001698:	4618      	mov	r0, r3
 800169a:	3718      	adds	r7, #24
 800169c:	46bd      	mov	sp, r7
 800169e:	bd80      	pop	{r7, pc}

080016a0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80016a0:	b480      	push	{r7}
 80016a2:	b095      	sub	sp, #84	@ 0x54
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	330c      	adds	r3, #12
 80016ae:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80016b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016b2:	e853 3f00 	ldrex	r3, [r3]
 80016b6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80016b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016ba:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80016be:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	330c      	adds	r3, #12
 80016c6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80016c8:	643a      	str	r2, [r7, #64]	@ 0x40
 80016ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80016cc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80016ce:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80016d0:	e841 2300 	strex	r3, r2, [r1]
 80016d4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80016d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d1e5      	bne.n	80016a8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	3314      	adds	r3, #20
 80016e2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80016e4:	6a3b      	ldr	r3, [r7, #32]
 80016e6:	e853 3f00 	ldrex	r3, [r3]
 80016ea:	61fb      	str	r3, [r7, #28]
   return(result);
 80016ec:	69fb      	ldr	r3, [r7, #28]
 80016ee:	f023 0301 	bic.w	r3, r3, #1
 80016f2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	3314      	adds	r3, #20
 80016fa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80016fc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80016fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001700:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001702:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001704:	e841 2300 	strex	r3, r2, [r1]
 8001708:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800170a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800170c:	2b00      	cmp	r3, #0
 800170e:	d1e5      	bne.n	80016dc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001714:	2b01      	cmp	r3, #1
 8001716:	d119      	bne.n	800174c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	330c      	adds	r3, #12
 800171e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	e853 3f00 	ldrex	r3, [r3]
 8001726:	60bb      	str	r3, [r7, #8]
   return(result);
 8001728:	68bb      	ldr	r3, [r7, #8]
 800172a:	f023 0310 	bic.w	r3, r3, #16
 800172e:	647b      	str	r3, [r7, #68]	@ 0x44
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	330c      	adds	r3, #12
 8001736:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001738:	61ba      	str	r2, [r7, #24]
 800173a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800173c:	6979      	ldr	r1, [r7, #20]
 800173e:	69ba      	ldr	r2, [r7, #24]
 8001740:	e841 2300 	strex	r3, r2, [r1]
 8001744:	613b      	str	r3, [r7, #16]
   return(result);
 8001746:	693b      	ldr	r3, [r7, #16]
 8001748:	2b00      	cmp	r3, #0
 800174a:	d1e5      	bne.n	8001718 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	2220      	movs	r2, #32
 8001750:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	2200      	movs	r2, #0
 8001758:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800175a:	bf00      	nop
 800175c:	3754      	adds	r7, #84	@ 0x54
 800175e:	46bd      	mov	sp, r7
 8001760:	bc80      	pop	{r7}
 8001762:	4770      	bx	lr

08001764 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b084      	sub	sp, #16
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	691b      	ldr	r3, [r3, #16]
 8001772:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	68da      	ldr	r2, [r3, #12]
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	430a      	orrs	r2, r1
 8001780:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	689a      	ldr	r2, [r3, #8]
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	691b      	ldr	r3, [r3, #16]
 800178a:	431a      	orrs	r2, r3
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	695b      	ldr	r3, [r3, #20]
 8001790:	4313      	orrs	r3, r2
 8001792:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	68db      	ldr	r3, [r3, #12]
 800179a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800179e:	f023 030c 	bic.w	r3, r3, #12
 80017a2:	687a      	ldr	r2, [r7, #4]
 80017a4:	6812      	ldr	r2, [r2, #0]
 80017a6:	68b9      	ldr	r1, [r7, #8]
 80017a8:	430b      	orrs	r3, r1
 80017aa:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	695b      	ldr	r3, [r3, #20]
 80017b2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	699a      	ldr	r2, [r3, #24]
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	430a      	orrs	r2, r1
 80017c0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	4a2c      	ldr	r2, [pc, #176]	@ (8001878 <UART_SetConfig+0x114>)
 80017c8:	4293      	cmp	r3, r2
 80017ca:	d103      	bne.n	80017d4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80017cc:	f7ff fe02 	bl	80013d4 <HAL_RCC_GetPCLK2Freq>
 80017d0:	60f8      	str	r0, [r7, #12]
 80017d2:	e002      	b.n	80017da <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80017d4:	f7ff fdea 	bl	80013ac <HAL_RCC_GetPCLK1Freq>
 80017d8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80017da:	68fa      	ldr	r2, [r7, #12]
 80017dc:	4613      	mov	r3, r2
 80017de:	009b      	lsls	r3, r3, #2
 80017e0:	4413      	add	r3, r2
 80017e2:	009a      	lsls	r2, r3, #2
 80017e4:	441a      	add	r2, r3
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	685b      	ldr	r3, [r3, #4]
 80017ea:	009b      	lsls	r3, r3, #2
 80017ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80017f0:	4a22      	ldr	r2, [pc, #136]	@ (800187c <UART_SetConfig+0x118>)
 80017f2:	fba2 2303 	umull	r2, r3, r2, r3
 80017f6:	095b      	lsrs	r3, r3, #5
 80017f8:	0119      	lsls	r1, r3, #4
 80017fa:	68fa      	ldr	r2, [r7, #12]
 80017fc:	4613      	mov	r3, r2
 80017fe:	009b      	lsls	r3, r3, #2
 8001800:	4413      	add	r3, r2
 8001802:	009a      	lsls	r2, r3, #2
 8001804:	441a      	add	r2, r3
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	685b      	ldr	r3, [r3, #4]
 800180a:	009b      	lsls	r3, r3, #2
 800180c:	fbb2 f2f3 	udiv	r2, r2, r3
 8001810:	4b1a      	ldr	r3, [pc, #104]	@ (800187c <UART_SetConfig+0x118>)
 8001812:	fba3 0302 	umull	r0, r3, r3, r2
 8001816:	095b      	lsrs	r3, r3, #5
 8001818:	2064      	movs	r0, #100	@ 0x64
 800181a:	fb00 f303 	mul.w	r3, r0, r3
 800181e:	1ad3      	subs	r3, r2, r3
 8001820:	011b      	lsls	r3, r3, #4
 8001822:	3332      	adds	r3, #50	@ 0x32
 8001824:	4a15      	ldr	r2, [pc, #84]	@ (800187c <UART_SetConfig+0x118>)
 8001826:	fba2 2303 	umull	r2, r3, r2, r3
 800182a:	095b      	lsrs	r3, r3, #5
 800182c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001830:	4419      	add	r1, r3
 8001832:	68fa      	ldr	r2, [r7, #12]
 8001834:	4613      	mov	r3, r2
 8001836:	009b      	lsls	r3, r3, #2
 8001838:	4413      	add	r3, r2
 800183a:	009a      	lsls	r2, r3, #2
 800183c:	441a      	add	r2, r3
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	685b      	ldr	r3, [r3, #4]
 8001842:	009b      	lsls	r3, r3, #2
 8001844:	fbb2 f2f3 	udiv	r2, r2, r3
 8001848:	4b0c      	ldr	r3, [pc, #48]	@ (800187c <UART_SetConfig+0x118>)
 800184a:	fba3 0302 	umull	r0, r3, r3, r2
 800184e:	095b      	lsrs	r3, r3, #5
 8001850:	2064      	movs	r0, #100	@ 0x64
 8001852:	fb00 f303 	mul.w	r3, r0, r3
 8001856:	1ad3      	subs	r3, r2, r3
 8001858:	011b      	lsls	r3, r3, #4
 800185a:	3332      	adds	r3, #50	@ 0x32
 800185c:	4a07      	ldr	r2, [pc, #28]	@ (800187c <UART_SetConfig+0x118>)
 800185e:	fba2 2303 	umull	r2, r3, r2, r3
 8001862:	095b      	lsrs	r3, r3, #5
 8001864:	f003 020f 	and.w	r2, r3, #15
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	440a      	add	r2, r1
 800186e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8001870:	bf00      	nop
 8001872:	3710      	adds	r7, #16
 8001874:	46bd      	mov	sp, r7
 8001876:	bd80      	pop	{r7, pc}
 8001878:	40013800 	.word	0x40013800
 800187c:	51eb851f 	.word	0x51eb851f

08001880 <std>:
 8001880:	2300      	movs	r3, #0
 8001882:	b510      	push	{r4, lr}
 8001884:	4604      	mov	r4, r0
 8001886:	e9c0 3300 	strd	r3, r3, [r0]
 800188a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800188e:	6083      	str	r3, [r0, #8]
 8001890:	8181      	strh	r1, [r0, #12]
 8001892:	6643      	str	r3, [r0, #100]	@ 0x64
 8001894:	81c2      	strh	r2, [r0, #14]
 8001896:	6183      	str	r3, [r0, #24]
 8001898:	4619      	mov	r1, r3
 800189a:	2208      	movs	r2, #8
 800189c:	305c      	adds	r0, #92	@ 0x5c
 800189e:	f000 f9e7 	bl	8001c70 <memset>
 80018a2:	4b0d      	ldr	r3, [pc, #52]	@ (80018d8 <std+0x58>)
 80018a4:	6224      	str	r4, [r4, #32]
 80018a6:	6263      	str	r3, [r4, #36]	@ 0x24
 80018a8:	4b0c      	ldr	r3, [pc, #48]	@ (80018dc <std+0x5c>)
 80018aa:	62a3      	str	r3, [r4, #40]	@ 0x28
 80018ac:	4b0c      	ldr	r3, [pc, #48]	@ (80018e0 <std+0x60>)
 80018ae:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80018b0:	4b0c      	ldr	r3, [pc, #48]	@ (80018e4 <std+0x64>)
 80018b2:	6323      	str	r3, [r4, #48]	@ 0x30
 80018b4:	4b0c      	ldr	r3, [pc, #48]	@ (80018e8 <std+0x68>)
 80018b6:	429c      	cmp	r4, r3
 80018b8:	d006      	beq.n	80018c8 <std+0x48>
 80018ba:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80018be:	4294      	cmp	r4, r2
 80018c0:	d002      	beq.n	80018c8 <std+0x48>
 80018c2:	33d0      	adds	r3, #208	@ 0xd0
 80018c4:	429c      	cmp	r4, r3
 80018c6:	d105      	bne.n	80018d4 <std+0x54>
 80018c8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80018cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80018d0:	f000 ba46 	b.w	8001d60 <__retarget_lock_init_recursive>
 80018d4:	bd10      	pop	{r4, pc}
 80018d6:	bf00      	nop
 80018d8:	08001ac1 	.word	0x08001ac1
 80018dc:	08001ae3 	.word	0x08001ae3
 80018e0:	08001b1b 	.word	0x08001b1b
 80018e4:	08001b3f 	.word	0x08001b3f
 80018e8:	200000d4 	.word	0x200000d4

080018ec <stdio_exit_handler>:
 80018ec:	4a02      	ldr	r2, [pc, #8]	@ (80018f8 <stdio_exit_handler+0xc>)
 80018ee:	4903      	ldr	r1, [pc, #12]	@ (80018fc <stdio_exit_handler+0x10>)
 80018f0:	4803      	ldr	r0, [pc, #12]	@ (8001900 <stdio_exit_handler+0x14>)
 80018f2:	f000 b869 	b.w	80019c8 <_fwalk_sglue>
 80018f6:	bf00      	nop
 80018f8:	2000000c 	.word	0x2000000c
 80018fc:	08002055 	.word	0x08002055
 8001900:	2000001c 	.word	0x2000001c

08001904 <cleanup_stdio>:
 8001904:	6841      	ldr	r1, [r0, #4]
 8001906:	4b0c      	ldr	r3, [pc, #48]	@ (8001938 <cleanup_stdio+0x34>)
 8001908:	b510      	push	{r4, lr}
 800190a:	4299      	cmp	r1, r3
 800190c:	4604      	mov	r4, r0
 800190e:	d001      	beq.n	8001914 <cleanup_stdio+0x10>
 8001910:	f000 fba0 	bl	8002054 <_fflush_r>
 8001914:	68a1      	ldr	r1, [r4, #8]
 8001916:	4b09      	ldr	r3, [pc, #36]	@ (800193c <cleanup_stdio+0x38>)
 8001918:	4299      	cmp	r1, r3
 800191a:	d002      	beq.n	8001922 <cleanup_stdio+0x1e>
 800191c:	4620      	mov	r0, r4
 800191e:	f000 fb99 	bl	8002054 <_fflush_r>
 8001922:	68e1      	ldr	r1, [r4, #12]
 8001924:	4b06      	ldr	r3, [pc, #24]	@ (8001940 <cleanup_stdio+0x3c>)
 8001926:	4299      	cmp	r1, r3
 8001928:	d004      	beq.n	8001934 <cleanup_stdio+0x30>
 800192a:	4620      	mov	r0, r4
 800192c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001930:	f000 bb90 	b.w	8002054 <_fflush_r>
 8001934:	bd10      	pop	{r4, pc}
 8001936:	bf00      	nop
 8001938:	200000d4 	.word	0x200000d4
 800193c:	2000013c 	.word	0x2000013c
 8001940:	200001a4 	.word	0x200001a4

08001944 <global_stdio_init.part.0>:
 8001944:	b510      	push	{r4, lr}
 8001946:	4b0b      	ldr	r3, [pc, #44]	@ (8001974 <global_stdio_init.part.0+0x30>)
 8001948:	4c0b      	ldr	r4, [pc, #44]	@ (8001978 <global_stdio_init.part.0+0x34>)
 800194a:	4a0c      	ldr	r2, [pc, #48]	@ (800197c <global_stdio_init.part.0+0x38>)
 800194c:	4620      	mov	r0, r4
 800194e:	601a      	str	r2, [r3, #0]
 8001950:	2104      	movs	r1, #4
 8001952:	2200      	movs	r2, #0
 8001954:	f7ff ff94 	bl	8001880 <std>
 8001958:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800195c:	2201      	movs	r2, #1
 800195e:	2109      	movs	r1, #9
 8001960:	f7ff ff8e 	bl	8001880 <std>
 8001964:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8001968:	2202      	movs	r2, #2
 800196a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800196e:	2112      	movs	r1, #18
 8001970:	f7ff bf86 	b.w	8001880 <std>
 8001974:	2000020c 	.word	0x2000020c
 8001978:	200000d4 	.word	0x200000d4
 800197c:	080018ed 	.word	0x080018ed

08001980 <__sfp_lock_acquire>:
 8001980:	4801      	ldr	r0, [pc, #4]	@ (8001988 <__sfp_lock_acquire+0x8>)
 8001982:	f000 b9ee 	b.w	8001d62 <__retarget_lock_acquire_recursive>
 8001986:	bf00      	nop
 8001988:	20000215 	.word	0x20000215

0800198c <__sfp_lock_release>:
 800198c:	4801      	ldr	r0, [pc, #4]	@ (8001994 <__sfp_lock_release+0x8>)
 800198e:	f000 b9e9 	b.w	8001d64 <__retarget_lock_release_recursive>
 8001992:	bf00      	nop
 8001994:	20000215 	.word	0x20000215

08001998 <__sinit>:
 8001998:	b510      	push	{r4, lr}
 800199a:	4604      	mov	r4, r0
 800199c:	f7ff fff0 	bl	8001980 <__sfp_lock_acquire>
 80019a0:	6a23      	ldr	r3, [r4, #32]
 80019a2:	b11b      	cbz	r3, 80019ac <__sinit+0x14>
 80019a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80019a8:	f7ff bff0 	b.w	800198c <__sfp_lock_release>
 80019ac:	4b04      	ldr	r3, [pc, #16]	@ (80019c0 <__sinit+0x28>)
 80019ae:	6223      	str	r3, [r4, #32]
 80019b0:	4b04      	ldr	r3, [pc, #16]	@ (80019c4 <__sinit+0x2c>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d1f5      	bne.n	80019a4 <__sinit+0xc>
 80019b8:	f7ff ffc4 	bl	8001944 <global_stdio_init.part.0>
 80019bc:	e7f2      	b.n	80019a4 <__sinit+0xc>
 80019be:	bf00      	nop
 80019c0:	08001905 	.word	0x08001905
 80019c4:	2000020c 	.word	0x2000020c

080019c8 <_fwalk_sglue>:
 80019c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80019cc:	4607      	mov	r7, r0
 80019ce:	4688      	mov	r8, r1
 80019d0:	4614      	mov	r4, r2
 80019d2:	2600      	movs	r6, #0
 80019d4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80019d8:	f1b9 0901 	subs.w	r9, r9, #1
 80019dc:	d505      	bpl.n	80019ea <_fwalk_sglue+0x22>
 80019de:	6824      	ldr	r4, [r4, #0]
 80019e0:	2c00      	cmp	r4, #0
 80019e2:	d1f7      	bne.n	80019d4 <_fwalk_sglue+0xc>
 80019e4:	4630      	mov	r0, r6
 80019e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80019ea:	89ab      	ldrh	r3, [r5, #12]
 80019ec:	2b01      	cmp	r3, #1
 80019ee:	d907      	bls.n	8001a00 <_fwalk_sglue+0x38>
 80019f0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80019f4:	3301      	adds	r3, #1
 80019f6:	d003      	beq.n	8001a00 <_fwalk_sglue+0x38>
 80019f8:	4629      	mov	r1, r5
 80019fa:	4638      	mov	r0, r7
 80019fc:	47c0      	blx	r8
 80019fe:	4306      	orrs	r6, r0
 8001a00:	3568      	adds	r5, #104	@ 0x68
 8001a02:	e7e9      	b.n	80019d8 <_fwalk_sglue+0x10>

08001a04 <_puts_r>:
 8001a04:	6a03      	ldr	r3, [r0, #32]
 8001a06:	b570      	push	{r4, r5, r6, lr}
 8001a08:	4605      	mov	r5, r0
 8001a0a:	460e      	mov	r6, r1
 8001a0c:	6884      	ldr	r4, [r0, #8]
 8001a0e:	b90b      	cbnz	r3, 8001a14 <_puts_r+0x10>
 8001a10:	f7ff ffc2 	bl	8001998 <__sinit>
 8001a14:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8001a16:	07db      	lsls	r3, r3, #31
 8001a18:	d405      	bmi.n	8001a26 <_puts_r+0x22>
 8001a1a:	89a3      	ldrh	r3, [r4, #12]
 8001a1c:	0598      	lsls	r0, r3, #22
 8001a1e:	d402      	bmi.n	8001a26 <_puts_r+0x22>
 8001a20:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8001a22:	f000 f99e 	bl	8001d62 <__retarget_lock_acquire_recursive>
 8001a26:	89a3      	ldrh	r3, [r4, #12]
 8001a28:	0719      	lsls	r1, r3, #28
 8001a2a:	d502      	bpl.n	8001a32 <_puts_r+0x2e>
 8001a2c:	6923      	ldr	r3, [r4, #16]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d135      	bne.n	8001a9e <_puts_r+0x9a>
 8001a32:	4621      	mov	r1, r4
 8001a34:	4628      	mov	r0, r5
 8001a36:	f000 f8c5 	bl	8001bc4 <__swsetup_r>
 8001a3a:	b380      	cbz	r0, 8001a9e <_puts_r+0x9a>
 8001a3c:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8001a40:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8001a42:	07da      	lsls	r2, r3, #31
 8001a44:	d405      	bmi.n	8001a52 <_puts_r+0x4e>
 8001a46:	89a3      	ldrh	r3, [r4, #12]
 8001a48:	059b      	lsls	r3, r3, #22
 8001a4a:	d402      	bmi.n	8001a52 <_puts_r+0x4e>
 8001a4c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8001a4e:	f000 f989 	bl	8001d64 <__retarget_lock_release_recursive>
 8001a52:	4628      	mov	r0, r5
 8001a54:	bd70      	pop	{r4, r5, r6, pc}
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	da04      	bge.n	8001a64 <_puts_r+0x60>
 8001a5a:	69a2      	ldr	r2, [r4, #24]
 8001a5c:	429a      	cmp	r2, r3
 8001a5e:	dc17      	bgt.n	8001a90 <_puts_r+0x8c>
 8001a60:	290a      	cmp	r1, #10
 8001a62:	d015      	beq.n	8001a90 <_puts_r+0x8c>
 8001a64:	6823      	ldr	r3, [r4, #0]
 8001a66:	1c5a      	adds	r2, r3, #1
 8001a68:	6022      	str	r2, [r4, #0]
 8001a6a:	7019      	strb	r1, [r3, #0]
 8001a6c:	68a3      	ldr	r3, [r4, #8]
 8001a6e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8001a72:	3b01      	subs	r3, #1
 8001a74:	60a3      	str	r3, [r4, #8]
 8001a76:	2900      	cmp	r1, #0
 8001a78:	d1ed      	bne.n	8001a56 <_puts_r+0x52>
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	da11      	bge.n	8001aa2 <_puts_r+0x9e>
 8001a7e:	4622      	mov	r2, r4
 8001a80:	210a      	movs	r1, #10
 8001a82:	4628      	mov	r0, r5
 8001a84:	f000 f85f 	bl	8001b46 <__swbuf_r>
 8001a88:	3001      	adds	r0, #1
 8001a8a:	d0d7      	beq.n	8001a3c <_puts_r+0x38>
 8001a8c:	250a      	movs	r5, #10
 8001a8e:	e7d7      	b.n	8001a40 <_puts_r+0x3c>
 8001a90:	4622      	mov	r2, r4
 8001a92:	4628      	mov	r0, r5
 8001a94:	f000 f857 	bl	8001b46 <__swbuf_r>
 8001a98:	3001      	adds	r0, #1
 8001a9a:	d1e7      	bne.n	8001a6c <_puts_r+0x68>
 8001a9c:	e7ce      	b.n	8001a3c <_puts_r+0x38>
 8001a9e:	3e01      	subs	r6, #1
 8001aa0:	e7e4      	b.n	8001a6c <_puts_r+0x68>
 8001aa2:	6823      	ldr	r3, [r4, #0]
 8001aa4:	1c5a      	adds	r2, r3, #1
 8001aa6:	6022      	str	r2, [r4, #0]
 8001aa8:	220a      	movs	r2, #10
 8001aaa:	701a      	strb	r2, [r3, #0]
 8001aac:	e7ee      	b.n	8001a8c <_puts_r+0x88>
	...

08001ab0 <puts>:
 8001ab0:	4b02      	ldr	r3, [pc, #8]	@ (8001abc <puts+0xc>)
 8001ab2:	4601      	mov	r1, r0
 8001ab4:	6818      	ldr	r0, [r3, #0]
 8001ab6:	f7ff bfa5 	b.w	8001a04 <_puts_r>
 8001aba:	bf00      	nop
 8001abc:	20000018 	.word	0x20000018

08001ac0 <__sread>:
 8001ac0:	b510      	push	{r4, lr}
 8001ac2:	460c      	mov	r4, r1
 8001ac4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001ac8:	f000 f8fc 	bl	8001cc4 <_read_r>
 8001acc:	2800      	cmp	r0, #0
 8001ace:	bfab      	itete	ge
 8001ad0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8001ad2:	89a3      	ldrhlt	r3, [r4, #12]
 8001ad4:	181b      	addge	r3, r3, r0
 8001ad6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8001ada:	bfac      	ite	ge
 8001adc:	6563      	strge	r3, [r4, #84]	@ 0x54
 8001ade:	81a3      	strhlt	r3, [r4, #12]
 8001ae0:	bd10      	pop	{r4, pc}

08001ae2 <__swrite>:
 8001ae2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001ae6:	461f      	mov	r7, r3
 8001ae8:	898b      	ldrh	r3, [r1, #12]
 8001aea:	4605      	mov	r5, r0
 8001aec:	05db      	lsls	r3, r3, #23
 8001aee:	460c      	mov	r4, r1
 8001af0:	4616      	mov	r6, r2
 8001af2:	d505      	bpl.n	8001b00 <__swrite+0x1e>
 8001af4:	2302      	movs	r3, #2
 8001af6:	2200      	movs	r2, #0
 8001af8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001afc:	f000 f8d0 	bl	8001ca0 <_lseek_r>
 8001b00:	89a3      	ldrh	r3, [r4, #12]
 8001b02:	4632      	mov	r2, r6
 8001b04:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001b08:	81a3      	strh	r3, [r4, #12]
 8001b0a:	4628      	mov	r0, r5
 8001b0c:	463b      	mov	r3, r7
 8001b0e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001b12:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001b16:	f000 b8e7 	b.w	8001ce8 <_write_r>

08001b1a <__sseek>:
 8001b1a:	b510      	push	{r4, lr}
 8001b1c:	460c      	mov	r4, r1
 8001b1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001b22:	f000 f8bd 	bl	8001ca0 <_lseek_r>
 8001b26:	1c43      	adds	r3, r0, #1
 8001b28:	89a3      	ldrh	r3, [r4, #12]
 8001b2a:	bf15      	itete	ne
 8001b2c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8001b2e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8001b32:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8001b36:	81a3      	strheq	r3, [r4, #12]
 8001b38:	bf18      	it	ne
 8001b3a:	81a3      	strhne	r3, [r4, #12]
 8001b3c:	bd10      	pop	{r4, pc}

08001b3e <__sclose>:
 8001b3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001b42:	f000 b89d 	b.w	8001c80 <_close_r>

08001b46 <__swbuf_r>:
 8001b46:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001b48:	460e      	mov	r6, r1
 8001b4a:	4614      	mov	r4, r2
 8001b4c:	4605      	mov	r5, r0
 8001b4e:	b118      	cbz	r0, 8001b58 <__swbuf_r+0x12>
 8001b50:	6a03      	ldr	r3, [r0, #32]
 8001b52:	b90b      	cbnz	r3, 8001b58 <__swbuf_r+0x12>
 8001b54:	f7ff ff20 	bl	8001998 <__sinit>
 8001b58:	69a3      	ldr	r3, [r4, #24]
 8001b5a:	60a3      	str	r3, [r4, #8]
 8001b5c:	89a3      	ldrh	r3, [r4, #12]
 8001b5e:	071a      	lsls	r2, r3, #28
 8001b60:	d501      	bpl.n	8001b66 <__swbuf_r+0x20>
 8001b62:	6923      	ldr	r3, [r4, #16]
 8001b64:	b943      	cbnz	r3, 8001b78 <__swbuf_r+0x32>
 8001b66:	4621      	mov	r1, r4
 8001b68:	4628      	mov	r0, r5
 8001b6a:	f000 f82b 	bl	8001bc4 <__swsetup_r>
 8001b6e:	b118      	cbz	r0, 8001b78 <__swbuf_r+0x32>
 8001b70:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8001b74:	4638      	mov	r0, r7
 8001b76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001b78:	6823      	ldr	r3, [r4, #0]
 8001b7a:	6922      	ldr	r2, [r4, #16]
 8001b7c:	b2f6      	uxtb	r6, r6
 8001b7e:	1a98      	subs	r0, r3, r2
 8001b80:	6963      	ldr	r3, [r4, #20]
 8001b82:	4637      	mov	r7, r6
 8001b84:	4283      	cmp	r3, r0
 8001b86:	dc05      	bgt.n	8001b94 <__swbuf_r+0x4e>
 8001b88:	4621      	mov	r1, r4
 8001b8a:	4628      	mov	r0, r5
 8001b8c:	f000 fa62 	bl	8002054 <_fflush_r>
 8001b90:	2800      	cmp	r0, #0
 8001b92:	d1ed      	bne.n	8001b70 <__swbuf_r+0x2a>
 8001b94:	68a3      	ldr	r3, [r4, #8]
 8001b96:	3b01      	subs	r3, #1
 8001b98:	60a3      	str	r3, [r4, #8]
 8001b9a:	6823      	ldr	r3, [r4, #0]
 8001b9c:	1c5a      	adds	r2, r3, #1
 8001b9e:	6022      	str	r2, [r4, #0]
 8001ba0:	701e      	strb	r6, [r3, #0]
 8001ba2:	6962      	ldr	r2, [r4, #20]
 8001ba4:	1c43      	adds	r3, r0, #1
 8001ba6:	429a      	cmp	r2, r3
 8001ba8:	d004      	beq.n	8001bb4 <__swbuf_r+0x6e>
 8001baa:	89a3      	ldrh	r3, [r4, #12]
 8001bac:	07db      	lsls	r3, r3, #31
 8001bae:	d5e1      	bpl.n	8001b74 <__swbuf_r+0x2e>
 8001bb0:	2e0a      	cmp	r6, #10
 8001bb2:	d1df      	bne.n	8001b74 <__swbuf_r+0x2e>
 8001bb4:	4621      	mov	r1, r4
 8001bb6:	4628      	mov	r0, r5
 8001bb8:	f000 fa4c 	bl	8002054 <_fflush_r>
 8001bbc:	2800      	cmp	r0, #0
 8001bbe:	d0d9      	beq.n	8001b74 <__swbuf_r+0x2e>
 8001bc0:	e7d6      	b.n	8001b70 <__swbuf_r+0x2a>
	...

08001bc4 <__swsetup_r>:
 8001bc4:	b538      	push	{r3, r4, r5, lr}
 8001bc6:	4b29      	ldr	r3, [pc, #164]	@ (8001c6c <__swsetup_r+0xa8>)
 8001bc8:	4605      	mov	r5, r0
 8001bca:	6818      	ldr	r0, [r3, #0]
 8001bcc:	460c      	mov	r4, r1
 8001bce:	b118      	cbz	r0, 8001bd8 <__swsetup_r+0x14>
 8001bd0:	6a03      	ldr	r3, [r0, #32]
 8001bd2:	b90b      	cbnz	r3, 8001bd8 <__swsetup_r+0x14>
 8001bd4:	f7ff fee0 	bl	8001998 <__sinit>
 8001bd8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001bdc:	0719      	lsls	r1, r3, #28
 8001bde:	d422      	bmi.n	8001c26 <__swsetup_r+0x62>
 8001be0:	06da      	lsls	r2, r3, #27
 8001be2:	d407      	bmi.n	8001bf4 <__swsetup_r+0x30>
 8001be4:	2209      	movs	r2, #9
 8001be6:	602a      	str	r2, [r5, #0]
 8001be8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001bec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001bf0:	81a3      	strh	r3, [r4, #12]
 8001bf2:	e033      	b.n	8001c5c <__swsetup_r+0x98>
 8001bf4:	0758      	lsls	r0, r3, #29
 8001bf6:	d512      	bpl.n	8001c1e <__swsetup_r+0x5a>
 8001bf8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8001bfa:	b141      	cbz	r1, 8001c0e <__swsetup_r+0x4a>
 8001bfc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8001c00:	4299      	cmp	r1, r3
 8001c02:	d002      	beq.n	8001c0a <__swsetup_r+0x46>
 8001c04:	4628      	mov	r0, r5
 8001c06:	f000 f8af 	bl	8001d68 <_free_r>
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	6363      	str	r3, [r4, #52]	@ 0x34
 8001c0e:	89a3      	ldrh	r3, [r4, #12]
 8001c10:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8001c14:	81a3      	strh	r3, [r4, #12]
 8001c16:	2300      	movs	r3, #0
 8001c18:	6063      	str	r3, [r4, #4]
 8001c1a:	6923      	ldr	r3, [r4, #16]
 8001c1c:	6023      	str	r3, [r4, #0]
 8001c1e:	89a3      	ldrh	r3, [r4, #12]
 8001c20:	f043 0308 	orr.w	r3, r3, #8
 8001c24:	81a3      	strh	r3, [r4, #12]
 8001c26:	6923      	ldr	r3, [r4, #16]
 8001c28:	b94b      	cbnz	r3, 8001c3e <__swsetup_r+0x7a>
 8001c2a:	89a3      	ldrh	r3, [r4, #12]
 8001c2c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8001c30:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001c34:	d003      	beq.n	8001c3e <__swsetup_r+0x7a>
 8001c36:	4621      	mov	r1, r4
 8001c38:	4628      	mov	r0, r5
 8001c3a:	f000 fa58 	bl	80020ee <__smakebuf_r>
 8001c3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001c42:	f013 0201 	ands.w	r2, r3, #1
 8001c46:	d00a      	beq.n	8001c5e <__swsetup_r+0x9a>
 8001c48:	2200      	movs	r2, #0
 8001c4a:	60a2      	str	r2, [r4, #8]
 8001c4c:	6962      	ldr	r2, [r4, #20]
 8001c4e:	4252      	negs	r2, r2
 8001c50:	61a2      	str	r2, [r4, #24]
 8001c52:	6922      	ldr	r2, [r4, #16]
 8001c54:	b942      	cbnz	r2, 8001c68 <__swsetup_r+0xa4>
 8001c56:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8001c5a:	d1c5      	bne.n	8001be8 <__swsetup_r+0x24>
 8001c5c:	bd38      	pop	{r3, r4, r5, pc}
 8001c5e:	0799      	lsls	r1, r3, #30
 8001c60:	bf58      	it	pl
 8001c62:	6962      	ldrpl	r2, [r4, #20]
 8001c64:	60a2      	str	r2, [r4, #8]
 8001c66:	e7f4      	b.n	8001c52 <__swsetup_r+0x8e>
 8001c68:	2000      	movs	r0, #0
 8001c6a:	e7f7      	b.n	8001c5c <__swsetup_r+0x98>
 8001c6c:	20000018 	.word	0x20000018

08001c70 <memset>:
 8001c70:	4603      	mov	r3, r0
 8001c72:	4402      	add	r2, r0
 8001c74:	4293      	cmp	r3, r2
 8001c76:	d100      	bne.n	8001c7a <memset+0xa>
 8001c78:	4770      	bx	lr
 8001c7a:	f803 1b01 	strb.w	r1, [r3], #1
 8001c7e:	e7f9      	b.n	8001c74 <memset+0x4>

08001c80 <_close_r>:
 8001c80:	b538      	push	{r3, r4, r5, lr}
 8001c82:	2300      	movs	r3, #0
 8001c84:	4d05      	ldr	r5, [pc, #20]	@ (8001c9c <_close_r+0x1c>)
 8001c86:	4604      	mov	r4, r0
 8001c88:	4608      	mov	r0, r1
 8001c8a:	602b      	str	r3, [r5, #0]
 8001c8c:	f7fe fc11 	bl	80004b2 <_close>
 8001c90:	1c43      	adds	r3, r0, #1
 8001c92:	d102      	bne.n	8001c9a <_close_r+0x1a>
 8001c94:	682b      	ldr	r3, [r5, #0]
 8001c96:	b103      	cbz	r3, 8001c9a <_close_r+0x1a>
 8001c98:	6023      	str	r3, [r4, #0]
 8001c9a:	bd38      	pop	{r3, r4, r5, pc}
 8001c9c:	20000210 	.word	0x20000210

08001ca0 <_lseek_r>:
 8001ca0:	b538      	push	{r3, r4, r5, lr}
 8001ca2:	4604      	mov	r4, r0
 8001ca4:	4608      	mov	r0, r1
 8001ca6:	4611      	mov	r1, r2
 8001ca8:	2200      	movs	r2, #0
 8001caa:	4d05      	ldr	r5, [pc, #20]	@ (8001cc0 <_lseek_r+0x20>)
 8001cac:	602a      	str	r2, [r5, #0]
 8001cae:	461a      	mov	r2, r3
 8001cb0:	f7fe fc23 	bl	80004fa <_lseek>
 8001cb4:	1c43      	adds	r3, r0, #1
 8001cb6:	d102      	bne.n	8001cbe <_lseek_r+0x1e>
 8001cb8:	682b      	ldr	r3, [r5, #0]
 8001cba:	b103      	cbz	r3, 8001cbe <_lseek_r+0x1e>
 8001cbc:	6023      	str	r3, [r4, #0]
 8001cbe:	bd38      	pop	{r3, r4, r5, pc}
 8001cc0:	20000210 	.word	0x20000210

08001cc4 <_read_r>:
 8001cc4:	b538      	push	{r3, r4, r5, lr}
 8001cc6:	4604      	mov	r4, r0
 8001cc8:	4608      	mov	r0, r1
 8001cca:	4611      	mov	r1, r2
 8001ccc:	2200      	movs	r2, #0
 8001cce:	4d05      	ldr	r5, [pc, #20]	@ (8001ce4 <_read_r+0x20>)
 8001cd0:	602a      	str	r2, [r5, #0]
 8001cd2:	461a      	mov	r2, r3
 8001cd4:	f7fe fbb4 	bl	8000440 <_read>
 8001cd8:	1c43      	adds	r3, r0, #1
 8001cda:	d102      	bne.n	8001ce2 <_read_r+0x1e>
 8001cdc:	682b      	ldr	r3, [r5, #0]
 8001cde:	b103      	cbz	r3, 8001ce2 <_read_r+0x1e>
 8001ce0:	6023      	str	r3, [r4, #0]
 8001ce2:	bd38      	pop	{r3, r4, r5, pc}
 8001ce4:	20000210 	.word	0x20000210

08001ce8 <_write_r>:
 8001ce8:	b538      	push	{r3, r4, r5, lr}
 8001cea:	4604      	mov	r4, r0
 8001cec:	4608      	mov	r0, r1
 8001cee:	4611      	mov	r1, r2
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	4d05      	ldr	r5, [pc, #20]	@ (8001d08 <_write_r+0x20>)
 8001cf4:	602a      	str	r2, [r5, #0]
 8001cf6:	461a      	mov	r2, r3
 8001cf8:	f7fe fbbf 	bl	800047a <_write>
 8001cfc:	1c43      	adds	r3, r0, #1
 8001cfe:	d102      	bne.n	8001d06 <_write_r+0x1e>
 8001d00:	682b      	ldr	r3, [r5, #0]
 8001d02:	b103      	cbz	r3, 8001d06 <_write_r+0x1e>
 8001d04:	6023      	str	r3, [r4, #0]
 8001d06:	bd38      	pop	{r3, r4, r5, pc}
 8001d08:	20000210 	.word	0x20000210

08001d0c <__errno>:
 8001d0c:	4b01      	ldr	r3, [pc, #4]	@ (8001d14 <__errno+0x8>)
 8001d0e:	6818      	ldr	r0, [r3, #0]
 8001d10:	4770      	bx	lr
 8001d12:	bf00      	nop
 8001d14:	20000018 	.word	0x20000018

08001d18 <__libc_init_array>:
 8001d18:	b570      	push	{r4, r5, r6, lr}
 8001d1a:	2600      	movs	r6, #0
 8001d1c:	4d0c      	ldr	r5, [pc, #48]	@ (8001d50 <__libc_init_array+0x38>)
 8001d1e:	4c0d      	ldr	r4, [pc, #52]	@ (8001d54 <__libc_init_array+0x3c>)
 8001d20:	1b64      	subs	r4, r4, r5
 8001d22:	10a4      	asrs	r4, r4, #2
 8001d24:	42a6      	cmp	r6, r4
 8001d26:	d109      	bne.n	8001d3c <__libc_init_array+0x24>
 8001d28:	f000 fa50 	bl	80021cc <_init>
 8001d2c:	2600      	movs	r6, #0
 8001d2e:	4d0a      	ldr	r5, [pc, #40]	@ (8001d58 <__libc_init_array+0x40>)
 8001d30:	4c0a      	ldr	r4, [pc, #40]	@ (8001d5c <__libc_init_array+0x44>)
 8001d32:	1b64      	subs	r4, r4, r5
 8001d34:	10a4      	asrs	r4, r4, #2
 8001d36:	42a6      	cmp	r6, r4
 8001d38:	d105      	bne.n	8001d46 <__libc_init_array+0x2e>
 8001d3a:	bd70      	pop	{r4, r5, r6, pc}
 8001d3c:	f855 3b04 	ldr.w	r3, [r5], #4
 8001d40:	4798      	blx	r3
 8001d42:	3601      	adds	r6, #1
 8001d44:	e7ee      	b.n	8001d24 <__libc_init_array+0xc>
 8001d46:	f855 3b04 	ldr.w	r3, [r5], #4
 8001d4a:	4798      	blx	r3
 8001d4c:	3601      	adds	r6, #1
 8001d4e:	e7f2      	b.n	8001d36 <__libc_init_array+0x1e>
 8001d50:	08002218 	.word	0x08002218
 8001d54:	08002218 	.word	0x08002218
 8001d58:	08002218 	.word	0x08002218
 8001d5c:	0800221c 	.word	0x0800221c

08001d60 <__retarget_lock_init_recursive>:
 8001d60:	4770      	bx	lr

08001d62 <__retarget_lock_acquire_recursive>:
 8001d62:	4770      	bx	lr

08001d64 <__retarget_lock_release_recursive>:
 8001d64:	4770      	bx	lr
	...

08001d68 <_free_r>:
 8001d68:	b538      	push	{r3, r4, r5, lr}
 8001d6a:	4605      	mov	r5, r0
 8001d6c:	2900      	cmp	r1, #0
 8001d6e:	d040      	beq.n	8001df2 <_free_r+0x8a>
 8001d70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001d74:	1f0c      	subs	r4, r1, #4
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	bfb8      	it	lt
 8001d7a:	18e4      	addlt	r4, r4, r3
 8001d7c:	f000 f8de 	bl	8001f3c <__malloc_lock>
 8001d80:	4a1c      	ldr	r2, [pc, #112]	@ (8001df4 <_free_r+0x8c>)
 8001d82:	6813      	ldr	r3, [r2, #0]
 8001d84:	b933      	cbnz	r3, 8001d94 <_free_r+0x2c>
 8001d86:	6063      	str	r3, [r4, #4]
 8001d88:	6014      	str	r4, [r2, #0]
 8001d8a:	4628      	mov	r0, r5
 8001d8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001d90:	f000 b8da 	b.w	8001f48 <__malloc_unlock>
 8001d94:	42a3      	cmp	r3, r4
 8001d96:	d908      	bls.n	8001daa <_free_r+0x42>
 8001d98:	6820      	ldr	r0, [r4, #0]
 8001d9a:	1821      	adds	r1, r4, r0
 8001d9c:	428b      	cmp	r3, r1
 8001d9e:	bf01      	itttt	eq
 8001da0:	6819      	ldreq	r1, [r3, #0]
 8001da2:	685b      	ldreq	r3, [r3, #4]
 8001da4:	1809      	addeq	r1, r1, r0
 8001da6:	6021      	streq	r1, [r4, #0]
 8001da8:	e7ed      	b.n	8001d86 <_free_r+0x1e>
 8001daa:	461a      	mov	r2, r3
 8001dac:	685b      	ldr	r3, [r3, #4]
 8001dae:	b10b      	cbz	r3, 8001db4 <_free_r+0x4c>
 8001db0:	42a3      	cmp	r3, r4
 8001db2:	d9fa      	bls.n	8001daa <_free_r+0x42>
 8001db4:	6811      	ldr	r1, [r2, #0]
 8001db6:	1850      	adds	r0, r2, r1
 8001db8:	42a0      	cmp	r0, r4
 8001dba:	d10b      	bne.n	8001dd4 <_free_r+0x6c>
 8001dbc:	6820      	ldr	r0, [r4, #0]
 8001dbe:	4401      	add	r1, r0
 8001dc0:	1850      	adds	r0, r2, r1
 8001dc2:	4283      	cmp	r3, r0
 8001dc4:	6011      	str	r1, [r2, #0]
 8001dc6:	d1e0      	bne.n	8001d8a <_free_r+0x22>
 8001dc8:	6818      	ldr	r0, [r3, #0]
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	4408      	add	r0, r1
 8001dce:	6010      	str	r0, [r2, #0]
 8001dd0:	6053      	str	r3, [r2, #4]
 8001dd2:	e7da      	b.n	8001d8a <_free_r+0x22>
 8001dd4:	d902      	bls.n	8001ddc <_free_r+0x74>
 8001dd6:	230c      	movs	r3, #12
 8001dd8:	602b      	str	r3, [r5, #0]
 8001dda:	e7d6      	b.n	8001d8a <_free_r+0x22>
 8001ddc:	6820      	ldr	r0, [r4, #0]
 8001dde:	1821      	adds	r1, r4, r0
 8001de0:	428b      	cmp	r3, r1
 8001de2:	bf01      	itttt	eq
 8001de4:	6819      	ldreq	r1, [r3, #0]
 8001de6:	685b      	ldreq	r3, [r3, #4]
 8001de8:	1809      	addeq	r1, r1, r0
 8001dea:	6021      	streq	r1, [r4, #0]
 8001dec:	6063      	str	r3, [r4, #4]
 8001dee:	6054      	str	r4, [r2, #4]
 8001df0:	e7cb      	b.n	8001d8a <_free_r+0x22>
 8001df2:	bd38      	pop	{r3, r4, r5, pc}
 8001df4:	2000021c 	.word	0x2000021c

08001df8 <sbrk_aligned>:
 8001df8:	b570      	push	{r4, r5, r6, lr}
 8001dfa:	4e0f      	ldr	r6, [pc, #60]	@ (8001e38 <sbrk_aligned+0x40>)
 8001dfc:	460c      	mov	r4, r1
 8001dfe:	6831      	ldr	r1, [r6, #0]
 8001e00:	4605      	mov	r5, r0
 8001e02:	b911      	cbnz	r1, 8001e0a <sbrk_aligned+0x12>
 8001e04:	f000 f9d2 	bl	80021ac <_sbrk_r>
 8001e08:	6030      	str	r0, [r6, #0]
 8001e0a:	4621      	mov	r1, r4
 8001e0c:	4628      	mov	r0, r5
 8001e0e:	f000 f9cd 	bl	80021ac <_sbrk_r>
 8001e12:	1c43      	adds	r3, r0, #1
 8001e14:	d103      	bne.n	8001e1e <sbrk_aligned+0x26>
 8001e16:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8001e1a:	4620      	mov	r0, r4
 8001e1c:	bd70      	pop	{r4, r5, r6, pc}
 8001e1e:	1cc4      	adds	r4, r0, #3
 8001e20:	f024 0403 	bic.w	r4, r4, #3
 8001e24:	42a0      	cmp	r0, r4
 8001e26:	d0f8      	beq.n	8001e1a <sbrk_aligned+0x22>
 8001e28:	1a21      	subs	r1, r4, r0
 8001e2a:	4628      	mov	r0, r5
 8001e2c:	f000 f9be 	bl	80021ac <_sbrk_r>
 8001e30:	3001      	adds	r0, #1
 8001e32:	d1f2      	bne.n	8001e1a <sbrk_aligned+0x22>
 8001e34:	e7ef      	b.n	8001e16 <sbrk_aligned+0x1e>
 8001e36:	bf00      	nop
 8001e38:	20000218 	.word	0x20000218

08001e3c <_malloc_r>:
 8001e3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001e40:	1ccd      	adds	r5, r1, #3
 8001e42:	f025 0503 	bic.w	r5, r5, #3
 8001e46:	3508      	adds	r5, #8
 8001e48:	2d0c      	cmp	r5, #12
 8001e4a:	bf38      	it	cc
 8001e4c:	250c      	movcc	r5, #12
 8001e4e:	2d00      	cmp	r5, #0
 8001e50:	4606      	mov	r6, r0
 8001e52:	db01      	blt.n	8001e58 <_malloc_r+0x1c>
 8001e54:	42a9      	cmp	r1, r5
 8001e56:	d904      	bls.n	8001e62 <_malloc_r+0x26>
 8001e58:	230c      	movs	r3, #12
 8001e5a:	6033      	str	r3, [r6, #0]
 8001e5c:	2000      	movs	r0, #0
 8001e5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001e62:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8001f38 <_malloc_r+0xfc>
 8001e66:	f000 f869 	bl	8001f3c <__malloc_lock>
 8001e6a:	f8d8 3000 	ldr.w	r3, [r8]
 8001e6e:	461c      	mov	r4, r3
 8001e70:	bb44      	cbnz	r4, 8001ec4 <_malloc_r+0x88>
 8001e72:	4629      	mov	r1, r5
 8001e74:	4630      	mov	r0, r6
 8001e76:	f7ff ffbf 	bl	8001df8 <sbrk_aligned>
 8001e7a:	1c43      	adds	r3, r0, #1
 8001e7c:	4604      	mov	r4, r0
 8001e7e:	d158      	bne.n	8001f32 <_malloc_r+0xf6>
 8001e80:	f8d8 4000 	ldr.w	r4, [r8]
 8001e84:	4627      	mov	r7, r4
 8001e86:	2f00      	cmp	r7, #0
 8001e88:	d143      	bne.n	8001f12 <_malloc_r+0xd6>
 8001e8a:	2c00      	cmp	r4, #0
 8001e8c:	d04b      	beq.n	8001f26 <_malloc_r+0xea>
 8001e8e:	6823      	ldr	r3, [r4, #0]
 8001e90:	4639      	mov	r1, r7
 8001e92:	4630      	mov	r0, r6
 8001e94:	eb04 0903 	add.w	r9, r4, r3
 8001e98:	f000 f988 	bl	80021ac <_sbrk_r>
 8001e9c:	4581      	cmp	r9, r0
 8001e9e:	d142      	bne.n	8001f26 <_malloc_r+0xea>
 8001ea0:	6821      	ldr	r1, [r4, #0]
 8001ea2:	4630      	mov	r0, r6
 8001ea4:	1a6d      	subs	r5, r5, r1
 8001ea6:	4629      	mov	r1, r5
 8001ea8:	f7ff ffa6 	bl	8001df8 <sbrk_aligned>
 8001eac:	3001      	adds	r0, #1
 8001eae:	d03a      	beq.n	8001f26 <_malloc_r+0xea>
 8001eb0:	6823      	ldr	r3, [r4, #0]
 8001eb2:	442b      	add	r3, r5
 8001eb4:	6023      	str	r3, [r4, #0]
 8001eb6:	f8d8 3000 	ldr.w	r3, [r8]
 8001eba:	685a      	ldr	r2, [r3, #4]
 8001ebc:	bb62      	cbnz	r2, 8001f18 <_malloc_r+0xdc>
 8001ebe:	f8c8 7000 	str.w	r7, [r8]
 8001ec2:	e00f      	b.n	8001ee4 <_malloc_r+0xa8>
 8001ec4:	6822      	ldr	r2, [r4, #0]
 8001ec6:	1b52      	subs	r2, r2, r5
 8001ec8:	d420      	bmi.n	8001f0c <_malloc_r+0xd0>
 8001eca:	2a0b      	cmp	r2, #11
 8001ecc:	d917      	bls.n	8001efe <_malloc_r+0xc2>
 8001ece:	1961      	adds	r1, r4, r5
 8001ed0:	42a3      	cmp	r3, r4
 8001ed2:	6025      	str	r5, [r4, #0]
 8001ed4:	bf18      	it	ne
 8001ed6:	6059      	strne	r1, [r3, #4]
 8001ed8:	6863      	ldr	r3, [r4, #4]
 8001eda:	bf08      	it	eq
 8001edc:	f8c8 1000 	streq.w	r1, [r8]
 8001ee0:	5162      	str	r2, [r4, r5]
 8001ee2:	604b      	str	r3, [r1, #4]
 8001ee4:	4630      	mov	r0, r6
 8001ee6:	f000 f82f 	bl	8001f48 <__malloc_unlock>
 8001eea:	f104 000b 	add.w	r0, r4, #11
 8001eee:	1d23      	adds	r3, r4, #4
 8001ef0:	f020 0007 	bic.w	r0, r0, #7
 8001ef4:	1ac2      	subs	r2, r0, r3
 8001ef6:	bf1c      	itt	ne
 8001ef8:	1a1b      	subne	r3, r3, r0
 8001efa:	50a3      	strne	r3, [r4, r2]
 8001efc:	e7af      	b.n	8001e5e <_malloc_r+0x22>
 8001efe:	6862      	ldr	r2, [r4, #4]
 8001f00:	42a3      	cmp	r3, r4
 8001f02:	bf0c      	ite	eq
 8001f04:	f8c8 2000 	streq.w	r2, [r8]
 8001f08:	605a      	strne	r2, [r3, #4]
 8001f0a:	e7eb      	b.n	8001ee4 <_malloc_r+0xa8>
 8001f0c:	4623      	mov	r3, r4
 8001f0e:	6864      	ldr	r4, [r4, #4]
 8001f10:	e7ae      	b.n	8001e70 <_malloc_r+0x34>
 8001f12:	463c      	mov	r4, r7
 8001f14:	687f      	ldr	r7, [r7, #4]
 8001f16:	e7b6      	b.n	8001e86 <_malloc_r+0x4a>
 8001f18:	461a      	mov	r2, r3
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	42a3      	cmp	r3, r4
 8001f1e:	d1fb      	bne.n	8001f18 <_malloc_r+0xdc>
 8001f20:	2300      	movs	r3, #0
 8001f22:	6053      	str	r3, [r2, #4]
 8001f24:	e7de      	b.n	8001ee4 <_malloc_r+0xa8>
 8001f26:	230c      	movs	r3, #12
 8001f28:	4630      	mov	r0, r6
 8001f2a:	6033      	str	r3, [r6, #0]
 8001f2c:	f000 f80c 	bl	8001f48 <__malloc_unlock>
 8001f30:	e794      	b.n	8001e5c <_malloc_r+0x20>
 8001f32:	6005      	str	r5, [r0, #0]
 8001f34:	e7d6      	b.n	8001ee4 <_malloc_r+0xa8>
 8001f36:	bf00      	nop
 8001f38:	2000021c 	.word	0x2000021c

08001f3c <__malloc_lock>:
 8001f3c:	4801      	ldr	r0, [pc, #4]	@ (8001f44 <__malloc_lock+0x8>)
 8001f3e:	f7ff bf10 	b.w	8001d62 <__retarget_lock_acquire_recursive>
 8001f42:	bf00      	nop
 8001f44:	20000214 	.word	0x20000214

08001f48 <__malloc_unlock>:
 8001f48:	4801      	ldr	r0, [pc, #4]	@ (8001f50 <__malloc_unlock+0x8>)
 8001f4a:	f7ff bf0b 	b.w	8001d64 <__retarget_lock_release_recursive>
 8001f4e:	bf00      	nop
 8001f50:	20000214 	.word	0x20000214

08001f54 <__sflush_r>:
 8001f54:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8001f58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f5a:	0716      	lsls	r6, r2, #28
 8001f5c:	4605      	mov	r5, r0
 8001f5e:	460c      	mov	r4, r1
 8001f60:	d454      	bmi.n	800200c <__sflush_r+0xb8>
 8001f62:	684b      	ldr	r3, [r1, #4]
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	dc02      	bgt.n	8001f6e <__sflush_r+0x1a>
 8001f68:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	dd48      	ble.n	8002000 <__sflush_r+0xac>
 8001f6e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8001f70:	2e00      	cmp	r6, #0
 8001f72:	d045      	beq.n	8002000 <__sflush_r+0xac>
 8001f74:	2300      	movs	r3, #0
 8001f76:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8001f7a:	682f      	ldr	r7, [r5, #0]
 8001f7c:	6a21      	ldr	r1, [r4, #32]
 8001f7e:	602b      	str	r3, [r5, #0]
 8001f80:	d030      	beq.n	8001fe4 <__sflush_r+0x90>
 8001f82:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8001f84:	89a3      	ldrh	r3, [r4, #12]
 8001f86:	0759      	lsls	r1, r3, #29
 8001f88:	d505      	bpl.n	8001f96 <__sflush_r+0x42>
 8001f8a:	6863      	ldr	r3, [r4, #4]
 8001f8c:	1ad2      	subs	r2, r2, r3
 8001f8e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8001f90:	b10b      	cbz	r3, 8001f96 <__sflush_r+0x42>
 8001f92:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001f94:	1ad2      	subs	r2, r2, r3
 8001f96:	2300      	movs	r3, #0
 8001f98:	4628      	mov	r0, r5
 8001f9a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8001f9c:	6a21      	ldr	r1, [r4, #32]
 8001f9e:	47b0      	blx	r6
 8001fa0:	1c43      	adds	r3, r0, #1
 8001fa2:	89a3      	ldrh	r3, [r4, #12]
 8001fa4:	d106      	bne.n	8001fb4 <__sflush_r+0x60>
 8001fa6:	6829      	ldr	r1, [r5, #0]
 8001fa8:	291d      	cmp	r1, #29
 8001faa:	d82b      	bhi.n	8002004 <__sflush_r+0xb0>
 8001fac:	4a28      	ldr	r2, [pc, #160]	@ (8002050 <__sflush_r+0xfc>)
 8001fae:	410a      	asrs	r2, r1
 8001fb0:	07d6      	lsls	r6, r2, #31
 8001fb2:	d427      	bmi.n	8002004 <__sflush_r+0xb0>
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	6062      	str	r2, [r4, #4]
 8001fb8:	6922      	ldr	r2, [r4, #16]
 8001fba:	04d9      	lsls	r1, r3, #19
 8001fbc:	6022      	str	r2, [r4, #0]
 8001fbe:	d504      	bpl.n	8001fca <__sflush_r+0x76>
 8001fc0:	1c42      	adds	r2, r0, #1
 8001fc2:	d101      	bne.n	8001fc8 <__sflush_r+0x74>
 8001fc4:	682b      	ldr	r3, [r5, #0]
 8001fc6:	b903      	cbnz	r3, 8001fca <__sflush_r+0x76>
 8001fc8:	6560      	str	r0, [r4, #84]	@ 0x54
 8001fca:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8001fcc:	602f      	str	r7, [r5, #0]
 8001fce:	b1b9      	cbz	r1, 8002000 <__sflush_r+0xac>
 8001fd0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8001fd4:	4299      	cmp	r1, r3
 8001fd6:	d002      	beq.n	8001fde <__sflush_r+0x8a>
 8001fd8:	4628      	mov	r0, r5
 8001fda:	f7ff fec5 	bl	8001d68 <_free_r>
 8001fde:	2300      	movs	r3, #0
 8001fe0:	6363      	str	r3, [r4, #52]	@ 0x34
 8001fe2:	e00d      	b.n	8002000 <__sflush_r+0xac>
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	4628      	mov	r0, r5
 8001fe8:	47b0      	blx	r6
 8001fea:	4602      	mov	r2, r0
 8001fec:	1c50      	adds	r0, r2, #1
 8001fee:	d1c9      	bne.n	8001f84 <__sflush_r+0x30>
 8001ff0:	682b      	ldr	r3, [r5, #0]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d0c6      	beq.n	8001f84 <__sflush_r+0x30>
 8001ff6:	2b1d      	cmp	r3, #29
 8001ff8:	d001      	beq.n	8001ffe <__sflush_r+0xaa>
 8001ffa:	2b16      	cmp	r3, #22
 8001ffc:	d11d      	bne.n	800203a <__sflush_r+0xe6>
 8001ffe:	602f      	str	r7, [r5, #0]
 8002000:	2000      	movs	r0, #0
 8002002:	e021      	b.n	8002048 <__sflush_r+0xf4>
 8002004:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002008:	b21b      	sxth	r3, r3
 800200a:	e01a      	b.n	8002042 <__sflush_r+0xee>
 800200c:	690f      	ldr	r7, [r1, #16]
 800200e:	2f00      	cmp	r7, #0
 8002010:	d0f6      	beq.n	8002000 <__sflush_r+0xac>
 8002012:	0793      	lsls	r3, r2, #30
 8002014:	bf18      	it	ne
 8002016:	2300      	movne	r3, #0
 8002018:	680e      	ldr	r6, [r1, #0]
 800201a:	bf08      	it	eq
 800201c:	694b      	ldreq	r3, [r1, #20]
 800201e:	1bf6      	subs	r6, r6, r7
 8002020:	600f      	str	r7, [r1, #0]
 8002022:	608b      	str	r3, [r1, #8]
 8002024:	2e00      	cmp	r6, #0
 8002026:	ddeb      	ble.n	8002000 <__sflush_r+0xac>
 8002028:	4633      	mov	r3, r6
 800202a:	463a      	mov	r2, r7
 800202c:	4628      	mov	r0, r5
 800202e:	6a21      	ldr	r1, [r4, #32]
 8002030:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8002034:	47e0      	blx	ip
 8002036:	2800      	cmp	r0, #0
 8002038:	dc07      	bgt.n	800204a <__sflush_r+0xf6>
 800203a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800203e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002042:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002046:	81a3      	strh	r3, [r4, #12]
 8002048:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800204a:	4407      	add	r7, r0
 800204c:	1a36      	subs	r6, r6, r0
 800204e:	e7e9      	b.n	8002024 <__sflush_r+0xd0>
 8002050:	dfbffffe 	.word	0xdfbffffe

08002054 <_fflush_r>:
 8002054:	b538      	push	{r3, r4, r5, lr}
 8002056:	690b      	ldr	r3, [r1, #16]
 8002058:	4605      	mov	r5, r0
 800205a:	460c      	mov	r4, r1
 800205c:	b913      	cbnz	r3, 8002064 <_fflush_r+0x10>
 800205e:	2500      	movs	r5, #0
 8002060:	4628      	mov	r0, r5
 8002062:	bd38      	pop	{r3, r4, r5, pc}
 8002064:	b118      	cbz	r0, 800206e <_fflush_r+0x1a>
 8002066:	6a03      	ldr	r3, [r0, #32]
 8002068:	b90b      	cbnz	r3, 800206e <_fflush_r+0x1a>
 800206a:	f7ff fc95 	bl	8001998 <__sinit>
 800206e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002072:	2b00      	cmp	r3, #0
 8002074:	d0f3      	beq.n	800205e <_fflush_r+0xa>
 8002076:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8002078:	07d0      	lsls	r0, r2, #31
 800207a:	d404      	bmi.n	8002086 <_fflush_r+0x32>
 800207c:	0599      	lsls	r1, r3, #22
 800207e:	d402      	bmi.n	8002086 <_fflush_r+0x32>
 8002080:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002082:	f7ff fe6e 	bl	8001d62 <__retarget_lock_acquire_recursive>
 8002086:	4628      	mov	r0, r5
 8002088:	4621      	mov	r1, r4
 800208a:	f7ff ff63 	bl	8001f54 <__sflush_r>
 800208e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002090:	4605      	mov	r5, r0
 8002092:	07da      	lsls	r2, r3, #31
 8002094:	d4e4      	bmi.n	8002060 <_fflush_r+0xc>
 8002096:	89a3      	ldrh	r3, [r4, #12]
 8002098:	059b      	lsls	r3, r3, #22
 800209a:	d4e1      	bmi.n	8002060 <_fflush_r+0xc>
 800209c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800209e:	f7ff fe61 	bl	8001d64 <__retarget_lock_release_recursive>
 80020a2:	e7dd      	b.n	8002060 <_fflush_r+0xc>

080020a4 <__swhatbuf_r>:
 80020a4:	b570      	push	{r4, r5, r6, lr}
 80020a6:	460c      	mov	r4, r1
 80020a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80020ac:	4615      	mov	r5, r2
 80020ae:	2900      	cmp	r1, #0
 80020b0:	461e      	mov	r6, r3
 80020b2:	b096      	sub	sp, #88	@ 0x58
 80020b4:	da0c      	bge.n	80020d0 <__swhatbuf_r+0x2c>
 80020b6:	89a3      	ldrh	r3, [r4, #12]
 80020b8:	2100      	movs	r1, #0
 80020ba:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80020be:	bf14      	ite	ne
 80020c0:	2340      	movne	r3, #64	@ 0x40
 80020c2:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80020c6:	2000      	movs	r0, #0
 80020c8:	6031      	str	r1, [r6, #0]
 80020ca:	602b      	str	r3, [r5, #0]
 80020cc:	b016      	add	sp, #88	@ 0x58
 80020ce:	bd70      	pop	{r4, r5, r6, pc}
 80020d0:	466a      	mov	r2, sp
 80020d2:	f000 f849 	bl	8002168 <_fstat_r>
 80020d6:	2800      	cmp	r0, #0
 80020d8:	dbed      	blt.n	80020b6 <__swhatbuf_r+0x12>
 80020da:	9901      	ldr	r1, [sp, #4]
 80020dc:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80020e0:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80020e4:	4259      	negs	r1, r3
 80020e6:	4159      	adcs	r1, r3
 80020e8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80020ec:	e7eb      	b.n	80020c6 <__swhatbuf_r+0x22>

080020ee <__smakebuf_r>:
 80020ee:	898b      	ldrh	r3, [r1, #12]
 80020f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80020f2:	079d      	lsls	r5, r3, #30
 80020f4:	4606      	mov	r6, r0
 80020f6:	460c      	mov	r4, r1
 80020f8:	d507      	bpl.n	800210a <__smakebuf_r+0x1c>
 80020fa:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80020fe:	6023      	str	r3, [r4, #0]
 8002100:	6123      	str	r3, [r4, #16]
 8002102:	2301      	movs	r3, #1
 8002104:	6163      	str	r3, [r4, #20]
 8002106:	b003      	add	sp, #12
 8002108:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800210a:	466a      	mov	r2, sp
 800210c:	ab01      	add	r3, sp, #4
 800210e:	f7ff ffc9 	bl	80020a4 <__swhatbuf_r>
 8002112:	9f00      	ldr	r7, [sp, #0]
 8002114:	4605      	mov	r5, r0
 8002116:	4639      	mov	r1, r7
 8002118:	4630      	mov	r0, r6
 800211a:	f7ff fe8f 	bl	8001e3c <_malloc_r>
 800211e:	b948      	cbnz	r0, 8002134 <__smakebuf_r+0x46>
 8002120:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002124:	059a      	lsls	r2, r3, #22
 8002126:	d4ee      	bmi.n	8002106 <__smakebuf_r+0x18>
 8002128:	f023 0303 	bic.w	r3, r3, #3
 800212c:	f043 0302 	orr.w	r3, r3, #2
 8002130:	81a3      	strh	r3, [r4, #12]
 8002132:	e7e2      	b.n	80020fa <__smakebuf_r+0xc>
 8002134:	89a3      	ldrh	r3, [r4, #12]
 8002136:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800213a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800213e:	81a3      	strh	r3, [r4, #12]
 8002140:	9b01      	ldr	r3, [sp, #4]
 8002142:	6020      	str	r0, [r4, #0]
 8002144:	b15b      	cbz	r3, 800215e <__smakebuf_r+0x70>
 8002146:	4630      	mov	r0, r6
 8002148:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800214c:	f000 f81e 	bl	800218c <_isatty_r>
 8002150:	b128      	cbz	r0, 800215e <__smakebuf_r+0x70>
 8002152:	89a3      	ldrh	r3, [r4, #12]
 8002154:	f023 0303 	bic.w	r3, r3, #3
 8002158:	f043 0301 	orr.w	r3, r3, #1
 800215c:	81a3      	strh	r3, [r4, #12]
 800215e:	89a3      	ldrh	r3, [r4, #12]
 8002160:	431d      	orrs	r5, r3
 8002162:	81a5      	strh	r5, [r4, #12]
 8002164:	e7cf      	b.n	8002106 <__smakebuf_r+0x18>
	...

08002168 <_fstat_r>:
 8002168:	b538      	push	{r3, r4, r5, lr}
 800216a:	2300      	movs	r3, #0
 800216c:	4d06      	ldr	r5, [pc, #24]	@ (8002188 <_fstat_r+0x20>)
 800216e:	4604      	mov	r4, r0
 8002170:	4608      	mov	r0, r1
 8002172:	4611      	mov	r1, r2
 8002174:	602b      	str	r3, [r5, #0]
 8002176:	f7fe f9a7 	bl	80004c8 <_fstat>
 800217a:	1c43      	adds	r3, r0, #1
 800217c:	d102      	bne.n	8002184 <_fstat_r+0x1c>
 800217e:	682b      	ldr	r3, [r5, #0]
 8002180:	b103      	cbz	r3, 8002184 <_fstat_r+0x1c>
 8002182:	6023      	str	r3, [r4, #0]
 8002184:	bd38      	pop	{r3, r4, r5, pc}
 8002186:	bf00      	nop
 8002188:	20000210 	.word	0x20000210

0800218c <_isatty_r>:
 800218c:	b538      	push	{r3, r4, r5, lr}
 800218e:	2300      	movs	r3, #0
 8002190:	4d05      	ldr	r5, [pc, #20]	@ (80021a8 <_isatty_r+0x1c>)
 8002192:	4604      	mov	r4, r0
 8002194:	4608      	mov	r0, r1
 8002196:	602b      	str	r3, [r5, #0]
 8002198:	f7fe f9a5 	bl	80004e6 <_isatty>
 800219c:	1c43      	adds	r3, r0, #1
 800219e:	d102      	bne.n	80021a6 <_isatty_r+0x1a>
 80021a0:	682b      	ldr	r3, [r5, #0]
 80021a2:	b103      	cbz	r3, 80021a6 <_isatty_r+0x1a>
 80021a4:	6023      	str	r3, [r4, #0]
 80021a6:	bd38      	pop	{r3, r4, r5, pc}
 80021a8:	20000210 	.word	0x20000210

080021ac <_sbrk_r>:
 80021ac:	b538      	push	{r3, r4, r5, lr}
 80021ae:	2300      	movs	r3, #0
 80021b0:	4d05      	ldr	r5, [pc, #20]	@ (80021c8 <_sbrk_r+0x1c>)
 80021b2:	4604      	mov	r4, r0
 80021b4:	4608      	mov	r0, r1
 80021b6:	602b      	str	r3, [r5, #0]
 80021b8:	f7fe f9ac 	bl	8000514 <_sbrk>
 80021bc:	1c43      	adds	r3, r0, #1
 80021be:	d102      	bne.n	80021c6 <_sbrk_r+0x1a>
 80021c0:	682b      	ldr	r3, [r5, #0]
 80021c2:	b103      	cbz	r3, 80021c6 <_sbrk_r+0x1a>
 80021c4:	6023      	str	r3, [r4, #0]
 80021c6:	bd38      	pop	{r3, r4, r5, pc}
 80021c8:	20000210 	.word	0x20000210

080021cc <_init>:
 80021cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021ce:	bf00      	nop
 80021d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80021d2:	bc08      	pop	{r3}
 80021d4:	469e      	mov	lr, r3
 80021d6:	4770      	bx	lr

080021d8 <_fini>:
 80021d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021da:	bf00      	nop
 80021dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80021de:	bc08      	pop	{r3}
 80021e0:	469e      	mov	lr, r3
 80021e2:	4770      	bx	lr
