#IncludeRegexLine: ^[ 	]*[#%][ 	]*(include|import)[ 	]*[<"]([^">]+)([">])

#IncludeRegexScan: ^.*$

#IncludeRegexComplain: ^$

#IncludeRegexTransform: 

/home/p7810456/FPGADesign/Simple_MemmapPeriph/platform/zynq_fsbl/fsbl_handoff.S

