simple_pvu - Quartus II Compilation Report File
-------------------------------------------------------------------------------

+-------------------------------------------------------------------------------------+
| Report Information                                                                  |
+--------------------+----------------------------------------------------------------+
| Project            | C:\qdesigns2_2\sub_designs\simple_pvu/                         |
| Compiler Settings  | simple_pvu                                                     |
| Quartus II Version | 2.2 Build 176 02/04/2003 SP 1 SJ Full Version                  |
+--------------------+----------------------------------------------------------------+

Table of Contents
    Compilation Report
        Legal Notice
        Project Settings
            General Settings
        Results for "simple_pvu" Compiler Settings
            Summary
            Compiler Settings
            Messages
            Hierarchy
            Logic Options
            Synthesis Section
                Resource Utilization by Entity
            Device Options
            Floorplan View
            Resource Section
                Input Pins
                Output Pins
                All Package Pins
                Control Signals
                Global & Other Fast Signals
                Carry Chains
                Cascade Chains
                Non-Global High Fan-Out Signals
                Local Routing Interconnect
                MegaLAB Interconnect
                LAB External Interconnect
                MegaLAB Usage Summary
                Row Interconnect
                LAB Column Interconnect
                ESB Column Interconnect
                Resource Usage Summary
                Resource Utilization by Entity
                Delay Chain Summary
                I/O Bank Usage
            Equations
            Pin-Out File
            Timing Analyses
                Timing Settings
                fmax (not incl. delays to/from pins)
                Register-to-Register fmax
                tsu (Input Setup Times)
                th (Input Hold Times)
                tco (Clock to Output Delays)
            Processing Time

+-----------------------------------------------------------------------------+
| Legal Notice                                                                |
+-----------------------------------------------------------------------------+
Copyright (C) 1991-2003 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.


+-----------------------------------------------------------------------------+
| General Settings                                                            |
+-----------------------------------------------------------------------------+
+-------------------+---------------------+
| Option            | Setting             |
+-------------------+---------------------+
| Start date & time | 09/24/2003 19:51:46 |
| Main task         | Compilation         |
| Settings name     | simple_pvu          |
+-------------------+---------------------+

+-----------------------------------------------------------------------------+
| Summary                                                                     |
+-----------------------------------------------------------------------------+
+-------------------------------------+-----------------------------------------------+
| Processing status                   | Fitting Successful - Wed Sep 24 19:53:02 2003 |
| Timing requirements/analysis status | Requirements met                              |
| Chip name                           | simple_pvu                                    |
| Device for compilation              | EP20K200EFC484-1                              |
| Total logic elements                | 554 / 8,320 ( 6 % )                           |
| Total pins                          | 78 / 376 ( 20 % )                             |
| Total memory bits                   | 0 / 106,496 ( 0 % )                           |
| Total PLLs                          | 0 / 2 ( 0 % )                                 |
| Device for timing analysis          | EP20K200EFC484-1                              |
+-------------------------------------+-----------------------------------------------+

+-----------------------------------------------------------------------------+
| Compiler Settings                                                           |
+-----------------------------------------------------------------------------+
+----------------------------------------------------------+--------------------+
| Option                                                   | Setting            |
+----------------------------------------------------------+--------------------+
| Chip name                                                | simple_pvu         |
| Family name                                              | APEX20KE           |
| Focus entity name                                        | |simple_pvu        |
| Device                                                   | EP20K200EFC484-1   |
| Disk space/compilation speed tradeoff                    | Normal             |
| Preserve fewer node names                                | On                 |
| Optimize timing                                          | Normal Compilation |
| Optimize IOC register placement for timing               | On                 |
| Fast Fit compilation                                     | Off                |
| Perform WYSIWYG primitive resynthesis                    | Off                |
| Perform gate-level register retiming                     | Off                |
| Use Fitter timing information during synthesis           | Off                |
| Duplicate logic elements during fitting                  | Off                |
| Duplicate logic elements/resythesize LUTs during fitting | Off                |
| SignalProbe compilation                                  | Off                |
| Generate compressed bitstreams                           | Off                |
+----------------------------------------------------------+--------------------+

+-----------------------------------------------------------------------------+
| Messages                                                                    |
+-----------------------------------------------------------------------------+
Info: Found 2 design units and 1 entities in source file C:\qdesigns2_2\sub_designs\simple_pvu\simple_pvu.vhd
  Info: Found design unit 1: simple_pvu-behave
  Info: Found entity 1: simple_pvu
Info: Found 1 design units and 1 entities in source file C:\quartus_2_2\libraries\megafunctions\lpm_counter.tdf
  Info: Found entity 1: lpm_counter
Info: Found 1 design units and 1 entities in source file C:\quartus_2_2\libraries\megafunctions\alt_synch_counter.tdf
  Info: Found entity 1: alt_synch_counter
Info: Found 1 design units and 1 entities in source file C:\quartus_2_2\libraries\megafunctions\alt_asynch_counter.tdf
  Info: Found entity 1: alt_asynch_counter
Info: Registers with preset signals will power up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Design contains 8 input pin(s) that do not drive logic
  Warning: No output dependent on input pin data_input[31]
  Warning: No output dependent on input pin data_input[30]
  Warning: No output dependent on input pin data_input[29]
  Warning: No output dependent on input pin data_input[28]
  Warning: No output dependent on input pin data_input[27]
  Warning: No output dependent on input pin data_input[26]
  Warning: No output dependent on input pin data_input[25]
  Warning: No output dependent on input pin data_input[24]
Info: Implemented 632 device resources
  Info: Implemented 46 input pins
  Info: Implemented 32 output pins
  Info: Implemented 554 logic cells
Info: Selected device EP20K200EFC484-1 for design simple_pvu
Info: Smart compilation turned off -- SignalProbe information will not be saved
Info: Promoted cell clk to global signal automatically
Info: Promoted cell rst to global signal automatically
Info: Promoted cell i~2 to global signal automatically
Info: Started  fitting attempt 1 on Wed Sep 24 2003 at 19:52:05
Info: Fitter placement was successful
Info: Estimated most critical path is register to register delay of 9.465 ns
  Info: 1: + IC(0.000 ns) + CELL(0.144 ns) = 0.144 ns; Loc. = LAB_6_C2; REG Node = 'PREVIOUS_LATCHED_V_COUNT_Q1[0]'
  Info: 2: + IC(0.897 ns) + CELL(1.002 ns) = 2.043 ns; Loc. = LC5_8_C2; COMB Node = 'add_586~1COUT'
  Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 2.158 ns; Loc. = LC6_8_C2; COMB Node = 'add_586~2COUT'
  Info: 4: + IC(0.000 ns) + CELL(0.115 ns) = 2.273 ns; Loc. = LC7_8_C2; COMB Node = 'add_586~3COUT'
  Info: 5: + IC(0.000 ns) + CELL(0.115 ns) = 2.388 ns; Loc. = LC8_8_C2; COMB Node = 'add_586~4COUT'
  Info: 6: + IC(0.000 ns) + CELL(0.115 ns) = 2.503 ns; Loc. = LC9_8_C2; COMB Node = 'add_586~5COUT'
  Info: 7: + IC(0.000 ns) + CELL(0.115 ns) = 2.618 ns; Loc. = LC10_8_C2; COMB Node = 'add_586~6COUT'
  Info: 8: + IC(0.434 ns) + CELL(0.115 ns) = 3.167 ns; Loc. = LC1_10_C2; COMB Node = 'add_586~7COUT'
  Info: 9: + IC(0.000 ns) + CELL(0.115 ns) = 3.282 ns; Loc. = LC2_10_C2; COMB Node = 'add_586~8COUT'
  Info: 10: + IC(0.000 ns) + CELL(0.115 ns) = 3.397 ns; Loc. = LC3_10_C2; COMB Node = 'add_586~9COUT'
  Info: 11: + IC(0.000 ns) + CELL(0.115 ns) = 3.512 ns; Loc. = LC4_10_C2; COMB Node = 'add_586~10COUT'
  Info: 12: + IC(0.000 ns) + CELL(0.115 ns) = 3.627 ns; Loc. = LC5_10_C2; COMB Node = 'add_586~11COUT'
  Info: 13: + IC(0.000 ns) + CELL(0.115 ns) = 3.742 ns; Loc. = LC6_10_C2; COMB Node = 'add_586~12COUT'
  Info: 14: + IC(0.000 ns) + CELL(0.115 ns) = 3.857 ns; Loc. = LC7_10_C2; COMB Node = 'add_586~13COUT'
  Info: 15: + IC(0.000 ns) + CELL(0.115 ns) = 3.972 ns; Loc. = LC8_10_C2; COMB Node = 'add_586~14COUT'
  Info: 16: + IC(0.000 ns) + CELL(0.115 ns) = 4.087 ns; Loc. = LC9_10_C2; COMB Node = 'add_586~15COUT'
  Info: 17: + IC(0.000 ns) + CELL(0.115 ns) = 4.202 ns; Loc. = LC10_10_C2; COMB Node = 'add_586~16COUT'
  Info: 18: + IC(0.434 ns) + CELL(0.115 ns) = 4.751 ns; Loc. = LC1_12_C2; COMB Node = 'add_586~17COUT'
  Info: 19: + IC(0.000 ns) + CELL(0.115 ns) = 4.866 ns; Loc. = LC2_12_C2; COMB Node = 'add_586~18COUT'
  Info: 20: + IC(0.000 ns) + CELL(0.115 ns) = 4.981 ns; Loc. = LC3_12_C2; COMB Node = 'add_586~19COUT'
  Info: 21: + IC(0.000 ns) + CELL(0.115 ns) = 5.096 ns; Loc. = LC4_12_C2; COMB Node = 'add_586~20COUT'
  Info: 22: + IC(0.000 ns) + CELL(0.115 ns) = 5.211 ns; Loc. = LC5_12_C2; COMB Node = 'add_586~21COUT'
  Info: 23: + IC(0.000 ns) + CELL(0.115 ns) = 5.326 ns; Loc. = LC6_12_C2; COMB Node = 'add_586~22COUT'
  Info: 24: + IC(0.000 ns) + CELL(0.115 ns) = 5.441 ns; Loc. = LC7_12_C2; COMB Node = 'add_586~23COUT'
  Info: 25: + IC(0.000 ns) + CELL(0.115 ns) = 5.556 ns; Loc. = LC8_12_C2; COMB Node = 'add_586~24COUT'
  Info: 26: + IC(0.000 ns) + CELL(0.647 ns) = 6.203 ns; Loc. = LC9_12_C2; COMB Node = 'add_586~25'
  Info: 27: + IC(1.805 ns) + CELL(0.713 ns) = 8.721 ns; Loc. = LAB_12_B2; COMB Node = 'add_551_rtl_2~229'
  Info: 28: + IC(0.254 ns) + CELL(0.490 ns) = 9.465 ns; Loc. = LAB_12_B2; REG Node = 'VELOCITY[24]'
  Info: Total cell delay = 5.641 ns
  Info: Total interconnect delay = 3.824 ns
Warning: Found pins functioning as undefined clocks and/or memory enables
  Info: Assuming node clk is an undefined clock
Info: Clock clk has Internal fmax of 104.12 MHz between source register PREVIOUS_LATCHED_V_COUNT_Q1[0] and destination register VELOCITY[24] (period= 9.604 ns)
  Info: + Longest register to register delay is 9.145 ns
    Info: 1: + IC(0.000 ns) + CELL(0.144 ns) = 0.144 ns; Loc. = LC5_6_C2; REG Node = 'PREVIOUS_LATCHED_V_COUNT_Q1[0]'
    Info: 2: + IC(1.099 ns) + CELL(1.002 ns) = 2.245 ns; Loc. = LC5_8_C2; COMB Node = 'add_586~1COUT'
    Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 2.360 ns; Loc. = LC6_8_C2; COMB Node = 'add_586~2COUT'
    Info: 4: + IC(0.000 ns) + CELL(0.115 ns) = 2.475 ns; Loc. = LC7_8_C2; COMB Node = 'add_586~3COUT'
    Info: 5: + IC(0.000 ns) + CELL(0.115 ns) = 2.590 ns; Loc. = LC8_8_C2; COMB Node = 'add_586~4COUT'
    Info: 6: + IC(0.000 ns) + CELL(0.115 ns) = 2.705 ns; Loc. = LC9_8_C2; COMB Node = 'add_586~5COUT'
    Info: 7: + IC(0.000 ns) + CELL(0.115 ns) = 2.820 ns; Loc. = LC10_8_C2; COMB Node = 'add_586~6COUT'
    Info: 8: + IC(0.434 ns) + CELL(0.115 ns) = 3.369 ns; Loc. = LC1_10_C2; COMB Node = 'add_586~7COUT'
    Info: 9: + IC(0.000 ns) + CELL(0.115 ns) = 3.484 ns; Loc. = LC2_10_C2; COMB Node = 'add_586~8COUT'
    Info: 10: + IC(0.000 ns) + CELL(0.115 ns) = 3.599 ns; Loc. = LC3_10_C2; COMB Node = 'add_586~9COUT'
    Info: 11: + IC(0.000 ns) + CELL(0.115 ns) = 3.714 ns; Loc. = LC4_10_C2; COMB Node = 'add_586~10COUT'
    Info: 12: + IC(0.000 ns) + CELL(0.115 ns) = 3.829 ns; Loc. = LC5_10_C2; COMB Node = 'add_586~11COUT'
    Info: 13: + IC(0.000 ns) + CELL(0.115 ns) = 3.944 ns; Loc. = LC6_10_C2; COMB Node = 'add_586~12COUT'
    Info: 14: + IC(0.000 ns) + CELL(0.115 ns) = 4.059 ns; Loc. = LC7_10_C2; COMB Node = 'add_586~13COUT'
    Info: 15: + IC(0.000 ns) + CELL(0.115 ns) = 4.174 ns; Loc. = LC8_10_C2; COMB Node = 'add_586~14COUT'
    Info: 16: + IC(0.000 ns) + CELL(0.115 ns) = 4.289 ns; Loc. = LC9_10_C2; COMB Node = 'add_586~15COUT'
    Info: 17: + IC(0.000 ns) + CELL(0.115 ns) = 4.404 ns; Loc. = LC10_10_C2; COMB Node = 'add_586~16COUT'
    Info: 18: + IC(0.434 ns) + CELL(0.115 ns) = 4.953 ns; Loc. = LC1_12_C2; COMB Node = 'add_586~17COUT'
    Info: 19: + IC(0.000 ns) + CELL(0.115 ns) = 5.068 ns; Loc. = LC2_12_C2; COMB Node = 'add_586~18COUT'
    Info: 20: + IC(0.000 ns) + CELL(0.115 ns) = 5.183 ns; Loc. = LC3_12_C2; COMB Node = 'add_586~19COUT'
    Info: 21: + IC(0.000 ns) + CELL(0.115 ns) = 5.298 ns; Loc. = LC4_12_C2; COMB Node = 'add_586~20COUT'
    Info: 22: + IC(0.000 ns) + CELL(0.115 ns) = 5.413 ns; Loc. = LC5_12_C2; COMB Node = 'add_586~21COUT'
    Info: 23: + IC(0.000 ns) + CELL(0.115 ns) = 5.528 ns; Loc. = LC6_12_C2; COMB Node = 'add_586~22COUT'
    Info: 24: + IC(0.000 ns) + CELL(0.115 ns) = 5.643 ns; Loc. = LC7_12_C2; COMB Node = 'add_586~23COUT'
    Info: 25: + IC(0.000 ns) + CELL(0.115 ns) = 5.758 ns; Loc. = LC8_12_C2; COMB Node = 'add_586~24COUT'
    Info: 26: + IC(0.000 ns) + CELL(0.647 ns) = 6.405 ns; Loc. = LC9_12_C2; COMB Node = 'add_586~25'
    Info: 27: + IC(2.058 ns) + CELL(0.320 ns) = 8.783 ns; Loc. = LC9_12_B2; COMB Node = 'add_551_rtl_2~229'
    Info: 28: + IC(0.275 ns) + CELL(0.087 ns) = 9.145 ns; Loc. = LC3_12_B2; REG Node = 'VELOCITY[24]'
    Info: Total cell delay = 4.845 ns
    Info: Total interconnect delay = 4.300 ns
  Info: - Smallest clock skew is 0.000 ns
    Info: + Shortest clock path from clock clk to destination register is 2.427 ns
      Info: 1: + IC(0.000 ns) + CELL(1.290 ns) = 1.290 ns; Loc. = Pin_N4; CLK Node = 'clk'
      Info: 2: + IC(1.137 ns) + CELL(0.000 ns) = 2.427 ns; Loc. = LC3_12_B2; REG Node = 'VELOCITY[24]'
      Info: Total cell delay = 1.290 ns
      Info: Total interconnect delay = 1.137 ns
    Info: - Longest clock path from clock clk to source register is 2.427 ns
      Info: 1: + IC(0.000 ns) + CELL(1.290 ns) = 1.290 ns; Loc. = Pin_N4; CLK Node = 'clk'
      Info: 2: + IC(1.137 ns) + CELL(0.000 ns) = 2.427 ns; Loc. = LC5_6_C2; REG Node = 'PREVIOUS_LATCHED_V_COUNT_Q1[0]'
      Info: Total cell delay = 1.290 ns
      Info: Total interconnect delay = 1.137 ns
  Info: + Micro clock to output delay of source is 0.299 ns
  Info: + Micro setup delay of destination is 0.160 ns
Info: All timing requirements were met. See Report window for more details.

+-----------------------------------------------------------------------------+
| Hierarchy                                                                   |
+-----------------------------------------------------------------------------+
Hierarchy
  simple_pvu
    lpm_counter:CNT_rtl_0
      alt_synch_counter:wysi_counter
    lpm_counter:POSITION_COUNT_rtl_0
      alt_synch_counter:wysi_counter
        alt_asynch_counter:asynch_counter
    lpm_counter:VELOCITY_COUNT_rtl_0
      alt_synch_counter:wysi_counter

+-----------------------------------------------------------------------------+
| Logic Options                                                               |
+-----------------------------------------------------------------------------+
+------------------------------------------------------------------------------------+-------+
| Name                                                                               | Value |
+------------------------------------------------------------------------------------+-------+
| Optimization Technique -- APEX 20K/APEX 20KE/APEX 20KC/APEX II/ARM-based Excalibur | Speed |
| Power-Up Don't Care                                                                | On    |
+------------------------------------------------------------------------------------+-------+

+-----------------------------------------------------------------------------+
| Resource Utilization by Entity                                              |
+-----------------------------------------------------------------------------+
+----------------------------------------------+-------------+-----------+-------------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------+
| Compilation Hierarchy Node                   | Logic Cells | Registers | Memory Bits | Pins | Virtual Pins | LUT-Only LCs | Register-Only LCs | LUT/Register LCs | Full Hierarchy Name                                                                                           |
+----------------------------------------------+-------------+-----------+-------------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------+
| |simple_pvu                                  | 554 (448)   | 220       | 0           | 78   | 0            | 334 (288)    | 94 (94)           | 126 (66)         | |simple_pvu                                                                                                   |
|    |lpm_counter:CNT_rtl_0|                   | 4 (0)       | 4         | 0           | 0    | 0            | 0 (0)        | 0 (0)             | 4 (0)            | |simple_pvu|lpm_counter:CNT_rtl_0                                                                             |
|       |alt_synch_counter:wysi_counter|       | 4 (4)       | 4         | 0           | 0    | 0            | 0 (0)        | 0 (0)             | 4 (4)            | |simple_pvu|lpm_counter:CNT_rtl_0|alt_synch_counter:wysi_counter                                              |
|    |lpm_counter:POSITION_COUNT_rtl_0|        | 70 (0)      | 24        | 0           | 0    | 0            | 46 (0)       | 0 (0)             | 24 (0)           | |simple_pvu|lpm_counter:POSITION_COUNT_rtl_0                                                                  |
|       |alt_synch_counter:wysi_counter|       | 70 (0)      | 24        | 0           | 0    | 0            | 46 (0)       | 0 (0)             | 24 (0)           | |simple_pvu|lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter                                   |
|          |alt_asynch_counter:asynch_counter| | 70 (70)     | 24        | 0           | 0    | 0            | 46 (46)      | 0 (0)             | 24 (24)          | |simple_pvu|lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter |
|    |lpm_counter:VELOCITY_COUNT_rtl_0|        | 32 (0)      | 32        | 0           | 0    | 0            | 0 (0)        | 0 (0)             | 32 (0)           | |simple_pvu|lpm_counter:VELOCITY_COUNT_rtl_0                                                                  |
|       |alt_synch_counter:wysi_counter|       | 32 (32)     | 32        | 0           | 0    | 0            | 0 (0)        | 0 (0)             | 32 (32)          | |simple_pvu|lpm_counter:VELOCITY_COUNT_rtl_0|alt_synch_counter:wysi_counter                                   |
+----------------------------------------------+-------------+-----------+-------------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------+
| Device Options                                                              |
+-----------------------------------------------------------------------------+
+------------------------------------------------------------------+--------------------------+
| Option                                                           | Setting                  |
+------------------------------------------------------------------+--------------------------+
| Auto-restart configuration after error                           | Off                      |
| Release clears before tri-states                                 | Off                      |
| Enable user-supplied start-up clock (CLKUSR)                     | Off                      |
| Enable device-wide reset (DEV_CLRn)                              | Off                      |
| Enable device-wide output enable (DEV_OE)                        | Off                      |
| Enable INIT_DONE output                                          | Off                      |
| Auto-increment JTAG user code for multiple configuration devices | On                       |
| Disable CONF_DONE and nSTATUS pull-ups on configuration device   | Off                      |
| Generate compressed bitstreams                                   | Off                      |
| Generate Tabular Text File (.ttf)                                | Off                      |
| Generate Raw Binary File (.rbf)                                  | Off                      |
| Generate Hexadecimal Output File (.hexout)                       | Off                      |
| Configuration scheme                                             | Passive Serial           |
| Hexadecimal Output File count direction                          | Up                       |
| Hexadecimal Output File start address                            | 0                        |
| Reserve all unused pins                                          | As output driving ground |
| Configuration device                                             | EPC2                     |
| Base pin-out file on sameframe device                            | Off                      |
| Auto user code                                                   | Off                      |
| Configuration device auto user code                              | Off                      |
| JTAG user code for target device                                 | 0XFFFFFFFF               |
| JTAG user code for configuration device                          | 0XFFFFFFFF               |
+------------------------------------------------------------------+--------------------------+

+-----------------------------------------------------------------------------+
| Floorplan View                                                              |
+-----------------------------------------------------------------------------+
Floorplan report data cannot be output to ASCII.
Please use Quartus II to view the floorplan report data.

+-----------------------------------------------------------------------------+
| Input Pins                                                                  |
+-----------------------------------------------------------------------------+
+----------------+-------+-------------+--------------+------+---------+--------+--------------+-------------------------+---------------+-----------------+---------------+----------------------+--------------+
| Name           | Pin # | MegaLAB Row | MegaLAB Col. | Col. | Fan-Out | Global | I/O Register | Use Local Routing Input | Power Up High | PCI I/O Enabled | Single-Pin CE | FastRow Interconnect | I/O Standard |
+----------------+-------+-------------+--------------+------+---------+--------+--------------+-------------------------+---------------+-----------------+---------------+----------------------+--------------+
| addr[0]        | H21   |  I          | --           | --   | 131     | no     | no           | no                      | no            | no              | no            | no                   | LVTTL        |
| addr[1]        | A21   |  D          | --           | --   | 134     | no     | no           | yes                     | no            | no              | no            | no                   | LVTTL        |
| addr[2]        | C14   | --          | 2            | 10   | 49      | no     | no           | no                      | no            | no              | no            | no                   | LVTTL        |
| addr[3]        | C11   | --          | 2            | 14   | 49      | no     | no           | no                      | no            | no              | no            | no                   | LVTTL        |
| rst            | F12   | --          | --           | --   | 100     | yes    | no           | no                      | no            | no              | no            | no                   | LVTTL        |
| preload        | E15   | --          | 2            | 8    | 25      | no     | no           | no                      | no            | no              | no            | no                   | LVTTL        |
| clk            | N4    | --          | --           | --   | 220     | yes    | no           | no                      | no            | no              | no            | no                   | LVTTL        |
| cs             | K21   |  K          | --           | --   | 3       | no     | no           | yes                     | no            | no              | no            | no                   | LVTTL        |
| readn          | J19   |  K          | --           | --   | 1       | no     | no           | yes                     | no            | no              | no            | no                   | LVTTL        |
| data_input[23] | F20   |  G          | --           | --   | 1       | no     | no           | no                      | no            | no              | no            | no                   | LVTTL        |
| writen         | H2    |  K          | --           | --   | 2       | no     | no           | no                      | no            | no              | no            | no                   | LVTTL        |
| up_dn          | F21   |  D          | --           | --   | 24      | no     | no           | yes                     | no            | no              | no            | no                   | LVTTL        |
| x4             | P21   |  M          | --           | --   | 24      | no     | no           | no                      | no            | no              | no            | no                   | LVTTL        |
| data_input[22] | B15   |  B          | --           | --   | 1       | no     | no           | no                      | no            | no              | no            | no                   | LVTTL        |
| data_input[21] | B14   |  A          | --           | --   | 1       | no     | no           | no                      | no            | no              | no            | no                   | LVTTL        |
| data_input[20] | C21   |  E          | --           | --   | 1       | no     | no           | no                      | no            | no              | no            | no                   | LVTTL        |
| data_input[19] | C22   |  D          | --           | --   | 1       | no     | no           | no                      | no            | no              | no            | no                   | LVTTL        |
| data_input[18] | B17   |  B          | --           | --   | 1       | no     | no           | no                      | no            | no              | no            | no                   | LVTTL        |
| data_input[17] | K16   |  M          | --           | --   | 1       | no     | no           | no                      | no            | no              | no            | no                   | LVTTL        |
| data_input[16] | A15   |  A          | --           | --   | 1       | no     | no           | no                      | no            | no              | no            | no                   | LVTTL        |
| data_input[15] | B9    |  A          | --           | --   | 1       | no     | no           | no                      | no            | no              | no            | no                   | LVTTL        |
| data_input[14] | F19   |  F          | --           | --   | 1       | no     | no           | no                      | no            | no              | no            | no                   | LVTTL        |
| data_input[13] | B13   |  A          | --           | --   | 1       | no     | no           | no                      | no            | no              | no            | no                   | LVTTL        |
| data_input[12] | J17   |  J          | --           | --   | 1       | no     | no           | no                      | no            | no              | no            | no                   | LVTTL        |
| data_input[11] | E19   |  F          | --           | --   | 1       | no     | no           | no                      | no            | no              | no            | no                   | LVTTL        |
| data_input[10] | J22   |  J          | --           | --   | 1       | no     | no           | no                      | no            | no              | no            | no                   | LVTTL        |
| data_input[9]  | B10   |  A          | --           | --   | 1       | no     | no           | no                      | no            | no              | no            | no                   | LVTTL        |
| data_input[8]  | B12   |  A          | --           | --   | 1       | no     | no           | no                      | no            | no              | no            | no                   | LVTTL        |
| data_input[7]  | C15   | --          | 2            | 7    | 1       | no     | no           | no                      | no            | no              | no            | no                   | LVTTL        |
| data_input[6]  | A8    |  A          | --           | --   | 1       | no     | no           | no                      | no            | no              | no            | no                   | LVTTL        |
| data_input[5]  | B11   |  A          | --           | --   | 1       | no     | no           | no                      | no            | no              | no            | no                   | LVTTL        |
| data_input[4]  | D18   | --          | 2            | 2    | 1       | no     | no           | no                      | no            | no              | no            | no                   | LVTTL        |
| data_input[3]  | K20   |  K          | --           | --   | 2       | no     | no           | no                      | no            | no              | no            | no                   | LVTTL        |
| data_input[2]  | N22   |  L          | --           | --   | 2       | no     | no           | no                      | no            | no              | no            | no                   | LVTTL        |
| data_input[1]  | P20   |  M          | --           | --   | 2       | no     | no           | no                      | no            | no              | no            | no                   | LVTTL        |
| data_input[0]  | D15   | --          | 2            | 8    | 2       | no     | no           | no                      | no            | no              | no            | no                   | LVTTL        |
| quad_err       | B18   |  C          | --           | --   | 1       | no     | no           | no                      | no            | no              | no            | no                   | LVTTL        |
| speed_pulse_q1 | D21   |  D          | --           | --   | 3       | no     | no           | no                      | no            | no              | no            | no                   | LVTTL        |
| data_input[31] | K7    |  J          | --           | --   | 0       | no     | no           | no                      | no            | no              | no            | no                   | LVTTL        |
| data_input[30] | R21   |  O          | --           | --   | 0       | no     | no           | no                      | no            | no              | no            | no                   | LVTTL        |
| data_input[29] | AB18  |  Y          | --           | --   | 0       | no     | no           | no                      | no            | no              | no            | no                   | LVTTL        |
| data_input[28] | A2    |  F          | --           | --   | 0       | no     | no           | no                      | no            | no              | no            | no                   | LVTTL        |
| data_input[27] | B6    |  B          | --           | --   | 0       | no     | no           | no                      | no            | no              | no            | no                   | LVTTL        |
| data_input[26] | U9    | --          | 1            | 11   | 0       | no     | no           | no                      | no            | no              | no            | no                   | LVTTL        |
| data_input[25] | W7    | --          | 1            | 4    | 0       | no     | no           | no                      | no            | no              | no            | no                   | LVTTL        |
| data_input[24] | L8    |  I          | --           | --   | 0       | no     | no           | no                      | no            | no              | no            | no                   | LVTTL        |
+----------------+-------+-------------+--------------+------+---------+--------+--------------+-------------------------+---------------+-----------------+---------------+----------------------+--------------+

+-----------------------------------------------------------------------------+
| Output Pins                                                                 |
+-----------------------------------------------------------------------------+
+-----------------+-------+-------------+--------------+------+--------------+--------------------------+---------------+----------------+-----------------+---------------+---------------+------------+--------------+
| Name            | Pin # | MegaLAB Row | MegaLAB Col. | Col. | I/O Register | Use Local Routing Output | Power Up High | Slow Slew Rate | PCI I/O Enabled | Single-Pin OE | Single-Pin CE | Open Drain | I/O Standard |
+-----------------+-------+-------------+--------------+------+--------------+--------------------------+---------------+----------------+-----------------+---------------+---------------+------------+--------------+
| data_output[31] | N20   |  K          | --           | --   | no           | no                       | no            | no             | no              | no            | no            | no         | LVTTL        |
| data_output[30] | J20   |  K          | --           | --   | no           | no                       | no            | no             | no              | no            | no            | no         | LVTTL        |
| data_output[29] | F18   |  G          | --           | --   | no           | no                       | no            | no             | no              | no            | no            | no         | LVTTL        |
| data_output[28] | H6    |  K          | --           | --   | no           | no                       | no            | no             | no              | no            | no            | no         | LVTTL        |
| data_output[27] | A16   |  B          | --           | --   | no           | no                       | no            | no             | no              | no            | no            | no         | LVTTL        |
| data_output[26] | A7    |  B          | --           | --   | no           | no                       | no            | no             | no              | no            | no            | no         | LVTTL        |
| data_output[25] | K19   |  L          | --           | --   | no           | no                       | no            | no             | no              | no            | no            | no         | LVTTL        |
| data_output[24] | A17   |  B          | --           | --   | no           | no                       | no            | no             | no              | no            | no            | no         | LVTTL        |
| data_output[23] | G20   |  G          | --           | --   | no           | no                       | no            | no             | no              | no            | no            | no         | LVTTL        |
| data_output[22] | B7    |  B          | --           | --   | no           | no                       | no            | no             | no              | no            | no            | no         | LVTTL        |
| data_output[21] | C16   | --          | 2            | 6    | no           | no                       | no            | no             | no              | no            | no            | no         | LVTTL        |
| data_output[20] | D22   |  E          | --           | --   | no           | no                       | no            | no             | no              | no            | no            | no         | LVTTL        |
| data_output[19] | E21   |  D          | --           | --   | no           | yes                      | no            | no             | no              | no            | no            | no         | LVTTL        |
| data_output[18] | B8    |  B          | --           | --   | no           | no                       | no            | no             | no              | no            | no            | no         | LVTTL        |
| data_output[17] | C12   | --          | 2            | 13   | no           | yes                      | no            | no             | no              | no            | no            | no         | LVTTL        |
| data_output[16] | D14   | --          | 2            | 9    | no           | no                       | no            | no             | no              | no            | no            | no         | LVTTL        |
| data_output[15] | F13   | --          | 2            | 13   | no           | yes                      | no            | no             | no              | no            | no            | no         | LVTTL        |
| data_output[14] | B16   |  B          | --           | --   | no           | no                       | no            | no             | no              | no            | no            | no         | LVTTL        |
| data_output[13] | D13   | --          | 2            | 12   | no           | no                       | no            | no             | no              | no            | no            | no         | LVTTL        |
| data_output[12] | G21   |  J          | --           | --   | no           | no                       | no            | no             | no              | no            | no            | no         | LVTTL        |
| data_output[11] | E18   |  F          | --           | --   | no           | yes                      | no            | no             | no              | no            | no            | no         | LVTTL        |
| data_output[10] | J21   |  J          | --           | --   | no           | no                       | no            | no             | no              | no            | no            | no         | LVTTL        |
| data_output[9]  | E13   | --          | 2            | 15   | no           | no                       | no            | no             | no              | no            | no            | no         | LVTTL        |
| data_output[8]  | D17   | --          | 2            | 4    | no           | no                       | no            | no             | no              | no            | no            | no         | LVTTL        |
| data_output[7]  | H13   | --          | 2            | 15   | no           | yes                      | no            | no             | no              | no            | no            | no         | LVTTL        |
| data_output[6]  | F16   | --          | 2            | 5    | no           | no                       | no            | no             | no              | no            | no            | no         | LVTTL        |
| data_output[5]  | E17   | --          | 2            | 3    | no           | no                       | no            | no             | no              | no            | no            | no         | LVTTL        |
| data_output[4]  | H16   | --          | 2            | 5    | no           | no                       | no            | no             | no              | no            | no            | no         | LVTTL        |
| data_output[3]  | H19   |  I          | --           | --   | no           | no                       | no            | no             | no              | no            | no            | no         | LVTTL        |
| data_output[2]  | E16   | --          | 2            | 6    | no           | no                       | no            | no             | no              | no            | no            | no         | LVTTL        |
| data_output[1]  | G17   | --          | 2            | 3    | no           | yes                      | no            | no             | no              | no            | no            | no         | LVTTL        |
| data_output[0]  | C18   | --          | 2            | 2    | no           | no                       | no            | no             | no              | no            | no            | no         | LVTTL        |
+-----------------+-------+-------------+--------------+------+--------------+--------------------------+---------------+----------------+-----------------+---------------+---------------+------------+--------------+

+-----------------------------------------------------------------------------+
| All Package Pins                                                            |
+-----------------------------------------------------------------------------+
+-------+-----------------+--------------+
| Pin # | Usage           | I/O Standard |
+-------+-----------------+--------------+
| A1    | GND             |              |
| A2    | data_input[28]  | LVTTL        |
| A3    | GND*            |              |
| A4    | GND*            |              |
| A5    | GND*            |              |
| A6    | GND*            |              |
| A7    | data_output[26] | LVTTL        |
| A8    | data_input[6]   | LVTTL        |
| A9    | NC              |              |
| A10   | NC              |              |
| A11   | GND             |              |
| A12   | NC              |              |
| A13   | NC              |              |
| A14   | NC              |              |
| A15   | data_input[16]  | LVTTL        |
| A16   | data_output[27] | LVTTL        |
| A17   | data_output[24] | LVTTL        |
| A18   | GND*            |              |
| A19   | GND*            |              |
| A20   | GND*            |              |
| A21   | addr[1]         | LVTTL        |
| A22   | GND             |              |
| B1    | VCC_INT         |              |
| B2    | GND             |              |
| B3    | GND*            |              |
| B4    | GND*            |              |
| B5    | GND*            |              |
| B6    | data_input[27]  | LVTTL        |
| B7    | data_output[22] | LVTTL        |
| B8    | data_output[18] | LVTTL        |
| B9    | data_input[15]  | LVTTL        |
| B10   | data_input[9]   | LVTTL        |
| B11   | data_input[5]   | LVTTL        |
| B12   | data_input[8]   | LVTTL        |
| B13   | data_input[13]  | LVTTL        |
| B14   | data_input[21]  | LVTTL        |
| B15   | data_input[22]  | LVTTL        |
| B16   | data_output[14] | LVTTL        |
| B17   | data_input[18]  | LVTTL        |
| B18   | quad_err        | LVTTL        |
| B19   | GND*            |              |
| B20   | GND*            |              |
| B21   | GND             |              |
| B22   | VCC_INT         |              |
| C1    | GND*            |              |
| C2    | GND*            |              |
| C3    | GND*            |              |
| C4    | GND*            |              |
| C5    | GND*            |              |
| C6    | GND*            |              |
| C7    | GND*            |              |
| C8    | GND*            |              |
| C9    | GND*            |              |
| C10   | GND*            |              |
| C11   | addr[3]         | LVTTL        |
| C12   | data_output[17] | LVTTL        |
| C13   | GND*            |              |
| C14   | addr[2]         | LVTTL        |
| C15   | data_input[7]   | LVTTL        |
| C16   | data_output[21] | LVTTL        |
| C17   | GND*            |              |
| C18   | data_output[0]  | LVTTL        |
| C19   | GND*            |              |
| C20   | GND*            |              |
| C21   | data_input[20]  | LVTTL        |
| C22   | data_input[19]  | LVTTL        |
| D1    | GND*            |              |
| D2    | GND*            |              |
| D3    | GND*            |              |
| D4    | GND*            |              |
| D5    | GND*            |              |
| D6    | GND*            |              |
| D7    | GND*            |              |
| D8    | GND*            |              |
| D9    | GND*            |              |
| D10   | GND*            |              |
| D11   | GND+            |              |
| D12   | #TRST           |              |
| D13   | data_output[13] | LVTTL        |
| D14   | data_output[16] | LVTTL        |
| D15   | data_input[0]   | LVTTL        |
| D16   | GND*            |              |
| D17   | data_output[8]  | LVTTL        |
| D18   | data_input[4]   | LVTTL        |
| D19   | GND*            |              |
| D20   | GND*            |              |
| D21   | speed_pulse_q1  | LVTTL        |
| D22   | data_output[20] | LVTTL        |
| E1    | GND*            |              |
| E2    | GND*            |              |
| E3    | GND*            |              |
| E4    | GND*            |              |
| E5    | GND*            |              |
| E6    | GND*            |              |
| E7    | GND*            |              |
| E8    | GND*            |              |
| E9    | GND*            |              |
| E10   | GND*            |              |
| E11   | #TDO            |              |
| E12   | ^nCEO           |              |
| E13   | data_output[9]  | LVTTL        |
| E14   | GND*            |              |
| E15   | preload         | LVTTL        |
| E16   | data_output[2]  | LVTTL        |
| E17   | data_output[5]  | LVTTL        |
| E18   | data_output[11] | LVTTL        |
| E19   | data_input[11]  | LVTTL        |
| E20   | GND*            |              |
| E21   | data_output[19] | LVTTL        |
| E22   | GND*            |              |
| F1    | GND*            |              |
| F2    | GND*            |              |
| F3    | GND*            |              |
| F4    | GND*            |              |
| F5    | GND*            |              |
| F6    | GND             |              |
| F7    | GND*            |              |
| F8    | GND*            |              |
| F9    | GND*            |              |
| F10   | GND*            |              |
| F11   | GND*            |              |
| F12   | rst             | LVTTL        |
| F13   | data_output[15] | LVTTL        |
| F14   | GND*            |              |
| F15   | GND*            |              |
| F16   | data_output[6]  | LVTTL        |
| F17   | GND             |              |
| F18   | data_output[29] | LVTTL        |
| F19   | data_input[14]  | LVTTL        |
| F20   | data_input[23]  | LVTTL        |
| F21   | up_dn           | LVTTL        |
| F22   | GND*            |              |
| G1    | GND*            |              |
| G2    | GND*            |              |
| G3    | GND*            |              |
| G4    | GND*            |              |
| G5    | GND*            |              |
| G6    | GND*            |              |
| G7    | GND             |              |
| G8    | VCC_IO          |              |
| G9    | GND*            |              |
| G10   | GND*            |              |
| G11   | GND*            |              |
| G12   | GND*            |              |
| G13   | GND*            |              |
| G14   | GND*            |              |
| G15   | GND*            |              |
| G16   | GND             |              |
| G17   | data_output[1]  | LVTTL        |
| G18   | GND*            |              |
| G19   | GND*            |              |
| G20   | data_output[23] | LVTTL        |
| G21   | data_output[12] | LVTTL        |
| G22   | GND*            |              |
| H1    | GND*            |              |
| H2    | writen          | LVTTL        |
| H3    | GND*            |              |
| H4    | GND*            |              |
| H5    | GND*            |              |
| H6    | data_output[28] | LVTTL        |
| H7    | VCC_IO          |              |
| H8    | GND             |              |
| H9    | VCC_INT         |              |
| H10   | GND*            |              |
| H11   | GND*            |              |
| H12   | GND*            |              |
| H13   | data_output[7]  | LVTTL        |
| H14   | VCC_IO          |              |
| H15   | GND             |              |
| H16   | data_output[4]  | LVTTL        |
| H17   | GND*            |              |
| H18   | GND*            |              |
| H19   | data_output[3]  | LVTTL        |
| H20   | GND*            |              |
| H21   | addr[0]         | LVTTL        |
| H22   | GND*            |              |
| J1    | GND*            |              |
| J2    | GND*            |              |
| J3    | GND*            |              |
| J4    | GND*            |              |
| J5    | GND*            |              |
| J6    | GND*            |              |
| J7    | GND*            |              |
| J8    | VCC_INT         |              |
| J9    | GND             |              |
| J10   | VCC_IO          |              |
| J11   | GND             |              |
| J12   | GND*            |              |
| J13   | VCC_INT         |              |
| J14   | GND             |              |
| J15   | VCC_IO          |              |
| J16   | GND*            |              |
| J17   | data_input[12]  | LVTTL        |
| J18   | GND*            |              |
| J19   | readn           | LVTTL        |
| J20   | data_output[30] | LVTTL        |
| J21   | data_output[10] | LVTTL        |
| J22   | data_input[10]  | LVTTL        |
| K1    | GND*            |              |
| K2    | GND*            |              |
| K3    | GND*            |              |
| K4    | GND*            |              |
| K5    | GND*            |              |
| K6    | GND*            |              |
| K7    | data_input[31]  | LVTTL        |
| K8    | GND*            |              |
| K9    | VCC_IO          |              |
| K10   | GND             |              |
| K11   | VCC_INT         |              |
| K12   | VCC_IO          |              |
| K13   | GND             |              |
| K14   | VCC_INT         |              |
| K15   | GND*            |              |
| K16   | data_input[17]  | LVTTL        |
| K17   | GND+            |              |
| K18   | GND*            |              |
| K19   | data_output[25] | LVTTL        |
| K20   | data_input[3]   | LVTTL        |
| K21   | cs              | LVTTL        |
| K22   | GND*            |              |
| L1    | VCC_IO          |              |
| L2    | GND             |              |
| L3    | GND*            |              |
| L4    | ^DATA0          |              |
| L5    | ^DCLK           |              |
| L6    | GND+            |              |
| L7    | GND*            |              |
| L8    | data_input[24]  | LVTTL        |
| L9    | VCC_CKLK2       |              |
| L10   | VCC_INT         |              |
| L11   | GND             |              |
| L12   | GND             |              |
| L13   | VCC_IO          |              |
| L14   | GND*            |              |
| L15   | GND*            |              |
| L16   | GND*            |              |
| L17   | GND*            |              |
| L18   | ^MSEL1          |              |
| L19   | ^MSEL0          |              |
| L20   | GND*            |              |
| L21   | GND*            |              |
| L22   | VCC_IO          |              |
| M1    | GND             |              |
| M2    | GND*            |              |
| M3    | GND*            |              |
| M4    | ^nCE            |              |
| M5    | #TDI            |              |
| M6    | GND*            |              |
| M7    | GND*            |              |
| M8    | VCC_CKLK4       |              |
| M9    | GND_CKLK2       |              |
| M10   | VCC_IO          |              |
| M11   | GND             |              |
| M12   | GND             |              |
| M13   | VCC_INT         |              |
| M14   | VCC_INT         |              |
| M15   | GND*            |              |
| M16   | GND*            |              |
| M17   | GND*            |              |
| M18   | GND+            |              |
| M19   | ^NCONFIG        |              |
| M20   | GND*            |              |
| M21   | GND             |              |
| M22   | VCC_INT         |              |
| N1    | GND*            |              |
| N2    | GND*            |              |
| N3    | GND*            |              |
| N4    | clk             | LVTTL        |
| N5    | GND*            |              |
| N6    | GND*            |              |
| N7    | GND*            |              |
| N8    | GND_CKLK4       |              |
| N9    | VCC_INT         |              |
| N10   | GND             |              |
| N11   | VCC_IO          |              |
| N12   | VCC_INT         |              |
| N13   | GND             |              |
| N14   | VCC_IO          |              |
| N15   | GND*            |              |
| N16   | GND*            |              |
| N17   | GND*            |              |
| N18   | GND*            |              |
| N19   | GND*            |              |
| N20   | data_output[31] | LVTTL        |
| N21   | GND*            |              |
| N22   | data_input[2]   | LVTTL        |
| P1    | GND*            |              |
| P2    | GND*            |              |
| P3    | GND*            |              |
| P4    | GND*            |              |
| P5    | GND*            |              |
| P6    | GND*            |              |
| P7    | GND*            |              |
| P8    | VCC_IO          |              |
| P9    | GND             |              |
| P10   | VCC_INT         |              |
| P11   | GND*            |              |
| P12   | GND*            |              |
| P13   | VCC_IO          |              |
| P14   | GND             |              |
| P15   | VCC_INT         |              |
| P16   | GND*            |              |
| P17   | GND*            |              |
| P18   | GND*            |              |
| P19   | GND*            |              |
| P20   | data_input[1]   | LVTTL        |
| P21   | x4              | LVTTL        |
| P22   | GND*            |              |
| R1    | GND*            |              |
| R2    | GND*            |              |
| R3    | GND*            |              |
| R4    | GND*            |              |
| R5    | GND*            |              |
| R6    | GND+            |              |
| R7    | VCC_INT         |              |
| R8    | GND             |              |
| R9    | VCC_IO          |              |
| R10   | GND*            |              |
| R11   | GND*            |              |
| R12   | GND*            |              |
| R13   | GND*            |              |
| R14   | VCC_INT         |              |
| R15   | GND             |              |
| R16   | VCC_IO          |              |
| R17   | GND*            |              |
| R18   | GND*            |              |
| R19   | GND*            |              |
| R20   | GND*            |              |
| R21   | data_input[30]  | LVTTL        |
| R22   | GND*            |              |
| T1    | GND*            |              |
| T2    | GND*            |              |
| T3    | GND*            |              |
| T4    | GND_CKOUT2      |              |
| T5    | VCC_CKOUT2      |              |
| T6    | GND*            |              |
| T7    | GND             |              |
| T8    | VCC_IO          |              |
| T9    | GND*            |              |
| T10   | GND*            |              |
| T11   | GND*            |              |
| T12   | GND*            |              |
| T13   | GND*            |              |
| T14   | GND*            |              |
| T15   | VCC_IO          |              |
| T16   | GND             |              |
| T17   | GND*            |              |
| T18   | GND*            |              |
| T19   | GND*            |              |
| T20   | GND*            |              |
| T21   | GND*            |              |
| T22   | GND*            |              |
| U1    | GND*            |              |
| U2    | GND*            |              |
| U3    | GND*            |              |
| U4    | GND*            |              |
| U5    | GND*            |              |
| U6    | GND             |              |
| U7    | GND*            |              |
| U8    | GND*            |              |
| U9    | data_input[26]  | LVTTL        |
| U10   | GND*            |              |
| U11   | GND*            |              |
| U12   | GND*            |              |
| U13   | GND*            |              |
| U14   | GND*            |              |
| U15   | GND*            |              |
| U16   | GND*            |              |
| U17   | GND             |              |
| U18   | GND*            |              |
| U19   | GND*            |              |
| U20   | GND*            |              |
| U21   | GND*            |              |
| U22   | GND*            |              |
| V1    | GND*            |              |
| V2    | GND*            |              |
| V3    | GND*            |              |
| V4    | GND*            |              |
| V5    | GND*            |              |
| V6    | GND*            |              |
| V7    | GND*            |              |
| V8    | GND*            |              |
| V9    | GND*            |              |
| V10   | GND*            |              |
| V11   | GND+            |              |
| V12   | GND+            |              |
| V13   | GND*            |              |
| V14   | GND*            |              |
| V15   | GND*            |              |
| V16   | GND*            |              |
| V17   | GND*            |              |
| V18   | GND*            |              |
| V19   | GND*            |              |
| V20   | GND*            |              |
| V21   | GND*            |              |
| V22   | GND*            |              |
| W1    | GND*            |              |
| W2    | GND*            |              |
| W3    | GND*            |              |
| W4    | GND*            |              |
| W5    | GND*            |              |
| W6    | GND*            |              |
| W7    | data_input[25]  | LVTTL        |
| W8    | GND*            |              |
| W9    | GND*            |              |
| W10   | ^CONF_DONE      |              |
| W11   | ^NSTATUS        |              |
| W12   | #TCK            |              |
| W13   | #TMS            |              |
| W14   | GND*            |              |
| W15   | GND*            |              |
| W16   | GND*            |              |
| W17   | GND*            |              |
| W18   | GND*            |              |
| W19   | GND*            |              |
| W20   | GND*            |              |
| W21   | GND*            |              |
| W22   | GND*            |              |
| Y1    | GND*            |              |
| Y2    | GND*            |              |
| Y3    | GND*            |              |
| Y4    | GND*            |              |
| Y5    | GND*            |              |
| Y6    | GND*            |              |
| Y7    | GND*            |              |
| Y8    | GND*            |              |
| Y9    | GND*            |              |
| Y10   | GND*            |              |
| Y11   | GND*            |              |
| Y12   | GND*            |              |
| Y13   | GND*            |              |
| Y14   | GND*            |              |
| Y15   | GND*            |              |
| Y16   | GND*            |              |
| Y17   | GND*            |              |
| Y18   | GND*            |              |
| Y19   | GND*            |              |
| Y20   | GND*            |              |
| Y21   | GND*            |              |
| Y22   | GND*            |              |
| AA1   | VCC_INT         |              |
| AA2   | GND             |              |
| AA3   | GND*            |              |
| AA4   | GND*            |              |
| AA5   | GND*            |              |
| AA6   | GND*            |              |
| AA7   | GND*            |              |
| AA8   | GND*            |              |
| AA9   | GND*            |              |
| AA10  | GND*            |              |
| AA11  | GND*            |              |
| AA12  | GND*            |              |
| AA13  | GND*            |              |
| AA14  | GND*            |              |
| AA15  | GND*            |              |
| AA16  | GND*            |              |
| AA17  | GND*            |              |
| AA18  | GND*            |              |
| AA19  | GND*            |              |
| AA20  | GND*            |              |
| AA21  | GND             |              |
| AA22  | VCC_INT         |              |
| AB1   | GND             |              |
| AB2   | GND*            |              |
| AB3   | GND*            |              |
| AB4   | GND*            |              |
| AB5   | GND*            |              |
| AB6   | GND*            |              |
| AB7   | GND*            |              |
| AB8   | GND*            |              |
| AB9   | NC              |              |
| AB10  | NC              |              |
| AB11  | GND             |              |
| AB12  | NC              |              |
| AB13  | NC              |              |
| AB14  | NC              |              |
| AB15  | GND*            |              |
| AB16  | GND*            |              |
| AB17  | GND*            |              |
| AB18  | data_input[29]  | LVTTL        |
| AB19  | GND*            |              |
| AB20  | GND*            |              |
| AB21  | GND*            |              |
| AB22  | GND             |              |
+-------+-----------------+--------------+

+-----------------------------------------------------------------------------+
| Control Signals                                                             |
+-----------------------------------------------------------------------------+
+--------------------------+-----------+---------+--------------+--------------+
| Name                     | Pin #     | Fan-Out | Usage        | Global Usage |
+--------------------------+-----------+---------+--------------+--------------+
| POSITION_PRELOAD[23]~54  | LC1_7_K2  | 24      | Clock enable | Non-global   |
| VEL_CLK_DIVISOR[3]~10    | LC9_7_K2  | 4       | Clock enable | Non-global   |
| rst                      | F12       | 100     | Async. clear | Pin          |
| LATCHED_V_COUNT_Q1[31]~0 | LC3_4_C2  | 32      | Clock enable | Non-global   |
| Q1_HAS_CHANGED           | LC6_8_D2  | 34      | Clock enable | Non-global   |
| VELOCITY[31]~0           | LC7_8_D2  | 32      | Clock enable | Non-global   |
| i~2                      | LC3_4_N1  | 48      | Async. clear | Internal     |
| clk                      | N4        | 220     | Clock        | Pin          |
| RD_ENBL                  | LC3_1_K2  | 32      | Clock enable | Non-global   |
| x4                       | P21       | 24      | Clock enable | Non-global   |
| i~259                    | LC5_8_D2  | 1       | Clock enable | Non-global   |
| Mux_342_rtl_4~1          | LC3_10_K2 | 32      | Clock enable | Non-global   |
+--------------------------+-----------+---------+--------------+--------------+

+-----------------------------------------------------------------------------+
| Global & Other Fast Signals                                                 |
+-----------------------------------------------------------------------------+
+------+----------+---------+--------+
| Name | Pin #    | Fan-Out | Global |
+------+----------+---------+--------+
| rst  | F12      | 100     | yes    |
| i~2  | LC3_4_N1 | 48      | yes    |
| clk  | N4       | 220     | yes    |
+------+----------+---------+--------+

+-----------------------------------------------------------------------------+
| Carry Chains                                                                |
+-----------------------------------------------------------------------------+
+--------------------+------------------------+
| Carry Chain Length | Number of Carry Chains |
+--------------------+------------------------+
| 0 - 2              | 0                      |
| 3 - 5              | 1                      |
| 6 - 8              | 0                      |
| 9 - 11             | 0                      |
| 12 - 14            | 0                      |
| 15 - 17            | 0                      |
| 18 - 20            | 0                      |
| 21 - 23            | 0                      |
| 24 - 26            | 1                      |
| 27 - 29            | 0                      |
| 30 - 32            | 3                      |
+--------------------+------------------------+

+-----------------------------------------------------------------------------+
| Cascade Chains                                                              |
+-----------------------------------------------------------------------------+
+--------+-------+
| Length | Count |
+--------+-------+
| 2      | 2     |
+--------+-------+

+-----------------------------------------------------------------------------+
| Non-Global High Fan-Out Signals                                             |
+-----------------------------------------------------------------------------+
+--------------------------------------------------------------------+---------+
| Name                                                               | Fan-Out |
+--------------------------------------------------------------------+---------+
| addr[1]                                                            | 134     |
| addr[0]                                                            | 131     |
| addr[3]                                                            | 49      |
| addr[2]                                                            | 49      |
| Q1_HAS_CHANGED                                                     | 34      |
| RD_ENBL                                                            | 32      |
| Mux_342_rtl_4~1                                                    | 32      |
| ENABLE_WAS_LOW                                                     | 32      |
| LATCHED_V_COUNT_Q1[31]~0                                           | 32      |
| VELOCITY[31]~0                                                     | 32      |
| preload                                                            | 25      |
| up_dn                                                              | 24      |
| x4                                                                 | 24      |
| POSITION_PRELOAD[23]~54                                            | 24      |
| LATCHED_V_COUNT_Q1[31]                                             | 22      |
| PREVIOUS_LATCHED_V_COUNT_Q1[31]                                    | 21      |
| LATCHED_V_COUNT_Q1[30]                                             | 20      |
| PREVIOUS_LATCHED_V_COUNT_Q1[30]                                    | 19      |
| add_551_rtl_2~3297                                                 | 15      |
| i~328                                                              | 15      |
| rtl~1457                                                           | 9       |
| data_output[2]~reg0                                                | 6       |
| data_output[3]~reg0                                                | 6       |
| data_output[0]~reg0                                                | 6       |
| data_output[1]~reg0                                                | 6       |
| data_output[6]~reg0                                                | 5       |
| data_output[25]~reg0                                               | 5       |
| data_output[19]~reg0                                               | 5       |
| data_output[7]~reg0                                                | 5       |
| data_output[20]~reg0                                               | 5       |
| data_output[8]~reg0                                                | 5       |
| lpm_counter:CNT_rtl_0|alt_synch_counter:wysi_counter|sload_path[0] | 5       |
| data_output[30]~reg0                                               | 5       |
| data_output[26]~reg0                                               | 5       |
| data_output[9]~reg0                                                | 5       |
| data_output[10]~reg0                                               | 5       |
| data_output[21]~reg0                                               | 5       |
| data_output[11]~reg0                                               | 5       |
| data_output[12]~reg0                                               | 5       |
| data_output[22]~reg0                                               | 5       |
| data_output[13]~reg0                                               | 5       |
| data_output[14]~reg0                                               | 5       |
| data_output[27]~reg0                                               | 5       |
| data_output[23]~reg0                                               | 5       |
| data_output[15]~reg0                                               | 5       |
| data_output[29]~reg0                                               | 5       |
| data_output[31]~reg0                                               | 5       |
| data_output[16]~reg0                                               | 5       |
| data_output[24]~reg0                                               | 5       |
| data_output[18]~reg0                                               | 5       |
+--------------------------------------------------------------------+---------+

+-----------------------------------------------------------------------------+
| Local Routing Interconnect                                                  |
+-----------------------------------------------------------------------------+
+-----------------------------+--------------------+
| Local Routing Interconnects | Number of MegaLABs |
+-----------------------------+--------------------+
| 0 - 14                      | 45                 |
| 15 - 29                     | 3                  |
| 30 - 44                     | 0                  |
| 45 - 59                     | 0                  |
| 60 - 74                     | 2                  |
| 75 - 89                     | 1                  |
| 90 - 104                    | 0                  |
| 105 - 119                   | 0                  |
| 120 - 134                   | 0                  |
| 135 - 149                   | 1                  |
+-----------------------------+--------------------+

+-----------------------------------------------------------------------------+
| MegaLAB Interconnect                                                        |
+-----------------------------------------------------------------------------+
+-----------------------+--------------------+
| MegaLAB Interconnects | Number of MegaLABs |
+-----------------------+--------------------+
| 0 - 14                | 46                 |
| 15 - 29               | 2                  |
| 30 - 44               | 1                  |
| 45 - 59               | 0                  |
| 60 - 74               | 1                  |
| 75 - 89               | 0                  |
| 90 - 104              | 1                  |
| 105 - 119             | 0                  |
| 120 - 134             | 0                  |
| 135 - 149             | 1                  |
+-----------------------+--------------------+

+-----------------------------------------------------------------------------+
| LAB External Interconnect                                                   |
+-----------------------------------------------------------------------------+
+----------------------------+-----------------+
| LAB External Interconnects | Number MegaLABs |
+----------------------------+-----------------+
| 0 - 21                     | 46              |
| 22 - 43                    | 2               |
| 44 - 65                    | 1               |
| 66 - 87                    | 0               |
| 88 - 109                   | 0               |
| 110 - 131                  | 1               |
| 132 - 153                  | 0               |
| 154 - 175                  | 0               |
| 176 - 197                  | 0               |
| 198 - 219                  | 2               |
+----------------------------+-----------------+

+-----------------------------------------------------------------------------+
| MegaLAB Usage Summary                                                       |
+-----------------------------------------------------------------------------+
+--------------+---------------------+----------------------+-------------------------------------+--------------------------------------+----------------------------------+-----------------------------------+--------+---------+--------------------+---------------------------+-----------------+
| MegaLAB Name | Total Cells         | MegaLAB Interconnect | Column Fast Interconnect Driving In | Column Fast Interconnect Driving Out | Row Fast Interconnect Driving In | Row Fast Interconnect Driving Out | Fan-In | Fan-Out | Local Interconnect | LAB External Interconnect | Control Signals |
+--------------+---------------------+----------------------+-------------------------------------+--------------------------------------+----------------------------------+-----------------------------------+--------+---------+--------------------+---------------------------+-----------------+
|  A1          |  0 / 160 ( 0 % )    | 0                    | 0                                   | 0                                    | 0                                | 0                                 | 0      | 0       | 0                  | 0                         | 0               |
|  A2          |  159 / 160 ( 99 % ) | 101                  | 56                                  | 15                                   | 6                                | 1                                 | 73     | 36      | 146                | 213                       | 6               |
|  B1          |  0 / 160 ( 0 % )    | 3                    | 0                                   | 0                                    | 3                                | 0                                 | 0      | 0       | 0                  | 3                         | 0               |
|  B2          |  78 / 160 ( 48 % )  | 62                   | 51                                  | 13                                   | 1                                | 3                                 | 56     | 49      | 72                 | 113                       | 6               |
|  C1          |  0 / 160 ( 0 % )    | 0                    | 0                                   | 0                                    | 0                                | 0                                 | 0      | 0       | 0                  | 0                         | 0               |
|  C2          |  158 / 160 ( 98 % ) | 142                  | 36                                  | 46                                   | 0                                | 0                                 | 38     | 228     | 69                 | 213                       | 5               |
|  D1          |  0 / 160 ( 0 % )    | 0                    | 0                                   | 0                                    | 0                                | 0                                 | 0      | 0       | 0                  | 0                         | 0               |
|  D2          |  15 / 160 ( 9 % )   | 12                   | 9                                   | 3                                    | 1                                | 0                                 | 17     | 68      | 16                 | 14                        | 5               |
|  E1          |  0 / 160 ( 0 % )    | 0                    | 0                                   | 0                                    | 0                                | 0                                 | 0      | 0       | 0                  | 0                         | 0               |
|  E2          |  10 / 160 ( 6 % )   | 14                   | 11                                  | 1                                    | 1                                | 0                                 | 16     | 4       | 10                 | 16                        | 3               |
|  F1          |  0 / 160 ( 0 % )    | 0                    | 0                                   | 0                                    | 0                                | 0                                 | 0      | 0       | 0                  | 0                         | 0               |
|  F2          |  10 / 160 ( 6 % )   | 13                   | 11                                  | 1                                    | 1                                | 0                                 | 17     | 3       | 9                  | 14                        | 3               |
|  G1          |  0 / 160 ( 0 % )    | 0                    | 0                                   | 0                                    | 0                                | 0                                 | 0      | 0       | 0                  | 0                         | 0               |
|  G2          |  20 / 160 ( 12 % )  | 25                   | 21                                  | 2                                    | 1                                | 0                                 | 24     | 12      | 24                 | 35                        | 4               |
|  H1          |  0 / 160 ( 0 % )    | 0                    | 0                                   | 0                                    | 0                                | 0                                 | 0      | 0       | 0                  | 0                         | 0               |
|  H2          |  0 / 160 ( 0 % )    | 0                    | 0                                   | 0                                    | 0                                | 0                                 | 1      | 131     | 0                  | 0                         | 0               |
|  I1          |  0 / 160 ( 0 % )    | 0                    | 0                                   | 0                                    | 0                                | 0                                 | 0      | 0       | 0                  | 0                         | 0               |
|  I2          |  0 / 160 ( 0 % )    | 1                    | 1                                   | 0                                    | 0                                | 0                                 | 2      | 2       | 0                  | 1                         | 0               |
|  J1          |  0 / 160 ( 0 % )    | 0                    | 0                                   | 0                                    | 0                                | 0                                 | 0      | 0       | 0                  | 0                         | 0               |
|  J2          |  21 / 160 ( 13 % )  | 22                   | 17                                  | 2                                    | 1                                | 0                                 | 25     | 12      | 20                 | 32                        | 4               |
|  K1          |  0 / 160 ( 0 % )    | 1                    | 0                                   | 0                                    | 1                                | 0                                 | 0      | 0       | 0                  | 1                         | 0               |
|  K2          |  81 / 160 ( 50 % )  | 34                   | 16                                  | 41                                   | 2                                | 1                                 | 23     | 118     | 80                 | 56                        | 6               |
|  L1          |  0 / 160 ( 0 % )    | 0                    | 0                                   | 0                                    | 0                                | 0                                 | 0      | 0       | 0                  | 0                         | 0               |
|  L2          |  0 / 160 ( 0 % )    | 1                    | 1                                   | 0                                    | 0                                | 0                                 | 0      | 27      | 0                  | 1                         | 0               |
|  M1          |  0 / 160 ( 0 % )    | 0                    | 0                                   | 0                                    | 0                                | 0                                 | 0      | 0       | 0                  | 0                         | 0               |
|  M2          |  1 / 160 ( < 1 % )  | 2                    | 1                                   | 1                                    | 0                                | 0                                 | 3      | 3       | 0                  | 2                         | 2               |
|  N1          |  1 / 160 ( < 1 % )  | 2                    | 0                                   | 1                                    | 1                                | 0                                 | 2      | 48      | 0                  | 3                         | 0               |
|  N2          |  0 / 160 ( 0 % )    | 0                    | 0                                   | 0                                    | 0                                | 0                                 | 0      | 0       | 0                  | 0                         | 0               |
|  O1          |  0 / 160 ( 0 % )    | 0                    | 0                                   | 0                                    | 0                                | 0                                 | 0      | 0       | 0                  | 0                         | 0               |
|  O2          |  0 / 160 ( 0 % )    | 0                    | 0                                   | 0                                    | 0                                | 0                                 | 0      | 0       | 0                  | 0                         | 0               |
|  P1          |  0 / 160 ( 0 % )    | 0                    | 0                                   | 0                                    | 0                                | 0                                 | 0      | 0       | 0                  | 0                         | 0               |
|  P2          |  0 / 160 ( 0 % )    | 0                    | 0                                   | 0                                    | 0                                | 0                                 | 0      | 0       | 0                  | 0                         | 0               |
|  Q1          |  0 / 160 ( 0 % )    | 0                    | 0                                   | 0                                    | 0                                | 0                                 | 0      | 0       | 0                  | 0                         | 0               |
|  Q2          |  0 / 160 ( 0 % )    | 0                    | 0                                   | 0                                    | 0                                | 0                                 | 0      | 0       | 0                  | 0                         | 0               |
|  R1          |  0 / 160 ( 0 % )    | 0                    | 0                                   | 0                                    | 0                                | 0                                 | 0      | 0       | 0                  | 0                         | 0               |
|  R2          |  0 / 160 ( 0 % )    | 0                    | 0                                   | 0                                    | 0                                | 0                                 | 0      | 0       | 0                  | 0                         | 0               |
|  S1          |  0 / 160 ( 0 % )    | 0                    | 0                                   | 0                                    | 0                                | 0                                 | 0      | 0       | 0                  | 0                         | 0               |
|  S2          |  0 / 160 ( 0 % )    | 0                    | 0                                   | 0                                    | 0                                | 0                                 | 0      | 0       | 0                  | 0                         | 0               |
|  T1          |  0 / 160 ( 0 % )    | 0                    | 0                                   | 0                                    | 0                                | 0                                 | 0      | 0       | 0                  | 0                         | 0               |
|  T2          |  0 / 160 ( 0 % )    | 0                    | 0                                   | 0                                    | 0                                | 0                                 | 0      | 0       | 0                  | 0                         | 0               |
|  U1          |  0 / 160 ( 0 % )    | 0                    | 0                                   | 0                                    | 0                                | 0                                 | 0      | 0       | 0                  | 0                         | 0               |
|  U2          |  0 / 160 ( 0 % )    | 0                    | 0                                   | 0                                    | 0                                | 0                                 | 0      | 0       | 0                  | 0                         | 0               |
|  V1          |  0 / 160 ( 0 % )    | 0                    | 0                                   | 0                                    | 0                                | 0                                 | 0      | 0       | 0                  | 0                         | 0               |
|  V2          |  0 / 160 ( 0 % )    | 0                    | 0                                   | 0                                    | 0                                | 0                                 | 0      | 0       | 0                  | 0                         | 0               |
|  W1          |  0 / 160 ( 0 % )    | 0                    | 0                                   | 0                                    | 0                                | 0                                 | 0      | 0       | 0                  | 0                         | 0               |
|  W2          |  0 / 160 ( 0 % )    | 0                    | 0                                   | 0                                    | 0                                | 0                                 | 0      | 0       | 0                  | 0                         | 0               |
|  X1          |  0 / 160 ( 0 % )    | 0                    | 0                                   | 0                                    | 0                                | 0                                 | 0      | 0       | 0                  | 0                         | 0               |
|  X2          |  0 / 160 ( 0 % )    | 0                    | 0                                   | 0                                    | 0                                | 0                                 | 0      | 0       | 0                  | 0                         | 0               |
|  Y1          |  0 / 160 ( 0 % )    | 0                    | 0                                   | 0                                    | 0                                | 0                                 | 0      | 0       | 0                  | 0                         | 0               |
|  Y2          |  0 / 160 ( 0 % )    | 0                    | 0                                   | 0                                    | 0                                | 0                                 | 0      | 0       | 0                  | 0                         | 0               |
|  Z1          |  0 / 160 ( 0 % )    | 0                    | 0                                   | 0                                    | 0                                | 0                                 | 0      | 0       | 0                  | 0                         | 0               |
|  Z2          |  0 / 160 ( 0 % )    | 0                    | 0                                   | 0                                    | 0                                | 0                                 | 0      | 0       | 0                  | 0                         | 0               |
+--------------+---------------------+----------------------+-------------------------------------+--------------------------------------+----------------------------------+-----------------------------------+--------+---------+--------------------+---------------------------+-----------------+

+-----------------------------------------------------------------------------+
| Row Interconnect                                                            |
+-----------------------------------------------------------------------------+
+-------+------------------------+----------------------+------------------------+
| Row   | Interconnect Available | Interconnect Used    | Half Interconnect Used |
+-------+------------------------+----------------------+------------------------+
|  A    | 100                    |  5 / 100 ( 5 % )     |  1 / 200 ( < 1 % )     |
|  B    | 100                    |  4 / 100 ( 4 % )     |  0 / 200 ( 0 % )       |
|  C    | 100                    |  0 / 100 ( 0 % )     |  0 / 200 ( 0 % )       |
|  D    | 100                    |  1 / 100 ( 1 % )     |  0 / 200 ( 0 % )       |
|  E    | 100                    |  1 / 100 ( 1 % )     |  0 / 200 ( 0 % )       |
|  F    | 100                    |  1 / 100 ( 1 % )     |  0 / 200 ( 0 % )       |
|  G    | 100                    |  1 / 100 ( 1 % )     |  0 / 200 ( 0 % )       |
|  H    | 100                    |  0 / 100 ( 0 % )     |  0 / 200 ( 0 % )       |
|  I    | 100                    |  0 / 100 ( 0 % )     |  0 / 200 ( 0 % )       |
|  J    | 100                    |  1 / 100 ( 1 % )     |  0 / 200 ( 0 % )       |
|  K    | 100                    |  3 / 100 ( 3 % )     |  0 / 200 ( 0 % )       |
|  L    | 100                    |  0 / 100 ( 0 % )     |  0 / 200 ( 0 % )       |
|  M    | 100                    |  0 / 100 ( 0 % )     |  0 / 200 ( 0 % )       |
|  N    | 100                    |  1 / 100 ( 1 % )     |  0 / 200 ( 0 % )       |
|  O    | 100                    |  0 / 100 ( 0 % )     |  0 / 200 ( 0 % )       |
|  P    | 100                    |  0 / 100 ( 0 % )     |  0 / 200 ( 0 % )       |
|  Q    | 100                    |  0 / 100 ( 0 % )     |  0 / 200 ( 0 % )       |
|  R    | 100                    |  0 / 100 ( 0 % )     |  0 / 200 ( 0 % )       |
|  S    | 100                    |  0 / 100 ( 0 % )     |  0 / 200 ( 0 % )       |
|  T    | 100                    |  0 / 100 ( 0 % )     |  0 / 200 ( 0 % )       |
|  U    | 100                    |  0 / 100 ( 0 % )     |  0 / 200 ( 0 % )       |
|  V    | 100                    |  0 / 100 ( 0 % )     |  0 / 200 ( 0 % )       |
|  W    | 100                    |  0 / 100 ( 0 % )     |  0 / 200 ( 0 % )       |
|  X    | 100                    |  0 / 100 ( 0 % )     |  0 / 200 ( 0 % )       |
|  Y    | 100                    |  0 / 100 ( 0 % )     |  0 / 200 ( 0 % )       |
|  Z    | 100                    |  0 / 100 ( 0 % )     |  0 / 200 ( 0 % )       |
| Total | 2600                   |  18 / 2600 ( < 1 % ) |  1 / 5200 ( < 1 % )    |
+-------+------------------------+----------------------+------------------------+

+-----------------------------------------------------------------------------+
| LAB Column Interconnect                                                     |
+-----------------------------------------------------------------------------+
+--------------+------+------------------------+---------------------+------------------------+
| MegaLAB Col. | Col. | Interconnect Available | Interconnect Used   | Half Interconnect Used |
+--------------+------+------------------------+---------------------+------------------------+
| 1            | 1    | 80                     |  0 / 80 ( 0 % )     |  0 / 160 ( 0 % )       |
| 1            | 2    | 80                     |  0 / 80 ( 0 % )     |  0 / 160 ( 0 % )       |
| 1            | 3    | 80                     |  0 / 80 ( 0 % )     |  0 / 160 ( 0 % )       |
| 1            | 4    | 80                     |  1 / 80 ( 1 % )     |  0 / 160 ( 0 % )       |
| 1            | 5    | 80                     |  0 / 80 ( 0 % )     |  0 / 160 ( 0 % )       |
| 1            | 6    | 80                     |  0 / 80 ( 0 % )     |  0 / 160 ( 0 % )       |
| 1            | 7    | 80                     |  0 / 80 ( 0 % )     |  0 / 160 ( 0 % )       |
| 1            | 8    | 80                     |  0 / 80 ( 0 % )     |  0 / 160 ( 0 % )       |
| 1            | 9    | 80                     |  0 / 80 ( 0 % )     |  0 / 160 ( 0 % )       |
| 1            | 10   | 80                     |  0 / 80 ( 0 % )     |  0 / 160 ( 0 % )       |
| 1            | 11   | 80                     |  0 / 80 ( 0 % )     |  0 / 160 ( 0 % )       |
| 1            | 12   | 80                     |  0 / 80 ( 0 % )     |  0 / 160 ( 0 % )       |
| 1            | 13   | 80                     |  0 / 80 ( 0 % )     |  0 / 160 ( 0 % )       |
| 1            | 14   | 80                     |  0 / 80 ( 0 % )     |  0 / 160 ( 0 % )       |
| 1            | 15   | 80                     |  0 / 80 ( 0 % )     |  0 / 160 ( 0 % )       |
| 1            | 16   | 80                     |  0 / 80 ( 0 % )     |  0 / 160 ( 0 % )       |
| 1            | 17   | 80                     |  0 / 80 ( 0 % )     |  0 / 160 ( 0 % )       |
| 2            | 1    | 80                     |  0 / 80 ( 0 % )     |  7 / 160 ( 4 % )       |
| 2            | 2    | 80                     |  0 / 80 ( 0 % )     |  6 / 160 ( 3 % )       |
| 2            | 3    | 80                     |  0 / 80 ( 0 % )     |  5 / 160 ( 3 % )       |
| 2            | 4    | 80                     |  0 / 80 ( 0 % )     |  5 / 160 ( 3 % )       |
| 2            | 5    | 80                     |  0 / 80 ( 0 % )     |  4 / 160 ( 2 % )       |
| 2            | 6    | 80                     |  0 / 80 ( 0 % )     |  2 / 160 ( 1 % )       |
| 2            | 7    | 80                     |  0 / 80 ( 0 % )     |  8 / 160 ( 5 % )       |
| 2            | 8    | 80                     |  1 / 80 ( 1 % )     |  6 / 160 ( 3 % )       |
| 2            | 9    | 80                     |  0 / 80 ( 0 % )     |  17 / 160 ( 10 % )     |
| 2            | 10   | 80                     |  0 / 80 ( 0 % )     |  13 / 160 ( 8 % )      |
| 2            | 11   | 80                     |  0 / 80 ( 0 % )     |  10 / 160 ( 6 % )      |
| 2            | 12   | 80                     |  0 / 80 ( 0 % )     |  24 / 160 ( 15 % )     |
| 2            | 13   | 80                     |  0 / 80 ( 0 % )     |  11 / 160 ( 6 % )      |
| 2            | 14   | 80                     |  0 / 80 ( 0 % )     |  8 / 160 ( 5 % )       |
| 2            | 15   | 80                     |  0 / 80 ( 0 % )     |  2 / 160 ( 1 % )       |
| 2            | 16   | 80                     |  0 / 80 ( 0 % )     |  7 / 160 ( 4 % )       |
| 2            | 17   | 80                     |  0 / 80 ( 0 % )     |  2 / 160 ( 1 % )       |
| Total        |      | 2720                   |  2 / 2720 ( < 1 % ) |  137 / 5440 ( 2 % )    |
+--------------+------+------------------------+---------------------+------------------------+

+-----------------------------------------------------------------------------+
| ESB Column Interconnect                                                     |
+-----------------------------------------------------------------------------+
+-------+------------------------+-------------------+------------------------+
| Col.  | Interconnect Available | Interconnect Used | Half Interconnect Used |
+-------+------------------------+-------------------+------------------------+
| 0     | 128                    |  0 / 128 ( 0 % )  |  0 / 256 ( 0 % )       |
| 1     | 128                    |  0 / 128 ( 0 % )  |  0 / 256 ( 0 % )       |
| Total | 256                    |  0 / 256 ( 0 % )  |  0 / 512 ( 0 % )       |
+-------+------------------------+-------------------+------------------------+

+-----------------------------------------------------------------------------+
| Resource Usage Summary                                                      |
+-----------------------------------------------------------------------------+
+----------------------------+---------------------+
| Resource                   | Usage               |
+----------------------------+---------------------+
| Logic cells                | 554 / 8,320 ( 6 % ) |
| Registers                  | 220 / 9,448 ( 2 % ) |
| User inserted logic cells  | 0                   |
| I/O pins                   | 78 / 376 ( 20 % )   |
| Clock pins                 | 0                   |
| Dedicated input pins       | 0                   |
| Global signals             | 3                   |
| ESBs                       | 0 / 52 ( 0 % )      |
| Macrocells                 | 0 / 832 ( 0 % )     |
| ESB pterm bits used        | 0 / 106,496 ( 0 % ) |
| ESB CAM bits used          | 0 / 106,496 ( 0 % ) |
| Total memory bits          | 0 / 106,496 ( 0 % ) |
| Total RAM block bits       | 0 / 106,496 ( 0 % ) |
| FastRow interconnects      | 0 / 120 ( 0 % )     |
| PLLs                       | 0 / 2 ( 0 % )       |
| Maximum fan-out node       | clk                 |
| Maximum fan-out            | 220                 |
| Total fan-out              | 2287                |
| Average fan-out            | 3.62                |
+----------------------------+---------------------+

+-----------------------------------------------------------------------------+
| Resource Utilization by Entity                                              |
+-----------------------------------------------------------------------------+
+----------------------------------------------+-------------+-----------+-------------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------+
| Compilation Hierarchy Node                   | Logic Cells | Registers | Memory Bits | Pins | Virtual Pins | LUT-Only LCs | Register-Only LCs | LUT/Register LCs | Full Hierarchy Name                                                                                           |
+----------------------------------------------+-------------+-----------+-------------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------+
| |simple_pvu                                  | 554 (448)   | 220       | 0           | 78   | 0            | 334 (288)    | 94 (94)           | 126 (66)         | |simple_pvu                                                                                                   |
|    |lpm_counter:CNT_rtl_0|                   | 4 (0)       | 4         | 0           | 0    | 0            | 0 (0)        | 0 (0)             | 4 (0)            | |simple_pvu|lpm_counter:CNT_rtl_0                                                                             |
|       |alt_synch_counter:wysi_counter|       | 4 (4)       | 4         | 0           | 0    | 0            | 0 (0)        | 0 (0)             | 4 (4)            | |simple_pvu|lpm_counter:CNT_rtl_0|alt_synch_counter:wysi_counter                                              |
|    |lpm_counter:POSITION_COUNT_rtl_0|        | 70 (0)      | 24        | 0           | 0    | 0            | 46 (0)       | 0 (0)             | 24 (0)           | |simple_pvu|lpm_counter:POSITION_COUNT_rtl_0                                                                  |
|       |alt_synch_counter:wysi_counter|       | 70 (0)      | 24        | 0           | 0    | 0            | 46 (0)       | 0 (0)             | 24 (0)           | |simple_pvu|lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter                                   |
|          |alt_asynch_counter:asynch_counter| | 70 (70)     | 24        | 0           | 0    | 0            | 46 (46)      | 0 (0)             | 24 (24)          | |simple_pvu|lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter |
|    |lpm_counter:VELOCITY_COUNT_rtl_0|        | 32 (0)      | 32        | 0           | 0    | 0            | 0 (0)        | 0 (0)             | 32 (0)           | |simple_pvu|lpm_counter:VELOCITY_COUNT_rtl_0                                                                  |
|       |alt_synch_counter:wysi_counter|       | 32 (32)     | 32        | 0           | 0    | 0            | 0 (0)        | 0 (0)             | 32 (32)          | |simple_pvu|lpm_counter:VELOCITY_COUNT_rtl_0|alt_synch_counter:wysi_counter                                   |
+----------------------------------------------+-------------+-----------+-------------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------+
| Delay Chain Summary                                                         |
+-----------------------------------------------------------------------------+
+-----------------+----------+-------------+-----------------------+-------------------------+---------------------+-----+
| Name            | Pin Type | Pad to Core | Pad to Input Register | Core to Output Register | Core to CE Register | TCO |
+-----------------+----------+-------------+-----------------------+-------------------------+---------------------+-----+
| data_input[31]  | Input    | OFF         | OFF                   | OFF                     | OFF                 | OFF |
| data_input[30]  | Input    | OFF         | OFF                   | OFF                     | OFF                 | OFF |
| data_input[29]  | Input    | OFF         | OFF                   | OFF                     | OFF                 | OFF |
| data_input[28]  | Input    | OFF         | OFF                   | OFF                     | OFF                 | OFF |
| data_input[27]  | Input    | OFF         | OFF                   | OFF                     | OFF                 | OFF |
| data_input[26]  | Input    | OFF         | OFF                   | OFF                     | OFF                 | OFF |
| data_input[25]  | Input    | OFF         | OFF                   | OFF                     | OFF                 | OFF |
| data_input[24]  | Input    | OFF         | OFF                   | OFF                     | OFF                 | OFF |
| addr[0]         | Input    | ON          | OFF                   | OFF                     | OFF                 | OFF |
| addr[1]         | Input    | ON          | OFF                   | OFF                     | OFF                 | OFF |
| addr[2]         | Input    | ON          | OFF                   | OFF                     | OFF                 | OFF |
| addr[3]         | Input    | ON          | OFF                   | OFF                     | OFF                 | OFF |
| rst             | Input    | OFF         | OFF                   | OFF                     | OFF                 | OFF |
| preload         | Input    | ON          | OFF                   | OFF                     | OFF                 | OFF |
| clk             | Input    | OFF         | OFF                   | OFF                     | OFF                 | OFF |
| cs              | Input    | ON          | OFF                   | OFF                     | OFF                 | OFF |
| readn           | Input    | ON          | OFF                   | OFF                     | OFF                 | OFF |
| data_input[23]  | Input    | ON          | OFF                   | OFF                     | OFF                 | OFF |
| writen          | Input    | ON          | OFF                   | OFF                     | OFF                 | OFF |
| up_dn           | Input    | ON          | OFF                   | OFF                     | OFF                 | OFF |
| x4              | Input    | ON          | OFF                   | OFF                     | OFF                 | OFF |
| data_input[22]  | Input    | ON          | OFF                   | OFF                     | OFF                 | OFF |
| data_input[21]  | Input    | ON          | OFF                   | OFF                     | OFF                 | OFF |
| data_input[20]  | Input    | ON          | OFF                   | OFF                     | OFF                 | OFF |
| data_input[19]  | Input    | ON          | OFF                   | OFF                     | OFF                 | OFF |
| data_input[18]  | Input    | ON          | OFF                   | OFF                     | OFF                 | OFF |
| data_input[17]  | Input    | ON          | OFF                   | OFF                     | OFF                 | OFF |
| data_input[16]  | Input    | ON          | OFF                   | OFF                     | OFF                 | OFF |
| data_input[15]  | Input    | ON          | OFF                   | OFF                     | OFF                 | OFF |
| data_input[14]  | Input    | ON          | OFF                   | OFF                     | OFF                 | OFF |
| data_input[13]  | Input    | ON          | OFF                   | OFF                     | OFF                 | OFF |
| data_input[12]  | Input    | ON          | OFF                   | OFF                     | OFF                 | OFF |
| data_input[11]  | Input    | ON          | OFF                   | OFF                     | OFF                 | OFF |
| data_input[10]  | Input    | ON          | OFF                   | OFF                     | OFF                 | OFF |
| data_input[9]   | Input    | ON          | OFF                   | OFF                     | OFF                 | OFF |
| data_input[8]   | Input    | ON          | OFF                   | OFF                     | OFF                 | OFF |
| data_input[7]   | Input    | ON          | OFF                   | OFF                     | OFF                 | OFF |
| data_input[6]   | Input    | ON          | OFF                   | OFF                     | OFF                 | OFF |
| data_input[5]   | Input    | ON          | OFF                   | OFF                     | OFF                 | OFF |
| data_input[4]   | Input    | ON          | OFF                   | OFF                     | OFF                 | OFF |
| data_input[3]   | Input    | ON          | OFF                   | OFF                     | OFF                 | OFF |
| data_input[2]   | Input    | ON          | OFF                   | OFF                     | OFF                 | OFF |
| data_input[1]   | Input    | ON          | OFF                   | OFF                     | OFF                 | OFF |
| data_input[0]   | Input    | ON          | OFF                   | OFF                     | OFF                 | OFF |
| quad_err        | Input    | ON          | OFF                   | OFF                     | OFF                 | OFF |
| speed_pulse_q1  | Input    | ON          | OFF                   | OFF                     | OFF                 | OFF |
| data_output[31] | Output   | OFF         | OFF                   | OFF                     | OFF                 | OFF |
| data_output[30] | Output   | OFF         | OFF                   | OFF                     | OFF                 | OFF |
| data_output[29] | Output   | OFF         | OFF                   | OFF                     | OFF                 | OFF |
| data_output[28] | Output   | OFF         | OFF                   | OFF                     | OFF                 | OFF |
| data_output[27] | Output   | OFF         | OFF                   | OFF                     | OFF                 | OFF |
| data_output[26] | Output   | OFF         | OFF                   | OFF                     | OFF                 | OFF |
| data_output[25] | Output   | OFF         | OFF                   | OFF                     | OFF                 | OFF |
| data_output[24] | Output   | OFF         | OFF                   | OFF                     | OFF                 | OFF |
| data_output[23] | Output   | OFF         | OFF                   | OFF                     | OFF                 | OFF |
| data_output[22] | Output   | OFF         | OFF                   | OFF                     | OFF                 | OFF |
| data_output[21] | Output   | OFF         | OFF                   | OFF                     | OFF                 | OFF |
| data_output[20] | Output   | OFF         | OFF                   | OFF                     | OFF                 | OFF |
| data_output[19] | Output   | OFF         | OFF                   | OFF                     | OFF                 | OFF |
| data_output[18] | Output   | OFF         | OFF                   | OFF                     | OFF                 | OFF |
| data_output[17] | Output   | OFF         | OFF                   | OFF                     | OFF                 | OFF |
| data_output[16] | Output   | OFF         | OFF                   | OFF                     | OFF                 | OFF |
| data_output[15] | Output   | OFF         | OFF                   | OFF                     | OFF                 | OFF |
| data_output[14] | Output   | OFF         | OFF                   | OFF                     | OFF                 | OFF |
| data_output[13] | Output   | OFF         | OFF                   | OFF                     | OFF                 | OFF |
| data_output[12] | Output   | OFF         | OFF                   | OFF                     | OFF                 | OFF |
| data_output[11] | Output   | OFF         | OFF                   | OFF                     | OFF                 | OFF |
| data_output[10] | Output   | OFF         | OFF                   | OFF                     | OFF                 | OFF |
| data_output[9]  | Output   | OFF         | OFF                   | OFF                     | OFF                 | OFF |
| data_output[8]  | Output   | OFF         | OFF                   | OFF                     | OFF                 | OFF |
| data_output[7]  | Output   | OFF         | OFF                   | OFF                     | OFF                 | OFF |
| data_output[6]  | Output   | OFF         | OFF                   | OFF                     | OFF                 | OFF |
| data_output[5]  | Output   | OFF         | OFF                   | OFF                     | OFF                 | OFF |
| data_output[4]  | Output   | OFF         | OFF                   | OFF                     | OFF                 | OFF |
| data_output[3]  | Output   | OFF         | OFF                   | OFF                     | OFF                 | OFF |
| data_output[2]  | Output   | OFF         | OFF                   | OFF                     | OFF                 | OFF |
| data_output[1]  | Output   | OFF         | OFF                   | OFF                     | OFF                 | OFF |
| data_output[0]  | Output   | OFF         | OFF                   | OFF                     | OFF                 | OFF |
+-----------------+----------+-------------+-----------------------+-------------------------+---------------------+-----+

+-----------------------------------------------------------------------------+
| I/O Bank Usage                                                              |
+-----------------------------------------------------------------------------+
+--------+------------------+
| Bank # | Usage            |
+--------+------------------+
| 1      | 1 / 32 ( 3 % )   |
| 2      | 20 / 30 ( 66 % ) |
| 3      | 39 / 64 ( 60 % ) |
| 4      | 2 / 65 ( 3 % )   |
| 5      | 0 / 32 ( 0 % )   |
| 6      | 2 / 30 ( 6 % )   |
| 7      | 0 / 61 ( 0 % )   |
| 8      | 14 / 62 ( 22 % ) |
+--------+------------------+

+-----------------------------------------------------------------------------+
| Equations                                                                   |
+-----------------------------------------------------------------------------+
The equations can be found in C:\qdesigns2_2\sub_designs\simple_pvu\simple_pvu.eqn.htm.

+-----------------------------------------------------------------------------+
| Pin-Out File                                                                |
+-----------------------------------------------------------------------------+
The pin-out file can be found in C:\qdesigns2_2\sub_designs\simple_pvu\simple_pvu.pin.

+-----------------------------------------------------------------------------+
| Timing Settings                                                             |
+-----------------------------------------------------------------------------+
+-----------------+-------------+------------------+------------------------------------------------------------------+--------------------+
| Assignment File | Source Name | Destination Name | Option                                                           | Setting            |
+-----------------+-------------+------------------+------------------------------------------------------------------+--------------------+
| simple_pvu.psf  |             |                  | Include external delays to/from device pins in fmax calculations | Off                |
| simple_pvu.psf  |             |                  | Run All Timing Analyses                                          | Off                |
| simple_pvu.psf  |             |                  | Ignore user-defined clock settings                               | On                 |
| simple_pvu.psf  |             |                  | FMAX_REQUIREMENT                                                 | 33.33 MHz          |
| simple_pvu.psf  |             |                  | Default hold multicycle                                          | Same As Multicycle |
| simple_pvu.psf  |             |                  | Cut off feedback from I/O pins                                   | On                 |
| simple_pvu.psf  |             |                  | Cut off clear and preset signal paths                            | On                 |
| simple_pvu.psf  |             |                  | Cut off read during write signal paths                           | On                 |
| simple_pvu.psf  |             |                  | Cut paths between unrelated clock domains                        | On                 |
| simple_pvu.psf  |             |                  | Number of paths to report                                        | 200                |
| simple_pvu.psf  |             |                  | Number of destination nodes to report                            | 10                 |
| simple_pvu.psf  |             |                  | Number of source nodes to report per destination node            | 10                 |
| simple_pvu.psf  |             |                  | Maximum Strongly Connected Component loop size                   | 50                 |
|                 |             |                  | Device name                                                      | EP20K200EFC484-1   |
+-----------------+-------------+------------------+------------------------------------------------------------------+--------------------+

+-----------------------------------------------------------------------------+
| fmax (not incl. delays to/from pins)                                        |
+-----------------------------------------------------------------------------+
+----------------------------------------------+---------------+------------------------------------------------------------+
| Clock Name                                   | Required fmax | Actual fmax (period)                                       |
|    -- Destination Register Name              |               |                                                            |
|       -- Source Register Name                |               |                                                            |
+----------------------------------------------+---------------+------------------------------------------------------------+
| clk                                          | 33.33 MHz     | 104.12 MHz ( period = 9.604 ns )                           |
|    -- VELOCITY[24]                           | 33.33 MHz     | 104.12 MHz ( period = 9.604 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[0]      | 33.33 MHz     | 104.12 MHz ( period = 9.604 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[1]      | 33.33 MHz     | 104.80 MHz ( period = 9.542 ns )                           |
|       -- LATCHED_V_COUNT_Q1[1]               | 33.33 MHz     | 104.96 MHz ( period = 9.527 ns )                           |
|       -- LATCHED_V_COUNT_Q1[5]               | 33.33 MHz     | 105.83 MHz ( period = 9.449 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[2]      | 33.33 MHz     | 106.22 MHz ( period = 9.414 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[3]      | 33.33 MHz     | 107.39 MHz ( period = 9.312 ns )                           |
|       -- LATCHED_V_COUNT_Q1[0]               | 33.33 MHz     | 107.65 MHz ( period = 9.289 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[4]      | 33.33 MHz     | 108.94 MHz ( period = 9.179 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[5]      | 33.33 MHz     | 110.58 MHz ( period = 9.043 ns )                           |
|       -- LATCHED_V_COUNT_Q1[2]               | 33.33 MHz     | 111.16 MHz ( period = 8.996 ns )                           |
|       -- Timing analysis results restricted. |               | To change the limit use Timing Settings (Assignments menu) |
|    -- VELOCITY[28]                           | 33.33 MHz     | 104.72 MHz ( period = 9.549 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[0]      | 33.33 MHz     | 104.72 MHz ( period = 9.549 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[1]      | 33.33 MHz     | 105.41 MHz ( period = 9.487 ns )                           |
|       -- LATCHED_V_COUNT_Q1[1]               | 33.33 MHz     | 105.67 MHz ( period = 9.463 ns )                           |
|       -- LATCHED_V_COUNT_Q1[5]               | 33.33 MHz     | 106.55 MHz ( period = 9.385 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[2]      | 33.33 MHz     | 106.85 MHz ( period = 9.359 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[3]      | 33.33 MHz     | 108.03 MHz ( period = 9.257 ns )                           |
|       -- LATCHED_V_COUNT_Q1[0]               | 33.33 MHz     | 108.30 MHz ( period = 9.234 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[4]      | 33.33 MHz     | 109.60 MHz ( period = 9.124 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[5]      | 33.33 MHz     | 111.26 MHz ( period = 8.988 ns )                           |
|       -- LATCHED_V_COUNT_Q1[2]               | 33.33 MHz     | 111.84 MHz ( period = 8.941 ns )                           |
|       -- Timing analysis results restricted. |               | To change the limit use Timing Settings (Assignments menu) |
|    -- VELOCITY[22]                           | 33.33 MHz     | 106.76 MHz ( period = 9.367 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[0]      | 33.33 MHz     | 106.76 MHz ( period = 9.367 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[1]      | 33.33 MHz     | 107.47 MHz ( period = 9.305 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[2]      | 33.33 MHz     | 108.97 MHz ( period = 9.177 ns )                           |
|       -- LATCHED_V_COUNT_Q1[1]               | 33.33 MHz     | 109.21 MHz ( period = 9.157 ns )                           |
|       -- LATCHED_V_COUNT_Q1[5]               | 33.33 MHz     | 110.14 MHz ( period = 9.079 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[3]      | 33.33 MHz     | 110.19 MHz ( period = 9.075 ns )                           |
|       -- LATCHED_V_COUNT_Q1[0]               | 33.33 MHz     | 110.47 MHz ( period = 9.052 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[4]      | 33.33 MHz     | 111.83 MHz ( period = 8.942 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[5]      | 33.33 MHz     | 113.56 MHz ( period = 8.806 ns )                           |
|       -- LATCHED_V_COUNT_Q1[2]               | 33.33 MHz     | 114.17 MHz ( period = 8.759 ns )                           |
|       -- Timing analysis results restricted. |               | To change the limit use Timing Settings (Assignments menu) |
|    -- VELOCITY[26]                           | 33.33 MHz     | 107.09 MHz ( period = 9.338 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[0]      | 33.33 MHz     | 107.09 MHz ( period = 9.338 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[1]      | 33.33 MHz     | 107.81 MHz ( period = 9.276 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[2]      | 33.33 MHz     | 109.31 MHz ( period = 9.148 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[3]      | 33.33 MHz     | 110.55 MHz ( period = 9.046 ns )                           |
|       -- LATCHED_V_COUNT_Q1[0]               | 33.33 MHz     | 110.83 MHz ( period = 9.023 ns )                           |
|       -- LATCHED_V_COUNT_Q1[1]               | 33.33 MHz     | 112.03 MHz ( period = 8.926 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[4]      | 33.33 MHz     | 112.20 MHz ( period = 8.913 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[5]      | 33.33 MHz     | 113.93 MHz ( period = 8.777 ns )                           |
|       -- LATCHED_V_COUNT_Q1[2]               | 33.33 MHz     | 114.55 MHz ( period = 8.730 ns )                           |
|       -- LATCHED_V_COUNT_Q1[3]               | 33.33 MHz     | 115.59 MHz ( period = 8.651 ns )                           |
|       -- Timing analysis results restricted. |               | To change the limit use Timing Settings (Assignments menu) |
|    -- VELOCITY[30]                           | 33.33 MHz     | 107.33 MHz ( period = 9.317 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[0]      | 33.33 MHz     | 107.33 MHz ( period = 9.317 ns )                           |
|       -- LATCHED_V_COUNT_Q1[1]               | 33.33 MHz     | 107.57 MHz ( period = 9.296 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[1]      | 33.33 MHz     | 108.05 MHz ( period = 9.255 ns )                           |
|       -- LATCHED_V_COUNT_Q1[5]               | 33.33 MHz     | 108.48 MHz ( period = 9.218 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[2]      | 33.33 MHz     | 109.57 MHz ( period = 9.127 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[3]      | 33.33 MHz     | 110.80 MHz ( period = 9.025 ns )                           |
|       -- LATCHED_V_COUNT_Q1[0]               | 33.33 MHz     | 110.88 MHz ( period = 9.019 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[4]      | 33.33 MHz     | 112.46 MHz ( period = 8.892 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[5]      | 33.33 MHz     | 114.21 MHz ( period = 8.756 ns )                           |
|       -- LATCHED_V_COUNT_Q1[2]               | 33.33 MHz     | 114.82 MHz ( period = 8.709 ns )                           |
|       -- Timing analysis results restricted. |               | To change the limit use Timing Settings (Assignments menu) |
|    -- VELOCITY[31]                           | 33.33 MHz     | 108.50 MHz ( period = 9.217 ns )                           |
|       -- LATCHED_V_COUNT_Q1[1]               | 33.33 MHz     | 108.50 MHz ( period = 9.217 ns )                           |
|       -- LATCHED_V_COUNT_Q1[5]               | 33.33 MHz     | 109.42 MHz ( period = 9.139 ns )                           |
|       -- LATCHED_V_COUNT_Q1[0]               | 33.33 MHz     | 111.86 MHz ( period = 8.940 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[1]      | 33.33 MHz     | 113.49 MHz ( period = 8.811 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[2]      | 33.33 MHz     | 114.72 MHz ( period = 8.717 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[3]      | 33.33 MHz     | 116.35 MHz ( period = 8.595 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[8]      | 33.33 MHz     | 117.03 MHz ( period = 8.545 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[0]      | 33.33 MHz     | 117.43 MHz ( period = 8.516 ns )                           |
|       -- LATCHED_V_COUNT_Q1[4]               | 33.33 MHz     | 117.69 MHz ( period = 8.497 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[9]      | 33.33 MHz     | 119.90 MHz ( period = 8.340 ns )                           |
|       -- Timing analysis results restricted. |               | To change the limit use Timing Settings (Assignments menu) |
|    -- VELOCITY[25]                           | 33.33 MHz     | 109.45 MHz ( period = 9.137 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[0]      | 33.33 MHz     | 109.45 MHz ( period = 9.137 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[1]      | 33.33 MHz     | 110.19 MHz ( period = 9.075 ns )                           |
|       -- LATCHED_V_COUNT_Q1[1]               | 33.33 MHz     | 111.67 MHz ( period = 8.955 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[2]      | 33.33 MHz     | 111.77 MHz ( period = 8.947 ns )                           |
|       -- LATCHED_V_COUNT_Q1[5]               | 33.33 MHz     | 112.65 MHz ( period = 8.877 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[3]      | 33.33 MHz     | 113.06 MHz ( period = 8.845 ns )                           |
|       -- LATCHED_V_COUNT_Q1[0]               | 33.33 MHz     | 113.35 MHz ( period = 8.822 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[4]      | 33.33 MHz     | 114.78 MHz ( period = 8.712 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[5]      | 33.33 MHz     | 116.60 MHz ( period = 8.576 ns )                           |
|       -- LATCHED_V_COUNT_Q1[2]               | 33.33 MHz     | 117.25 MHz ( period = 8.529 ns )                           |
|       -- Timing analysis results restricted. |               | To change the limit use Timing Settings (Assignments menu) |
|    -- VELOCITY[29]                           | 33.33 MHz     | 109.81 MHz ( period = 9.107 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[0]      | 33.33 MHz     | 109.81 MHz ( period = 9.107 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[1]      | 33.33 MHz     | 110.56 MHz ( period = 9.045 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[2]      | 33.33 MHz     | 112.15 MHz ( period = 8.917 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[3]      | 33.33 MHz     | 113.44 MHz ( period = 8.815 ns )                           |
|       -- LATCHED_V_COUNT_Q1[0]               | 33.33 MHz     | 113.74 MHz ( period = 8.792 ns )                           |
|       -- LATCHED_V_COUNT_Q1[1]               | 33.33 MHz     | 115.01 MHz ( period = 8.695 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[4]      | 33.33 MHz     | 115.18 MHz ( period = 8.682 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[5]      | 33.33 MHz     | 117.01 MHz ( period = 8.546 ns )                           |
|       -- LATCHED_V_COUNT_Q1[2]               | 33.33 MHz     | 117.66 MHz ( period = 8.499 ns )                           |
|       -- LATCHED_V_COUNT_Q1[3]               | 33.33 MHz     | 118.76 MHz ( period = 8.420 ns )                           |
|       -- Timing analysis results restricted. |               | To change the limit use Timing Settings (Assignments menu) |
|    -- VELOCITY[20]                           | 33.33 MHz     | 109.94 MHz ( period = 9.096 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[0]      | 33.33 MHz     | 109.94 MHz ( period = 9.096 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[1]      | 33.33 MHz     | 110.69 MHz ( period = 9.034 ns )                           |
|       -- LATCHED_V_COUNT_Q1[1]               | 33.33 MHz     | 111.22 MHz ( period = 8.991 ns )                           |
|       -- LATCHED_V_COUNT_Q1[5]               | 33.33 MHz     | 112.20 MHz ( period = 8.913 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[2]      | 33.33 MHz     | 112.28 MHz ( period = 8.906 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[3]      | 33.33 MHz     | 113.58 MHz ( period = 8.804 ns )                           |
|       -- LATCHED_V_COUNT_Q1[0]               | 33.33 MHz     | 113.88 MHz ( period = 8.781 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[4]      | 33.33 MHz     | 115.33 MHz ( period = 8.671 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[5]      | 33.33 MHz     | 117.16 MHz ( period = 8.535 ns )                           |
|       -- LATCHED_V_COUNT_Q1[2]               | 33.33 MHz     | 117.81 MHz ( period = 8.488 ns )                           |
|       -- Timing analysis results restricted. |               | To change the limit use Timing Settings (Assignments menu) |
|    -- VELOCITY[12]                           | 33.33 MHz     | 110.18 MHz ( period = 9.076 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[0]      | 33.33 MHz     | 110.18 MHz ( period = 9.076 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[1]      | 33.33 MHz     | 110.94 MHz ( period = 9.014 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[2]      | 33.33 MHz     | 112.54 MHz ( period = 8.886 ns )                           |
|       -- LATCHED_V_COUNT_Q1[1]               | 33.33 MHz     | 113.07 MHz ( period = 8.844 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[3]      | 33.33 MHz     | 113.84 MHz ( period = 8.784 ns )                           |
|       -- LATCHED_V_COUNT_Q1[5]               | 33.33 MHz     | 114.08 MHz ( period = 8.766 ns )                           |
|       -- LATCHED_V_COUNT_Q1[0]               | 33.33 MHz     | 114.14 MHz ( period = 8.761 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[4]      | 33.33 MHz     | 115.59 MHz ( period = 8.651 ns )                           |
|       -- PREVIOUS_LATCHED_V_COUNT_Q1[5]      | 33.33 MHz     | 117.44 MHz ( period = 8.515 ns )                           |
|       -- LATCHED_V_COUNT_Q1[2]               | 33.33 MHz     | 118.09 MHz ( period = 8.468 ns )                           |
|       -- Timing analysis results restricted. |               | To change the limit use Timing Settings (Assignments menu) |
|    -- Timing analysis results restricted.    |               | To change the limit use Timing Settings (Assignments menu) |
+----------------------------------------------+---------------+------------------------------------------------------------+

+-----------------------------------------------------------------------------+
| Register-to-Register fmax                                                   |
+-----------------------------------------------------------------------------+
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------+------------------------+----------------------------------+----------------------------------+
| Source Register Name                                                                                                 | Destination Register Name                                                                                            | Source Clock Name | Destination Clock Name | Required fmax                    | Actual fmax (period)             |
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------+------------------------+----------------------------------+----------------------------------+
| PREVIOUS_LATCHED_V_COUNT_Q1[0]                                                                                       | VELOCITY[24]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 104.12 MHz ( period = 9.604 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[0]                                                                                       | VELOCITY[28]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 104.72 MHz ( period = 9.549 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[1]                                                                                       | VELOCITY[24]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 104.80 MHz ( period = 9.542 ns ) |
| LATCHED_V_COUNT_Q1[1]                                                                                                | VELOCITY[24]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 104.96 MHz ( period = 9.527 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[1]                                                                                       | VELOCITY[28]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 105.41 MHz ( period = 9.487 ns ) |
| LATCHED_V_COUNT_Q1[1]                                                                                                | VELOCITY[28]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 105.67 MHz ( period = 9.463 ns ) |
| LATCHED_V_COUNT_Q1[5]                                                                                                | VELOCITY[24]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 105.83 MHz ( period = 9.449 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[2]                                                                                       | VELOCITY[24]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 106.22 MHz ( period = 9.414 ns ) |
| LATCHED_V_COUNT_Q1[5]                                                                                                | VELOCITY[28]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 106.55 MHz ( period = 9.385 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[0]                                                                                       | VELOCITY[22]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 106.76 MHz ( period = 9.367 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[2]                                                                                       | VELOCITY[28]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 106.85 MHz ( period = 9.359 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[0]                                                                                       | VELOCITY[26]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 107.09 MHz ( period = 9.338 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[0]                                                                                       | VELOCITY[30]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 107.33 MHz ( period = 9.317 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[3]                                                                                       | VELOCITY[24]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 107.39 MHz ( period = 9.312 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[1]                                                                                       | VELOCITY[22]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 107.47 MHz ( period = 9.305 ns ) |
| LATCHED_V_COUNT_Q1[1]                                                                                                | VELOCITY[30]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 107.57 MHz ( period = 9.296 ns ) |
| LATCHED_V_COUNT_Q1[0]                                                                                                | VELOCITY[24]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 107.65 MHz ( period = 9.289 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[1]                                                                                       | VELOCITY[26]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 107.81 MHz ( period = 9.276 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[3]                                                                                       | VELOCITY[28]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 108.03 MHz ( period = 9.257 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[1]                                                                                       | VELOCITY[30]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 108.05 MHz ( period = 9.255 ns ) |
| LATCHED_V_COUNT_Q1[0]                                                                                                | VELOCITY[28]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 108.30 MHz ( period = 9.234 ns ) |
| LATCHED_V_COUNT_Q1[5]                                                                                                | VELOCITY[30]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 108.48 MHz ( period = 9.218 ns ) |
| LATCHED_V_COUNT_Q1[1]                                                                                                | VELOCITY[31]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 108.50 MHz ( period = 9.217 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[4]                                                                                       | VELOCITY[24]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 108.94 MHz ( period = 9.179 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[2]                                                                                       | VELOCITY[22]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 108.97 MHz ( period = 9.177 ns ) |
| LATCHED_V_COUNT_Q1[1]                                                                                                | VELOCITY[22]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 109.21 MHz ( period = 9.157 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[2]                                                                                       | VELOCITY[26]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 109.31 MHz ( period = 9.148 ns ) |
| LATCHED_V_COUNT_Q1[5]                                                                                                | VELOCITY[31]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 109.42 MHz ( period = 9.139 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[0]                                                                                       | VELOCITY[25]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 109.45 MHz ( period = 9.137 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[2]                                                                                       | VELOCITY[30]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 109.57 MHz ( period = 9.127 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[4]                                                                                       | VELOCITY[28]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 109.60 MHz ( period = 9.124 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[0]                                                                                       | VELOCITY[29]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 109.81 MHz ( period = 9.107 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[0]                                                                                       | VELOCITY[20]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 109.94 MHz ( period = 9.096 ns ) |
| LATCHED_V_COUNT_Q1[5]                                                                                                | VELOCITY[22]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 110.14 MHz ( period = 9.079 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[0]                                                                                       | VELOCITY[12]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 110.18 MHz ( period = 9.076 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[1]                                                                                       | VELOCITY[25]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 110.19 MHz ( period = 9.075 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[3]                                                                                       | VELOCITY[22]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 110.19 MHz ( period = 9.075 ns ) |
| LATCHED_V_COUNT_Q1[0]                                                                                                | VELOCITY[22]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 110.47 MHz ( period = 9.052 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[3]                                                                                       | VELOCITY[26]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 110.55 MHz ( period = 9.046 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[1]                                                                                       | VELOCITY[29]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 110.56 MHz ( period = 9.045 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[5]                                                                                       | VELOCITY[24]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 110.58 MHz ( period = 9.043 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[1]                                                                                       | VELOCITY[20]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 110.69 MHz ( period = 9.034 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[3]                                                                                       | VELOCITY[30]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 110.80 MHz ( period = 9.025 ns ) |
| LATCHED_V_COUNT_Q1[0]                                                                                                | VELOCITY[26]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 110.83 MHz ( period = 9.023 ns ) |
| LATCHED_V_COUNT_Q1[0]                                                                                                | VELOCITY[30]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 110.88 MHz ( period = 9.019 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[1]                                                                                       | VELOCITY[12]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 110.94 MHz ( period = 9.014 ns ) |
| LATCHED_V_COUNT_Q1[2]                                                                                                | VELOCITY[24]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 111.16 MHz ( period = 8.996 ns ) |
| LATCHED_V_COUNT_Q1[1]                                                                                                | VELOCITY[20]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 111.22 MHz ( period = 8.991 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[5]                                                                                       | VELOCITY[28]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 111.26 MHz ( period = 8.988 ns ) |
| LATCHED_V_COUNT_Q1[1]                                                                                                | VELOCITY[25]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 111.67 MHz ( period = 8.955 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[2]                                                                                       | VELOCITY[25]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 111.77 MHz ( period = 8.947 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[4]                                                                                       | VELOCITY[22]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 111.83 MHz ( period = 8.942 ns ) |
| LATCHED_V_COUNT_Q1[2]                                                                                                | VELOCITY[28]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 111.84 MHz ( period = 8.941 ns ) |
| LATCHED_V_COUNT_Q1[0]                                                                                                | VELOCITY[31]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 111.86 MHz ( period = 8.940 ns ) |
| LATCHED_V_COUNT_Q1[1]                                                                                                | VELOCITY[26]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 112.03 MHz ( period = 8.926 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[2]                                                                                       | VELOCITY[29]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 112.15 MHz ( period = 8.917 ns ) |
| LATCHED_V_COUNT_Q1[3]                                                                                                | VELOCITY[24]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 112.15 MHz ( period = 8.917 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[4]                                                                                       | VELOCITY[26]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 112.20 MHz ( period = 8.913 ns ) |
| LATCHED_V_COUNT_Q1[5]                                                                                                | VELOCITY[20]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 112.20 MHz ( period = 8.913 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[2]                                                                                       | VELOCITY[20]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 112.28 MHz ( period = 8.906 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[4]                                                                                       | VELOCITY[30]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 112.46 MHz ( period = 8.892 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[2]                                                                                       | VELOCITY[12]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 112.54 MHz ( period = 8.886 ns ) |
| LATCHED_V_COUNT_Q1[5]                                                                                                | VELOCITY[25]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 112.65 MHz ( period = 8.877 ns ) |
| LATCHED_V_COUNT_Q1[3]                                                                                                | VELOCITY[28]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 112.84 MHz ( period = 8.862 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[0]                                                                                       | VELOCITY[27]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 112.89 MHz ( period = 8.858 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[8]                                                                                       | VELOCITY[24]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 112.93 MHz ( period = 8.855 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[3]                                                                                       | VELOCITY[25]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 113.06 MHz ( period = 8.845 ns ) |
| LATCHED_V_COUNT_Q1[1]                                                                                                | VELOCITY[12]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 113.07 MHz ( period = 8.844 ns ) |
| lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[11] | lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[23] | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 113.25 MHz ( period = 8.830 ns ) |
| LATCHED_V_COUNT_Q1[0]                                                                                                | VELOCITY[25]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 113.35 MHz ( period = 8.822 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[3]                                                                                       | VELOCITY[29]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 113.44 MHz ( period = 8.815 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[1]                                                                                       | VELOCITY[31]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 113.49 MHz ( period = 8.811 ns ) |
| LATCHED_V_COUNT_Q1[4]                                                                                                | VELOCITY[24]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 113.55 MHz ( period = 8.807 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[5]                                                                                       | VELOCITY[22]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 113.56 MHz ( period = 8.806 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[3]                                                                                       | VELOCITY[20]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 113.58 MHz ( period = 8.804 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[1]                                                                                       | VELOCITY[27]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 113.69 MHz ( period = 8.796 ns ) |
| LATCHED_V_COUNT_Q1[0]                                                                                                | VELOCITY[29]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 113.74 MHz ( period = 8.792 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[8]                                                                                       | VELOCITY[28]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 113.75 MHz ( period = 8.791 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[0]                                                                                       | VELOCITY[21]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 113.78 MHz ( period = 8.789 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[3]                                                                                       | VELOCITY[12]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 113.84 MHz ( period = 8.784 ns ) |
| LATCHED_V_COUNT_Q1[1]                                                                                                | VELOCITY[27]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 113.87 MHz ( period = 8.782 ns ) |
| LATCHED_V_COUNT_Q1[0]                                                                                                | VELOCITY[20]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 113.88 MHz ( period = 8.781 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[5]                                                                                       | VELOCITY[26]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 113.93 MHz ( period = 8.777 ns ) |
| LATCHED_V_COUNT_Q1[5]                                                                                                | VELOCITY[12]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 114.08 MHz ( period = 8.766 ns ) |
| LATCHED_V_COUNT_Q1[0]                                                                                                | VELOCITY[12]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 114.14 MHz ( period = 8.761 ns ) |
| LATCHED_V_COUNT_Q1[2]                                                                                                | VELOCITY[22]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 114.17 MHz ( period = 8.759 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[5]                                                                                       | VELOCITY[30]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 114.21 MHz ( period = 8.756 ns ) |
| LATCHED_V_COUNT_Q1[4]                                                                                                | VELOCITY[28]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 114.34 MHz ( period = 8.746 ns ) |
| LATCHED_V_COUNT_Q1[2]                                                                                                | VELOCITY[26]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 114.55 MHz ( period = 8.730 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[1]                                                                                       | VELOCITY[21]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 114.59 MHz ( period = 8.727 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[2]                                                                                       | VELOCITY[31]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 114.72 MHz ( period = 8.717 ns ) |
| lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[11] | lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[22] | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 114.74 MHz ( period = 8.715 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[4]                                                                                       | VELOCITY[25]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 114.78 MHz ( period = 8.712 ns ) |
| LATCHED_V_COUNT_Q1[2]                                                                                                | VELOCITY[30]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 114.82 MHz ( period = 8.709 ns ) |
| LATCHED_V_COUNT_Q1[5]                                                                                                | VELOCITY[27]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 114.89 MHz ( period = 8.704 ns ) |
| LATCHED_V_COUNT_Q1[1]                                                                                                | VELOCITY[29]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 115.01 MHz ( period = 8.695 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[4]                                                                                       | VELOCITY[29]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 115.18 MHz ( period = 8.682 ns ) |
| LATCHED_V_COUNT_Q1[3]                                                                                                | VELOCITY[22]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 115.21 MHz ( period = 8.680 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[0]                                                                                       | VELOCITY[16]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 115.23 MHz ( period = 8.678 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[4]                                                                                       | VELOCITY[20]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 115.33 MHz ( period = 8.671 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[2]                                                                                       | VELOCITY[27]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 115.37 MHz ( period = 8.668 ns ) |
| lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[12] | lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[23] | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 115.43 MHz ( period = 8.663 ns ) |
| LATCHED_V_COUNT_Q1[3]                                                                                                | VELOCITY[26]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 115.59 MHz ( period = 8.651 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[4]                                                                                       | VELOCITY[12]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 115.59 MHz ( period = 8.651 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[9]                                                                                       | VELOCITY[24]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 115.61 MHz ( period = 8.650 ns ) |
| lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[1]  | lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[23] | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 115.86 MHz ( period = 8.631 ns ) |
| LATCHED_V_COUNT_Q1[3]                                                                                                | VELOCITY[30]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 115.87 MHz ( period = 8.630 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[8]                                                                                       | VELOCITY[30]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 115.96 MHz ( period = 8.624 ns ) |
| LATCHED_V_COUNT_Q1[1]                                                                                                | VELOCITY[21]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 115.98 MHz ( period = 8.622 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[1]                                                                                       | VELOCITY[16]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 116.06 MHz ( period = 8.616 ns ) |
| lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[11] | lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[21] | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 116.28 MHz ( period = 8.600 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[2]                                                                                       | VELOCITY[21]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 116.29 MHz ( period = 8.599 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[3]                                                                                       | VELOCITY[31]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 116.35 MHz ( period = 8.595 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[9]                                                                                       | VELOCITY[28]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 116.47 MHz ( period = 8.586 ns ) |
| LATCHED_V_COUNT_Q1[4]                                                                                                | VELOCITY[30]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 116.60 MHz ( period = 8.576 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[5]                                                                                       | VELOCITY[25]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 116.60 MHz ( period = 8.576 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[3]                                                                                       | VELOCITY[27]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 116.74 MHz ( period = 8.566 ns ) |
| LATCHED_V_COUNT_Q1[4]                                                                                                | VELOCITY[22]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 116.77 MHz ( period = 8.564 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[6]                                                                                       | VELOCITY[24]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 116.82 MHz ( period = 8.560 ns ) |
| lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[12] | lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[22] | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 116.99 MHz ( period = 8.548 ns ) |
| LATCHED_V_COUNT_Q1[7]                                                                                                | VELOCITY[24]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 116.99 MHz ( period = 8.548 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[5]                                                                                       | VELOCITY[29]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 117.01 MHz ( period = 8.546 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[8]                                                                                       | VELOCITY[31]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 117.03 MHz ( period = 8.545 ns ) |
| LATCHED_V_COUNT_Q1[5]                                                                                                | VELOCITY[21]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 117.04 MHz ( period = 8.544 ns ) |
| LATCHED_V_COUNT_Q1[0]                                                                                                | VELOCITY[27]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 117.05 MHz ( period = 8.543 ns ) |
| LATCHED_V_COUNT_Q1[4]                                                                                                | VELOCITY[26]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 117.16 MHz ( period = 8.535 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[5]                                                                                       | VELOCITY[20]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 117.16 MHz ( period = 8.535 ns ) |
| LATCHED_V_COUNT_Q1[2]                                                                                                | VELOCITY[25]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 117.25 MHz ( period = 8.529 ns ) |
| LATCHED_V_COUNT_Q1[6]                                                                                                | VELOCITY[24]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 117.26 MHz ( period = 8.528 ns ) |
| LATCHED_V_COUNT_Q1[1]                                                                                                | VELOCITY[16]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 117.32 MHz ( period = 8.524 ns ) |
| lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[1]  | lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[22] | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 117.43 MHz ( period = 8.516 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[0]                                                                                       | VELOCITY[31]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 117.43 MHz ( period = 8.516 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[5]                                                                                       | VELOCITY[12]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 117.44 MHz ( period = 8.515 ns ) |
| LATCHED_V_COUNT_Q1[8]                                                                                                | VELOCITY[24]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 117.48 MHz ( period = 8.512 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[6]                                                                                       | VELOCITY[28]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 117.58 MHz ( period = 8.505 ns ) |
| LATCHED_V_COUNT_Q1[2]                                                                                                | VELOCITY[29]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 117.66 MHz ( period = 8.499 ns ) |
| LATCHED_V_COUNT_Q1[4]                                                                                                | VELOCITY[31]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 117.69 MHz ( period = 8.497 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[3]                                                                                       | VELOCITY[21]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 117.69 MHz ( period = 8.497 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[11]                                                                                      | VELOCITY[24]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 117.72 MHz ( period = 8.495 ns ) |
| LATCHED_V_COUNT_Q1[2]                                                                                                | VELOCITY[20]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 117.81 MHz ( period = 8.488 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[2]                                                                                       | VELOCITY[16]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 117.81 MHz ( period = 8.488 ns ) |
| lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[11] | lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[20] | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 117.86 MHz ( period = 8.485 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[8]                                                                                       | VELOCITY[22]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 117.86 MHz ( period = 8.485 ns ) |
| LATCHED_V_COUNT_Q1[7]                                                                                                | VELOCITY[28]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 117.87 MHz ( period = 8.484 ns ) |
| LATCHED_V_COUNT_Q1[0]                                                                                                | VELOCITY[21]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 118.01 MHz ( period = 8.474 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[7]                                                                                       | VELOCITY[24]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 118.06 MHz ( period = 8.470 ns ) |
| data_output[2]~reg0                                                                                                  | data_output[2]~reg0                                                                                                  | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 118.08 MHz ( period = 8.469 ns ) |
| LATCHED_V_COUNT_Q1[2]                                                                                                | VELOCITY[12]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 118.09 MHz ( period = 8.468 ns ) |
| LATCHED_V_COUNT_Q1[6]                                                                                                | VELOCITY[28]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 118.15 MHz ( period = 8.464 ns ) |
| LATCHED_V_COUNT_Q1[3]                                                                                                | VELOCITY[25]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 118.34 MHz ( period = 8.450 ns ) |
| LATCHED_V_COUNT_Q1[8]                                                                                                | VELOCITY[28]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 118.37 MHz ( period = 8.448 ns ) |
| LATCHED_V_COUNT_Q1[5]                                                                                                | VELOCITY[16]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 118.40 MHz ( period = 8.446 ns ) |
| lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[12] | lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[21] | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 118.58 MHz ( period = 8.433 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[4]                                                                                       | VELOCITY[27]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 118.58 MHz ( period = 8.433 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[11]                                                                                      | VELOCITY[28]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 118.61 MHz ( period = 8.431 ns ) |
| lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[10] | lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[23] | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 118.72 MHz ( period = 8.423 ns ) |
| LATCHED_V_COUNT_Q1[3]                                                                                                | VELOCITY[29]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 118.76 MHz ( period = 8.420 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[9]                                                                                       | VELOCITY[30]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 118.78 MHz ( period = 8.419 ns ) |
| LATCHED_V_COUNT_Q1[5]                                                                                                | VELOCITY[26]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 118.82 MHz ( period = 8.416 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[7]                                                                                       | VELOCITY[28]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 118.84 MHz ( period = 8.415 ns ) |
| LATCHED_V_COUNT_Q1[3]                                                                                                | VELOCITY[20]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 118.92 MHz ( period = 8.409 ns ) |
| lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[1]  | lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[21] | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 119.03 MHz ( period = 8.401 ns ) |
| LATCHED_V_COUNT_Q1[3]                                                                                                | VELOCITY[12]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 119.20 MHz ( period = 8.389 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[3]                                                                                       | VELOCITY[16]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 119.25 MHz ( period = 8.386 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[4]                                                                                       | VELOCITY[21]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 119.56 MHz ( period = 8.364 ns ) |
| LATCHED_V_COUNT_Q1[0]                                                                                                | VELOCITY[16]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 119.57 MHz ( period = 8.363 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[9]                                                                                       | VELOCITY[31]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 119.90 MHz ( period = 8.340 ns ) |
| LATCHED_V_COUNT_Q1[4]                                                                                                | VELOCITY[25]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 119.99 MHz ( period = 8.334 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[12]                                                                                      | VELOCITY[24]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 120.15 MHz ( period = 8.323 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[6]                                                                                       | VELOCITY[22]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 120.15 MHz ( period = 8.323 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[8]                                                                                       | VELOCITY[20]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 120.21 MHz ( period = 8.319 ns ) |
| lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[12] | lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[20] | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 120.22 MHz ( period = 8.318 ns ) |
| LATCHED_V_COUNT_Q1[7]                                                                                                | VELOCITY[30]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 120.24 MHz ( period = 8.317 ns ) |
| LATCHED_V_COUNT_Q1[2]                                                                                                | VELOCITY[31]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 120.34 MHz ( period = 8.310 ns ) |
| lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[10] | lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[22] | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 120.37 MHz ( period = 8.308 ns ) |
| LATCHED_V_COUNT_Q1[4]                                                                                                | VELOCITY[29]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 120.42 MHz ( period = 8.304 ns ) |
| LATCHED_V_COUNT_Q1[6]                                                                                                | VELOCITY[30]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 120.53 MHz ( period = 8.297 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[5]                                                                                       | VELOCITY[27]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 120.53 MHz ( period = 8.297 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[6]                                                                                       | VELOCITY[26]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 120.57 MHz ( period = 8.294 ns ) |
| LATCHED_V_COUNT_Q1[4]                                                                                                | VELOCITY[20]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 120.58 MHz ( period = 8.293 ns ) |
| POSITION_PRELOAD[3]                                                                                                  | lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[23] | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 120.61 MHz ( period = 8.291 ns ) |
| lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[1]  | lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[20] | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 120.69 MHz ( period = 8.286 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[8]                                                                                       | VELOCITY[25]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 120.73 MHz ( period = 8.283 ns ) |
| LATCHED_V_COUNT_Q1[8]                                                                                                | VELOCITY[30]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 120.76 MHz ( period = 8.281 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[9]                                                                                       | VELOCITY[22]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 120.77 MHz ( period = 8.280 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[6]                                                                                       | VELOCITY[30]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 120.88 MHz ( period = 8.273 ns ) |
| LATCHED_V_COUNT_Q1[4]                                                                                                | VELOCITY[12]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 120.88 MHz ( period = 8.273 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[11]                                                                                      | VELOCITY[30]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 121.01 MHz ( period = 8.264 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[12]                                                                                      | VELOCITY[28]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 121.08 MHz ( period = 8.259 ns ) |
| LATCHED_V_COUNT_Q1[9]                                                                                                | VELOCITY[24]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 121.11 MHz ( period = 8.257 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[4]                                                                                       | VELOCITY[16]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 121.17 MHz ( period = 8.253 ns ) |
| LATCHED_V_COUNT_Q1[2]                                                                                                | VELOCITY[27]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 121.21 MHz ( period = 8.250 ns ) |
| LATCHED_V_COUNT_Q1[7]                                                                                                | VELOCITY[31]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 121.39 MHz ( period = 8.238 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[7]                                                                                       | VELOCITY[22]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 121.46 MHz ( period = 8.233 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[5]                                                                                       | VELOCITY[21]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 121.54 MHz ( period = 8.228 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[8]                                                                                       | VELOCITY[26]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 121.55 MHz ( period = 8.227 ns ) |
| LATCHED_V_COUNT_Q1[6]                                                                                                | VELOCITY[31]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 121.68 MHz ( period = 8.218 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[7]                                                                                       | VELOCITY[26]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 121.89 MHz ( period = 8.204 ns ) |
| PREVIOUS_LATCHED_V_COUNT_Q1[10]                                                                                      | VELOCITY[24]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 121.89 MHz ( period = 8.204 ns ) |
| LATCHED_V_COUNT_Q1[8]                                                                                                | VELOCITY[31]                                                                                                         | clk               | clk                    | 33.33 MHz ( period = 30.003 ns ) | 121.92 MHz ( period = 8.202 ns ) |
| Timing analysis restricted to 200 rows.                                                                              | To change the limit use Timing Settings (Assignments menu)                                                           |                   |                        |                                  |                                  |
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------+------------------------+----------------------------------+----------------------------------+

+-----------------------------------------------------------------------------+
| tsu (Input Setup Times)                                                     |
+-----------------------------------------------------------------------------+
+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+
| Data Pin Name                                                                                                              | Actual tsu                                                 |
|    -- Register Name                                                                                                        |                                                            |
|       -- Clock Name                                                                                                        |                                                            |
+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+
| preload                                                                                                                    | 16.115 ns                                                  |
|    -- data_output[1]~reg0                                                                                                  | 16.115 ns                                                  |
|       -- clk                                                                                                               | 16.115 ns                                                  |
|    -- data_output[0]~reg0                                                                                                  | 15.941 ns                                                  |
|       -- clk                                                                                                               | 15.941 ns                                                  |
|    -- data_output[2]~reg0                                                                                                  | 15.720 ns                                                  |
|       -- clk                                                                                                               | 15.720 ns                                                  |
|    -- data_output[21]~reg0                                                                                                 | 14.839 ns                                                  |
|       -- clk                                                                                                               | 14.839 ns                                                  |
|    -- data_output[25]~reg0                                                                                                 | 14.609 ns                                                  |
|       -- clk                                                                                                               | 14.609 ns                                                  |
|    -- data_output[26]~reg0                                                                                                 | 14.589 ns                                                  |
|       -- clk                                                                                                               | 14.589 ns                                                  |
|    -- data_output[30]~reg0                                                                                                 | 14.569 ns                                                  |
|       -- clk                                                                                                               | 14.569 ns                                                  |
|    -- data_output[28]~reg0                                                                                                 | 14.568 ns                                                  |
|       -- clk                                                                                                               | 14.568 ns                                                  |
|    -- data_output[27]~reg0                                                                                                 | 14.536 ns                                                  |
|       -- clk                                                                                                               | 14.536 ns                                                  |
|    -- data_output[24]~reg0                                                                                                 | 14.527 ns                                                  |
|       -- clk                                                                                                               | 14.527 ns                                                  |
|    -- Timing analysis results restricted.                                                                                  | To change the limit use Timing Settings (Assignments menu) |
| rst                                                                                                                        | 11.412 ns                                                  |
|    -- data_output[1]~reg0                                                                                                  | 11.412 ns                                                  |
|       -- clk                                                                                                               | 11.412 ns                                                  |
|    -- data_output[0]~reg0                                                                                                  | 11.238 ns                                                  |
|       -- clk                                                                                                               | 11.238 ns                                                  |
|    -- data_output[2]~reg0                                                                                                  | 11.017 ns                                                  |
|       -- clk                                                                                                               | 11.017 ns                                                  |
|    -- data_output[21]~reg0                                                                                                 | 10.136 ns                                                  |
|       -- clk                                                                                                               | 10.136 ns                                                  |
|    -- data_output[25]~reg0                                                                                                 | 9.906 ns                                                   |
|       -- clk                                                                                                               | 9.906 ns                                                   |
|    -- data_output[26]~reg0                                                                                                 | 9.886 ns                                                   |
|       -- clk                                                                                                               | 9.886 ns                                                   |
|    -- data_output[30]~reg0                                                                                                 | 9.866 ns                                                   |
|       -- clk                                                                                                               | 9.866 ns                                                   |
|    -- data_output[28]~reg0                                                                                                 | 9.865 ns                                                   |
|       -- clk                                                                                                               | 9.865 ns                                                   |
|    -- data_output[27]~reg0                                                                                                 | 9.833 ns                                                   |
|       -- clk                                                                                                               | 9.833 ns                                                   |
|    -- data_output[24]~reg0                                                                                                 | 9.824 ns                                                   |
|       -- clk                                                                                                               | 9.824 ns                                                   |
|    -- Timing analysis results restricted.                                                                                  | To change the limit use Timing Settings (Assignments menu) |
| up_dn                                                                                                                      | 9.884 ns                                                   |
|    -- lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[23] | 9.884 ns                                                   |
|       -- clk                                                                                                               | 9.884 ns                                                   |
|    -- lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[22] | 9.769 ns                                                   |
|       -- clk                                                                                                               | 9.769 ns                                                   |
|    -- lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[21] | 9.654 ns                                                   |
|       -- clk                                                                                                               | 9.654 ns                                                   |
|    -- lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[20] | 9.539 ns                                                   |
|       -- clk                                                                                                               | 9.539 ns                                                   |
|    -- lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[19] | 8.990 ns                                                   |
|       -- clk                                                                                                               | 8.990 ns                                                   |
|    -- lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[18] | 8.875 ns                                                   |
|       -- clk                                                                                                               | 8.875 ns                                                   |
|    -- lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[17] | 8.760 ns                                                   |
|       -- clk                                                                                                               | 8.760 ns                                                   |
|    -- lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[16] | 8.645 ns                                                   |
|       -- clk                                                                                                               | 8.645 ns                                                   |
|    -- lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[15] | 8.530 ns                                                   |
|       -- clk                                                                                                               | 8.530 ns                                                   |
|    -- lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[14] | 8.415 ns                                                   |
|       -- clk                                                                                                               | 8.415 ns                                                   |
|    -- Timing analysis results restricted.                                                                                  | To change the limit use Timing Settings (Assignments menu) |
| addr[1]                                                                                                                    | 9.385 ns                                                   |
|    -- data_output[2]~reg0                                                                                                  | 9.385 ns                                                   |
|       -- clk                                                                                                               | 9.385 ns                                                   |
|    -- POSITION_PRELOAD[13]                                                                                                 | 8.466 ns                                                   |
|       -- clk                                                                                                               | 8.466 ns                                                   |
|    -- POSITION_PRELOAD[9]                                                                                                  | 8.441 ns                                                   |
|       -- clk                                                                                                               | 8.441 ns                                                   |
|    -- POSITION_PRELOAD[7]                                                                                                  | 8.432 ns                                                   |
|       -- clk                                                                                                               | 8.432 ns                                                   |
|    -- POSITION_PRELOAD[15]                                                                                                 | 8.401 ns                                                   |
|       -- clk                                                                                                               | 8.401 ns                                                   |
|    -- POSITION_PRELOAD[16]                                                                                                 | 8.296 ns                                                   |
|       -- clk                                                                                                               | 8.296 ns                                                   |
|    -- POSITION_PRELOAD[21]                                                                                                 | 8.294 ns                                                   |
|       -- clk                                                                                                               | 8.294 ns                                                   |
|    -- POSITION_PRELOAD[0]                                                                                                  | 8.220 ns                                                   |
|       -- clk                                                                                                               | 8.220 ns                                                   |
|    -- data_output[0]~reg0                                                                                                  | 8.211 ns                                                   |
|       -- clk                                                                                                               | 8.211 ns                                                   |
|    -- POSITION_PRELOAD[1]                                                                                                  | 8.186 ns                                                   |
|       -- clk                                                                                                               | 8.186 ns                                                   |
|    -- Timing analysis results restricted.                                                                                  | To change the limit use Timing Settings (Assignments menu) |
| addr[3]                                                                                                                    | 8.697 ns                                                   |
|    -- POSITION_PRELOAD[13]                                                                                                 | 8.697 ns                                                   |
|       -- clk                                                                                                               | 8.697 ns                                                   |
|    -- POSITION_PRELOAD[9]                                                                                                  | 8.672 ns                                                   |
|       -- clk                                                                                                               | 8.672 ns                                                   |
|    -- POSITION_PRELOAD[7]                                                                                                  | 8.663 ns                                                   |
|       -- clk                                                                                                               | 8.663 ns                                                   |
|    -- POSITION_PRELOAD[15]                                                                                                 | 8.632 ns                                                   |
|       -- clk                                                                                                               | 8.632 ns                                                   |
|    -- POSITION_PRELOAD[16]                                                                                                 | 8.527 ns                                                   |
|       -- clk                                                                                                               | 8.527 ns                                                   |
|    -- POSITION_PRELOAD[21]                                                                                                 | 8.525 ns                                                   |
|       -- clk                                                                                                               | 8.525 ns                                                   |
|    -- POSITION_PRELOAD[0]                                                                                                  | 8.451 ns                                                   |
|       -- clk                                                                                                               | 8.451 ns                                                   |
|    -- POSITION_PRELOAD[1]                                                                                                  | 8.417 ns                                                   |
|       -- clk                                                                                                               | 8.417 ns                                                   |
|    -- POSITION_PRELOAD[5]                                                                                                  | 8.414 ns                                                   |
|       -- clk                                                                                                               | 8.414 ns                                                   |
|    -- POSITION_PRELOAD[8]                                                                                                  | 8.377 ns                                                   |
|       -- clk                                                                                                               | 8.377 ns                                                   |
|    -- Timing analysis results restricted.                                                                                  | To change the limit use Timing Settings (Assignments menu) |
| addr[2]                                                                                                                    | 8.568 ns                                                   |
|    -- POSITION_PRELOAD[13]                                                                                                 | 8.568 ns                                                   |
|       -- clk                                                                                                               | 8.568 ns                                                   |
|    -- POSITION_PRELOAD[9]                                                                                                  | 8.543 ns                                                   |
|       -- clk                                                                                                               | 8.543 ns                                                   |
|    -- POSITION_PRELOAD[7]                                                                                                  | 8.534 ns                                                   |
|       -- clk                                                                                                               | 8.534 ns                                                   |
|    -- POSITION_PRELOAD[15]                                                                                                 | 8.503 ns                                                   |
|       -- clk                                                                                                               | 8.503 ns                                                   |
|    -- POSITION_PRELOAD[16]                                                                                                 | 8.398 ns                                                   |
|       -- clk                                                                                                               | 8.398 ns                                                   |
|    -- POSITION_PRELOAD[21]                                                                                                 | 8.396 ns                                                   |
|       -- clk                                                                                                               | 8.396 ns                                                   |
|    -- POSITION_PRELOAD[0]                                                                                                  | 8.322 ns                                                   |
|       -- clk                                                                                                               | 8.322 ns                                                   |
|    -- POSITION_PRELOAD[1]                                                                                                  | 8.288 ns                                                   |
|       -- clk                                                                                                               | 8.288 ns                                                   |
|    -- POSITION_PRELOAD[5]                                                                                                  | 8.285 ns                                                   |
|       -- clk                                                                                                               | 8.285 ns                                                   |
|    -- POSITION_PRELOAD[8]                                                                                                  | 8.248 ns                                                   |
|       -- clk                                                                                                               | 8.248 ns                                                   |
|    -- Timing analysis results restricted.                                                                                  | To change the limit use Timing Settings (Assignments menu) |
| addr[0]                                                                                                                    | 8.098 ns                                                   |
|    -- data_output[0]~reg0                                                                                                  | 8.098 ns                                                   |
|       -- clk                                                                                                               | 8.098 ns                                                   |
|    -- data_output[1]~reg0                                                                                                  | 7.846 ns                                                   |
|       -- clk                                                                                                               | 7.846 ns                                                   |
|    -- data_output[2]~reg0                                                                                                  | 7.502 ns                                                   |
|       -- clk                                                                                                               | 7.502 ns                                                   |
|    -- data_output[21]~reg0                                                                                                 | 7.489 ns                                                   |
|       -- clk                                                                                                               | 7.489 ns                                                   |
|    -- POSITION_PRELOAD[13]                                                                                                 | 7.315 ns                                                   |
|       -- clk                                                                                                               | 7.315 ns                                                   |
|    -- POSITION_PRELOAD[9]                                                                                                  | 7.290 ns                                                   |
|       -- clk                                                                                                               | 7.290 ns                                                   |
|    -- POSITION_PRELOAD[7]                                                                                                  | 7.281 ns                                                   |
|       -- clk                                                                                                               | 7.281 ns                                                   |
|    -- POSITION_PRELOAD[15]                                                                                                 | 7.250 ns                                                   |
|       -- clk                                                                                                               | 7.250 ns                                                   |
|    -- POSITION_PRELOAD[16]                                                                                                 | 7.145 ns                                                   |
|       -- clk                                                                                                               | 7.145 ns                                                   |
|    -- POSITION_PRELOAD[21]                                                                                                 | 7.143 ns                                                   |
|       -- clk                                                                                                               | 7.143 ns                                                   |
|    -- Timing analysis results restricted.                                                                                  | To change the limit use Timing Settings (Assignments menu) |
| writen                                                                                                                     | 7.384 ns                                                   |
|    -- POSITION_PRELOAD[13]                                                                                                 | 7.384 ns                                                   |
|       -- clk                                                                                                               | 7.384 ns                                                   |
|    -- POSITION_PRELOAD[9]                                                                                                  | 7.359 ns                                                   |
|       -- clk                                                                                                               | 7.359 ns                                                   |
|    -- POSITION_PRELOAD[7]                                                                                                  | 7.350 ns                                                   |
|       -- clk                                                                                                               | 7.350 ns                                                   |
|    -- POSITION_PRELOAD[15]                                                                                                 | 7.319 ns                                                   |
|       -- clk                                                                                                               | 7.319 ns                                                   |
|    -- POSITION_PRELOAD[16]                                                                                                 | 7.214 ns                                                   |
|       -- clk                                                                                                               | 7.214 ns                                                   |
|    -- POSITION_PRELOAD[21]                                                                                                 | 7.212 ns                                                   |
|       -- clk                                                                                                               | 7.212 ns                                                   |
|    -- POSITION_PRELOAD[0]                                                                                                  | 7.138 ns                                                   |
|       -- clk                                                                                                               | 7.138 ns                                                   |
|    -- POSITION_PRELOAD[1]                                                                                                  | 7.104 ns                                                   |
|       -- clk                                                                                                               | 7.104 ns                                                   |
|    -- POSITION_PRELOAD[5]                                                                                                  | 7.101 ns                                                   |
|       -- clk                                                                                                               | 7.101 ns                                                   |
|    -- POSITION_PRELOAD[8]                                                                                                  | 7.064 ns                                                   |
|       -- clk                                                                                                               | 7.064 ns                                                   |
|    -- Timing analysis results restricted.                                                                                  | To change the limit use Timing Settings (Assignments menu) |
| cs                                                                                                                         | 6.299 ns                                                   |
|    -- POSITION_PRELOAD[13]                                                                                                 | 6.299 ns                                                   |
|       -- clk                                                                                                               | 6.299 ns                                                   |
|    -- POSITION_PRELOAD[9]                                                                                                  | 6.274 ns                                                   |
|       -- clk                                                                                                               | 6.274 ns                                                   |
|    -- POSITION_PRELOAD[7]                                                                                                  | 6.265 ns                                                   |
|       -- clk                                                                                                               | 6.265 ns                                                   |
|    -- POSITION_PRELOAD[15]                                                                                                 | 6.234 ns                                                   |
|       -- clk                                                                                                               | 6.234 ns                                                   |
|    -- POSITION_PRELOAD[16]                                                                                                 | 6.129 ns                                                   |
|       -- clk                                                                                                               | 6.129 ns                                                   |
|    -- POSITION_PRELOAD[21]                                                                                                 | 6.127 ns                                                   |
|       -- clk                                                                                                               | 6.127 ns                                                   |
|    -- POSITION_PRELOAD[0]                                                                                                  | 6.053 ns                                                   |
|       -- clk                                                                                                               | 6.053 ns                                                   |
|    -- POSITION_PRELOAD[1]                                                                                                  | 6.019 ns                                                   |
|       -- clk                                                                                                               | 6.019 ns                                                   |
|    -- POSITION_PRELOAD[5]                                                                                                  | 6.016 ns                                                   |
|       -- clk                                                                                                               | 6.016 ns                                                   |
|    -- POSITION_PRELOAD[8]                                                                                                  | 5.979 ns                                                   |
|       -- clk                                                                                                               | 5.979 ns                                                   |
|    -- Timing analysis results restricted.                                                                                  | To change the limit use Timing Settings (Assignments menu) |
| readn                                                                                                                      | 5.592 ns                                                   |
|    -- data_output[7]~reg0                                                                                                  | 5.592 ns                                                   |
|       -- clk                                                                                                               | 5.592 ns                                                   |
|    -- data_output[9]~reg0                                                                                                  | 5.541 ns                                                   |
|       -- clk                                                                                                               | 5.541 ns                                                   |
|    -- data_output[15]~reg0                                                                                                 | 5.519 ns                                                   |
|       -- clk                                                                                                               | 5.519 ns                                                   |
|    -- data_output[17]~reg0                                                                                                 | 5.477 ns                                                   |
|       -- clk                                                                                                               | 5.477 ns                                                   |
|    -- data_output[13]~reg0                                                                                                 | 5.437 ns                                                   |
|       -- clk                                                                                                               | 5.437 ns                                                   |
|    -- data_output[25]~reg0                                                                                                 | 5.437 ns                                                   |
|       -- clk                                                                                                               | 5.437 ns                                                   |
|    -- data_output[27]~reg0                                                                                                 | 5.435 ns                                                   |
|       -- clk                                                                                                               | 5.435 ns                                                   |
|    -- data_output[26]~reg0                                                                                                 | 5.326 ns                                                   |
|       -- clk                                                                                                               | 5.326 ns                                                   |
|    -- data_output[24]~reg0                                                                                                 | 5.324 ns                                                   |
|       -- clk                                                                                                               | 5.324 ns                                                   |
|    -- data_output[16]~reg0                                                                                                 | 5.317 ns                                                   |
|       -- clk                                                                                                               | 5.317 ns                                                   |
|    -- Timing analysis results restricted.                                                                                  | To change the limit use Timing Settings (Assignments menu) |
| x4                                                                                                                         | 4.078 ns                                                   |
|    -- lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[23] | 4.078 ns                                                   |
|       -- clk                                                                                                               | 4.078 ns                                                   |
|    -- lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[22] | 4.076 ns                                                   |
|       -- clk                                                                                                               | 4.076 ns                                                   |
|    -- lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[21] | 4.074 ns                                                   |
|       -- clk                                                                                                               | 4.074 ns                                                   |
|    -- lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[20] | 4.071 ns                                                   |
|       -- clk                                                                                                               | 4.071 ns                                                   |
|    -- lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[16] | 4.026 ns                                                   |
|       -- clk                                                                                                               | 4.026 ns                                                   |
|    -- lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[15] | 4.026 ns                                                   |
|       -- clk                                                                                                               | 4.026 ns                                                   |
|    -- lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[18] | 4.025 ns                                                   |
|       -- clk                                                                                                               | 4.025 ns                                                   |
|    -- lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[17] | 4.025 ns                                                   |
|       -- clk                                                                                                               | 4.025 ns                                                   |
|    -- lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[14] | 4.025 ns                                                   |
|       -- clk                                                                                                               | 4.025 ns                                                   |
|    -- lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[13] | 4.024 ns                                                   |
|       -- clk                                                                                                               | 4.024 ns                                                   |
|    -- Timing analysis results restricted.                                                                                  | To change the limit use Timing Settings (Assignments menu) |
| data_input[5]                                                                                                              | 3.908 ns                                                   |
|    -- POSITION_PRELOAD[5]                                                                                                  | 3.908 ns                                                   |
|       -- clk                                                                                                               | 3.908 ns                                                   |
| data_input[6]                                                                                                              | 3.907 ns                                                   |
|    -- POSITION_PRELOAD[6]                                                                                                  | 3.907 ns                                                   |
|       -- clk                                                                                                               | 3.907 ns                                                   |
| speed_pulse_q1                                                                                                             | 3.737 ns                                                   |
|    -- PREV_Q1                                                                                                              | 3.737 ns                                                   |
|       -- clk                                                                                                               | 3.737 ns                                                   |
|    -- Q1_HAS_CHANGED                                                                                                       | 2.802 ns                                                   |
|       -- clk                                                                                                               | 2.802 ns                                                   |
| data_input[15]                                                                                                             | 3.711 ns                                                   |
|    -- POSITION_PRELOAD[15]                                                                                                 | 3.711 ns                                                   |
|       -- clk                                                                                                               | 3.711 ns                                                   |
| data_input[1]                                                                                                              | 3.709 ns                                                   |
|    -- POSITION_PRELOAD[1]                                                                                                  | 3.709 ns                                                   |
|       -- clk                                                                                                               | 3.709 ns                                                   |
|    -- VEL_CLK_DIVISOR[1]                                                                                                   | 3.285 ns                                                   |
|       -- clk                                                                                                               | 3.285 ns                                                   |
| data_input[9]                                                                                                              | 3.564 ns                                                   |
|    -- POSITION_PRELOAD[9]                                                                                                  | 3.564 ns                                                   |
|       -- clk                                                                                                               | 3.564 ns                                                   |
| data_input[2]                                                                                                              | 3.462 ns                                                   |
|    -- POSITION_PRELOAD[2]                                                                                                  | 3.462 ns                                                   |
|       -- clk                                                                                                               | 3.462 ns                                                   |
|    -- VEL_CLK_DIVISOR[2]                                                                                                   | 3.258 ns                                                   |
|       -- clk                                                                                                               | 3.258 ns                                                   |
| data_input[0]                                                                                                              | 3.449 ns                                                   |
|    -- VEL_CLK_DIVISOR[0]                                                                                                   | 3.449 ns                                                   |
|       -- clk                                                                                                               | 3.449 ns                                                   |
|    -- POSITION_PRELOAD[0]                                                                                                  | 3.184 ns                                                   |
|       -- clk                                                                                                               | 3.184 ns                                                   |
| data_input[7]                                                                                                              | 3.411 ns                                                   |
|    -- POSITION_PRELOAD[7]                                                                                                  | 3.411 ns                                                   |
|       -- clk                                                                                                               | 3.411 ns                                                   |
| data_input[4]                                                                                                              | 3.332 ns                                                   |
|    -- POSITION_PRELOAD[4]                                                                                                  | 3.332 ns                                                   |
|       -- clk                                                                                                               | 3.332 ns                                                   |
| data_input[14]                                                                                                             | 3.257 ns                                                   |
|    -- POSITION_PRELOAD[14]                                                                                                 | 3.257 ns                                                   |
|       -- clk                                                                                                               | 3.257 ns                                                   |
| quad_err                                                                                                                   | 2.568 ns                                                   |
|    -- LATCHED_V_COUNT_Q1[30]                                                                                               | 2.568 ns                                                   |
|       -- clk                                                                                                               | 2.568 ns                                                   |
| data_input[13]                                                                                                             | 2.542 ns                                                   |
|    -- POSITION_PRELOAD[13]                                                                                                 | 2.542 ns                                                   |
|       -- clk                                                                                                               | 2.542 ns                                                   |
| data_input[17]                                                                                                             | 2.538 ns                                                   |
|    -- POSITION_PRELOAD[17]                                                                                                 | 2.538 ns                                                   |
|       -- clk                                                                                                               | 2.538 ns                                                   |
| data_input[21]                                                                                                             | 2.533 ns                                                   |
|    -- POSITION_PRELOAD[21]                                                                                                 | 2.533 ns                                                   |
|       -- clk                                                                                                               | 2.533 ns                                                   |
| data_input[16]                                                                                                             | 2.523 ns                                                   |
|    -- POSITION_PRELOAD[16]                                                                                                 | 2.523 ns                                                   |
|       -- clk                                                                                                               | 2.523 ns                                                   |
| data_input[23]                                                                                                             | 2.493 ns                                                   |
|    -- POSITION_PRELOAD[23]                                                                                                 | 2.493 ns                                                   |
|       -- clk                                                                                                               | 2.493 ns                                                   |
| data_input[10]                                                                                                             | 2.476 ns                                                   |
|    -- POSITION_PRELOAD[10]                                                                                                 | 2.476 ns                                                   |
|       -- clk                                                                                                               | 2.476 ns                                                   |
| data_input[20]                                                                                                             | 2.473 ns                                                   |
|    -- POSITION_PRELOAD[20]                                                                                                 | 2.473 ns                                                   |
|       -- clk                                                                                                               | 2.473 ns                                                   |
| data_input[12]                                                                                                             | 2.458 ns                                                   |
|    -- POSITION_PRELOAD[12]                                                                                                 | 2.458 ns                                                   |
|       -- clk                                                                                                               | 2.458 ns                                                   |
| data_input[3]                                                                                                              | 2.372 ns                                                   |
|    -- POSITION_PRELOAD[3]                                                                                                  | 2.372 ns                                                   |
|       -- clk                                                                                                               | 2.372 ns                                                   |
|    -- VEL_CLK_DIVISOR[3]                                                                                                   | 2.364 ns                                                   |
|       -- clk                                                                                                               | 2.364 ns                                                   |
| data_input[22]                                                                                                             | 2.291 ns                                                   |
|    -- POSITION_PRELOAD[22]                                                                                                 | 2.291 ns                                                   |
|       -- clk                                                                                                               | 2.291 ns                                                   |
| data_input[8]                                                                                                              | 2.285 ns                                                   |
|    -- POSITION_PRELOAD[8]                                                                                                  | 2.285 ns                                                   |
|       -- clk                                                                                                               | 2.285 ns                                                   |
| data_input[18]                                                                                                             | 2.234 ns                                                   |
|    -- POSITION_PRELOAD[18]                                                                                                 | 2.234 ns                                                   |
|       -- clk                                                                                                               | 2.234 ns                                                   |
| data_input[19]                                                                                                             | 2.117 ns                                                   |
|    -- POSITION_PRELOAD[19]                                                                                                 | 2.117 ns                                                   |
|       -- clk                                                                                                               | 2.117 ns                                                   |
| data_input[11]                                                                                                             | 2.115 ns                                                   |
|    -- POSITION_PRELOAD[11]                                                                                                 | 2.115 ns                                                   |
|       -- clk                                                                                                               | 2.115 ns                                                   |
+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+

+-----------------------------------------------------------------------------+
| th (Input Hold Times)                                                       |
+-----------------------------------------------------------------------------+
+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+
| Data Pin Name                                                                                                              | Actual th                                                  |
|    -- Register Name                                                                                                        |                                                            |
|       -- Clock Name                                                                                                        |                                                            |
+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+
| rst                                                                                                                        | <= 0 ns                                                    |
|    -- LATCHED_V_COUNT_Q1[31]                                                                                               | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- LATCHED_V_COUNT_Q1[25]                                                                                               | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- LATCHED_V_COUNT_Q1[24]                                                                                               | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- LATCHED_V_COUNT_Q1[19]                                                                                               | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- LATCHED_V_COUNT_Q1[12]                                                                                               | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- LATCHED_V_COUNT_Q1[22]                                                                                               | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- LATCHED_V_COUNT_Q1[9]                                                                                                | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- LATCHED_V_COUNT_Q1[7]                                                                                                | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- LATCHED_V_COUNT_Q1[4]                                                                                                | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- LATCHED_V_COUNT_Q1[3]                                                                                                | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- Timing analysis results restricted.                                                                                  | To change the limit use Timing Settings (Assignments menu) |
| data_input[11]                                                                                                             | <= 0 ns                                                    |
|    -- POSITION_PRELOAD[11]                                                                                                 | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
| data_input[19]                                                                                                             | <= 0 ns                                                    |
|    -- POSITION_PRELOAD[19]                                                                                                 | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
| data_input[18]                                                                                                             | <= 0 ns                                                    |
|    -- POSITION_PRELOAD[18]                                                                                                 | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
| data_input[8]                                                                                                              | <= 0 ns                                                    |
|    -- POSITION_PRELOAD[8]                                                                                                  | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
| data_input[22]                                                                                                             | <= 0 ns                                                    |
|    -- POSITION_PRELOAD[22]                                                                                                 | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
| data_input[3]                                                                                                              | <= 0 ns                                                    |
|    -- VEL_CLK_DIVISOR[3]                                                                                                   | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- POSITION_PRELOAD[3]                                                                                                  | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
| data_input[12]                                                                                                             | <= 0 ns                                                    |
|    -- POSITION_PRELOAD[12]                                                                                                 | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
| data_input[20]                                                                                                             | <= 0 ns                                                    |
|    -- POSITION_PRELOAD[20]                                                                                                 | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
| data_input[10]                                                                                                             | <= 0 ns                                                    |
|    -- POSITION_PRELOAD[10]                                                                                                 | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
| data_input[23]                                                                                                             | <= 0 ns                                                    |
|    -- POSITION_PRELOAD[23]                                                                                                 | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
| data_input[16]                                                                                                             | <= 0 ns                                                    |
|    -- POSITION_PRELOAD[16]                                                                                                 | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
| data_input[21]                                                                                                             | <= 0 ns                                                    |
|    -- POSITION_PRELOAD[21]                                                                                                 | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
| data_input[17]                                                                                                             | <= 0 ns                                                    |
|    -- POSITION_PRELOAD[17]                                                                                                 | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
| data_input[13]                                                                                                             | <= 0 ns                                                    |
|    -- POSITION_PRELOAD[13]                                                                                                 | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
| quad_err                                                                                                                   | <= 0 ns                                                    |
|    -- LATCHED_V_COUNT_Q1[30]                                                                                               | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
| addr[1]                                                                                                                    | <= 0 ns                                                    |
|    -- data_output[19]~reg0                                                                                                 | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- data_output[8]~reg0                                                                                                  | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- data_output[5]~reg0                                                                                                  | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- data_output[11]~reg0                                                                                                 | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- data_output[6]~reg0                                                                                                  | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- data_output[2]~reg0                                                                                                  | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- data_output[18]~reg0                                                                                                 | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- data_output[1]~reg0                                                                                                  | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- data_output[20]~reg0                                                                                                 | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- data_output[0]~reg0                                                                                                  | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- Timing analysis results restricted.                                                                                  | To change the limit use Timing Settings (Assignments menu) |
| speed_pulse_q1                                                                                                             | <= 0 ns                                                    |
|    -- Q1_HAS_CHANGED                                                                                                       | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- PREV_Q1                                                                                                              | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
| up_dn                                                                                                                      | <= 0 ns                                                    |
|    -- LATCHED_V_COUNT_Q1[31]                                                                                               | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[1]  | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[2]  | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[3]  | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[4]  | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[5]  | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[6]  | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[7]  | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[8]  | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[9]  | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- Timing analysis results restricted.                                                                                  | To change the limit use Timing Settings (Assignments menu) |
| data_input[0]                                                                                                              | <= 0 ns                                                    |
|    -- POSITION_PRELOAD[0]                                                                                                  | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- VEL_CLK_DIVISOR[0]                                                                                                   | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
| data_input[14]                                                                                                             | <= 0 ns                                                    |
|    -- POSITION_PRELOAD[14]                                                                                                 | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
| data_input[2]                                                                                                              | <= 0 ns                                                    |
|    -- VEL_CLK_DIVISOR[2]                                                                                                   | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- POSITION_PRELOAD[2]                                                                                                  | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
| data_input[1]                                                                                                              | <= 0 ns                                                    |
|    -- VEL_CLK_DIVISOR[1]                                                                                                   | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- POSITION_PRELOAD[1]                                                                                                  | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
| data_input[4]                                                                                                              | <= 0 ns                                                    |
|    -- POSITION_PRELOAD[4]                                                                                                  | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
| data_input[7]                                                                                                              | <= 0 ns                                                    |
|    -- POSITION_PRELOAD[7]                                                                                                  | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
| data_input[9]                                                                                                              | <= 0 ns                                                    |
|    -- POSITION_PRELOAD[9]                                                                                                  | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
| readn                                                                                                                      | <= 0 ns                                                    |
|    -- data_output[3]~reg0                                                                                                  | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- data_output[30]~reg0                                                                                                 | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- data_output[28]~reg0                                                                                                 | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- data_output[31]~reg0                                                                                                 | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- data_output[11]~reg0                                                                                                 | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- data_output[19]~reg0                                                                                                 | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- data_output[5]~reg0                                                                                                  | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- data_output[12]~reg0                                                                                                 | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- data_output[10]~reg0                                                                                                 | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- data_output[1]~reg0                                                                                                  | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- Timing analysis results restricted.                                                                                  | To change the limit use Timing Settings (Assignments menu) |
| data_input[15]                                                                                                             | <= 0 ns                                                    |
|    -- POSITION_PRELOAD[15]                                                                                                 | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
| addr[2]                                                                                                                    | <= 0 ns                                                    |
|    -- data_output[13]~reg0                                                                                                 | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- data_output[17]~reg0                                                                                                 | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- data_output[15]~reg0                                                                                                 | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- data_output[25]~reg0                                                                                                 | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- data_output[27]~reg0                                                                                                 | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- data_output[19]~reg0                                                                                                 | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- data_output[7]~reg0                                                                                                  | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- data_output[21]~reg0                                                                                                 | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- data_output[23]~reg0                                                                                                 | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- data_output[29]~reg0                                                                                                 | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- Timing analysis results restricted.                                                                                  | To change the limit use Timing Settings (Assignments menu) |
| addr[3]                                                                                                                    | <= 0 ns                                                    |
|    -- data_output[24]~reg0                                                                                                 | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- data_output[16]~reg0                                                                                                 | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- data_output[26]~reg0                                                                                                 | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- data_output[20]~reg0                                                                                                 | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- data_output[0]~reg0                                                                                                  | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- data_output[4]~reg0                                                                                                  | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- data_output[8]~reg0                                                                                                  | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- data_output[30]~reg0                                                                                                 | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- data_output[28]~reg0                                                                                                 | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- data_output[10]~reg0                                                                                                 | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- Timing analysis results restricted.                                                                                  | To change the limit use Timing Settings (Assignments menu) |
| cs                                                                                                                         | <= 0 ns                                                    |
|    -- data_output[3]~reg0                                                                                                  | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- data_output[30]~reg0                                                                                                 | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- data_output[28]~reg0                                                                                                 | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- data_output[31]~reg0                                                                                                 | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- VEL_CLK_DIVISOR[3]                                                                                                   | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- VEL_CLK_DIVISOR[2]                                                                                                   | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- VEL_CLK_DIVISOR[0]                                                                                                   | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- POSITION_PRELOAD[3]                                                                                                  | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- VEL_CLK_DIVISOR[1]                                                                                                   | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- data_output[11]~reg0                                                                                                 | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- Timing analysis results restricted.                                                                                  | To change the limit use Timing Settings (Assignments menu) |
| x4                                                                                                                         | <= 0 ns                                                    |
|    -- lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[0]  | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[1]  | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[2]  | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[9]  | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[3]  | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[8]  | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[4]  | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[7]  | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[6]  | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[5]  | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- Timing analysis results restricted.                                                                                  | To change the limit use Timing Settings (Assignments menu) |
| data_input[6]                                                                                                              | <= 0 ns                                                    |
|    -- POSITION_PRELOAD[6]                                                                                                  | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
| data_input[5]                                                                                                              | <= 0 ns                                                    |
|    -- POSITION_PRELOAD[5]                                                                                                  | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
| addr[0]                                                                                                                    | <= 0 ns                                                    |
|    -- data_output[1]~reg0                                                                                                  | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- data_output[11]~reg0                                                                                                 | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- data_output[3]~reg0                                                                                                  | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- data_output[8]~reg0                                                                                                  | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- data_output[19]~reg0                                                                                                 | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- data_output[5]~reg0                                                                                                  | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- data_output[21]~reg0                                                                                                 | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- data_output[2]~reg0                                                                                                  | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- data_output[18]~reg0                                                                                                 | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- data_output[6]~reg0                                                                                                  | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- Timing analysis results restricted.                                                                                  | To change the limit use Timing Settings (Assignments menu) |
| writen                                                                                                                     | <= 0 ns                                                    |
|    -- VEL_CLK_DIVISOR[3]                                                                                                   | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- VEL_CLK_DIVISOR[2]                                                                                                   | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- VEL_CLK_DIVISOR[0]                                                                                                   | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- POSITION_PRELOAD[3]                                                                                                  | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- VEL_CLK_DIVISOR[1]                                                                                                   | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- POSITION_PRELOAD[12]                                                                                                 | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- POSITION_PRELOAD[10]                                                                                                 | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- POSITION_PRELOAD[17]                                                                                                 | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- POSITION_PRELOAD[11]                                                                                                 | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- POSITION_PRELOAD[23]                                                                                                 | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- Timing analysis results restricted.                                                                                  | To change the limit use Timing Settings (Assignments menu) |
| preload                                                                                                                    | <= 0 ns                                                    |
|    -- data_output[14]~reg0                                                                                                 | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[17] | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- data_output[18]~reg0                                                                                                 | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[18] | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- data_output[20]~reg0                                                                                                 | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- data_output[5]~reg0                                                                                                  | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- data_output[17]~reg0                                                                                                 | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- data_output[6]~reg0                                                                                                  | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- data_output[3]~reg0                                                                                                  | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- lpm_counter:POSITION_COUNT_rtl_0|alt_synch_counter:wysi_counter|alt_asynch_counter:asynch_counter|registered_out[19] | <= 0 ns                                                    |
|       -- clk                                                                                                               | <= 0 ns                                                    |
|    -- Timing analysis results restricted.                                                                                  | To change the limit use Timing Settings (Assignments menu) |
+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+

+-----------------------------------------------------------------------------+
| tco (Clock to Output Delays)                                                |
+-----------------------------------------------------------------------------+
+----------------------------+------------+
| Output Name                | Actual tco |
|    -- Register Name        |            |
|       -- Clock Name        |            |
+----------------------------+------------+
| data_output[18]            | 8.104 ns   |
|    -- data_output[18]~reg0 | 8.104 ns   |
|       -- clk               | 8.104 ns   |
| data_output[22]            | 8.092 ns   |
|    -- data_output[22]~reg0 | 8.092 ns   |
|       -- clk               | 8.092 ns   |
| data_output[26]            | 7.840 ns   |
|    -- data_output[26]~reg0 | 7.840 ns   |
|       -- clk               | 7.840 ns   |
| data_output[28]            | 7.799 ns   |
|    -- data_output[28]~reg0 | 7.799 ns   |
|       -- clk               | 7.799 ns   |
| data_output[25]            | 7.764 ns   |
|    -- data_output[25]~reg0 | 7.764 ns   |
|       -- clk               | 7.764 ns   |
| data_output[21]            | 7.553 ns   |
|    -- data_output[21]~reg0 | 7.553 ns   |
|       -- clk               | 7.553 ns   |
| data_output[0]             | 7.454 ns   |
|    -- data_output[0]~reg0  | 7.454 ns   |
|       -- clk               | 7.454 ns   |
| data_output[2]             | 7.405 ns   |
|    -- data_output[2]~reg0  | 7.405 ns   |
|       -- clk               | 7.405 ns   |
| data_output[3]             | 7.385 ns   |
|    -- data_output[3]~reg0  | 7.385 ns   |
|       -- clk               | 7.385 ns   |
| data_output[13]            | 7.332 ns   |
|    -- data_output[13]~reg0 | 7.332 ns   |
|       -- clk               | 7.332 ns   |
| data_output[30]            | 6.653 ns   |
|    -- data_output[30]~reg0 | 6.653 ns   |
|       -- clk               | 6.653 ns   |
| data_output[31]            | 6.600 ns   |
|    -- data_output[31]~reg0 | 6.600 ns   |
|       -- clk               | 6.600 ns   |
| data_output[27]            | 6.575 ns   |
|    -- data_output[27]~reg0 | 6.575 ns   |
|       -- clk               | 6.575 ns   |
| data_output[24]            | 6.548 ns   |
|    -- data_output[24]~reg0 | 6.548 ns   |
|       -- clk               | 6.548 ns   |
| data_output[29]            | 6.521 ns   |
|    -- data_output[29]~reg0 | 6.521 ns   |
|       -- clk               | 6.521 ns   |
| data_output[4]             | 6.518 ns   |
|    -- data_output[4]~reg0  | 6.518 ns   |
|       -- clk               | 6.518 ns   |
| data_output[23]            | 6.495 ns   |
|    -- data_output[23]~reg0 | 6.495 ns   |
|       -- clk               | 6.495 ns   |
| data_output[20]            | 6.495 ns   |
|    -- data_output[20]~reg0 | 6.495 ns   |
|       -- clk               | 6.495 ns   |
| data_output[10]            | 6.493 ns   |
|    -- data_output[10]~reg0 | 6.493 ns   |
|       -- clk               | 6.493 ns   |
| data_output[6]             | 6.475 ns   |
|    -- data_output[6]~reg0  | 6.475 ns   |
|       -- clk               | 6.475 ns   |
| data_output[12]            | 6.468 ns   |
|    -- data_output[12]~reg0 | 6.468 ns   |
|       -- clk               | 6.468 ns   |
| data_output[9]             | 6.466 ns   |
|    -- data_output[9]~reg0  | 6.466 ns   |
|       -- clk               | 6.466 ns   |
| data_output[16]            | 6.448 ns   |
|    -- data_output[16]~reg0 | 6.448 ns   |
|       -- clk               | 6.448 ns   |
| data_output[5]             | 6.447 ns   |
|    -- data_output[5]~reg0  | 6.447 ns   |
|       -- clk               | 6.447 ns   |
| data_output[8]             | 6.422 ns   |
|    -- data_output[8]~reg0  | 6.422 ns   |
|       -- clk               | 6.422 ns   |
| data_output[14]            | 6.390 ns   |
|    -- data_output[14]~reg0 | 6.390 ns   |
|       -- clk               | 6.390 ns   |
| data_output[1]             | 5.728 ns   |
|    -- data_output[1]~reg0  | 5.728 ns   |
|       -- clk               | 5.728 ns   |
| data_output[17]            | 5.717 ns   |
|    -- data_output[17]~reg0 | 5.717 ns   |
|       -- clk               | 5.717 ns   |
| data_output[15]            | 5.710 ns   |
|    -- data_output[15]~reg0 | 5.710 ns   |
|       -- clk               | 5.710 ns   |
| data_output[7]             | 5.663 ns   |
|    -- data_output[7]~reg0  | 5.663 ns   |
|       -- clk               | 5.663 ns   |
| data_output[11]            | 5.623 ns   |
|    -- data_output[11]~reg0 | 5.623 ns   |
|       -- clk               | 5.623 ns   |
| data_output[19]            | 5.562 ns   |
|    -- data_output[19]~reg0 | 5.562 ns   |
|       -- clk               | 5.562 ns   |
+----------------------------+------------+

+-----------------------------------------------------------------------------+
| Processing Time                                                             |
+-----------------------------------------------------------------------------+
+-------------------+--------------+
| Module Name       | Elapsed Time |
+-------------------+--------------+
| Database Builder  | 00:00:02     |
| Logic Synthesizer | 00:00:08     |
| Fitter            | 00:01:01     |
| Assembler         | 00:00:01     |
| Timing Analyzer   | 00:00:02     |
| Total             | 00:01:16     |
+-------------------+--------------+

