{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1577116263582 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1577116263595 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 23 10:51:03 2019 " "Processing started: Mon Dec 23 10:51:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1577116263595 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577116263595 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off q_8_29 -c q_8_29 " "Command: quartus_map --read_settings_files=on --write_settings_files=off q_8_29 -c q_8_29" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577116263595 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1577116265234 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1577116265234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q_8_29.sv 4 4 " "Found 4 design units, including 4 entities, in source file q_8_29.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_8_29 " "Found entity 1: q_8_29" {  } { { "q_8_29.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577116287491 ""} { "Info" "ISGN_ENTITY_NAME" "2 mymux " "Found entity 2: mymux" {  } { { "q_8_29.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577116287491 ""} { "Info" "ISGN_ENTITY_NAME" "3 dec " "Found entity 3: dec" {  } { { "q_8_29.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29.sv" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577116287491 ""} { "Info" "ISGN_ENTITY_NAME" "4 d_ff " "Found entity 4: d_ff" {  } { { "q_8_29.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29.sv" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577116287491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577116287491 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "q_8_29 " "Elaborating entity \"q_8_29\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1577116287581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymux mymux:mux_0 " "Elaborating entity \"mymux\" for hierarchy \"mymux:mux_0\"" {  } { { "q_8_29.sv" "mux_0" { Text "C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577116287638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff d_ff:dff_0 " "Elaborating entity \"d_ff\" for hierarchy \"d_ff:dff_0\"" {  } { { "q_8_29.sv" "dff_0" { Text "C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577116287660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec dec:dec_0 " "Elaborating entity \"dec\" for hierarchy \"dec:dec_0\"" {  } { { "q_8_29.sv" "dec_0" { Text "C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577116287681 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "dec:dec_0\|dec_out\[0\] dec_out\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"dec:dec_0\|dec_out\[0\]\" to the node \"dec_out\[0\]\" into a wire" {  } { { "q_8_29.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29.sv" 75 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1577116288690 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "dec:dec_0\|dec_out\[1\] dec_out\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"dec:dec_0\|dec_out\[1\]\" to the node \"dec_out\[1\]\" into a wire" {  } { { "q_8_29.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29.sv" 75 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1577116288690 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "dec:dec_0\|dec_out\[2\] dec_out\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"dec:dec_0\|dec_out\[2\]\" to the node \"dec_out\[2\]\" into a wire" {  } { { "q_8_29.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29.sv" 75 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1577116288690 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "dec:dec_0\|dec_out\[3\] dec_out\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"dec:dec_0\|dec_out\[3\]\" to the node \"dec_out\[3\]\" into a wire" {  } { { "q_8_29.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29.sv" 75 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1577116288690 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "dec:dec_0\|dec_out\[4\] dec_out\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"dec:dec_0\|dec_out\[4\]\" to the node \"dec_out\[4\]\" into a wire" {  } { { "q_8_29.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29.sv" 75 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1577116288690 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "dec:dec_0\|dec_out\[5\] dec_out\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"dec:dec_0\|dec_out\[5\]\" to the node \"dec_out\[5\]\" into a wire" {  } { { "q_8_29.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29.sv" 75 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1577116288690 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "dec:dec_0\|dec_out\[6\] dec_out\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"dec:dec_0\|dec_out\[6\]\" to the node \"dec_out\[6\]\" into a wire" {  } { { "q_8_29.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29.sv" 75 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1577116288690 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "dec:dec_0\|dec_out\[7\] dec_out\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"dec:dec_0\|dec_out\[7\]\" to the node \"dec_out\[7\]\" into a wire" {  } { { "q_8_29.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29.sv" 75 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1577116288690 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1577116288690 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1577116288907 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1577116289613 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577116289613 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28 " "Implemented 28 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1577116289775 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1577116289775 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Implemented 11 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1577116289775 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1577116289775 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4883 " "Peak virtual memory: 4883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1577116289941 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 23 10:51:29 2019 " "Processing ended: Mon Dec 23 10:51:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1577116289941 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1577116289941 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1577116289941 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1577116289941 ""}
