[13:19:25.953] <TB3>     INFO: *** Welcome to pxar ***
[13:19:25.954] <TB3>     INFO: *** Today: 2016/07/12
[13:19:25.960] <TB3>     INFO: *** Version: b2a7-dirty
[13:19:25.960] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters_C15.dat
[13:19:25.961] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:19:25.961] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//defaultMaskFile.dat
[13:19:25.961] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//trimParameters_C15.dat
[13:19:26.041] <TB3>     INFO:         clk: 4
[13:19:26.041] <TB3>     INFO:         ctr: 4
[13:19:26.041] <TB3>     INFO:         sda: 19
[13:19:26.041] <TB3>     INFO:         tin: 9
[13:19:26.041] <TB3>     INFO:         level: 15
[13:19:26.041] <TB3>     INFO:         triggerdelay: 0
[13:19:26.041] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:19:26.041] <TB3>     INFO: Log level: DEBUG
[13:19:26.051] <TB3>     INFO: Found DTB DTB_WRE7QJ
[13:19:26.064] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[13:19:26.067] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[13:19:26.069] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[13:19:27.632] <TB3>     INFO: DUT info: 
[13:19:27.632] <TB3>     INFO: The DUT currently contains the following objects:
[13:19:27.632] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:19:27.632] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[13:19:27.633] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[13:19:27.633] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:19:27.633] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:19:27.633] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:19:27.633] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:19:27.633] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:19:27.633] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:19:27.633] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:19:27.633] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:19:27.633] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:19:27.633] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:19:27.633] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:19:27.633] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:19:27.633] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:19:27.633] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:19:27.633] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:19:27.633] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:19:27.633] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:19:27.634] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:19:27.635] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:19:27.636] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:19:27.636] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:19:27.636] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:19:27.636] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:19:27.636] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:19:27.636] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:19:27.636] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:19:27.636] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:19:27.636] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:19:27.636] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:19:27.636] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:19:27.643] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30892032
[13:19:27.643] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1078f20
[13:19:27.643] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xfef770
[13:19:27.643] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f11c5d94010
[13:19:27.643] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f11cbfff510
[13:19:27.643] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30957568 fPxarMemory = 0x7f11c5d94010
[13:19:27.644] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 360.9mA
[13:19:27.645] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 467.1mA
[13:19:27.645] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.7 C
[13:19:27.645] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:19:28.045] <TB3>     INFO: enter 'restricted' command line mode
[13:19:28.045] <TB3>     INFO: enter test to run
[13:19:28.045] <TB3>     INFO:   test: FPIXTest no parameter change
[13:19:28.045] <TB3>     INFO:   running: fpixtest
[13:19:28.046] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:19:28.049] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:19:28.049] <TB3>     INFO: ######################################################################
[13:19:28.049] <TB3>     INFO: PixTestFPIXTest::doTest()
[13:19:28.049] <TB3>     INFO: ######################################################################
[13:19:28.052] <TB3>     INFO: ######################################################################
[13:19:28.052] <TB3>     INFO: PixTestPretest::doTest()
[13:19:28.052] <TB3>     INFO: ######################################################################
[13:19:28.055] <TB3>     INFO:    ----------------------------------------------------------------------
[13:19:28.055] <TB3>     INFO:    PixTestPretest::programROC() 
[13:19:28.055] <TB3>     INFO:    ----------------------------------------------------------------------
[13:19:46.072] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:19:46.072] <TB3>     INFO: IA differences per ROC:  17.7 16.9 17.7 16.1 18.5 16.9 17.7 17.7 16.1 18.5 17.7 17.7 20.1 16.9 18.5 18.5
[13:19:46.140] <TB3>     INFO:    ----------------------------------------------------------------------
[13:19:46.140] <TB3>     INFO:    PixTestPretest::checkIdig() 
[13:19:46.140] <TB3>     INFO:    ----------------------------------------------------------------------
[13:19:47.393] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[13:19:47.894] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 1.6 mA
[13:19:48.396] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[13:19:48.898] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 1.6 mA
[13:19:49.399] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[13:19:49.901] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[13:19:50.403] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[13:19:50.904] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 1.6 mA
[13:19:51.406] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 1.6 mA
[13:19:51.908] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[13:19:52.409] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 1.6 mA
[13:19:52.911] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 1.6 mA
[13:19:53.413] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.6 mA
[13:19:53.915] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 1.6 mA
[13:19:54.416] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[13:19:54.918] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 1.6 mA
[13:19:55.171] <TB3>     INFO: Idig [mA/ROC]: 1.6 1.6 2.4 1.6 2.4 2.4 2.4 1.6 1.6 2.4 1.6 1.6 1.6 1.6 2.4 1.6 
[13:19:55.171] <TB3>     INFO: Test took 9034 ms.
[13:19:55.171] <TB3>     INFO: PixTestPretest::checkIdig() done.
[13:19:55.207] <TB3>     INFO:    ----------------------------------------------------------------------
[13:19:55.207] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:19:55.207] <TB3>     INFO:    ----------------------------------------------------------------------
[13:19:55.310] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 64.7812 mA
[13:19:55.412] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 23.6188 mA
[13:19:55.512] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  80 Ia 23.6188 mA
[13:19:55.613] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  82 Ia 24.4188 mA
[13:19:55.714] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  81 Ia 24.4188 mA
[13:19:55.815] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  80 Ia 24.4188 mA
[13:19:55.915] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  79 Ia 23.6188 mA
[13:19:56.016] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  81 Ia 24.4188 mA
[13:19:56.117] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  80 Ia 24.4188 mA
[13:19:56.217] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  79 Ia 23.6188 mA
[13:19:56.318] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  81 Ia 24.4188 mA
[13:19:56.418] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  80 Ia 23.6188 mA
[13:19:56.519] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  82 Ia 24.4188 mA
[13:19:56.620] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 22.8187 mA
[13:19:56.721] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  85 Ia 24.4188 mA
[13:19:56.822] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  84 Ia 24.4188 mA
[13:19:56.922] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  83 Ia 23.6188 mA
[13:19:57.023] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  85 Ia 24.4188 mA
[13:19:57.124] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  84 Ia 24.4188 mA
[13:19:57.225] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  83 Ia 24.4188 mA
[13:19:57.328] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  82 Ia 23.6188 mA
[13:19:57.429] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  84 Ia 24.4188 mA
[13:19:57.530] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  83 Ia 23.6188 mA
[13:19:57.631] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  85 Ia 24.4188 mA
[13:19:57.735] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  84 Ia 24.4188 mA
[13:19:57.836] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 23.6188 mA
[13:19:57.937] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  80 Ia 23.6188 mA
[13:19:58.039] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  82 Ia 24.4188 mA
[13:19:58.140] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  81 Ia 24.4188 mA
[13:19:58.240] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  80 Ia 24.4188 mA
[13:19:58.341] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  79 Ia 23.6188 mA
[13:19:58.441] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  81 Ia 24.4188 mA
[13:19:58.542] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  80 Ia 23.6188 mA
[13:19:58.644] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  82 Ia 24.4188 mA
[13:19:58.745] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  81 Ia 23.6188 mA
[13:19:58.846] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  83 Ia 24.4188 mA
[13:19:58.948] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  82 Ia 24.4188 mA
[13:19:59.050] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 22.0187 mA
[13:19:59.151] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  90 Ia 24.4188 mA
[13:19:59.251] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  89 Ia 24.4188 mA
[13:19:59.352] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  88 Ia 23.6188 mA
[13:19:59.453] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  90 Ia 24.4188 mA
[13:19:59.553] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  89 Ia 23.6188 mA
[13:19:59.654] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  91 Ia 23.6188 mA
[13:19:59.755] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  93 Ia 24.4188 mA
[13:19:59.856] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  92 Ia 24.4188 mA
[13:19:59.957] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  91 Ia 24.4188 mA
[13:20:00.058] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana  90 Ia 24.4188 mA
[13:20:00.158] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana  89 Ia 23.6188 mA
[13:20:00.260] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.6188 mA
[13:20:00.360] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  80 Ia 24.4188 mA
[13:20:00.461] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  79 Ia 24.4188 mA
[13:20:00.561] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  78 Ia 23.6188 mA
[13:20:00.662] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  80 Ia 24.4188 mA
[13:20:00.762] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  79 Ia 23.6188 mA
[13:20:00.863] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  81 Ia 25.2188 mA
[13:20:00.964] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  75 Ia 23.6188 mA
[13:20:01.065] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  77 Ia 23.6188 mA
[13:20:01.165] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  79 Ia 23.6188 mA
[13:20:01.266] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  81 Ia 25.2188 mA
[13:20:01.367] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  75 Ia 22.8187 mA
[13:20:01.468] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 22.0187 mA
[13:20:01.569] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  90 Ia 24.4188 mA
[13:20:01.670] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  89 Ia 24.4188 mA
[13:20:01.771] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  88 Ia 24.4188 mA
[13:20:01.871] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  87 Ia 24.4188 mA
[13:20:01.972] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  86 Ia 23.6188 mA
[13:20:02.073] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  88 Ia 24.4188 mA
[13:20:02.174] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  87 Ia 24.4188 mA
[13:20:02.274] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  86 Ia 24.4188 mA
[13:20:02.375] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  85 Ia 23.6188 mA
[13:20:02.476] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  87 Ia 24.4188 mA
[13:20:02.576] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  86 Ia 23.6188 mA
[13:20:02.678] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 22.8187 mA
[13:20:02.778] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  85 Ia 25.2188 mA
[13:20:02.879] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  79 Ia 22.8187 mA
[13:20:02.980] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  86 Ia 25.2188 mA
[13:20:03.081] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  80 Ia 24.4188 mA
[13:20:03.182] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  79 Ia 23.6188 mA
[13:20:03.282] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  81 Ia 24.4188 mA
[13:20:03.383] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  80 Ia 24.4188 mA
[13:20:03.484] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  79 Ia 23.6188 mA
[13:20:03.585] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  81 Ia 23.6188 mA
[13:20:03.686] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  83 Ia 24.4188 mA
[13:20:03.787] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  82 Ia 24.4188 mA
[13:20:03.889] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 22.8187 mA
[13:20:03.989] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  85 Ia 24.4188 mA
[13:20:04.090] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  84 Ia 23.6188 mA
[13:20:04.191] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  86 Ia 24.4188 mA
[13:20:04.291] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  85 Ia 24.4188 mA
[13:20:04.392] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  84 Ia 24.4188 mA
[13:20:04.493] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  83 Ia 24.4188 mA
[13:20:04.593] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  82 Ia 23.6188 mA
[13:20:04.694] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  84 Ia 24.4188 mA
[13:20:04.794] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  83 Ia 23.6188 mA
[13:20:04.895] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  85 Ia 24.4188 mA
[13:20:04.996] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  84 Ia 24.4188 mA
[13:20:05.097] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 21.2188 mA
[13:20:05.198] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  95 Ia 24.4188 mA
[13:20:05.299] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  94 Ia 25.2188 mA
[13:20:05.399] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  88 Ia 23.6188 mA
[13:20:05.500] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  90 Ia 23.6188 mA
[13:20:05.601] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  92 Ia 24.4188 mA
[13:20:05.702] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  91 Ia 23.6188 mA
[13:20:05.802] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  93 Ia 24.4188 mA
[13:20:05.903] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  92 Ia 24.4188 mA
[13:20:05.003] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  91 Ia 24.4188 mA
[13:20:06.104] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  90 Ia 24.4188 mA
[13:20:06.205] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  89 Ia 23.6188 mA
[13:20:06.306] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 23.6188 mA
[13:20:06.407] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  80 Ia 25.2188 mA
[13:20:06.508] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  74 Ia 22.8187 mA
[13:20:06.609] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  81 Ia 25.2188 mA
[13:20:06.710] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  75 Ia 23.6188 mA
[13:20:06.811] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  77 Ia 23.6188 mA
[13:20:06.912] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  79 Ia 24.4188 mA
[13:20:07.013] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  78 Ia 23.6188 mA
[13:20:07.114] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  80 Ia 24.4188 mA
[13:20:07.215] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  79 Ia 24.4188 mA
[13:20:07.315] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  78 Ia 23.6188 mA
[13:20:07.416] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  80 Ia 25.2188 mA
[13:20:07.517] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 22.8187 mA
[13:20:07.618] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  85 Ia 24.4188 mA
[13:20:07.719] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  84 Ia 24.4188 mA
[13:20:07.820] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  83 Ia 24.4188 mA
[13:20:07.920] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  82 Ia 23.6188 mA
[13:20:08.021] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  84 Ia 24.4188 mA
[13:20:08.122] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  83 Ia 24.4188 mA
[13:20:08.223] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  82 Ia 24.4188 mA
[13:20:08.324] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  81 Ia 23.6188 mA
[13:20:08.425] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  83 Ia 24.4188 mA
[13:20:08.525] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  82 Ia 24.4188 mA
[13:20:08.627] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  81 Ia 23.6188 mA
[13:20:08.728] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 22.8187 mA
[13:20:08.829] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  85 Ia 24.4188 mA
[13:20:08.929] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  84 Ia 24.4188 mA
[13:20:09.030] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  83 Ia 23.6188 mA
[13:20:09.131] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  85 Ia 24.4188 mA
[13:20:09.232] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  84 Ia 24.4188 mA
[13:20:09.333] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  83 Ia 24.4188 mA
[13:20:09.434] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  82 Ia 23.6188 mA
[13:20:09.535] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  84 Ia 24.4188 mA
[13:20:09.636] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  83 Ia 24.4188 mA
[13:20:09.736] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  82 Ia 23.6188 mA
[13:20:09.837] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  84 Ia 24.4188 mA
[13:20:09.939] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 25.2188 mA
[13:20:10.040] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  72 Ia 23.6188 mA
[13:20:10.140] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  74 Ia 24.4188 mA
[13:20:10.241] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  73 Ia 23.6188 mA
[13:20:10.342] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  75 Ia 24.4188 mA
[13:20:10.442] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  74 Ia 24.4188 mA
[13:20:10.543] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  73 Ia 24.4188 mA
[13:20:10.644] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  72 Ia 23.6188 mA
[13:20:10.745] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  74 Ia 24.4188 mA
[13:20:10.846] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  73 Ia 24.4188 mA
[13:20:10.947] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  72 Ia 24.4188 mA
[13:20:11.048] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  71 Ia 23.6188 mA
[13:20:11.149] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 22.0187 mA
[13:20:11.250] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  90 Ia 25.2188 mA
[13:20:11.351] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  84 Ia 23.6188 mA
[13:20:11.451] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  86 Ia 23.6188 mA
[13:20:11.552] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  88 Ia 24.4188 mA
[13:20:11.653] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  87 Ia 24.4188 mA
[13:20:11.753] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  86 Ia 24.4188 mA
[13:20:11.854] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  85 Ia 23.6188 mA
[13:20:11.954] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  87 Ia 24.4188 mA
[13:20:12.055] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  86 Ia 24.4188 mA
[13:20:12.156] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  85 Ia 24.4188 mA
[13:20:12.257] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  84 Ia 23.6188 mA
[13:20:12.359] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 23.6188 mA
[13:20:12.459] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  80 Ia 23.6188 mA
[13:20:12.560] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  82 Ia 24.4188 mA
[13:20:12.661] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  81 Ia 24.4188 mA
[13:20:12.762] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  80 Ia 24.4188 mA
[13:20:12.863] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  79 Ia 23.6188 mA
[13:20:12.964] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  81 Ia 24.4188 mA
[13:20:13.065] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  80 Ia 24.4188 mA
[13:20:13.165] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  79 Ia 23.6188 mA
[13:20:13.266] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  81 Ia 24.4188 mA
[13:20:13.366] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  80 Ia 24.4188 mA
[13:20:13.467] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  79 Ia 23.6188 mA
[13:20:13.568] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.6188 mA
[13:20:13.669] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  80 Ia 24.4188 mA
[13:20:13.770] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  79 Ia 23.6188 mA
[13:20:13.871] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  81 Ia 24.4188 mA
[13:20:13.972] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  80 Ia 24.4188 mA
[13:20:14.072] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  79 Ia 23.6188 mA
[13:20:14.173] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  81 Ia 25.2188 mA
[13:20:14.274] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  75 Ia 22.8187 mA
[13:20:14.374] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  82 Ia 25.2188 mA
[13:20:14.476] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  76 Ia 22.8187 mA
[13:20:14.576] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  83 Ia 25.2188 mA
[13:20:14.678] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  77 Ia 23.6188 mA
[13:20:14.704] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  82
[13:20:14.704] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  84
[13:20:14.704] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  82
[13:20:14.704] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  89
[13:20:14.706] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  75
[13:20:14.707] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  86
[13:20:14.707] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  82
[13:20:14.707] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  84
[13:20:14.707] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  89
[13:20:14.707] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  80
[13:20:14.707] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  81
[13:20:14.707] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  84
[13:20:14.707] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  71
[13:20:14.708] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  84
[13:20:14.708] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  79
[13:20:14.708] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  77
[13:20:16.534] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 381.9 mA = 23.8688 mA/ROC
[13:20:16.534] <TB3>     INFO: i(loss) [mA/ROC]:     20.1  19.2  19.2  19.2  18.4  19.2  19.2  19.2  18.4  20.1  19.2  19.2  19.2  19.2  17.6  17.6
[13:20:16.566] <TB3>     INFO:    ----------------------------------------------------------------------
[13:20:16.566] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[13:20:16.566] <TB3>     INFO:    ----------------------------------------------------------------------
[13:20:16.702] <TB3>     INFO: Expecting 231680 events.
[13:20:25.040] <TB3>     INFO: 231680 events read in total (7621ms).
[13:20:25.115] <TB3>     INFO: Test took 8546ms.
[13:20:25.319] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 107 and Delta(CalDel) = 58
[13:20:25.323] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 91 and Delta(CalDel) = 61
[13:20:25.326] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 92 and Delta(CalDel) = 65
[13:20:25.330] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 86 and Delta(CalDel) = 59
[13:20:25.333] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 89 and Delta(CalDel) = 61
[13:20:25.337] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 95 and Delta(CalDel) = 63
[13:20:25.340] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 90 and Delta(CalDel) = 66
[13:20:25.344] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 77 and Delta(CalDel) = 63
[13:20:25.347] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 73 and Delta(CalDel) = 61
[13:20:25.350] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 78 and Delta(CalDel) = 61
[13:20:25.354] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 110 and Delta(CalDel) = 60
[13:20:25.358] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 105 and Delta(CalDel) = 68
[13:20:25.362] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 100 and Delta(CalDel) = 63
[13:20:25.365] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 60 and Delta(CalDel) = 65
[13:20:25.369] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 89 and Delta(CalDel) = 61
[13:20:25.373] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 92 and Delta(CalDel) = 59
[13:20:25.414] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:20:25.451] <TB3>     INFO:    ----------------------------------------------------------------------
[13:20:25.451] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:20:25.451] <TB3>     INFO:    ----------------------------------------------------------------------
[13:20:25.588] <TB3>     INFO: Expecting 231680 events.
[13:20:33.833] <TB3>     INFO: 231680 events read in total (7530ms).
[13:20:33.838] <TB3>     INFO: Test took 8382ms.
[13:20:33.864] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 30.5
[13:20:34.175] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 151 +/- 30
[13:20:34.180] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 158 +/- 33
[13:20:34.184] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 29
[13:20:34.188] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30
[13:20:34.191] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 154 +/- 32
[13:20:34.195] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 162 +/- 33
[13:20:34.199] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 150 +/- 30.5
[13:20:34.203] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 30.5
[13:20:34.207] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 142 +/- 30.5
[13:20:34.210] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 140 +/- 29.5
[13:20:34.214] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 174 +/- 32.5
[13:20:34.218] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 142 +/- 31
[13:20:34.222] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 159 +/- 32
[13:20:34.226] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 142 +/- 30.5
[13:20:34.230] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 130 +/- 30
[13:20:34.268] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:20:34.268] <TB3>     INFO: CalDel:      127   151   158   133   131   154   162   150   144   142   140   174   142   159   142   130
[13:20:34.268] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:20:34.275] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters_C0.dat
[13:20:34.275] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters_C1.dat
[13:20:34.275] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters_C2.dat
[13:20:34.275] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters_C3.dat
[13:20:34.276] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters_C4.dat
[13:20:34.276] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters_C5.dat
[13:20:34.276] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters_C6.dat
[13:20:34.276] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters_C7.dat
[13:20:34.277] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters_C8.dat
[13:20:34.277] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters_C9.dat
[13:20:34.277] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters_C10.dat
[13:20:34.277] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters_C11.dat
[13:20:34.277] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters_C12.dat
[13:20:34.277] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters_C13.dat
[13:20:34.277] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters_C14.dat
[13:20:34.277] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters_C15.dat
[13:20:34.278] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:20:34.278] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:20:34.278] <TB3>     INFO: PixTestPretest::doTest() done, duration: 66 seconds
[13:20:34.278] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:20:34.364] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:20:34.364] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:20:34.364] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:20:34.364] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:20:34.367] <TB3>     INFO: ######################################################################
[13:20:34.367] <TB3>     INFO: PixTestTiming::doTest()
[13:20:34.367] <TB3>     INFO: ######################################################################
[13:20:34.367] <TB3>     INFO:    ----------------------------------------------------------------------
[13:20:34.367] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[13:20:34.367] <TB3>     INFO:    ----------------------------------------------------------------------
[13:20:34.367] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:20:37.765] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:20:40.040] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:20:42.313] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:20:44.586] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:20:46.860] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:20:49.133] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:20:51.407] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:20:53.680] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:20:55.200] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:20:57.474] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:20:59.748] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:21:01.268] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:21:03.542] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:21:05.815] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:21:07.335] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:21:08.860] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:21:20.491] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:21:22.012] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:21:23.533] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:21:25.055] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:21:26.578] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:21:28.098] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:21:29.618] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:21:31.139] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:21:42.771] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:21:55.140] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:22:07.524] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:22:19.925] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:22:32.327] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:22:44.688] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:22:57.081] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:23:09.460] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:23:13.715] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:23:26.161] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:23:38.617] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:23:51.109] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:23:53.662] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:24:06.039] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:24:18.627] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:24:31.155] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:24:34.746] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:24:37.020] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:24:39.292] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:24:41.574] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:24:44.719] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:24:46.994] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:24:49.274] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:24:51.549] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:24:53.074] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:24:55.366] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:24:57.662] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:24:59.939] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:25:01.647] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:25:03.920] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:25:06.204] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:25:08.476] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:25:21.148] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:25:23.421] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:25:25.695] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:25:27.969] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:25:30.244] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:25:32.518] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:25:34.791] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:25:37.065] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:25:39.526] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:25:41.803] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:25:44.076] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:25:46.350] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:25:48.623] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:25:50.896] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:25:53.170] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:25:55.444] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:25:57.717] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:25:59.990] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:26:02.267] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:26:04.537] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:26:06.813] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:26:09.086] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:26:11.359] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:26:13.634] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:26:15.152] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:26:17.425] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:26:19.699] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:26:21.973] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:26:24.247] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:26:26.522] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:26:28.797] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:26:31.070] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:26:32.591] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:26:39.377] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:26:46.164] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:26:52.951] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:26:59.742] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:27:06.531] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:27:13.318] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:27:20.787] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:27:22.496] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:27:24.016] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:27:25.539] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:27:27.061] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:27:28.581] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:27:30.102] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:27:31.622] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:27:33.142] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:27:35.038] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:27:37.311] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:27:39.585] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:27:41.860] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:27:44.133] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:27:46.406] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:27:47.926] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:27:50.201] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:27:52.664] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:27:54.937] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:27:57.211] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:27:59.484] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:28:01.758] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:28:04.031] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:28:06.304] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:28:08.579] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:28:10.851] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:28:13.125] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:28:15.399] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:28:17.678] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:28:19.951] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:28:22.224] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:28:24.496] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:28:27.155] <TB3>     INFO: TBM Phase Settings: 200
[13:28:27.156] <TB3>     INFO: 400MHz Phase: 2
[13:28:27.156] <TB3>     INFO: 160MHz Phase: 6
[13:28:27.156] <TB3>     INFO: Functional Phase Area: 3
[13:28:27.160] <TB3>     INFO: Test took 472793 ms.
[13:28:27.160] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:28:27.161] <TB3>     INFO:    ----------------------------------------------------------------------
[13:28:27.161] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[13:28:27.161] <TB3>     INFO:    ----------------------------------------------------------------------
[13:28:27.161] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:28:28.302] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:28:29.822] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:28:31.343] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:28:32.862] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:28:34.384] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:28:35.904] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:28:37.988] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:28:39.511] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:28:41.030] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:28:42.549] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:28:44.071] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:28:45.590] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:28:47.110] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:28:48.631] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:28:50.716] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:28:52.235] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:28:53.757] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:28:56.030] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:28:58.304] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:29:00.577] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:29:02.851] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:29:05.124] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:29:07.210] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:29:08.730] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:29:10.250] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:29:12.523] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:29:14.796] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:29:17.079] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:29:19.356] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:29:21.630] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:29:23.339] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:29:24.858] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:29:26.381] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:29:28.654] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:29:30.928] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:29:33.201] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:29:35.476] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:29:37.749] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:29:39.646] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:29:41.166] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:29:42.686] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:29:44.205] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:29:45.725] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:29:47.245] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:29:48.764] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:29:50.283] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:29:52.368] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:29:53.890] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:29:58.422] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:30:03.138] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:30:08.048] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:30:12.766] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:30:17.485] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:30:22.394] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:30:27.299] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:30:31.828] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:30:33.348] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:30:34.869] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:30:36.389] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:30:37.909] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:30:39.429] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:30:40.949] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:30:42.847] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:30:44.754] <TB3>     INFO: ROC Delay Settings: 219
[13:30:44.754] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[13:30:44.754] <TB3>     INFO: ROC Port 0 Delay: 3
[13:30:44.754] <TB3>     INFO: ROC Port 1 Delay: 3
[13:30:44.754] <TB3>     INFO: Functional ROC Area: 3
[13:30:44.757] <TB3>     INFO: Test took 137597 ms.
[13:30:44.757] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[13:30:44.757] <TB3>     INFO:    ----------------------------------------------------------------------
[13:30:44.757] <TB3>     INFO:    PixTestTiming::TimingTest()
[13:30:44.757] <TB3>     INFO:    ----------------------------------------------------------------------
[13:30:45.896] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 4c09 4c09 4c09 4c09 4c09 4c09 4c09 4c09 e062 c000 a101 80b1 4c09 4c09 4c09 4c09 4c09 4c09 4c09 4c09 e062 c000 
[13:30:45.896] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 4c09 4c09 4c09 4c09 4c09 4c09 4c09 4c09 e022 c000 a102 80c0 4c08 4c08 4c08 4c08 4c09 4c09 4c09 4c09 e022 c000 
[13:30:45.896] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 4c08 4c08 4c08 4c08 4c08 4c08 4c08 4c08 e022 c000 a103 8000 4c08 4c08 4c09 4c09 4c08 4c08 4c09 4c09 e022 c000 
[13:30:45.896] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:31:00.177] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:31:00.177] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:31:14.365] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:31:14.365] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:31:28.600] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:31:28.600] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:31:42.727] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:31:42.728] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:31:56.835] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:31:56.835] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:32:10.951] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:32:10.951] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:32:24.998] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:32:24.998] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:32:38.985] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:32:38.985] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:32:53.030] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:32:53.030] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:33:07.082] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:33:07.461] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:33:07.473] <TB3>     INFO: Decoding statistics:
[13:33:07.473] <TB3>     INFO:   General information:
[13:33:07.473] <TB3>     INFO: 	 16bit words read:         240000000
[13:33:07.473] <TB3>     INFO: 	 valid events total:       20000000
[13:33:07.473] <TB3>     INFO: 	 empty events:             20000000
[13:33:07.473] <TB3>     INFO: 	 valid events with pixels: 0
[13:33:07.473] <TB3>     INFO: 	 valid pixel hits:         0
[13:33:07.473] <TB3>     INFO:   Event errors: 	           0
[13:33:07.473] <TB3>     INFO: 	 start marker:             0
[13:33:07.473] <TB3>     INFO: 	 stop marker:              0
[13:33:07.473] <TB3>     INFO: 	 overflow:                 0
[13:33:07.473] <TB3>     INFO: 	 invalid 5bit words:       0
[13:33:07.473] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[13:33:07.473] <TB3>     INFO:   TBM errors: 		           0
[13:33:07.473] <TB3>     INFO: 	 flawed TBM headers:       0
[13:33:07.473] <TB3>     INFO: 	 flawed TBM trailers:      0
[13:33:07.473] <TB3>     INFO: 	 event ID mismatches:      0
[13:33:07.473] <TB3>     INFO:   ROC errors: 		           0
[13:33:07.473] <TB3>     INFO: 	 missing ROC header(s):    0
[13:33:07.474] <TB3>     INFO: 	 misplaced readback start: 0
[13:33:07.474] <TB3>     INFO:   Pixel decoding errors:	   0
[13:33:07.474] <TB3>     INFO: 	 pixel data incomplete:    0
[13:33:07.474] <TB3>     INFO: 	 pixel address:            0
[13:33:07.474] <TB3>     INFO: 	 pulse height fill bit:    0
[13:33:07.474] <TB3>     INFO: 	 buffer corruption:        0
[13:33:07.474] <TB3>     INFO:    ----------------------------------------------------------------------
[13:33:07.474] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:33:07.474] <TB3>     INFO:    ----------------------------------------------------------------------
[13:33:07.474] <TB3>     INFO:    ----------------------------------------------------------------------
[13:33:07.474] <TB3>     INFO:    Read back bit status: 1
[13:33:07.474] <TB3>     INFO:    ----------------------------------------------------------------------
[13:33:07.474] <TB3>     INFO:    ----------------------------------------------------------------------
[13:33:07.474] <TB3>     INFO:    Timings are good!
[13:33:07.474] <TB3>     INFO:    ----------------------------------------------------------------------
[13:33:07.474] <TB3>     INFO: Test took 142717 ms.
[13:33:07.474] <TB3>     INFO: PixTestTiming::TimingTest() done.
[13:33:07.474] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:33:07.474] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:33:07.474] <TB3>     INFO: PixTestTiming::doTest took 753110 ms.
[13:33:07.474] <TB3>     INFO: PixTestTiming::doTest() done
[13:33:07.474] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:33:07.474] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[13:33:07.475] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[13:33:07.475] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[13:33:07.475] <TB3>     INFO: Write out ROCDelayScan3_V0
[13:33:07.475] <TB3>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[13:33:07.475] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:33:07.828] <TB3>     INFO: ######################################################################
[13:33:07.828] <TB3>     INFO: PixTestAlive::doTest()
[13:33:07.828] <TB3>     INFO: ######################################################################
[13:33:07.833] <TB3>     INFO:    ----------------------------------------------------------------------
[13:33:07.833] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:33:07.833] <TB3>     INFO:    ----------------------------------------------------------------------
[13:33:07.834] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:33:08.180] <TB3>     INFO: Expecting 41600 events.
[13:33:12.253] <TB3>     INFO: 41600 events read in total (3357ms).
[13:33:12.253] <TB3>     INFO: Test took 4419ms.
[13:33:12.261] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:33:12.261] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:33:12.261] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:33:12.633] <TB3>     INFO: PixTestAlive::aliveTest() done
[13:33:12.633] <TB3>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:33:12.633] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:33:12.635] <TB3>     INFO:    ----------------------------------------------------------------------
[13:33:12.635] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:33:12.636] <TB3>     INFO:    ----------------------------------------------------------------------
[13:33:12.637] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:33:12.987] <TB3>     INFO: Expecting 41600 events.
[13:33:15.941] <TB3>     INFO: 41600 events read in total (2239ms).
[13:33:15.941] <TB3>     INFO: Test took 3304ms.
[13:33:15.941] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:33:15.941] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:33:15.941] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:33:15.941] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:33:16.346] <TB3>     INFO: PixTestAlive::maskTest() done
[13:33:16.346] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:33:16.349] <TB3>     INFO:    ----------------------------------------------------------------------
[13:33:16.350] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:33:16.350] <TB3>     INFO:    ----------------------------------------------------------------------
[13:33:16.351] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:33:16.695] <TB3>     INFO: Expecting 41600 events.
[13:33:20.722] <TB3>     INFO: 41600 events read in total (3313ms).
[13:33:20.723] <TB3>     INFO: Test took 4372ms.
[13:33:20.732] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:33:20.732] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:33:20.732] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:33:21.106] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[13:33:21.106] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:33:21.106] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:33:21.106] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[13:33:21.113] <TB3>     INFO: ######################################################################
[13:33:21.113] <TB3>     INFO: PixTestTrim::doTest()
[13:33:21.113] <TB3>     INFO: ######################################################################
[13:33:21.121] <TB3>     INFO:    ----------------------------------------------------------------------
[13:33:21.121] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:33:21.121] <TB3>     INFO:    ----------------------------------------------------------------------
[13:33:21.198] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:33:21.198] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:33:21.223] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:33:21.223] <TB3>     INFO:     run 1 of 1
[13:33:21.223] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:33:21.566] <TB3>     INFO: Expecting 5025280 events.
[13:34:06.558] <TB3>     INFO: 1366912 events read in total (44277ms).
[13:34:50.360] <TB3>     INFO: 2719976 events read in total (88079ms).
[13:35:34.001] <TB3>     INFO: 4085048 events read in total (132720ms).
[13:36:04.977] <TB3>     INFO: 5025280 events read in total (162696ms).
[13:36:05.022] <TB3>     INFO: Test took 163799ms.
[13:36:05.087] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:36:05.210] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:36:06.722] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:36:08.078] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:36:09.454] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:36:10.802] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:36:12.174] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:36:13.571] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:36:14.933] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:36:16.306] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:36:17.653] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:36:19.067] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:36:20.525] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:36:21.988] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:36:23.498] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:36:24.870] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:36:26.357] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:36:27.766] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 236089344
[13:36:27.770] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.3992 minThrLimit = 96.3529 minThrNLimit = 128.169 -> result = 96.3992 -> 96
[13:36:27.776] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.4999 minThrLimit = 89.4833 minThrNLimit = 112.798 -> result = 89.4999 -> 89
[13:36:27.777] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.3061 minThrLimit = 86.2919 minThrNLimit = 114.239 -> result = 86.3061 -> 86
[13:36:27.777] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.6055 minThrLimit = 81.5535 minThrNLimit = 106.441 -> result = 81.6055 -> 81
[13:36:27.777] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.417 minThrLimit = 89.4149 minThrNLimit = 113.946 -> result = 89.417 -> 89
[13:36:27.778] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.9795 minThrLimit = 88.8911 minThrNLimit = 117.336 -> result = 88.9795 -> 88
[13:36:27.778] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.8942 minThrLimit = 81.8905 minThrNLimit = 109.053 -> result = 81.8942 -> 81
[13:36:27.779] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.7919 minThrLimit = 84.7811 minThrNLimit = 109.813 -> result = 84.7919 -> 84
[13:36:27.779] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.3428 minThrLimit = 81.3335 minThrNLimit = 105.642 -> result = 81.3428 -> 81
[13:36:27.779] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.3663 minThrLimit = 97.3305 minThrNLimit = 121.148 -> result = 97.3663 -> 97
[13:36:27.780] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.8444 minThrLimit = 89.8068 minThrNLimit = 116.984 -> result = 89.8444 -> 89
[13:36:27.780] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.3404 minThrLimit = 96.3243 minThrNLimit = 117.878 -> result = 96.3404 -> 96
[13:36:27.781] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.7329 minThrLimit = 94.7276 minThrNLimit = 122.672 -> result = 94.7329 -> 94
[13:36:27.781] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 78.5992 minThrLimit = 78.5802 minThrNLimit = 99.1128 -> result = 78.5992 -> 78
[13:36:27.781] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.4927 minThrLimit = 93.468 minThrNLimit = 119.037 -> result = 93.4927 -> 93
[13:36:27.782] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.9146 minThrLimit = 84.9127 minThrNLimit = 109.7 -> result = 84.9146 -> 84
[13:36:27.782] <TB3>     INFO: ROC 0 VthrComp = 96
[13:36:27.782] <TB3>     INFO: ROC 1 VthrComp = 89
[13:36:27.782] <TB3>     INFO: ROC 2 VthrComp = 86
[13:36:27.782] <TB3>     INFO: ROC 3 VthrComp = 81
[13:36:27.782] <TB3>     INFO: ROC 4 VthrComp = 89
[13:36:27.782] <TB3>     INFO: ROC 5 VthrComp = 88
[13:36:27.783] <TB3>     INFO: ROC 6 VthrComp = 81
[13:36:27.783] <TB3>     INFO: ROC 7 VthrComp = 84
[13:36:27.783] <TB3>     INFO: ROC 8 VthrComp = 81
[13:36:27.783] <TB3>     INFO: ROC 9 VthrComp = 97
[13:36:27.783] <TB3>     INFO: ROC 10 VthrComp = 89
[13:36:27.784] <TB3>     INFO: ROC 11 VthrComp = 96
[13:36:27.784] <TB3>     INFO: ROC 12 VthrComp = 94
[13:36:27.784] <TB3>     INFO: ROC 13 VthrComp = 78
[13:36:27.784] <TB3>     INFO: ROC 14 VthrComp = 93
[13:36:27.784] <TB3>     INFO: ROC 15 VthrComp = 84
[13:36:27.784] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:36:27.784] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:36:27.802] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:36:27.802] <TB3>     INFO:     run 1 of 1
[13:36:27.802] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:36:28.147] <TB3>     INFO: Expecting 5025280 events.
[13:37:04.481] <TB3>     INFO: 883624 events read in total (35615ms).
[13:37:39.503] <TB3>     INFO: 1765296 events read in total (70637ms).
[13:38:14.639] <TB3>     INFO: 2646328 events read in total (105773ms).
[13:38:49.526] <TB3>     INFO: 3518696 events read in total (140660ms).
[13:39:24.512] <TB3>     INFO: 4386592 events read in total (175646ms).
[13:39:50.675] <TB3>     INFO: 5025280 events read in total (201809ms).
[13:39:50.746] <TB3>     INFO: Test took 202944ms.
[13:39:50.914] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:39:51.298] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:39:52.871] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:39:54.462] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:39:56.036] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:39:57.601] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:39:59.161] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:40:00.724] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:40:02.292] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:40:03.862] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:40:05.435] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:40:07.022] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:40:08.589] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:40:10.178] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:40:11.773] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:40:13.353] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:40:14.931] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:40:16.499] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 250294272
[13:40:16.503] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 54.7574 for pixel 0/19 mean/min/max = 43.7383/32.3623/55.1143
[13:40:16.504] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 57.836 for pixel 0/0 mean/min/max = 45.8137/33.782/57.8453
[13:40:16.504] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 55.7238 for pixel 0/12 mean/min/max = 44.0249/32.2889/55.7609
[13:40:16.504] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.401 for pixel 0/20 mean/min/max = 44.6085/32.774/56.443
[13:40:16.505] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.7472 for pixel 11/0 mean/min/max = 44.8286/33.8335/55.8237
[13:40:16.505] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 54.5605 for pixel 51/2 mean/min/max = 44.7207/34.7117/54.7297
[13:40:16.505] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 54.7648 for pixel 0/66 mean/min/max = 44.2413/33.2769/55.2057
[13:40:16.506] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 54.2917 for pixel 14/8 mean/min/max = 43.9137/33.3224/54.505
[13:40:16.506] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 54.3931 for pixel 25/22 mean/min/max = 43.888/32.8962/54.8799
[13:40:16.506] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 54.651 for pixel 0/79 mean/min/max = 43.4615/32.1268/54.7962
[13:40:16.507] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 57.5 for pixel 5/37 mean/min/max = 45.6556/33.7562/57.5549
[13:40:16.507] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 55.0335 for pixel 8/53 mean/min/max = 43.8156/32.4544/55.1768
[13:40:16.507] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 57.2938 for pixel 22/6 mean/min/max = 45.057/32.782/57.3319
[13:40:16.508] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 55.3703 for pixel 0/13 mean/min/max = 45.8677/36.3119/55.4235
[13:40:16.508] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.6319 for pixel 21/4 mean/min/max = 44.7154/33.3462/56.0845
[13:40:16.508] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 53.7937 for pixel 25/4 mean/min/max = 43.7296/33.3258/54.1334
[13:40:16.509] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:40:16.646] <TB3>     INFO: Expecting 411648 events.
[13:40:24.365] <TB3>     INFO: 411648 events read in total (7004ms).
[13:40:24.372] <TB3>     INFO: Expecting 411648 events.
[13:40:31.001] <TB3>     INFO: 411648 events read in total (6970ms).
[13:40:32.010] <TB3>     INFO: Expecting 411648 events.
[13:40:39.640] <TB3>     INFO: 411648 events read in total (6966ms).
[13:40:39.652] <TB3>     INFO: Expecting 411648 events.
[13:40:47.360] <TB3>     INFO: 411648 events read in total (7052ms).
[13:40:47.374] <TB3>     INFO: Expecting 411648 events.
[13:40:54.982] <TB3>     INFO: 411648 events read in total (6952ms).
[13:40:54.999] <TB3>     INFO: Expecting 411648 events.
[13:41:02.600] <TB3>     INFO: 411648 events read in total (6948ms).
[13:41:02.621] <TB3>     INFO: Expecting 411648 events.
[13:41:10.275] <TB3>     INFO: 411648 events read in total (7007ms).
[13:41:10.297] <TB3>     INFO: Expecting 411648 events.
[13:41:17.983] <TB3>     INFO: 411648 events read in total (7036ms).
[13:41:18.010] <TB3>     INFO: Expecting 411648 events.
[13:41:25.699] <TB3>     INFO: 411648 events read in total (7049ms).
[13:41:25.727] <TB3>     INFO: Expecting 411648 events.
[13:41:33.295] <TB3>     INFO: 411648 events read in total (6928ms).
[13:41:33.323] <TB3>     INFO: Expecting 411648 events.
[13:41:41.051] <TB3>     INFO: 411648 events read in total (7078ms).
[13:41:41.085] <TB3>     INFO: Expecting 411648 events.
[13:41:48.659] <TB3>     INFO: 411648 events read in total (6937ms).
[13:41:48.694] <TB3>     INFO: Expecting 411648 events.
[13:41:56.412] <TB3>     INFO: 411648 events read in total (7077ms).
[13:41:56.451] <TB3>     INFO: Expecting 411648 events.
[13:42:04.006] <TB3>     INFO: 411648 events read in total (6927ms).
[13:42:04.048] <TB3>     INFO: Expecting 411648 events.
[13:42:11.836] <TB3>     INFO: 411648 events read in total (7150ms).
[13:42:11.878] <TB3>     INFO: Expecting 411648 events.
[13:42:19.549] <TB3>     INFO: 411648 events read in total (7045ms).
[13:42:19.595] <TB3>     INFO: Test took 123086ms.
[13:42:20.106] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0204 < 35 for itrim = 110; old thr = 34.9313 ... break
[13:42:20.141] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0625 < 35 for itrim = 99; old thr = 34.5098 ... break
[13:42:20.180] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4109 < 35 for itrim+1 = 103; old thr = 34.8464 ... break
[13:42:20.220] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2937 < 35 for itrim+1 = 101; old thr = 34.7173 ... break
[13:42:20.260] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0052 < 35 for itrim = 99; old thr = 34.6907 ... break
[13:42:20.302] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0211 < 35 for itrim = 92; old thr = 34.7879 ... break
[13:42:20.340] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.58 < 35 for itrim = 97; old thr = 34.1392 ... break
[13:42:20.390] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2277 < 35 for itrim = 108; old thr = 34.6253 ... break
[13:42:20.432] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.508 < 35 for itrim+1 = 100; old thr = 34.9842 ... break
[13:42:20.460] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.432 < 35 for itrim+1 = 85; old thr = 34.9339 ... break
[13:42:20.500] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0128 < 35 for itrim = 107; old thr = 33.9215 ... break
[13:42:20.536] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1083 < 35 for itrim = 93; old thr = 34.7002 ... break
[13:42:20.584] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0327 < 35 for itrim = 109; old thr = 34.4533 ... break
[13:42:20.610] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2794 < 35 for itrim = 83; old thr = 34.5041 ... break
[13:42:20.650] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9361 < 35 for itrim+1 = 109; old thr = 34.3057 ... break
[13:42:20.691] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 36.2224 < 35 for itrim = 93; old thr = 33.2882 ... break
[13:42:20.766] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:42:20.777] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:42:20.777] <TB3>     INFO:     run 1 of 1
[13:42:20.777] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:42:21.124] <TB3>     INFO: Expecting 5025280 events.
[13:42:57.263] <TB3>     INFO: 871008 events read in total (35425ms).
[13:43:32.542] <TB3>     INFO: 1740344 events read in total (70705ms).
[13:44:08.043] <TB3>     INFO: 2610144 events read in total (106206ms).
[13:44:44.346] <TB3>     INFO: 3470488 events read in total (142508ms).
[13:45:19.532] <TB3>     INFO: 4326136 events read in total (177694ms).
[13:45:48.122] <TB3>     INFO: 5025280 events read in total (206284ms).
[13:45:48.208] <TB3>     INFO: Test took 207431ms.
[13:45:48.405] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:45:48.827] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:45:50.344] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:45:51.914] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:45:53.489] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:45:55.014] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:45:56.566] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:45:58.109] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:45:59.649] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:46:01.165] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:46:02.702] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:46:04.260] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:46:05.797] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:46:07.344] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:46:08.884] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:46:10.447] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:46:12.008] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:46:13.588] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 275324928
[13:46:13.589] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 11.800127 .. 49.442873
[13:46:13.665] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 59 (-1/-1) hits flags = 528 (plus default)
[13:46:13.676] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:46:13.676] <TB3>     INFO:     run 1 of 1
[13:46:13.676] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:46:14.026] <TB3>     INFO: Expecting 1963520 events.
[13:46:55.333] <TB3>     INFO: 1165088 events read in total (40592ms).
[13:47:23.470] <TB3>     INFO: 1963520 events read in total (68729ms).
[13:47:23.493] <TB3>     INFO: Test took 69818ms.
[13:47:23.534] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:47:23.630] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:47:24.629] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:47:25.622] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:47:26.618] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:47:27.609] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:47:28.600] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:47:29.594] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:47:30.586] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:47:31.585] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:47:32.579] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:47:33.573] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:47:34.577] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:47:35.567] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:47:36.568] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:47:37.562] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:47:38.552] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:47:39.554] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 223318016
[13:47:39.642] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 18.285468 .. 45.038131
[13:47:39.718] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 8 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:47:39.729] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:47:39.729] <TB3>     INFO:     run 1 of 1
[13:47:39.729] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:47:40.075] <TB3>     INFO: Expecting 1597440 events.
[13:48:22.114] <TB3>     INFO: 1141048 events read in total (41324ms).
[13:48:38.328] <TB3>     INFO: 1597440 events read in total (57538ms).
[13:48:38.343] <TB3>     INFO: Test took 58615ms.
[13:48:38.377] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:48:38.464] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:48:39.436] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:48:40.408] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:48:41.376] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:48:42.344] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:48:43.316] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:48:44.284] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:48:45.254] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:48:46.226] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:48:47.195] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:48:48.163] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:48:49.133] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:48:50.100] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:48:51.075] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:48:52.043] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:48:53.008] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:48:53.985] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 215478272
[13:48:54.069] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.045559 .. 42.421371
[13:48:54.145] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 52 (-1/-1) hits flags = 528 (plus default)
[13:48:54.155] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:48:54.155] <TB3>     INFO:     run 1 of 1
[13:48:54.155] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:48:54.497] <TB3>     INFO: Expecting 1397760 events.
[13:49:36.741] <TB3>     INFO: 1152144 events read in total (41529ms).
[13:49:45.934] <TB3>     INFO: 1397760 events read in total (50722ms).
[13:49:45.949] <TB3>     INFO: Test took 51794ms.
[13:49:45.979] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:49:46.053] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:49:46.993] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:49:47.932] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:49:48.868] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:49:49.810] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:49:50.747] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:49:51.684] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:49:52.623] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:49:53.563] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:49:54.501] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:49:55.437] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:49:56.374] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:49:57.309] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:49:58.244] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:49:59.179] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:50:00.115] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:50:01.056] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 224124928
[13:50:01.141] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.396221 .. 41.417234
[13:50:01.217] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 51 (-1/-1) hits flags = 528 (plus default)
[13:50:01.227] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:50:01.228] <TB3>     INFO:     run 1 of 1
[13:50:01.228] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:50:01.571] <TB3>     INFO: Expecting 1264640 events.
[13:50:43.180] <TB3>     INFO: 1138008 events read in total (40895ms).
[13:50:48.128] <TB3>     INFO: 1264640 events read in total (45843ms).
[13:50:48.140] <TB3>     INFO: Test took 46912ms.
[13:50:48.171] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:50:48.245] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:50:49.243] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:50:50.232] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:50:51.232] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:50:52.214] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:50:53.211] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:50:54.216] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:50:55.218] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:50:56.266] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:50:57.301] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:50:58.314] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:50:59.302] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:51:00.282] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:51:01.263] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:51:02.253] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:51:03.245] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:51:04.226] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 306110464
[13:51:04.309] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[13:51:04.309] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:51:04.320] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:51:04.320] <TB3>     INFO:     run 1 of 1
[13:51:04.320] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:51:04.665] <TB3>     INFO: Expecting 1364480 events.
[13:51:45.499] <TB3>     INFO: 1075496 events read in total (40119ms).
[13:51:56.085] <TB3>     INFO: 1364480 events read in total (50705ms).
[13:51:56.105] <TB3>     INFO: Test took 51785ms.
[13:51:56.150] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:56.239] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:51:57.242] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:51:58.275] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:51:59.249] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:52:00.222] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:52:01.191] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:52:02.162] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:52:03.150] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:52:04.127] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:52:05.224] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:52:06.259] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:52:07.291] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:52:08.322] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:52:09.348] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:52:10.368] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:52:11.396] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:52:12.431] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 356999168
[13:52:12.467] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C0.dat
[13:52:12.467] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C1.dat
[13:52:12.467] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C2.dat
[13:52:12.467] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C3.dat
[13:52:12.468] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C4.dat
[13:52:12.468] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C5.dat
[13:52:12.468] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C6.dat
[13:52:12.468] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C7.dat
[13:52:12.468] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C8.dat
[13:52:12.468] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C9.dat
[13:52:12.468] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C10.dat
[13:52:12.468] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C11.dat
[13:52:12.468] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C12.dat
[13:52:12.468] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C13.dat
[13:52:12.469] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C14.dat
[13:52:12.469] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C15.dat
[13:52:12.469] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//trimParameters35_C0.dat
[13:52:12.476] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//trimParameters35_C1.dat
[13:52:12.483] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//trimParameters35_C2.dat
[13:52:12.490] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//trimParameters35_C3.dat
[13:52:12.497] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//trimParameters35_C4.dat
[13:52:12.504] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//trimParameters35_C5.dat
[13:52:12.511] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//trimParameters35_C6.dat
[13:52:12.518] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//trimParameters35_C7.dat
[13:52:12.524] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//trimParameters35_C8.dat
[13:52:12.531] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//trimParameters35_C9.dat
[13:52:12.538] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//trimParameters35_C10.dat
[13:52:12.545] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//trimParameters35_C11.dat
[13:52:12.552] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//trimParameters35_C12.dat
[13:52:12.558] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//trimParameters35_C13.dat
[13:52:12.565] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//trimParameters35_C14.dat
[13:52:12.572] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//trimParameters35_C15.dat
[13:52:12.578] <TB3>     INFO: PixTestTrim::trimTest() done
[13:52:12.578] <TB3>     INFO: vtrim:     110  99 103 101  99  92  97 108 100  85 107  93 109  83 109  93 
[13:52:12.579] <TB3>     INFO: vthrcomp:   96  89  86  81  89  88  81  84  81  97  89  96  94  78  93  84 
[13:52:12.579] <TB3>     INFO: vcal mean:  34.95  34.99  34.95  34.95  35.02  34.98  34.96  35.09  34.97  34.95  34.99  35.22  35.02  34.99  34.98  34.97 
[13:52:12.579] <TB3>     INFO: vcal RMS:    0.77   0.78   0.82   0.78   0.74   0.74   0.75   0.75   0.77   0.81   0.77   0.83   0.80   0.76   0.78   0.75 
[13:52:12.579] <TB3>     INFO: bits mean:   9.80   8.72   9.85   9.56   9.34   9.26   9.34  10.13  10.12   9.64   8.82  10.02   9.83   8.60   9.67   9.99 
[13:52:12.579] <TB3>     INFO: bits RMS:    2.68   2.85   2.62   2.70   2.61   2.53   2.75   2.44   2.41   2.79   2.79   2.56   2.50   2.45   2.51   2.43 
[13:52:12.590] <TB3>     INFO:    ----------------------------------------------------------------------
[13:52:12.590] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[13:52:12.590] <TB3>     INFO:    ----------------------------------------------------------------------
[13:52:12.592] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[13:52:12.592] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[13:52:12.602] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:52:12.602] <TB3>     INFO:     run 1 of 1
[13:52:12.603] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:52:12.945] <TB3>     INFO: Expecting 4160000 events.
[13:52:58.366] <TB3>     INFO: 1087420 events read in total (44706ms).
[13:53:43.044] <TB3>     INFO: 2165745 events read in total (89384ms).
[13:54:28.126] <TB3>     INFO: 3230520 events read in total (134466ms).
[13:55:07.430] <TB3>     INFO: 4160000 events read in total (173770ms).
[13:55:07.502] <TB3>     INFO: Test took 174900ms.
[13:55:07.652] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:07.004] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:55:09.999] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:55:11.953] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:55:14.018] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:55:16.110] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:55:18.182] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:55:20.303] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:55:22.441] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:55:24.552] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:55:26.668] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:55:28.896] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:55:30.881] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:55:32.827] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:55:34.779] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:55:36.790] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:55:38.633] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:55:40.480] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 337887232
[13:55:40.481] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[13:55:40.554] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[13:55:40.554] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 163 (-1/-1) hits flags = 528 (plus default)
[13:55:40.565] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:55:40.565] <TB3>     INFO:     run 1 of 1
[13:55:40.565] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:55:40.908] <TB3>     INFO: Expecting 3411200 events.
[13:56:27.322] <TB3>     INFO: 1147495 events read in total (45700ms).
[13:57:13.029] <TB3>     INFO: 2274355 events read in total (91407ms).
[13:57:58.622] <TB3>     INFO: 3391030 events read in total (137000ms).
[13:57:59.818] <TB3>     INFO: 3411200 events read in total (138196ms).
[13:57:59.860] <TB3>     INFO: Test took 139294ms.
[13:57:59.963] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:58:00.193] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:58:01.873] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:58:03.569] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:58:05.271] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:58:06.003] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:58:08.703] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:58:10.406] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:58:12.132] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:58:13.883] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:58:15.599] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:58:17.283] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:58:18.974] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:58:20.655] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:58:22.351] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:58:24.070] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:58:25.765] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:58:27.485] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 310874112
[13:58:27.486] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[13:58:27.560] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[13:58:27.561] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 152 (-1/-1) hits flags = 528 (plus default)
[13:58:27.573] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:58:27.573] <TB3>     INFO:     run 1 of 1
[13:58:27.573] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:58:27.915] <TB3>     INFO: Expecting 3182400 events.
[13:59:15.768] <TB3>     INFO: 1189755 events read in total (47138ms).
[14:00:01.084] <TB3>     INFO: 2353290 events read in total (92454ms).
[14:00:34.488] <TB3>     INFO: 3182400 events read in total (125858ms).
[14:00:34.526] <TB3>     INFO: Test took 126953ms.
[14:00:34.613] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:34.808] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:00:36.491] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:00:38.175] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:00:39.868] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:00:41.572] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:00:43.271] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:00:44.981] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:00:46.692] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:00:48.405] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:00:50.125] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:00:51.793] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:00:53.477] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:00:55.129] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:00:56.819] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:00:58.564] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:01:00.262] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:01:01.985] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 337494016
[14:01:01.986] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:01:02.060] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:01:02.061] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 152 (-1/-1) hits flags = 528 (plus default)
[14:01:02.072] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:01:02.072] <TB3>     INFO:     run 1 of 1
[14:01:02.072] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:01:02.415] <TB3>     INFO: Expecting 3182400 events.
[14:01:49.272] <TB3>     INFO: 1188745 events read in total (46142ms).
[14:02:35.721] <TB3>     INFO: 2352030 events read in total (92591ms).
[14:03:09.071] <TB3>     INFO: 3182400 events read in total (125941ms).
[14:03:09.108] <TB3>     INFO: Test took 127036ms.
[14:03:09.194] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:09.392] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:03:11.066] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:03:12.755] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:03:14.456] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:03:16.167] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:03:17.859] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:03:19.559] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:03:21.277] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:03:22.973] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:03:24.692] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:03:26.367] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:03:28.051] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:03:29.706] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:03:31.398] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:03:33.136] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:03:34.836] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:03:36.571] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 393052160
[14:03:36.573] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:03:36.646] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:03:36.646] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 152 (-1/-1) hits flags = 528 (plus default)
[14:03:36.657] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:03:36.657] <TB3>     INFO:     run 1 of 1
[14:03:36.657] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:03:36.000] <TB3>     INFO: Expecting 3182400 events.
[14:04:26.101] <TB3>     INFO: 1188455 events read in total (48386ms).
[14:05:13.238] <TB3>     INFO: 2351280 events read in total (95523ms).
[14:05:46.774] <TB3>     INFO: 3182400 events read in total (129059ms).
[14:05:46.813] <TB3>     INFO: Test took 130157ms.
[14:05:46.900] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:47.097] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:05:48.699] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:05:50.312] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:05:51.940] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:05:53.583] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:05:55.212] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:05:56.850] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:05:58.497] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:06:00.138] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:06:01.798] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:06:03.398] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:06:05.009] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:06:06.606] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:06:08.222] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:06:09.877] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:06:11.495] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:06:13.150] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 436383744
[14:06:13.151] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.11117, thr difference RMS: 1.53627
[14:06:13.151] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.78613, thr difference RMS: 1.51285
[14:06:13.151] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.09499, thr difference RMS: 1.22208
[14:06:13.152] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 7.98045, thr difference RMS: 1.20401
[14:06:13.152] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.00627, thr difference RMS: 1.1828
[14:06:13.152] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.08668, thr difference RMS: 1.18856
[14:06:13.152] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.03452, thr difference RMS: 1.20749
[14:06:13.152] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 7.88284, thr difference RMS: 1.24725
[14:06:13.153] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.25617, thr difference RMS: 1.20281
[14:06:13.153] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.45362, thr difference RMS: 1.57621
[14:06:13.153] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.82237, thr difference RMS: 1.42262
[14:06:13.153] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.0688, thr difference RMS: 1.76314
[14:06:13.153] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.85691, thr difference RMS: 1.50466
[14:06:13.154] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.41489, thr difference RMS: 1.25386
[14:06:13.154] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.7909, thr difference RMS: 1.42811
[14:06:13.154] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.14023, thr difference RMS: 1.25559
[14:06:13.154] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.0609, thr difference RMS: 1.4888
[14:06:13.154] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.87209, thr difference RMS: 1.50039
[14:06:13.155] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.07325, thr difference RMS: 1.21912
[14:06:13.155] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 7.96876, thr difference RMS: 1.20509
[14:06:13.155] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.02393, thr difference RMS: 1.16742
[14:06:13.155] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.27875, thr difference RMS: 1.17407
[14:06:13.155] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.04096, thr difference RMS: 1.22554
[14:06:13.156] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 7.82066, thr difference RMS: 1.23164
[14:06:13.156] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.26327, thr difference RMS: 1.18101
[14:06:13.156] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.43088, thr difference RMS: 1.56459
[14:06:13.156] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.68841, thr difference RMS: 1.40183
[14:06:13.157] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.1461, thr difference RMS: 1.76995
[14:06:13.157] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.01321, thr difference RMS: 1.48335
[14:06:13.157] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.50323, thr difference RMS: 1.26263
[14:06:13.157] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.80988, thr difference RMS: 1.39035
[14:06:13.157] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.15941, thr difference RMS: 1.25526
[14:06:13.157] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.15387, thr difference RMS: 1.50361
[14:06:13.158] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.00427, thr difference RMS: 1.50251
[14:06:13.158] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.12868, thr difference RMS: 1.22388
[14:06:13.158] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.09913, thr difference RMS: 1.2023
[14:06:13.158] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.08002, thr difference RMS: 1.17335
[14:06:13.158] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.59842, thr difference RMS: 1.1906
[14:06:13.159] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.1521, thr difference RMS: 1.20394
[14:06:13.159] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 7.79849, thr difference RMS: 1.21915
[14:06:13.159] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.35521, thr difference RMS: 1.17311
[14:06:13.159] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.56063, thr difference RMS: 1.57488
[14:06:13.160] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.71719, thr difference RMS: 1.38233
[14:06:13.160] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.39254, thr difference RMS: 1.75855
[14:06:13.160] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.29856, thr difference RMS: 1.46787
[14:06:13.160] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.60204, thr difference RMS: 1.2363
[14:06:13.160] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.88265, thr difference RMS: 1.38969
[14:06:13.161] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.31021, thr difference RMS: 1.24144
[14:06:13.161] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.1557, thr difference RMS: 1.48608
[14:06:13.161] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.97185, thr difference RMS: 1.49608
[14:06:13.161] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.0963, thr difference RMS: 1.21284
[14:06:13.162] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.1713, thr difference RMS: 1.18929
[14:06:13.162] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.15061, thr difference RMS: 1.15946
[14:06:13.162] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.89698, thr difference RMS: 1.16335
[14:06:13.162] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.18874, thr difference RMS: 1.19238
[14:06:13.162] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 7.86334, thr difference RMS: 1.22444
[14:06:13.163] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.39728, thr difference RMS: 1.17782
[14:06:13.163] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.68331, thr difference RMS: 1.577
[14:06:13.163] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.68133, thr difference RMS: 1.3659
[14:06:13.163] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.43682, thr difference RMS: 1.73725
[14:06:13.163] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.4553, thr difference RMS: 1.47132
[14:06:13.164] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.69348, thr difference RMS: 1.23942
[14:06:13.164] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.8057, thr difference RMS: 1.38409
[14:06:13.164] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.43201, thr difference RMS: 1.23769
[14:06:13.284] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[14:06:13.287] <TB3>     INFO: PixTestTrim::doTest() done, duration: 1972 seconds
[14:06:13.287] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:06:13.990] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:06:13.990] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:06:13.994] <TB3>     INFO: ######################################################################
[14:06:13.994] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[14:06:13.994] <TB3>     INFO: ######################################################################
[14:06:13.995] <TB3>     INFO:    ----------------------------------------------------------------------
[14:06:13.995] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:06:13.995] <TB3>     INFO:    ----------------------------------------------------------------------
[14:06:13.995] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:06:14.005] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:06:14.005] <TB3>     INFO:     run 1 of 1
[14:06:14.005] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:06:14.348] <TB3>     INFO: Expecting 59072000 events.
[14:06:43.541] <TB3>     INFO: 1072800 events read in total (28479ms).
[14:07:12.185] <TB3>     INFO: 2141200 events read in total (57123ms).
[14:07:40.444] <TB3>     INFO: 3209800 events read in total (85382ms).
[14:08:09.328] <TB3>     INFO: 4282200 events read in total (114266ms).
[14:08:37.593] <TB3>     INFO: 5350800 events read in total (142531ms).
[14:09:06.422] <TB3>     INFO: 6420200 events read in total (171360ms).
[14:09:34.721] <TB3>     INFO: 7491200 events read in total (199659ms).
[14:10:03.461] <TB3>     INFO: 8560000 events read in total (228399ms).
[14:10:32.375] <TB3>     INFO: 9629600 events read in total (257313ms).
[14:11:01.110] <TB3>     INFO: 10701000 events read in total (286048ms).
[14:11:30.007] <TB3>     INFO: 11769200 events read in total (314945ms).
[14:11:58.776] <TB3>     INFO: 12838400 events read in total (343714ms).
[14:12:27.682] <TB3>     INFO: 13910200 events read in total (372620ms).
[14:12:56.469] <TB3>     INFO: 14979000 events read in total (401407ms).
[14:13:25.428] <TB3>     INFO: 16048600 events read in total (430366ms).
[14:13:54.441] <TB3>     INFO: 17119000 events read in total (459379ms).
[14:14:23.334] <TB3>     INFO: 18187800 events read in total (488272ms).
[14:14:52.243] <TB3>     INFO: 19258000 events read in total (517181ms).
[14:15:21.095] <TB3>     INFO: 20329000 events read in total (546033ms).
[14:15:49.953] <TB3>     INFO: 21397400 events read in total (574891ms).
[14:16:18.935] <TB3>     INFO: 22466400 events read in total (603873ms).
[14:16:47.763] <TB3>     INFO: 23537800 events read in total (632701ms).
[14:17:16.771] <TB3>     INFO: 24606400 events read in total (661709ms).
[14:17:45.677] <TB3>     INFO: 25676400 events read in total (690615ms).
[14:18:14.481] <TB3>     INFO: 26747600 events read in total (719419ms).
[14:18:43.339] <TB3>     INFO: 27815600 events read in total (748277ms).
[14:19:12.330] <TB3>     INFO: 28884800 events read in total (777268ms).
[14:19:41.156] <TB3>     INFO: 29956600 events read in total (806094ms).
[14:20:10.085] <TB3>     INFO: 31025200 events read in total (835023ms).
[14:20:39.085] <TB3>     INFO: 32095600 events read in total (864023ms).
[14:21:07.994] <TB3>     INFO: 33165400 events read in total (892932ms).
[14:21:37.078] <TB3>     INFO: 34233400 events read in total (922016ms).
[14:22:06.107] <TB3>     INFO: 35303400 events read in total (951045ms).
[14:22:35.061] <TB3>     INFO: 36374600 events read in total (980000ms).
[14:23:03.982] <TB3>     INFO: 37443200 events read in total (1008920ms).
[14:23:33.139] <TB3>     INFO: 38511600 events read in total (1038077ms).
[14:24:02.161] <TB3>     INFO: 39582800 events read in total (1067099ms).
[14:24:31.067] <TB3>     INFO: 40651400 events read in total (1096005ms).
[14:25:00.122] <TB3>     INFO: 41719800 events read in total (1125060ms).
[14:25:29.138] <TB3>     INFO: 42791600 events read in total (1154076ms).
[14:25:58.176] <TB3>     INFO: 43859800 events read in total (1183114ms).
[14:26:27.082] <TB3>     INFO: 44927600 events read in total (1212020ms).
[14:26:55.965] <TB3>     INFO: 45997600 events read in total (1240903ms).
[14:27:25.075] <TB3>     INFO: 47068000 events read in total (1270013ms).
[14:27:54.086] <TB3>     INFO: 48136000 events read in total (1299024ms).
[14:28:23.193] <TB3>     INFO: 49206000 events read in total (1328131ms).
[14:28:52.092] <TB3>     INFO: 50275800 events read in total (1357030ms).
[14:29:21.196] <TB3>     INFO: 51344000 events read in total (1386134ms).
[14:29:50.210] <TB3>     INFO: 52412000 events read in total (1415148ms).
[14:30:19.405] <TB3>     INFO: 53483200 events read in total (1444343ms).
[14:30:48.473] <TB3>     INFO: 54551200 events read in total (1473411ms).
[14:31:17.379] <TB3>     INFO: 55618600 events read in total (1502317ms).
[14:31:46.627] <TB3>     INFO: 56686200 events read in total (1531565ms).
[14:32:15.218] <TB3>     INFO: 57757800 events read in total (1560156ms).
[14:32:43.915] <TB3>     INFO: 58826600 events read in total (1588853ms).
[14:32:50.837] <TB3>     INFO: 59072000 events read in total (1595775ms).
[14:32:50.859] <TB3>     INFO: Test took 1596854ms.
[14:32:50.916] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:32:51.060] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:32:51.060] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:32:52.293] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:32:52.293] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:32:53.529] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:32:53.529] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:32:54.764] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:32:54.764] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:32:55.918] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:32:55.918] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:32:57.111] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:32:57.111] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:32:58.289] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:32:58.289] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:32:59.477] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:32:59.477] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:33:00.630] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:33:00.630] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:33:01.801] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:33:01.801] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:33:02.965] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:33:02.965] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:33:04.142] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:33:04.142] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:33:05.316] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:33:05.316] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:33:06.476] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:33:06.476] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:33:07.652] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:33:07.652] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:33:08.840] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:33:08.840] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:33:09.990] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 529534976
[14:33:10.023] <TB3>     INFO: PixTestScurves::scurves() done 
[14:33:10.023] <TB3>     INFO: Vcal mean:  35.06  35.11  35.08  35.07  35.03  35.01  35.08  35.12  35.05  35.09  35.12  35.11  35.07  35.04  35.05  35.07 
[14:33:10.023] <TB3>     INFO: Vcal RMS:    0.63   0.66   0.68   0.65   0.63   0.60   0.61   0.63   0.64   0.68   0.64   0.68   0.66   0.63   0.65   0.61 
[14:33:10.023] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:33:10.096] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:33:10.096] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:33:10.096] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:33:10.096] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:33:10.096] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:33:10.096] <TB3>     INFO: ######################################################################
[14:33:10.096] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:33:10.096] <TB3>     INFO: ######################################################################
[14:33:10.099] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:33:10.442] <TB3>     INFO: Expecting 41600 events.
[14:33:14.539] <TB3>     INFO: 41600 events read in total (3372ms).
[14:33:14.540] <TB3>     INFO: Test took 4441ms.
[14:33:14.548] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:33:14.548] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:33:14.548] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:33:14.556] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[14:33:14.557] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:33:14.557] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:33:14.557] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:33:14.895] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:33:15.242] <TB3>     INFO: Expecting 41600 events.
[14:33:19.397] <TB3>     INFO: 41600 events read in total (3440ms).
[14:33:19.398] <TB3>     INFO: Test took 4503ms.
[14:33:19.406] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:33:19.406] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:33:19.406] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:33:19.411] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.249
[14:33:19.411] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 181
[14:33:19.411] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.758
[14:33:19.411] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 181
[14:33:19.411] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.536
[14:33:19.411] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 188
[14:33:19.411] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.206
[14:33:19.411] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 173
[14:33:19.412] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.722
[14:33:19.412] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[14:33:19.412] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.275
[14:33:19.412] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [7 ,5] phvalue 191
[14:33:19.412] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.458
[14:33:19.412] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 186
[14:33:19.412] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.076
[14:33:19.412] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 187
[14:33:19.412] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.439
[14:33:19.412] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 186
[14:33:19.412] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.716
[14:33:19.412] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 192
[14:33:19.413] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.406
[14:33:19.413] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 174
[14:33:19.413] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.783
[14:33:19.413] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 192
[14:33:19.413] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.88
[14:33:19.413] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,13] phvalue 165
[14:33:19.413] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.856
[14:33:19.413] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 185
[14:33:19.413] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190.746
[14:33:19.413] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,7] phvalue 191
[14:33:19.413] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 195.141
[14:33:19.413] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 195
[14:33:19.413] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:33:19.413] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:33:19.414] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:33:19.496] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:33:19.846] <TB3>     INFO: Expecting 41600 events.
[14:33:23.998] <TB3>     INFO: 41600 events read in total (3437ms).
[14:33:23.999] <TB3>     INFO: Test took 4503ms.
[14:33:24.007] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:33:24.007] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:33:24.007] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:33:24.011] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:33:24.011] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 53minph_roc = 12
[14:33:24.012] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.1897
[14:33:24.012] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,31] phvalue 77
[14:33:24.012] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.0624
[14:33:24.012] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 77
[14:33:24.012] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.1806
[14:33:24.012] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 78
[14:33:24.012] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.383
[14:33:24.012] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 73
[14:33:24.012] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.1739
[14:33:24.012] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,8] phvalue 71
[14:33:24.012] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.8014
[14:33:24.012] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 86
[14:33:24.013] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.1262
[14:33:24.013] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,68] phvalue 88
[14:33:24.013] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.293
[14:33:24.013] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,62] phvalue 84
[14:33:24.013] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 90.2392
[14:33:24.013] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,24] phvalue 91
[14:33:24.013] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.2535
[14:33:24.013] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 84
[14:33:24.013] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.0919
[14:33:24.013] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,13] phvalue 65
[14:33:24.013] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.2235
[14:33:24.013] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,25] phvalue 81
[14:33:24.014] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 56.242
[14:33:24.014] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 57
[14:33:24.014] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.5536
[14:33:24.014] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 82
[14:33:24.014] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.9537
[14:33:24.014] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 89
[14:33:24.014] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.7089
[14:33:24.014] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 87
[14:33:24.015] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 31, 0 0
[14:33:24.419] <TB3>     INFO: Expecting 2560 events.
[14:33:25.377] <TB3>     INFO: 2560 events read in total (243ms).
[14:33:25.378] <TB3>     INFO: Test took 1362ms.
[14:33:25.379] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:33:25.379] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 1 1
[14:33:25.885] <TB3>     INFO: Expecting 2560 events.
[14:33:26.841] <TB3>     INFO: 2560 events read in total (241ms).
[14:33:26.842] <TB3>     INFO: Test took 1463ms.
[14:33:26.842] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:33:26.843] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 2 2
[14:33:27.350] <TB3>     INFO: Expecting 2560 events.
[14:33:28.307] <TB3>     INFO: 2560 events read in total (242ms).
[14:33:28.307] <TB3>     INFO: Test took 1464ms.
[14:33:28.308] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:33:28.308] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 3 3
[14:33:28.815] <TB3>     INFO: Expecting 2560 events.
[14:33:29.776] <TB3>     INFO: 2560 events read in total (247ms).
[14:33:29.776] <TB3>     INFO: Test took 1468ms.
[14:33:29.776] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:33:29.776] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 8, 4 4
[14:33:30.284] <TB3>     INFO: Expecting 2560 events.
[14:33:31.241] <TB3>     INFO: 2560 events read in total (242ms).
[14:33:31.242] <TB3>     INFO: Test took 1466ms.
[14:33:31.242] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:33:31.242] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 5 5
[14:33:31.750] <TB3>     INFO: Expecting 2560 events.
[14:33:32.707] <TB3>     INFO: 2560 events read in total (242ms).
[14:33:32.707] <TB3>     INFO: Test took 1465ms.
[14:33:32.708] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:33:32.708] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 68, 6 6
[14:33:33.215] <TB3>     INFO: Expecting 2560 events.
[14:33:34.172] <TB3>     INFO: 2560 events read in total (242ms).
[14:33:34.173] <TB3>     INFO: Test took 1465ms.
[14:33:34.173] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:33:34.173] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 62, 7 7
[14:33:34.684] <TB3>     INFO: Expecting 2560 events.
[14:33:35.643] <TB3>     INFO: 2560 events read in total (244ms).
[14:33:35.643] <TB3>     INFO: Test took 1470ms.
[14:33:35.643] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:33:35.644] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 24, 8 8
[14:33:36.151] <TB3>     INFO: Expecting 2560 events.
[14:33:37.107] <TB3>     INFO: 2560 events read in total (242ms).
[14:33:37.108] <TB3>     INFO: Test took 1464ms.
[14:33:37.108] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:33:37.108] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 9 9
[14:33:37.615] <TB3>     INFO: Expecting 2560 events.
[14:33:38.572] <TB3>     INFO: 2560 events read in total (242ms).
[14:33:38.572] <TB3>     INFO: Test took 1464ms.
[14:33:38.572] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:33:38.573] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 13, 10 10
[14:33:39.081] <TB3>     INFO: Expecting 2560 events.
[14:33:40.039] <TB3>     INFO: 2560 events read in total (243ms).
[14:33:40.040] <TB3>     INFO: Test took 1467ms.
[14:33:40.042] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:33:40.042] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 25, 11 11
[14:33:40.547] <TB3>     INFO: Expecting 2560 events.
[14:33:41.505] <TB3>     INFO: 2560 events read in total (243ms).
[14:33:41.505] <TB3>     INFO: Test took 1463ms.
[14:33:41.505] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:33:41.506] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 12 12
[14:33:42.014] <TB3>     INFO: Expecting 2560 events.
[14:33:42.972] <TB3>     INFO: 2560 events read in total (243ms).
[14:33:42.973] <TB3>     INFO: Test took 1467ms.
[14:33:42.973] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:33:42.973] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 13 13
[14:33:43.480] <TB3>     INFO: Expecting 2560 events.
[14:33:44.439] <TB3>     INFO: 2560 events read in total (244ms).
[14:33:44.439] <TB3>     INFO: Test took 1466ms.
[14:33:44.439] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:33:44.440] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 14 14
[14:33:44.947] <TB3>     INFO: Expecting 2560 events.
[14:33:45.905] <TB3>     INFO: 2560 events read in total (244ms).
[14:33:45.905] <TB3>     INFO: Test took 1465ms.
[14:33:45.905] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:33:45.906] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 15 15
[14:33:46.413] <TB3>     INFO: Expecting 2560 events.
[14:33:47.371] <TB3>     INFO: 2560 events read in total (243ms).
[14:33:47.372] <TB3>     INFO: Test took 1466ms.
[14:33:47.372] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:33:47.372] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[14:33:47.372] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC1
[14:33:47.372] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[14:33:47.372] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[14:33:47.372] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[14:33:47.372] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[14:33:47.372] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC6
[14:33:47.372] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[14:33:47.372] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[14:33:47.372] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC9
[14:33:47.372] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[14:33:47.372] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[14:33:47.372] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[14:33:47.372] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[14:33:47.372] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[14:33:47.372] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC15
[14:33:47.375] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:33:47.883] <TB3>     INFO: Expecting 655360 events.
[14:33:59.479] <TB3>     INFO: 655360 events read in total (10881ms).
[14:33:59.495] <TB3>     INFO: Expecting 655360 events.
[14:34:11.142] <TB3>     INFO: 655360 events read in total (11091ms).
[14:34:11.157] <TB3>     INFO: Expecting 655360 events.
[14:34:22.773] <TB3>     INFO: 655360 events read in total (11066ms).
[14:34:22.792] <TB3>     INFO: Expecting 655360 events.
[14:34:34.412] <TB3>     INFO: 655360 events read in total (11068ms).
[14:34:34.440] <TB3>     INFO: Expecting 655360 events.
[14:34:46.178] <TB3>     INFO: 655360 events read in total (11193ms).
[14:34:46.205] <TB3>     INFO: Expecting 655360 events.
[14:34:57.825] <TB3>     INFO: 655360 events read in total (11076ms).
[14:34:57.860] <TB3>     INFO: Expecting 655360 events.
[14:35:09.541] <TB3>     INFO: 655360 events read in total (11143ms).
[14:35:09.577] <TB3>     INFO: Expecting 655360 events.
[14:35:21.155] <TB3>     INFO: 655360 events read in total (11045ms).
[14:35:21.195] <TB3>     INFO: Expecting 655360 events.
[14:35:32.828] <TB3>     INFO: 655360 events read in total (11099ms).
[14:35:32.873] <TB3>     INFO: Expecting 655360 events.
[14:35:44.501] <TB3>     INFO: 655360 events read in total (11102ms).
[14:35:44.551] <TB3>     INFO: Expecting 655360 events.
[14:35:56.197] <TB3>     INFO: 655360 events read in total (11120ms).
[14:35:56.250] <TB3>     INFO: Expecting 655360 events.
[14:36:07.964] <TB3>     INFO: 655360 events read in total (11187ms).
[14:36:08.021] <TB3>     INFO: Expecting 655360 events.
[14:36:19.718] <TB3>     INFO: 655360 events read in total (11170ms).
[14:36:19.780] <TB3>     INFO: Expecting 655360 events.
[14:36:31.437] <TB3>     INFO: 655360 events read in total (11129ms).
[14:36:31.503] <TB3>     INFO: Expecting 655360 events.
[14:36:43.151] <TB3>     INFO: 655360 events read in total (11121ms).
[14:36:43.221] <TB3>     INFO: Expecting 655360 events.
[14:36:54.837] <TB3>     INFO: 655360 events read in total (11090ms).
[14:36:54.911] <TB3>     INFO: Test took 187537ms.
[14:36:55.006] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:55.313] <TB3>     INFO: Expecting 655360 events.
[14:37:07.187] <TB3>     INFO: 655360 events read in total (11159ms).
[14:37:07.198] <TB3>     INFO: Expecting 655360 events.
[14:37:18.825] <TB3>     INFO: 655360 events read in total (11069ms).
[14:37:18.840] <TB3>     INFO: Expecting 655360 events.
[14:37:30.474] <TB3>     INFO: 655360 events read in total (11077ms).
[14:37:30.497] <TB3>     INFO: Expecting 655360 events.
[14:37:41.974] <TB3>     INFO: 655360 events read in total (10923ms).
[14:37:41.998] <TB3>     INFO: Expecting 655360 events.
[14:37:53.541] <TB3>     INFO: 655360 events read in total (10991ms).
[14:37:53.570] <TB3>     INFO: Expecting 655360 events.
[14:38:05.233] <TB3>     INFO: 655360 events read in total (11126ms).
[14:38:05.267] <TB3>     INFO: Expecting 655360 events.
[14:38:16.986] <TB3>     INFO: 655360 events read in total (11181ms).
[14:38:17.023] <TB3>     INFO: Expecting 655360 events.
[14:38:28.709] <TB3>     INFO: 655360 events read in total (11151ms).
[14:38:28.749] <TB3>     INFO: Expecting 655360 events.
[14:38:40.406] <TB3>     INFO: 655360 events read in total (11121ms).
[14:38:40.451] <TB3>     INFO: Expecting 655360 events.
[14:38:52.103] <TB3>     INFO: 655360 events read in total (11126ms).
[14:38:52.152] <TB3>     INFO: Expecting 655360 events.
[14:39:03.828] <TB3>     INFO: 655360 events read in total (11150ms).
[14:39:03.884] <TB3>     INFO: Expecting 655360 events.
[14:39:15.605] <TB3>     INFO: 655360 events read in total (11195ms).
[14:39:15.661] <TB3>     INFO: Expecting 655360 events.
[14:39:27.312] <TB3>     INFO: 655360 events read in total (11124ms).
[14:39:27.374] <TB3>     INFO: Expecting 655360 events.
[14:39:39.067] <TB3>     INFO: 655360 events read in total (11166ms).
[14:39:39.135] <TB3>     INFO: Expecting 655360 events.
[14:39:50.813] <TB3>     INFO: 655360 events read in total (11151ms).
[14:39:50.883] <TB3>     INFO: Expecting 655360 events.
[14:40:02.570] <TB3>     INFO: 655360 events read in total (11161ms).
[14:40:02.644] <TB3>     INFO: Test took 187638ms.
[14:40:02.819] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:40:02.819] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:40:02.819] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:40:02.820] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:40:02.820] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:40:02.820] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:40:02.820] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:40:02.820] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:40:02.820] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:40:02.821] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:40:02.821] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:40:02.821] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:40:02.821] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:40:02.821] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:40:02.822] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:40:02.822] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:40:02.822] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:40:02.822] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:40:02.822] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:40:02.823] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:40:02.823] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:40:02.823] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:40:02.823] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:40:02.824] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:40:02.824] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:40:02.824] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:40:02.824] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:40:02.824] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:40:02.824] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:40:02.825] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:40:02.825] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:40:02.825] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:40:02.825] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:40:02.832] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:40:02.840] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:40:02.847] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:40:02.854] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:40:02.861] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:40:02.868] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:40:02.875] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:40:02.881] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:40:02.889] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:40:02.895] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:40:02.902] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:40:02.909] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:40:02.916] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:40:02.923] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:40:02.930] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:40:02.937] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:40:02.944] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:40:02.951] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:40:02.979] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C0.dat
[14:40:02.979] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C1.dat
[14:40:02.979] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C2.dat
[14:40:02.980] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C3.dat
[14:40:02.980] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C4.dat
[14:40:02.980] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C5.dat
[14:40:02.980] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C6.dat
[14:40:02.980] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C7.dat
[14:40:02.980] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C8.dat
[14:40:02.980] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C9.dat
[14:40:02.980] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C10.dat
[14:40:02.980] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C11.dat
[14:40:02.981] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C12.dat
[14:40:02.981] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C13.dat
[14:40:02.981] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C14.dat
[14:40:02.981] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C15.dat
[14:40:03.328] <TB3>     INFO: Expecting 41600 events.
[14:40:07.179] <TB3>     INFO: 41600 events read in total (3137ms).
[14:40:07.180] <TB3>     INFO: Test took 4197ms.
[14:40:07.830] <TB3>     INFO: Expecting 41600 events.
[14:40:11.679] <TB3>     INFO: 41600 events read in total (3134ms).
[14:40:11.679] <TB3>     INFO: Test took 4195ms.
[14:40:12.334] <TB3>     INFO: Expecting 41600 events.
[14:40:16.185] <TB3>     INFO: 41600 events read in total (3137ms).
[14:40:16.186] <TB3>     INFO: Test took 4206ms.
[14:40:16.486] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:16.618] <TB3>     INFO: Expecting 2560 events.
[14:40:17.574] <TB3>     INFO: 2560 events read in total (241ms).
[14:40:17.575] <TB3>     INFO: Test took 1089ms.
[14:40:17.578] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:18.083] <TB3>     INFO: Expecting 2560 events.
[14:40:19.042] <TB3>     INFO: 2560 events read in total (244ms).
[14:40:19.042] <TB3>     INFO: Test took 1464ms.
[14:40:19.044] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:19.550] <TB3>     INFO: Expecting 2560 events.
[14:40:20.509] <TB3>     INFO: 2560 events read in total (244ms).
[14:40:20.509] <TB3>     INFO: Test took 1465ms.
[14:40:20.512] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:21.018] <TB3>     INFO: Expecting 2560 events.
[14:40:21.976] <TB3>     INFO: 2560 events read in total (243ms).
[14:40:21.977] <TB3>     INFO: Test took 1466ms.
[14:40:21.981] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:22.485] <TB3>     INFO: Expecting 2560 events.
[14:40:23.443] <TB3>     INFO: 2560 events read in total (243ms).
[14:40:23.444] <TB3>     INFO: Test took 1463ms.
[14:40:23.445] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:23.953] <TB3>     INFO: Expecting 2560 events.
[14:40:24.912] <TB3>     INFO: 2560 events read in total (244ms).
[14:40:24.912] <TB3>     INFO: Test took 1467ms.
[14:40:24.914] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:25.421] <TB3>     INFO: Expecting 2560 events.
[14:40:26.379] <TB3>     INFO: 2560 events read in total (243ms).
[14:40:26.380] <TB3>     INFO: Test took 1466ms.
[14:40:26.383] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:26.890] <TB3>     INFO: Expecting 2560 events.
[14:40:27.853] <TB3>     INFO: 2560 events read in total (248ms).
[14:40:27.853] <TB3>     INFO: Test took 1470ms.
[14:40:27.855] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:28.362] <TB3>     INFO: Expecting 2560 events.
[14:40:29.322] <TB3>     INFO: 2560 events read in total (245ms).
[14:40:29.322] <TB3>     INFO: Test took 1467ms.
[14:40:29.325] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:29.831] <TB3>     INFO: Expecting 2560 events.
[14:40:30.789] <TB3>     INFO: 2560 events read in total (243ms).
[14:40:30.789] <TB3>     INFO: Test took 1465ms.
[14:40:30.791] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:31.298] <TB3>     INFO: Expecting 2560 events.
[14:40:32.255] <TB3>     INFO: 2560 events read in total (242ms).
[14:40:32.256] <TB3>     INFO: Test took 1465ms.
[14:40:32.258] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:32.764] <TB3>     INFO: Expecting 2560 events.
[14:40:33.724] <TB3>     INFO: 2560 events read in total (245ms).
[14:40:33.724] <TB3>     INFO: Test took 1466ms.
[14:40:33.728] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:34.233] <TB3>     INFO: Expecting 2560 events.
[14:40:35.191] <TB3>     INFO: 2560 events read in total (243ms).
[14:40:35.191] <TB3>     INFO: Test took 1463ms.
[14:40:35.193] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:35.700] <TB3>     INFO: Expecting 2560 events.
[14:40:36.658] <TB3>     INFO: 2560 events read in total (244ms).
[14:40:36.659] <TB3>     INFO: Test took 1466ms.
[14:40:36.661] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:37.167] <TB3>     INFO: Expecting 2560 events.
[14:40:38.126] <TB3>     INFO: 2560 events read in total (244ms).
[14:40:38.126] <TB3>     INFO: Test took 1465ms.
[14:40:38.130] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:38.635] <TB3>     INFO: Expecting 2560 events.
[14:40:39.592] <TB3>     INFO: 2560 events read in total (242ms).
[14:40:39.592] <TB3>     INFO: Test took 1462ms.
[14:40:39.595] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:40.101] <TB3>     INFO: Expecting 2560 events.
[14:40:41.065] <TB3>     INFO: 2560 events read in total (248ms).
[14:40:41.065] <TB3>     INFO: Test took 1470ms.
[14:40:41.067] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:41.574] <TB3>     INFO: Expecting 2560 events.
[14:40:42.533] <TB3>     INFO: 2560 events read in total (244ms).
[14:40:42.533] <TB3>     INFO: Test took 1466ms.
[14:40:42.535] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:43.042] <TB3>     INFO: Expecting 2560 events.
[14:40:43.001] <TB3>     INFO: 2560 events read in total (244ms).
[14:40:43.002] <TB3>     INFO: Test took 1467ms.
[14:40:44.004] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:44.510] <TB3>     INFO: Expecting 2560 events.
[14:40:45.474] <TB3>     INFO: 2560 events read in total (249ms).
[14:40:45.474] <TB3>     INFO: Test took 1470ms.
[14:40:45.477] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:45.987] <TB3>     INFO: Expecting 2560 events.
[14:40:46.946] <TB3>     INFO: 2560 events read in total (244ms).
[14:40:46.946] <TB3>     INFO: Test took 1469ms.
[14:40:46.948] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:47.455] <TB3>     INFO: Expecting 2560 events.
[14:40:48.415] <TB3>     INFO: 2560 events read in total (246ms).
[14:40:48.415] <TB3>     INFO: Test took 1467ms.
[14:40:48.417] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:48.924] <TB3>     INFO: Expecting 2560 events.
[14:40:49.883] <TB3>     INFO: 2560 events read in total (244ms).
[14:40:49.884] <TB3>     INFO: Test took 1467ms.
[14:40:49.887] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:50.397] <TB3>     INFO: Expecting 2560 events.
[14:40:51.356] <TB3>     INFO: 2560 events read in total (244ms).
[14:40:51.357] <TB3>     INFO: Test took 1470ms.
[14:40:51.359] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:51.865] <TB3>     INFO: Expecting 2560 events.
[14:40:52.825] <TB3>     INFO: 2560 events read in total (245ms).
[14:40:52.826] <TB3>     INFO: Test took 1467ms.
[14:40:52.828] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:53.334] <TB3>     INFO: Expecting 2560 events.
[14:40:54.293] <TB3>     INFO: 2560 events read in total (244ms).
[14:40:54.293] <TB3>     INFO: Test took 1465ms.
[14:40:54.295] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:54.802] <TB3>     INFO: Expecting 2560 events.
[14:40:55.759] <TB3>     INFO: 2560 events read in total (242ms).
[14:40:55.759] <TB3>     INFO: Test took 1464ms.
[14:40:55.763] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:56.267] <TB3>     INFO: Expecting 2560 events.
[14:40:57.226] <TB3>     INFO: 2560 events read in total (244ms).
[14:40:57.227] <TB3>     INFO: Test took 1464ms.
[14:40:57.229] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:57.735] <TB3>     INFO: Expecting 2560 events.
[14:40:58.695] <TB3>     INFO: 2560 events read in total (245ms).
[14:40:58.696] <TB3>     INFO: Test took 1467ms.
[14:40:58.698] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:59.205] <TB3>     INFO: Expecting 2560 events.
[14:41:00.165] <TB3>     INFO: 2560 events read in total (245ms).
[14:41:00.166] <TB3>     INFO: Test took 1468ms.
[14:41:00.168] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:00.674] <TB3>     INFO: Expecting 2560 events.
[14:41:01.633] <TB3>     INFO: 2560 events read in total (244ms).
[14:41:01.633] <TB3>     INFO: Test took 1465ms.
[14:41:01.637] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:02.142] <TB3>     INFO: Expecting 2560 events.
[14:41:03.100] <TB3>     INFO: 2560 events read in total (243ms).
[14:41:03.100] <TB3>     INFO: Test took 1463ms.
[14:41:04.127] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 474 seconds
[14:41:04.128] <TB3>     INFO: PH scale (per ROC):    80  80  86  80  79  87  82  86  80  87  80  86  80  81  79  90
[14:41:04.128] <TB3>     INFO: PH offset (per ROC):  171 171 166 174 176 159 160 160 160 160 178 165 187 166 161 158
[14:41:04.306] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:41:04.309] <TB3>     INFO: ######################################################################
[14:41:04.309] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:41:04.309] <TB3>     INFO: ######################################################################
[14:41:04.309] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:41:04.322] <TB3>     INFO: scanning low vcal = 10
[14:41:04.672] <TB3>     INFO: Expecting 41600 events.
[14:41:08.399] <TB3>     INFO: 41600 events read in total (3012ms).
[14:41:08.399] <TB3>     INFO: Test took 4077ms.
[14:41:08.402] <TB3>     INFO: scanning low vcal = 20
[14:41:08.908] <TB3>     INFO: Expecting 41600 events.
[14:41:12.628] <TB3>     INFO: 41600 events read in total (3006ms).
[14:41:12.629] <TB3>     INFO: Test took 4227ms.
[14:41:12.630] <TB3>     INFO: scanning low vcal = 30
[14:41:13.137] <TB3>     INFO: Expecting 41600 events.
[14:41:16.863] <TB3>     INFO: 41600 events read in total (3011ms).
[14:41:16.864] <TB3>     INFO: Test took 4234ms.
[14:41:16.867] <TB3>     INFO: scanning low vcal = 40
[14:41:17.369] <TB3>     INFO: Expecting 41600 events.
[14:41:21.638] <TB3>     INFO: 41600 events read in total (3554ms).
[14:41:21.640] <TB3>     INFO: Test took 4773ms.
[14:41:21.644] <TB3>     INFO: scanning low vcal = 50
[14:41:22.059] <TB3>     INFO: Expecting 41600 events.
[14:41:26.316] <TB3>     INFO: 41600 events read in total (3542ms).
[14:41:26.317] <TB3>     INFO: Test took 4672ms.
[14:41:26.320] <TB3>     INFO: scanning low vcal = 60
[14:41:26.734] <TB3>     INFO: Expecting 41600 events.
[14:41:31.022] <TB3>     INFO: 41600 events read in total (3573ms).
[14:41:31.022] <TB3>     INFO: Test took 4702ms.
[14:41:31.025] <TB3>     INFO: scanning low vcal = 70
[14:41:31.442] <TB3>     INFO: Expecting 41600 events.
[14:41:35.712] <TB3>     INFO: 41600 events read in total (3555ms).
[14:41:35.712] <TB3>     INFO: Test took 4687ms.
[14:41:35.715] <TB3>     INFO: scanning low vcal = 80
[14:41:36.131] <TB3>     INFO: Expecting 41600 events.
[14:41:40.426] <TB3>     INFO: 41600 events read in total (3579ms).
[14:41:40.427] <TB3>     INFO: Test took 4712ms.
[14:41:40.430] <TB3>     INFO: scanning low vcal = 90
[14:41:40.845] <TB3>     INFO: Expecting 41600 events.
[14:41:45.120] <TB3>     INFO: 41600 events read in total (3560ms).
[14:41:45.121] <TB3>     INFO: Test took 4691ms.
[14:41:45.125] <TB3>     INFO: scanning low vcal = 100
[14:41:45.544] <TB3>     INFO: Expecting 41600 events.
[14:41:49.955] <TB3>     INFO: 41600 events read in total (3696ms).
[14:41:49.956] <TB3>     INFO: Test took 4831ms.
[14:41:49.959] <TB3>     INFO: scanning low vcal = 110
[14:41:50.379] <TB3>     INFO: Expecting 41600 events.
[14:41:54.668] <TB3>     INFO: 41600 events read in total (3574ms).
[14:41:54.669] <TB3>     INFO: Test took 4710ms.
[14:41:54.672] <TB3>     INFO: scanning low vcal = 120
[14:41:55.089] <TB3>     INFO: Expecting 41600 events.
[14:41:59.360] <TB3>     INFO: 41600 events read in total (3556ms).
[14:41:59.360] <TB3>     INFO: Test took 4688ms.
[14:41:59.363] <TB3>     INFO: scanning low vcal = 130
[14:41:59.782] <TB3>     INFO: Expecting 41600 events.
[14:42:04.033] <TB3>     INFO: 41600 events read in total (3536ms).
[14:42:04.034] <TB3>     INFO: Test took 4671ms.
[14:42:04.038] <TB3>     INFO: scanning low vcal = 140
[14:42:04.459] <TB3>     INFO: Expecting 41600 events.
[14:42:08.679] <TB3>     INFO: 41600 events read in total (3505ms).
[14:42:08.679] <TB3>     INFO: Test took 4641ms.
[14:42:08.682] <TB3>     INFO: scanning low vcal = 150
[14:42:09.103] <TB3>     INFO: Expecting 41600 events.
[14:42:13.361] <TB3>     INFO: 41600 events read in total (3543ms).
[14:42:13.362] <TB3>     INFO: Test took 4680ms.
[14:42:13.366] <TB3>     INFO: scanning low vcal = 160
[14:42:13.783] <TB3>     INFO: Expecting 41600 events.
[14:42:18.019] <TB3>     INFO: 41600 events read in total (3521ms).
[14:42:18.019] <TB3>     INFO: Test took 4653ms.
[14:42:18.022] <TB3>     INFO: scanning low vcal = 170
[14:42:18.439] <TB3>     INFO: Expecting 41600 events.
[14:42:22.691] <TB3>     INFO: 41600 events read in total (3538ms).
[14:42:22.692] <TB3>     INFO: Test took 4669ms.
[14:42:22.698] <TB3>     INFO: scanning low vcal = 180
[14:42:23.109] <TB3>     INFO: Expecting 41600 events.
[14:42:27.355] <TB3>     INFO: 41600 events read in total (3531ms).
[14:42:27.356] <TB3>     INFO: Test took 4658ms.
[14:42:27.360] <TB3>     INFO: scanning low vcal = 190
[14:42:27.781] <TB3>     INFO: Expecting 41600 events.
[14:42:32.010] <TB3>     INFO: 41600 events read in total (3515ms).
[14:42:32.012] <TB3>     INFO: Test took 4651ms.
[14:42:32.016] <TB3>     INFO: scanning low vcal = 200
[14:42:32.439] <TB3>     INFO: Expecting 41600 events.
[14:42:36.753] <TB3>     INFO: 41600 events read in total (3599ms).
[14:42:36.754] <TB3>     INFO: Test took 4738ms.
[14:42:36.757] <TB3>     INFO: scanning low vcal = 210
[14:42:37.172] <TB3>     INFO: Expecting 41600 events.
[14:42:41.457] <TB3>     INFO: 41600 events read in total (3570ms).
[14:42:41.458] <TB3>     INFO: Test took 4701ms.
[14:42:41.461] <TB3>     INFO: scanning low vcal = 220
[14:42:41.877] <TB3>     INFO: Expecting 41600 events.
[14:42:46.148] <TB3>     INFO: 41600 events read in total (3556ms).
[14:42:46.149] <TB3>     INFO: Test took 4688ms.
[14:42:46.152] <TB3>     INFO: scanning low vcal = 230
[14:42:46.571] <TB3>     INFO: Expecting 41600 events.
[14:42:50.859] <TB3>     INFO: 41600 events read in total (3574ms).
[14:42:50.859] <TB3>     INFO: Test took 4707ms.
[14:42:50.862] <TB3>     INFO: scanning low vcal = 240
[14:42:51.278] <TB3>     INFO: Expecting 41600 events.
[14:42:55.570] <TB3>     INFO: 41600 events read in total (3574ms).
[14:42:55.571] <TB3>     INFO: Test took 4709ms.
[14:42:55.575] <TB3>     INFO: scanning low vcal = 250
[14:42:55.995] <TB3>     INFO: Expecting 41600 events.
[14:43:00.272] <TB3>     INFO: 41600 events read in total (3562ms).
[14:43:00.273] <TB3>     INFO: Test took 4698ms.
[14:43:00.277] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:43:00.692] <TB3>     INFO: Expecting 41600 events.
[14:43:04.990] <TB3>     INFO: 41600 events read in total (3583ms).
[14:43:04.990] <TB3>     INFO: Test took 4713ms.
[14:43:04.993] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:43:05.407] <TB3>     INFO: Expecting 41600 events.
[14:43:09.652] <TB3>     INFO: 41600 events read in total (3530ms).
[14:43:09.653] <TB3>     INFO: Test took 4660ms.
[14:43:09.657] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:43:10.073] <TB3>     INFO: Expecting 41600 events.
[14:43:14.318] <TB3>     INFO: 41600 events read in total (3530ms).
[14:43:14.319] <TB3>     INFO: Test took 4662ms.
[14:43:14.322] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:43:14.740] <TB3>     INFO: Expecting 41600 events.
[14:43:18.004] <TB3>     INFO: 41600 events read in total (3549ms).
[14:43:19.005] <TB3>     INFO: Test took 4683ms.
[14:43:19.009] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:43:19.422] <TB3>     INFO: Expecting 41600 events.
[14:43:23.665] <TB3>     INFO: 41600 events read in total (3528ms).
[14:43:23.666] <TB3>     INFO: Test took 4657ms.
[14:43:24.217] <TB3>     INFO: PixTestGainPedestal::measure() done 
[14:43:24.222] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:43:24.222] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:43:24.222] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:43:24.222] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:43:24.223] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:43:24.223] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:43:24.223] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:43:24.223] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:43:24.223] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:43:24.224] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:43:24.224] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:43:24.224] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:43:24.224] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:43:24.224] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:43:24.224] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:43:24.224] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:44:03.413] <TB3>     INFO: PixTestGainPedestal::fit() done
[14:44:03.414] <TB3>     INFO: non-linearity mean:  0.952 0.960 0.951 0.958 0.955 0.958 0.955 0.951 0.952 0.957 0.949 0.952 0.951 0.957 0.956 0.954
[14:44:03.414] <TB3>     INFO: non-linearity RMS:   0.006 0.005 0.007 0.005 0.006 0.006 0.007 0.007 0.006 0.006 0.007 0.006 0.006 0.006 0.006 0.006
[14:44:03.414] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:44:03.438] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:44:03.461] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:44:03.484] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:44:03.506] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:44:03.529] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:44:03.552] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:44:03.575] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:44:03.597] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:44:03.620] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:44:03.643] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:44:03.666] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:44:03.689] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:44:03.712] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:44:03.735] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:44:03.758] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-20_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:44:03.780] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[14:44:03.780] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:44:03.787] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:44:03.787] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:44:03.792] <TB3>     INFO: ######################################################################
[14:44:03.792] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:44:03.792] <TB3>     INFO: ######################################################################
[14:44:03.795] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:44:03.805] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:44:03.805] <TB3>     INFO:     run 1 of 1
[14:44:03.806] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:44:04.152] <TB3>     INFO: Expecting 3120000 events.
[14:44:56.861] <TB3>     INFO: 1278935 events read in total (51994ms).
[14:45:46.535] <TB3>     INFO: 2555760 events read in total (101668ms).
[14:46:08.815] <TB3>     INFO: 3120000 events read in total (123948ms).
[14:46:08.859] <TB3>     INFO: Test took 125053ms.
[14:46:08.933] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:46:09.075] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:46:10.609] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:46:12.009] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:46:13.430] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:46:14.838] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:46:16.245] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:46:17.673] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:46:19.092] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:46:20.484] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:46:21.851] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:46:23.324] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:46:24.752] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:46:26.201] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:46:27.678] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:46:28.002] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:46:30.453] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:46:31.847] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 416108544
[14:46:31.881] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:46:31.881] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.0852, RMS = 1.89454
[14:46:31.881] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[14:46:31.881] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:46:31.881] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.8272, RMS = 1.76518
[14:46:31.881] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[14:46:31.882] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:46:31.882] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.6822, RMS = 1.50229
[14:46:31.882] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:46:31.882] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:46:31.882] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.0206, RMS = 1.76232
[14:46:31.882] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:46:31.884] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:46:31.884] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.5979, RMS = 1.5074
[14:46:31.884] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:46:31.884] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:46:31.884] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.8657, RMS = 1.69856
[14:46:31.884] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:46:31.885] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:46:31.885] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.9988, RMS = 2.20212
[14:46:31.885] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:46:31.885] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:46:31.885] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 68.7173, RMS = 1.98421
[14:46:31.885] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 79
[14:46:31.886] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:46:31.886] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.6123, RMS = 1.20107
[14:46:31.886] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:46:31.886] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:46:31.886] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.9262, RMS = 1.4985
[14:46:31.886] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:46:31.887] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:46:31.887] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.3622, RMS = 1.37378
[14:46:31.887] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:46:31.887] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:46:31.887] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.1234, RMS = 1.50959
[14:46:31.887] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:46:31.889] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:46:31.889] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 69.8913, RMS = 2.02558
[14:46:31.889] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[14:46:31.889] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:46:31.889] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 68.0161, RMS = 1.79844
[14:46:31.889] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 78
[14:46:31.890] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:46:31.890] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.6863, RMS = 1.45877
[14:46:31.890] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:46:31.890] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:46:31.890] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.4027, RMS = 1.67692
[14:46:31.890] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:46:31.891] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:46:31.891] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.5017, RMS = 1.4798
[14:46:31.891] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:46:31.891] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:46:31.891] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.1272, RMS = 1.85525
[14:46:31.891] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[14:46:31.892] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:46:31.892] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.0416, RMS = 1.46516
[14:46:31.892] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[14:46:31.892] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:46:31.892] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.7828, RMS = 1.06967
[14:46:31.892] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:46:31.893] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:46:31.893] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.9027, RMS = 1.01993
[14:46:31.894] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:46:31.894] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:46:31.894] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.0624, RMS = 1.19403
[14:46:31.894] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:46:31.895] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:46:31.895] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.1269, RMS = 2.16578
[14:46:31.895] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[14:46:31.895] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:46:31.895] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.0476, RMS = 1.75333
[14:46:31.895] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[14:46:31.896] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:46:31.896] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.7905, RMS = 1.91011
[14:46:31.896] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[14:46:31.896] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:46:31.896] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.2538, RMS = 1.73541
[14:46:31.896] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:46:31.897] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:46:31.897] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 66.8244, RMS = 1.58052
[14:46:31.897] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 75
[14:46:31.897] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:46:31.897] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 62.5658, RMS = 1.48349
[14:46:31.897] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 70
[14:46:31.898] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:46:31.898] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.0198, RMS = 1.39384
[14:46:31.898] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[14:46:31.898] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:46:31.898] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.21, RMS = 1.75755
[14:46:31.898] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:46:31.899] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:46:31.899] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.8395, RMS = 1.37513
[14:46:31.899] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:46:31.899] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:46:31.899] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.666, RMS = 2.17915
[14:46:31.899] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[14:46:31.902] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 148 seconds
[14:46:31.902] <TB3>     INFO: number of dead bumps (per ROC):     3    3    2    0    0    2    0    1    0    4    4  210   13    5    8    7
[14:46:31.902] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:46:31.998] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:46:31.998] <TB3>     INFO: enter test to run
[14:46:31.999] <TB3>     INFO:   test:  no parameter change
[14:46:31.999] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 383.5mA
[14:46:31.000] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 466.3mA
[14:46:31.000] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.2 C
[14:46:31.000] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:46:32.474] <TB3>    QUIET: Connection to board 24 closed.
[14:46:32.474] <TB3>     INFO: pXar: this is the end, my friend
[14:46:32.474] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
