# Created by Microsemi Libero Software 11.9.0.4
# Mon Dec 04 01:06:57 2023

# (OPEN DESIGN)


# set default back-annotation base-name
set_defvar "BA_NAME" "cyq_fsm_011_ba"
set_defvar "KEEP_EXISTING_PHYSICAL_CONSTRAINTS" "0"
set_defvar "SDC_IMPORT_MERGE" "0"
set_defvar "IDE_DESIGNERVIEW_NAME" {Impl1}
set_defvar "IDE_DESIGNERVIEW_COUNT" "1"
set_defvar "IDE_DESIGNERVIEW_REV0" {Impl1}
set_defvar "IDE_DESIGNERVIEW_REVNUM0" "1"
set_defvar "IDE_DESIGNERVIEW_ROOTDIR" {D:\Study\LiberoProjects\J3122008883_SLC\designer}
set_defvar "IDE_DESIGNERVIEW_LASTREV" "1"
set_design  -name "cyq_fsm_011" -family "ProASIC3"
set_device -die {A3P060} -package {100 VQFP} -speed {STD} -voltage {1.5} -IO_DEFT_STD {LVTTL} -RESERVEMIGRATIONPINS {1} -RESTRICTPROBEPINS {1} -RESTRICTSPIPINS {0} -TARGETDEVICESFORMIGRATION {IS2X2M1} -TEMPR {COM} -UNUSED_MSS_IO_RESISTOR_PULL {None} -VCCI_1.5_VOLTR {COM} -VCCI_1.8_VOLTR {COM} -VCCI_2.5_VOLTR {COM} -VCCI_3.3_VOLTR {COM} -VOLTR {COM}

