/*
 * exynos_interrupt_table.h
 *
 *  Created on: 23.07.2015
 *      Author: hendrik
 */

#ifndef ARCH_EXYNOS4412_EXYNOS_INTERRUPT_TABLE_H_
#define ARCH_EXYNOS4412_EXYNOS_INTERRUPT_TABLE_H_

/* Include the generic Cortex-A9 interrupts here */
#include <common/cortexa9_interrupt_tables.h>

/*
 * Interrupt table for exynos4412 processor.
 * See exynos4412 technical documentation p. 547f
 */
enum HW_INTERRUPTS {
	HW_INT_G0 = 32,
	HW_INT_G1 = 33,
	HW_INT_G2 = 34,
	HW_INT_G3 = 35,
	HW_INT_G4 = 36,
	HW_INT_G5 = 37,
	HW_INT_G6 = 38,
	HW_INT_G7 = 39,
	HW_INT_G8 = 40,
	HW_INT_G9 = 41,
	HW_INT_G10 = 42,
	HW_INT_G11 = 43,
	HW_INT_G12 = 44,
	HW_INT_G13 = 45,
	HW_INT_G14 = 46,
	HW_INT_G15 = 47,
	HW_INT_EINT_0 = 48,
	HW_INT_EINT_1 = 49,
	HW_INT_EINT_2 = 50,
	HW_INT_EINT_3 = 51,
	HW_INT_EINT_4 = 52,
	HW_INT_EINT_5 = 53,
	HW_INT_EINT_6 = 54,
	HW_INT_EINT_7 = 55,
	HW_INT_EINT_8 = 56,
	HW_INT_EINT_9 = 57,
	HW_INT_EINT_10 = 58,
	HW_INT_EINT_11 = 59,
	HW_INT_EINT_12 = 60,
	HW_INT_EINT_13 = 61,
	HW_INT_EINT_14 = 62,
	HW_INT_EINT_15 = 63,
	HW_INT_EINT_16_31 = 64,
	HW_INT_C2C_SSCM_0 = 65,
	HW_INT_MDMA = 66,
	HW_INT_PDMA_0 = 67,
	HW_INT_PDMA_1 = 68,
	HW_INT_TIMER_0 = 69,
	HW_INT_TIMER_1 = 70,
	HW_INT_TIMER_2 = 71,
	HW_INT_TIMER_3 = 72,
	HW_INT_TIMER_4 = 73,
	HW_INT_G19 = 74,
	HW_INT_WDT = 75,
	HW_INT_RTC_ALARM = 76,
	HW_INT_RTC_TIC = 77,
	HW_INT_GPIO_RT = 78,
	HW_INT_GPIO_LB = 79,
	HW_INT_G18 = 80,
	HW_INT_IEM_APC = 81,
	HW_INT_IEM_IEC = 82,
	HW_INT_NFC = 83,
	HW_INT_UART_0 = 84,
	HW_INT_UART_1 = 85,
	HW_INT_UART_2 = 86,
	HW_INT_UART_3 = 87,
	HW_INT_RESERVED_56 = 88,
	HW_INT_G0_IRQ = 89,
	HW_INT_I2C0 = 90,
	HW_INT_I2C1 = 91,
	HW_INT_I2C2 = 92,
	HW_INT_I2C3 = 93,
	HW_INT_I2C4 = 94,
	HW_INT_I2C5 = 95,
	HW_INT_I2C6 = 96,
	HW_INT_I2C7 = 97,
	HW_INT_SPI0 = 98,
	HW_INT_SPI1 = 99,
	HW_INT_SPI2 = 100,
	HW_INT_G1_IRQ = 101,
	HW_INT_USB_HOST = 102,
	HW_INT_USB_OTG = 103,
	HW_INT_GPIO_C2C = 104,
	HW_INT_HSMMC0 = 105,
	HW_INT_HSMMC1 = 106,
	HW_INT_HSMMC2 = 107,
	HW_INT_HSMMC3 = 108,
	HW_INT_SDMMC = 109,
	HW_INT_MIPI_CSI_4LANE = 110,
	HW_INT_MIPI_DSI_4LANE = 111,
	HW_INT_MIPI_CSI_2LANE = 112,
	HW_INT_RESERVED_81 = 113,
	HW_INT_RESERVED_82 = 114,
	HW_INT_ROTATOR = 115,
	HW_INT_FIMC0 = 116,
	HW_INT_FIMC1 = 117,
	HW_INT_FIMC2 = 118,
	HW_INT_FIMC3 = 119,
	HW_INT_JPEG = 120,
	HW_INT_G2D = 121,
	HW_INT_ISP_0 = 122,
	HW_INT_MIXER = 123,
	HW_INT_HDMI = 124,
	HW_INT_HDMI_I2C = 125,
	HW_INT_MFC = 126,
	HW_INT_ISP_1 = 127,
	HW_INT_AUDIO_SS = 128,
	HW_INT_I2S0 = 129,
	HW_INT_I2S1 = 130,
	HW_INT_I2S2 = 131,
	HW_INT_AC97 = 132,
	HW_INT_PCM0 = 133,
	HW_INT_PCM1 = 134,
	HW_INT_PCM2 = 135,
	HW_INT_SPDIF = 136,
	HW_INT_FIMC_LITE0 = 137,
	HW_INT_FIMC_LITE1 = 138,
	HW_INT_G16 = 139,
	HW_INT_G17 = 140,
	HW_INT_KEYPAD = 141,
	HW_INT_PMU = 142,
	HW_INT_GPS = 143,
	HW_INT_SSS = 144,
	HW_INT_SLIMBUS = 145,
	HW_INT_CEC = 146,
	HW_INT_TSI = 147,
	HW_INT_C2C_SSCM_1 = 148,
	HW_INT_G3D_IRQPMU = 149,
	HW_INT_G3D_IRQPPMMU0 = 150,
	HW_INT_G3D_IRQPPMMU1 = 151,
	HW_INT_G3D_IRQPPMMU2 = 152,
	HW_INT_G3D_IRQPPMMU3 = 153,
	HW_INT_G3D_IRQGPMMU = 154,
	HW_INT_IRQPP0 = 155,
	HW_INT_IRQPP1 = 156,
	HW_INT_IRQPP2 = 157,
	HW_INT_IRQPP3 = 158,
	HW_INT_IRQGP = 159,
	HW_INT_LAST
};
#define NR_HW_INTERRUPTS (HW_INT_LAST - 32)



#endif /* ARCH_EXYNOS4412_EXYNOS_INTERRUPT_TABLE_H_ */
