Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Apr 26 21:16:16 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             151 |           42 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              59 |           21 |
| Yes          | No                    | No                     |             144 |           43 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                                                   Enable Signal                                                                  |                                                                 Set/Reset Signal                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state21                                                                                                           |                                                                                                                                                 |                3 |              6 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/sdiv_17ns_32ns_6_21_seq_1_U2/fn1_sdiv_17ns_32ns_6_21_seq_1_div_U/fn1_sdiv_17ns_32ns_6_21_seq_1_div_u_0/r_stage_reg[17]_0[0] |                                                                                                                                                 |                3 |              6 |         2.00 |
|  ap_clk      |                                                                                                                                                  | bd_0_i/hls_inst/inst/sdiv_10ns_17ns_8_14_seq_1_U3/fn1_sdiv_10ns_17ns_8_14_seq_1_div_U/fn1_sdiv_10ns_17ns_8_14_seq_1_div_u_0/r_stage_reg_n_0_[0] |                1 |              8 |         8.00 |
|  ap_clk      |                                                                                                                                                  | bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[0]_0    |                3 |              8 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/sdiv_10ns_17ns_8_14_seq_1_U3/fn1_sdiv_10ns_17ns_8_14_seq_1_div_U/fn1_sdiv_10ns_17ns_8_14_seq_1_div_u_0/r_stage_reg[10]_0[0] |                                                                                                                                                 |                1 |              8 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/fn1_udiv_15ns_17ns_8_19_seq_1_div_u_0/r_stage_reg[15]_0[0] |                                                                                                                                                 |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state19                                                                                                           |                                                                                                                                                 |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state1                                                                                                            |                                                                                                                                                 |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state22                                                                                                           |                                                                                                                                                 |                4 |             16 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/sdiv_10ns_17ns_8_14_seq_1_U3/fn1_sdiv_10ns_17ns_8_14_seq_1_div_U/start0_reg_n_0                                             |                                                                                                                                                 |                6 |             18 |         3.00 |
|  ap_clk      |                                                                                                                                                  | ap_rst                                                                                                                                          |               17 |             43 |         2.53 |
|  ap_clk      | bd_0_i/hls_inst/inst/udiv_15ns_17ns_8_19_seq_1_U1/fn1_udiv_15ns_17ns_8_19_seq_1_div_U/E[0]                                                       |                                                                                                                                                 |               20 |             66 |         3.30 |
|  ap_clk      |                                                                                                                                                  |                                                                                                                                                 |               42 |            153 |         3.64 |
+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


