

================================================================
== Vitis HLS Report for 'sinGen'
================================================================
* Date:           Sat Feb  6 16:57:08 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        RLCADCungrounded_Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.938 ns|     0.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       31|       31|  0.310 us|  0.310 us|   11|   11|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+
        |                               |                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance           |        Module       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_sin_or_cos_double_s_fu_48  |sin_or_cos_double_s  |       12|       12|  0.120 us|  0.120 us|    1|    1|      yes|
        +-------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 11, depth = 32


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 1
  Pipeline-0 : II = 11, D = 32, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.21>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%i_sources_phase_0_load = load i32 %i_sources_phase_0" [HLSfiles/main_core.cpp:34]   --->   Operation 33 'load' 'i_sources_phase_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (2.97ns)   --->   "%x_assign = fpext i32 %i_sources_phase_0_load" [HLSfiles/main_core.cpp:34]   --->   Operation 34 'fpext' 'x_assign' <Predicate = true> <Delay = 2.97> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 35 [4/4] (8.21ns)   --->   "%add3 = fadd i32 %i_sources_phase_0_load, i32 0" [HLSfiles/main_core.cpp:40]   --->   Operation 35 'fadd' 'add3' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.21>
ST_2 : Operation 36 [1/2] (2.97ns)   --->   "%x_assign = fpext i32 %i_sources_phase_0_load" [HLSfiles/main_core.cpp:34]   --->   Operation 36 'fpext' 'x_assign' <Predicate = true> <Delay = 2.97> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 37 [13/13] (4.84ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 37 'call' 'tmp' <Predicate = true> <Delay = 4.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 38 [3/4] (8.21ns)   --->   "%add3 = fadd i32 %i_sources_phase_0_load, i32 0" [HLSfiles/main_core.cpp:40]   --->   Operation 38 'fadd' 'add3' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 9.70>
ST_3 : Operation 39 [12/13] (9.70ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 39 'call' 'tmp' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 40 [13/13] (4.84ns)   --->   "%tmp_1 = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 40 'call' 'tmp_1' <Predicate = true> <Delay = 4.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 41 [2/4] (8.21ns)   --->   "%add3 = fadd i32 %i_sources_phase_0_load, i32 0" [HLSfiles/main_core.cpp:40]   --->   Operation 41 'fadd' 'add3' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 9.70>
ST_4 : Operation 42 [11/13] (9.70ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 42 'call' 'tmp' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 43 [12/13] (9.70ns)   --->   "%tmp_1 = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 43 'call' 'tmp_1' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 44 [1/4] (8.21ns)   --->   "%add3 = fadd i32 %i_sources_phase_0_load, i32 0" [HLSfiles/main_core.cpp:40]   --->   Operation 44 'fadd' 'add3' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 9.70>
ST_5 : Operation 45 [10/13] (9.70ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 45 'call' 'tmp' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 46 [11/13] (9.70ns)   --->   "%tmp_1 = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 46 'call' 'tmp_1' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 47 [2/2] (2.97ns)   --->   "%conv5 = fpext i32 %add3" [HLSfiles/main_core.cpp:40]   --->   Operation 47 'fpext' 'conv5' <Predicate = true> <Delay = 2.97> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 9.93>
ST_6 : Operation 48 [9/13] (9.70ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 48 'call' 'tmp' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 49 [10/13] (9.70ns)   --->   "%tmp_1 = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 49 'call' 'tmp_1' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 50 [1/2] (2.97ns)   --->   "%conv5 = fpext i32 %add3" [HLSfiles/main_core.cpp:40]   --->   Operation 50 'fpext' 'conv5' <Predicate = true> <Delay = 2.97> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%bitcast_ln40 = bitcast i64 %conv5" [HLSfiles/main_core.cpp:40]   --->   Operation 51 'bitcast' 'bitcast_ln40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln40, i32 52, i32 62" [HLSfiles/main_core.cpp:40]   --->   Operation 52 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i64 %bitcast_ln40" [HLSfiles/main_core.cpp:40]   --->   Operation 53 'trunc' 'trunc_ln40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (1.23ns)   --->   "%icmp_ln40 = icmp_ne  i11 %tmp_2, i11 2047" [HLSfiles/main_core.cpp:40]   --->   Operation 54 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 1.23> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (1.73ns)   --->   "%icmp_ln40_1 = icmp_eq  i52 %trunc_ln40, i52 0" [HLSfiles/main_core.cpp:40]   --->   Operation 55 'icmp' 'icmp_ln40_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [2/2] (3.70ns)   --->   "%tmp_3 = fcmp_olt  i64 %conv5, i64 6.28319" [HLSfiles/main_core.cpp:40]   --->   Operation 56 'dcmp' 'tmp_3' <Predicate = true> <Delay = 3.70> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.70> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [5/5] (6.96ns)   --->   "%sub1 = dadd i64 %conv5, i64 -6.28319" [HLSfiles/main_core.cpp:44]   --->   Operation 57 'dadd' 'sub1' <Predicate = true> <Delay = 6.96> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 9.70>
ST_7 : Operation 58 [8/13] (9.70ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 58 'call' 'tmp' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 59 [9/13] (9.70ns)   --->   "%tmp_1 = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 59 'call' 'tmp_1' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 60 [1/2] (3.70ns)   --->   "%tmp_3 = fcmp_olt  i64 %conv5, i64 6.28319" [HLSfiles/main_core.cpp:40]   --->   Operation 60 'dcmp' 'tmp_3' <Predicate = true> <Delay = 3.70> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.70> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [4/5] (6.30ns)   --->   "%sub1 = dadd i64 %conv5, i64 -6.28319" [HLSfiles/main_core.cpp:44]   --->   Operation 61 'dadd' 'sub1' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 9.70>
ST_8 : Operation 62 [7/13] (9.70ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 62 'call' 'tmp' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 63 [8/13] (9.70ns)   --->   "%tmp_1 = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 63 'call' 'tmp_1' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 64 [3/5] (6.30ns)   --->   "%sub1 = dadd i64 %conv5, i64 -6.28319" [HLSfiles/main_core.cpp:44]   --->   Operation 64 'dadd' 'sub1' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 9.70>
ST_9 : Operation 65 [6/13] (9.70ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 65 'call' 'tmp' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 66 [7/13] (9.70ns)   --->   "%tmp_1 = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 66 'call' 'tmp_1' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 67 [2/5] (6.30ns)   --->   "%sub1 = dadd i64 %conv5, i64 -6.28319" [HLSfiles/main_core.cpp:44]   --->   Operation 67 'dadd' 'sub1' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 9.70>
ST_10 : Operation 68 [5/13] (9.70ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 68 'call' 'tmp' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 69 [6/13] (9.70ns)   --->   "%tmp_1 = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 69 'call' 'tmp_1' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 70 [1/5] (6.30ns)   --->   "%sub1 = dadd i64 %conv5, i64 -6.28319" [HLSfiles/main_core.cpp:44]   --->   Operation 70 'dadd' 'sub1' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 9.70>
ST_11 : Operation 71 [4/13] (9.70ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 71 'call' 'tmp' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 72 [5/13] (9.70ns)   --->   "%tmp_1 = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 72 'call' 'tmp_1' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 73 [2/2] (3.72ns)   --->   "%conv6 = fptrunc i64 %sub1" [HLSfiles/main_core.cpp:44]   --->   Operation 73 'fptrunc' 'conv6' <Predicate = true> <Delay = 3.72> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 9.70>
ST_12 : Operation 74 [3/13] (9.70ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 74 'call' 'tmp' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 75 [4/13] (9.70ns)   --->   "%tmp_1 = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 75 'call' 'tmp_1' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln40)   --->   "%or_ln40 = or i1 %icmp_ln40_1, i1 %icmp_ln40" [HLSfiles/main_core.cpp:40]   --->   Operation 76 'or' 'or_ln40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln40)   --->   "%and_ln40 = and i1 %or_ln40, i1 %tmp_3" [HLSfiles/main_core.cpp:40]   --->   Operation 77 'and' 'and_ln40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 78 [1/2] (3.72ns)   --->   "%conv6 = fptrunc i64 %sub1" [HLSfiles/main_core.cpp:44]   --->   Operation 78 'fptrunc' 'conv6' <Predicate = true> <Delay = 3.72> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 79 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln40 = select i1 %and_ln40, i32 %add3, i32 %conv6" [HLSfiles/main_core.cpp:40]   --->   Operation 79 'select' 'select_ln40' <Predicate = true> <Delay = 0.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%store_ln41 = store i32 %select_ln40, i32 %i_sources_phase_0" [HLSfiles/main_core.cpp:41]   --->   Operation 80 'store' 'store_ln41' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 9.70>
ST_13 : Operation 81 [2/13] (9.70ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 81 'call' 'tmp' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 82 [3/13] (9.70ns)   --->   "%tmp_1 = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 82 'call' 'tmp_1' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 9.70>
ST_14 : Operation 83 [1/13] (7.83ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 83 'call' 'tmp' <Predicate = true> <Delay = 7.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 84 [2/13] (9.70ns)   --->   "%tmp_1 = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 84 'call' 'tmp_1' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 8.41>
ST_15 : Operation 85 [5/5] (8.41ns)   --->   "%mul = dmul i64 %tmp, i64 0" [HLSfiles/main_core.cpp:34]   --->   Operation 85 'dmul' 'mul' <Predicate = true> <Delay = 8.41> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 86 [1/13] (7.83ns)   --->   "%tmp_1 = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 86 'call' 'tmp_1' <Predicate = true> <Delay = 7.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 8.41>
ST_16 : Operation 87 [4/5] (8.41ns)   --->   "%mul = dmul i64 %tmp, i64 0" [HLSfiles/main_core.cpp:34]   --->   Operation 87 'dmul' 'mul' <Predicate = true> <Delay = 8.41> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 88 [5/5] (8.41ns)   --->   "%mul1 = dmul i64 %tmp_1, i64 0" [HLSfiles/main_core.cpp:37]   --->   Operation 88 'dmul' 'mul1' <Predicate = true> <Delay = 8.41> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.41>
ST_17 : Operation 89 [3/5] (8.41ns)   --->   "%mul = dmul i64 %tmp, i64 0" [HLSfiles/main_core.cpp:34]   --->   Operation 89 'dmul' 'mul' <Predicate = true> <Delay = 8.41> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 90 [4/5] (8.41ns)   --->   "%mul1 = dmul i64 %tmp_1, i64 0" [HLSfiles/main_core.cpp:37]   --->   Operation 90 'dmul' 'mul1' <Predicate = true> <Delay = 8.41> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.41>
ST_18 : Operation 91 [2/5] (8.41ns)   --->   "%mul = dmul i64 %tmp, i64 0" [HLSfiles/main_core.cpp:34]   --->   Operation 91 'dmul' 'mul' <Predicate = true> <Delay = 8.41> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 92 [3/5] (8.41ns)   --->   "%mul1 = dmul i64 %tmp_1, i64 0" [HLSfiles/main_core.cpp:37]   --->   Operation 92 'dmul' 'mul1' <Predicate = true> <Delay = 8.41> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.41>
ST_19 : Operation 93 [1/5] (8.41ns)   --->   "%mul = dmul i64 %tmp, i64 0" [HLSfiles/main_core.cpp:34]   --->   Operation 93 'dmul' 'mul' <Predicate = true> <Delay = 8.41> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 94 [2/5] (8.41ns)   --->   "%mul1 = dmul i64 %tmp_1, i64 0" [HLSfiles/main_core.cpp:37]   --->   Operation 94 'dmul' 'mul1' <Predicate = true> <Delay = 8.41> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 8.41>
ST_20 : Operation 95 [5/5] (6.96ns)   --->   "%add = dadd i64 %mul, i64 1" [HLSfiles/main_core.cpp:34]   --->   Operation 95 'dadd' 'add' <Predicate = true> <Delay = 6.96> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 96 [1/1] (0.00ns)   --->   "%G_vec_I_0_load = load i32 %G_vec_I_0" [HLSfiles/main_core.cpp:34]   --->   Operation 96 'load' 'G_vec_I_0_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 97 [2/2] (2.97ns)   --->   "%conv = fpext i32 %G_vec_I_0_load" [HLSfiles/main_core.cpp:34]   --->   Operation 97 'fpext' 'conv' <Predicate = true> <Delay = 2.97> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 98 [1/5] (8.41ns)   --->   "%mul1 = dmul i64 %tmp_1, i64 0" [HLSfiles/main_core.cpp:37]   --->   Operation 98 'dmul' 'mul1' <Predicate = true> <Delay = 8.41> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.96>
ST_21 : Operation 99 [4/5] (6.30ns)   --->   "%add = dadd i64 %mul, i64 1" [HLSfiles/main_core.cpp:34]   --->   Operation 99 'dadd' 'add' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 100 [1/2] (2.97ns)   --->   "%conv = fpext i32 %G_vec_I_0_load" [HLSfiles/main_core.cpp:34]   --->   Operation 100 'fpext' 'conv' <Predicate = true> <Delay = 2.97> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 101 [5/5] (6.96ns)   --->   "%add1 = dadd i64 %mul1, i64 1" [HLSfiles/main_core.cpp:37]   --->   Operation 101 'dadd' 'add1' <Predicate = true> <Delay = 6.96> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 102 [1/1] (0.00ns)   --->   "%G_vec_I_2_load = load i32 %G_vec_I_2" [HLSfiles/main_core.cpp:37]   --->   Operation 102 'load' 'G_vec_I_2_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 103 [2/2] (2.97ns)   --->   "%conv3 = fpext i32 %G_vec_I_2_load" [HLSfiles/main_core.cpp:37]   --->   Operation 103 'fpext' 'conv3' <Predicate = true> <Delay = 2.97> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.30>
ST_22 : Operation 104 [3/5] (6.30ns)   --->   "%add = dadd i64 %mul, i64 1" [HLSfiles/main_core.cpp:34]   --->   Operation 104 'dadd' 'add' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 105 [4/5] (6.30ns)   --->   "%add1 = dadd i64 %mul1, i64 1" [HLSfiles/main_core.cpp:37]   --->   Operation 105 'dadd' 'add1' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 106 [1/2] (2.97ns)   --->   "%conv3 = fpext i32 %G_vec_I_2_load" [HLSfiles/main_core.cpp:37]   --->   Operation 106 'fpext' 'conv3' <Predicate = true> <Delay = 2.97> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.30>
ST_23 : Operation 107 [2/5] (6.30ns)   --->   "%add = dadd i64 %mul, i64 1" [HLSfiles/main_core.cpp:34]   --->   Operation 107 'dadd' 'add' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 108 [3/5] (6.30ns)   --->   "%add1 = dadd i64 %mul1, i64 1" [HLSfiles/main_core.cpp:37]   --->   Operation 108 'dadd' 'add1' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.30>
ST_24 : Operation 109 [1/5] (6.30ns)   --->   "%add = dadd i64 %mul, i64 1" [HLSfiles/main_core.cpp:34]   --->   Operation 109 'dadd' 'add' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 110 [2/5] (6.30ns)   --->   "%add1 = dadd i64 %mul1, i64 1" [HLSfiles/main_core.cpp:37]   --->   Operation 110 'dadd' 'add1' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.96>
ST_25 : Operation 111 [5/5] (6.96ns)   --->   "%sub = dsub i64 %conv, i64 %add" [HLSfiles/main_core.cpp:34]   --->   Operation 111 'dsub' 'sub' <Predicate = true> <Delay = 6.96> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 112 [1/5] (6.30ns)   --->   "%add1 = dadd i64 %mul1, i64 1" [HLSfiles/main_core.cpp:37]   --->   Operation 112 'dadd' 'add1' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.96>
ST_26 : Operation 113 [4/5] (6.30ns)   --->   "%sub = dsub i64 %conv, i64 %add" [HLSfiles/main_core.cpp:34]   --->   Operation 113 'dsub' 'sub' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 114 [5/5] (6.96ns)   --->   "%add2 = dadd i64 %conv3, i64 %add1" [HLSfiles/main_core.cpp:37]   --->   Operation 114 'dadd' 'add2' <Predicate = true> <Delay = 6.96> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.30>
ST_27 : Operation 115 [3/5] (6.30ns)   --->   "%sub = dsub i64 %conv, i64 %add" [HLSfiles/main_core.cpp:34]   --->   Operation 115 'dsub' 'sub' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 116 [4/5] (6.30ns)   --->   "%add2 = dadd i64 %conv3, i64 %add1" [HLSfiles/main_core.cpp:37]   --->   Operation 116 'dadd' 'add2' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.30>
ST_28 : Operation 117 [2/5] (6.30ns)   --->   "%sub = dsub i64 %conv, i64 %add" [HLSfiles/main_core.cpp:34]   --->   Operation 117 'dsub' 'sub' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 118 [3/5] (6.30ns)   --->   "%add2 = dadd i64 %conv3, i64 %add1" [HLSfiles/main_core.cpp:37]   --->   Operation 118 'dadd' 'add2' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.30>
ST_29 : Operation 119 [1/5] (6.30ns)   --->   "%sub = dsub i64 %conv, i64 %add" [HLSfiles/main_core.cpp:34]   --->   Operation 119 'dsub' 'sub' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 120 [2/5] (6.30ns)   --->   "%add2 = dadd i64 %conv3, i64 %add1" [HLSfiles/main_core.cpp:37]   --->   Operation 120 'dadd' 'add2' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.30>
ST_30 : Operation 121 [2/2] (3.72ns)   --->   "%conv1 = fptrunc i64 %sub" [HLSfiles/main_core.cpp:34]   --->   Operation 121 'fptrunc' 'conv1' <Predicate = true> <Delay = 3.72> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 122 [1/5] (6.30ns)   --->   "%add2 = dadd i64 %conv3, i64 %add1" [HLSfiles/main_core.cpp:37]   --->   Operation 122 'dadd' 'add2' <Predicate = true> <Delay = 6.30> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.72>
ST_31 : Operation 123 [1/2] (3.72ns)   --->   "%conv1 = fptrunc i64 %sub" [HLSfiles/main_core.cpp:34]   --->   Operation 123 'fptrunc' 'conv1' <Predicate = true> <Delay = 3.72> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 124 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %conv1, i32 %G_vec_I_0" [HLSfiles/main_core.cpp:34]   --->   Operation 124 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 125 [2/2] (3.72ns)   --->   "%conv4 = fptrunc i64 %add2" [HLSfiles/main_core.cpp:37]   --->   Operation 125 'fptrunc' 'conv4' <Predicate = true> <Delay = 3.72> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.72>
ST_32 : Operation 126 [1/1] (0.00ns)   --->   "%specpipeline_ln29 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLSfiles/main_core.cpp:29]   --->   Operation 126 'specpipeline' 'specpipeline_ln29' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 127 [1/2] (3.72ns)   --->   "%conv4 = fptrunc i64 %add2" [HLSfiles/main_core.cpp:37]   --->   Operation 127 'fptrunc' 'conv4' <Predicate = true> <Delay = 3.72> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 128 [1/1] (0.00ns)   --->   "%store_ln37 = store i32 %conv4, i32 %G_vec_I_2" [HLSfiles/main_core.cpp:37]   --->   Operation 128 'store' 'store_ln37' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 129 [1/1] (0.00ns)   --->   "%ret_ln47 = ret" [HLSfiles/main_core.cpp:47]   --->   Operation 129 'ret' 'ret_ln47' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i_sources_phase_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ ref_4oPi_table_256_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K0_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K1_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K2_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K3_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K4_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ G_vec_I_0]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ G_vec_I_2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_sources_phase_0_load (load        ) [ 001110000000000000000000000000000]
x_assign               (fpext       ) [ 000100000000000000000000000000000]
add3                   (fadd        ) [ 010001111111100000000000000000000]
conv5                  (fpext       ) [ 000000011110000000000000000000000]
bitcast_ln40           (bitcast     ) [ 000000000000000000000000000000000]
tmp_2                  (partselect  ) [ 000000000000000000000000000000000]
trunc_ln40             (trunc       ) [ 000000000000000000000000000000000]
icmp_ln40              (icmp        ) [ 010000011111100000000000000000000]
icmp_ln40_1            (icmp        ) [ 010000011111100000000000000000000]
tmp_3                  (dcmp        ) [ 010000001111100000000000000000000]
sub1                   (dadd        ) [ 010000000001100000000000000000000]
or_ln40                (or          ) [ 000000000000000000000000000000000]
and_ln40               (and         ) [ 000000000000000000000000000000000]
conv6                  (fptrunc     ) [ 000000000000000000000000000000000]
select_ln40            (select      ) [ 000000000000000000000000000000000]
store_ln41             (store       ) [ 000000000000000000000000000000000]
tmp                    (call        ) [ 000011111000000111110000000000000]
tmp_1                  (call        ) [ 000001111100000011111000000000000]
mul                    (dmul        ) [ 011000000111000000001111100000000]
G_vec_I_0_load         (load        ) [ 000000000010000000000100000000000]
mul1                   (dmul        ) [ 011100000011000000000111110000000]
conv                   (fpext       ) [ 011111110001000000000011111111000]
G_vec_I_2_load         (load        ) [ 000000000001000000000010000000000]
conv3                  (fpext       ) [ 011111111000000000000001111111100]
add                    (dadd        ) [ 000111110000000000000000011111000]
add1                   (dadd        ) [ 000011111000000000000000001111100]
sub                    (dsub        ) [ 000000001100000000000000000000110]
add2                   (dadd        ) [ 000000000110000000000000000000011]
conv1                  (fptrunc     ) [ 000000000000000000000000000000000]
store_ln34             (store       ) [ 000000000000000000000000000000000]
specpipeline_ln29      (specpipeline) [ 000000000000000000000000000000000]
conv4                  (fptrunc     ) [ 000000000000000000000000000000000]
store_ln37             (store       ) [ 000000000000000000000000000000000]
ret_ln47               (ret         ) [ 000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i_sources_phase_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_sources_phase_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ref_4oPi_table_256_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_256_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fourth_order_double_sin_cos_K0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K0_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fourth_order_double_sin_cos_K1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K1_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fourth_order_double_sin_cos_K2_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fourth_order_double_sin_cos_K3_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K3_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fourth_order_double_sin_cos_K4_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K4_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="G_vec_I_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="G_vec_I_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="G_vec_I_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="G_vec_I_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_or_cos<double>"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="grp_sin_or_cos_double_s_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="64" slack="0"/>
<pin id="50" dir="0" index="1" bw="64" slack="0"/>
<pin id="51" dir="0" index="2" bw="256" slack="0"/>
<pin id="52" dir="0" index="3" bw="59" slack="0"/>
<pin id="53" dir="0" index="4" bw="52" slack="0"/>
<pin id="54" dir="0" index="5" bw="44" slack="0"/>
<pin id="55" dir="0" index="6" bw="33" slack="0"/>
<pin id="56" dir="0" index="7" bw="25" slack="0"/>
<pin id="57" dir="1" index="8" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/2 tmp_1/3 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="32" slack="0"/>
<pin id="67" dir="0" index="1" bw="32" slack="0"/>
<pin id="68" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add3/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="64" slack="1"/>
<pin id="72" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="conv6/11 conv1/30 conv4/31 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="x_assign/1 conv5/5 conv/20 conv3/21 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="64" slack="0"/>
<pin id="79" dir="0" index="1" bw="64" slack="0"/>
<pin id="80" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="sub1/6 add/20 add1/21 sub/25 add2/26 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="1"/>
<pin id="86" dir="0" index="1" bw="64" slack="0"/>
<pin id="87" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul/15 mul1/16 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="64" slack="0"/>
<pin id="91" dir="0" index="1" bw="64" slack="0"/>
<pin id="92" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="95" class="1005" name="reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="64" slack="1"/>
<pin id="97" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_assign conv5 "/>
</bind>
</comp>

<comp id="102" class="1005" name="reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="1"/>
<pin id="104" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub1 add sub "/>
</bind>
</comp>

<comp id="108" class="1005" name="reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="1"/>
<pin id="110" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add1 add2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="i_sources_phase_0_load_load_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_sources_phase_0_load/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="bitcast_ln40_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="64" slack="0"/>
<pin id="122" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln40/6 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_2_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="11" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="0" index="2" bw="7" slack="0"/>
<pin id="128" dir="0" index="3" bw="7" slack="0"/>
<pin id="129" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="134" class="1004" name="trunc_ln40_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40/6 "/>
</bind>
</comp>

<comp id="138" class="1004" name="icmp_ln40_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="11" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/6 "/>
</bind>
</comp>

<comp id="144" class="1004" name="icmp_ln40_1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="52" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40_1/6 "/>
</bind>
</comp>

<comp id="150" class="1004" name="or_ln40_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="6"/>
<pin id="152" dir="0" index="1" bw="1" slack="6"/>
<pin id="153" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln40/12 "/>
</bind>
</comp>

<comp id="154" class="1004" name="and_ln40_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="5"/>
<pin id="157" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln40/12 "/>
</bind>
</comp>

<comp id="159" class="1004" name="select_ln40_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="8"/>
<pin id="162" dir="0" index="2" bw="32" slack="0"/>
<pin id="163" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40/12 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln41_store_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/12 "/>
</bind>
</comp>

<comp id="172" class="1004" name="G_vec_I_0_load_load_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="G_vec_I_0_load/20 "/>
</bind>
</comp>

<comp id="177" class="1004" name="G_vec_I_2_load_load_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="G_vec_I_2_load/21 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln34_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/31 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln37_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/32 "/>
</bind>
</comp>

<comp id="194" class="1005" name="i_sources_phase_0_load_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="1"/>
<pin id="196" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_sources_phase_0_load "/>
</bind>
</comp>

<comp id="200" class="1005" name="add3_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="1"/>
<pin id="202" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add3 "/>
</bind>
</comp>

<comp id="206" class="1005" name="icmp_ln40_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="6"/>
<pin id="208" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="icmp_ln40 "/>
</bind>
</comp>

<comp id="211" class="1005" name="icmp_ln40_1_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="6"/>
<pin id="213" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="icmp_ln40_1 "/>
</bind>
</comp>

<comp id="216" class="1005" name="tmp_3_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="5"/>
<pin id="218" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="221" class="1005" name="tmp_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="64" slack="1"/>
<pin id="223" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="226" class="1005" name="tmp_1_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="1"/>
<pin id="228" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="231" class="1005" name="mul_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="64" slack="1"/>
<pin id="233" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="236" class="1005" name="G_vec_I_0_load_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="1"/>
<pin id="238" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="G_vec_I_0_load "/>
</bind>
</comp>

<comp id="241" class="1005" name="mul1_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="1"/>
<pin id="243" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul1 "/>
</bind>
</comp>

<comp id="246" class="1005" name="conv_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="64" slack="4"/>
<pin id="248" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="conv "/>
</bind>
</comp>

<comp id="251" class="1005" name="G_vec_I_2_load_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="1"/>
<pin id="253" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="G_vec_I_2_load "/>
</bind>
</comp>

<comp id="256" class="1005" name="conv3_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="64" slack="4"/>
<pin id="258" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="conv3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="20" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="48" pin=2"/></net>

<net id="60"><net_src comp="4" pin="0"/><net_sink comp="48" pin=3"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="48" pin=4"/></net>

<net id="62"><net_src comp="8" pin="0"/><net_sink comp="48" pin=5"/></net>

<net id="63"><net_src comp="10" pin="0"/><net_sink comp="48" pin=6"/></net>

<net id="64"><net_src comp="12" pin="0"/><net_sink comp="48" pin=7"/></net>

<net id="69"><net_src comp="18" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="76"><net_src comp="73" pin="1"/><net_sink comp="48" pin=1"/></net>

<net id="81"><net_src comp="73" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="82"><net_src comp="34" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="83"><net_src comp="38" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="88"><net_src comp="36" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="93"><net_src comp="73" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="94"><net_src comp="32" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="98"><net_src comp="73" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="99"><net_src comp="95" pin="1"/><net_sink comp="48" pin=1"/></net>

<net id="100"><net_src comp="95" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="101"><net_src comp="95" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="105"><net_src comp="77" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="107"><net_src comp="102" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="111"><net_src comp="77" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="112"><net_src comp="108" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="113"><net_src comp="108" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="119"><net_src comp="114" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="123"><net_src comp="73" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="22" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="120" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="132"><net_src comp="24" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="133"><net_src comp="26" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="137"><net_src comp="120" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="124" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="28" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="134" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="30" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="158"><net_src comp="150" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="70" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="170"><net_src comp="159" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="0" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="175"><net_src comp="14" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="180"><net_src comp="16" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="186"><net_src comp="70" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="14" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="70" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="16" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="197"><net_src comp="114" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="199"><net_src comp="194" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="203"><net_src comp="65" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="205"><net_src comp="200" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="209"><net_src comp="138" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="214"><net_src comp="144" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="219"><net_src comp="89" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="224"><net_src comp="48" pin="8"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="229"><net_src comp="48" pin="8"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="234"><net_src comp="84" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="239"><net_src comp="172" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="244"><net_src comp="84" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="249"><net_src comp="73" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="254"><net_src comp="177" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="259"><net_src comp="73" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="77" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: i_sources_phase_0 | {12 }
	Port: G_vec_I_0 | {31 }
	Port: G_vec_I_2 | {32 }
 - Input state : 
	Port: sinGen : i_sources_phase_0 | {1 }
	Port: sinGen : ref_4oPi_table_256_V | {2 3 4 }
	Port: sinGen : fourth_order_double_sin_cos_K0_V | {9 10 11 }
	Port: sinGen : fourth_order_double_sin_cos_K1_V | {7 8 9 }
	Port: sinGen : fourth_order_double_sin_cos_K2_V | {8 9 10 }
	Port: sinGen : fourth_order_double_sin_cos_K3_V | {9 10 11 }
	Port: sinGen : fourth_order_double_sin_cos_K4_V | {9 10 11 }
	Port: sinGen : G_vec_I_0 | {20 }
	Port: sinGen : G_vec_I_2 | {21 }
  - Chain level:
	State 1
		x_assign : 1
		add3 : 1
	State 2
		tmp : 1
	State 3
	State 4
	State 5
	State 6
		bitcast_ln40 : 1
		tmp_2 : 2
		trunc_ln40 : 2
		icmp_ln40 : 3
		icmp_ln40_1 : 3
		tmp_3 : 1
		sub1 : 1
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		store_ln41 : 1
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		conv : 1
	State 21
		conv3 : 1
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
		store_ln34 : 1
	State 32
		store_ln37 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|
|   call   | grp_sin_or_cos_double_s_fu_48 |    24   |  7.266  |   2332  |   4655  |
|----------|-------------------------------|---------|---------|---------|---------|
|   dadd   |           grp_fu_77           |    3    |    0    |   445   |   781   |
|----------|-------------------------------|---------|---------|---------|---------|
|   dmul   |           grp_fu_84           |    11   |    0    |   299   |   203   |
|----------|-------------------------------|---------|---------|---------|---------|
|   fadd   |           grp_fu_65           |    2    |    0    |   227   |   214   |
|----------|-------------------------------|---------|---------|---------|---------|
|   icmp   |        icmp_ln40_fu_138       |    0    |    0    |    0    |    11   |
|          |       icmp_ln40_1_fu_144      |    0    |    0    |    0    |    24   |
|----------|-------------------------------|---------|---------|---------|---------|
|  select  |       select_ln40_fu_159      |    0    |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|---------|
|    or    |         or_ln40_fu_150        |    0    |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|---------|
|    and   |        and_ln40_fu_154        |    0    |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|---------|
|  fptrunc |           grp_fu_70           |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   fpext  |           grp_fu_73           |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   dcmp   |           grp_fu_89           |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|partselect|          tmp_2_fu_124         |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   trunc  |       trunc_ln40_fu_134       |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   Total  |                               |    40   |  7.266  |   3303  |   5924  |
|----------|-------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|    G_vec_I_0_load_reg_236    |   32   |
|    G_vec_I_2_load_reg_251    |   32   |
|         add3_reg_200         |   32   |
|         conv3_reg_256        |   64   |
|         conv_reg_246         |   64   |
|i_sources_phase_0_load_reg_194|   32   |
|      icmp_ln40_1_reg_211     |    1   |
|       icmp_ln40_reg_206      |    1   |
|         mul1_reg_241         |   64   |
|          mul_reg_231         |   64   |
|            reg_102           |   64   |
|            reg_108           |   64   |
|            reg_95            |   64   |
|         tmp_1_reg_226        |   64   |
|         tmp_3_reg_216        |    1   |
|          tmp_reg_221         |   64   |
+------------------------------+--------+
|             Total            |   707  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------|------|------|------|--------||---------||---------|
|              Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------|------|------|------|--------||---------||---------|
| grp_sin_or_cos_double_s_fu_48 |  p1  |   2  |  64  |   128  ||    9    |
|           grp_fu_65           |  p0  |   2  |  32  |   64   ||    9    |
|           grp_fu_70           |  p0  |   2  |  64  |   128  ||    9    |
|           grp_fu_73           |  p0  |   7  |  32  |   224  ||    29   |
|           grp_fu_77           |  p0  |   6  |  64  |   384  ||    25   |
|           grp_fu_77           |  p1  |   4  |  64  |   256  ||    13   |
|           grp_fu_84           |  p0  |   2  |  64  |   128  ||    9    |
|           grp_fu_89           |  p0  |   2  |  64  |   128  ||    9    |
|-------------------------------|------|------|------|--------||---------||---------|
|             Total             |      |      |      |  1440  || 8.49886 ||   112   |
|-------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   40   |    7   |  3303  |  5924  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   112  |
|  Register |    -   |    -   |   707  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   40   |   15   |  4010  |  6036  |
+-----------+--------+--------+--------+--------+
