============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Sat Oct 29 14:46:26 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(51)
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(55)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in ../../RTL/seg_4.v(64)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in ../../RTL/seg_4.v(65)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in ../../RTL/seg_4.v(66)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_seg_4/data[19] will be merged to another kept net figuredata[19]
SYN-5055 WARNING: The kept net u_seg_4/data[18] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net u_seg_4/data[17] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net u_seg_4/data[16] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net u_seg_4/data[15] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net u_seg_4/data[14] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net u_seg_4/data[13] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net u_seg_4/data[12] will be merged to another kept net figuredata[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 6211 instances
RUN-0007 : 2442 luts, 2186 seqs, 954 mslices, 457 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 7357 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4905 nets have 2 pins
RUN-1001 : 1539 nets have [3 - 5] pins
RUN-1001 : 743 nets have [6 - 10] pins
RUN-1001 : 89 nets have [11 - 20] pins
RUN-1001 : 72 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1394     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     66      
RUN-1001 :   Yes  |  No   |  Yes  |     583     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    58   |  36   |    100     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 195
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6209 instances, 2442 luts, 2186 seqs, 1411 slices, 277 macros(1410 instances: 953 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1801 pins
PHY-0007 : Cell area utilization is 26%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29414, tnet num: 7355, tinst num: 6209, tnode num: 36590, tedge num: 48589.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.230903s wall, 1.218750s user + 0.000000s system = 1.218750s CPU (99.0%)

RUN-1004 : used memory is 271 MB, reserved memory is 249 MB, peak memory is 271 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7355 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.376376s wall, 1.375000s user + 0.000000s system = 1.375000s CPU (99.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.81379e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6209.
PHY-3001 : End clustering;  0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 26%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.23881e+06, overlap = 43.25
PHY-3002 : Step(2): len = 1.05111e+06, overlap = 47.2188
PHY-3002 : Step(3): len = 622410, overlap = 71.7812
PHY-3002 : Step(4): len = 548732, overlap = 92.1875
PHY-3002 : Step(5): len = 431651, overlap = 91.6562
PHY-3002 : Step(6): len = 389477, overlap = 115.375
PHY-3002 : Step(7): len = 343890, overlap = 118.875
PHY-3002 : Step(8): len = 318228, overlap = 178.469
PHY-3002 : Step(9): len = 271662, overlap = 226.531
PHY-3002 : Step(10): len = 243846, overlap = 249.781
PHY-3002 : Step(11): len = 230526, overlap = 271.594
PHY-3002 : Step(12): len = 214187, overlap = 292.656
PHY-3002 : Step(13): len = 201946, overlap = 305.406
PHY-3002 : Step(14): len = 190995, overlap = 313.719
PHY-3002 : Step(15): len = 177456, overlap = 332.469
PHY-3002 : Step(16): len = 173194, overlap = 333
PHY-3002 : Step(17): len = 163749, overlap = 343.594
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.45776e-06
PHY-3002 : Step(18): len = 181607, overlap = 260.781
PHY-3002 : Step(19): len = 190102, overlap = 249.875
PHY-3002 : Step(20): len = 189888, overlap = 186.406
PHY-3002 : Step(21): len = 196892, overlap = 157.719
PHY-3002 : Step(22): len = 203608, overlap = 111.906
PHY-3002 : Step(23): len = 206203, overlap = 94.75
PHY-3002 : Step(24): len = 200802, overlap = 95.4688
PHY-3002 : Step(25): len = 196756, overlap = 96.4688
PHY-3002 : Step(26): len = 193812, overlap = 97
PHY-3002 : Step(27): len = 189672, overlap = 89.7188
PHY-3002 : Step(28): len = 184134, overlap = 91.0312
PHY-3002 : Step(29): len = 183671, overlap = 93.375
PHY-3002 : Step(30): len = 178572, overlap = 85.0312
PHY-3002 : Step(31): len = 175643, overlap = 85.9375
PHY-3002 : Step(32): len = 172371, overlap = 89.2812
PHY-3002 : Step(33): len = 171177, overlap = 88.3125
PHY-3002 : Step(34): len = 168615, overlap = 85.8438
PHY-3002 : Step(35): len = 166197, overlap = 83.0938
PHY-3002 : Step(36): len = 163845, overlap = 77.1562
PHY-3002 : Step(37): len = 162745, overlap = 77.125
PHY-3002 : Step(38): len = 162967, overlap = 82.4062
PHY-3002 : Step(39): len = 159886, overlap = 78.25
PHY-3002 : Step(40): len = 159380, overlap = 75
PHY-3002 : Step(41): len = 158231, overlap = 77.5312
PHY-3002 : Step(42): len = 157708, overlap = 79.9062
PHY-3002 : Step(43): len = 155156, overlap = 73.9688
PHY-3002 : Step(44): len = 153140, overlap = 74.25
PHY-3002 : Step(45): len = 153077, overlap = 71.5625
PHY-3002 : Step(46): len = 153405, overlap = 69.6562
PHY-3002 : Step(47): len = 152252, overlap = 59.3438
PHY-3002 : Step(48): len = 151090, overlap = 58.875
PHY-3002 : Step(49): len = 149199, overlap = 60.2188
PHY-3002 : Step(50): len = 148661, overlap = 60.0625
PHY-3002 : Step(51): len = 147856, overlap = 62.9062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.89155e-05
PHY-3002 : Step(52): len = 147374, overlap = 62.0938
PHY-3002 : Step(53): len = 147594, overlap = 61.75
PHY-3002 : Step(54): len = 147737, overlap = 61.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.7831e-05
PHY-3002 : Step(55): len = 149287, overlap = 56.6562
PHY-3002 : Step(56): len = 149882, overlap = 54.8125
PHY-3002 : Step(57): len = 154784, overlap = 56.5625
PHY-3002 : Step(58): len = 157130, overlap = 56.5
PHY-3002 : Step(59): len = 157520, overlap = 50.2812
PHY-3002 : Step(60): len = 159007, overlap = 51.6562
PHY-3002 : Step(61): len = 163385, overlap = 47.4062
PHY-3002 : Step(62): len = 164358, overlap = 47.9062
PHY-3002 : Step(63): len = 164898, overlap = 46.4062
PHY-3002 : Step(64): len = 165523, overlap = 48.0312
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.56621e-05
PHY-3002 : Step(65): len = 165213, overlap = 43.9688
PHY-3002 : Step(66): len = 165228, overlap = 44.8438
PHY-3002 : Step(67): len = 165836, overlap = 48.5312
PHY-3002 : Step(68): len = 166100, overlap = 48.4688
PHY-3002 : Step(69): len = 167883, overlap = 50.7812
PHY-3002 : Step(70): len = 171644, overlap = 44.4375
PHY-3002 : Step(71): len = 177882, overlap = 39.75
PHY-3002 : Step(72): len = 176782, overlap = 38.25
PHY-3002 : Step(73): len = 177575, overlap = 35.4062
PHY-3002 : Step(74): len = 179020, overlap = 38.5312
PHY-3002 : Step(75): len = 179705, overlap = 34.8438
PHY-3002 : Step(76): len = 180680, overlap = 37.1562
PHY-3002 : Step(77): len = 178712, overlap = 41.9062
PHY-3002 : Step(78): len = 178528, overlap = 41.9062
PHY-3002 : Step(79): len = 178472, overlap = 42.1562
PHY-3002 : Step(80): len = 178418, overlap = 42.0625
PHY-3002 : Step(81): len = 178052, overlap = 42.625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000151324
PHY-3002 : Step(82): len = 178202, overlap = 42.375
PHY-3002 : Step(83): len = 178324, overlap = 42.4688
PHY-3002 : Step(84): len = 179879, overlap = 40.5625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018260s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (85.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/7357.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 224504, over cnt = 851(2%), over = 4262, worst = 49
PHY-1001 : End global iterations;  0.381450s wall, 0.625000s user + 0.046875s system = 0.671875s CPU (176.1%)

PHY-1001 : Congestion index: top1 = 61.72, top5 = 42.76, top10 = 34.12, top15 = 28.98.
PHY-3001 : End congestion estimation;  0.492156s wall, 0.750000s user + 0.046875s system = 0.796875s CPU (161.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7355 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.173976s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (98.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.20811e-06
PHY-3002 : Step(85): len = 185414, overlap = 60.4375
PHY-3002 : Step(86): len = 185955, overlap = 60.2812
PHY-3002 : Step(87): len = 175632, overlap = 71.1562
PHY-3002 : Step(88): len = 172819, overlap = 80.7188
PHY-3002 : Step(89): len = 165241, overlap = 79.1875
PHY-3002 : Step(90): len = 164347, overlap = 79.8125
PHY-3002 : Step(91): len = 160208, overlap = 82.0312
PHY-3002 : Step(92): len = 160099, overlap = 82.125
PHY-3002 : Step(93): len = 159630, overlap = 80.1562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.44162e-05
PHY-3002 : Step(94): len = 159980, overlap = 72.5
PHY-3002 : Step(95): len = 159980, overlap = 72.5
PHY-3002 : Step(96): len = 160105, overlap = 73.3438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.88324e-05
PHY-3002 : Step(97): len = 167344, overlap = 58.4062
PHY-3002 : Step(98): len = 168630, overlap = 56
PHY-3002 : Step(99): len = 174307, overlap = 60.5938
PHY-3002 : Step(100): len = 175923, overlap = 58.75
PHY-3002 : Step(101): len = 176801, overlap = 58.625
PHY-3002 : Step(102): len = 176037, overlap = 56.7188
PHY-3002 : Step(103): len = 175965, overlap = 55.9688
PHY-3002 : Step(104): len = 175240, overlap = 52.0938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.76649e-05
PHY-3002 : Step(105): len = 176610, overlap = 53.8438
PHY-3002 : Step(106): len = 176783, overlap = 53.75
PHY-3002 : Step(107): len = 185879, overlap = 46.25
PHY-3002 : Step(108): len = 192261, overlap = 44.875
PHY-3002 : Step(109): len = 187027, overlap = 44.25
PHY-3002 : Step(110): len = 186599, overlap = 44.875
PHY-3002 : Step(111): len = 183936, overlap = 45.3438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00011533
PHY-3002 : Step(112): len = 188051, overlap = 40.2188
PHY-3002 : Step(113): len = 189212, overlap = 40.0312
PHY-3002 : Step(114): len = 203939, overlap = 25.4375
PHY-3002 : Step(115): len = 213479, overlap = 21.9688
PHY-3002 : Step(116): len = 216060, overlap = 17.125
PHY-3002 : Step(117): len = 206952, overlap = 16.6562
PHY-3002 : Step(118): len = 205649, overlap = 15.5312
PHY-3002 : Step(119): len = 200136, overlap = 20
PHY-3002 : Step(120): len = 199552, overlap = 19.625
PHY-3002 : Step(121): len = 196021, overlap = 13.2812
PHY-3002 : Step(122): len = 195664, overlap = 12.9375
PHY-3002 : Step(123): len = 194511, overlap = 14.5625
PHY-3002 : Step(124): len = 194224, overlap = 15.1562
PHY-3002 : Step(125): len = 193074, overlap = 15.5625
PHY-3002 : Step(126): len = 193514, overlap = 16.0938
PHY-3002 : Step(127): len = 194585, overlap = 15.7812
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00023066
PHY-3002 : Step(128): len = 195887, overlap = 16.125
PHY-3002 : Step(129): len = 196821, overlap = 14.8125
PHY-3002 : Step(130): len = 199847, overlap = 13.6562
PHY-3002 : Step(131): len = 203072, overlap = 12.2188
PHY-3002 : Step(132): len = 203566, overlap = 12.5625
PHY-3002 : Step(133): len = 203820, overlap = 13.5
PHY-3002 : Step(134): len = 203925, overlap = 13.375
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000461319
PHY-3002 : Step(135): len = 205306, overlap = 14.1875
PHY-3002 : Step(136): len = 206283, overlap = 13.875
PHY-3002 : Step(137): len = 208344, overlap = 14.2188
PHY-3002 : Step(138): len = 209940, overlap = 13.3438
PHY-3002 : Step(139): len = 214430, overlap = 10.4688
PHY-3002 : Step(140): len = 217872, overlap = 9.3125
PHY-3002 : Step(141): len = 217771, overlap = 9.21875
PHY-3002 : Step(142): len = 217442, overlap = 9.25
PHY-3002 : Step(143): len = 216426, overlap = 5.0625
PHY-3002 : Step(144): len = 215654, overlap = 4.6875
PHY-3002 : Step(145): len = 215020, overlap = 4.25
PHY-3002 : Step(146): len = 214243, overlap = 4.3125
PHY-3002 : Step(147): len = 214098, overlap = 4.15625
PHY-3002 : Step(148): len = 213658, overlap = 4.59375
PHY-3002 : Step(149): len = 213182, overlap = 4.125
PHY-3002 : Step(150): len = 212586, overlap = 3.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000922638
PHY-3002 : Step(151): len = 213394, overlap = 3.75
PHY-3002 : Step(152): len = 214209, overlap = 3.6875
PHY-3002 : Step(153): len = 215869, overlap = 3.75
PHY-3002 : Step(154): len = 218123, overlap = 3.8125
PHY-3002 : Step(155): len = 220910, overlap = 3.625
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00184528
PHY-3002 : Step(156): len = 221600, overlap = 3.6875
PHY-3002 : Step(157): len = 222632, overlap = 3.125
PHY-3002 : Step(158): len = 226128, overlap = 3.0625
PHY-3002 : Step(159): len = 228652, overlap = 3.125
PHY-3002 : Step(160): len = 232617, overlap = 3
PHY-3002 : Step(161): len = 234684, overlap = 2.875
PHY-3002 : Step(162): len = 235651, overlap = 2.8125
PHY-3002 : Step(163): len = 236094, overlap = 2.875
PHY-3002 : Step(164): len = 236266, overlap = 2.5
PHY-3002 : Step(165): len = 236232, overlap = 2.5625
PHY-3002 : Step(166): len = 236159, overlap = 2.75
PHY-3002 : Step(167): len = 235692, overlap = 2.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00369055
PHY-3002 : Step(168): len = 236031, overlap = 2.75
PHY-3002 : Step(169): len = 236463, overlap = 2.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10/7357.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 276520, over cnt = 961(2%), over = 3822, worst = 20
PHY-1001 : End global iterations;  0.427151s wall, 0.687500s user + 0.015625s system = 0.703125s CPU (164.6%)

PHY-1001 : Congestion index: top1 = 48.84, top5 = 37.47, top10 = 31.59, top15 = 27.82.
PHY-3001 : End congestion estimation;  0.548138s wall, 0.812500s user + 0.015625s system = 0.828125s CPU (151.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7355 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.171794s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (100.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000119401
PHY-3002 : Step(170): len = 236499, overlap = 74.125
PHY-3002 : Step(171): len = 238576, overlap = 53.375
PHY-3002 : Step(172): len = 236686, overlap = 45.0938
PHY-3002 : Step(173): len = 231846, overlap = 48.0312
PHY-3002 : Step(174): len = 227002, overlap = 48.9375
PHY-3002 : Step(175): len = 224256, overlap = 39.8125
PHY-3002 : Step(176): len = 223282, overlap = 47.125
PHY-3002 : Step(177): len = 222365, overlap = 41.0938
PHY-3002 : Step(178): len = 221158, overlap = 37.9375
PHY-3002 : Step(179): len = 218733, overlap = 38.875
PHY-3002 : Step(180): len = 217507, overlap = 37.3125
PHY-3002 : Step(181): len = 216142, overlap = 36.1875
PHY-3002 : Step(182): len = 215518, overlap = 38.6875
PHY-3002 : Step(183): len = 215072, overlap = 38.5625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000238802
PHY-3002 : Step(184): len = 218821, overlap = 36.6562
PHY-3002 : Step(185): len = 220860, overlap = 34.5938
PHY-3002 : Step(186): len = 222310, overlap = 33.375
PHY-3002 : Step(187): len = 223394, overlap = 32.4688
PHY-3002 : Step(188): len = 224531, overlap = 34.2188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000477603
PHY-3002 : Step(189): len = 226940, overlap = 34.6875
PHY-3002 : Step(190): len = 228586, overlap = 32.8125
PHY-3002 : Step(191): len = 231566, overlap = 29.9062
PHY-3002 : Step(192): len = 233816, overlap = 28.8438
PHY-3002 : Step(193): len = 235143, overlap = 27.3438
PHY-3002 : Step(194): len = 235562, overlap = 22.2188
PHY-3002 : Step(195): len = 235586, overlap = 21.4062
PHY-3002 : Step(196): len = 235008, overlap = 23.6875
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29414, tnet num: 7355, tinst num: 6209, tnode num: 36590, tedge num: 48589.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.208828s wall, 1.218750s user + 0.000000s system = 1.218750s CPU (100.8%)

RUN-1004 : used memory is 312 MB, reserved memory is 293 MB, peak memory is 325 MB
OPT-1001 : Total overflow 206.41 peak overflow 1.94
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 191/7357.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 291896, over cnt = 985(2%), over = 2987, worst = 20
PHY-1001 : End global iterations;  0.506217s wall, 0.859375s user + 0.109375s system = 0.968750s CPU (191.4%)

PHY-1001 : Congestion index: top1 = 41.03, top5 = 32.62, top10 = 28.27, top15 = 25.52.
PHY-1001 : End incremental global routing;  0.626068s wall, 0.984375s user + 0.109375s system = 1.093750s CPU (174.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7355 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.189547s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (98.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.937321s wall, 1.296875s user + 0.109375s system = 1.406250s CPU (150.0%)

OPT-1001 : Current memory(MB): used = 320, reserve = 301, peak = 325.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5845/7357.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 291896, over cnt = 985(2%), over = 2987, worst = 20
PHY-1002 : len = 302336, over cnt = 656(1%), over = 1570, worst = 13
PHY-1002 : len = 310216, over cnt = 250(0%), over = 590, worst = 11
PHY-1002 : len = 313928, over cnt = 77(0%), over = 183, worst = 8
PHY-1002 : len = 315472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.406945s wall, 0.609375s user + 0.015625s system = 0.625000s CPU (153.6%)

PHY-1001 : Congestion index: top1 = 36.21, top5 = 29.82, top10 = 26.29, top15 = 24.06.
OPT-1001 : End congestion update;  0.518530s wall, 0.718750s user + 0.015625s system = 0.734375s CPU (141.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7355 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.136215s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (103.2%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.654890s wall, 0.859375s user + 0.015625s system = 0.875000s CPU (133.6%)

OPT-1001 : Current memory(MB): used = 325, reserve = 305, peak = 325.
OPT-1001 : End physical optimization;  2.858081s wall, 3.421875s user + 0.125000s system = 3.546875s CPU (124.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2442 LUT to BLE ...
SYN-4008 : Packed 2442 LUT and 1133 SEQ to BLE.
SYN-4003 : Packing 1053 remaining SEQ's ...
SYN-4005 : Packed 563 SEQ with LUT/SLICE
SYN-4006 : 925 single LUT's are left
SYN-4006 : 490 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 2932/5533 primitive instances ...
PHY-3001 : End packing;  0.285922s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (98.4%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3262 instances
RUN-1001 : 1545 mslices, 1545 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6296 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3824 nets have 2 pins
RUN-1001 : 1536 nets have [3 - 5] pins
RUN-1001 : 772 nets have [6 - 10] pins
RUN-1001 : 86 nets have [11 - 20] pins
RUN-1001 : 69 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 3260 instances, 3090 slices, 277 macros(1410 instances: 953 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1063 pins
PHY-3001 : Cell area utilization is 38%
PHY-3001 : After packing: Len = 236470, Over = 57
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3009/6296.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 306360, over cnt = 415(1%), over = 657, worst = 6
PHY-1002 : len = 308400, over cnt = 267(0%), over = 356, worst = 5
PHY-1002 : len = 311528, over cnt = 51(0%), over = 64, worst = 5
PHY-1002 : len = 311896, over cnt = 32(0%), over = 34, worst = 2
PHY-1002 : len = 312320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.560547s wall, 0.859375s user + 0.156250s system = 1.015625s CPU (181.2%)

PHY-1001 : Congestion index: top1 = 35.93, top5 = 29.36, top10 = 25.75, top15 = 23.51.
PHY-3001 : End congestion estimation;  0.700184s wall, 0.984375s user + 0.156250s system = 1.140625s CPU (162.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25630, tnet num: 6294, tinst num: 3260, tnode num: 30872, tedge num: 44152.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.297849s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (99.9%)

RUN-1004 : used memory is 329 MB, reserved memory is 311 MB, peak memory is 329 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6294 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.470795s wall, 1.484375s user + 0.000000s system = 1.484375s CPU (100.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.35774e-05
PHY-3002 : Step(197): len = 224993, overlap = 58.5
PHY-3002 : Step(198): len = 221656, overlap = 61.5
PHY-3002 : Step(199): len = 213709, overlap = 60
PHY-3002 : Step(200): len = 210470, overlap = 65
PHY-3002 : Step(201): len = 207181, overlap = 65.25
PHY-3002 : Step(202): len = 205106, overlap = 66.25
PHY-3002 : Step(203): len = 204552, overlap = 68.5
PHY-3002 : Step(204): len = 203776, overlap = 69.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.71548e-05
PHY-3002 : Step(205): len = 208305, overlap = 65
PHY-3002 : Step(206): len = 210505, overlap = 63.25
PHY-3002 : Step(207): len = 216576, overlap = 57
PHY-3002 : Step(208): len = 215101, overlap = 57.25
PHY-3002 : Step(209): len = 214912, overlap = 56.5
PHY-3002 : Step(210): len = 214571, overlap = 55.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00013431
PHY-3002 : Step(211): len = 224354, overlap = 49.75
PHY-3002 : Step(212): len = 227647, overlap = 43.75
PHY-3002 : Step(213): len = 231537, overlap = 37.75
PHY-3002 : Step(214): len = 232847, overlap = 37.25
PHY-3002 : Step(215): len = 233649, overlap = 35.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000268619
PHY-3002 : Step(216): len = 237989, overlap = 35.75
PHY-3002 : Step(217): len = 242156, overlap = 33.25
PHY-3002 : Step(218): len = 245720, overlap = 33.25
PHY-3002 : Step(219): len = 245574, overlap = 30.75
PHY-3002 : Step(220): len = 245206, overlap = 29.75
PHY-3002 : Step(221): len = 245211, overlap = 30
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000460545
PHY-3002 : Step(222): len = 249002, overlap = 28.25
PHY-3002 : Step(223): len = 252199, overlap = 25.75
PHY-3002 : Step(224): len = 254428, overlap = 26
PHY-3002 : Step(225): len = 256553, overlap = 26.25
PHY-3002 : Step(226): len = 257013, overlap = 23.75
PHY-3002 : Step(227): len = 257136, overlap = 21
PHY-3002 : Step(228): len = 257082, overlap = 20.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000890847
PHY-3002 : Step(229): len = 260391, overlap = 21.25
PHY-3002 : Step(230): len = 262158, overlap = 20.25
PHY-3002 : Step(231): len = 264004, overlap = 18.75
PHY-3002 : Step(232): len = 265542, overlap = 18.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.924093s wall, 0.625000s user + 1.734375s system = 2.359375s CPU (255.3%)

PHY-3001 : Trial Legalized: Len = 278832
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 255/6296.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 345608, over cnt = 507(1%), over = 818, worst = 9
PHY-1002 : len = 347424, over cnt = 332(0%), over = 486, worst = 6
PHY-1002 : len = 350896, over cnt = 106(0%), over = 153, worst = 4
PHY-1002 : len = 351888, over cnt = 45(0%), over = 63, worst = 4
PHY-1002 : len = 352480, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.939751s wall, 1.359375s user + 0.078125s system = 1.437500s CPU (153.0%)

PHY-1001 : Congestion index: top1 = 33.51, top5 = 28.30, top10 = 25.58, top15 = 23.77.
PHY-3001 : End congestion estimation;  1.094576s wall, 1.515625s user + 0.078125s system = 1.593750s CPU (145.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6294 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.164119s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (95.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000113689
PHY-3002 : Step(233): len = 259779, overlap = 4.5
PHY-3002 : Step(234): len = 252102, overlap = 8.5
PHY-3002 : Step(235): len = 250627, overlap = 10.25
PHY-3002 : Step(236): len = 250472, overlap = 10.5
PHY-3002 : Step(237): len = 249993, overlap = 10.25
PHY-3002 : Step(238): len = 249002, overlap = 12
PHY-3002 : Step(239): len = 248461, overlap = 13.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009332s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (167.4%)

PHY-3001 : Legalized: Len = 254697, Over = 0
PHY-3001 : Spreading special nets. 24 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.024909s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (125.5%)

PHY-3001 : 25 instances has been re-located, deltaX = 5, deltaY = 17, maxDist = 1.
PHY-3001 : Final: Len = 255165, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25630, tnet num: 6294, tinst num: 3260, tnode num: 30872, tedge num: 44152.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.393984s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (97.5%)

RUN-1004 : used memory is 330 MB, reserved memory is 313 MB, peak memory is 339 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1758/6296.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 324800, over cnt = 473(1%), over = 731, worst = 8
PHY-1002 : len = 327008, over cnt = 262(0%), over = 356, worst = 5
PHY-1002 : len = 329240, over cnt = 92(0%), over = 121, worst = 4
PHY-1002 : len = 329936, over cnt = 46(0%), over = 56, worst = 3
PHY-1002 : len = 330576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.849765s wall, 1.218750s user + 0.171875s system = 1.390625s CPU (163.6%)

PHY-1001 : Congestion index: top1 = 30.82, top5 = 27.31, top10 = 24.94, top15 = 23.16.
PHY-1001 : End incremental global routing;  1.012137s wall, 1.390625s user + 0.171875s system = 1.562500s CPU (154.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6294 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.186877s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (100.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.358047s wall, 1.734375s user + 0.171875s system = 1.906250s CPU (140.4%)

OPT-1001 : Current memory(MB): used = 334, reserve = 317, peak = 339.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5354/6296.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 330576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.060192s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (103.8%)

PHY-1001 : Congestion index: top1 = 30.82, top5 = 27.31, top10 = 24.94, top15 = 23.16.
OPT-1001 : End congestion update;  0.224842s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (97.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6294 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.165895s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (103.6%)

OPT-0007 : Start: WNS 4245 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.390934s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (99.9%)

OPT-1001 : Current memory(MB): used = 336, reserve = 318, peak = 339.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6294 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.190811s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (90.1%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5354/6296.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 330576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.054619s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (85.8%)

PHY-1001 : Congestion index: top1 = 30.82, top5 = 27.31, top10 = 24.94, top15 = 23.16.
PHY-1001 : End incremental global routing;  0.209393s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (104.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6294 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.187434s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (83.4%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5354/6296.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 330576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.059801s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (104.5%)

PHY-1001 : Congestion index: top1 = 30.82, top5 = 27.31, top10 = 24.94, top15 = 23.16.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6294 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.151594s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (103.1%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4245 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 30.482759
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  4.174596s wall, 4.468750s user + 0.171875s system = 4.640625s CPU (111.2%)

RUN-1003 : finish command "place" in  23.436810s wall, 41.156250s user + 10.906250s system = 52.062500s CPU (222.1%)

RUN-1004 : used memory is 311 MB, reserved memory is 291 MB, peak memory is 339 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3262 instances
RUN-1001 : 1545 mslices, 1545 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6296 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3824 nets have 2 pins
RUN-1001 : 1536 nets have [3 - 5] pins
RUN-1001 : 772 nets have [6 - 10] pins
RUN-1001 : 86 nets have [11 - 20] pins
RUN-1001 : 69 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25630, tnet num: 6294, tinst num: 3260, tnode num: 30872, tedge num: 44152.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.414896s wall, 1.406250s user + 0.000000s system = 1.406250s CPU (99.4%)

RUN-1004 : used memory is 328 MB, reserved memory is 310 MB, peak memory is 363 MB
PHY-1001 : 1545 mslices, 1545 lslices, 144 pads, 14 brams, 5 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6294 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 316488, over cnt = 559(1%), over = 897, worst = 9
PHY-1002 : len = 320336, over cnt = 304(0%), over = 418, worst = 5
PHY-1002 : len = 322808, over cnt = 133(0%), over = 168, worst = 4
PHY-1002 : len = 324600, over cnt = 9(0%), over = 11, worst = 2
PHY-1002 : len = 324664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.902275s wall, 1.312500s user + 0.156250s system = 1.468750s CPU (162.8%)

PHY-1001 : Congestion index: top1 = 31.57, top5 = 27.21, top10 = 24.73, top15 = 23.00.
PHY-1001 : End global routing;  1.047504s wall, 1.453125s user + 0.156250s system = 1.609375s CPU (153.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 354, reserve = 336, peak = 363.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 611, reserve = 596, peak = 611.
PHY-1001 : End build detailed router design. 4.119007s wall, 4.078125s user + 0.046875s system = 4.125000s CPU (100.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 92344, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.442928s wall, 4.406250s user + 0.031250s system = 4.437500s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 644, reserve = 630, peak = 644.
PHY-1001 : End phase 1; 4.449382s wall, 4.406250s user + 0.031250s system = 4.437500s CPU (99.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Patch 2424 net; 2.455699s wall, 2.453125s user + 0.000000s system = 2.453125s CPU (99.9%)

PHY-1022 : len = 879096, over cnt = 171(0%), over = 171, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 649, reserve = 634, peak = 649.
PHY-1001 : End initial routed; 11.549162s wall, 21.171875s user + 0.062500s system = 21.234375s CPU (183.9%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5080(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.630477s wall, 1.625000s user + 0.000000s system = 1.625000s CPU (99.7%)

PHY-1001 : Current memory(MB): used = 655, reserve = 641, peak = 655.
PHY-1001 : End phase 2; 13.179709s wall, 22.796875s user + 0.062500s system = 22.859375s CPU (173.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 879096, over cnt = 171(0%), over = 171, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.023300s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (67.1%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 877328, over cnt = 22(0%), over = 22, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.190258s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (180.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 877176, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.071818s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (108.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 877248, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.054352s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (115.0%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5080(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.624295s wall, 1.625000s user + 0.000000s system = 1.625000s CPU (100.0%)

PHY-1001 : Commit to database.....
PHY-1001 : 31 feed throughs used by 25 nets
PHY-1001 : End commit to database; 0.775249s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (98.8%)

PHY-1001 : Current memory(MB): used = 689, reserve = 676, peak = 689.
PHY-1001 : End phase 3; 2.906946s wall, 3.062500s user + 0.000000s system = 3.062500s CPU (105.4%)

PHY-1003 : Routed, final wirelength = 877248
PHY-1001 : Current memory(MB): used = 691, reserve = 678, peak = 691.
PHY-1001 : End export database. 0.023274s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (67.1%)

PHY-1001 : End detail routing;  24.964678s wall, 34.625000s user + 0.171875s system = 34.796875s CPU (139.4%)

RUN-1003 : finish command "route" in  27.712794s wall, 37.765625s user + 0.328125s system = 38.093750s CPU (137.5%)

RUN-1004 : used memory is 691 MB, reserved memory is 678 MB, peak memory is 691 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     5350   out of  19600   27.30%
#reg                     2189   out of  19600   11.17%
#le                      5840
  #lut only              3651   out of   5840   62.52%
  #reg only               490   out of   5840    8.39%
  #lut&reg               1699   out of   5840   29.09%
#dsp                        5   out of     29   17.24%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                              Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                   989
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                187
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                45
#4        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                36
#5        u_camera_init/divider2[8]                                  GCLK               mslice             u_cam_vga_out/lt1_syn_51.q1                         22
#6        u_camera_init/divider2[7]                                  GCLK               mslice             u_cam_vga_out/lt1_syn_51.q0                         18
#7        u_image_process/wrreq                                      GCLK               mslice             u_image_process/u_RGBYCbCr/reg7_syn_24.f0           11
#8        u_image_select/mode[3]_syn_26                              GCLK               lslice             u_image_process/u_RGBYCbCr/img_cb1_b_n_syn_10.f1    11
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                    7
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |5840   |3939    |1411    |2189    |14      |5       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |767    |521     |161     |391     |2       |0       |
|    command1                          |command                                    |52     |52      |0       |41      |0       |0       |
|    control1                          |control_interface                          |97     |70      |24      |49      |0       |0       |
|    data_path1                        |sdr_data_path                              |10     |10      |0       |4       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |126    |65      |18      |99      |1       |0       |
|      dcfifo_component                |softfifo                                   |126    |65      |18      |99      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |30     |20      |0       |30      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |36     |26      |0       |36      |0       |0       |
|    sdram1                            |sdram                                      |4      |4       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |123    |78      |18      |92      |1       |0       |
|      dcfifo_component                |softfifo                                   |123    |78      |18      |92      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |38     |32      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |27     |18      |0       |27      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |8      |8       |0       |6       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |110    |66      |44      |27      |0       |0       |
|  u_camera_init                       |camera_init                                |538    |522     |9       |86      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |150    |150     |0       |47      |0       |0       |
|  u_camera_reader                     |camera_reader                              |96     |50      |17      |61      |0       |0       |
|  u_image_process                     |image_process                              |4068   |2542    |1170    |1557    |12      |5       |
|    u_Dilation_Detector               |Dilation_Detector                          |185    |128     |45      |84      |2       |0       |
|      u_three_martix_4                |three_martix                               |172    |120     |45      |71      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |2       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |169    |110     |45      |79      |2       |0       |
|      u_three_martix_3                |three_martix                               |158    |100     |45      |68      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |3      |3       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |919    |639     |249     |245     |0       |1       |
|    u_Median_Gray                     |Median_Gray                                |750    |437     |235     |287     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |509    |308     |190     |145     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |35      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |86     |56      |30      |29      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |86     |56      |30      |25      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |15      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |12      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |51     |31      |20      |9       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |71     |41      |30      |9       |0       |0       |
|      u_three_martix                  |three_martix                               |241    |129     |45      |142     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |721    |423     |235     |272     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |493    |303     |190     |142     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |32      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |33      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |88     |58      |30      |29      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |48     |28      |20      |13      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |71     |41      |30      |11      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |48     |28      |20      |9       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |15      |0       |0       |
|      u_three_martix                  |three_martix                               |228    |120     |45      |130     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |2       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |724    |430     |235     |262     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |494    |304     |190     |131     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |31      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |88     |58      |30      |30      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |32      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |49     |29      |20      |7       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |48     |28      |20      |15      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |71     |41      |30      |8       |0       |0       |
|      u_three_martix                  |three_martix                               |230    |126     |45      |131     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |78     |25      |14      |48      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |344    |205     |92      |164     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |139    |87      |47      |49      |0       |0       |
|      u_three_martix_2                |three_martix                               |205    |118     |45      |115     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |3      |3       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|  u_image_select                      |image_select                               |60     |60      |0       |30      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |173    |150     |10      |28      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3743  
    #2          2       661   
    #3          3       561   
    #4          4       266   
    #5        5-10      787   
    #6        11-50     124   
    #7       51-100      10   
    #8       101-500     1    
    #9        >500       1    
  Average     2.90            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db ov2640_sdram_pr.db" in  1.003837s wall, 1.515625s user + 0.015625s system = 1.531250s CPU (152.5%)

RUN-1004 : used memory is 687 MB, reserved memory is 674 MB, peak memory is 739 MB
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3260
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6296, pip num: 60575
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 31
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3084 valid insts, and 185288 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  5.367221s wall, 67.906250s user + 0.562500s system = 68.468750s CPU (1275.7%)

RUN-1004 : used memory is 662 MB, reserved memory is 658 MB, peak memory is 870 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221029_144626.log"
