Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Fri Feb  9 18:02:54 2018
| Host         : Gogol-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Scaler_Streamer_Top_Block_timing_summary_routed.rpt -warn_on_violation -rpx Scaler_Streamer_Top_Block_timing_summary_routed.rpx
| Design       : Scaler_Streamer_Top_Block
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 7 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.646      -40.568                     13                   86       -5.419      -11.326                      5                   86        7.833        0.000                       0                    43  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                   ------------       ----------      --------------
ftdi_clk                                                {0.000 8.334}      16.667          59.999          
  controller/dataRxFifo/pWrite_counter/pNextToWrite[5]  {0.000 8.334}      16.667          59.999          
  controller/dataRxFifo/pWrite_counter/pNextToWrite[6]  {0.000 8.334}      16.667          59.999          
  controller/dataTxFifo/pRead_counter/pNextToRead[5]    {0.000 8.334}      16.667          59.999          
  controller/dataTxFifo/pRead_counter/pNextToRead[6]    {0.000 8.334}      16.667          59.999          
  controller/state[0]                                   {0.000 8.334}      16.667          59.999          
  controller/state[1]                                   {0.000 8.334}      16.667          59.999          
  controller/state[2]                                   {0.000 8.334}      16.667          59.999          
sys_clk                                                 {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ftdi_clk                                                     -0.793       -5.580                      8                   72        0.086        0.000                      0                   72        7.833        0.000                       0                    34  
  controller/dataRxFifo/pWrite_counter/pNextToWrite[5]        0.000        0.000                      0                    1       -2.006       -2.006                      1                    1        7.834        0.000                       0                     2  
  controller/dataRxFifo/pWrite_counter/pNextToWrite[6]        0.000        0.000                      0                    1       -1.622       -1.622                      1                    1        7.833        0.000                       0                     2  
  controller/dataTxFifo/pRead_counter/pNextToRead[5]          0.000        0.000                      0                    1       -2.898       -2.898                      1                    1        7.833        0.000                       0                     2  
  controller/dataTxFifo/pRead_counter/pNextToRead[6]          0.000        0.000                      0                    1       -2.291       -2.291                      1                    1        7.834        0.000                       0                     2  
  controller/state[0]                                         0.000        0.000                      0                    5       -0.995       -0.995                      1                    5        7.833        0.000                       0                     5  
  controller/state[1]                                         0.000        0.000                      0                    4        0.270        0.000                      0                    4        7.833        0.000                       0                     5  
  controller/state[2]                                         0.000        0.000                      0                    5        0.365        0.000                      0                    5        7.833        0.000                       0                     5  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                            To Clock                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                            --------                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
controller/dataRxFifo/pWrite_counter/pNextToWrite[5]  ftdi_clk                                                    3.152        0.000                      0                    1        0.789        0.000                      0                    1  
controller/dataRxFifo/pWrite_counter/pNextToWrite[6]  ftdi_clk                                                   -0.634       -0.634                      1                    1        2.867        0.000                      0                    1  
controller/dataTxFifo/pRead_counter/pNextToRead[5]    ftdi_clk                                                   -7.350       -7.350                      1                    2        0.373        0.000                      0                    2  
controller/dataTxFifo/pRead_counter/pNextToRead[6]    ftdi_clk                                                   -0.259       -0.259                      1                    2        0.331        0.000                      0                    2  
controller/state[0]                                   ftdi_clk                                                   -9.488      -18.120                      2                   34        0.247        0.000                      0                   34  
controller/state[1]                                   ftdi_clk                                                  -11.646      -27.004                      3                   34        0.177        0.000                      0                   34  
controller/state[2]                                   ftdi_clk                                                  -11.438      -26.521                      3                   34        0.210        0.000                      0                   34  
controller/dataRxFifo/pWrite_counter/pNextToWrite[6]  controller/dataRxFifo/pWrite_counter/pNextToWrite[5]        1.747        0.000                      0                    1       -5.419       -5.419                      1                    1  
controller/dataRxFifo/pWrite_counter/pNextToWrite[5]  controller/dataRxFifo/pWrite_counter/pNextToWrite[6]        0.000        0.000                      0                    1        1.236        0.000                      0                    1  
controller/dataTxFifo/pRead_counter/pNextToRead[6]    controller/dataTxFifo/pRead_counter/pNextToRead[5]          0.000        0.000                      0                    1       -3.930       -3.930                      1                    1  
controller/dataTxFifo/pRead_counter/pNextToRead[5]    controller/dataTxFifo/pRead_counter/pNextToRead[6]          0.000        0.000                      0                    1       -1.991       -1.991                      1                    1  
ftdi_clk                                              controller/state[0]                                         0.000        0.000                      0                    5        0.265        0.000                      0                    5  
controller/state[1]                                   controller/state[0]                                         0.000        0.000                      0                    4        0.264        0.000                      0                    4  
controller/state[2]                                   controller/state[0]                                         0.000        0.000                      0                    5        0.186        0.000                      0                    5  
ftdi_clk                                              controller/state[1]                                         0.000        0.000                      0                    5        0.112        0.000                      0                    5  
controller/state[0]                                   controller/state[1]                                         0.000        0.000                      0                    5       -1.269       -1.269                      1                    5  
controller/state[2]                                   controller/state[1]                                         0.000        0.000                      0                    5        0.139        0.000                      0                    5  
ftdi_clk                                              controller/state[2]                                         0.000        0.000                      0                    5        0.117        0.000                      0                    5  
controller/state[0]                                   controller/state[2]                                         0.000        0.000                      0                    5       -1.398       -1.398                      1                    5  
controller/state[1]                                   controller/state[2]                                         0.000        0.000                      0                    4        0.112        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                            From Clock                                            To Clock                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                            ----------                                            --------                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                     controller/dataRxFifo/pWrite_counter/pNextToWrite[5]  controller/dataRxFifo/pWrite_counter/pNextToWrite[5]        1.109        0.000                      0                    1        9.876        0.000                      0                    1  
**async_default**                                     controller/dataRxFifo/pWrite_counter/pNextToWrite[6]  controller/dataRxFifo/pWrite_counter/pNextToWrite[5]       11.609        0.000                      0                    1       -0.051       -0.051                      1                    1  
**async_default**                                     controller/dataRxFifo/pWrite_counter/pNextToWrite[5]  controller/dataRxFifo/pWrite_counter/pNextToWrite[6]        5.995        0.000                      0                    1        3.638        0.000                      0                    1  
**async_default**                                     controller/dataRxFifo/pWrite_counter/pNextToWrite[6]  controller/dataRxFifo/pWrite_counter/pNextToWrite[6]        0.251        0.000                      0                    1       10.928        0.000                      0                    1  
**async_default**                                     controller/dataTxFifo/pRead_counter/pNextToRead[5]    controller/dataTxFifo/pRead_counter/pNextToRead[5]          3.393        0.000                      0                    1        8.349        0.000                      0                    1  
**async_default**                                     controller/dataTxFifo/pRead_counter/pNextToRead[6]    controller/dataTxFifo/pRead_counter/pNextToRead[5]          9.442        0.000                      0                    1        1.501        0.000                      0                    1  
**async_default**                                     controller/dataTxFifo/pRead_counter/pNextToRead[5]    controller/dataTxFifo/pRead_counter/pNextToRead[6]         10.658        0.000                      0                    1       -0.528       -0.528                      1                    1  
**async_default**                                     controller/dataTxFifo/pRead_counter/pNextToRead[6]    controller/dataTxFifo/pRead_counter/pNextToRead[6]          0.480        0.000                      0                    1        9.666        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ftdi_clk
  To Clock:  ftdi_clk

Setup :            8  Failing Endpoints,  Worst Slack       -0.793ns,  Total Violation       -5.580ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.793ns  (required time - arrival time)
  Source:                 controller/dataTxFifo/memory_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            ftdi_d[5]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (ftdi_clk fall@25.001ns - ftdi_clk fall@8.334ns)
  Data Path Delay:        7.813ns  (logic 5.487ns (70.227%)  route 2.326ns (29.773%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -5.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.001 - 25.001 ) 
    Source Clock Delay      (SCD):    5.612ns = ( 13.946 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.667    13.946    controller/dataTxFifo/ftdi_clk
    RAMB18_X0Y54         RAMB18E1                                     r  controller/dataTxFifo/memory_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.454    16.400 r  controller/dataTxFifo/memory_reg/DOBDO[5]
                         net (fo=1, routed)           2.326    18.726    ftdi_d_IBUF[5]
    B11                  OBUF (Prop_obuf_I_O)         3.033    21.758 r  ftdi_d_OBUF[5]_inst/O
                         net (fo=0)                   0.000    21.758    ftdi_d[5]
    B11                                                               r  ftdi_d[5] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                     25.001    25.001 f  
                         clock pessimism              0.000    25.001    
                         clock uncertainty           -0.035    24.966    
                         output delay                -4.000    20.966    
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -21.758    
  -------------------------------------------------------------------
                         slack                                 -0.793    

Slack (VIOLATED) :        -0.776ns  (required time - arrival time)
  Source:                 controller/dataTxFifo/memory_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            ftdi_d[4]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (ftdi_clk fall@25.001ns - ftdi_clk fall@8.334ns)
  Data Path Delay:        7.796ns  (logic 5.488ns (70.399%)  route 2.308ns (29.601%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -5.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.001 - 25.001 ) 
    Source Clock Delay      (SCD):    5.612ns = ( 13.946 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.667    13.946    controller/dataTxFifo/ftdi_clk
    RAMB18_X0Y54         RAMB18E1                                     r  controller/dataTxFifo/memory_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.454    16.400 r  controller/dataTxFifo/memory_reg/DOBDO[4]
                         net (fo=1, routed)           2.308    18.707    ftdi_d_IBUF[4]
    A11                  OBUF (Prop_obuf_I_O)         3.034    21.742 r  ftdi_d_OBUF[4]_inst/O
                         net (fo=0)                   0.000    21.742    ftdi_d[4]
    A11                                                               r  ftdi_d[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                     25.001    25.001 f  
                         clock pessimism              0.000    25.001    
                         clock uncertainty           -0.035    24.966    
                         output delay                -4.000    20.966    
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -21.742    
  -------------------------------------------------------------------
                         slack                                 -0.776    

Slack (VIOLATED) :        -0.717ns  (required time - arrival time)
  Source:                 controller/dataTxFifo/memory_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            ftdi_d[3]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (ftdi_clk fall@25.001ns - ftdi_clk fall@8.334ns)
  Data Path Delay:        7.737ns  (logic 5.473ns (70.734%)  route 2.264ns (29.266%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -5.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.001 - 25.001 ) 
    Source Clock Delay      (SCD):    5.612ns = ( 13.946 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.667    13.946    controller/dataTxFifo/ftdi_clk
    RAMB18_X0Y54         RAMB18E1                                     r  controller/dataTxFifo/memory_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    16.400 r  controller/dataTxFifo/memory_reg/DOBDO[3]
                         net (fo=1, routed)           2.264    18.664    ftdi_d_IBUF[3]
    D12                  OBUF (Prop_obuf_I_O)         3.019    21.683 r  ftdi_d_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.683    ftdi_d[3]
    D12                                                               r  ftdi_d[3] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                     25.001    25.001 f  
                         clock pessimism              0.000    25.001    
                         clock uncertainty           -0.035    24.966    
                         output delay                -4.000    20.966    
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -21.683    
  -------------------------------------------------------------------
                         slack                                 -0.717    

Slack (VIOLATED) :        -0.709ns  (required time - arrival time)
  Source:                 controller/dataTxFifo/memory_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            ftdi_d[6]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (ftdi_clk fall@25.001ns - ftdi_clk fall@8.334ns)
  Data Path Delay:        7.729ns  (logic 5.464ns (70.702%)  route 2.264ns (29.298%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -5.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.001 - 25.001 ) 
    Source Clock Delay      (SCD):    5.612ns = ( 13.946 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.667    13.946    controller/dataTxFifo/ftdi_clk
    RAMB18_X0Y54         RAMB18E1                                     r  controller/dataTxFifo/memory_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454    16.400 r  controller/dataTxFifo/memory_reg/DOBDO[6]
                         net (fo=1, routed)           2.264    18.664    ftdi_d_IBUF[6]
    F14                  OBUF (Prop_obuf_I_O)         3.010    21.674 r  ftdi_d_OBUF[6]_inst/O
                         net (fo=0)                   0.000    21.674    ftdi_d[6]
    F14                                                               r  ftdi_d[6] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                     25.001    25.001 f  
                         clock pessimism              0.000    25.001    
                         clock uncertainty           -0.035    24.966    
                         output delay                -4.000    20.966    
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -21.674    
  -------------------------------------------------------------------
                         slack                                 -0.709    

Slack (VIOLATED) :        -0.662ns  (required time - arrival time)
  Source:                 controller/dataTxFifo/memory_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            ftdi_d[1]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (ftdi_clk fall@25.001ns - ftdi_clk fall@8.334ns)
  Data Path Delay:        7.682ns  (logic 5.492ns (71.489%)  route 2.190ns (28.511%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -5.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.001 - 25.001 ) 
    Source Clock Delay      (SCD):    5.612ns = ( 13.946 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.667    13.946    controller/dataTxFifo/ftdi_clk
    RAMB18_X0Y54         RAMB18E1                                     r  controller/dataTxFifo/memory_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    16.400 r  controller/dataTxFifo/memory_reg/DOBDO[1]
                         net (fo=1, routed)           2.190    18.590    ftdi_d_IBUF[1]
    A13                  OBUF (Prop_obuf_I_O)         3.038    21.628 r  ftdi_d_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.628    ftdi_d[1]
    A13                                                               r  ftdi_d[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                     25.001    25.001 f  
                         clock pessimism              0.000    25.001    
                         clock uncertainty           -0.035    24.966    
                         output delay                -4.000    20.966    
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -21.628    
  -------------------------------------------------------------------
                         slack                                 -0.662    

Slack (VIOLATED) :        -0.645ns  (required time - arrival time)
  Source:                 controller/dataTxFifo/memory_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            ftdi_d[0]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (ftdi_clk fall@25.001ns - ftdi_clk fall@8.334ns)
  Data Path Delay:        7.665ns  (logic 5.495ns (71.688%)  route 2.170ns (28.312%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -5.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.001 - 25.001 ) 
    Source Clock Delay      (SCD):    5.612ns = ( 13.946 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.667    13.946    controller/dataTxFifo/ftdi_clk
    RAMB18_X0Y54         RAMB18E1                                     r  controller/dataTxFifo/memory_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    16.400 r  controller/dataTxFifo/memory_reg/DOBDO[0]
                         net (fo=1, routed)           2.170    18.570    ftdi_d_IBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         3.041    21.611 r  ftdi_d_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.611    ftdi_d[0]
    A14                                                               r  ftdi_d[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                     25.001    25.001 f  
                         clock pessimism              0.000    25.001    
                         clock uncertainty           -0.035    24.966    
                         output delay                -4.000    20.966    
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -21.611    
  -------------------------------------------------------------------
                         slack                                 -0.645    

Slack (VIOLATED) :        -0.641ns  (required time - arrival time)
  Source:                 controller/dataTxFifo/memory_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            ftdi_d[2]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (ftdi_clk fall@25.001ns - ftdi_clk fall@8.334ns)
  Data Path Delay:        7.661ns  (logic 5.465ns (71.340%)  route 2.196ns (28.660%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -5.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.001 - 25.001 ) 
    Source Clock Delay      (SCD):    5.612ns = ( 13.946 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.667    13.946    controller/dataTxFifo/ftdi_clk
    RAMB18_X0Y54         RAMB18E1                                     r  controller/dataTxFifo/memory_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454    16.400 r  controller/dataTxFifo/memory_reg/DOBDO[2]
                         net (fo=1, routed)           2.196    18.595    ftdi_d_IBUF[2]
    D13                  OBUF (Prop_obuf_I_O)         3.011    21.606 r  ftdi_d_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.606    ftdi_d[2]
    D13                                                               r  ftdi_d[2] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                     25.001    25.001 f  
                         clock pessimism              0.000    25.001    
                         clock uncertainty           -0.035    24.966    
                         output delay                -4.000    20.966    
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -21.606    
  -------------------------------------------------------------------
                         slack                                 -0.641    

Slack (VIOLATED) :        -0.637ns  (required time - arrival time)
  Source:                 controller/dataTxFifo/memory_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            ftdi_d[7]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (ftdi_clk fall@25.001ns - ftdi_clk fall@8.334ns)
  Data Path Delay:        7.657ns  (logic 5.473ns (71.475%)  route 2.184ns (28.525%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -5.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.001 - 25.001 ) 
    Source Clock Delay      (SCD):    5.612ns = ( 13.946 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.667    13.946    controller/dataTxFifo/ftdi_clk
    RAMB18_X0Y54         RAMB18E1                                     r  controller/dataTxFifo/memory_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    16.400 r  controller/dataTxFifo/memory_reg/DOBDO[7]
                         net (fo=1, routed)           2.184    18.584    ftdi_d_IBUF[7]
    F13                  OBUF (Prop_obuf_I_O)         3.019    21.603 r  ftdi_d_OBUF[7]_inst/O
                         net (fo=0)                   0.000    21.603    ftdi_d[7]
    F13                                                               r  ftdi_d[7] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                     25.001    25.001 f  
                         clock pessimism              0.000    25.001    
                         clock uncertainty           -0.035    24.966    
                         output delay                -4.000    20.966    
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -21.603    
  -------------------------------------------------------------------
                         slack                                 -0.637    

Slack (MET) :             6.590ns  (required time - arrival time)
  Source:                 ftdi_txe
                            (input port clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/state_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ftdi_clk fall@25.001ns - ftdi_clk fall@8.334ns)
  Data Path Delay:        9.406ns  (logic 1.987ns (21.123%)  route 7.419ns (78.877%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            6.000ns
  Clock Path Skew:        5.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.333ns = ( 30.334 - 25.001 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.334 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
                         input delay                  6.000    14.334    
    B13                                               0.000    14.334 f  ftdi_txe (IN)
                         net (fo=0)                   0.000    14.334    ftdi_txe
    B13                  IBUF (Prop_ibuf_I_O)         1.503    15.837 f  ftdi_txe_IBUF_inst/O
                         net (fo=3, routed)           6.180    22.017    controller/dataTxFifo/ftdi_txe_IBUF
    SLICE_X1Y140         LUT2 (Prop_lut2_I0_O)        0.152    22.169 r  controller/dataTxFifo/state[2]_i_3/O
                         net (fo=2, routed)           1.239    23.408    controller/dataRxFifo/state1__0
    SLICE_X0Y135         LUT6 (Prop_lut6_I4_O)        0.332    23.740 r  controller/dataRxFifo/state[2]_i_1/O
                         net (fo=1, routed)           0.000    23.740    controller/dataRxFifo_n_1
    SLICE_X0Y135         FDRE                                         r  controller/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                     25.001    25.001 f  
    A10                                               0.000    25.001 f  ftdi_clk (IN)
                         net (fo=0)                   0.000    25.001    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460    26.461 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    28.659    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.750 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.584    30.334    controller/ftdi_clk_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  controller/state_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000    30.334    
                         clock uncertainty           -0.035    30.298    
    SLICE_X0Y135         FDRE (Setup_fdre_C_D)        0.032    30.330    controller/state_reg[2]
  -------------------------------------------------------------------
                         required time                         30.330    
                         arrival time                         -23.740    
  -------------------------------------------------------------------
                         slack                                  6.590    

Slack (MET) :             6.879ns  (required time - arrival time)
  Source:                 ftdi_txe
                            (input port clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/state_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ftdi_clk fall@25.001ns - ftdi_clk fall@8.334ns)
  Data Path Delay:        9.123ns  (logic 1.987ns (21.778%)  route 7.136ns (78.222%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            6.000ns
  Clock Path Skew:        5.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.336ns = ( 30.337 - 25.001 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.334 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
                         input delay                  6.000    14.334    
    B13                                               0.000    14.334 f  ftdi_txe (IN)
                         net (fo=0)                   0.000    14.334    ftdi_txe
    B13                  IBUF (Prop_ibuf_I_O)         1.503    15.837 f  ftdi_txe_IBUF_inst/O
                         net (fo=3, routed)           6.180    22.017    controller/dataTxFifo/ftdi_txe_IBUF
    SLICE_X1Y140         LUT2 (Prop_lut2_I0_O)        0.152    22.169 r  controller/dataTxFifo/state[2]_i_3/O
                         net (fo=2, routed)           0.956    23.125    controller/dataRxFifo/state1__0
    SLICE_X1Y139         LUT6 (Prop_lut6_I4_O)        0.332    23.457 r  controller/dataRxFifo/state[0]_i_1/O
                         net (fo=1, routed)           0.000    23.457    controller/dataRxFifo_n_2
    SLICE_X1Y139         FDRE                                         r  controller/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                     25.001    25.001 f  
    A10                                               0.000    25.001 f  ftdi_clk (IN)
                         net (fo=0)                   0.000    25.001    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460    26.461 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    28.659    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.750 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.587    30.337    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDRE                                         r  controller/state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    30.337    
                         clock uncertainty           -0.035    30.301    
    SLICE_X1Y139         FDRE (Setup_fdre_C_D)        0.035    30.336    controller/state_reg[0]
  -------------------------------------------------------------------
                         required time                         30.336    
                         arrival time                         -23.457    
  -------------------------------------------------------------------
                         slack                                  6.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/memory_reg/ADDRBWRADDR[7]
                            (falling edge-triggered cell RAMB18E1 clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@8.334ns - ftdi_clk fall@8.334ns)
  Data Path Delay:        0.327ns  (logic 0.167ns (51.099%)  route 0.160ns (48.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.263ns = ( 10.597 - 8.334 ) 
    Source Clock Delay      (SCD):    1.697ns = ( 10.031 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565    10.031    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
    SLICE_X8Y135         FDRE                                         r  controller/dataTxFifo/pRead_counter/graycount_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDRE (Prop_fdre_C_Q)         0.167    10.198 r  controller/dataTxFifo/pRead_counter/graycount_reg[3]/Q
                         net (fo=2, routed)           0.160    10.358    controller/dataTxFifo/pNextToRead[3]
    RAMB18_X0Y54         RAMB18E1                                     r  controller/dataTxFifo/memory_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.877    10.597    controller/dataTxFifo/ftdi_clk
    RAMB18_X0Y54         RAMB18E1                                     r  controller/dataTxFifo/memory_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.509    10.088    
    RAMB18_X0Y54         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    10.271    controller/dataTxFifo/memory_reg
  -------------------------------------------------------------------
                         required time                        -10.271    
                         arrival time                          10.358    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 controller/dataTxFifo/pRead_counter/binary_count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/pRead_counter/binary_count_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@8.334ns - ftdi_clk fall@8.334ns)
  Data Path Delay:        0.317ns  (logic 0.191ns (60.346%)  route 0.126ns (39.654%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns = ( 10.555 - 8.334 ) 
    Source Clock Delay      (SCD):    1.697ns = ( 10.031 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565    10.031    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
    SLICE_X9Y135         FDRE                                         r  controller/dataTxFifo/pRead_counter/binary_count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y135         FDRE (Prop_fdre_C_Q)         0.146    10.177 r  controller/dataTxFifo/pRead_counter/binary_count_reg[0]/Q
                         net (fo=7, routed)           0.126    10.302    controller/dataTxFifo/pRead_counter/binary_count_reg__1[0]
    SLICE_X8Y135         LUT6 (Prop_lut6_I2_O)        0.045    10.347 r  controller/dataTxFifo/pRead_counter/binary_count[5]_i_1/O
                         net (fo=1, routed)           0.000    10.347    controller/dataTxFifo/pRead_counter/binary_count0[5]
    SLICE_X8Y135         FDRE                                         r  controller/dataTxFifo/pRead_counter/binary_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835    10.555    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
    SLICE_X8Y135         FDRE                                         r  controller/dataTxFifo/pRead_counter/binary_count_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.511    10.044    
    SLICE_X8Y135         FDRE (Hold_fdre_C_D)         0.125    10.169    controller/dataTxFifo/pRead_counter/binary_count_reg[5]
  -------------------------------------------------------------------
                         required time                        -10.169    
                         arrival time                          10.347    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/memory_reg/ADDRBWRADDR[5]
                            (falling edge-triggered cell RAMB18E1 clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@8.334ns - ftdi_clk fall@8.334ns)
  Data Path Delay:        0.422ns  (logic 0.146ns (34.581%)  route 0.276ns (65.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.263ns = ( 10.597 - 8.334 ) 
    Source Clock Delay      (SCD):    1.697ns = ( 10.031 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565    10.031    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
    SLICE_X9Y135         FDRE                                         r  controller/dataTxFifo/pRead_counter/graycount_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y135         FDRE (Prop_fdre_C_Q)         0.146    10.177 r  controller/dataTxFifo/pRead_counter/graycount_reg[1]/Q
                         net (fo=2, routed)           0.276    10.453    controller/dataTxFifo/pNextToRead[1]
    RAMB18_X0Y54         RAMB18E1                                     r  controller/dataTxFifo/memory_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.877    10.597    controller/dataTxFifo/ftdi_clk
    RAMB18_X0Y54         RAMB18E1                                     r  controller/dataTxFifo/memory_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.509    10.088    
    RAMB18_X0Y54         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    10.271    controller/dataTxFifo/memory_reg
  -------------------------------------------------------------------
                         required time                        -10.271    
                         arrival time                          10.453    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 controller/dataRxFifo/pWrite_counter/binary_count_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/pWrite_counter/graycount_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@8.334ns - ftdi_clk fall@8.334ns)
  Data Path Delay:        0.273ns  (logic 0.146ns (53.427%)  route 0.127ns (46.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns = ( 10.590 - 8.334 ) 
    Source Clock Delay      (SCD):    1.729ns = ( 10.063 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597    10.063    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
    SLICE_X3Y142         FDRE                                         r  controller/dataRxFifo/pWrite_counter/binary_count_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.146    10.209 r  controller/dataRxFifo/pWrite_counter/binary_count_reg[6]/Q
                         net (fo=3, routed)           0.127    10.336    controller/dataRxFifo/pWrite_counter/binary_count_reg__0[6]
    SLICE_X2Y142         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870    10.590    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
    SLICE_X2Y142         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.514    10.076    
    SLICE_X2Y142         FDRE (Hold_fdre_C_D)         0.067    10.143    controller/dataRxFifo/pWrite_counter/graycount_reg[6]
  -------------------------------------------------------------------
                         required time                        -10.143    
                         arrival time                          10.336    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 controller/dataRxFifo/pWrite_counter/binary_count_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/pWrite_counter/graycount_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@8.334ns - ftdi_clk fall@8.334ns)
  Data Path Delay:        0.323ns  (logic 0.218ns (67.421%)  route 0.105ns (32.579%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns = ( 10.590 - 8.334 ) 
    Source Clock Delay      (SCD):    1.729ns = ( 10.063 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597    10.063    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
    SLICE_X2Y142         FDRE                                         r  controller/dataRxFifo/pWrite_counter/binary_count_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.167    10.230 r  controller/dataRxFifo/pWrite_counter/binary_count_reg[5]/Q
                         net (fo=4, routed)           0.105    10.335    controller/dataRxFifo/pWrite_counter/binary_count_reg__1[5]
    SLICE_X3Y142         LUT2 (Prop_lut2_I0_O)        0.051    10.386 r  controller/dataRxFifo/pWrite_counter/graycount[5]_i_1__0/O
                         net (fo=1, routed)           0.000    10.386    controller/dataRxFifo/pWrite_counter/p_0_out[5]
    SLICE_X3Y142         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870    10.590    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
    SLICE_X3Y142         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.514    10.076    
    SLICE_X3Y142         FDRE (Hold_fdre_C_D)         0.114    10.190    controller/dataRxFifo/pWrite_counter/graycount_reg[5]
  -------------------------------------------------------------------
                         required time                        -10.190    
                         arrival time                          10.386    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 controller/dataRxFifo/pWrite_counter/binary_count_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/pWrite_counter/binary_count_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@8.334ns - ftdi_clk fall@8.334ns)
  Data Path Delay:        0.317ns  (logic 0.212ns (66.805%)  route 0.105ns (33.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns = ( 10.590 - 8.334 ) 
    Source Clock Delay      (SCD):    1.729ns = ( 10.063 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597    10.063    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
    SLICE_X2Y142         FDRE                                         r  controller/dataRxFifo/pWrite_counter/binary_count_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.167    10.230 r  controller/dataRxFifo/pWrite_counter/binary_count_reg[5]/Q
                         net (fo=4, routed)           0.105    10.335    controller/dataRxFifo/pWrite_counter/binary_count_reg__1[5]
    SLICE_X3Y142         LUT3 (Prop_lut3_I1_O)        0.045    10.380 r  controller/dataRxFifo/pWrite_counter/binary_count[6]_i_1__0/O
                         net (fo=1, routed)           0.000    10.380    controller/dataRxFifo/pWrite_counter/binary_count0__0[6]
    SLICE_X3Y142         FDRE                                         r  controller/dataRxFifo/pWrite_counter/binary_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870    10.590    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
    SLICE_X3Y142         FDRE                                         r  controller/dataRxFifo/pWrite_counter/binary_count_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.514    10.076    
    SLICE_X3Y142         FDRE (Hold_fdre_C_D)         0.099    10.175    controller/dataRxFifo/pWrite_counter/binary_count_reg[6]
  -------------------------------------------------------------------
                         required time                        -10.175    
                         arrival time                          10.380    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/memory_reg/ADDRBWRADDR[6]
                            (falling edge-triggered cell RAMB18E1 clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@8.334ns - ftdi_clk fall@8.334ns)
  Data Path Delay:        0.417ns  (logic 0.133ns (31.924%)  route 0.284ns (68.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.263ns = ( 10.597 - 8.334 ) 
    Source Clock Delay      (SCD):    1.697ns = ( 10.031 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565    10.031    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
    SLICE_X9Y135         FDRE                                         r  controller/dataTxFifo/pRead_counter/graycount_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y135         FDRE (Prop_fdre_C_Q)         0.133    10.164 r  controller/dataTxFifo/pRead_counter/graycount_reg[2]/Q
                         net (fo=2, routed)           0.284    10.447    controller/dataTxFifo/pNextToRead[2]
    RAMB18_X0Y54         RAMB18E1                                     r  controller/dataTxFifo/memory_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.877    10.597    controller/dataTxFifo/ftdi_clk
    RAMB18_X0Y54         RAMB18E1                                     r  controller/dataTxFifo/memory_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.509    10.088    
    RAMB18_X0Y54         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.130    10.218    controller/dataTxFifo/memory_reg
  -------------------------------------------------------------------
                         required time                        -10.218    
                         arrival time                          10.447    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 controller/dataRxFifo/pWrite_counter/binary_count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/pWrite_counter/graycount_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@8.334ns - ftdi_clk fall@8.334ns)
  Data Path Delay:        0.366ns  (logic 0.216ns (58.979%)  route 0.150ns (41.021%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns = ( 10.590 - 8.334 ) 
    Source Clock Delay      (SCD):    1.729ns = ( 10.063 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597    10.063    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
    SLICE_X2Y142         FDRE                                         r  controller/dataRxFifo/pWrite_counter/binary_count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.167    10.230 r  controller/dataRxFifo/pWrite_counter/binary_count_reg[2]/Q
                         net (fo=7, routed)           0.150    10.380    controller/dataRxFifo/pWrite_counter/binary_count_reg__1[2]
    SLICE_X1Y142         LUT2 (Prop_lut2_I0_O)        0.049    10.429 r  controller/dataRxFifo/pWrite_counter/graycount[2]_i_1__0/O
                         net (fo=1, routed)           0.000    10.429    controller/dataRxFifo/pWrite_counter/p_0_out[2]
    SLICE_X1Y142         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870    10.590    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
    SLICE_X1Y142         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.511    10.079    
    SLICE_X1Y142         FDRE (Hold_fdre_C_D)         0.114    10.193    controller/dataRxFifo/pWrite_counter/graycount_reg[2]
  -------------------------------------------------------------------
                         required time                        -10.193    
                         arrival time                          10.429    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 controller/dataTxFifo/pRead_counter/binary_count_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/pRead_counter/graycount_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@8.334ns - ftdi_clk fall@8.334ns)
  Data Path Delay:        0.376ns  (logic 0.254ns (67.549%)  route 0.122ns (32.451%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns = ( 10.555 - 8.334 ) 
    Source Clock Delay      (SCD):    1.697ns = ( 10.031 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565    10.031    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
    SLICE_X8Y135         FDRE                                         r  controller/dataTxFifo/pRead_counter/binary_count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDRE (Prop_fdre_C_Q)         0.151    10.182 r  controller/dataTxFifo/pRead_counter/binary_count_reg[4]/Q
                         net (fo=5, routed)           0.122    10.304    controller/dataTxFifo/pRead_counter/binary_count_reg__1[4]
    SLICE_X8Y135         LUT2 (Prop_lut2_I0_O)        0.103    10.407 r  controller/dataTxFifo/pRead_counter/graycount[4]_i_1/O
                         net (fo=1, routed)           0.000    10.407    controller/dataTxFifo/pRead_counter/p_0_out[4]
    SLICE_X8Y135         FDRE                                         r  controller/dataTxFifo/pRead_counter/graycount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835    10.555    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
    SLICE_X8Y135         FDRE                                         r  controller/dataTxFifo/pRead_counter/graycount_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.524    10.031    
    SLICE_X8Y135         FDRE (Hold_fdre_C_D)         0.135    10.166    controller/dataTxFifo/pRead_counter/graycount_reg[4]
  -------------------------------------------------------------------
                         required time                        -10.166    
                         arrival time                          10.407    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/memory_reg/ADDRBWRADDR[8]
                            (falling edge-triggered cell RAMB18E1 clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@8.334ns - ftdi_clk fall@8.334ns)
  Data Path Delay:        0.433ns  (logic 0.151ns (34.843%)  route 0.282ns (65.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.263ns = ( 10.597 - 8.334 ) 
    Source Clock Delay      (SCD):    1.697ns = ( 10.031 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565    10.031    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
    SLICE_X8Y135         FDRE                                         r  controller/dataTxFifo/pRead_counter/graycount_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDRE (Prop_fdre_C_Q)         0.151    10.182 r  controller/dataTxFifo/pRead_counter/graycount_reg[4]/Q
                         net (fo=2, routed)           0.282    10.464    controller/dataTxFifo/pNextToRead[4]
    RAMB18_X0Y54         RAMB18E1                                     r  controller/dataTxFifo/memory_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.877    10.597    controller/dataTxFifo/ftdi_clk
    RAMB18_X0Y54         RAMB18E1                                     r  controller/dataTxFifo/memory_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.509    10.088    
    RAMB18_X0Y54         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.130    10.218    controller/dataTxFifo/memory_reg
  -------------------------------------------------------------------
                         required time                        -10.218    
                         arrival time                          10.464    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ftdi_clk
Waveform(ns):       { 0.000 8.334 }
Period(ns):         16.667
Sources:            { ftdi_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB18_X0Y54    controller/dataTxFifo/memory_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         16.667      14.512     BUFGCTRL_X0Y16  ftdi_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X1Y141    controller/dataRxFifo/full_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X2Y144    controller/dataRxFifo/pWrite_counter/binary_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X2Y142    controller/dataRxFifo/pWrite_counter/binary_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X2Y142    controller/dataRxFifo/pWrite_counter/binary_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X2Y142    controller/dataRxFifo/pWrite_counter/binary_count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X2Y142    controller/dataRxFifo/pWrite_counter/binary_count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X3Y142    controller/dataRxFifo/pWrite_counter/binary_count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X2Y144    controller/dataRxFifo/pWrite_counter/graycount_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.334       7.834      SLICE_X2Y137    controller/dataTxFifo/empty_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.334       7.834      SLICE_X1Y141    controller/dataRxFifo/full_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.334       7.834      SLICE_X2Y144    controller/dataRxFifo/pWrite_counter/binary_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.334       7.834      SLICE_X2Y142    controller/dataRxFifo/pWrite_counter/binary_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.334       7.834      SLICE_X2Y142    controller/dataRxFifo/pWrite_counter/binary_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.334       7.834      SLICE_X2Y142    controller/dataRxFifo/pWrite_counter/binary_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.334       7.834      SLICE_X2Y142    controller/dataRxFifo/pWrite_counter/binary_count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.334       7.834      SLICE_X3Y142    controller/dataRxFifo/pWrite_counter/binary_count_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.334       7.834      SLICE_X2Y144    controller/dataRxFifo/pWrite_counter/graycount_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.334       7.834      SLICE_X1Y142    controller/dataRxFifo/pWrite_counter/graycount_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X2Y133    controller/state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X1Y141    controller/dataRxFifo/full_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X1Y141    controller/dataRxFifo/full_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X2Y144    controller/dataRxFifo/pWrite_counter/binary_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X2Y142    controller/dataRxFifo/pWrite_counter/binary_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X2Y142    controller/dataRxFifo/pWrite_counter/binary_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X2Y142    controller/dataRxFifo/pWrite_counter/binary_count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X2Y142    controller/dataRxFifo/pWrite_counter/binary_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X2Y142    controller/dataRxFifo/pWrite_counter/binary_count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X2Y142    controller/dataRxFifo/pWrite_counter/binary_count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  controller/dataRxFifo/pWrite_counter/pNextToWrite[5]
  To Clock:  controller/dataRxFifo/pWrite_counter/pNextToWrite[5]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -2.006ns,  Total Violation       -2.006ns
PW    :            0  Failing Endpoints,  Worst Slack        7.834ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/dataRxFifo/pWrite_counter/graycount_reg[5]/Q
                            (clock source 'controller/dataRxFifo/pWrite_counter/pNextToWrite[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/status_reg/D
                            (positive level-sensitive latch clocked by controller/dataRxFifo/pWrite_counter/pNextToWrite[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/dataRxFifo/pWrite_counter/pNextToWrite[5]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/dataRxFifo/pWrite_counter/pNextToWrite[5] fall@8.334ns - controller/dataRxFifo/pWrite_counter/pNextToWrite[5] fall@8.334ns)
  Data Path Delay:        9.486ns  (logic 0.297ns (3.131%)  route 9.189ns (96.869%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        8.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    14.438ns = ( 22.772 - 8.334 ) 
    Source Clock Delay      (SCD):    6.074ns = ( 14.408 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:               0.040ns
    Computed max time borrow:         8.373ns
    Time borrowed from endpoint:      0.760ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         0.724ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[5] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.708    13.986    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.422    14.408 f  controller/dataRxFifo/pWrite_counter/graycount_reg[5]/Q
                         net (fo=3, routed)           9.189    23.597    controller/dataRxFifo/pWrite_counter/pNextToWrite[5]
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.297    23.894 r  controller/dataRxFifo/pWrite_counter/status_reg_i_1__0/O
                         net (fo=2, routed)           0.000    23.894    controller/dataRxFifo/pWrite_counter_n_0
    SLICE_X0Y142         LDCE                                         r  controller/dataRxFifo/status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[5] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.588    13.671    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.340    14.011 f  controller/dataRxFifo/pWrite_counter/graycount_reg[5]/Q
                         net (fo=3, routed)           8.071    22.082    controller/dataRxFifo/pWrite_counter/pNextToWrite[5]
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.240    22.322 r  controller/dataRxFifo/pWrite_counter/status_reg_i_1__0/O
                         net (fo=2, routed)           0.451    22.772    controller/dataRxFifo/pWrite_counter_n_0
    SLICE_X0Y142         LDCE                                         r  controller/dataRxFifo/status_reg/G
                         clock pessimism              0.398    23.170    
                         clock uncertainty           -0.035    23.135    
                         time borrowed                0.760    23.894    
  -------------------------------------------------------------------
                         required time                         23.894    
                         arrival time                         -23.894    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.006ns  (arrival time - required time)
  Source:                 controller/dataRxFifo/pWrite_counter/graycount_reg[5]/Q
                            (clock source 'controller/dataRxFifo/pWrite_counter/pNextToWrite[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/status_reg/D
                            (positive level-sensitive latch clocked by controller/dataRxFifo/pWrite_counter/pNextToWrite[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/dataRxFifo/pWrite_counter/pNextToWrite[5]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (controller/dataRxFifo/pWrite_counter/pNextToWrite[5] rise@0.000ns - controller/dataRxFifo/pWrite_counter/pNextToWrite[5] rise@0.000ns)
  Data Path Delay:        8.311ns  (logic 0.240ns (2.888%)  route 8.071ns (97.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        10.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    16.087ns
    Source Clock Delay      (SCD):    5.677ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[5] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.658    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.588     5.337    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.340     5.677 r  controller/dataRxFifo/pWrite_counter/graycount_reg[5]/Q
                         net (fo=3, routed)           8.071    13.748    controller/dataRxFifo/pWrite_counter/pNextToWrite[5]
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.240    13.988 f  controller/dataRxFifo/pWrite_counter/status_reg_i_1__0/O
                         net (fo=2, routed)           0.000    13.988    controller/dataRxFifo/pWrite_counter_n_0
    SLICE_X0Y142         LDCE                                         f  controller/dataRxFifo/status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[5] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.708     5.652    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.422     6.074 r  controller/dataRxFifo/pWrite_counter/graycount_reg[5]/Q
                         net (fo=3, routed)           9.189    15.263    controller/dataRxFifo/pWrite_counter/pNextToWrite[5]
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.297    15.560 f  controller/dataRxFifo/pWrite_counter/status_reg_i_1__0/O
                         net (fo=2, routed)           0.527    16.087    controller/dataRxFifo/pWrite_counter_n_0
    SLICE_X0Y142         LDCE                                         f  controller/dataRxFifo/status_reg/G
                         clock pessimism             -0.398    15.689    
                         clock uncertainty            0.035    15.725    
    SLICE_X0Y142         LDCE (Hold_ldce_G_D)         0.269    15.994    controller/dataRxFifo/status_reg
  -------------------------------------------------------------------
                         required time                        -15.994    
                         arrival time                          13.988    
  -------------------------------------------------------------------
                         slack                                 -2.006    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         controller/dataRxFifo/pWrite_counter/pNextToWrite[5]
Waveform(ns):       { 0.000 8.334 }
Period(ns):         16.667
Sources:            { controller/dataRxFifo/pWrite_counter/graycount_reg[5]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.500         8.334       7.834      SLICE_X0Y142  controller/dataRxFifo/status_reg/G
Low Pulse Width   Fast    LDCE/G    n/a            0.500         8.334       7.834      SLICE_X0Y142  controller/dataRxFifo/status_reg/G
High Pulse Width  Slow    LDCE/CLR  n/a            0.500         8.334       7.834      SLICE_X0Y142  controller/dataRxFifo/status_reg/CLR
High Pulse Width  Fast    LDCE/CLR  n/a            0.500         8.334       7.834      SLICE_X0Y142  controller/dataRxFifo/status_reg/CLR



---------------------------------------------------------------------------------------------------
From Clock:  controller/dataRxFifo/pWrite_counter/pNextToWrite[6]
  To Clock:  controller/dataRxFifo/pWrite_counter/pNextToWrite[6]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -1.622ns,  Total Violation       -1.622ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/dataRxFifo/pWrite_counter/graycount_reg[6]/Q
                            (clock source 'controller/dataRxFifo/pWrite_counter/pNextToWrite[6]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/status_reg/D
                            (positive level-sensitive latch clocked by controller/dataRxFifo/pWrite_counter/pNextToWrite[6]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/dataRxFifo/pWrite_counter/pNextToWrite[6]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/dataRxFifo/pWrite_counter/pNextToWrite[6] rise@0.000ns - controller/dataRxFifo/pWrite_counter/pNextToWrite[6] rise@0.000ns)
  Data Path Delay:        5.773ns  (logic 0.124ns (2.148%)  route 5.649ns (97.852%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.192ns
    Source Clock Delay      (SCD):    6.176ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              8.334ns
    Library setup time:               0.040ns
    Computed max time borrow:         8.374ns
    Time borrowed from endpoint:      0.376ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[6] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.708     5.652    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.524     6.176 r  controller/dataRxFifo/pWrite_counter/graycount_reg[6]/Q
                         net (fo=3, routed)           5.649    11.825    controller/dataRxFifo/pWrite_counter/pNextToWrite[6]
    SLICE_X0Y142         LUT2 (Prop_lut2_I0_O)        0.124    11.949 r  controller/dataRxFifo/pWrite_counter/status_reg_i_1__0/O
                         net (fo=2, routed)           0.000    11.949    controller/dataRxFifo/pWrite_counter_n_0
    SLICE_X0Y142         LDCE                                         r  controller/dataRxFifo/status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[6] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.658    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.588     5.337    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.423     5.760 r  controller/dataRxFifo/pWrite_counter/graycount_reg[6]/Q
                         net (fo=3, routed)           4.882    10.642    controller/dataRxFifo/pWrite_counter/pNextToWrite[6]
    SLICE_X0Y142         LUT2 (Prop_lut2_I0_O)        0.100    10.742 r  controller/dataRxFifo/pWrite_counter/status_reg_i_1__0/O
                         net (fo=2, routed)           0.451    11.192    controller/dataRxFifo/pWrite_counter_n_0
    SLICE_X0Y142         LDCE                                         r  controller/dataRxFifo/status_reg/G
                         clock pessimism              0.417    11.609    
                         clock uncertainty           -0.035    11.574    
                         time borrowed                0.376    11.949    
  -------------------------------------------------------------------
                         required time                         11.949    
                         arrival time                         -11.949    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.622ns  (arrival time - required time)
  Source:                 controller/dataRxFifo/pWrite_counter/graycount_reg[6]/Q
                            (clock source 'controller/dataRxFifo/pWrite_counter/pNextToWrite[6]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/status_reg/D
                            (positive level-sensitive latch clocked by controller/dataRxFifo/pWrite_counter/pNextToWrite[6]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/dataRxFifo/pWrite_counter/pNextToWrite[6]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (controller/dataRxFifo/pWrite_counter/pNextToWrite[6] fall@8.334ns - controller/dataRxFifo/pWrite_counter/pNextToWrite[6] fall@8.334ns)
  Data Path Delay:        4.982ns  (logic 0.100ns (2.007%)  route 4.882ns (97.993%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.476ns = ( 20.810 - 8.334 ) 
    Source Clock Delay      (SCD):    5.760ns = ( 14.094 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[6] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.588    13.671    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.423    14.094 f  controller/dataRxFifo/pWrite_counter/graycount_reg[6]/Q
                         net (fo=3, routed)           4.882    18.976    controller/dataRxFifo/pWrite_counter/pNextToWrite[6]
    SLICE_X0Y142         LUT2 (Prop_lut2_I0_O)        0.100    19.076 f  controller/dataRxFifo/pWrite_counter/status_reg_i_1__0/O
                         net (fo=2, routed)           0.000    19.076    controller/dataRxFifo/pWrite_counter_n_0
    SLICE_X0Y142         LDCE                                         f  controller/dataRxFifo/status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[6] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.708    13.986    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.524    14.510 f  controller/dataRxFifo/pWrite_counter/graycount_reg[6]/Q
                         net (fo=3, routed)           5.649    20.159    controller/dataRxFifo/pWrite_counter/pNextToWrite[6]
    SLICE_X0Y142         LUT2 (Prop_lut2_I0_O)        0.124    20.283 f  controller/dataRxFifo/pWrite_counter/status_reg_i_1__0/O
                         net (fo=2, routed)           0.527    20.810    controller/dataRxFifo/pWrite_counter_n_0
    SLICE_X0Y142         LDCE                                         f  controller/dataRxFifo/status_reg/G
                         clock pessimism             -0.417    20.393    
                         clock uncertainty            0.035    20.429    
    SLICE_X0Y142         LDCE (Hold_ldce_G_D)         0.269    20.698    controller/dataRxFifo/status_reg
  -------------------------------------------------------------------
                         required time                        -20.698    
                         arrival time                          19.076    
  -------------------------------------------------------------------
                         slack                                 -1.622    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         controller/dataRxFifo/pWrite_counter/pNextToWrite[6]
Waveform(ns):       { 0.000 8.334 }
Period(ns):         16.667
Sources:            { controller/dataRxFifo/pWrite_counter/graycount_reg[6]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.500         8.333       7.833      SLICE_X0Y142  controller/dataRxFifo/status_reg/G
Low Pulse Width   Fast    LDCE/G    n/a            0.500         8.333       7.833      SLICE_X0Y142  controller/dataRxFifo/status_reg/G
High Pulse Width  Slow    LDCE/CLR  n/a            0.500         8.333       7.833      SLICE_X0Y142  controller/dataRxFifo/status_reg/CLR
High Pulse Width  Fast    LDCE/CLR  n/a            0.500         8.333       7.833      SLICE_X0Y142  controller/dataRxFifo/status_reg/CLR



---------------------------------------------------------------------------------------------------
From Clock:  controller/dataTxFifo/pRead_counter/pNextToRead[5]
  To Clock:  controller/dataTxFifo/pRead_counter/pNextToRead[5]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -2.898ns,  Total Violation       -2.898ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                            (clock source 'controller/dataTxFifo/pRead_counter/pNextToRead[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/status_reg/D
                            (positive level-sensitive latch clocked by controller/dataTxFifo/pRead_counter/pNextToRead[5]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/dataTxFifo/pRead_counter/pNextToRead[5]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/dataTxFifo/pRead_counter/pNextToRead[5] rise@0.000ns - controller/dataTxFifo/pRead_counter/pNextToRead[5] rise@0.000ns)
  Data Path Delay:        12.881ns  (logic 0.295ns (2.290%)  route 12.586ns (97.710%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        11.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    16.906ns
    Source Clock Delay      (SCD):    6.053ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              8.334ns
    Library setup time:               0.040ns
    Computed max time borrow:         8.374ns
    Time borrowed from endpoint:      1.652ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         1.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[5] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.625     5.569    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDRE (Prop_fdre_C_Q)         0.484     6.053 r  controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                         net (fo=4, routed)          12.586    18.639    controller/dataTxFifo/pRead_counter/pNextToRead[5]
    SLICE_X9Y136         LUT2 (Prop_lut2_I0_O)        0.295    18.934 r  controller/dataTxFifo/pRead_counter/status_reg_i_1/O
                         net (fo=2, routed)           0.000    18.934    controller/dataTxFifo/pRead_counter_n_10
    SLICE_X9Y136         LDCE                                         r  controller/dataTxFifo/status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[5] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.658    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503     5.252    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
    SLICE_X8Y135         FDRE (Prop_fdre_C_Q)         0.390     5.642 r  controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                         net (fo=4, routed)          10.576    16.218    controller/dataTxFifo/pRead_counter/pNextToRead[5]
    SLICE_X9Y136         LUT2 (Prop_lut2_I0_O)        0.238    16.456 r  controller/dataTxFifo/pRead_counter/status_reg_i_1/O
                         net (fo=2, routed)           0.451    16.906    controller/dataTxFifo/pRead_counter_n_10
    SLICE_X9Y136         LDCE                                         r  controller/dataTxFifo/status_reg/G
                         clock pessimism              0.412    17.318    
                         clock uncertainty           -0.035    17.282    
                         time borrowed                1.652    18.934    
  -------------------------------------------------------------------
                         required time                         18.934    
                         arrival time                         -18.934    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.898ns  (arrival time - required time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                            (clock source 'controller/dataTxFifo/pRead_counter/pNextToRead[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/status_reg/D
                            (positive level-sensitive latch clocked by controller/dataTxFifo/pRead_counter/pNextToRead[5]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/dataTxFifo/pRead_counter/pNextToRead[5]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (controller/dataTxFifo/pRead_counter/pNextToRead[5] fall@8.334ns - controller/dataTxFifo/pRead_counter/pNextToRead[5] fall@8.334ns)
  Data Path Delay:        10.814ns  (logic 0.238ns (2.201%)  route 10.576ns (97.799%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        13.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    19.461ns = ( 27.795 - 8.334 ) 
    Source Clock Delay      (SCD):    5.642ns = ( 13.976 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[5] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503    13.586    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDRE (Prop_fdre_C_Q)         0.390    13.976 f  controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                         net (fo=4, routed)          10.576    24.552    controller/dataTxFifo/pRead_counter/pNextToRead[5]
    SLICE_X9Y136         LUT2 (Prop_lut2_I0_O)        0.238    24.790 f  controller/dataTxFifo/pRead_counter/status_reg_i_1/O
                         net (fo=2, routed)           0.000    24.790    controller/dataTxFifo/pRead_counter_n_10
    SLICE_X9Y136         LDCE                                         f  controller/dataTxFifo/status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[5] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.625    13.903    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
    SLICE_X8Y135         FDRE (Prop_fdre_C_Q)         0.484    14.387 f  controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                         net (fo=4, routed)          12.586    26.973    controller/dataTxFifo/pRead_counter/pNextToRead[5]
    SLICE_X9Y136         LUT2 (Prop_lut2_I0_O)        0.295    27.268 f  controller/dataTxFifo/pRead_counter/status_reg_i_1/O
                         net (fo=2, routed)           0.527    27.795    controller/dataTxFifo/pRead_counter_n_10
    SLICE_X9Y136         LDCE                                         f  controller/dataTxFifo/status_reg/G
                         clock pessimism             -0.412    27.383    
                         clock uncertainty            0.035    27.419    
    SLICE_X9Y136         LDCE (Hold_ldce_G_D)         0.269    27.688    controller/dataTxFifo/status_reg
  -------------------------------------------------------------------
                         required time                        -27.688    
                         arrival time                          24.790    
  -------------------------------------------------------------------
                         slack                                 -2.898    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         controller/dataTxFifo/pRead_counter/pNextToRead[5]
Waveform(ns):       { 0.000 8.334 }
Period(ns):         16.667
Sources:            { controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.500         8.333       7.833      SLICE_X9Y136  controller/dataTxFifo/status_reg/G
Low Pulse Width   Fast    LDCE/G    n/a            0.500         8.333       7.833      SLICE_X9Y136  controller/dataTxFifo/status_reg/G
High Pulse Width  Slow    LDCE/CLR  n/a            0.500         8.333       7.833      SLICE_X9Y136  controller/dataTxFifo/status_reg/CLR
High Pulse Width  Fast    LDCE/CLR  n/a            0.500         8.333       7.833      SLICE_X9Y136  controller/dataTxFifo/status_reg/CLR



---------------------------------------------------------------------------------------------------
From Clock:  controller/dataTxFifo/pRead_counter/pNextToRead[6]
  To Clock:  controller/dataTxFifo/pRead_counter/pNextToRead[6]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -2.291ns,  Total Violation       -2.291ns
PW    :            0  Failing Endpoints,  Worst Slack        7.834ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q
                            (clock source 'controller/dataTxFifo/pRead_counter/pNextToRead[6]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/status_reg/D
                            (positive level-sensitive latch clocked by controller/dataTxFifo/pRead_counter/pNextToRead[6]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/dataTxFifo/pRead_counter/pNextToRead[6]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/dataTxFifo/pRead_counter/pNextToRead[6] fall@8.334ns - controller/dataTxFifo/pRead_counter/pNextToRead[6] fall@8.334ns)
  Data Path Delay:        11.389ns  (logic 0.124ns (1.089%)  route 11.265ns (98.911%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        10.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    16.055ns = ( 24.389 - 8.334 ) 
    Source Clock Delay      (SCD):    6.093ns = ( 14.427 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:               0.040ns
    Computed max time borrow:         8.373ns
    Time borrowed from endpoint:      1.045ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         1.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[6] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.625    13.903    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.524    14.427 f  controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q
                         net (fo=4, routed)          11.265    25.693    controller/dataTxFifo/pRead_counter/pNextToRead[6]
    SLICE_X9Y136         LUT2 (Prop_lut2_I1_O)        0.124    25.817 r  controller/dataTxFifo/pRead_counter/status_reg_i_1/O
                         net (fo=2, routed)           0.000    25.817    controller/dataTxFifo/pRead_counter_n_10
    SLICE_X9Y136         LDCE                                         r  controller/dataTxFifo/status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[6] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503    13.586    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.423    14.009 f  controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q
                         net (fo=4, routed)           9.829    23.838    controller/dataTxFifo/pRead_counter/pNextToRead[6]
    SLICE_X9Y136         LUT2 (Prop_lut2_I1_O)        0.100    23.938 r  controller/dataTxFifo/pRead_counter/status_reg_i_1/O
                         net (fo=2, routed)           0.451    24.389    controller/dataTxFifo/pRead_counter_n_10
    SLICE_X9Y136         LDCE                                         r  controller/dataTxFifo/status_reg/G
                         clock pessimism              0.419    24.807    
                         clock uncertainty           -0.035    24.772    
                         time borrowed                1.045    25.817    
  -------------------------------------------------------------------
                         required time                         25.817    
                         arrival time                         -25.817    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.291ns  (arrival time - required time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q
                            (clock source 'controller/dataTxFifo/pRead_counter/pNextToRead[6]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/status_reg/D
                            (positive level-sensitive latch clocked by controller/dataTxFifo/pRead_counter/pNextToRead[6]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/dataTxFifo/pRead_counter/pNextToRead[6]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (controller/dataTxFifo/pRead_counter/pNextToRead[6] rise@0.000ns - controller/dataTxFifo/pRead_counter/pNextToRead[6] rise@0.000ns)
  Data Path Delay:        9.929ns  (logic 0.100ns (1.007%)  route 9.829ns (98.993%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        11.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    18.009ns
    Source Clock Delay      (SCD):    5.675ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[6] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.658    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503     5.252    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.423     5.675 r  controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q
                         net (fo=4, routed)           9.829    15.504    controller/dataTxFifo/pRead_counter/pNextToRead[6]
    SLICE_X9Y136         LUT2 (Prop_lut2_I1_O)        0.100    15.604 f  controller/dataTxFifo/pRead_counter/status_reg_i_1/O
                         net (fo=2, routed)           0.000    15.604    controller/dataTxFifo/pRead_counter_n_10
    SLICE_X9Y136         LDCE                                         f  controller/dataTxFifo/status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[6] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.625     5.569    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.524     6.093 r  controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q
                         net (fo=4, routed)          11.265    17.359    controller/dataTxFifo/pRead_counter/pNextToRead[6]
    SLICE_X9Y136         LUT2 (Prop_lut2_I1_O)        0.124    17.483 f  controller/dataTxFifo/pRead_counter/status_reg_i_1/O
                         net (fo=2, routed)           0.527    18.009    controller/dataTxFifo/pRead_counter_n_10
    SLICE_X9Y136         LDCE                                         f  controller/dataTxFifo/status_reg/G
                         clock pessimism             -0.419    17.591    
                         clock uncertainty            0.035    17.626    
    SLICE_X9Y136         LDCE (Hold_ldce_G_D)         0.269    17.895    controller/dataTxFifo/status_reg
  -------------------------------------------------------------------
                         required time                        -17.895    
                         arrival time                          15.604    
  -------------------------------------------------------------------
                         slack                                 -2.291    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         controller/dataTxFifo/pRead_counter/pNextToRead[6]
Waveform(ns):       { 0.000 8.334 }
Period(ns):         16.667
Sources:            { controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.500         8.334       7.834      SLICE_X9Y136  controller/dataTxFifo/status_reg/G
Low Pulse Width   Fast    LDCE/G    n/a            0.500         8.334       7.834      SLICE_X9Y136  controller/dataTxFifo/status_reg/G
High Pulse Width  Slow    LDCE/CLR  n/a            0.500         8.334       7.834      SLICE_X9Y136  controller/dataTxFifo/status_reg/CLR
High Pulse Width  Fast    LDCE/CLR  n/a            0.500         8.334       7.834      SLICE_X9Y136  controller/dataTxFifo/status_reg/CLR



---------------------------------------------------------------------------------------------------
From Clock:  controller/state[0]
  To Clock:  controller/state[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.995ns,  Total Violation       -0.995ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/OE_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[0] rise@0.000ns - controller/state[0] rise@0.000ns)
  Data Path Delay:        9.852ns  (logic 0.124ns (1.259%)  route 9.728ns (98.741%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.675ns
    Source Clock Delay      (SCD):    6.110ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              8.334ns
    Library setup time:               0.203ns
    Computed max time borrow:         8.537ns
    Time borrowed from endpoint:      7.918ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         7.883ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.707     5.651    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.459     6.110 r  controller/state_reg[0]/Q
                         net (fo=16, routed)          9.728    15.838    controller/state[0]
    SLICE_X1Y171         LUT4 (Prop_lut4_I0_O)        0.124    15.962 f  controller/OE_reg_i_1/O
                         net (fo=1, routed)           0.000    15.962    controller/OE_reg_i_1_n_0
    SLICE_X1Y171         LDCE                                         f  controller/OE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.658    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.587     5.336    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.370     5.706 r  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.546     6.252    controller/state[0]
    SLICE_X0Y140         LUT4 (Prop_lut4_I1_O)        0.121     6.373 r  controller/OE_reg_i_2/O
                         net (fo=1, routed)           1.302     7.675    controller/OE_reg_i_2_n_0
    SLICE_X1Y171         LDCE                                         r  controller/OE_reg/G
                         clock pessimism              0.405     8.080    
                         clock uncertainty           -0.035     8.044    
                         time borrowed                7.918    15.962    
  -------------------------------------------------------------------
                         required time                         15.962    
                         arrival time                         -15.962    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/RD_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[0] rise@0.000ns - controller/state[0] rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 0.124ns (3.134%)  route 3.832ns (96.866%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.128ns
    Source Clock Delay      (SCD):    6.110ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              8.334ns
    Library setup time:              -0.056ns
    Computed max time borrow:         8.278ns
    Time borrowed from endpoint:      2.570ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.707     5.651    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.459     6.110 r  controller/state_reg[0]/Q
                         net (fo=16, routed)          2.628     8.738    controller/state[0]
    SLICE_X0Y134         LUT4 (Prop_lut4_I2_O)        0.124     8.862 r  controller/RD_reg_i_1/O
                         net (fo=1, routed)           1.205    10.067    controller/RD_reg_i_1_n_0
    SLICE_X1Y134         LDCE                                         r  controller/RD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.658    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.587     5.336    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.370     5.706 r  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.557     6.263    controller/state[0]
    SLICE_X0Y140         LUT4 (Prop_lut4_I0_O)        0.100     6.363 r  controller/RD_reg_i_2/O
                         net (fo=1, routed)           0.765     7.128    controller/RD_reg_i_2_n_0
    SLICE_X1Y134         LDCE                                         r  controller/RD_reg/G
                         clock pessimism              0.405     7.532    
                         clock uncertainty           -0.035     7.497    
                         time borrowed                2.570    10.067    
  -------------------------------------------------------------------
                         required time                         10.067    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/sendData_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[0] rise@0.000ns - controller/state[0] rise@0.000ns)
  Data Path Delay:        3.180ns  (logic 0.124ns (3.900%)  route 3.056ns (96.100%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.791ns
    Source Clock Delay      (SCD):    6.110ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              8.334ns
    Library setup time:               0.205ns
    Computed max time borrow:         8.539ns
    Time borrowed from endpoint:      2.130ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.707     5.651    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.459     6.110 r  controller/state_reg[0]/Q
                         net (fo=16, routed)          3.056     9.166    controller/state[0]
    SLICE_X3Y140         LUT3 (Prop_lut3_I1_O)        0.124     9.290 r  controller/sendData_reg_i_1/O
                         net (fo=1, routed)           0.000     9.290    controller/sendData_reg_i_1_n_0
    SLICE_X3Y140         LDCE                                         r  controller/sendData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.658    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.587     5.336    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.370     5.706 r  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.411     6.117    controller/state[0]
    SLICE_X1Y140         LUT4 (Prop_lut4_I3_O)        0.095     6.212 r  controller/sendData_reg_i_2/O
                         net (fo=1, routed)           0.579     6.791    controller/sendData_reg_i_2_n_0
    SLICE_X3Y140         LDCE                                         r  controller/sendData_reg/G
                         clock pessimism              0.405     7.195    
                         clock uncertainty           -0.035     7.160    
                         time borrowed                2.130     9.290    
  -------------------------------------------------------------------
                         required time                          9.290    
                         arrival time                          -9.290    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/WR_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[0] fall@8.334ns - controller/state[0] fall@8.334ns)
  Data Path Delay:        2.883ns  (logic 0.124ns (4.301%)  route 2.759ns (95.699%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.679ns = ( 15.013 - 8.334 ) 
    Source Clock Delay      (SCD):    6.110ns = ( 14.444 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:               0.040ns
    Computed max time borrow:         8.373ns
    Time borrowed from endpoint:      1.945ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         1.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.707    13.985    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.459    14.444 f  controller/state_reg[0]/Q
                         net (fo=16, routed)          2.759    17.203    controller/state[0]
    SLICE_X1Y133         LUT4 (Prop_lut4_I2_O)        0.124    17.327 f  controller/WR_reg_i_1/O
                         net (fo=1, routed)           0.000    17.327    controller/WR_reg_i_1_n_0
    SLICE_X1Y133         LDCE                                         f  controller/WR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.587    13.670    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.370    14.040 f  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.411    14.451    controller/state[0]
    SLICE_X1Y140         LUT4 (Prop_lut4_I3_O)        0.100    14.551 r  controller/WR_reg_i_2/O
                         net (fo=1, routed)           0.462    15.013    controller/WR_reg_i_2_n_0
    SLICE_X1Y133         LDCE                                         r  controller/WR_reg/G
                         clock pessimism              0.405    15.418    
                         clock uncertainty           -0.035    15.382    
                         time borrowed                1.945    17.327    
  -------------------------------------------------------------------
                         required time                         17.327    
                         arrival time                         -17.327    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/recvData_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[0] fall@8.334ns - controller/state[0] fall@8.334ns)
  Data Path Delay:        0.359ns  (logic 0.056ns (15.578%)  route 0.303ns (84.422%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.373ns = ( 10.707 - 8.334 ) 
    Source Clock Delay      (SCD):    2.437ns = ( 10.771 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869    10.589    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.182    10.771 f  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.303    11.074    controller/state[0]
    SLICE_X0Y140         LUT4 (Prop_lut4_I2_O)        0.056    11.130 f  controller/recvData_reg_i_1/O
                         net (fo=1, routed)           0.000    11.130    controller/recvData_reg_i_1_n_0
    SLICE_X0Y140         LDCE                                         f  controller/recvData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596    10.062    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.146    10.208 f  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.254    10.462    controller/state[0]
    SLICE_X0Y140         LUT4 (Prop_lut4_I0_O)        0.045    10.507 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.200    10.707    controller/recvData_reg_i_2_n_0
    SLICE_X0Y140         LDCE                                         r  controller/recvData_reg/G
                         clock pessimism              0.563    11.271    
                         clock uncertainty           -0.035    11.235    
  -------------------------------------------------------------------
                         required time                         11.235    
                         arrival time                         -11.130    
  -------------------------------------------------------------------
                         slack                                  0.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.995ns  (arrival time - required time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/recvData_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[0] fall@8.334ns - controller/state[0] fall@8.334ns)
  Data Path Delay:        0.646ns  (logic 0.100ns (15.468%)  route 0.546ns (84.532%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.447ns = ( 15.781 - 8.334 ) 
    Source Clock Delay      (SCD):    5.706ns = ( 14.040 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.587    13.670    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.370    14.040 f  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.546    14.586    controller/state[0]
    SLICE_X0Y140         LUT4 (Prop_lut4_I2_O)        0.100    14.686 f  controller/recvData_reg_i_1/O
                         net (fo=1, routed)           0.000    14.686    controller/recvData_reg_i_1_n_0
    SLICE_X0Y140         LDCE                                         f  controller/recvData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.707    13.985    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.459    14.444 f  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.637    15.082    controller/state[0]
    SLICE_X0Y140         LUT4 (Prop_lut4_I0_O)        0.124    15.206 f  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.575    15.781    controller/recvData_reg_i_2_n_0
    SLICE_X0Y140         LDCE                                         f  controller/recvData_reg/G
                         clock pessimism             -0.405    15.376    
                         clock uncertainty            0.035    15.412    
    SLICE_X0Y140         LDCE (Hold_ldce_G_D)         0.269    15.681    controller/recvData_reg
  -------------------------------------------------------------------
                         required time                        -15.681    
                         arrival time                          14.686    
  -------------------------------------------------------------------
                         slack                                 -0.995    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/WR_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[0] rise@0.000ns - controller/state[0] rise@0.000ns)
  Data Path Delay:        1.331ns  (logic 0.045ns (3.382%)  route 1.286ns (96.618%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596     1.728    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.146     1.874 r  controller/state_reg[0]/Q
                         net (fo=16, routed)          1.286     3.159    controller/state[0]
    SLICE_X1Y133         LUT4 (Prop_lut4_I2_O)        0.045     3.204 r  controller/WR_reg_i_1/O
                         net (fo=1, routed)           0.000     3.204    controller/WR_reg_i_1_n_0
    SLICE_X1Y133         LDCE                                         r  controller/WR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869     2.255    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.182     2.437 r  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.207     2.644    controller/state[0]
    SLICE_X1Y140         LUT4 (Prop_lut4_I3_O)        0.056     2.700 f  controller/WR_reg_i_2/O
                         net (fo=1, routed)           0.256     2.956    controller/WR_reg_i_2_n_0
    SLICE_X1Y133         LDCE                                         f  controller/WR_reg/G
                         clock pessimism             -0.563     2.393    
                         clock uncertainty            0.035     2.428    
    SLICE_X1Y133         LDCE (Hold_ldce_G_D)         0.091     2.519    controller/WR_reg
  -------------------------------------------------------------------
                         required time                         -2.519    
                         arrival time                           3.204    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/sendData_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[0] fall@8.334ns - controller/state[0] fall@8.334ns)
  Data Path Delay:        1.462ns  (logic 0.045ns (3.079%)  route 1.417ns (96.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.552ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.989ns = ( 11.323 - 8.334 ) 
    Source Clock Delay      (SCD):    1.874ns = ( 10.208 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596    10.062    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.146    10.208 f  controller/state_reg[0]/Q
                         net (fo=16, routed)          1.417    11.624    controller/state[0]
    SLICE_X3Y140         LUT3 (Prop_lut3_I1_O)        0.045    11.669 f  controller/sendData_reg_i_1/O
                         net (fo=1, routed)           0.000    11.669    controller/sendData_reg_i_1_n_0
    SLICE_X3Y140         LDCE                                         f  controller/sendData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869    10.589    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.182    10.771 f  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.207    10.978    controller/state[0]
    SLICE_X1Y140         LUT4 (Prop_lut4_I3_O)        0.060    11.038 f  controller/sendData_reg_i_2/O
                         net (fo=1, routed)           0.285    11.323    controller/sendData_reg_i_2_n_0
    SLICE_X3Y140         LDCE                                         f  controller/sendData_reg/G
                         clock pessimism             -0.563    10.760    
                         clock uncertainty            0.035    10.795    
    SLICE_X3Y140         LDCE (Hold_ldce_G_D)         0.170    10.965    controller/sendData_reg
  -------------------------------------------------------------------
                         required time                        -10.965    
                         arrival time                          11.669    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.929ns  (arrival time - required time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/RD_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[0] rise@0.000ns - controller/state[0] rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.045ns (2.486%)  route 1.765ns (97.514%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.776ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.213ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596     1.728    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.146     1.874 r  controller/state_reg[0]/Q
                         net (fo=16, routed)          1.242     3.116    controller/state[0]
    SLICE_X0Y134         LUT4 (Prop_lut4_I2_O)        0.045     3.161 r  controller/RD_reg_i_1/O
                         net (fo=1, routed)           0.524     3.684    controller/RD_reg_i_1_n_0
    SLICE_X1Y134         LDCE                                         r  controller/RD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869     2.255    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.182     2.437 r  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.295     2.732    controller/state[0]
    SLICE_X0Y140         LUT4 (Prop_lut4_I0_O)        0.056     2.788 f  controller/RD_reg_i_2/O
                         net (fo=1, routed)           0.425     3.213    controller/RD_reg_i_2_n_0
    SLICE_X1Y134         LDCE                                         f  controller/RD_reg/G
                         clock pessimism             -0.563     2.650    
                         clock uncertainty            0.035     2.685    
    SLICE_X1Y134         LDCE (Hold_ldce_G_D)         0.070     2.755    controller/RD_reg
  -------------------------------------------------------------------
                         required time                         -2.755    
                         arrival time                           3.684    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             2.558ns  (arrival time - required time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/OE_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[0] fall@8.334ns - controller/state[0] fall@8.334ns)
  Data Path Delay:        3.858ns  (logic 0.045ns (1.166%)  route 3.813ns (98.834%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.532ns = ( 11.866 - 8.334 ) 
    Source Clock Delay      (SCD):    1.874ns = ( 10.208 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596    10.062    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.146    10.208 f  controller/state_reg[0]/Q
                         net (fo=16, routed)          3.813    14.021    controller/state[0]
    SLICE_X1Y171         LUT4 (Prop_lut4_I0_O)        0.045    14.066 r  controller/OE_reg_i_1/O
                         net (fo=1, routed)           0.000    14.066    controller/OE_reg_i_1_n_0
    SLICE_X1Y171         LDCE                                         r  controller/OE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869    10.589    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.182    10.771 f  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.303    11.074    controller/state[0]
    SLICE_X0Y140         LUT4 (Prop_lut4_I1_O)        0.057    11.131 f  controller/OE_reg_i_2/O
                         net (fo=1, routed)           0.735    11.866    controller/OE_reg_i_2_n_0
    SLICE_X1Y171         LDCE                                         f  controller/OE_reg/G
                         clock pessimism             -0.563    11.303    
                         clock uncertainty            0.035    11.338    
    SLICE_X1Y171         LDCE (Hold_ldce_G_D)         0.169    11.507    controller/OE_reg
  -------------------------------------------------------------------
                         required time                        -11.507    
                         arrival time                          14.066    
  -------------------------------------------------------------------
                         slack                                  2.558    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         controller/state[0]
Waveform(ns):       { 0.000 8.334 }
Period(ns):         16.667
Sources:            { controller/state_reg[0]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width  Slow    LDCE/G   n/a            0.500         8.333       7.833      SLICE_X3Y140  controller/sendData_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         8.333       7.833      SLICE_X1Y134  controller/RD_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         8.333       7.833      SLICE_X3Y140  controller/sendData_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         8.333       7.833      SLICE_X1Y171  controller/OE_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         8.333       7.833      SLICE_X1Y171  controller/OE_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         8.333       7.833      SLICE_X1Y134  controller/RD_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         8.333       7.833      SLICE_X0Y140  controller/recvData_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         8.333       7.833      SLICE_X0Y140  controller/recvData_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         8.334       7.834      SLICE_X1Y134  controller/RD_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         8.334       7.834      SLICE_X1Y134  controller/RD_reg/G



---------------------------------------------------------------------------------------------------
From Clock:  controller/state[1]
  To Clock:  controller/state[1]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.270ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[1]/Q
                            (clock source 'controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/OE_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[1] rise@0.000ns - controller/state[1] rise@0.000ns)
  Data Path Delay:        7.323ns  (logic 0.124ns (1.693%)  route 7.199ns (98.307%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.742ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.496ns
    Source Clock Delay      (SCD):    6.169ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              8.334ns
    Library setup time:               0.203ns
    Computed max time borrow:         8.537ns
    Time borrowed from endpoint:      3.617ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         3.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.701     5.645    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.524     6.169 r  controller/state_reg[1]/Q
                         net (fo=13, routed)          7.199    13.368    controller/state[1]
    SLICE_X1Y171         LUT4 (Prop_lut4_I3_O)        0.124    13.492 r  controller/OE_reg_i_1/O
                         net (fo=1, routed)           0.000    13.492    controller/OE_reg_i_1_n_0
    SLICE_X1Y171         LDCE                                         r  controller/OE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.658    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.582     5.331    controller/ftdi_clk_IBUF_BUFG
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.423     5.754 r  controller/state_reg[1]/Q
                         net (fo=13, routed)          2.318     8.072    controller/state[1]
    SLICE_X0Y140         LUT4 (Prop_lut4_I0_O)        0.122     8.194 r  controller/OE_reg_i_2/O
                         net (fo=1, routed)           1.302     9.496    controller/OE_reg_i_2_n_0
    SLICE_X1Y171         LDCE                                         r  controller/OE_reg/G
                         clock pessimism              0.416     9.911    
                         clock uncertainty           -0.035     9.876    
                         time borrowed                3.617    13.492    
  -------------------------------------------------------------------
                         required time                         13.492    
                         arrival time                         -13.492    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[1]/Q
                            (clock source 'controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/RD_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[1] fall@8.334ns - controller/state[1] fall@8.334ns)
  Data Path Delay:        3.426ns  (logic 0.124ns (3.619%)  route 3.302ns (96.381%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.280ns = ( 15.614 - 8.334 ) 
    Source Clock Delay      (SCD):    6.169ns = ( 14.503 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:              -0.056ns
    Computed max time borrow:         8.277ns
    Time borrowed from endpoint:      1.935ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         1.900ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.701    13.979    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.524    14.503 f  controller/state_reg[1]/Q
                         net (fo=13, routed)          2.098    16.601    controller/state[1]
    SLICE_X0Y134         LUT4 (Prop_lut4_I0_O)        0.124    16.725 r  controller/RD_reg_i_1/O
                         net (fo=1, routed)           1.205    17.930    controller/RD_reg_i_1_n_0
    SLICE_X1Y134         LDCE                                         r  controller/RD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.582    13.665    controller/ftdi_clk_IBUF_BUFG
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.423    14.088 f  controller/state_reg[1]/Q
                         net (fo=13, routed)          0.662    14.749    controller/state[1]
    SLICE_X0Y140         LUT4 (Prop_lut4_I1_O)        0.100    14.849 r  controller/RD_reg_i_2/O
                         net (fo=1, routed)           0.765    15.614    controller/RD_reg_i_2_n_0
    SLICE_X1Y134         LDCE                                         r  controller/RD_reg/G
                         clock pessimism              0.416    16.030    
                         clock uncertainty           -0.035    15.994    
                         time borrowed                1.935    17.930    
  -------------------------------------------------------------------
                         required time                         17.930    
                         arrival time                         -17.930    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[1]/Q
                            (clock source 'controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/recvData_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[1] rise@0.000ns - controller/state[1] rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 0.124ns (4.321%)  route 2.746ns (95.679%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.922ns
    Source Clock Delay      (SCD):    6.169ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              8.334ns
    Library setup time:               0.040ns
    Computed max time borrow:         8.374ns
    Time borrowed from endpoint:      1.737ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         1.702ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.701     5.645    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.524     6.169 r  controller/state_reg[1]/Q
                         net (fo=13, routed)          2.746     8.915    controller/state[1]
    SLICE_X0Y140         LUT4 (Prop_lut4_I3_O)        0.124     9.039 r  controller/recvData_reg_i_1/O
                         net (fo=1, routed)           0.000     9.039    controller/recvData_reg_i_1_n_0
    SLICE_X0Y140         LDCE                                         r  controller/recvData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.658    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.582     5.331    controller/ftdi_clk_IBUF_BUFG
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.423     5.754 r  controller/state_reg[1]/Q
                         net (fo=13, routed)          0.577     6.331    controller/state[1]
    SLICE_X0Y140         LUT4 (Prop_lut4_I1_O)        0.100     6.431 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.491     6.922    controller/recvData_reg_i_2_n_0
    SLICE_X0Y140         LDCE                                         r  controller/recvData_reg/G
                         clock pessimism              0.416     7.338    
                         clock uncertainty           -0.035     7.302    
                         time borrowed                1.737     9.039    
  -------------------------------------------------------------------
                         required time                          9.039    
                         arrival time                          -9.039    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[1]/Q
                            (clock source 'controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/WR_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[1] fall@8.334ns - controller/state[1] fall@8.334ns)
  Data Path Delay:        2.482ns  (logic 0.124ns (4.996%)  route 2.358ns (95.004%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.063ns = ( 15.397 - 8.334 ) 
    Source Clock Delay      (SCD):    6.169ns = ( 14.503 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:               0.040ns
    Computed max time borrow:         8.373ns
    Time borrowed from endpoint:      1.207ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         1.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.701    13.979    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.524    14.503 f  controller/state_reg[1]/Q
                         net (fo=13, routed)          2.358    16.861    controller/state[1]
    SLICE_X1Y133         LUT4 (Prop_lut4_I0_O)        0.124    16.985 r  controller/WR_reg_i_1/O
                         net (fo=1, routed)           0.000    16.985    controller/WR_reg_i_1_n_0
    SLICE_X1Y133         LDCE                                         r  controller/WR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.582    13.665    controller/ftdi_clk_IBUF_BUFG
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.423    14.088 f  controller/state_reg[1]/Q
                         net (fo=13, routed)          0.747    14.835    controller/state[1]
    SLICE_X1Y140         LUT4 (Prop_lut4_I1_O)        0.100    14.935 r  controller/WR_reg_i_2/O
                         net (fo=1, routed)           0.462    15.397    controller/WR_reg_i_2_n_0
    SLICE_X1Y133         LDCE                                         r  controller/WR_reg/G
                         clock pessimism              0.416    15.813    
                         clock uncertainty           -0.035    15.778    
                         time borrowed                1.207    16.985    
  -------------------------------------------------------------------
                         required time                         16.985    
                         arrival time                         -16.985    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 controller/state_reg[1]/Q
                            (clock source 'controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/WR_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[1] fall@8.334ns - controller/state[1] fall@8.334ns)
  Data Path Delay:        2.131ns  (logic 0.100ns (4.693%)  route 2.031ns (95.307%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.557ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.726ns = ( 16.060 - 8.334 ) 
    Source Clock Delay      (SCD):    5.754ns = ( 14.088 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.582    13.665    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.423    14.088 f  controller/state_reg[1]/Q
                         net (fo=13, routed)          2.031    16.118    controller/state[1]
    SLICE_X1Y133         LUT4 (Prop_lut4_I0_O)        0.100    16.218 r  controller/WR_reg_i_1/O
                         net (fo=1, routed)           0.000    16.218    controller/WR_reg_i_1_n_0
    SLICE_X1Y133         LDCE                                         r  controller/WR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.701    13.979    controller/ftdi_clk_IBUF_BUFG
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.524    14.503 f  controller/state_reg[1]/Q
                         net (fo=13, routed)          0.892    15.395    controller/state[1]
    SLICE_X1Y140         LUT4 (Prop_lut4_I1_O)        0.124    15.519 f  controller/WR_reg_i_2/O
                         net (fo=1, routed)           0.540    16.060    controller/WR_reg_i_2_n_0
    SLICE_X1Y133         LDCE                                         f  controller/WR_reg/G
                         clock pessimism             -0.416    15.644    
                         clock uncertainty            0.035    15.680    
    SLICE_X1Y133         LDCE (Hold_ldce_G_D)         0.269    15.949    controller/WR_reg
  -------------------------------------------------------------------
                         required time                        -15.949    
                         arrival time                          16.218    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 controller/state_reg[1]/Q
                            (clock source 'controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/recvData_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[1] fall@8.334ns - controller/state[1] fall@8.334ns)
  Data Path Delay:        1.229ns  (logic 0.045ns (3.661%)  route 1.184ns (96.339%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.067ns = ( 11.401 - 8.334 ) 
    Source Clock Delay      (SCD):    1.892ns = ( 10.226 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593    10.059    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.167    10.226 f  controller/state_reg[1]/Q
                         net (fo=13, routed)          1.184    11.410    controller/state[1]
    SLICE_X0Y140         LUT4 (Prop_lut4_I3_O)        0.045    11.455 f  controller/recvData_reg_i_1/O
                         net (fo=1, routed)           0.000    11.455    controller/recvData_reg_i_1_n_0
    SLICE_X0Y140         LDCE                                         f  controller/recvData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864    10.584    controller/ftdi_clk_IBUF_BUFG
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.208    10.792 f  controller/state_reg[1]/Q
                         net (fo=13, routed)          0.320    11.112    controller/state[1]
    SLICE_X0Y140         LUT4 (Prop_lut4_I1_O)        0.056    11.168 f  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.233    11.401    controller/recvData_reg_i_2_n_0
    SLICE_X0Y140         LDCE                                         f  controller/recvData_reg/G
                         clock pessimism             -0.566    10.835    
                         clock uncertainty            0.035    10.870    
    SLICE_X0Y140         LDCE (Hold_ldce_G_D)         0.091    10.961    controller/recvData_reg
  -------------------------------------------------------------------
                         required time                        -10.961    
                         arrival time                          11.455    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 controller/state_reg[1]/Q
                            (clock source 'controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/RD_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[1] rise@0.000ns - controller/state[1] rise@0.000ns)
  Data Path Delay:        1.501ns  (logic 0.045ns (2.997%)  route 1.456ns (97.003%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.291ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.725    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.167     1.892 r  controller/state_reg[1]/Q
                         net (fo=13, routed)          0.933     2.825    controller/state[1]
    SLICE_X0Y134         LUT4 (Prop_lut4_I0_O)        0.045     2.870 f  controller/RD_reg_i_1/O
                         net (fo=1, routed)           0.524     3.393    controller/RD_reg_i_1_n_0
    SLICE_X1Y134         LDCE                                         f  controller/RD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     2.250    controller/ftdi_clk_IBUF_BUFG
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.208     2.458 r  controller/state_reg[1]/Q
                         net (fo=13, routed)          0.353     2.811    controller/state[1]
    SLICE_X0Y140         LUT4 (Prop_lut4_I1_O)        0.056     2.867 f  controller/RD_reg_i_2/O
                         net (fo=1, routed)           0.425     3.291    controller/RD_reg_i_2_n_0
    SLICE_X1Y134         LDCE                                         f  controller/RD_reg/G
                         clock pessimism             -0.566     2.725    
                         clock uncertainty            0.035     2.760    
    SLICE_X1Y134         LDCE (Hold_ldce_G_D)         0.070     2.830    controller/RD_reg
  -------------------------------------------------------------------
                         required time                         -2.830    
                         arrival time                           3.393    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             1.262ns  (arrival time - required time)
  Source:                 controller/state_reg[1]/Q
                            (clock source 'controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/OE_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[1] fall@8.334ns - controller/state[1] fall@8.334ns)
  Data Path Delay:        3.627ns  (logic 0.045ns (1.241%)  route 3.582ns (98.759%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.619ns = ( 12.953 - 8.334 ) 
    Source Clock Delay      (SCD):    1.892ns = ( 10.226 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593    10.059    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.167    10.226 f  controller/state_reg[1]/Q
                         net (fo=13, routed)          3.582    13.808    controller/state[1]
    SLICE_X1Y171         LUT4 (Prop_lut4_I3_O)        0.045    13.853 f  controller/OE_reg_i_1/O
                         net (fo=1, routed)           0.000    13.853    controller/OE_reg_i_1_n_0
    SLICE_X1Y171         LDCE                                         f  controller/OE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864    10.584    controller/ftdi_clk_IBUF_BUFG
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.208    10.792 f  controller/state_reg[1]/Q
                         net (fo=13, routed)          1.371    12.163    controller/state[1]
    SLICE_X0Y140         LUT4 (Prop_lut4_I0_O)        0.055    12.218 f  controller/OE_reg_i_2/O
                         net (fo=1, routed)           0.735    12.953    controller/OE_reg_i_2_n_0
    SLICE_X1Y171         LDCE                                         f  controller/OE_reg/G
                         clock pessimism             -0.566    12.387    
                         clock uncertainty            0.035    12.422    
    SLICE_X1Y171         LDCE (Hold_ldce_G_D)         0.169    12.591    controller/OE_reg
  -------------------------------------------------------------------
                         required time                        -12.591    
                         arrival time                          13.853    
  -------------------------------------------------------------------
                         slack                                  1.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         controller/state[1]
Waveform(ns):       { 0.000 8.334 }
Period(ns):         16.667
Sources:            { controller/state_reg[1]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width  Fast    LDCE/G   n/a            0.500         8.333       7.833      SLICE_X1Y133  controller/WR_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         8.333       7.833      SLICE_X0Y140  controller/recvData_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         8.333       7.833      SLICE_X1Y171  controller/OE_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         8.333       7.833      SLICE_X1Y134  controller/RD_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         8.333       7.833      SLICE_X1Y134  controller/RD_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         8.333       7.833      SLICE_X1Y133  controller/WR_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         8.333       7.833      SLICE_X0Y140  controller/recvData_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         8.333       7.833      SLICE_X1Y171  controller/OE_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         8.334       7.834      SLICE_X1Y171  controller/OE_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         8.334       7.834      SLICE_X1Y134  controller/RD_reg/G



---------------------------------------------------------------------------------------------------
From Clock:  controller/state[2]
  To Clock:  controller/state[2]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.365ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/OE_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[2] rise@0.000ns - controller/state[2] rise@0.000ns)
  Data Path Delay:        9.807ns  (logic 0.124ns (1.264%)  route 9.683ns (98.736%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.322ns
    Source Clock Delay      (SCD):    6.107ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              8.334ns
    Library setup time:               0.203ns
    Computed max time borrow:         8.537ns
    Time borrowed from endpoint:      6.223ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         6.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.704     5.648    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.459     6.107 r  controller/state_reg[2]/Q
                         net (fo=14, routed)          9.683    15.790    controller/state[2]
    SLICE_X1Y171         LUT4 (Prop_lut4_I1_O)        0.124    15.914 r  controller/OE_reg_i_1/O
                         net (fo=1, routed)           0.000    15.914    controller/OE_reg_i_1_n_0
    SLICE_X1Y171         LDCE                                         r  controller/OE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.658    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.584     5.333    controller/ftdi_clk_IBUF_BUFG
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.370     5.703 r  controller/state_reg[2]/Q
                         net (fo=14, routed)          2.195     7.898    controller/state[2]
    SLICE_X0Y140         LUT4 (Prop_lut4_I2_O)        0.122     8.020 r  controller/OE_reg_i_2/O
                         net (fo=1, routed)           1.302     9.322    controller/OE_reg_i_2_n_0
    SLICE_X1Y171         LDCE                                         r  controller/OE_reg/G
                         clock pessimism              0.405     9.727    
                         clock uncertainty           -0.035     9.691    
                         time borrowed                6.223    15.914    
  -------------------------------------------------------------------
                         required time                         15.914    
                         arrival time                         -15.914    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/RD_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[2] rise@0.000ns - controller/state[2] rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.124ns (3.594%)  route 3.326ns (96.406%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.180ns
    Source Clock Delay      (SCD):    6.107ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              8.334ns
    Library setup time:              -0.056ns
    Computed max time borrow:         8.278ns
    Time borrowed from endpoint:      2.008ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         1.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.704     5.648    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.459     6.107 r  controller/state_reg[2]/Q
                         net (fo=14, routed)          2.121     8.229    controller/state[2]
    SLICE_X0Y134         LUT4 (Prop_lut4_I1_O)        0.124     8.353 r  controller/RD_reg_i_1/O
                         net (fo=1, routed)           1.205     9.557    controller/RD_reg_i_1_n_0
    SLICE_X1Y134         LDCE                                         r  controller/RD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.658    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.584     5.333    controller/ftdi_clk_IBUF_BUFG
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.370     5.703 r  controller/state_reg[2]/Q
                         net (fo=14, routed)          0.612     6.315    controller/state[2]
    SLICE_X0Y140         LUT4 (Prop_lut4_I3_O)        0.100     6.415 r  controller/RD_reg_i_2/O
                         net (fo=1, routed)           0.765     7.180    controller/RD_reg_i_2_n_0
    SLICE_X1Y134         LDCE                                         r  controller/RD_reg/G
                         clock pessimism              0.405     7.584    
                         clock uncertainty           -0.035     7.549    
                         time borrowed                2.008     9.557    
  -------------------------------------------------------------------
                         required time                          9.557    
                         arrival time                          -9.557    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/sendData_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[2] rise@0.000ns - controller/state[2] rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 0.124ns (4.039%)  route 2.946ns (95.961%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.074ns
    Source Clock Delay      (SCD):    6.107ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              8.334ns
    Library setup time:               0.205ns
    Computed max time borrow:         8.539ns
    Time borrowed from endpoint:      1.734ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         1.698ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.704     5.648    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.459     6.107 r  controller/state_reg[2]/Q
                         net (fo=14, routed)          2.946     9.053    controller/state[2]
    SLICE_X3Y140         LUT3 (Prop_lut3_I2_O)        0.124     9.177 r  controller/sendData_reg_i_1/O
                         net (fo=1, routed)           0.000     9.177    controller/sendData_reg_i_1_n_0
    SLICE_X3Y140         LDCE                                         r  controller/sendData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.658    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.584     5.333    controller/ftdi_clk_IBUF_BUFG
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.370     5.703 r  controller/state_reg[2]/Q
                         net (fo=14, routed)          0.672     6.374    controller/state[2]
    SLICE_X1Y140         LUT4 (Prop_lut4_I1_O)        0.121     6.495 r  controller/sendData_reg_i_2/O
                         net (fo=1, routed)           0.579     7.074    controller/sendData_reg_i_2_n_0
    SLICE_X3Y140         LDCE                                         r  controller/sendData_reg/G
                         clock pessimism              0.405     7.479    
                         clock uncertainty           -0.035     7.444    
                         time borrowed                1.734     9.177    
  -------------------------------------------------------------------
                         required time                          9.177    
                         arrival time                          -9.177    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/WR_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[2] fall@8.334ns - controller/state[2] fall@8.334ns)
  Data Path Delay:        2.826ns  (logic 0.124ns (4.388%)  route 2.702ns (95.612%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.937ns = ( 15.271 - 8.334 ) 
    Source Clock Delay      (SCD):    6.107ns = ( 14.441 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:               0.040ns
    Computed max time borrow:         8.373ns
    Time borrowed from endpoint:      1.627ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         1.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.704    13.982    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.459    14.441 f  controller/state_reg[2]/Q
                         net (fo=14, routed)          2.702    17.143    controller/state[2]
    SLICE_X1Y133         LUT4 (Prop_lut4_I1_O)        0.124    17.267 r  controller/WR_reg_i_1/O
                         net (fo=1, routed)           0.000    17.267    controller/WR_reg_i_1_n_0
    SLICE_X1Y133         LDCE                                         r  controller/WR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.584    13.667    controller/ftdi_clk_IBUF_BUFG
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.370    14.037 f  controller/state_reg[2]/Q
                         net (fo=14, routed)          0.672    14.708    controller/state[2]
    SLICE_X1Y140         LUT4 (Prop_lut4_I2_O)        0.100    14.808 r  controller/WR_reg_i_2/O
                         net (fo=1, routed)           0.462    15.271    controller/WR_reg_i_2_n_0
    SLICE_X1Y133         LDCE                                         r  controller/WR_reg/G
                         clock pessimism              0.405    15.675    
                         clock uncertainty           -0.035    15.640    
                         time borrowed                1.627    17.267    
  -------------------------------------------------------------------
                         required time                         17.267    
                         arrival time                         -17.267    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/recvData_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[2] fall@8.334ns - controller/state[2] fall@8.334ns)
  Data Path Delay:        2.723ns  (logic 0.124ns (4.553%)  route 2.599ns (95.447%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.018ns = ( 15.352 - 8.334 ) 
    Source Clock Delay      (SCD):    6.107ns = ( 14.441 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:               0.040ns
    Computed max time borrow:         8.373ns
    Time borrowed from endpoint:      1.444ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         1.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.704    13.982    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.459    14.441 f  controller/state_reg[2]/Q
                         net (fo=14, routed)          2.599    17.041    controller/state[2]
    SLICE_X0Y140         LUT4 (Prop_lut4_I1_O)        0.124    17.165 r  controller/recvData_reg_i_1/O
                         net (fo=1, routed)           0.000    17.165    controller/recvData_reg_i_1_n_0
    SLICE_X0Y140         LDCE                                         r  controller/recvData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.584    13.667    controller/ftdi_clk_IBUF_BUFG
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.370    14.037 f  controller/state_reg[2]/Q
                         net (fo=14, routed)          0.724    14.760    controller/state[2]
    SLICE_X0Y140         LUT4 (Prop_lut4_I2_O)        0.100    14.860 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.491    15.352    controller/recvData_reg_i_2_n_0
    SLICE_X0Y140         LDCE                                         r  controller/recvData_reg/G
                         clock pessimism              0.405    15.756    
                         clock uncertainty           -0.035    15.721    
                         time borrowed                1.444    17.165    
  -------------------------------------------------------------------
                         required time                         17.165    
                         arrival time                         -17.165    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/recvData_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[2] fall@8.334ns - controller/state[2] fall@8.334ns)
  Data Path Delay:        1.171ns  (logic 0.045ns (3.842%)  route 1.126ns (96.159%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.680ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.114ns = ( 11.448 - 8.334 ) 
    Source Clock Delay      (SCD):    1.872ns = ( 10.206 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594    10.060    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.146    10.206 f  controller/state_reg[2]/Q
                         net (fo=14, routed)          1.126    11.332    controller/state[2]
    SLICE_X0Y140         LUT4 (Prop_lut4_I1_O)        0.045    11.377 r  controller/recvData_reg_i_1/O
                         net (fo=1, routed)           0.000    11.377    controller/recvData_reg_i_1_n_0
    SLICE_X0Y140         LDCE                                         r  controller/recvData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866    10.586    controller/ftdi_clk_IBUF_BUFG
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.182    10.768 f  controller/state_reg[2]/Q
                         net (fo=14, routed)          0.391    11.159    controller/state[2]
    SLICE_X0Y140         LUT4 (Prop_lut4_I2_O)        0.056    11.215 f  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.233    11.448    controller/recvData_reg_i_2_n_0
    SLICE_X0Y140         LDCE                                         f  controller/recvData_reg/G
                         clock pessimism             -0.562    10.886    
                         clock uncertainty            0.035    10.921    
    SLICE_X0Y140         LDCE (Hold_ldce_G_D)         0.091    11.012    controller/recvData_reg
  -------------------------------------------------------------------
                         required time                        -11.012    
                         arrival time                          11.377    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/sendData_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[2] rise@0.000ns - controller/state[2] rise@0.000ns)
  Data Path Delay:        2.618ns  (logic 0.100ns (3.820%)  route 2.518ns (96.180%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.741ns
    Source Clock Delay      (SCD):    5.703ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.658    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.584     5.333    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.370     5.703 r  controller/state_reg[2]/Q
                         net (fo=14, routed)          2.518     8.221    controller/state[2]
    SLICE_X3Y140         LUT3 (Prop_lut3_I2_O)        0.100     8.321 r  controller/sendData_reg_i_1/O
                         net (fo=1, routed)           0.000     8.321    controller/sendData_reg_i_1_n_0
    SLICE_X3Y140         LDCE                                         r  controller/sendData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.704     5.648    controller/ftdi_clk_IBUF_BUFG
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.459     6.107 r  controller/state_reg[2]/Q
                         net (fo=14, routed)          0.805     6.912    controller/state[2]
    SLICE_X1Y140         LUT4 (Prop_lut4_I1_O)        0.150     7.062 f  controller/sendData_reg_i_2/O
                         net (fo=1, routed)           0.679     7.741    controller/sendData_reg_i_2_n_0
    SLICE_X3Y140         LDCE                                         f  controller/sendData_reg/G
                         clock pessimism             -0.405     7.336    
                         clock uncertainty            0.035     7.372    
    SLICE_X3Y140         LDCE (Hold_ldce_G_D)         0.472     7.844    controller/sendData_reg
  -------------------------------------------------------------------
                         required time                         -7.844    
                         arrival time                           8.321    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/WR_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[2] fall@8.334ns - controller/state[2] fall@8.334ns)
  Data Path Delay:        1.296ns  (logic 0.045ns (3.473%)  route 1.251ns (96.527%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 11.442 - 8.334 ) 
    Source Clock Delay      (SCD):    1.872ns = ( 10.206 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594    10.060    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.146    10.206 f  controller/state_reg[2]/Q
                         net (fo=14, routed)          1.251    11.456    controller/state[2]
    SLICE_X1Y133         LUT4 (Prop_lut4_I1_O)        0.045    11.501 r  controller/WR_reg_i_1/O
                         net (fo=1, routed)           0.000    11.501    controller/WR_reg_i_1_n_0
    SLICE_X1Y133         LDCE                                         r  controller/WR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866    10.586    controller/ftdi_clk_IBUF_BUFG
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.182    10.768 f  controller/state_reg[2]/Q
                         net (fo=14, routed)          0.362    11.130    controller/state[2]
    SLICE_X1Y140         LUT4 (Prop_lut4_I2_O)        0.056    11.186 f  controller/WR_reg_i_2/O
                         net (fo=1, routed)           0.256    11.442    controller/WR_reg_i_2_n_0
    SLICE_X1Y133         LDCE                                         f  controller/WR_reg/G
                         clock pessimism             -0.562    10.880    
                         clock uncertainty            0.035    10.915    
    SLICE_X1Y133         LDCE (Hold_ldce_G_D)         0.091    11.006    controller/WR_reg
  -------------------------------------------------------------------
                         required time                        -11.006    
                         arrival time                          11.501    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/RD_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[2] rise@0.000ns - controller/state[2] rise@0.000ns)
  Data Path Delay:        1.501ns  (logic 0.045ns (2.998%)  route 1.456ns (97.002%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.250ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.726    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.146     1.872 r  controller/state_reg[2]/Q
                         net (fo=14, routed)          0.932     2.804    controller/state[2]
    SLICE_X0Y134         LUT4 (Prop_lut4_I1_O)        0.045     2.849 r  controller/RD_reg_i_1/O
                         net (fo=1, routed)           0.524     3.373    controller/RD_reg_i_1_n_0
    SLICE_X1Y134         LDCE                                         r  controller/RD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     2.252    controller/ftdi_clk_IBUF_BUFG
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.182     2.434 r  controller/state_reg[2]/Q
                         net (fo=14, routed)          0.335     2.769    controller/state[2]
    SLICE_X0Y140         LUT4 (Prop_lut4_I3_O)        0.056     2.825 f  controller/RD_reg_i_2/O
                         net (fo=1, routed)           0.425     3.250    controller/RD_reg_i_2_n_0
    SLICE_X1Y134         LDCE                                         f  controller/RD_reg/G
                         clock pessimism             -0.562     2.688    
                         clock uncertainty            0.035     2.723    
    SLICE_X1Y134         LDCE (Hold_ldce_G_D)         0.070     2.793    controller/RD_reg
  -------------------------------------------------------------------
                         required time                         -2.793    
                         arrival time                           3.373    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             1.650ns  (arrival time - required time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/OE_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[2] fall@8.334ns - controller/state[2] fall@8.334ns)
  Data Path Delay:        3.945ns  (logic 0.045ns (1.141%)  route 3.900ns (98.859%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.524ns = ( 12.858 - 8.334 ) 
    Source Clock Delay      (SCD):    1.872ns = ( 10.206 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594    10.060    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.146    10.206 f  controller/state_reg[2]/Q
                         net (fo=14, routed)          3.900    14.106    controller/state[2]
    SLICE_X1Y171         LUT4 (Prop_lut4_I1_O)        0.045    14.151 f  controller/OE_reg_i_1/O
                         net (fo=1, routed)           0.000    14.151    controller/OE_reg_i_1_n_0
    SLICE_X1Y171         LDCE                                         f  controller/OE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866    10.586    controller/ftdi_clk_IBUF_BUFG
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.182    10.768 f  controller/state_reg[2]/Q
                         net (fo=14, routed)          1.300    12.068    controller/state[2]
    SLICE_X0Y140         LUT4 (Prop_lut4_I2_O)        0.055    12.123 f  controller/OE_reg_i_2/O
                         net (fo=1, routed)           0.735    12.858    controller/OE_reg_i_2_n_0
    SLICE_X1Y171         LDCE                                         f  controller/OE_reg/G
                         clock pessimism             -0.562    12.296    
                         clock uncertainty            0.035    12.331    
    SLICE_X1Y171         LDCE (Hold_ldce_G_D)         0.169    12.500    controller/OE_reg
  -------------------------------------------------------------------
                         required time                        -12.500    
                         arrival time                          14.151    
  -------------------------------------------------------------------
                         slack                                  1.650    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         controller/state[2]
Waveform(ns):       { 0.000 8.334 }
Period(ns):         16.667
Sources:            { controller/state_reg[2]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width  Fast    LDCE/G   n/a            0.500         8.333       7.833      SLICE_X1Y171  controller/OE_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         8.333       7.833      SLICE_X0Y140  controller/recvData_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         8.333       7.833      SLICE_X3Y140  controller/sendData_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         8.333       7.833      SLICE_X1Y134  controller/RD_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         8.333       7.833      SLICE_X1Y134  controller/RD_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         8.333       7.833      SLICE_X1Y133  controller/WR_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         8.333       7.833      SLICE_X0Y140  controller/recvData_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         8.333       7.833      SLICE_X3Y140  controller/sendData_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         8.333       7.833      SLICE_X1Y171  controller/OE_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         8.333       7.833      SLICE_X1Y133  controller/WR_reg/G



---------------------------------------------------------------------------------------------------
From Clock:  controller/dataRxFifo/pWrite_counter/pNextToWrite[5]
  To Clock:  ftdi_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.152ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.789ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.152ns  (required time - arrival time)
  Source:                 controller/dataRxFifo/status_reg/D
                            (positive level-sensitive latch clocked by controller/dataRxFifo/pWrite_counter/pNextToWrite[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/full_reg/D
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ftdi_clk fall@25.001ns - controller/dataRxFifo/pWrite_counter/pNextToWrite[5] fall@8.334ns)
  Data Path Delay:        1.556ns  (logic 0.523ns (33.601%)  route 1.033ns (66.399%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -10.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns = ( 30.338 - 25.001 ) 
    Source Clock Delay      (SCD):    16.087ns = ( 24.421 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[5] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.708    13.986    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.422    14.408 f  controller/dataRxFifo/pWrite_counter/graycount_reg[5]/Q
                         net (fo=3, routed)           9.189    23.597    controller/dataRxFifo/pWrite_counter/pNextToWrite[5]
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.297    23.894 r  controller/dataRxFifo/pWrite_counter/status_reg_i_1__0/O
                         net (fo=2, routed)           0.527    24.421    controller/dataRxFifo/pWrite_counter_n_0
    SLICE_X0Y142         LDCE                                         r  controller/dataRxFifo/status_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     1.122    25.543    
    SLICE_X0Y142                                      0.000    25.543 r  controller/dataRxFifo/status_reg/D
    SLICE_X0Y142         LDCE (DToQ_ldce_D_Q)         0.373    25.916 r  controller/dataRxFifo/status_reg/Q
                         net (fo=1, routed)           0.510    26.425    controller/dataRxFifo/pWrite_counter/status
    SLICE_X0Y142         LUT3 (Prop_lut3_I0_O)        0.150    26.575 r  controller/dataRxFifo/pWrite_counter/full_i_1/O
                         net (fo=1, routed)           0.524    27.099    controller/dataRxFifo/presetFull
    SLICE_X1Y141         FDRE                                         r  controller/dataRxFifo/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                     25.001    25.001 f  
    A10                                               0.000    25.001 f  ftdi_clk (IN)
                         net (fo=0)                   0.000    25.001    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460    26.461 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    28.659    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.750 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.588    30.338    controller/dataRxFifo/ftdi_clk_IBUF_BUFG
    SLICE_X1Y141         FDRE                                         r  controller/dataRxFifo/full_reg/C  (IS_INVERTED)
                         clock pessimism              0.195    30.533    
                         clock uncertainty           -0.035    30.498    
    SLICE_X1Y141         FDRE (Setup_fdre_C_D)       -0.246    30.252    controller/dataRxFifo/full_reg
  -------------------------------------------------------------------
                         required time                         30.252    
                         arrival time                         -27.099    
  -------------------------------------------------------------------
                         slack                                  3.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 controller/dataRxFifo/pWrite_counter/graycount_reg[5]/Q
                            (clock source 'controller/dataRxFifo/pWrite_counter/pNextToWrite[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/full_reg/D
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@8.334ns - controller/dataRxFifo/pWrite_counter/pNextToWrite[5] fall@8.334ns)
  Data Path Delay:        0.949ns  (logic 0.142ns (14.959%)  route 0.807ns (85.041%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns = ( 10.590 - 8.334 ) 
    Source Clock Delay      (SCD):    1.862ns = ( 10.196 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[5] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597    10.063    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.133    10.196 f  controller/dataRxFifo/pWrite_counter/graycount_reg[5]/Q
                         net (fo=3, routed)           0.336    10.532    controller/dataRxFifo/pWrite_counter/pNextToWrite[5]
    SLICE_X1Y142         LUT6 (Prop_lut6_I5_O)        0.098    10.630 r  controller/dataRxFifo/pWrite_counter/full_i_2/O
                         net (fo=1, routed)           0.297    10.927    controller/dataRxFifo/pWrite_counter/full_i_2_n_0
    SLICE_X0Y142         LUT3 (Prop_lut3_I2_O)        0.044    10.971 r  controller/dataRxFifo/pWrite_counter/full_i_1/O
                         net (fo=1, routed)           0.174    11.145    controller/dataRxFifo/presetFull
    SLICE_X1Y141         FDRE                                         r  controller/dataRxFifo/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870    10.590    controller/dataRxFifo/ftdi_clk_IBUF_BUFG
    SLICE_X1Y141         FDRE                                         r  controller/dataRxFifo/full_reg/C  (IS_INVERTED)
                         clock pessimism             -0.254    10.336    
    SLICE_X1Y141         FDRE (Hold_fdre_C_D)         0.020    10.356    controller/dataRxFifo/full_reg
  -------------------------------------------------------------------
                         required time                        -10.356    
                         arrival time                          11.145    
  -------------------------------------------------------------------
                         slack                                  0.789    





---------------------------------------------------------------------------------------------------
From Clock:  controller/dataRxFifo/pWrite_counter/pNextToWrite[6]
  To Clock:  ftdi_clk

Setup :            1  Failing Endpoint ,  Worst Slack       -0.634ns,  Total Violation       -0.634ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.634ns  (required time - arrival time)
  Source:                 controller/dataRxFifo/status_reg/G
                            (positive level-sensitive latch clocked by controller/dataRxFifo/pWrite_counter/pNextToWrite[6]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/full_reg/D
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (ftdi_clk fall@8.334ns - controller/dataRxFifo/pWrite_counter/pNextToWrite[6] rise@0.000ns)
  Data Path Delay:        1.742ns  (logic 0.709ns (40.689%)  route 1.033ns (59.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns = ( 13.671 - 8.334 ) 
    Source Clock Delay      (SCD):    12.476ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[6] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.708     5.652    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.524     6.176 r  controller/dataRxFifo/pWrite_counter/graycount_reg[6]/Q
                         net (fo=3, routed)           5.649    11.825    controller/dataRxFifo/pWrite_counter/pNextToWrite[6]
    SLICE_X0Y142         LUT2 (Prop_lut2_I0_O)        0.124    11.949 r  controller/dataRxFifo/pWrite_counter/status_reg_i_1__0/O
                         net (fo=2, routed)           0.527    12.476    controller/dataRxFifo/pWrite_counter_n_0
    SLICE_X0Y142         LDCE                                         r  controller/dataRxFifo/status_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         LDCE (EnToQ_ldce_G_Q)        0.559    13.035 r  controller/dataRxFifo/status_reg/Q
                         net (fo=1, routed)           0.510    13.545    controller/dataRxFifo/pWrite_counter/status
    SLICE_X0Y142         LUT3 (Prop_lut3_I0_O)        0.150    13.695 r  controller/dataRxFifo/pWrite_counter/full_i_1/O
                         net (fo=1, routed)           0.524    14.218    controller/dataRxFifo/presetFull
    SLICE_X1Y141         FDRE                                         r  controller/dataRxFifo/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.588    13.671    controller/dataRxFifo/ftdi_clk_IBUF_BUFG
    SLICE_X1Y141         FDRE                                         r  controller/dataRxFifo/full_reg/C  (IS_INVERTED)
                         clock pessimism              0.195    13.866    
                         clock uncertainty           -0.035    13.831    
    SLICE_X1Y141         FDRE (Setup_fdre_C_D)       -0.246    13.585    controller/dataRxFifo/full_reg
  -------------------------------------------------------------------
                         required time                         13.585    
                         arrival time                         -14.218    
  -------------------------------------------------------------------
                         slack                                 -0.634    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.867ns  (arrival time - required time)
  Source:                 controller/dataRxFifo/pWrite_counter/graycount_reg[6]/Q
                            (clock source 'controller/dataRxFifo/pWrite_counter/pNextToWrite[6]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/full_reg/D
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@8.334ns - controller/dataRxFifo/pWrite_counter/pNextToWrite[6] fall@8.334ns)
  Data Path Delay:        2.993ns  (logic 0.046ns (1.537%)  route 2.947ns (98.463%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns = ( 10.590 - 8.334 ) 
    Source Clock Delay      (SCD):    1.896ns = ( 10.230 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[6] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597    10.063    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.167    10.230 f  controller/dataRxFifo/pWrite_counter/graycount_reg[6]/Q
                         net (fo=3, routed)           2.773    13.003    controller/dataRxFifo/pWrite_counter/pNextToWrite[6]
    SLICE_X0Y142         LUT3 (Prop_lut3_I1_O)        0.046    13.049 r  controller/dataRxFifo/pWrite_counter/full_i_1/O
                         net (fo=1, routed)           0.174    13.223    controller/dataRxFifo/presetFull
    SLICE_X1Y141         FDRE                                         r  controller/dataRxFifo/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870    10.590    controller/dataRxFifo/ftdi_clk_IBUF_BUFG
    SLICE_X1Y141         FDRE                                         r  controller/dataRxFifo/full_reg/C  (IS_INVERTED)
                         clock pessimism             -0.254    10.336    
    SLICE_X1Y141         FDRE (Hold_fdre_C_D)         0.020    10.356    controller/dataRxFifo/full_reg
  -------------------------------------------------------------------
                         required time                        -10.356    
                         arrival time                          13.223    
  -------------------------------------------------------------------
                         slack                                  2.867    





---------------------------------------------------------------------------------------------------
From Clock:  controller/dataTxFifo/pRead_counter/pNextToRead[5]
  To Clock:  ftdi_clk

Setup :            1  Failing Endpoint ,  Worst Slack       -7.350ns,  Total Violation       -7.350ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.373ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.350ns  (required time - arrival time)
  Source:                 controller/dataTxFifo/status_reg/G
                            (positive level-sensitive latch clocked by controller/dataTxFifo/pRead_counter/pNextToRead[5]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/empty_reg/D
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (ftdi_clk fall@8.334ns - controller/dataTxFifo/pRead_counter/pNextToRead[5] rise@0.000ns)
  Data Path Delay:        1.691ns  (logic 0.683ns (40.392%)  route 1.008ns (59.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -13.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.334ns = ( 13.668 - 8.334 ) 
    Source Clock Delay      (SCD):    19.461ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[5] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.625     5.569    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
    SLICE_X8Y135         FDRE (Prop_fdre_C_Q)         0.484     6.053 r  controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                         net (fo=4, routed)          12.586    18.639    controller/dataTxFifo/pRead_counter/pNextToRead[5]
    SLICE_X9Y136         LUT2 (Prop_lut2_I0_O)        0.295    18.934 r  controller/dataTxFifo/pRead_counter/status_reg_i_1/O
                         net (fo=2, routed)           0.527    19.461    controller/dataTxFifo/pRead_counter_n_10
    SLICE_X9Y136         LDCE                                         r  controller/dataTxFifo/status_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y136         LDCE (EnToQ_ldce_G_Q)        0.559    20.020 f  controller/dataTxFifo/status_reg/Q
                         net (fo=1, routed)           0.286    20.306    controller/dataTxFifo/pRead_counter/status
    SLICE_X8Y136         LUT3 (Prop_lut3_I2_O)        0.124    20.430 r  controller/dataTxFifo/pRead_counter/empty_i_1/O
                         net (fo=1, routed)           0.722    21.152    controller/dataTxFifo/pRead_counter_n_8
    SLICE_X2Y137         FDRE                                         r  controller/dataTxFifo/empty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.585    13.668    controller/dataTxFifo/ftdi_clk_IBUF_BUFG
    SLICE_X2Y137         FDRE                                         r  controller/dataTxFifo/empty_reg/C  (IS_INVERTED)
                         clock pessimism              0.195    13.863    
                         clock uncertainty           -0.035    13.828    
    SLICE_X2Y137         FDRE (Setup_fdre_C_D)       -0.026    13.802    controller/dataTxFifo/empty_reg
  -------------------------------------------------------------------
                         required time                         13.802    
                         arrival time                         -21.152    
  -------------------------------------------------------------------
                         slack                                 -7.350    

Slack (MET) :             5.118ns  (required time - arrival time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                            (clock source 'controller/dataTxFifo/pRead_counter/pNextToRead[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/memory_reg/ADDRBWRADDR[9]
                            (falling edge-triggered cell RAMB18E1 clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (ftdi_clk fall@8.334ns - controller/dataTxFifo/pRead_counter/pNextToRead[5] rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.000ns (0.000%)  route 1.880ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.294ns = ( 13.628 - 8.334 ) 
    Source Clock Delay      (SCD):    6.053ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[5] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.625     5.569    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDRE (Prop_fdre_C_Q)         0.484     6.053 r  controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                         net (fo=4, routed)           1.880     7.933    controller/dataTxFifo/pNextToRead[5]
    RAMB18_X0Y54         RAMB18E1                                     r  controller/dataTxFifo/memory_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.545    13.628    controller/dataTxFifo/ftdi_clk
    RAMB18_X0Y54         RAMB18E1                                     r  controller/dataTxFifo/memory_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.195    13.823    
                         clock uncertainty           -0.035    13.788    
    RAMB18_X0Y54         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.737    13.051    controller/dataTxFifo/memory_reg
  -------------------------------------------------------------------
                         required time                         13.051    
                         arrival time                          -7.933    
  -------------------------------------------------------------------
                         slack                                  5.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                            (clock source 'controller/dataTxFifo/pRead_counter/pNextToRead[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/memory_reg/ADDRBWRADDR[9]
                            (falling edge-triggered cell RAMB18E1 clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@8.334ns - controller/dataTxFifo/pRead_counter/pNextToRead[5] fall@8.334ns)
  Data Path Delay:        0.665ns  (logic 0.000ns (0.000%)  route 0.665ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.263ns = ( 10.597 - 8.334 ) 
    Source Clock Delay      (SCD):    1.848ns = ( 10.182 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[5] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565    10.031    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDRE (Prop_fdre_C_Q)         0.151    10.182 f  controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                         net (fo=4, routed)           0.665    10.846    controller/dataTxFifo/pNextToRead[5]
    RAMB18_X0Y54         RAMB18E1                                     f  controller/dataTxFifo/memory_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.877    10.597    controller/dataTxFifo/ftdi_clk
    RAMB18_X0Y54         RAMB18E1                                     r  controller/dataTxFifo/memory_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.254    10.343    
    RAMB18_X0Y54         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.130    10.473    controller/dataTxFifo/memory_reg
  -------------------------------------------------------------------
                         required time                        -10.473    
                         arrival time                          10.846    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                            (clock source 'controller/dataTxFifo/pRead_counter/pNextToRead[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/empty_reg/D
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@8.334ns - controller/dataTxFifo/pRead_counter/pNextToRead[5] fall@8.334ns)
  Data Path Delay:        1.096ns  (logic 0.143ns (13.042%)  route 0.953ns (86.958%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns = ( 10.587 - 8.334 ) 
    Source Clock Delay      (SCD):    1.848ns = ( 10.182 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[5] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565    10.031    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDRE (Prop_fdre_C_Q)         0.151    10.182 f  controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                         net (fo=4, routed)           0.542    10.723    controller/dataTxFifo/pRead_counter/pNextToRead[5]
    SLICE_X8Y135         LUT6 (Prop_lut6_I5_O)        0.098    10.821 r  controller/dataTxFifo/pRead_counter/empty_i_2/O
                         net (fo=1, routed)           0.108    10.929    controller/dataTxFifo/pRead_counter/empty_i_2_n_0
    SLICE_X8Y136         LUT3 (Prop_lut3_I1_O)        0.045    10.974 r  controller/dataTxFifo/pRead_counter/empty_i_1/O
                         net (fo=1, routed)           0.304    11.278    controller/dataTxFifo/pRead_counter_n_8
    SLICE_X2Y137         FDRE                                         r  controller/dataTxFifo/empty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.867    10.587    controller/dataTxFifo/ftdi_clk_IBUF_BUFG
    SLICE_X2Y137         FDRE                                         r  controller/dataTxFifo/empty_reg/C  (IS_INVERTED)
                         clock pessimism             -0.254    10.333    
    SLICE_X2Y137         FDRE (Hold_fdre_C_D)         0.063    10.396    controller/dataTxFifo/empty_reg
  -------------------------------------------------------------------
                         required time                        -10.396    
                         arrival time                          11.278    
  -------------------------------------------------------------------
                         slack                                  0.883    





---------------------------------------------------------------------------------------------------
From Clock:  controller/dataTxFifo/pRead_counter/pNextToRead[6]
  To Clock:  ftdi_clk

Setup :            1  Failing Endpoint ,  Worst Slack       -0.259ns,  Total Violation       -0.259ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.331ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.259ns  (required time - arrival time)
  Source:                 controller/dataTxFifo/status_reg/D
                            (positive level-sensitive latch clocked by controller/dataTxFifo/pRead_counter/pNextToRead[6]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/empty_reg/D
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ftdi_clk fall@25.001ns - controller/dataTxFifo/pRead_counter/pNextToRead[6] fall@8.334ns)
  Data Path Delay:        1.505ns  (logic 0.497ns (33.024%)  route 1.008ns (66.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -12.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.334ns = ( 30.335 - 25.001 ) 
    Source Clock Delay      (SCD):    18.009ns = ( 26.343 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[6] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.625    13.903    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.524    14.427 f  controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q
                         net (fo=4, routed)          11.265    25.693    controller/dataTxFifo/pRead_counter/pNextToRead[6]
    SLICE_X9Y136         LUT2 (Prop_lut2_I1_O)        0.124    25.817 r  controller/dataTxFifo/pRead_counter/status_reg_i_1/O
                         net (fo=2, routed)           0.527    26.343    controller/dataTxFifo/pRead_counter_n_10
    SLICE_X9Y136         LDCE                                         r  controller/dataTxFifo/status_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.879    29.223    
    SLICE_X9Y136                                      0.000    29.223 f  controller/dataTxFifo/status_reg/D
    SLICE_X9Y136         LDCE (DToQ_ldce_D_Q)         0.373    29.596 f  controller/dataTxFifo/status_reg/Q
                         net (fo=1, routed)           0.286    29.882    controller/dataTxFifo/pRead_counter/status
    SLICE_X8Y136         LUT3 (Prop_lut3_I2_O)        0.124    30.006 r  controller/dataTxFifo/pRead_counter/empty_i_1/O
                         net (fo=1, routed)           0.722    30.728    controller/dataTxFifo/pRead_counter_n_8
    SLICE_X2Y137         FDRE                                         r  controller/dataTxFifo/empty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                     25.001    25.001 f  
    A10                                               0.000    25.001 f  ftdi_clk (IN)
                         net (fo=0)                   0.000    25.001    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460    26.461 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    28.659    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.750 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.585    30.335    controller/dataTxFifo/ftdi_clk_IBUF_BUFG
    SLICE_X2Y137         FDRE                                         r  controller/dataTxFifo/empty_reg/C  (IS_INVERTED)
                         clock pessimism              0.195    30.530    
                         clock uncertainty           -0.035    30.495    
    SLICE_X2Y137         FDRE (Setup_fdre_C_D)       -0.026    30.469    controller/dataTxFifo/empty_reg
  -------------------------------------------------------------------
                         required time                         30.469    
                         arrival time                         -30.728    
  -------------------------------------------------------------------
                         slack                                 -0.259    

Slack (MET) :             5.656ns  (required time - arrival time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q
                            (clock source 'controller/dataTxFifo/pRead_counter/pNextToRead[6]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/memory_reg/ADDRBWRADDR[10]
                            (falling edge-triggered cell RAMB18E1 clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (ftdi_clk fall@8.334ns - controller/dataTxFifo/pRead_counter/pNextToRead[6] rise@0.000ns)
  Data Path Delay:        1.473ns  (logic 0.000ns (0.000%)  route 1.473ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.294ns = ( 13.628 - 8.334 ) 
    Source Clock Delay      (SCD):    6.093ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[6] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.625     5.569    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.524     6.093 r  controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q
                         net (fo=4, routed)           1.473     7.566    controller/dataTxFifo/pNextToRead[6]
    RAMB18_X0Y54         RAMB18E1                                     r  controller/dataTxFifo/memory_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.545    13.628    controller/dataTxFifo/ftdi_clk
    RAMB18_X0Y54         RAMB18E1                                     r  controller/dataTxFifo/memory_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.195    13.823    
                         clock uncertainty           -0.035    13.788    
    RAMB18_X0Y54         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    13.222    controller/dataTxFifo/memory_reg
  -------------------------------------------------------------------
                         required time                         13.222    
                         arrival time                          -7.566    
  -------------------------------------------------------------------
                         slack                                  5.656    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q
                            (clock source 'controller/dataTxFifo/pRead_counter/pNextToRead[6]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/memory_reg/ADDRBWRADDR[10]
                            (falling edge-triggered cell RAMB18E1 clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@8.334ns - controller/dataTxFifo/pRead_counter/pNextToRead[6] fall@8.334ns)
  Data Path Delay:        0.660ns  (logic 0.000ns (0.000%)  route 0.660ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.263ns = ( 10.597 - 8.334 ) 
    Source Clock Delay      (SCD):    1.864ns = ( 10.198 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[6] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565    10.031    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.167    10.198 f  controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q
                         net (fo=4, routed)           0.660    10.857    controller/dataTxFifo/pNextToRead[6]
    RAMB18_X0Y54         RAMB18E1                                     f  controller/dataTxFifo/memory_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.877    10.597    controller/dataTxFifo/ftdi_clk
    RAMB18_X0Y54         RAMB18E1                                     r  controller/dataTxFifo/memory_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.254    10.343    
    RAMB18_X0Y54         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    10.526    controller/dataTxFifo/memory_reg
  -------------------------------------------------------------------
                         required time                        -10.526    
                         arrival time                          10.857    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             1.223ns  (arrival time - required time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q
                            (clock source 'controller/dataTxFifo/pRead_counter/pNextToRead[6]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/empty_reg/D
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@8.334ns - controller/dataTxFifo/pRead_counter/pNextToRead[6] fall@8.334ns)
  Data Path Delay:        1.421ns  (logic 0.045ns (3.167%)  route 1.376ns (96.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns = ( 10.587 - 8.334 ) 
    Source Clock Delay      (SCD):    1.864ns = ( 10.198 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[6] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565    10.031    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.167    10.198 f  controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q
                         net (fo=4, routed)           1.072    11.270    controller/dataTxFifo/pRead_counter/pNextToRead[6]
    SLICE_X8Y136         LUT3 (Prop_lut3_I0_O)        0.045    11.315 r  controller/dataTxFifo/pRead_counter/empty_i_1/O
                         net (fo=1, routed)           0.304    11.619    controller/dataTxFifo/pRead_counter_n_8
    SLICE_X2Y137         FDRE                                         r  controller/dataTxFifo/empty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.867    10.587    controller/dataTxFifo/ftdi_clk_IBUF_BUFG
    SLICE_X2Y137         FDRE                                         r  controller/dataTxFifo/empty_reg/C  (IS_INVERTED)
                         clock pessimism             -0.254    10.333    
    SLICE_X2Y137         FDRE (Hold_fdre_C_D)         0.063    10.396    controller/dataTxFifo/empty_reg
  -------------------------------------------------------------------
                         required time                        -10.396    
                         arrival time                          11.619    
  -------------------------------------------------------------------
                         slack                                  1.223    





---------------------------------------------------------------------------------------------------
From Clock:  controller/state[0]
  To Clock:  ftdi_clk

Setup :            2  Failing Endpoints,  Worst Slack       -9.488ns,  Total Violation      -18.120ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.488ns  (required time - arrival time)
  Source:                 controller/OE_reg/G
                            (positive level-sensitive latch clocked by controller/state[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            ftdi_oe
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            8.334ns  (ftdi_clk fall@8.334ns - controller/state[0] rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 3.810ns (71.356%)  route 1.530ns (28.644%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -8.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.334 - 8.334 ) 
    Source Clock Delay      (SCD):    8.447ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.707     5.651    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.459     6.110 r  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.648     6.759    controller/state[0]
    SLICE_X0Y140         LUT4 (Prop_lut4_I1_O)        0.150     6.909 r  controller/OE_reg_i_2/O
                         net (fo=1, routed)           1.538     8.447    controller/OE_reg_i_2_n_0
    SLICE_X1Y171         LDCE                                         r  controller/OE_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y171         LDCE (EnToQ_ldce_G_Q)        0.761     9.208 r  controller/OE_reg/Q
                         net (fo=1, routed)           1.530    10.737    ftdi_oe_OBUF
    A9                   OBUF (Prop_obuf_I_O)         3.049    13.786 r  ftdi_oe_OBUF_inst/O
                         net (fo=0)                   0.000    13.786    ftdi_oe
    A9                                                                r  ftdi_oe (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
                         clock pessimism              0.000     8.334    
                         clock uncertainty           -0.035     8.299    
                         output delay                -4.000     4.299    
  -------------------------------------------------------------------
                         required time                          4.299    
                         arrival time                         -13.786    
  -------------------------------------------------------------------
                         slack                                 -9.488    

Slack (VIOLATED) :        -8.633ns  (required time - arrival time)
  Source:                 controller/RD_reg/G
                            (positive level-sensitive latch clocked by controller/state[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            ftdi_rd
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            8.334ns  (ftdi_clk fall@8.334ns - controller/state[0] rise@0.000ns)
  Data Path Delay:        5.124ns  (logic 3.594ns (70.149%)  route 1.530ns (29.851%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -7.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.334 - 8.334 ) 
    Source Clock Delay      (SCD):    7.807ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.707     5.651    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.459     6.110 r  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.671     6.782    controller/state[0]
    SLICE_X0Y140         LUT4 (Prop_lut4_I0_O)        0.124     6.906 r  controller/RD_reg_i_2/O
                         net (fo=1, routed)           0.902     7.807    controller/RD_reg_i_2_n_0
    SLICE_X1Y134         LDCE                                         r  controller/RD_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y134         LDCE (EnToQ_ldce_G_Q)        0.559     8.366 r  controller/RD_reg/Q
                         net (fo=1, routed)           1.530     9.896    ftdi_rd_OBUF
    A15                  OBUF (Prop_obuf_I_O)         3.035    12.931 r  ftdi_rd_OBUF_inst/O
                         net (fo=0)                   0.000    12.931    ftdi_rd
    A15                                                               r  ftdi_rd (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
                         clock pessimism              0.000     8.334    
                         clock uncertainty           -0.035     8.299    
                         output delay                -4.000     4.299    
  -------------------------------------------------------------------
                         required time                          4.299    
                         arrival time                         -12.931    
  -------------------------------------------------------------------
                         slack                                 -8.633    

Slack (MET) :             2.245ns  (required time - arrival time)
  Source:                 controller/WR_reg/G
                            (positive level-sensitive latch clocked by controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            ftdi_wr
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (ftdi_clk fall@25.001ns - controller/state[0] fall@8.334ns)
  Data Path Delay:        5.125ns  (logic 3.595ns (70.153%)  route 1.530ns (29.847%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -7.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.001 - 25.001 ) 
    Source Clock Delay      (SCD):    7.262ns = ( 15.596 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.707    13.985    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.459    14.444 f  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.487    14.931    controller/state[0]
    SLICE_X1Y140         LUT4 (Prop_lut4_I3_O)        0.124    15.055 r  controller/WR_reg_i_2/O
                         net (fo=1, routed)           0.540    15.596    controller/WR_reg_i_2_n_0
    SLICE_X1Y133         LDCE                                         r  controller/WR_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y133         LDCE (EnToQ_ldce_G_Q)        0.559    16.155 r  controller/WR_reg/Q
                         net (fo=1, routed)           1.530    17.684    ftdi_wr_OBUF
    A16                  OBUF (Prop_obuf_I_O)         3.036    20.720 r  ftdi_wr_OBUF_inst/O
                         net (fo=0)                   0.000    20.720    ftdi_wr
    A16                                                               r  ftdi_wr (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                     25.001    25.001 f  
                         clock pessimism              0.000    25.001    
                         clock uncertainty           -0.035    24.966    
                         output delay                -2.000    22.966    
  -------------------------------------------------------------------
                         required time                         22.966    
                         arrival time                         -20.720    
  -------------------------------------------------------------------
                         slack                                  2.245    

Slack (MET) :             3.332ns  (required time - arrival time)
  Source:                 controller/sendData_reg/G
                            (positive level-sensitive latch clocked by controller/state[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/pRead_counter/binary_count_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (ftdi_clk fall@8.334ns - controller/state[0] rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.885ns (31.418%)  route 1.932ns (68.582%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.252ns = ( 13.586 - 8.334 ) 
    Source Clock Delay      (SCD):    7.394ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.707     5.651    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.459     6.110 r  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.487     6.597    controller/state[0]
    SLICE_X1Y140         LUT4 (Prop_lut4_I3_O)        0.118     6.715 r  controller/sendData_reg_i_2/O
                         net (fo=1, routed)           0.679     7.394    controller/sendData_reg_i_2_n_0
    SLICE_X3Y140         LDCE                                         r  controller/sendData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y140         LDCE (EnToQ_ldce_G_Q)        0.761     8.155 r  controller/sendData_reg/Q
                         net (fo=1, routed)           0.737     8.893    controller/dataTxFifo/pRead_counter/sendData
    SLICE_X2Y137         LUT2 (Prop_lut2_I0_O)        0.124     9.017 r  controller/dataTxFifo/pRead_counter/graycount[6]_i_1/O
                         net (fo=14, routed)          1.195    10.211    controller/dataTxFifo/pRead_counter/binary_count_reg[0]_0
    SLICE_X9Y135         FDRE                                         r  controller/dataTxFifo/pRead_counter/binary_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503    13.586    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
    SLICE_X9Y135         FDRE                                         r  controller/dataTxFifo/pRead_counter/binary_count_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.195    13.781    
                         clock uncertainty           -0.035    13.746    
    SLICE_X9Y135         FDRE (Setup_fdre_C_CE)      -0.202    13.544    controller/dataTxFifo/pRead_counter/binary_count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.544    
                         arrival time                         -10.211    
  -------------------------------------------------------------------
                         slack                                  3.332    

Slack (MET) :             3.332ns  (required time - arrival time)
  Source:                 controller/sendData_reg/G
                            (positive level-sensitive latch clocked by controller/state[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/pRead_counter/binary_count_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (ftdi_clk fall@8.334ns - controller/state[0] rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.885ns (31.418%)  route 1.932ns (68.582%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.252ns = ( 13.586 - 8.334 ) 
    Source Clock Delay      (SCD):    7.394ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.707     5.651    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.459     6.110 r  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.487     6.597    controller/state[0]
    SLICE_X1Y140         LUT4 (Prop_lut4_I3_O)        0.118     6.715 r  controller/sendData_reg_i_2/O
                         net (fo=1, routed)           0.679     7.394    controller/sendData_reg_i_2_n_0
    SLICE_X3Y140         LDCE                                         r  controller/sendData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y140         LDCE (EnToQ_ldce_G_Q)        0.761     8.155 r  controller/sendData_reg/Q
                         net (fo=1, routed)           0.737     8.893    controller/dataTxFifo/pRead_counter/sendData
    SLICE_X2Y137         LUT2 (Prop_lut2_I0_O)        0.124     9.017 r  controller/dataTxFifo/pRead_counter/graycount[6]_i_1/O
                         net (fo=14, routed)          1.195    10.211    controller/dataTxFifo/pRead_counter/binary_count_reg[0]_0
    SLICE_X9Y135         FDRE                                         r  controller/dataTxFifo/pRead_counter/binary_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503    13.586    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
    SLICE_X9Y135         FDRE                                         r  controller/dataTxFifo/pRead_counter/binary_count_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.195    13.781    
                         clock uncertainty           -0.035    13.746    
    SLICE_X9Y135         FDRE (Setup_fdre_C_CE)      -0.202    13.544    controller/dataTxFifo/pRead_counter/binary_count_reg[2]
  -------------------------------------------------------------------
                         required time                         13.544    
                         arrival time                         -10.211    
  -------------------------------------------------------------------
                         slack                                  3.332    

Slack (MET) :             3.332ns  (required time - arrival time)
  Source:                 controller/sendData_reg/G
                            (positive level-sensitive latch clocked by controller/state[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/pRead_counter/binary_count_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (ftdi_clk fall@8.334ns - controller/state[0] rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.885ns (31.418%)  route 1.932ns (68.582%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.252ns = ( 13.586 - 8.334 ) 
    Source Clock Delay      (SCD):    7.394ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.707     5.651    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.459     6.110 r  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.487     6.597    controller/state[0]
    SLICE_X1Y140         LUT4 (Prop_lut4_I3_O)        0.118     6.715 r  controller/sendData_reg_i_2/O
                         net (fo=1, routed)           0.679     7.394    controller/sendData_reg_i_2_n_0
    SLICE_X3Y140         LDCE                                         r  controller/sendData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y140         LDCE (EnToQ_ldce_G_Q)        0.761     8.155 r  controller/sendData_reg/Q
                         net (fo=1, routed)           0.737     8.893    controller/dataTxFifo/pRead_counter/sendData
    SLICE_X2Y137         LUT2 (Prop_lut2_I0_O)        0.124     9.017 r  controller/dataTxFifo/pRead_counter/graycount[6]_i_1/O
                         net (fo=14, routed)          1.195    10.211    controller/dataTxFifo/pRead_counter/binary_count_reg[0]_0
    SLICE_X9Y135         FDRE                                         r  controller/dataTxFifo/pRead_counter/binary_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503    13.586    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
    SLICE_X9Y135         FDRE                                         r  controller/dataTxFifo/pRead_counter/binary_count_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.195    13.781    
                         clock uncertainty           -0.035    13.746    
    SLICE_X9Y135         FDRE (Setup_fdre_C_CE)      -0.202    13.544    controller/dataTxFifo/pRead_counter/binary_count_reg[3]
  -------------------------------------------------------------------
                         required time                         13.544    
                         arrival time                         -10.211    
  -------------------------------------------------------------------
                         slack                                  3.332    

Slack (MET) :             3.332ns  (required time - arrival time)
  Source:                 controller/sendData_reg/G
                            (positive level-sensitive latch clocked by controller/state[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/pRead_counter/graycount_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (ftdi_clk fall@8.334ns - controller/state[0] rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.885ns (31.418%)  route 1.932ns (68.582%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.252ns = ( 13.586 - 8.334 ) 
    Source Clock Delay      (SCD):    7.394ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.707     5.651    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.459     6.110 r  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.487     6.597    controller/state[0]
    SLICE_X1Y140         LUT4 (Prop_lut4_I3_O)        0.118     6.715 r  controller/sendData_reg_i_2/O
                         net (fo=1, routed)           0.679     7.394    controller/sendData_reg_i_2_n_0
    SLICE_X3Y140         LDCE                                         r  controller/sendData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y140         LDCE (EnToQ_ldce_G_Q)        0.761     8.155 r  controller/sendData_reg/Q
                         net (fo=1, routed)           0.737     8.893    controller/dataTxFifo/pRead_counter/sendData
    SLICE_X2Y137         LUT2 (Prop_lut2_I0_O)        0.124     9.017 r  controller/dataTxFifo/pRead_counter/graycount[6]_i_1/O
                         net (fo=14, routed)          1.195    10.211    controller/dataTxFifo/pRead_counter/binary_count_reg[0]_0
    SLICE_X9Y135         FDRE                                         r  controller/dataTxFifo/pRead_counter/graycount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503    13.586    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
    SLICE_X9Y135         FDRE                                         r  controller/dataTxFifo/pRead_counter/graycount_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.195    13.781    
                         clock uncertainty           -0.035    13.746    
    SLICE_X9Y135         FDRE (Setup_fdre_C_CE)      -0.202    13.544    controller/dataTxFifo/pRead_counter/graycount_reg[0]
  -------------------------------------------------------------------
                         required time                         13.544    
                         arrival time                         -10.211    
  -------------------------------------------------------------------
                         slack                                  3.332    

Slack (MET) :             3.332ns  (required time - arrival time)
  Source:                 controller/sendData_reg/G
                            (positive level-sensitive latch clocked by controller/state[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/pRead_counter/graycount_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (ftdi_clk fall@8.334ns - controller/state[0] rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.885ns (31.418%)  route 1.932ns (68.582%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.252ns = ( 13.586 - 8.334 ) 
    Source Clock Delay      (SCD):    7.394ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.707     5.651    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.459     6.110 r  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.487     6.597    controller/state[0]
    SLICE_X1Y140         LUT4 (Prop_lut4_I3_O)        0.118     6.715 r  controller/sendData_reg_i_2/O
                         net (fo=1, routed)           0.679     7.394    controller/sendData_reg_i_2_n_0
    SLICE_X3Y140         LDCE                                         r  controller/sendData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y140         LDCE (EnToQ_ldce_G_Q)        0.761     8.155 r  controller/sendData_reg/Q
                         net (fo=1, routed)           0.737     8.893    controller/dataTxFifo/pRead_counter/sendData
    SLICE_X2Y137         LUT2 (Prop_lut2_I0_O)        0.124     9.017 r  controller/dataTxFifo/pRead_counter/graycount[6]_i_1/O
                         net (fo=14, routed)          1.195    10.211    controller/dataTxFifo/pRead_counter/binary_count_reg[0]_0
    SLICE_X9Y135         FDRE                                         r  controller/dataTxFifo/pRead_counter/graycount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503    13.586    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
    SLICE_X9Y135         FDRE                                         r  controller/dataTxFifo/pRead_counter/graycount_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.195    13.781    
                         clock uncertainty           -0.035    13.746    
    SLICE_X9Y135         FDRE (Setup_fdre_C_CE)      -0.202    13.544    controller/dataTxFifo/pRead_counter/graycount_reg[1]
  -------------------------------------------------------------------
                         required time                         13.544    
                         arrival time                         -10.211    
  -------------------------------------------------------------------
                         slack                                  3.332    

Slack (MET) :             3.332ns  (required time - arrival time)
  Source:                 controller/sendData_reg/G
                            (positive level-sensitive latch clocked by controller/state[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/pRead_counter/graycount_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (ftdi_clk fall@8.334ns - controller/state[0] rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.885ns (31.418%)  route 1.932ns (68.582%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.252ns = ( 13.586 - 8.334 ) 
    Source Clock Delay      (SCD):    7.394ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.707     5.651    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.459     6.110 r  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.487     6.597    controller/state[0]
    SLICE_X1Y140         LUT4 (Prop_lut4_I3_O)        0.118     6.715 r  controller/sendData_reg_i_2/O
                         net (fo=1, routed)           0.679     7.394    controller/sendData_reg_i_2_n_0
    SLICE_X3Y140         LDCE                                         r  controller/sendData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y140         LDCE (EnToQ_ldce_G_Q)        0.761     8.155 r  controller/sendData_reg/Q
                         net (fo=1, routed)           0.737     8.893    controller/dataTxFifo/pRead_counter/sendData
    SLICE_X2Y137         LUT2 (Prop_lut2_I0_O)        0.124     9.017 r  controller/dataTxFifo/pRead_counter/graycount[6]_i_1/O
                         net (fo=14, routed)          1.195    10.211    controller/dataTxFifo/pRead_counter/binary_count_reg[0]_0
    SLICE_X9Y135         FDRE                                         r  controller/dataTxFifo/pRead_counter/graycount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503    13.586    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
    SLICE_X9Y135         FDRE                                         r  controller/dataTxFifo/pRead_counter/graycount_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.195    13.781    
                         clock uncertainty           -0.035    13.746    
    SLICE_X9Y135         FDRE (Setup_fdre_C_CE)      -0.202    13.544    controller/dataTxFifo/pRead_counter/graycount_reg[2]
  -------------------------------------------------------------------
                         required time                         13.544    
                         arrival time                         -10.211    
  -------------------------------------------------------------------
                         slack                                  3.332    

Slack (MET) :             3.560ns  (required time - arrival time)
  Source:                 controller/sendData_reg/G
                            (positive level-sensitive latch clocked by controller/state[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/pRead_counter/binary_count_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (ftdi_clk fall@8.334ns - controller/state[0] rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.885ns (33.682%)  route 1.743ns (66.318%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.252ns = ( 13.586 - 8.334 ) 
    Source Clock Delay      (SCD):    7.394ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.707     5.651    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.459     6.110 r  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.487     6.597    controller/state[0]
    SLICE_X1Y140         LUT4 (Prop_lut4_I3_O)        0.118     6.715 r  controller/sendData_reg_i_2/O
                         net (fo=1, routed)           0.679     7.394    controller/sendData_reg_i_2_n_0
    SLICE_X3Y140         LDCE                                         r  controller/sendData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y140         LDCE (EnToQ_ldce_G_Q)        0.761     8.155 r  controller/sendData_reg/Q
                         net (fo=1, routed)           0.737     8.893    controller/dataTxFifo/pRead_counter/sendData
    SLICE_X2Y137         LUT2 (Prop_lut2_I0_O)        0.124     9.017 r  controller/dataTxFifo/pRead_counter/graycount[6]_i_1/O
                         net (fo=14, routed)          1.005    10.022    controller/dataTxFifo/pRead_counter/binary_count_reg[0]_0
    SLICE_X8Y135         FDRE                                         r  controller/dataTxFifo/pRead_counter/binary_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503    13.586    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
    SLICE_X8Y135         FDRE                                         r  controller/dataTxFifo/pRead_counter/binary_count_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.195    13.781    
                         clock uncertainty           -0.035    13.746    
    SLICE_X8Y135         FDRE (Setup_fdre_C_CE)      -0.164    13.582    controller/dataTxFifo/pRead_counter/binary_count_reg[4]
  -------------------------------------------------------------------
                         required time                         13.582    
                         arrival time                         -10.022    
  -------------------------------------------------------------------
                         slack                                  3.560    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/state_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@8.334ns - controller/state[0] fall@8.334ns)
  Data Path Delay:        0.474ns  (logic 0.045ns (9.503%)  route 0.429ns (90.497%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns = ( 10.590 - 8.334 ) 
    Source Clock Delay      (SCD):    1.874ns = ( 10.208 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596    10.062    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.146    10.208 f  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.429    10.636    controller/dataTxFifo/Q[0]
    SLICE_X1Y140         LUT6 (Prop_lut6_I3_O)        0.045    10.681 f  controller/dataTxFifo/state[3]_i_1/O
                         net (fo=1, routed)           0.000    10.681    controller/dataTxFifo_n_8
    SLICE_X1Y140         FDRE                                         f  controller/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870    10.590    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y140         FDRE                                         r  controller/state_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.254    10.336    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.099    10.435    controller/state_reg[3]
  -------------------------------------------------------------------
                         required time                        -10.435    
                         arrival time                          10.681    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/state_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@8.334ns - controller/state[0] fall@8.334ns)
  Data Path Delay:        0.695ns  (logic 0.090ns (12.944%)  route 0.605ns (87.056%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns = ( 10.584 - 8.334 ) 
    Source Clock Delay      (SCD):    1.874ns = ( 10.208 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596    10.062    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.146    10.208 f  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.336    10.544    controller/dataTxFifo/Q[0]
    SLICE_X1Y140         LUT3 (Prop_lut3_I2_O)        0.045    10.589 r  controller/dataTxFifo/state[1]_i_2/O
                         net (fo=1, routed)           0.269    10.858    controller/dataTxFifo/state[1]_i_2_n_0
    SLICE_X2Y133         LUT6 (Prop_lut6_I1_O)        0.045    10.903 r  controller/dataTxFifo/state[1]_i_1/O
                         net (fo=1, routed)           0.000    10.903    controller/dataTxFifo_n_9
    SLICE_X2Y133         FDRE                                         r  controller/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864    10.584    controller/ftdi_clk_IBUF_BUFG
    SLICE_X2Y133         FDRE                                         r  controller/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.254    10.330    
    SLICE_X2Y133         FDRE (Hold_fdre_C_D)         0.124    10.453    controller/state_reg[1]
  -------------------------------------------------------------------
                         required time                        -10.454    
                         arrival time                          10.903    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/state_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@8.334ns - controller/state[0] fall@8.334ns)
  Data Path Delay:        0.899ns  (logic 0.045ns (5.007%)  route 0.854ns (94.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns = ( 10.586 - 8.334 ) 
    Source Clock Delay      (SCD):    1.874ns = ( 10.208 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596    10.062    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.146    10.208 f  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.854    11.061    controller/dataRxFifo/Q[0]
    SLICE_X0Y135         LUT6 (Prop_lut6_I5_O)        0.045    11.106 r  controller/dataRxFifo/state[2]_i_1/O
                         net (fo=1, routed)           0.000    11.106    controller/dataRxFifo_n_1
    SLICE_X0Y135         FDRE                                         r  controller/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866    10.586    controller/ftdi_clk_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  controller/state_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.254    10.332    
    SLICE_X0Y135         FDRE (Hold_fdre_C_D)         0.098    10.430    controller/state_reg[2]
  -------------------------------------------------------------------
                         required time                        -10.429    
                         arrival time                          11.106    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             1.019ns  (arrival time - required time)
  Source:                 controller/recvData_reg/G
                            (positive level-sensitive latch clocked by controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/pWrite_counter/graycount_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@8.334ns - controller/state[0] fall@8.334ns)
  Data Path Delay:        0.615ns  (logic 0.203ns (32.987%)  route 0.412ns (67.013%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns = ( 10.590 - 8.334 ) 
    Source Clock Delay      (SCD):    2.373ns = ( 10.707 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596    10.062    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.146    10.208 f  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.254    10.462    controller/state[0]
    SLICE_X0Y140         LUT4 (Prop_lut4_I0_O)        0.045    10.507 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.200    10.707    controller/recvData_reg_i_2_n_0
    SLICE_X0Y140         LDCE                                         r  controller/recvData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         LDCE (EnToQ_ldce_G_Q)        0.158    10.865 r  controller/recvData_reg/Q
                         net (fo=1, routed)           0.283    11.148    controller/dataRxFifo/pWrite_counter/recvData
    SLICE_X1Y141         LUT2 (Prop_lut2_I0_O)        0.045    11.193 r  controller/dataRxFifo/pWrite_counter/graycount[6]_i_1__0/O
                         net (fo=13, routed)          0.130    11.323    controller/dataRxFifo/pWrite_counter/graycount[6]_i_1__0_n_0
    SLICE_X1Y142         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870    10.590    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
    SLICE_X1Y142         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.254    10.336    
    SLICE_X1Y142         FDRE (Hold_fdre_C_CE)       -0.032    10.304    controller/dataRxFifo/pWrite_counter/graycount_reg[1]
  -------------------------------------------------------------------
                         required time                        -10.304    
                         arrival time                          11.323    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.019ns  (arrival time - required time)
  Source:                 controller/recvData_reg/G
                            (positive level-sensitive latch clocked by controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/pWrite_counter/graycount_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@8.334ns - controller/state[0] fall@8.334ns)
  Data Path Delay:        0.615ns  (logic 0.203ns (32.987%)  route 0.412ns (67.013%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns = ( 10.590 - 8.334 ) 
    Source Clock Delay      (SCD):    2.373ns = ( 10.707 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596    10.062    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.146    10.208 f  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.254    10.462    controller/state[0]
    SLICE_X0Y140         LUT4 (Prop_lut4_I0_O)        0.045    10.507 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.200    10.707    controller/recvData_reg_i_2_n_0
    SLICE_X0Y140         LDCE                                         r  controller/recvData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         LDCE (EnToQ_ldce_G_Q)        0.158    10.865 r  controller/recvData_reg/Q
                         net (fo=1, routed)           0.283    11.148    controller/dataRxFifo/pWrite_counter/recvData
    SLICE_X1Y141         LUT2 (Prop_lut2_I0_O)        0.045    11.193 r  controller/dataRxFifo/pWrite_counter/graycount[6]_i_1__0/O
                         net (fo=13, routed)          0.130    11.323    controller/dataRxFifo/pWrite_counter/graycount[6]_i_1__0_n_0
    SLICE_X1Y142         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870    10.590    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
    SLICE_X1Y142         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.254    10.336    
    SLICE_X1Y142         FDRE (Hold_fdre_C_CE)       -0.032    10.304    controller/dataRxFifo/pWrite_counter/graycount_reg[2]
  -------------------------------------------------------------------
                         required time                        -10.304    
                         arrival time                          11.323    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.019ns  (arrival time - required time)
  Source:                 controller/recvData_reg/G
                            (positive level-sensitive latch clocked by controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/pWrite_counter/graycount_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@8.334ns - controller/state[0] fall@8.334ns)
  Data Path Delay:        0.615ns  (logic 0.203ns (32.987%)  route 0.412ns (67.013%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns = ( 10.590 - 8.334 ) 
    Source Clock Delay      (SCD):    2.373ns = ( 10.707 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596    10.062    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.146    10.208 f  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.254    10.462    controller/state[0]
    SLICE_X0Y140         LUT4 (Prop_lut4_I0_O)        0.045    10.507 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.200    10.707    controller/recvData_reg_i_2_n_0
    SLICE_X0Y140         LDCE                                         r  controller/recvData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         LDCE (EnToQ_ldce_G_Q)        0.158    10.865 r  controller/recvData_reg/Q
                         net (fo=1, routed)           0.283    11.148    controller/dataRxFifo/pWrite_counter/recvData
    SLICE_X1Y141         LUT2 (Prop_lut2_I0_O)        0.045    11.193 r  controller/dataRxFifo/pWrite_counter/graycount[6]_i_1__0/O
                         net (fo=13, routed)          0.130    11.323    controller/dataRxFifo/pWrite_counter/graycount[6]_i_1__0_n_0
    SLICE_X1Y142         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870    10.590    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
    SLICE_X1Y142         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.254    10.336    
    SLICE_X1Y142         FDRE (Hold_fdre_C_CE)       -0.032    10.304    controller/dataRxFifo/pWrite_counter/graycount_reg[3]
  -------------------------------------------------------------------
                         required time                        -10.304    
                         arrival time                          11.323    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.019ns  (arrival time - required time)
  Source:                 controller/recvData_reg/G
                            (positive level-sensitive latch clocked by controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/pWrite_counter/graycount_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@8.334ns - controller/state[0] fall@8.334ns)
  Data Path Delay:        0.615ns  (logic 0.203ns (32.987%)  route 0.412ns (67.013%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns = ( 10.590 - 8.334 ) 
    Source Clock Delay      (SCD):    2.373ns = ( 10.707 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596    10.062    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.146    10.208 f  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.254    10.462    controller/state[0]
    SLICE_X0Y140         LUT4 (Prop_lut4_I0_O)        0.045    10.507 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.200    10.707    controller/recvData_reg_i_2_n_0
    SLICE_X0Y140         LDCE                                         r  controller/recvData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         LDCE (EnToQ_ldce_G_Q)        0.158    10.865 r  controller/recvData_reg/Q
                         net (fo=1, routed)           0.283    11.148    controller/dataRxFifo/pWrite_counter/recvData
    SLICE_X1Y141         LUT2 (Prop_lut2_I0_O)        0.045    11.193 r  controller/dataRxFifo/pWrite_counter/graycount[6]_i_1__0/O
                         net (fo=13, routed)          0.130    11.323    controller/dataRxFifo/pWrite_counter/graycount[6]_i_1__0_n_0
    SLICE_X1Y142         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870    10.590    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
    SLICE_X1Y142         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.254    10.336    
    SLICE_X1Y142         FDRE (Hold_fdre_C_CE)       -0.032    10.304    controller/dataRxFifo/pWrite_counter/graycount_reg[4]
  -------------------------------------------------------------------
                         required time                        -10.304    
                         arrival time                          11.323    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 controller/recvData_reg/G
                            (positive level-sensitive latch clocked by controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/pWrite_counter/binary_count_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@8.334ns - controller/state[0] fall@8.334ns)
  Data Path Delay:        0.668ns  (logic 0.203ns (30.383%)  route 0.465ns (69.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns = ( 10.590 - 8.334 ) 
    Source Clock Delay      (SCD):    2.373ns = ( 10.707 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596    10.062    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.146    10.208 f  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.254    10.462    controller/state[0]
    SLICE_X0Y140         LUT4 (Prop_lut4_I0_O)        0.045    10.507 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.200    10.707    controller/recvData_reg_i_2_n_0
    SLICE_X0Y140         LDCE                                         r  controller/recvData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         LDCE (EnToQ_ldce_G_Q)        0.158    10.865 r  controller/recvData_reg/Q
                         net (fo=1, routed)           0.283    11.148    controller/dataRxFifo/pWrite_counter/recvData
    SLICE_X1Y141         LUT2 (Prop_lut2_I0_O)        0.045    11.193 r  controller/dataRxFifo/pWrite_counter/graycount[6]_i_1__0/O
                         net (fo=13, routed)          0.182    11.376    controller/dataRxFifo/pWrite_counter/graycount[6]_i_1__0_n_0
    SLICE_X3Y142         FDRE                                         r  controller/dataRxFifo/pWrite_counter/binary_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870    10.590    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
    SLICE_X3Y142         FDRE                                         r  controller/dataRxFifo/pWrite_counter/binary_count_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.254    10.336    
    SLICE_X3Y142         FDRE (Hold_fdre_C_CE)       -0.032    10.304    controller/dataRxFifo/pWrite_counter/binary_count_reg[6]
  -------------------------------------------------------------------
                         required time                        -10.304    
                         arrival time                          11.376    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 controller/recvData_reg/G
                            (positive level-sensitive latch clocked by controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/pWrite_counter/graycount_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@8.334ns - controller/state[0] fall@8.334ns)
  Data Path Delay:        0.668ns  (logic 0.203ns (30.383%)  route 0.465ns (69.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns = ( 10.590 - 8.334 ) 
    Source Clock Delay      (SCD):    2.373ns = ( 10.707 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596    10.062    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.146    10.208 f  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.254    10.462    controller/state[0]
    SLICE_X0Y140         LUT4 (Prop_lut4_I0_O)        0.045    10.507 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.200    10.707    controller/recvData_reg_i_2_n_0
    SLICE_X0Y140         LDCE                                         r  controller/recvData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         LDCE (EnToQ_ldce_G_Q)        0.158    10.865 r  controller/recvData_reg/Q
                         net (fo=1, routed)           0.283    11.148    controller/dataRxFifo/pWrite_counter/recvData
    SLICE_X1Y141         LUT2 (Prop_lut2_I0_O)        0.045    11.193 r  controller/dataRxFifo/pWrite_counter/graycount[6]_i_1__0/O
                         net (fo=13, routed)          0.182    11.376    controller/dataRxFifo/pWrite_counter/graycount[6]_i_1__0_n_0
    SLICE_X3Y142         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870    10.590    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
    SLICE_X3Y142         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.254    10.336    
    SLICE_X3Y142         FDRE (Hold_fdre_C_CE)       -0.032    10.304    controller/dataRxFifo/pWrite_counter/graycount_reg[5]
  -------------------------------------------------------------------
                         required time                        -10.304    
                         arrival time                          11.376    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.075ns  (arrival time - required time)
  Source:                 controller/sendData_reg/G
                            (positive level-sensitive latch clocked by controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/memory_reg/ENBWREN
                            (falling edge-triggered cell RAMB18E1 clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@8.334ns - controller/state[0] fall@8.334ns)
  Data Path Delay:        0.835ns  (logic 0.265ns (31.734%)  route 0.570ns (68.266%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.263ns = ( 10.597 - 8.334 ) 
    Source Clock Delay      (SCD):    2.345ns = ( 10.679 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596    10.062    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.146    10.208 f  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.179    10.387    controller/state[0]
    SLICE_X1Y140         LUT4 (Prop_lut4_I3_O)        0.048    10.435 r  controller/sendData_reg_i_2/O
                         net (fo=1, routed)           0.244    10.679    controller/sendData_reg_i_2_n_0
    SLICE_X3Y140         LDCE                                         r  controller/sendData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y140         LDCE (EnToQ_ldce_G_Q)        0.220    10.899 r  controller/sendData_reg/Q
                         net (fo=1, routed)           0.254    11.153    controller/dataTxFifo/pRead_counter/sendData
    SLICE_X2Y137         LUT2 (Prop_lut2_I0_O)        0.045    11.198 r  controller/dataTxFifo/pRead_counter/graycount[6]_i_1/O
                         net (fo=14, routed)          0.316    11.514    controller/dataTxFifo/pRead_counter_n_7
    RAMB18_X0Y54         RAMB18E1                                     r  controller/dataTxFifo/memory_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.877    10.597    controller/dataTxFifo/ftdi_clk
    RAMB18_X0Y54         RAMB18E1                                     r  controller/dataTxFifo/memory_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.254    10.343    
    RAMB18_X0Y54         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ENBWREN)
                                                      0.096    10.439    controller/dataTxFifo/memory_reg
  -------------------------------------------------------------------
                         required time                        -10.439    
                         arrival time                          11.514    
  -------------------------------------------------------------------
                         slack                                  1.075    





---------------------------------------------------------------------------------------------------
From Clock:  controller/state[1]
  To Clock:  ftdi_clk

Setup :            3  Failing Endpoints,  Worst Slack      -11.646ns,  Total Violation      -27.004ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.646ns  (required time - arrival time)
  Source:                 controller/OE_reg/G
                            (positive level-sensitive latch clocked by controller/state[1]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            ftdi_oe
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            8.334ns  (ftdi_clk fall@8.334ns - controller/state[1] rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 3.810ns (71.356%)  route 1.530ns (28.644%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -10.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.334 - 8.334 ) 
    Source Clock Delay      (SCD):    10.605ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.701     5.645    controller/ftdi_clk_IBUF_BUFG
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.524     6.169 r  controller/state_reg[1]/Q
                         net (fo=13, routed)          2.746     8.915    controller/state[1]
    SLICE_X0Y140         LUT4 (Prop_lut4_I0_O)        0.152     9.067 r  controller/OE_reg_i_2/O
                         net (fo=1, routed)           1.538    10.605    controller/OE_reg_i_2_n_0
    SLICE_X1Y171         LDCE                                         r  controller/OE_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y171         LDCE (EnToQ_ldce_G_Q)        0.761    11.366 r  controller/OE_reg/Q
                         net (fo=1, routed)           1.530    12.896    ftdi_oe_OBUF
    A9                   OBUF (Prop_obuf_I_O)         3.049    15.945 r  ftdi_oe_OBUF_inst/O
                         net (fo=0)                   0.000    15.945    ftdi_oe
    A9                                                                r  ftdi_oe (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
                         clock pessimism              0.000     8.334    
                         clock uncertainty           -0.035     8.299    
                         output delay                -4.000     4.299    
  -------------------------------------------------------------------
                         required time                          4.299    
                         arrival time                         -15.945    
  -------------------------------------------------------------------
                         slack                                -11.646    

Slack (VIOLATED) :        -8.806ns  (required time - arrival time)
  Source:                 controller/RD_reg/G
                            (positive level-sensitive latch clocked by controller/state[1]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            ftdi_rd
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            8.334ns  (ftdi_clk fall@8.334ns - controller/state[1] rise@0.000ns)
  Data Path Delay:        5.124ns  (logic 3.594ns (70.149%)  route 1.530ns (29.851%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -7.981ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.334 - 8.334 ) 
    Source Clock Delay      (SCD):    7.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.701     5.645    controller/ftdi_clk_IBUF_BUFG
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.524     6.169 r  controller/state_reg[1]/Q
                         net (fo=13, routed)          0.786     6.955    controller/state[1]
    SLICE_X0Y140         LUT4 (Prop_lut4_I1_O)        0.124     7.079 r  controller/RD_reg_i_2/O
                         net (fo=1, routed)           0.902     7.981    controller/RD_reg_i_2_n_0
    SLICE_X1Y134         LDCE                                         r  controller/RD_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y134         LDCE (EnToQ_ldce_G_Q)        0.559     8.540 r  controller/RD_reg/Q
                         net (fo=1, routed)           1.530    10.069    ftdi_rd_OBUF
    A15                  OBUF (Prop_obuf_I_O)         3.035    13.104 r  ftdi_rd_OBUF_inst/O
                         net (fo=0)                   0.000    13.104    ftdi_rd
    A15                                                               r  ftdi_rd (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
                         clock pessimism              0.000     8.334    
                         clock uncertainty           -0.035     8.299    
                         output delay                -4.000     4.299    
  -------------------------------------------------------------------
                         required time                          4.299    
                         arrival time                         -13.104    
  -------------------------------------------------------------------
                         slack                                 -8.806    

Slack (VIOLATED) :        -6.552ns  (required time - arrival time)
  Source:                 controller/WR_reg/G
                            (positive level-sensitive latch clocked by controller/state[1]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            ftdi_wr
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            8.334ns  (ftdi_clk fall@8.334ns - controller/state[1] rise@0.000ns)
  Data Path Delay:        5.125ns  (logic 3.595ns (70.153%)  route 1.530ns (29.847%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -7.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.334 - 8.334 ) 
    Source Clock Delay      (SCD):    7.726ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.701     5.645    controller/ftdi_clk_IBUF_BUFG
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.524     6.169 r  controller/state_reg[1]/Q
                         net (fo=13, routed)          0.892     7.061    controller/state[1]
    SLICE_X1Y140         LUT4 (Prop_lut4_I1_O)        0.124     7.185 r  controller/WR_reg_i_2/O
                         net (fo=1, routed)           0.540     7.726    controller/WR_reg_i_2_n_0
    SLICE_X1Y133         LDCE                                         r  controller/WR_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y133         LDCE (EnToQ_ldce_G_Q)        0.559     8.285 r  controller/WR_reg/Q
                         net (fo=1, routed)           1.530     9.814    ftdi_wr_OBUF
    A16                  OBUF (Prop_obuf_I_O)         3.036    12.851 r  ftdi_wr_OBUF_inst/O
                         net (fo=0)                   0.000    12.851    ftdi_wr
    A16                                                               r  ftdi_wr (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
                         clock pessimism              0.000     8.334    
                         clock uncertainty           -0.035     8.299    
                         output delay                -2.000     6.299    
  -------------------------------------------------------------------
                         required time                          6.299    
                         arrival time                         -12.851    
  -------------------------------------------------------------------
                         slack                                 -6.552    

Slack (MET) :             3.938ns  (required time - arrival time)
  Source:                 controller/recvData_reg/G
                            (positive level-sensitive latch clocked by controller/state[1]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/pWrite_counter/binary_count_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (ftdi_clk fall@8.334ns - controller/state[1] rise@0.000ns)
  Data Path Delay:        2.181ns  (logic 0.683ns (31.310%)  route 1.498ns (68.690%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns = ( 13.671 - 8.334 ) 
    Source Clock Delay      (SCD):    7.548ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.701     5.645    controller/ftdi_clk_IBUF_BUFG
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.524     6.169 r  controller/state_reg[1]/Q
                         net (fo=13, routed)          0.679     6.848    controller/state[1]
    SLICE_X0Y140         LUT4 (Prop_lut4_I1_O)        0.124     6.972 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.575     7.548    controller/recvData_reg_i_2_n_0
    SLICE_X0Y140         LDCE                                         r  controller/recvData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         LDCE (EnToQ_ldce_G_Q)        0.559     8.107 r  controller/recvData_reg/Q
                         net (fo=1, routed)           0.817     8.923    controller/dataRxFifo/pWrite_counter/recvData
    SLICE_X1Y141         LUT2 (Prop_lut2_I0_O)        0.124     9.047 r  controller/dataRxFifo/pWrite_counter/graycount[6]_i_1__0/O
                         net (fo=13, routed)          0.682     9.729    controller/dataRxFifo/pWrite_counter/graycount[6]_i_1__0_n_0
    SLICE_X2Y142         FDRE                                         r  controller/dataRxFifo/pWrite_counter/binary_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.588    13.671    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
    SLICE_X2Y142         FDRE                                         r  controller/dataRxFifo/pWrite_counter/binary_count_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.195    13.866    
                         clock uncertainty           -0.035    13.831    
    SLICE_X2Y142         FDRE (Setup_fdre_C_CE)      -0.164    13.667    controller/dataRxFifo/pWrite_counter/binary_count_reg[2]
  -------------------------------------------------------------------
                         required time                         13.667    
                         arrival time                          -9.729    
  -------------------------------------------------------------------
                         slack                                  3.938    

Slack (MET) :             3.938ns  (required time - arrival time)
  Source:                 controller/recvData_reg/G
                            (positive level-sensitive latch clocked by controller/state[1]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/pWrite_counter/binary_count_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (ftdi_clk fall@8.334ns - controller/state[1] rise@0.000ns)
  Data Path Delay:        2.181ns  (logic 0.683ns (31.310%)  route 1.498ns (68.690%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns = ( 13.671 - 8.334 ) 
    Source Clock Delay      (SCD):    7.548ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.701     5.645    controller/ftdi_clk_IBUF_BUFG
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.524     6.169 r  controller/state_reg[1]/Q
                         net (fo=13, routed)          0.679     6.848    controller/state[1]
    SLICE_X0Y140         LUT4 (Prop_lut4_I1_O)        0.124     6.972 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.575     7.548    controller/recvData_reg_i_2_n_0
    SLICE_X0Y140         LDCE                                         r  controller/recvData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         LDCE (EnToQ_ldce_G_Q)        0.559     8.107 r  controller/recvData_reg/Q
                         net (fo=1, routed)           0.817     8.923    controller/dataRxFifo/pWrite_counter/recvData
    SLICE_X1Y141         LUT2 (Prop_lut2_I0_O)        0.124     9.047 r  controller/dataRxFifo/pWrite_counter/graycount[6]_i_1__0/O
                         net (fo=13, routed)          0.682     9.729    controller/dataRxFifo/pWrite_counter/graycount[6]_i_1__0_n_0
    SLICE_X2Y142         FDRE                                         r  controller/dataRxFifo/pWrite_counter/binary_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.588    13.671    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
    SLICE_X2Y142         FDRE                                         r  controller/dataRxFifo/pWrite_counter/binary_count_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.195    13.866    
                         clock uncertainty           -0.035    13.831    
    SLICE_X2Y142         FDRE (Setup_fdre_C_CE)      -0.164    13.667    controller/dataRxFifo/pWrite_counter/binary_count_reg[3]
  -------------------------------------------------------------------
                         required time                         13.667    
                         arrival time                          -9.729    
  -------------------------------------------------------------------
                         slack                                  3.938    

Slack (MET) :             3.938ns  (required time - arrival time)
  Source:                 controller/recvData_reg/G
                            (positive level-sensitive latch clocked by controller/state[1]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/pWrite_counter/binary_count_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (ftdi_clk fall@8.334ns - controller/state[1] rise@0.000ns)
  Data Path Delay:        2.181ns  (logic 0.683ns (31.310%)  route 1.498ns (68.690%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns = ( 13.671 - 8.334 ) 
    Source Clock Delay      (SCD):    7.548ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.701     5.645    controller/ftdi_clk_IBUF_BUFG
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.524     6.169 r  controller/state_reg[1]/Q
                         net (fo=13, routed)          0.679     6.848    controller/state[1]
    SLICE_X0Y140         LUT4 (Prop_lut4_I1_O)        0.124     6.972 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.575     7.548    controller/recvData_reg_i_2_n_0
    SLICE_X0Y140         LDCE                                         r  controller/recvData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         LDCE (EnToQ_ldce_G_Q)        0.559     8.107 r  controller/recvData_reg/Q
                         net (fo=1, routed)           0.817     8.923    controller/dataRxFifo/pWrite_counter/recvData
    SLICE_X1Y141         LUT2 (Prop_lut2_I0_O)        0.124     9.047 r  controller/dataRxFifo/pWrite_counter/graycount[6]_i_1__0/O
                         net (fo=13, routed)          0.682     9.729    controller/dataRxFifo/pWrite_counter/graycount[6]_i_1__0_n_0
    SLICE_X2Y142         FDRE                                         r  controller/dataRxFifo/pWrite_counter/binary_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.588    13.671    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
    SLICE_X2Y142         FDRE                                         r  controller/dataRxFifo/pWrite_counter/binary_count_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.195    13.866    
                         clock uncertainty           -0.035    13.831    
    SLICE_X2Y142         FDRE (Setup_fdre_C_CE)      -0.164    13.667    controller/dataRxFifo/pWrite_counter/binary_count_reg[4]
  -------------------------------------------------------------------
                         required time                         13.667    
                         arrival time                          -9.729    
  -------------------------------------------------------------------
                         slack                                  3.938    

Slack (MET) :             3.938ns  (required time - arrival time)
  Source:                 controller/recvData_reg/G
                            (positive level-sensitive latch clocked by controller/state[1]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/pWrite_counter/binary_count_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (ftdi_clk fall@8.334ns - controller/state[1] rise@0.000ns)
  Data Path Delay:        2.181ns  (logic 0.683ns (31.310%)  route 1.498ns (68.690%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns = ( 13.671 - 8.334 ) 
    Source Clock Delay      (SCD):    7.548ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.701     5.645    controller/ftdi_clk_IBUF_BUFG
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.524     6.169 r  controller/state_reg[1]/Q
                         net (fo=13, routed)          0.679     6.848    controller/state[1]
    SLICE_X0Y140         LUT4 (Prop_lut4_I1_O)        0.124     6.972 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.575     7.548    controller/recvData_reg_i_2_n_0
    SLICE_X0Y140         LDCE                                         r  controller/recvData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         LDCE (EnToQ_ldce_G_Q)        0.559     8.107 r  controller/recvData_reg/Q
                         net (fo=1, routed)           0.817     8.923    controller/dataRxFifo/pWrite_counter/recvData
    SLICE_X1Y141         LUT2 (Prop_lut2_I0_O)        0.124     9.047 r  controller/dataRxFifo/pWrite_counter/graycount[6]_i_1__0/O
                         net (fo=13, routed)          0.682     9.729    controller/dataRxFifo/pWrite_counter/graycount[6]_i_1__0_n_0
    SLICE_X2Y142         FDRE                                         r  controller/dataRxFifo/pWrite_counter/binary_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.588    13.671    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
    SLICE_X2Y142         FDRE                                         r  controller/dataRxFifo/pWrite_counter/binary_count_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.195    13.866    
                         clock uncertainty           -0.035    13.831    
    SLICE_X2Y142         FDRE (Setup_fdre_C_CE)      -0.164    13.667    controller/dataRxFifo/pWrite_counter/binary_count_reg[5]
  -------------------------------------------------------------------
                         required time                         13.667    
                         arrival time                          -9.729    
  -------------------------------------------------------------------
                         slack                                  3.938    

Slack (MET) :             3.938ns  (required time - arrival time)
  Source:                 controller/recvData_reg/G
                            (positive level-sensitive latch clocked by controller/state[1]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/pWrite_counter/graycount_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (ftdi_clk fall@8.334ns - controller/state[1] rise@0.000ns)
  Data Path Delay:        2.181ns  (logic 0.683ns (31.310%)  route 1.498ns (68.690%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns = ( 13.671 - 8.334 ) 
    Source Clock Delay      (SCD):    7.548ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.701     5.645    controller/ftdi_clk_IBUF_BUFG
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.524     6.169 r  controller/state_reg[1]/Q
                         net (fo=13, routed)          0.679     6.848    controller/state[1]
    SLICE_X0Y140         LUT4 (Prop_lut4_I1_O)        0.124     6.972 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.575     7.548    controller/recvData_reg_i_2_n_0
    SLICE_X0Y140         LDCE                                         r  controller/recvData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         LDCE (EnToQ_ldce_G_Q)        0.559     8.107 r  controller/recvData_reg/Q
                         net (fo=1, routed)           0.817     8.923    controller/dataRxFifo/pWrite_counter/recvData
    SLICE_X1Y141         LUT2 (Prop_lut2_I0_O)        0.124     9.047 r  controller/dataRxFifo/pWrite_counter/graycount[6]_i_1__0/O
                         net (fo=13, routed)          0.682     9.729    controller/dataRxFifo/pWrite_counter/graycount[6]_i_1__0_n_0
    SLICE_X2Y142         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.588    13.671    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
    SLICE_X2Y142         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.195    13.866    
                         clock uncertainty           -0.035    13.831    
    SLICE_X2Y142         FDRE (Setup_fdre_C_CE)      -0.164    13.667    controller/dataRxFifo/pWrite_counter/graycount_reg[6]
  -------------------------------------------------------------------
                         required time                         13.667    
                         arrival time                          -9.729    
  -------------------------------------------------------------------
                         slack                                  3.938    

Slack (MET) :             3.981ns  (required time - arrival time)
  Source:                 controller/recvData_reg/G
                            (positive level-sensitive latch clocked by controller/state[1]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/pWrite_counter/binary_count_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (ftdi_clk fall@8.334ns - controller/state[1] rise@0.000ns)
  Data Path Delay:        2.139ns  (logic 0.683ns (31.926%)  route 1.456ns (68.074%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.338ns = ( 13.672 - 8.334 ) 
    Source Clock Delay      (SCD):    7.548ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.701     5.645    controller/ftdi_clk_IBUF_BUFG
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.524     6.169 r  controller/state_reg[1]/Q
                         net (fo=13, routed)          0.679     6.848    controller/state[1]
    SLICE_X0Y140         LUT4 (Prop_lut4_I1_O)        0.124     6.972 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.575     7.548    controller/recvData_reg_i_2_n_0
    SLICE_X0Y140         LDCE                                         r  controller/recvData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         LDCE (EnToQ_ldce_G_Q)        0.559     8.107 r  controller/recvData_reg/Q
                         net (fo=1, routed)           0.817     8.923    controller/dataRxFifo/pWrite_counter/recvData
    SLICE_X1Y141         LUT2 (Prop_lut2_I0_O)        0.124     9.047 r  controller/dataRxFifo/pWrite_counter/graycount[6]_i_1__0/O
                         net (fo=13, routed)          0.640     9.687    controller/dataRxFifo/pWrite_counter/graycount[6]_i_1__0_n_0
    SLICE_X2Y144         FDRE                                         r  controller/dataRxFifo/pWrite_counter/binary_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.589    13.672    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
    SLICE_X2Y144         FDRE                                         r  controller/dataRxFifo/pWrite_counter/binary_count_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.195    13.867    
                         clock uncertainty           -0.035    13.832    
    SLICE_X2Y144         FDRE (Setup_fdre_C_CE)      -0.164    13.668    controller/dataRxFifo/pWrite_counter/binary_count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.668    
                         arrival time                          -9.687    
  -------------------------------------------------------------------
                         slack                                  3.981    

Slack (MET) :             3.981ns  (required time - arrival time)
  Source:                 controller/recvData_reg/G
                            (positive level-sensitive latch clocked by controller/state[1]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/pWrite_counter/graycount_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (ftdi_clk fall@8.334ns - controller/state[1] rise@0.000ns)
  Data Path Delay:        2.139ns  (logic 0.683ns (31.926%)  route 1.456ns (68.074%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.338ns = ( 13.672 - 8.334 ) 
    Source Clock Delay      (SCD):    7.548ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.701     5.645    controller/ftdi_clk_IBUF_BUFG
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.524     6.169 r  controller/state_reg[1]/Q
                         net (fo=13, routed)          0.679     6.848    controller/state[1]
    SLICE_X0Y140         LUT4 (Prop_lut4_I1_O)        0.124     6.972 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.575     7.548    controller/recvData_reg_i_2_n_0
    SLICE_X0Y140         LDCE                                         r  controller/recvData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         LDCE (EnToQ_ldce_G_Q)        0.559     8.107 r  controller/recvData_reg/Q
                         net (fo=1, routed)           0.817     8.923    controller/dataRxFifo/pWrite_counter/recvData
    SLICE_X1Y141         LUT2 (Prop_lut2_I0_O)        0.124     9.047 r  controller/dataRxFifo/pWrite_counter/graycount[6]_i_1__0/O
                         net (fo=13, routed)          0.640     9.687    controller/dataRxFifo/pWrite_counter/graycount[6]_i_1__0_n_0
    SLICE_X2Y144         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.589    13.672    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
    SLICE_X2Y144         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.195    13.867    
                         clock uncertainty           -0.035    13.832    
    SLICE_X2Y144         FDRE (Setup_fdre_C_CE)      -0.164    13.668    controller/dataRxFifo/pWrite_counter/graycount_reg[0]
  -------------------------------------------------------------------
                         required time                         13.668    
                         arrival time                          -9.687    
  -------------------------------------------------------------------
                         slack                                  3.981    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 controller/state_reg[1]/Q
                            (clock source 'controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/state_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@8.334ns - controller/state[1] fall@8.334ns)
  Data Path Delay:        0.385ns  (logic 0.045ns (11.684%)  route 0.340ns (88.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns = ( 10.589 - 8.334 ) 
    Source Clock Delay      (SCD):    1.892ns = ( 10.226 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593    10.059    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.167    10.226 f  controller/state_reg[1]/Q
                         net (fo=13, routed)          0.340    10.566    controller/dataRxFifo/Q[1]
    SLICE_X1Y139         LUT6 (Prop_lut6_I2_O)        0.045    10.611 r  controller/dataRxFifo/state[0]_i_1/O
                         net (fo=1, routed)           0.000    10.611    controller/dataRxFifo_n_2
    SLICE_X1Y139         FDRE                                         r  controller/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869    10.589    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDRE                                         r  controller/state_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.254    10.335    
    SLICE_X1Y139         FDRE (Hold_fdre_C_D)         0.099    10.434    controller/state_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.434    
                         arrival time                          10.611    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 controller/state_reg[1]/Q
                            (clock source 'controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/state_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@8.334ns - controller/state[1] fall@8.334ns)
  Data Path Delay:        0.396ns  (logic 0.045ns (11.375%)  route 0.351ns (88.625%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns = ( 10.586 - 8.334 ) 
    Source Clock Delay      (SCD):    1.892ns = ( 10.226 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593    10.059    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.167    10.226 f  controller/state_reg[1]/Q
                         net (fo=13, routed)          0.351    10.576    controller/dataRxFifo/Q[1]
    SLICE_X0Y135         LUT6 (Prop_lut6_I2_O)        0.045    10.621 r  controller/dataRxFifo/state[2]_i_1/O
                         net (fo=1, routed)           0.000    10.621    controller/dataRxFifo_n_1
    SLICE_X0Y135         FDRE                                         r  controller/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866    10.586    controller/ftdi_clk_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  controller/state_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.254    10.332    
    SLICE_X0Y135         FDRE (Hold_fdre_C_D)         0.098    10.430    controller/state_reg[2]
  -------------------------------------------------------------------
                         required time                        -10.429    
                         arrival time                          10.621    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 controller/state_reg[1]/Q
                            (clock source 'controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/state_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@8.334ns - controller/state[1] fall@8.334ns)
  Data Path Delay:        0.498ns  (logic 0.045ns (9.045%)  route 0.453ns (90.955%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns = ( 10.584 - 8.334 ) 
    Source Clock Delay      (SCD):    1.892ns = ( 10.226 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593    10.059    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.167    10.226 f  controller/state_reg[1]/Q
                         net (fo=13, routed)          0.453    10.678    controller/dataTxFifo/Q[1]
    SLICE_X2Y133         LUT6 (Prop_lut6_I4_O)        0.045    10.723 r  controller/dataTxFifo/state[1]_i_1/O
                         net (fo=1, routed)           0.000    10.723    controller/dataTxFifo_n_9
    SLICE_X2Y133         FDRE                                         r  controller/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864    10.584    controller/ftdi_clk_IBUF_BUFG
    SLICE_X2Y133         FDRE                                         r  controller/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.254    10.330    
    SLICE_X2Y133         FDRE (Hold_fdre_C_D)         0.124    10.453    controller/state_reg[1]
  -------------------------------------------------------------------
                         required time                        -10.454    
                         arrival time                          10.723    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 controller/state_reg[1]/Q
                            (clock source 'controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/state_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@8.334ns - controller/state[1] fall@8.334ns)
  Data Path Delay:        0.562ns  (logic 0.045ns (8.001%)  route 0.517ns (91.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns = ( 10.590 - 8.334 ) 
    Source Clock Delay      (SCD):    1.892ns = ( 10.226 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593    10.059    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.167    10.226 f  controller/state_reg[1]/Q
                         net (fo=13, routed)          0.517    10.743    controller/dataTxFifo/Q[1]
    SLICE_X1Y140         LUT6 (Prop_lut6_I0_O)        0.045    10.788 f  controller/dataTxFifo/state[3]_i_1/O
                         net (fo=1, routed)           0.000    10.788    controller/dataTxFifo_n_8
    SLICE_X1Y140         FDRE                                         f  controller/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870    10.590    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y140         FDRE                                         r  controller/state_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.254    10.336    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.099    10.435    controller/state_reg[3]
  -------------------------------------------------------------------
                         required time                        -10.435    
                         arrival time                          10.788    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             1.063ns  (arrival time - required time)
  Source:                 controller/recvData_reg/G
                            (positive level-sensitive latch clocked by controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/pWrite_counter/graycount_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@8.334ns - controller/state[1] fall@8.334ns)
  Data Path Delay:        0.615ns  (logic 0.203ns (32.987%)  route 0.412ns (67.013%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns = ( 10.590 - 8.334 ) 
    Source Clock Delay      (SCD):    2.417ns = ( 10.751 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593    10.059    controller/ftdi_clk_IBUF_BUFG
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.167    10.226 f  controller/state_reg[1]/Q
                         net (fo=13, routed)          0.280    10.506    controller/state[1]
    SLICE_X0Y140         LUT4 (Prop_lut4_I1_O)        0.045    10.551 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.200    10.751    controller/recvData_reg_i_2_n_0
    SLICE_X0Y140         LDCE                                         r  controller/recvData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         LDCE (EnToQ_ldce_G_Q)        0.158    10.909 r  controller/recvData_reg/Q
                         net (fo=1, routed)           0.283    11.192    controller/dataRxFifo/pWrite_counter/recvData
    SLICE_X1Y141         LUT2 (Prop_lut2_I0_O)        0.045    11.237 r  controller/dataRxFifo/pWrite_counter/graycount[6]_i_1__0/O
                         net (fo=13, routed)          0.130    11.366    controller/dataRxFifo/pWrite_counter/graycount[6]_i_1__0_n_0
    SLICE_X1Y142         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870    10.590    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
    SLICE_X1Y142         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.254    10.336    
    SLICE_X1Y142         FDRE (Hold_fdre_C_CE)       -0.032    10.304    controller/dataRxFifo/pWrite_counter/graycount_reg[1]
  -------------------------------------------------------------------
                         required time                        -10.304    
                         arrival time                          11.366    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.063ns  (arrival time - required time)
  Source:                 controller/recvData_reg/G
                            (positive level-sensitive latch clocked by controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/pWrite_counter/graycount_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@8.334ns - controller/state[1] fall@8.334ns)
  Data Path Delay:        0.615ns  (logic 0.203ns (32.987%)  route 0.412ns (67.013%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns = ( 10.590 - 8.334 ) 
    Source Clock Delay      (SCD):    2.417ns = ( 10.751 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593    10.059    controller/ftdi_clk_IBUF_BUFG
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.167    10.226 f  controller/state_reg[1]/Q
                         net (fo=13, routed)          0.280    10.506    controller/state[1]
    SLICE_X0Y140         LUT4 (Prop_lut4_I1_O)        0.045    10.551 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.200    10.751    controller/recvData_reg_i_2_n_0
    SLICE_X0Y140         LDCE                                         r  controller/recvData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         LDCE (EnToQ_ldce_G_Q)        0.158    10.909 r  controller/recvData_reg/Q
                         net (fo=1, routed)           0.283    11.192    controller/dataRxFifo/pWrite_counter/recvData
    SLICE_X1Y141         LUT2 (Prop_lut2_I0_O)        0.045    11.237 r  controller/dataRxFifo/pWrite_counter/graycount[6]_i_1__0/O
                         net (fo=13, routed)          0.130    11.366    controller/dataRxFifo/pWrite_counter/graycount[6]_i_1__0_n_0
    SLICE_X1Y142         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870    10.590    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
    SLICE_X1Y142         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.254    10.336    
    SLICE_X1Y142         FDRE (Hold_fdre_C_CE)       -0.032    10.304    controller/dataRxFifo/pWrite_counter/graycount_reg[2]
  -------------------------------------------------------------------
                         required time                        -10.304    
                         arrival time                          11.366    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.063ns  (arrival time - required time)
  Source:                 controller/recvData_reg/G
                            (positive level-sensitive latch clocked by controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/pWrite_counter/graycount_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@8.334ns - controller/state[1] fall@8.334ns)
  Data Path Delay:        0.615ns  (logic 0.203ns (32.987%)  route 0.412ns (67.013%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns = ( 10.590 - 8.334 ) 
    Source Clock Delay      (SCD):    2.417ns = ( 10.751 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593    10.059    controller/ftdi_clk_IBUF_BUFG
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.167    10.226 f  controller/state_reg[1]/Q
                         net (fo=13, routed)          0.280    10.506    controller/state[1]
    SLICE_X0Y140         LUT4 (Prop_lut4_I1_O)        0.045    10.551 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.200    10.751    controller/recvData_reg_i_2_n_0
    SLICE_X0Y140         LDCE                                         r  controller/recvData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         LDCE (EnToQ_ldce_G_Q)        0.158    10.909 r  controller/recvData_reg/Q
                         net (fo=1, routed)           0.283    11.192    controller/dataRxFifo/pWrite_counter/recvData
    SLICE_X1Y141         LUT2 (Prop_lut2_I0_O)        0.045    11.237 r  controller/dataRxFifo/pWrite_counter/graycount[6]_i_1__0/O
                         net (fo=13, routed)          0.130    11.366    controller/dataRxFifo/pWrite_counter/graycount[6]_i_1__0_n_0
    SLICE_X1Y142         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870    10.590    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
    SLICE_X1Y142         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.254    10.336    
    SLICE_X1Y142         FDRE (Hold_fdre_C_CE)       -0.032    10.304    controller/dataRxFifo/pWrite_counter/graycount_reg[3]
  -------------------------------------------------------------------
                         required time                        -10.304    
                         arrival time                          11.366    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.063ns  (arrival time - required time)
  Source:                 controller/recvData_reg/G
                            (positive level-sensitive latch clocked by controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/pWrite_counter/graycount_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@8.334ns - controller/state[1] fall@8.334ns)
  Data Path Delay:        0.615ns  (logic 0.203ns (32.987%)  route 0.412ns (67.013%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns = ( 10.590 - 8.334 ) 
    Source Clock Delay      (SCD):    2.417ns = ( 10.751 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593    10.059    controller/ftdi_clk_IBUF_BUFG
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.167    10.226 f  controller/state_reg[1]/Q
                         net (fo=13, routed)          0.280    10.506    controller/state[1]
    SLICE_X0Y140         LUT4 (Prop_lut4_I1_O)        0.045    10.551 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.200    10.751    controller/recvData_reg_i_2_n_0
    SLICE_X0Y140         LDCE                                         r  controller/recvData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         LDCE (EnToQ_ldce_G_Q)        0.158    10.909 r  controller/recvData_reg/Q
                         net (fo=1, routed)           0.283    11.192    controller/dataRxFifo/pWrite_counter/recvData
    SLICE_X1Y141         LUT2 (Prop_lut2_I0_O)        0.045    11.237 r  controller/dataRxFifo/pWrite_counter/graycount[6]_i_1__0/O
                         net (fo=13, routed)          0.130    11.366    controller/dataRxFifo/pWrite_counter/graycount[6]_i_1__0_n_0
    SLICE_X1Y142         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870    10.590    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
    SLICE_X1Y142         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.254    10.336    
    SLICE_X1Y142         FDRE (Hold_fdre_C_CE)       -0.032    10.304    controller/dataRxFifo/pWrite_counter/graycount_reg[4]
  -------------------------------------------------------------------
                         required time                        -10.304    
                         arrival time                          11.366    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.116ns  (arrival time - required time)
  Source:                 controller/recvData_reg/G
                            (positive level-sensitive latch clocked by controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/pWrite_counter/binary_count_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@8.334ns - controller/state[1] fall@8.334ns)
  Data Path Delay:        0.668ns  (logic 0.203ns (30.383%)  route 0.465ns (69.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns = ( 10.590 - 8.334 ) 
    Source Clock Delay      (SCD):    2.417ns = ( 10.751 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593    10.059    controller/ftdi_clk_IBUF_BUFG
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.167    10.226 f  controller/state_reg[1]/Q
                         net (fo=13, routed)          0.280    10.506    controller/state[1]
    SLICE_X0Y140         LUT4 (Prop_lut4_I1_O)        0.045    10.551 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.200    10.751    controller/recvData_reg_i_2_n_0
    SLICE_X0Y140         LDCE                                         r  controller/recvData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         LDCE (EnToQ_ldce_G_Q)        0.158    10.909 r  controller/recvData_reg/Q
                         net (fo=1, routed)           0.283    11.192    controller/dataRxFifo/pWrite_counter/recvData
    SLICE_X1Y141         LUT2 (Prop_lut2_I0_O)        0.045    11.237 r  controller/dataRxFifo/pWrite_counter/graycount[6]_i_1__0/O
                         net (fo=13, routed)          0.182    11.419    controller/dataRxFifo/pWrite_counter/graycount[6]_i_1__0_n_0
    SLICE_X3Y142         FDRE                                         r  controller/dataRxFifo/pWrite_counter/binary_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870    10.590    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
    SLICE_X3Y142         FDRE                                         r  controller/dataRxFifo/pWrite_counter/binary_count_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.254    10.336    
    SLICE_X3Y142         FDRE (Hold_fdre_C_CE)       -0.032    10.304    controller/dataRxFifo/pWrite_counter/binary_count_reg[6]
  -------------------------------------------------------------------
                         required time                        -10.304    
                         arrival time                          11.419    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.116ns  (arrival time - required time)
  Source:                 controller/recvData_reg/G
                            (positive level-sensitive latch clocked by controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/pWrite_counter/graycount_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@8.334ns - controller/state[1] fall@8.334ns)
  Data Path Delay:        0.668ns  (logic 0.203ns (30.383%)  route 0.465ns (69.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns = ( 10.590 - 8.334 ) 
    Source Clock Delay      (SCD):    2.417ns = ( 10.751 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593    10.059    controller/ftdi_clk_IBUF_BUFG
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.167    10.226 f  controller/state_reg[1]/Q
                         net (fo=13, routed)          0.280    10.506    controller/state[1]
    SLICE_X0Y140         LUT4 (Prop_lut4_I1_O)        0.045    10.551 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.200    10.751    controller/recvData_reg_i_2_n_0
    SLICE_X0Y140         LDCE                                         r  controller/recvData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         LDCE (EnToQ_ldce_G_Q)        0.158    10.909 r  controller/recvData_reg/Q
                         net (fo=1, routed)           0.283    11.192    controller/dataRxFifo/pWrite_counter/recvData
    SLICE_X1Y141         LUT2 (Prop_lut2_I0_O)        0.045    11.237 r  controller/dataRxFifo/pWrite_counter/graycount[6]_i_1__0/O
                         net (fo=13, routed)          0.182    11.419    controller/dataRxFifo/pWrite_counter/graycount[6]_i_1__0_n_0
    SLICE_X3Y142         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870    10.590    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
    SLICE_X3Y142         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.254    10.336    
    SLICE_X3Y142         FDRE (Hold_fdre_C_CE)       -0.032    10.304    controller/dataRxFifo/pWrite_counter/graycount_reg[5]
  -------------------------------------------------------------------
                         required time                        -10.304    
                         arrival time                          11.419    
  -------------------------------------------------------------------
                         slack                                  1.116    





---------------------------------------------------------------------------------------------------
From Clock:  controller/state[2]
  To Clock:  ftdi_clk

Setup :            3  Failing Endpoints,  Worst Slack      -11.438ns,  Total Violation      -26.521ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.438ns  (required time - arrival time)
  Source:                 controller/OE_reg/G
                            (positive level-sensitive latch clocked by controller/state[2]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            ftdi_oe
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            8.334ns  (ftdi_clk fall@8.334ns - controller/state[2] rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 3.810ns (71.356%)  route 1.530ns (28.644%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -10.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.334 - 8.334 ) 
    Source Clock Delay      (SCD):    10.397ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.704     5.648    controller/ftdi_clk_IBUF_BUFG
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.459     6.107 r  controller/state_reg[2]/Q
                         net (fo=14, routed)          2.599     8.707    controller/state[2]
    SLICE_X0Y140         LUT4 (Prop_lut4_I2_O)        0.152     8.859 r  controller/OE_reg_i_2/O
                         net (fo=1, routed)           1.538    10.397    controller/OE_reg_i_2_n_0
    SLICE_X1Y171         LDCE                                         r  controller/OE_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y171         LDCE (EnToQ_ldce_G_Q)        0.761    11.158 r  controller/OE_reg/Q
                         net (fo=1, routed)           1.530    12.687    ftdi_oe_OBUF
    A9                   OBUF (Prop_obuf_I_O)         3.049    15.736 r  ftdi_oe_OBUF_inst/O
                         net (fo=0)                   0.000    15.736    ftdi_oe
    A9                                                                r  ftdi_oe (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
                         clock pessimism              0.000     8.334    
                         clock uncertainty           -0.035     8.299    
                         output delay                -4.000     4.299    
  -------------------------------------------------------------------
                         required time                          4.299    
                         arrival time                         -15.736    
  -------------------------------------------------------------------
                         slack                                -11.438    

Slack (VIOLATED) :        -8.681ns  (required time - arrival time)
  Source:                 controller/RD_reg/G
                            (positive level-sensitive latch clocked by controller/state[2]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            ftdi_rd
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            8.334ns  (ftdi_clk fall@8.334ns - controller/state[2] rise@0.000ns)
  Data Path Delay:        5.124ns  (logic 3.594ns (70.149%)  route 1.530ns (29.851%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -7.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.334 - 8.334 ) 
    Source Clock Delay      (SCD):    7.855ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.704     5.648    controller/ftdi_clk_IBUF_BUFG
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.459     6.107 r  controller/state_reg[2]/Q
                         net (fo=14, routed)          0.722     6.830    controller/state[2]
    SLICE_X0Y140         LUT4 (Prop_lut4_I3_O)        0.124     6.954 r  controller/RD_reg_i_2/O
                         net (fo=1, routed)           0.902     7.855    controller/RD_reg_i_2_n_0
    SLICE_X1Y134         LDCE                                         r  controller/RD_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y134         LDCE (EnToQ_ldce_G_Q)        0.559     8.414 r  controller/RD_reg/Q
                         net (fo=1, routed)           1.530     9.944    ftdi_rd_OBUF
    A15                  OBUF (Prop_obuf_I_O)         3.035    12.979 r  ftdi_rd_OBUF_inst/O
                         net (fo=0)                   0.000    12.979    ftdi_rd
    A15                                                               r  ftdi_rd (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
                         clock pessimism              0.000     8.334    
                         clock uncertainty           -0.035     8.299    
                         output delay                -4.000     4.299    
  -------------------------------------------------------------------
                         required time                          4.299    
                         arrival time                         -12.979    
  -------------------------------------------------------------------
                         slack                                 -8.681    

Slack (VIOLATED) :        -6.402ns  (required time - arrival time)
  Source:                 controller/WR_reg/G
                            (positive level-sensitive latch clocked by controller/state[2]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            ftdi_wr
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            8.334ns  (ftdi_clk fall@8.334ns - controller/state[2] rise@0.000ns)
  Data Path Delay:        5.125ns  (logic 3.595ns (70.153%)  route 1.530ns (29.847%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -7.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.334 - 8.334 ) 
    Source Clock Delay      (SCD):    7.576ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.704     5.648    controller/ftdi_clk_IBUF_BUFG
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.459     6.107 r  controller/state_reg[2]/Q
                         net (fo=14, routed)          0.805     6.912    controller/state[2]
    SLICE_X1Y140         LUT4 (Prop_lut4_I2_O)        0.124     7.036 r  controller/WR_reg_i_2/O
                         net (fo=1, routed)           0.540     7.576    controller/WR_reg_i_2_n_0
    SLICE_X1Y133         LDCE                                         r  controller/WR_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y133         LDCE (EnToQ_ldce_G_Q)        0.559     8.135 r  controller/WR_reg/Q
                         net (fo=1, routed)           1.530     9.665    ftdi_wr_OBUF
    A16                  OBUF (Prop_obuf_I_O)         3.036    12.701 r  ftdi_wr_OBUF_inst/O
                         net (fo=0)                   0.000    12.701    ftdi_wr
    A16                                                               r  ftdi_wr (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
                         clock pessimism              0.000     8.334    
                         clock uncertainty           -0.035     8.299    
                         output delay                -2.000     6.299    
  -------------------------------------------------------------------
                         required time                          6.299    
                         arrival time                         -12.701    
  -------------------------------------------------------------------
                         slack                                 -6.402    

Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 controller/sendData_reg/G
                            (positive level-sensitive latch clocked by controller/state[2]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/pRead_counter/binary_count_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (ftdi_clk fall@8.334ns - controller/state[2] rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.885ns (31.418%)  route 1.932ns (68.582%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.252ns = ( 13.586 - 8.334 ) 
    Source Clock Delay      (SCD):    7.741ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.704     5.648    controller/ftdi_clk_IBUF_BUFG
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.459     6.107 r  controller/state_reg[2]/Q
                         net (fo=14, routed)          0.805     6.912    controller/state[2]
    SLICE_X1Y140         LUT4 (Prop_lut4_I1_O)        0.150     7.062 r  controller/sendData_reg_i_2/O
                         net (fo=1, routed)           0.679     7.741    controller/sendData_reg_i_2_n_0
    SLICE_X3Y140         LDCE                                         r  controller/sendData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y140         LDCE (EnToQ_ldce_G_Q)        0.761     8.502 r  controller/sendData_reg/Q
                         net (fo=1, routed)           0.737     9.239    controller/dataTxFifo/pRead_counter/sendData
    SLICE_X2Y137         LUT2 (Prop_lut2_I0_O)        0.124     9.363 r  controller/dataTxFifo/pRead_counter/graycount[6]_i_1/O
                         net (fo=14, routed)          1.195    10.558    controller/dataTxFifo/pRead_counter/binary_count_reg[0]_0
    SLICE_X9Y135         FDRE                                         r  controller/dataTxFifo/pRead_counter/binary_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503    13.586    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
    SLICE_X9Y135         FDRE                                         r  controller/dataTxFifo/pRead_counter/binary_count_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.195    13.781    
                         clock uncertainty           -0.035    13.746    
    SLICE_X9Y135         FDRE (Setup_fdre_C_CE)      -0.202    13.544    controller/dataTxFifo/pRead_counter/binary_count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.544    
                         arrival time                         -10.558    
  -------------------------------------------------------------------
                         slack                                  2.986    

Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 controller/sendData_reg/G
                            (positive level-sensitive latch clocked by controller/state[2]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/pRead_counter/binary_count_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (ftdi_clk fall@8.334ns - controller/state[2] rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.885ns (31.418%)  route 1.932ns (68.582%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.252ns = ( 13.586 - 8.334 ) 
    Source Clock Delay      (SCD):    7.741ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.704     5.648    controller/ftdi_clk_IBUF_BUFG
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.459     6.107 r  controller/state_reg[2]/Q
                         net (fo=14, routed)          0.805     6.912    controller/state[2]
    SLICE_X1Y140         LUT4 (Prop_lut4_I1_O)        0.150     7.062 r  controller/sendData_reg_i_2/O
                         net (fo=1, routed)           0.679     7.741    controller/sendData_reg_i_2_n_0
    SLICE_X3Y140         LDCE                                         r  controller/sendData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y140         LDCE (EnToQ_ldce_G_Q)        0.761     8.502 r  controller/sendData_reg/Q
                         net (fo=1, routed)           0.737     9.239    controller/dataTxFifo/pRead_counter/sendData
    SLICE_X2Y137         LUT2 (Prop_lut2_I0_O)        0.124     9.363 r  controller/dataTxFifo/pRead_counter/graycount[6]_i_1/O
                         net (fo=14, routed)          1.195    10.558    controller/dataTxFifo/pRead_counter/binary_count_reg[0]_0
    SLICE_X9Y135         FDRE                                         r  controller/dataTxFifo/pRead_counter/binary_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503    13.586    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
    SLICE_X9Y135         FDRE                                         r  controller/dataTxFifo/pRead_counter/binary_count_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.195    13.781    
                         clock uncertainty           -0.035    13.746    
    SLICE_X9Y135         FDRE (Setup_fdre_C_CE)      -0.202    13.544    controller/dataTxFifo/pRead_counter/binary_count_reg[2]
  -------------------------------------------------------------------
                         required time                         13.544    
                         arrival time                         -10.558    
  -------------------------------------------------------------------
                         slack                                  2.986    

Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 controller/sendData_reg/G
                            (positive level-sensitive latch clocked by controller/state[2]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/pRead_counter/binary_count_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (ftdi_clk fall@8.334ns - controller/state[2] rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.885ns (31.418%)  route 1.932ns (68.582%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.252ns = ( 13.586 - 8.334 ) 
    Source Clock Delay      (SCD):    7.741ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.704     5.648    controller/ftdi_clk_IBUF_BUFG
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.459     6.107 r  controller/state_reg[2]/Q
                         net (fo=14, routed)          0.805     6.912    controller/state[2]
    SLICE_X1Y140         LUT4 (Prop_lut4_I1_O)        0.150     7.062 r  controller/sendData_reg_i_2/O
                         net (fo=1, routed)           0.679     7.741    controller/sendData_reg_i_2_n_0
    SLICE_X3Y140         LDCE                                         r  controller/sendData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y140         LDCE (EnToQ_ldce_G_Q)        0.761     8.502 r  controller/sendData_reg/Q
                         net (fo=1, routed)           0.737     9.239    controller/dataTxFifo/pRead_counter/sendData
    SLICE_X2Y137         LUT2 (Prop_lut2_I0_O)        0.124     9.363 r  controller/dataTxFifo/pRead_counter/graycount[6]_i_1/O
                         net (fo=14, routed)          1.195    10.558    controller/dataTxFifo/pRead_counter/binary_count_reg[0]_0
    SLICE_X9Y135         FDRE                                         r  controller/dataTxFifo/pRead_counter/binary_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503    13.586    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
    SLICE_X9Y135         FDRE                                         r  controller/dataTxFifo/pRead_counter/binary_count_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.195    13.781    
                         clock uncertainty           -0.035    13.746    
    SLICE_X9Y135         FDRE (Setup_fdre_C_CE)      -0.202    13.544    controller/dataTxFifo/pRead_counter/binary_count_reg[3]
  -------------------------------------------------------------------
                         required time                         13.544    
                         arrival time                         -10.558    
  -------------------------------------------------------------------
                         slack                                  2.986    

Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 controller/sendData_reg/G
                            (positive level-sensitive latch clocked by controller/state[2]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/pRead_counter/graycount_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (ftdi_clk fall@8.334ns - controller/state[2] rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.885ns (31.418%)  route 1.932ns (68.582%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.252ns = ( 13.586 - 8.334 ) 
    Source Clock Delay      (SCD):    7.741ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.704     5.648    controller/ftdi_clk_IBUF_BUFG
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.459     6.107 r  controller/state_reg[2]/Q
                         net (fo=14, routed)          0.805     6.912    controller/state[2]
    SLICE_X1Y140         LUT4 (Prop_lut4_I1_O)        0.150     7.062 r  controller/sendData_reg_i_2/O
                         net (fo=1, routed)           0.679     7.741    controller/sendData_reg_i_2_n_0
    SLICE_X3Y140         LDCE                                         r  controller/sendData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y140         LDCE (EnToQ_ldce_G_Q)        0.761     8.502 r  controller/sendData_reg/Q
                         net (fo=1, routed)           0.737     9.239    controller/dataTxFifo/pRead_counter/sendData
    SLICE_X2Y137         LUT2 (Prop_lut2_I0_O)        0.124     9.363 r  controller/dataTxFifo/pRead_counter/graycount[6]_i_1/O
                         net (fo=14, routed)          1.195    10.558    controller/dataTxFifo/pRead_counter/binary_count_reg[0]_0
    SLICE_X9Y135         FDRE                                         r  controller/dataTxFifo/pRead_counter/graycount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503    13.586    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
    SLICE_X9Y135         FDRE                                         r  controller/dataTxFifo/pRead_counter/graycount_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.195    13.781    
                         clock uncertainty           -0.035    13.746    
    SLICE_X9Y135         FDRE (Setup_fdre_C_CE)      -0.202    13.544    controller/dataTxFifo/pRead_counter/graycount_reg[0]
  -------------------------------------------------------------------
                         required time                         13.544    
                         arrival time                         -10.558    
  -------------------------------------------------------------------
                         slack                                  2.986    

Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 controller/sendData_reg/G
                            (positive level-sensitive latch clocked by controller/state[2]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/pRead_counter/graycount_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (ftdi_clk fall@8.334ns - controller/state[2] rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.885ns (31.418%)  route 1.932ns (68.582%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.252ns = ( 13.586 - 8.334 ) 
    Source Clock Delay      (SCD):    7.741ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.704     5.648    controller/ftdi_clk_IBUF_BUFG
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.459     6.107 r  controller/state_reg[2]/Q
                         net (fo=14, routed)          0.805     6.912    controller/state[2]
    SLICE_X1Y140         LUT4 (Prop_lut4_I1_O)        0.150     7.062 r  controller/sendData_reg_i_2/O
                         net (fo=1, routed)           0.679     7.741    controller/sendData_reg_i_2_n_0
    SLICE_X3Y140         LDCE                                         r  controller/sendData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y140         LDCE (EnToQ_ldce_G_Q)        0.761     8.502 r  controller/sendData_reg/Q
                         net (fo=1, routed)           0.737     9.239    controller/dataTxFifo/pRead_counter/sendData
    SLICE_X2Y137         LUT2 (Prop_lut2_I0_O)        0.124     9.363 r  controller/dataTxFifo/pRead_counter/graycount[6]_i_1/O
                         net (fo=14, routed)          1.195    10.558    controller/dataTxFifo/pRead_counter/binary_count_reg[0]_0
    SLICE_X9Y135         FDRE                                         r  controller/dataTxFifo/pRead_counter/graycount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503    13.586    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
    SLICE_X9Y135         FDRE                                         r  controller/dataTxFifo/pRead_counter/graycount_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.195    13.781    
                         clock uncertainty           -0.035    13.746    
    SLICE_X9Y135         FDRE (Setup_fdre_C_CE)      -0.202    13.544    controller/dataTxFifo/pRead_counter/graycount_reg[1]
  -------------------------------------------------------------------
                         required time                         13.544    
                         arrival time                         -10.558    
  -------------------------------------------------------------------
                         slack                                  2.986    

Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 controller/sendData_reg/G
                            (positive level-sensitive latch clocked by controller/state[2]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/pRead_counter/graycount_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (ftdi_clk fall@8.334ns - controller/state[2] rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.885ns (31.418%)  route 1.932ns (68.582%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.252ns = ( 13.586 - 8.334 ) 
    Source Clock Delay      (SCD):    7.741ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.704     5.648    controller/ftdi_clk_IBUF_BUFG
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.459     6.107 r  controller/state_reg[2]/Q
                         net (fo=14, routed)          0.805     6.912    controller/state[2]
    SLICE_X1Y140         LUT4 (Prop_lut4_I1_O)        0.150     7.062 r  controller/sendData_reg_i_2/O
                         net (fo=1, routed)           0.679     7.741    controller/sendData_reg_i_2_n_0
    SLICE_X3Y140         LDCE                                         r  controller/sendData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y140         LDCE (EnToQ_ldce_G_Q)        0.761     8.502 r  controller/sendData_reg/Q
                         net (fo=1, routed)           0.737     9.239    controller/dataTxFifo/pRead_counter/sendData
    SLICE_X2Y137         LUT2 (Prop_lut2_I0_O)        0.124     9.363 r  controller/dataTxFifo/pRead_counter/graycount[6]_i_1/O
                         net (fo=14, routed)          1.195    10.558    controller/dataTxFifo/pRead_counter/binary_count_reg[0]_0
    SLICE_X9Y135         FDRE                                         r  controller/dataTxFifo/pRead_counter/graycount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503    13.586    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
    SLICE_X9Y135         FDRE                                         r  controller/dataTxFifo/pRead_counter/graycount_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.195    13.781    
                         clock uncertainty           -0.035    13.746    
    SLICE_X9Y135         FDRE (Setup_fdre_C_CE)      -0.202    13.544    controller/dataTxFifo/pRead_counter/graycount_reg[2]
  -------------------------------------------------------------------
                         required time                         13.544    
                         arrival time                         -10.558    
  -------------------------------------------------------------------
                         slack                                  2.986    

Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 controller/sendData_reg/G
                            (positive level-sensitive latch clocked by controller/state[2]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/pRead_counter/binary_count_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (ftdi_clk fall@8.334ns - controller/state[2] rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.885ns (33.682%)  route 1.743ns (66.318%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.252ns = ( 13.586 - 8.334 ) 
    Source Clock Delay      (SCD):    7.741ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.704     5.648    controller/ftdi_clk_IBUF_BUFG
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.459     6.107 r  controller/state_reg[2]/Q
                         net (fo=14, routed)          0.805     6.912    controller/state[2]
    SLICE_X1Y140         LUT4 (Prop_lut4_I1_O)        0.150     7.062 r  controller/sendData_reg_i_2/O
                         net (fo=1, routed)           0.679     7.741    controller/sendData_reg_i_2_n_0
    SLICE_X3Y140         LDCE                                         r  controller/sendData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y140         LDCE (EnToQ_ldce_G_Q)        0.761     8.502 r  controller/sendData_reg/Q
                         net (fo=1, routed)           0.737     9.239    controller/dataTxFifo/pRead_counter/sendData
    SLICE_X2Y137         LUT2 (Prop_lut2_I0_O)        0.124     9.363 r  controller/dataTxFifo/pRead_counter/graycount[6]_i_1/O
                         net (fo=14, routed)          1.005    10.369    controller/dataTxFifo/pRead_counter/binary_count_reg[0]_0
    SLICE_X8Y135         FDRE                                         r  controller/dataTxFifo/pRead_counter/binary_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503    13.586    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
    SLICE_X8Y135         FDRE                                         r  controller/dataTxFifo/pRead_counter/binary_count_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.195    13.781    
                         clock uncertainty           -0.035    13.746    
    SLICE_X8Y135         FDRE (Setup_fdre_C_CE)      -0.164    13.582    controller/dataTxFifo/pRead_counter/binary_count_reg[4]
  -------------------------------------------------------------------
                         required time                         13.582    
                         arrival time                         -10.369    
  -------------------------------------------------------------------
                         slack                                  3.213    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/state_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@8.334ns - controller/state[2] fall@8.334ns)
  Data Path Delay:        0.434ns  (logic 0.045ns (10.365%)  route 0.389ns (89.635%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns = ( 10.586 - 8.334 ) 
    Source Clock Delay      (SCD):    1.872ns = ( 10.206 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594    10.060    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.146    10.206 f  controller/state_reg[2]/Q
                         net (fo=14, routed)          0.389    10.595    controller/dataRxFifo/Q[2]
    SLICE_X0Y135         LUT6 (Prop_lut6_I1_O)        0.045    10.640 r  controller/dataRxFifo/state[2]_i_1/O
                         net (fo=1, routed)           0.000    10.640    controller/dataRxFifo_n_1
    SLICE_X0Y135         FDRE                                         r  controller/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866    10.586    controller/ftdi_clk_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  controller/state_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.254    10.332    
    SLICE_X0Y135         FDRE (Hold_fdre_C_D)         0.098    10.430    controller/state_reg[2]
  -------------------------------------------------------------------
                         required time                        -10.429    
                         arrival time                          10.640    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/state_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@8.334ns - controller/state[2] fall@8.334ns)
  Data Path Delay:        0.490ns  (logic 0.045ns (9.179%)  route 0.445ns (90.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns = ( 10.589 - 8.334 ) 
    Source Clock Delay      (SCD):    1.872ns = ( 10.206 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594    10.060    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.146    10.206 f  controller/state_reg[2]/Q
                         net (fo=14, routed)          0.445    10.651    controller/dataRxFifo/Q[2]
    SLICE_X1Y139         LUT6 (Prop_lut6_I1_O)        0.045    10.696 r  controller/dataRxFifo/state[0]_i_1/O
                         net (fo=1, routed)           0.000    10.696    controller/dataRxFifo_n_2
    SLICE_X1Y139         FDRE                                         r  controller/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869    10.589    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDRE                                         r  controller/state_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.254    10.335    
    SLICE_X1Y139         FDRE (Hold_fdre_C_D)         0.099    10.434    controller/state_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.434    
                         arrival time                          10.696    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/state_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@8.334ns - controller/state[2] fall@8.334ns)
  Data Path Delay:        0.902ns  (logic 0.045ns (4.986%)  route 0.857ns (95.014%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns = ( 10.584 - 8.334 ) 
    Source Clock Delay      (SCD):    1.872ns = ( 10.206 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594    10.060    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.146    10.206 f  controller/state_reg[2]/Q
                         net (fo=14, routed)          0.857    11.063    controller/dataTxFifo/Q[2]
    SLICE_X2Y133         LUT6 (Prop_lut6_I2_O)        0.045    11.108 r  controller/dataTxFifo/state[1]_i_1/O
                         net (fo=1, routed)           0.000    11.108    controller/dataTxFifo_n_9
    SLICE_X2Y133         FDRE                                         r  controller/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864    10.584    controller/ftdi_clk_IBUF_BUFG
    SLICE_X2Y133         FDRE                                         r  controller/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.254    10.330    
    SLICE_X2Y133         FDRE (Hold_fdre_C_D)         0.124    10.453    controller/state_reg[1]
  -------------------------------------------------------------------
                         required time                        -10.454    
                         arrival time                          11.108    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/state_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@8.334ns - controller/state[2] fall@8.334ns)
  Data Path Delay:        1.023ns  (logic 0.045ns (4.398%)  route 0.978ns (95.602%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns = ( 10.590 - 8.334 ) 
    Source Clock Delay      (SCD):    1.872ns = ( 10.206 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594    10.060    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.146    10.206 f  controller/state_reg[2]/Q
                         net (fo=14, routed)          0.978    11.184    controller/dataTxFifo/Q[2]
    SLICE_X1Y140         LUT6 (Prop_lut6_I4_O)        0.045    11.229 f  controller/dataTxFifo/state[3]_i_1/O
                         net (fo=1, routed)           0.000    11.229    controller/dataTxFifo_n_8
    SLICE_X1Y140         FDRE                                         f  controller/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870    10.590    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y140         FDRE                                         r  controller/state_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.254    10.336    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.099    10.435    controller/state_reg[3]
  -------------------------------------------------------------------
                         required time                        -10.435    
                         arrival time                          11.229    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             1.094ns  (arrival time - required time)
  Source:                 controller/recvData_reg/G
                            (positive level-sensitive latch clocked by controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/pWrite_counter/graycount_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@8.334ns - controller/state[2] fall@8.334ns)
  Data Path Delay:        0.615ns  (logic 0.203ns (32.987%)  route 0.412ns (67.013%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns = ( 10.590 - 8.334 ) 
    Source Clock Delay      (SCD):    2.448ns = ( 10.782 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594    10.060    controller/ftdi_clk_IBUF_BUFG
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.146    10.206 f  controller/state_reg[2]/Q
                         net (fo=14, routed)          0.331    10.536    controller/state[2]
    SLICE_X0Y140         LUT4 (Prop_lut4_I2_O)        0.045    10.581 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.200    10.782    controller/recvData_reg_i_2_n_0
    SLICE_X0Y140         LDCE                                         r  controller/recvData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         LDCE (EnToQ_ldce_G_Q)        0.158    10.940 r  controller/recvData_reg/Q
                         net (fo=1, routed)           0.283    11.222    controller/dataRxFifo/pWrite_counter/recvData
    SLICE_X1Y141         LUT2 (Prop_lut2_I0_O)        0.045    11.267 r  controller/dataRxFifo/pWrite_counter/graycount[6]_i_1__0/O
                         net (fo=13, routed)          0.130    11.397    controller/dataRxFifo/pWrite_counter/graycount[6]_i_1__0_n_0
    SLICE_X1Y142         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870    10.590    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
    SLICE_X1Y142         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.254    10.336    
    SLICE_X1Y142         FDRE (Hold_fdre_C_CE)       -0.032    10.304    controller/dataRxFifo/pWrite_counter/graycount_reg[1]
  -------------------------------------------------------------------
                         required time                        -10.304    
                         arrival time                          11.397    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.094ns  (arrival time - required time)
  Source:                 controller/recvData_reg/G
                            (positive level-sensitive latch clocked by controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/pWrite_counter/graycount_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@8.334ns - controller/state[2] fall@8.334ns)
  Data Path Delay:        0.615ns  (logic 0.203ns (32.987%)  route 0.412ns (67.013%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns = ( 10.590 - 8.334 ) 
    Source Clock Delay      (SCD):    2.448ns = ( 10.782 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594    10.060    controller/ftdi_clk_IBUF_BUFG
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.146    10.206 f  controller/state_reg[2]/Q
                         net (fo=14, routed)          0.331    10.536    controller/state[2]
    SLICE_X0Y140         LUT4 (Prop_lut4_I2_O)        0.045    10.581 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.200    10.782    controller/recvData_reg_i_2_n_0
    SLICE_X0Y140         LDCE                                         r  controller/recvData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         LDCE (EnToQ_ldce_G_Q)        0.158    10.940 r  controller/recvData_reg/Q
                         net (fo=1, routed)           0.283    11.222    controller/dataRxFifo/pWrite_counter/recvData
    SLICE_X1Y141         LUT2 (Prop_lut2_I0_O)        0.045    11.267 r  controller/dataRxFifo/pWrite_counter/graycount[6]_i_1__0/O
                         net (fo=13, routed)          0.130    11.397    controller/dataRxFifo/pWrite_counter/graycount[6]_i_1__0_n_0
    SLICE_X1Y142         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870    10.590    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
    SLICE_X1Y142         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.254    10.336    
    SLICE_X1Y142         FDRE (Hold_fdre_C_CE)       -0.032    10.304    controller/dataRxFifo/pWrite_counter/graycount_reg[2]
  -------------------------------------------------------------------
                         required time                        -10.304    
                         arrival time                          11.397    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.094ns  (arrival time - required time)
  Source:                 controller/recvData_reg/G
                            (positive level-sensitive latch clocked by controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/pWrite_counter/graycount_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@8.334ns - controller/state[2] fall@8.334ns)
  Data Path Delay:        0.615ns  (logic 0.203ns (32.987%)  route 0.412ns (67.013%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns = ( 10.590 - 8.334 ) 
    Source Clock Delay      (SCD):    2.448ns = ( 10.782 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594    10.060    controller/ftdi_clk_IBUF_BUFG
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.146    10.206 f  controller/state_reg[2]/Q
                         net (fo=14, routed)          0.331    10.536    controller/state[2]
    SLICE_X0Y140         LUT4 (Prop_lut4_I2_O)        0.045    10.581 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.200    10.782    controller/recvData_reg_i_2_n_0
    SLICE_X0Y140         LDCE                                         r  controller/recvData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         LDCE (EnToQ_ldce_G_Q)        0.158    10.940 r  controller/recvData_reg/Q
                         net (fo=1, routed)           0.283    11.222    controller/dataRxFifo/pWrite_counter/recvData
    SLICE_X1Y141         LUT2 (Prop_lut2_I0_O)        0.045    11.267 r  controller/dataRxFifo/pWrite_counter/graycount[6]_i_1__0/O
                         net (fo=13, routed)          0.130    11.397    controller/dataRxFifo/pWrite_counter/graycount[6]_i_1__0_n_0
    SLICE_X1Y142         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870    10.590    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
    SLICE_X1Y142         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.254    10.336    
    SLICE_X1Y142         FDRE (Hold_fdre_C_CE)       -0.032    10.304    controller/dataRxFifo/pWrite_counter/graycount_reg[3]
  -------------------------------------------------------------------
                         required time                        -10.304    
                         arrival time                          11.397    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.094ns  (arrival time - required time)
  Source:                 controller/recvData_reg/G
                            (positive level-sensitive latch clocked by controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/pWrite_counter/graycount_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@8.334ns - controller/state[2] fall@8.334ns)
  Data Path Delay:        0.615ns  (logic 0.203ns (32.987%)  route 0.412ns (67.013%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns = ( 10.590 - 8.334 ) 
    Source Clock Delay      (SCD):    2.448ns = ( 10.782 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594    10.060    controller/ftdi_clk_IBUF_BUFG
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.146    10.206 f  controller/state_reg[2]/Q
                         net (fo=14, routed)          0.331    10.536    controller/state[2]
    SLICE_X0Y140         LUT4 (Prop_lut4_I2_O)        0.045    10.581 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.200    10.782    controller/recvData_reg_i_2_n_0
    SLICE_X0Y140         LDCE                                         r  controller/recvData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         LDCE (EnToQ_ldce_G_Q)        0.158    10.940 r  controller/recvData_reg/Q
                         net (fo=1, routed)           0.283    11.222    controller/dataRxFifo/pWrite_counter/recvData
    SLICE_X1Y141         LUT2 (Prop_lut2_I0_O)        0.045    11.267 r  controller/dataRxFifo/pWrite_counter/graycount[6]_i_1__0/O
                         net (fo=13, routed)          0.130    11.397    controller/dataRxFifo/pWrite_counter/graycount[6]_i_1__0_n_0
    SLICE_X1Y142         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870    10.590    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
    SLICE_X1Y142         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.254    10.336    
    SLICE_X1Y142         FDRE (Hold_fdre_C_CE)       -0.032    10.304    controller/dataRxFifo/pWrite_counter/graycount_reg[4]
  -------------------------------------------------------------------
                         required time                        -10.304    
                         arrival time                          11.397    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.146ns  (arrival time - required time)
  Source:                 controller/recvData_reg/G
                            (positive level-sensitive latch clocked by controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/pWrite_counter/binary_count_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@8.334ns - controller/state[2] fall@8.334ns)
  Data Path Delay:        0.668ns  (logic 0.203ns (30.383%)  route 0.465ns (69.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns = ( 10.590 - 8.334 ) 
    Source Clock Delay      (SCD):    2.448ns = ( 10.782 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594    10.060    controller/ftdi_clk_IBUF_BUFG
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.146    10.206 f  controller/state_reg[2]/Q
                         net (fo=14, routed)          0.331    10.536    controller/state[2]
    SLICE_X0Y140         LUT4 (Prop_lut4_I2_O)        0.045    10.581 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.200    10.782    controller/recvData_reg_i_2_n_0
    SLICE_X0Y140         LDCE                                         r  controller/recvData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         LDCE (EnToQ_ldce_G_Q)        0.158    10.940 r  controller/recvData_reg/Q
                         net (fo=1, routed)           0.283    11.222    controller/dataRxFifo/pWrite_counter/recvData
    SLICE_X1Y141         LUT2 (Prop_lut2_I0_O)        0.045    11.267 r  controller/dataRxFifo/pWrite_counter/graycount[6]_i_1__0/O
                         net (fo=13, routed)          0.182    11.450    controller/dataRxFifo/pWrite_counter/graycount[6]_i_1__0_n_0
    SLICE_X3Y142         FDRE                                         r  controller/dataRxFifo/pWrite_counter/binary_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870    10.590    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
    SLICE_X3Y142         FDRE                                         r  controller/dataRxFifo/pWrite_counter/binary_count_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.254    10.336    
    SLICE_X3Y142         FDRE (Hold_fdre_C_CE)       -0.032    10.304    controller/dataRxFifo/pWrite_counter/binary_count_reg[6]
  -------------------------------------------------------------------
                         required time                        -10.304    
                         arrival time                          11.450    
  -------------------------------------------------------------------
                         slack                                  1.146    

Slack (MET) :             1.146ns  (arrival time - required time)
  Source:                 controller/recvData_reg/G
                            (positive level-sensitive latch clocked by controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/pWrite_counter/graycount_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@8.334ns - controller/state[2] fall@8.334ns)
  Data Path Delay:        0.668ns  (logic 0.203ns (30.383%)  route 0.465ns (69.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns = ( 10.590 - 8.334 ) 
    Source Clock Delay      (SCD):    2.448ns = ( 10.782 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594    10.060    controller/ftdi_clk_IBUF_BUFG
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.146    10.206 f  controller/state_reg[2]/Q
                         net (fo=14, routed)          0.331    10.536    controller/state[2]
    SLICE_X0Y140         LUT4 (Prop_lut4_I2_O)        0.045    10.581 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.200    10.782    controller/recvData_reg_i_2_n_0
    SLICE_X0Y140         LDCE                                         r  controller/recvData_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         LDCE (EnToQ_ldce_G_Q)        0.158    10.940 r  controller/recvData_reg/Q
                         net (fo=1, routed)           0.283    11.222    controller/dataRxFifo/pWrite_counter/recvData
    SLICE_X1Y141         LUT2 (Prop_lut2_I0_O)        0.045    11.267 r  controller/dataRxFifo/pWrite_counter/graycount[6]_i_1__0/O
                         net (fo=13, routed)          0.182    11.450    controller/dataRxFifo/pWrite_counter/graycount[6]_i_1__0_n_0
    SLICE_X3Y142         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870    10.590    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
    SLICE_X3Y142         FDRE                                         r  controller/dataRxFifo/pWrite_counter/graycount_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.254    10.336    
    SLICE_X3Y142         FDRE (Hold_fdre_C_CE)       -0.032    10.304    controller/dataRxFifo/pWrite_counter/graycount_reg[5]
  -------------------------------------------------------------------
                         required time                        -10.304    
                         arrival time                          11.450    
  -------------------------------------------------------------------
                         slack                                  1.146    





---------------------------------------------------------------------------------------------------
From Clock:  controller/dataRxFifo/pWrite_counter/pNextToWrite[6]
  To Clock:  controller/dataRxFifo/pWrite_counter/pNextToWrite[5]

Setup :            0  Failing Endpoints,  Worst Slack        1.747ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -5.419ns,  Total Violation       -5.419ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.747ns  (required time - arrival time)
  Source:                 controller/dataRxFifo/pWrite_counter/graycount_reg[6]/Q
                            (clock source 'controller/dataRxFifo/pWrite_counter/pNextToWrite[6]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/status_reg/D
                            (positive level-sensitive latch clocked by controller/dataRxFifo/pWrite_counter/pNextToWrite[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/dataRxFifo/pWrite_counter/pNextToWrite[5]
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (controller/dataRxFifo/pWrite_counter/pNextToWrite[5] fall@8.334ns - controller/dataRxFifo/pWrite_counter/pNextToWrite[6] fall@8.334ns)
  Data Path Delay:        3.157ns  (logic 0.056ns (1.774%)  route 3.101ns (98.226%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.904ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.113ns = ( 15.447 - 8.334 ) 
    Source Clock Delay      (SCD):    2.464ns = ( 10.798 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[6] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870    10.590    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.208    10.798 f  controller/dataRxFifo/pWrite_counter/graycount_reg[6]/Q
                         net (fo=3, routed)           3.101    13.899    controller/dataRxFifo/pWrite_counter/pNextToWrite[6]
    SLICE_X0Y142         LUT2 (Prop_lut2_I0_O)        0.056    13.955 f  controller/dataRxFifo/pWrite_counter/status_reg_i_1__0/O
                         net (fo=2, routed)           0.000    13.955    controller/dataRxFifo/pWrite_counter_n_0
    SLICE_X0Y142         LDCE                                         f  controller/dataRxFifo/status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[5] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597    10.063    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.133    10.196 f  controller/dataRxFifo/pWrite_counter/graycount_reg[5]/Q
                         net (fo=3, routed)           4.960    15.156    controller/dataRxFifo/pWrite_counter/pNextToWrite[5]
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.098    15.254 r  controller/dataRxFifo/pWrite_counter/status_reg_i_1__0/O
                         net (fo=2, routed)           0.194    15.447    controller/dataRxFifo/pWrite_counter_n_0
    SLICE_X0Y142         LDCE                                         r  controller/dataRxFifo/status_reg/G
                         clock pessimism              0.254    15.702    
  -------------------------------------------------------------------
                         required time                         15.702    
                         arrival time                         -13.955    
  -------------------------------------------------------------------
                         slack                                  1.747    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.419ns  (arrival time - required time)
  Source:                 controller/dataRxFifo/pWrite_counter/graycount_reg[6]/Q
                            (clock source 'controller/dataRxFifo/pWrite_counter/pNextToWrite[6]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/status_reg/D
                            (positive level-sensitive latch clocked by controller/dataRxFifo/pWrite_counter/pNextToWrite[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/dataRxFifo/pWrite_counter/pNextToWrite[5]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (controller/dataRxFifo/pWrite_counter/pNextToWrite[5] rise@0.000ns - controller/dataRxFifo/pWrite_counter/pNextToWrite[6] rise@0.000ns)
  Data Path Delay:        4.982ns  (logic 0.100ns (2.007%)  route 4.882ns (97.993%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        10.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    16.087ns
    Source Clock Delay      (SCD):    5.760ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[6] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.658    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.588     5.337    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.423     5.760 r  controller/dataRxFifo/pWrite_counter/graycount_reg[6]/Q
                         net (fo=3, routed)           4.882    10.642    controller/dataRxFifo/pWrite_counter/pNextToWrite[6]
    SLICE_X0Y142         LUT2 (Prop_lut2_I0_O)        0.100    10.742 r  controller/dataRxFifo/pWrite_counter/status_reg_i_1__0/O
                         net (fo=2, routed)           0.000    10.742    controller/dataRxFifo/pWrite_counter_n_0
    SLICE_X0Y142         LDCE                                         r  controller/dataRxFifo/status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[5] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.708     5.652    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.422     6.074 r  controller/dataRxFifo/pWrite_counter/graycount_reg[5]/Q
                         net (fo=3, routed)           9.189    15.263    controller/dataRxFifo/pWrite_counter/pNextToWrite[5]
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.297    15.560 f  controller/dataRxFifo/pWrite_counter/status_reg_i_1__0/O
                         net (fo=2, routed)           0.527    16.087    controller/dataRxFifo/pWrite_counter_n_0
    SLICE_X0Y142         LDCE                                         f  controller/dataRxFifo/status_reg/G
                         clock pessimism             -0.195    15.892    
    SLICE_X0Y142         LDCE (Hold_ldce_G_D)         0.269    16.161    controller/dataRxFifo/status_reg
  -------------------------------------------------------------------
                         required time                        -16.161    
                         arrival time                          10.742    
  -------------------------------------------------------------------
                         slack                                 -5.419    





---------------------------------------------------------------------------------------------------
From Clock:  controller/dataRxFifo/pWrite_counter/pNextToWrite[5]
  To Clock:  controller/dataRxFifo/pWrite_counter/pNextToWrite[6]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.236ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/dataRxFifo/pWrite_counter/graycount_reg[5]/Q
                            (clock source 'controller/dataRxFifo/pWrite_counter/pNextToWrite[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/status_reg/D
                            (positive level-sensitive latch clocked by controller/dataRxFifo/pWrite_counter/pNextToWrite[6]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/dataRxFifo/pWrite_counter/pNextToWrite[6]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/dataRxFifo/pWrite_counter/pNextToWrite[6] rise@0.000ns - controller/dataRxFifo/pWrite_counter/pNextToWrite[5] rise@0.000ns)
  Data Path Delay:        9.486ns  (logic 0.297ns (3.131%)  route 9.189ns (96.869%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.192ns
    Source Clock Delay      (SCD):    6.074ns
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.334ns
    Library setup time:               0.040ns
    Computed max time borrow:         8.374ns
    Time borrowed from endpoint:      4.173ns
    Time given to startpoint:         4.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[5] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.708     5.652    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.422     6.074 r  controller/dataRxFifo/pWrite_counter/graycount_reg[5]/Q
                         net (fo=3, routed)           9.189    15.263    controller/dataRxFifo/pWrite_counter/pNextToWrite[5]
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.297    15.560 f  controller/dataRxFifo/pWrite_counter/status_reg_i_1__0/O
                         net (fo=2, routed)           0.000    15.560    controller/dataRxFifo/pWrite_counter_n_0
    SLICE_X0Y142         LDCE                                         f  controller/dataRxFifo/status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[6] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.658    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.588     5.337    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.423     5.760 r  controller/dataRxFifo/pWrite_counter/graycount_reg[6]/Q
                         net (fo=3, routed)           4.882    10.642    controller/dataRxFifo/pWrite_counter/pNextToWrite[6]
    SLICE_X0Y142         LUT2 (Prop_lut2_I0_O)        0.100    10.742 r  controller/dataRxFifo/pWrite_counter/status_reg_i_1__0/O
                         net (fo=2, routed)           0.451    11.192    controller/dataRxFifo/pWrite_counter_n_0
    SLICE_X0Y142         LDCE                                         r  controller/dataRxFifo/status_reg/G
                         clock pessimism              0.195    11.388    
                         time borrowed                4.173    15.560    
  -------------------------------------------------------------------
                         required time                         15.560    
                         arrival time                         -15.560    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.236ns  (arrival time - required time)
  Source:                 controller/dataRxFifo/pWrite_counter/graycount_reg[5]/Q
                            (clock source 'controller/dataRxFifo/pWrite_counter/pNextToWrite[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/status_reg/D
                            (positive level-sensitive latch clocked by controller/dataRxFifo/pWrite_counter/pNextToWrite[6]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/dataRxFifo/pWrite_counter/pNextToWrite[6]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/dataRxFifo/pWrite_counter/pNextToWrite[6] fall@8.334ns - controller/dataRxFifo/pWrite_counter/pNextToWrite[5] fall@8.334ns)
  Data Path Delay:        5.058ns  (logic 0.098ns (1.937%)  route 4.960ns (98.063%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.732ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.848ns = ( 14.182 - 8.334 ) 
    Source Clock Delay      (SCD):    1.862ns = ( 10.196 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[5] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597    10.063    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.133    10.196 f  controller/dataRxFifo/pWrite_counter/graycount_reg[5]/Q
                         net (fo=3, routed)           4.960    15.156    controller/dataRxFifo/pWrite_counter/pNextToWrite[5]
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.098    15.254 r  controller/dataRxFifo/pWrite_counter/status_reg_i_1__0/O
                         net (fo=2, routed)           0.000    15.254    controller/dataRxFifo/pWrite_counter_n_0
    SLICE_X0Y142         LDCE                                         r  controller/dataRxFifo/status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[6] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870    10.590    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.208    10.798 f  controller/dataRxFifo/pWrite_counter/graycount_reg[6]/Q
                         net (fo=3, routed)           3.101    13.899    controller/dataRxFifo/pWrite_counter/pNextToWrite[6]
    SLICE_X0Y142         LUT2 (Prop_lut2_I0_O)        0.056    13.955 f  controller/dataRxFifo/pWrite_counter/status_reg_i_1__0/O
                         net (fo=2, routed)           0.227    14.182    controller/dataRxFifo/pWrite_counter_n_0
    SLICE_X0Y142         LDCE                                         f  controller/dataRxFifo/status_reg/G
                         clock pessimism             -0.254    13.927    
    SLICE_X0Y142         LDCE (Hold_ldce_G_D)         0.091    14.018    controller/dataRxFifo/status_reg
  -------------------------------------------------------------------
                         required time                        -14.018    
                         arrival time                          15.254    
  -------------------------------------------------------------------
                         slack                                  1.236    





---------------------------------------------------------------------------------------------------
From Clock:  controller/dataTxFifo/pRead_counter/pNextToRead[6]
  To Clock:  controller/dataTxFifo/pRead_counter/pNextToRead[5]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -3.930ns,  Total Violation       -3.930ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q
                            (clock source 'controller/dataTxFifo/pRead_counter/pNextToRead[6]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/status_reg/D
                            (positive level-sensitive latch clocked by controller/dataTxFifo/pRead_counter/pNextToRead[5]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/dataTxFifo/pRead_counter/pNextToRead[5]
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (controller/dataTxFifo/pRead_counter/pNextToRead[5] rise@0.000ns - controller/dataTxFifo/pRead_counter/pNextToRead[6] rise@0.000ns)
  Data Path Delay:        6.616ns  (logic 0.056ns (0.846%)  route 6.560ns (99.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.311ns
    Source Clock Delay      (SCD):    2.429ns
    Clock Pessimism Removal (CPR):    0.254ns
  Time Borrowing:         
    Nominal pulse width:              8.334ns
    Library setup time:               0.035ns
    Computed max time borrow:         8.369ns
    Time borrowed from endpoint:      1.480ns
    Time given to startpoint:         1.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[6] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.221    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.208     2.429 r  controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q
                         net (fo=4, routed)           6.560     8.989    controller/dataTxFifo/pRead_counter/pNextToRead[6]
    SLICE_X9Y136         LUT2 (Prop_lut2_I1_O)        0.056     9.045 f  controller/dataTxFifo/pRead_counter/status_reg_i_1/O
                         net (fo=2, routed)           0.000     9.045    controller/dataTxFifo/pRead_counter_n_10
    SLICE_X9Y136         LDCE                                         f  controller/dataTxFifo/status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[5] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.697    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
    SLICE_X8Y135         FDRE (Prop_fdre_C_Q)         0.151     1.848 r  controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                         net (fo=4, routed)           5.172     7.020    controller/dataTxFifo/pRead_counter/pNextToRead[5]
    SLICE_X9Y136         LUT2 (Prop_lut2_I0_O)        0.098     7.118 r  controller/dataTxFifo/pRead_counter/status_reg_i_1/O
                         net (fo=2, routed)           0.194     7.311    controller/dataTxFifo/pRead_counter_n_10
    SLICE_X9Y136         LDCE                                         r  controller/dataTxFifo/status_reg/G
                         clock pessimism              0.254     7.566    
                         time borrowed                1.480     9.045    
  -------------------------------------------------------------------
                         required time                          9.045    
                         arrival time                          -9.045    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.930ns  (arrival time - required time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q
                            (clock source 'controller/dataTxFifo/pRead_counter/pNextToRead[6]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/status_reg/D
                            (positive level-sensitive latch clocked by controller/dataTxFifo/pRead_counter/pNextToRead[5]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/dataTxFifo/pRead_counter/pNextToRead[5]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (controller/dataTxFifo/pRead_counter/pNextToRead[5] fall@8.334ns - controller/dataTxFifo/pRead_counter/pNextToRead[6] fall@8.334ns)
  Data Path Delay:        9.929ns  (logic 0.100ns (1.007%)  route 9.829ns (98.993%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        13.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    19.461ns = ( 27.795 - 8.334 ) 
    Source Clock Delay      (SCD):    5.675ns = ( 14.009 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[6] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503    13.586    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.423    14.009 f  controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q
                         net (fo=4, routed)           9.829    23.838    controller/dataTxFifo/pRead_counter/pNextToRead[6]
    SLICE_X9Y136         LUT2 (Prop_lut2_I1_O)        0.100    23.938 r  controller/dataTxFifo/pRead_counter/status_reg_i_1/O
                         net (fo=2, routed)           0.000    23.938    controller/dataTxFifo/pRead_counter_n_10
    SLICE_X9Y136         LDCE                                         r  controller/dataTxFifo/status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[5] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.625    13.903    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
    SLICE_X8Y135         FDRE (Prop_fdre_C_Q)         0.484    14.387 f  controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                         net (fo=4, routed)          12.586    26.973    controller/dataTxFifo/pRead_counter/pNextToRead[5]
    SLICE_X9Y136         LUT2 (Prop_lut2_I0_O)        0.295    27.268 f  controller/dataTxFifo/pRead_counter/status_reg_i_1/O
                         net (fo=2, routed)           0.527    27.795    controller/dataTxFifo/pRead_counter_n_10
    SLICE_X9Y136         LDCE                                         f  controller/dataTxFifo/status_reg/G
                         clock pessimism             -0.195    27.600    
    SLICE_X9Y136         LDCE (Hold_ldce_G_D)         0.269    27.869    controller/dataTxFifo/status_reg
  -------------------------------------------------------------------
                         required time                        -27.869    
                         arrival time                          23.938    
  -------------------------------------------------------------------
                         slack                                 -3.930    





---------------------------------------------------------------------------------------------------
From Clock:  controller/dataTxFifo/pRead_counter/pNextToRead[5]
  To Clock:  controller/dataTxFifo/pRead_counter/pNextToRead[6]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -1.991ns,  Total Violation       -1.991ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                            (clock source 'controller/dataTxFifo/pRead_counter/pNextToRead[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/status_reg/D
                            (positive level-sensitive latch clocked by controller/dataTxFifo/pRead_counter/pNextToRead[6]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/dataTxFifo/pRead_counter/pNextToRead[6]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/dataTxFifo/pRead_counter/pNextToRead[6] fall@8.334ns - controller/dataTxFifo/pRead_counter/pNextToRead[5] fall@8.334ns)
  Data Path Delay:        12.881ns  (logic 0.295ns (2.290%)  route 12.586ns (97.710%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        10.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    16.055ns = ( 24.389 - 8.334 ) 
    Source Clock Delay      (SCD):    6.053ns = ( 14.387 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:               0.040ns
    Computed max time borrow:         8.373ns
    Time borrowed from endpoint:      2.684ns
    Time given to startpoint:         2.684ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[5] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.625    13.903    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDRE (Prop_fdre_C_Q)         0.484    14.387 f  controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                         net (fo=4, routed)          12.586    26.973    controller/dataTxFifo/pRead_counter/pNextToRead[5]
    SLICE_X9Y136         LUT2 (Prop_lut2_I0_O)        0.295    27.268 f  controller/dataTxFifo/pRead_counter/status_reg_i_1/O
                         net (fo=2, routed)           0.000    27.268    controller/dataTxFifo/pRead_counter_n_10
    SLICE_X9Y136         LDCE                                         f  controller/dataTxFifo/status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[6] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503    13.586    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.423    14.009 f  controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q
                         net (fo=4, routed)           9.829    23.838    controller/dataTxFifo/pRead_counter/pNextToRead[6]
    SLICE_X9Y136         LUT2 (Prop_lut2_I1_O)        0.100    23.938 r  controller/dataTxFifo/pRead_counter/status_reg_i_1/O
                         net (fo=2, routed)           0.451    24.389    controller/dataTxFifo/pRead_counter_n_10
    SLICE_X9Y136         LDCE                                         r  controller/dataTxFifo/status_reg/G
                         clock pessimism              0.195    24.584    
                         time borrowed                2.684    27.268    
  -------------------------------------------------------------------
                         required time                         27.268    
                         arrival time                         -27.268    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.991ns  (arrival time - required time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                            (clock source 'controller/dataTxFifo/pRead_counter/pNextToRead[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/status_reg/D
                            (positive level-sensitive latch clocked by controller/dataTxFifo/pRead_counter/pNextToRead[6]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/dataTxFifo/pRead_counter/pNextToRead[6]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/dataTxFifo/pRead_counter/pNextToRead[6] rise@0.000ns - controller/dataTxFifo/pRead_counter/pNextToRead[5] rise@0.000ns)
  Data Path Delay:        5.270ns  (logic 0.098ns (1.860%)  route 5.172ns (98.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        7.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.272ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[5] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.697    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDRE (Prop_fdre_C_Q)         0.151     1.848 r  controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                         net (fo=4, routed)           5.172     7.020    controller/dataTxFifo/pRead_counter/pNextToRead[5]
    SLICE_X9Y136         LUT2 (Prop_lut2_I0_O)        0.098     7.118 r  controller/dataTxFifo/pRead_counter/status_reg_i_1/O
                         net (fo=2, routed)           0.000     7.118    controller/dataTxFifo/pRead_counter_n_10
    SLICE_X9Y136         LDCE                                         r  controller/dataTxFifo/status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[6] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.221    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.208     2.429 r  controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q
                         net (fo=4, routed)           6.560     8.989    controller/dataTxFifo/pRead_counter/pNextToRead[6]
    SLICE_X9Y136         LUT2 (Prop_lut2_I1_O)        0.056     9.045 f  controller/dataTxFifo/pRead_counter/status_reg_i_1/O
                         net (fo=2, routed)           0.227     9.272    controller/dataTxFifo/pRead_counter_n_10
    SLICE_X9Y136         LDCE                                         f  controller/dataTxFifo/status_reg/G
                         clock pessimism             -0.254     9.018    
    SLICE_X9Y136         LDCE (Hold_ldce_G_D)         0.091     9.109    controller/dataTxFifo/status_reg
  -------------------------------------------------------------------
                         required time                         -9.109    
                         arrival time                           7.118    
  -------------------------------------------------------------------
                         slack                                 -1.991    





---------------------------------------------------------------------------------------------------
From Clock:  ftdi_clk
  To Clock:  controller/state[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/RD_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[0] fall@8.334ns - ftdi_clk fall@8.334ns)
  Data Path Delay:        4.441ns  (logic 0.583ns (13.129%)  route 3.858ns (86.871%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.128ns = ( 15.462 - 8.334 ) 
    Source Clock Delay      (SCD):    5.651ns = ( 13.985 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:              -0.056ns
    Computed max time borrow:         8.277ns
    Time borrowed from endpoint:      2.769ns
    Time given to startpoint:         2.769ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.707    13.985    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y140         FDRE                                         r  controller/state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.459    14.444 r  controller/state_reg[3]/Q
                         net (fo=14, routed)          2.653    17.097    controller/state[3]
    SLICE_X0Y134         LUT4 (Prop_lut4_I3_O)        0.124    17.221 r  controller/RD_reg_i_1/O
                         net (fo=1, routed)           1.205    18.426    controller/RD_reg_i_1_n_0
    SLICE_X1Y134         LDCE                                         r  controller/RD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.587    13.670    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.370    14.040 f  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.557    14.597    controller/state[0]
    SLICE_X0Y140         LUT4 (Prop_lut4_I0_O)        0.100    14.697 r  controller/RD_reg_i_2/O
                         net (fo=1, routed)           0.765    15.462    controller/RD_reg_i_2_n_0
    SLICE_X1Y134         LDCE                                         r  controller/RD_reg/G
                         clock pessimism              0.195    15.657    
                         time borrowed                2.769    18.426    
  -------------------------------------------------------------------
                         required time                         18.426    
                         arrival time                         -18.426    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/recvData_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[0] fall@8.334ns - ftdi_clk fall@8.334ns)
  Data Path Delay:        3.807ns  (logic 0.583ns (15.312%)  route 3.224ns (84.688%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.833ns = ( 15.167 - 8.334 ) 
    Source Clock Delay      (SCD):    5.651ns = ( 13.985 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:               0.040ns
    Computed max time borrow:         8.373ns
    Time borrowed from endpoint:      2.430ns
    Time given to startpoint:         2.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.707    13.985    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y140         FDRE                                         r  controller/state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.459    14.444 f  controller/state_reg[3]/Q
                         net (fo=14, routed)          3.224    17.669    controller/state[3]
    SLICE_X0Y140         LUT4 (Prop_lut4_I0_O)        0.124    17.793 r  controller/recvData_reg_i_1/O
                         net (fo=1, routed)           0.000    17.793    controller/recvData_reg_i_1_n_0
    SLICE_X0Y140         LDCE                                         r  controller/recvData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.587    13.670    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.370    14.040 f  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.536    14.576    controller/state[0]
    SLICE_X0Y140         LUT4 (Prop_lut4_I0_O)        0.100    14.676 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.491    15.167    controller/recvData_reg_i_2_n_0
    SLICE_X0Y140         LDCE                                         r  controller/recvData_reg/G
                         clock pessimism              0.195    15.363    
                         time borrowed                2.430    17.793    
  -------------------------------------------------------------------
                         required time                         17.793    
                         arrival time                         -17.793    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/WR_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[0] fall@8.334ns - ftdi_clk fall@8.334ns)
  Data Path Delay:        3.374ns  (logic 0.583ns (17.280%)  route 2.791ns (82.720%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.679ns = ( 15.013 - 8.334 ) 
    Source Clock Delay      (SCD):    5.651ns = ( 13.985 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:               0.040ns
    Computed max time borrow:         8.373ns
    Time borrowed from endpoint:      2.151ns
    Time given to startpoint:         2.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.707    13.985    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y140         FDRE                                         r  controller/state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.459    14.444 r  controller/state_reg[3]/Q
                         net (fo=14, routed)          2.791    17.235    controller/state[3]
    SLICE_X1Y133         LUT4 (Prop_lut4_I3_O)        0.124    17.359 r  controller/WR_reg_i_1/O
                         net (fo=1, routed)           0.000    17.359    controller/WR_reg_i_1_n_0
    SLICE_X1Y133         LDCE                                         r  controller/WR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.587    13.670    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.370    14.040 f  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.411    14.451    controller/state[0]
    SLICE_X1Y140         LUT4 (Prop_lut4_I3_O)        0.100    14.551 r  controller/WR_reg_i_2/O
                         net (fo=1, routed)           0.462    15.013    controller/WR_reg_i_2_n_0
    SLICE_X1Y133         LDCE                                         r  controller/WR_reg/G
                         clock pessimism              0.195    15.208    
                         time borrowed                2.151    17.359    
  -------------------------------------------------------------------
                         required time                         17.359    
                         arrival time                         -17.359    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/sendData_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[0] fall@8.334ns - ftdi_clk fall@8.334ns)
  Data Path Delay:        3.430ns  (logic 0.583ns (16.996%)  route 2.847ns (83.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.791ns = ( 15.125 - 8.334 ) 
    Source Clock Delay      (SCD):    5.651ns = ( 13.985 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:               0.205ns
    Computed max time borrow:         8.538ns
    Time borrowed from endpoint:      2.095ns
    Time given to startpoint:         2.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.707    13.985    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y140         FDRE                                         r  controller/state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.459    14.444 f  controller/state_reg[3]/Q
                         net (fo=14, routed)          2.847    17.291    controller/state[3]
    SLICE_X3Y140         LUT3 (Prop_lut3_I0_O)        0.124    17.415 r  controller/sendData_reg_i_1/O
                         net (fo=1, routed)           0.000    17.415    controller/sendData_reg_i_1_n_0
    SLICE_X3Y140         LDCE                                         r  controller/sendData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.587    13.670    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.370    14.040 f  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.411    14.451    controller/state[0]
    SLICE_X1Y140         LUT4 (Prop_lut4_I3_O)        0.095    14.546 r  controller/sendData_reg_i_2/O
                         net (fo=1, routed)           0.579    15.125    controller/sendData_reg_i_2_n_0
    SLICE_X3Y140         LDCE                                         r  controller/sendData_reg/G
                         clock pessimism              0.195    15.320    
                         time borrowed                2.095    17.415    
  -------------------------------------------------------------------
                         required time                         17.415    
                         arrival time                         -17.415    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             2.783ns  (required time - arrival time)
  Source:                 controller/state_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/OE_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (controller/state[0] rise@16.667ns - ftdi_clk fall@8.334ns)
  Data Path Delay:        7.734ns  (logic 0.583ns (7.539%)  route 7.151ns (92.461%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.675ns = ( 24.342 - 16.667 ) 
    Source Clock Delay      (SCD):    5.651ns = ( 13.985 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.707    13.985    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y140         FDRE                                         r  controller/state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.459    14.444 r  controller/state_reg[3]/Q
                         net (fo=14, routed)          7.151    21.595    controller/state[3]
    SLICE_X1Y171         LUT4 (Prop_lut4_I2_O)        0.124    21.719 r  controller/OE_reg_i_1/O
                         net (fo=1, routed)           0.000    21.719    controller/OE_reg_i_1_n_0
    SLICE_X1Y171         LDCE                                         r  controller/OE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] rise edge)
                                                     16.667    16.667 f  
    A10                                               0.000    16.667 f  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460    18.127 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    20.325    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.416 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.587    22.003    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.370    22.373 r  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.546    22.919    controller/state[0]
    SLICE_X0Y140         LUT4 (Prop_lut4_I1_O)        0.121    23.040 r  controller/OE_reg_i_2/O
                         net (fo=1, routed)           1.302    24.342    controller/OE_reg_i_2_n_0
    SLICE_X1Y171         LDCE                                         r  controller/OE_reg/G
                         clock pessimism              0.195    24.537    
                         clock uncertainty           -0.035    24.502    
  -------------------------------------------------------------------
                         required time                         24.502    
                         arrival time                         -21.719    
  -------------------------------------------------------------------
                         slack                                  2.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 controller/state_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/sendData_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[0] fall@8.334ns - ftdi_clk fall@8.334ns)
  Data Path Delay:        1.441ns  (logic 0.191ns (13.253%)  route 1.250ns (86.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.989ns = ( 11.323 - 8.334 ) 
    Source Clock Delay      (SCD):    1.729ns = ( 10.063 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597    10.063    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y140         FDRE                                         r  controller/state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.146    10.209 f  controller/state_reg[3]/Q
                         net (fo=14, routed)          1.250    11.459    controller/state[3]
    SLICE_X3Y140         LUT3 (Prop_lut3_I0_O)        0.045    11.504 r  controller/sendData_reg_i_1/O
                         net (fo=1, routed)           0.000    11.504    controller/sendData_reg_i_1_n_0
    SLICE_X3Y140         LDCE                                         r  controller/sendData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869    10.589    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.182    10.771 f  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.207    10.978    controller/state[0]
    SLICE_X1Y140         LUT4 (Prop_lut4_I3_O)        0.060    11.038 f  controller/sendData_reg_i_2/O
                         net (fo=1, routed)           0.285    11.323    controller/sendData_reg_i_2_n_0
    SLICE_X3Y140         LDCE                                         f  controller/sendData_reg/G
                         clock pessimism             -0.254    11.069    
    SLICE_X3Y140         LDCE (Hold_ldce_G_D)         0.170    11.239    controller/sendData_reg
  -------------------------------------------------------------------
                         required time                        -11.239    
                         arrival time                          11.504    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 controller/state_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/recvData_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[0] fall@8.334ns - ftdi_clk fall@8.334ns)
  Data Path Delay:        1.585ns  (logic 0.191ns (12.048%)  route 1.394ns (87.952%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.021ns = ( 11.355 - 8.334 ) 
    Source Clock Delay      (SCD):    1.729ns = ( 10.063 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597    10.063    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y140         FDRE                                         r  controller/state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.146    10.209 f  controller/state_reg[3]/Q
                         net (fo=14, routed)          1.394    11.603    controller/state[3]
    SLICE_X0Y140         LUT4 (Prop_lut4_I0_O)        0.045    11.648 r  controller/recvData_reg_i_1/O
                         net (fo=1, routed)           0.000    11.648    controller/recvData_reg_i_1_n_0
    SLICE_X0Y140         LDCE                                         r  controller/recvData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869    10.589    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.182    10.771 f  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.294    11.065    controller/state[0]
    SLICE_X0Y140         LUT4 (Prop_lut4_I0_O)        0.056    11.121 f  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.233    11.355    controller/recvData_reg_i_2_n_0
    SLICE_X0Y140         LDCE                                         f  controller/recvData_reg/G
                         clock pessimism             -0.254    11.100    
    SLICE_X0Y140         LDCE (Hold_ldce_G_D)         0.091    11.191    controller/recvData_reg
  -------------------------------------------------------------------
                         required time                        -11.191    
                         arrival time                          11.648    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 controller/state_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/RD_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[0] fall@8.334ns - ftdi_clk fall@8.334ns)
  Data Path Delay:        1.869ns  (logic 0.191ns (10.221%)  route 1.678ns (89.779%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.213ns = ( 11.547 - 8.334 ) 
    Source Clock Delay      (SCD):    1.729ns = ( 10.063 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597    10.063    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y140         FDRE                                         r  controller/state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.146    10.209 r  controller/state_reg[3]/Q
                         net (fo=14, routed)          1.154    11.363    controller/state[3]
    SLICE_X0Y134         LUT4 (Prop_lut4_I3_O)        0.045    11.408 r  controller/RD_reg_i_1/O
                         net (fo=1, routed)           0.524    11.931    controller/RD_reg_i_1_n_0
    SLICE_X1Y134         LDCE                                         r  controller/RD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869    10.589    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.182    10.771 f  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.295    11.066    controller/state[0]
    SLICE_X0Y140         LUT4 (Prop_lut4_I0_O)        0.056    11.122 f  controller/RD_reg_i_2/O
                         net (fo=1, routed)           0.425    11.547    controller/RD_reg_i_2_n_0
    SLICE_X1Y134         LDCE                                         f  controller/RD_reg/G
                         clock pessimism             -0.254    11.293    
    SLICE_X1Y134         LDCE (Hold_ldce_G_D)         0.070    11.363    controller/RD_reg
  -------------------------------------------------------------------
                         required time                        -11.363    
                         arrival time                          11.931    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             2.086ns  (arrival time - required time)
  Source:                 controller/state_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/OE_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[0] fall@8.334ns - ftdi_clk fall@8.334ns)
  Data Path Delay:        3.805ns  (logic 0.191ns (5.020%)  route 3.614ns (94.980%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.532ns = ( 11.866 - 8.334 ) 
    Source Clock Delay      (SCD):    1.729ns = ( 10.063 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597    10.063    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y140         FDRE                                         r  controller/state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.146    10.209 r  controller/state_reg[3]/Q
                         net (fo=14, routed)          3.614    13.822    controller/state[3]
    SLICE_X1Y171         LUT4 (Prop_lut4_I2_O)        0.045    13.867 r  controller/OE_reg_i_1/O
                         net (fo=1, routed)           0.000    13.867    controller/OE_reg_i_1_n_0
    SLICE_X1Y171         LDCE                                         r  controller/OE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869    10.589    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.182    10.771 f  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.303    11.074    controller/state[0]
    SLICE_X0Y140         LUT4 (Prop_lut4_I1_O)        0.057    11.131 f  controller/OE_reg_i_2/O
                         net (fo=1, routed)           0.735    11.866    controller/OE_reg_i_2_n_0
    SLICE_X1Y171         LDCE                                         f  controller/OE_reg/G
                         clock pessimism             -0.254    11.612    
    SLICE_X1Y171         LDCE (Hold_ldce_G_D)         0.169    11.781    controller/OE_reg
  -------------------------------------------------------------------
                         required time                        -11.781    
                         arrival time                          13.867    
  -------------------------------------------------------------------
                         slack                                  2.086    

Slack (MET) :             8.619ns  (arrival time - required time)
  Source:                 controller/state_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/WR_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -8.334ns  (controller/state[0] rise@0.000ns - ftdi_clk fall@8.334ns)
  Data Path Delay:        1.385ns  (logic 0.191ns (13.791%)  route 1.194ns (86.209%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    1.729ns = ( 10.063 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597    10.063    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y140         FDRE                                         r  controller/state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.146    10.209 r  controller/state_reg[3]/Q
                         net (fo=14, routed)          1.194    11.403    controller/state[3]
    SLICE_X1Y133         LUT4 (Prop_lut4_I3_O)        0.045    11.448 r  controller/WR_reg_i_1/O
                         net (fo=1, routed)           0.000    11.448    controller/WR_reg_i_1_n_0
    SLICE_X1Y133         LDCE                                         r  controller/WR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869     2.255    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.182     2.437 r  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.207     2.644    controller/state[0]
    SLICE_X1Y140         LUT4 (Prop_lut4_I3_O)        0.056     2.700 f  controller/WR_reg_i_2/O
                         net (fo=1, routed)           0.256     2.956    controller/WR_reg_i_2_n_0
    SLICE_X1Y133         LDCE                                         f  controller/WR_reg/G
                         clock pessimism             -0.254     2.702    
                         clock uncertainty            0.035     2.737    
    SLICE_X1Y133         LDCE (Hold_ldce_G_D)         0.091     2.828    controller/WR_reg
  -------------------------------------------------------------------
                         required time                         -2.828    
                         arrival time                          11.448    
  -------------------------------------------------------------------
                         slack                                  8.619    





---------------------------------------------------------------------------------------------------
From Clock:  controller/state[1]
  To Clock:  controller/state[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[1]/Q
                            (clock source 'controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/OE_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[0] rise@0.000ns - controller/state[1] rise@0.000ns)
  Data Path Delay:        7.323ns  (logic 0.124ns (1.693%)  route 7.199ns (98.307%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.675ns
    Source Clock Delay      (SCD):    6.169ns
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.334ns
    Library setup time:               0.203ns
    Computed max time borrow:         8.537ns
    Time borrowed from endpoint:      5.622ns
    Time given to startpoint:         5.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.701     5.645    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.524     6.169 r  controller/state_reg[1]/Q
                         net (fo=13, routed)          7.199    13.368    controller/state[1]
    SLICE_X1Y171         LUT4 (Prop_lut4_I3_O)        0.124    13.492 r  controller/OE_reg_i_1/O
                         net (fo=1, routed)           0.000    13.492    controller/OE_reg_i_1_n_0
    SLICE_X1Y171         LDCE                                         r  controller/OE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.658    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.587     5.336    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.370     5.706 r  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.546     6.252    controller/state[0]
    SLICE_X0Y140         LUT4 (Prop_lut4_I1_O)        0.121     6.373 r  controller/OE_reg_i_2/O
                         net (fo=1, routed)           1.302     7.675    controller/OE_reg_i_2_n_0
    SLICE_X1Y171         LDCE                                         r  controller/OE_reg/G
                         clock pessimism              0.195     7.870    
                         time borrowed                5.622    13.492    
  -------------------------------------------------------------------
                         required time                         13.492    
                         arrival time                         -13.492    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[1]/Q
                            (clock source 'controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/RD_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[0] fall@8.334ns - controller/state[1] fall@8.334ns)
  Data Path Delay:        3.426ns  (logic 0.124ns (3.619%)  route 3.302ns (96.381%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.128ns = ( 15.462 - 8.334 ) 
    Source Clock Delay      (SCD):    6.169ns = ( 14.503 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:              -0.056ns
    Computed max time borrow:         8.277ns
    Time borrowed from endpoint:      2.273ns
    Time given to startpoint:         2.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.701    13.979    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.524    14.503 f  controller/state_reg[1]/Q
                         net (fo=13, routed)          2.098    16.601    controller/state[1]
    SLICE_X0Y134         LUT4 (Prop_lut4_I0_O)        0.124    16.725 r  controller/RD_reg_i_1/O
                         net (fo=1, routed)           1.205    17.930    controller/RD_reg_i_1_n_0
    SLICE_X1Y134         LDCE                                         r  controller/RD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.587    13.670    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.370    14.040 f  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.557    14.597    controller/state[0]
    SLICE_X0Y140         LUT4 (Prop_lut4_I0_O)        0.100    14.697 r  controller/RD_reg_i_2/O
                         net (fo=1, routed)           0.765    15.462    controller/RD_reg_i_2_n_0
    SLICE_X1Y134         LDCE                                         r  controller/RD_reg/G
                         clock pessimism              0.195    15.657    
                         time borrowed                2.273    17.930    
  -------------------------------------------------------------------
                         required time                         17.930    
                         arrival time                         -17.930    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[1]/Q
                            (clock source 'controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/recvData_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[0] rise@0.000ns - controller/state[1] rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 0.124ns (4.321%)  route 2.746ns (95.679%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.833ns
    Source Clock Delay      (SCD):    6.169ns
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.334ns
    Library setup time:               0.040ns
    Computed max time borrow:         8.374ns
    Time borrowed from endpoint:      2.011ns
    Time given to startpoint:         2.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.701     5.645    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.524     6.169 r  controller/state_reg[1]/Q
                         net (fo=13, routed)          2.746     8.915    controller/state[1]
    SLICE_X0Y140         LUT4 (Prop_lut4_I3_O)        0.124     9.039 r  controller/recvData_reg_i_1/O
                         net (fo=1, routed)           0.000     9.039    controller/recvData_reg_i_1_n_0
    SLICE_X0Y140         LDCE                                         r  controller/recvData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.658    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.587     5.336    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.370     5.706 r  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.536     6.242    controller/state[0]
    SLICE_X0Y140         LUT4 (Prop_lut4_I0_O)        0.100     6.342 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.491     6.833    controller/recvData_reg_i_2_n_0
    SLICE_X0Y140         LDCE                                         r  controller/recvData_reg/G
                         clock pessimism              0.195     7.029    
                         time borrowed                2.011     9.039    
  -------------------------------------------------------------------
                         required time                          9.039    
                         arrival time                          -9.039    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[1]/Q
                            (clock source 'controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/WR_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[0] fall@8.334ns - controller/state[1] fall@8.334ns)
  Data Path Delay:        2.482ns  (logic 0.124ns (4.996%)  route 2.358ns (95.004%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.679ns = ( 15.013 - 8.334 ) 
    Source Clock Delay      (SCD):    6.169ns = ( 14.503 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:               0.040ns
    Computed max time borrow:         8.373ns
    Time borrowed from endpoint:      1.777ns
    Time given to startpoint:         1.777ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.701    13.979    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.524    14.503 f  controller/state_reg[1]/Q
                         net (fo=13, routed)          2.358    16.861    controller/state[1]
    SLICE_X1Y133         LUT4 (Prop_lut4_I0_O)        0.124    16.985 r  controller/WR_reg_i_1/O
                         net (fo=1, routed)           0.000    16.985    controller/WR_reg_i_1_n_0
    SLICE_X1Y133         LDCE                                         r  controller/WR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.587    13.670    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.370    14.040 f  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.411    14.451    controller/state[0]
    SLICE_X1Y140         LUT4 (Prop_lut4_I3_O)        0.100    14.551 r  controller/WR_reg_i_2/O
                         net (fo=1, routed)           0.462    15.013    controller/WR_reg_i_2_n_0
    SLICE_X1Y133         LDCE                                         r  controller/WR_reg/G
                         clock pessimism              0.195    15.208    
                         time borrowed                1.777    16.985    
  -------------------------------------------------------------------
                         required time                         16.985    
                         arrival time                         -16.985    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 controller/state_reg[1]/Q
                            (clock source 'controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/recvData_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[0] rise@0.000ns - controller/state[1] rise@0.000ns)
  Data Path Delay:        1.229ns  (logic 0.045ns (3.661%)  route 1.184ns (96.339%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.021ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.725    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.167     1.892 r  controller/state_reg[1]/Q
                         net (fo=13, routed)          1.184     3.076    controller/state[1]
    SLICE_X0Y140         LUT4 (Prop_lut4_I3_O)        0.045     3.121 r  controller/recvData_reg_i_1/O
                         net (fo=1, routed)           0.000     3.121    controller/recvData_reg_i_1_n_0
    SLICE_X0Y140         LDCE                                         r  controller/recvData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869     2.255    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.182     2.437 r  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.294     2.731    controller/state[0]
    SLICE_X0Y140         LUT4 (Prop_lut4_I0_O)        0.056     2.787 f  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.233     3.021    controller/recvData_reg_i_2_n_0
    SLICE_X0Y140         LDCE                                         f  controller/recvData_reg/G
                         clock pessimism             -0.254     2.766    
    SLICE_X0Y140         LDCE (Hold_ldce_G_D)         0.091     2.857    controller/recvData_reg
  -------------------------------------------------------------------
                         required time                         -2.857    
                         arrival time                           3.121    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 controller/state_reg[1]/Q
                            (clock source 'controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/WR_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[0] rise@0.000ns - controller/state[1] rise@0.000ns)
  Data Path Delay:        1.165ns  (logic 0.045ns (3.863%)  route 1.120ns (96.137%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.725    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.167     1.892 r  controller/state_reg[1]/Q
                         net (fo=13, routed)          1.120     3.011    controller/state[1]
    SLICE_X1Y133         LUT4 (Prop_lut4_I0_O)        0.045     3.056 f  controller/WR_reg_i_1/O
                         net (fo=1, routed)           0.000     3.056    controller/WR_reg_i_1_n_0
    SLICE_X1Y133         LDCE                                         f  controller/WR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869     2.255    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.182     2.437 r  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.207     2.644    controller/state[0]
    SLICE_X1Y140         LUT4 (Prop_lut4_I3_O)        0.056     2.700 f  controller/WR_reg_i_2/O
                         net (fo=1, routed)           0.256     2.956    controller/WR_reg_i_2_n_0
    SLICE_X1Y133         LDCE                                         f  controller/WR_reg/G
                         clock pessimism             -0.254     2.702    
    SLICE_X1Y133         LDCE (Hold_ldce_G_D)         0.091     2.793    controller/WR_reg
  -------------------------------------------------------------------
                         required time                         -2.793    
                         arrival time                           3.056    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 controller/state_reg[1]/Q
                            (clock source 'controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/RD_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[0] rise@0.000ns - controller/state[1] rise@0.000ns)
  Data Path Delay:        1.501ns  (logic 0.045ns (2.997%)  route 1.456ns (97.003%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.213ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.725    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.167     1.892 r  controller/state_reg[1]/Q
                         net (fo=13, routed)          0.933     2.825    controller/state[1]
    SLICE_X0Y134         LUT4 (Prop_lut4_I0_O)        0.045     2.870 f  controller/RD_reg_i_1/O
                         net (fo=1, routed)           0.524     3.393    controller/RD_reg_i_1_n_0
    SLICE_X1Y134         LDCE                                         f  controller/RD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869     2.255    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.182     2.437 r  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.295     2.732    controller/state[0]
    SLICE_X0Y140         LUT4 (Prop_lut4_I0_O)        0.056     2.788 f  controller/RD_reg_i_2/O
                         net (fo=1, routed)           0.425     3.213    controller/RD_reg_i_2_n_0
    SLICE_X1Y134         LDCE                                         f  controller/RD_reg/G
                         clock pessimism             -0.254     2.959    
    SLICE_X1Y134         LDCE (Hold_ldce_G_D)         0.070     3.029    controller/RD_reg
  -------------------------------------------------------------------
                         required time                         -3.029    
                         arrival time                           3.393    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             2.072ns  (arrival time - required time)
  Source:                 controller/state_reg[1]/Q
                            (clock source 'controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/OE_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[0] fall@8.334ns - controller/state[1] fall@8.334ns)
  Data Path Delay:        3.627ns  (logic 0.045ns (1.241%)  route 3.582ns (98.759%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.532ns = ( 11.866 - 8.334 ) 
    Source Clock Delay      (SCD):    1.892ns = ( 10.226 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593    10.059    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.167    10.226 f  controller/state_reg[1]/Q
                         net (fo=13, routed)          3.582    13.808    controller/state[1]
    SLICE_X1Y171         LUT4 (Prop_lut4_I3_O)        0.045    13.853 f  controller/OE_reg_i_1/O
                         net (fo=1, routed)           0.000    13.853    controller/OE_reg_i_1_n_0
    SLICE_X1Y171         LDCE                                         f  controller/OE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869    10.589    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.182    10.771 f  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.303    11.074    controller/state[0]
    SLICE_X0Y140         LUT4 (Prop_lut4_I1_O)        0.057    11.131 f  controller/OE_reg_i_2/O
                         net (fo=1, routed)           0.735    11.866    controller/OE_reg_i_2_n_0
    SLICE_X1Y171         LDCE                                         f  controller/OE_reg/G
                         clock pessimism             -0.254    11.612    
    SLICE_X1Y171         LDCE (Hold_ldce_G_D)         0.169    11.781    controller/OE_reg
  -------------------------------------------------------------------
                         required time                        -11.781    
                         arrival time                          13.853    
  -------------------------------------------------------------------
                         slack                                  2.072    





---------------------------------------------------------------------------------------------------
From Clock:  controller/state[2]
  To Clock:  controller/state[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/OE_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[0] rise@0.000ns - controller/state[2] rise@0.000ns)
  Data Path Delay:        9.807ns  (logic 0.124ns (1.264%)  route 9.683ns (98.736%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.675ns
    Source Clock Delay      (SCD):    6.107ns
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.334ns
    Library setup time:               0.203ns
    Computed max time borrow:         8.537ns
    Time borrowed from endpoint:      8.044ns
    Time given to startpoint:         8.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.704     5.648    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.459     6.107 r  controller/state_reg[2]/Q
                         net (fo=14, routed)          9.683    15.790    controller/state[2]
    SLICE_X1Y171         LUT4 (Prop_lut4_I1_O)        0.124    15.914 r  controller/OE_reg_i_1/O
                         net (fo=1, routed)           0.000    15.914    controller/OE_reg_i_1_n_0
    SLICE_X1Y171         LDCE                                         r  controller/OE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.658    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.587     5.336    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.370     5.706 r  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.546     6.252    controller/state[0]
    SLICE_X0Y140         LUT4 (Prop_lut4_I1_O)        0.121     6.373 r  controller/OE_reg_i_2/O
                         net (fo=1, routed)           1.302     7.675    controller/OE_reg_i_2_n_0
    SLICE_X1Y171         LDCE                                         r  controller/OE_reg/G
                         clock pessimism              0.195     7.870    
                         time borrowed                8.044    15.914    
  -------------------------------------------------------------------
                         required time                         15.914    
                         arrival time                         -15.914    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/RD_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[0] rise@0.000ns - controller/state[2] rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.124ns (3.594%)  route 3.326ns (96.406%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.128ns
    Source Clock Delay      (SCD):    6.107ns
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.334ns
    Library setup time:              -0.056ns
    Computed max time borrow:         8.278ns
    Time borrowed from endpoint:      2.234ns
    Time given to startpoint:         2.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.704     5.648    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.459     6.107 r  controller/state_reg[2]/Q
                         net (fo=14, routed)          2.121     8.229    controller/state[2]
    SLICE_X0Y134         LUT4 (Prop_lut4_I1_O)        0.124     8.353 r  controller/RD_reg_i_1/O
                         net (fo=1, routed)           1.205     9.557    controller/RD_reg_i_1_n_0
    SLICE_X1Y134         LDCE                                         r  controller/RD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.658    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.587     5.336    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.370     5.706 r  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.557     6.263    controller/state[0]
    SLICE_X0Y140         LUT4 (Prop_lut4_I0_O)        0.100     6.363 r  controller/RD_reg_i_2/O
                         net (fo=1, routed)           0.765     7.128    controller/RD_reg_i_2_n_0
    SLICE_X1Y134         LDCE                                         r  controller/RD_reg/G
                         clock pessimism              0.195     7.323    
                         time borrowed                2.234     9.557    
  -------------------------------------------------------------------
                         required time                          9.557    
                         arrival time                          -9.557    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/sendData_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[0] rise@0.000ns - controller/state[2] rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 0.124ns (4.039%)  route 2.946ns (95.961%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.791ns
    Source Clock Delay      (SCD):    6.107ns
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.334ns
    Library setup time:               0.205ns
    Computed max time borrow:         8.539ns
    Time borrowed from endpoint:      2.191ns
    Time given to startpoint:         2.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.704     5.648    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.459     6.107 r  controller/state_reg[2]/Q
                         net (fo=14, routed)          2.946     9.053    controller/state[2]
    SLICE_X3Y140         LUT3 (Prop_lut3_I2_O)        0.124     9.177 r  controller/sendData_reg_i_1/O
                         net (fo=1, routed)           0.000     9.177    controller/sendData_reg_i_1_n_0
    SLICE_X3Y140         LDCE                                         r  controller/sendData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.658    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.587     5.336    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.370     5.706 r  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.411     6.117    controller/state[0]
    SLICE_X1Y140         LUT4 (Prop_lut4_I3_O)        0.095     6.212 r  controller/sendData_reg_i_2/O
                         net (fo=1, routed)           0.579     6.791    controller/sendData_reg_i_2_n_0
    SLICE_X3Y140         LDCE                                         r  controller/sendData_reg/G
                         clock pessimism              0.195     6.986    
                         time borrowed                2.191     9.177    
  -------------------------------------------------------------------
                         required time                          9.177    
                         arrival time                          -9.177    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/WR_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[0] fall@8.334ns - controller/state[2] fall@8.334ns)
  Data Path Delay:        2.826ns  (logic 0.124ns (4.388%)  route 2.702ns (95.612%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.679ns = ( 15.013 - 8.334 ) 
    Source Clock Delay      (SCD):    6.107ns = ( 14.441 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:               0.040ns
    Computed max time borrow:         8.373ns
    Time borrowed from endpoint:      2.059ns
    Time given to startpoint:         2.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.704    13.982    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.459    14.441 f  controller/state_reg[2]/Q
                         net (fo=14, routed)          2.702    17.143    controller/state[2]
    SLICE_X1Y133         LUT4 (Prop_lut4_I1_O)        0.124    17.267 r  controller/WR_reg_i_1/O
                         net (fo=1, routed)           0.000    17.267    controller/WR_reg_i_1_n_0
    SLICE_X1Y133         LDCE                                         r  controller/WR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.587    13.670    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.370    14.040 f  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.411    14.451    controller/state[0]
    SLICE_X1Y140         LUT4 (Prop_lut4_I3_O)        0.100    14.551 r  controller/WR_reg_i_2/O
                         net (fo=1, routed)           0.462    15.013    controller/WR_reg_i_2_n_0
    SLICE_X1Y133         LDCE                                         r  controller/WR_reg/G
                         clock pessimism              0.195    15.208    
                         time borrowed                2.059    17.267    
  -------------------------------------------------------------------
                         required time                         17.267    
                         arrival time                         -17.267    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/recvData_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[0] fall@8.334ns - controller/state[2] fall@8.334ns)
  Data Path Delay:        2.723ns  (logic 0.124ns (4.553%)  route 2.599ns (95.447%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.833ns = ( 15.167 - 8.334 ) 
    Source Clock Delay      (SCD):    6.107ns = ( 14.441 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:               0.040ns
    Computed max time borrow:         8.373ns
    Time borrowed from endpoint:      1.802ns
    Time given to startpoint:         1.802ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.704    13.982    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.459    14.441 f  controller/state_reg[2]/Q
                         net (fo=14, routed)          2.599    17.041    controller/state[2]
    SLICE_X0Y140         LUT4 (Prop_lut4_I1_O)        0.124    17.165 r  controller/recvData_reg_i_1/O
                         net (fo=1, routed)           0.000    17.165    controller/recvData_reg_i_1_n_0
    SLICE_X0Y140         LDCE                                         r  controller/recvData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.587    13.670    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.370    14.040 f  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.536    14.576    controller/state[0]
    SLICE_X0Y140         LUT4 (Prop_lut4_I0_O)        0.100    14.676 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.491    15.167    controller/recvData_reg_i_2_n_0
    SLICE_X0Y140         LDCE                                         r  controller/recvData_reg/G
                         clock pessimism              0.195    15.363    
                         time borrowed                1.802    17.165    
  -------------------------------------------------------------------
                         required time                         17.165    
                         arrival time                         -17.165    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/recvData_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[0] fall@8.334ns - controller/state[2] fall@8.334ns)
  Data Path Delay:        1.171ns  (logic 0.045ns (3.842%)  route 1.126ns (96.159%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.021ns = ( 11.355 - 8.334 ) 
    Source Clock Delay      (SCD):    1.872ns = ( 10.206 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594    10.060    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.146    10.206 f  controller/state_reg[2]/Q
                         net (fo=14, routed)          1.126    11.332    controller/state[2]
    SLICE_X0Y140         LUT4 (Prop_lut4_I1_O)        0.045    11.377 r  controller/recvData_reg_i_1/O
                         net (fo=1, routed)           0.000    11.377    controller/recvData_reg_i_1_n_0
    SLICE_X0Y140         LDCE                                         r  controller/recvData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869    10.589    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.182    10.771 f  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.294    11.065    controller/state[0]
    SLICE_X0Y140         LUT4 (Prop_lut4_I0_O)        0.056    11.121 f  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.233    11.355    controller/recvData_reg_i_2_n_0
    SLICE_X0Y140         LDCE                                         f  controller/recvData_reg/G
                         clock pessimism             -0.254    11.100    
    SLICE_X0Y140         LDCE (Hold_ldce_G_D)         0.091    11.191    controller/recvData_reg
  -------------------------------------------------------------------
                         required time                        -11.191    
                         arrival time                          11.377    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/RD_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[0] rise@0.000ns - controller/state[2] rise@0.000ns)
  Data Path Delay:        1.501ns  (logic 0.045ns (2.998%)  route 1.456ns (97.002%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.213ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.726    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.146     1.872 r  controller/state_reg[2]/Q
                         net (fo=14, routed)          0.932     2.804    controller/state[2]
    SLICE_X0Y134         LUT4 (Prop_lut4_I1_O)        0.045     2.849 r  controller/RD_reg_i_1/O
                         net (fo=1, routed)           0.524     3.373    controller/RD_reg_i_1_n_0
    SLICE_X1Y134         LDCE                                         r  controller/RD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869     2.255    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.182     2.437 r  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.295     2.732    controller/state[0]
    SLICE_X0Y140         LUT4 (Prop_lut4_I0_O)        0.056     2.788 f  controller/RD_reg_i_2/O
                         net (fo=1, routed)           0.425     3.213    controller/RD_reg_i_2_n_0
    SLICE_X1Y134         LDCE                                         f  controller/RD_reg/G
                         clock pessimism             -0.254     2.959    
    SLICE_X1Y134         LDCE (Hold_ldce_G_D)         0.070     3.029    controller/RD_reg
  -------------------------------------------------------------------
                         required time                         -3.029    
                         arrival time                           3.373    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/sendData_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[0] rise@0.000ns - controller/state[2] rise@0.000ns)
  Data Path Delay:        1.392ns  (logic 0.045ns (3.233%)  route 1.347ns (96.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.989ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.726    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.146     1.872 r  controller/state_reg[2]/Q
                         net (fo=14, routed)          1.347     3.219    controller/state[2]
    SLICE_X3Y140         LUT3 (Prop_lut3_I2_O)        0.045     3.264 r  controller/sendData_reg_i_1/O
                         net (fo=1, routed)           0.000     3.264    controller/sendData_reg_i_1_n_0
    SLICE_X3Y140         LDCE                                         r  controller/sendData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869     2.255    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.182     2.437 r  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.207     2.644    controller/state[0]
    SLICE_X1Y140         LUT4 (Prop_lut4_I3_O)        0.060     2.704 f  controller/sendData_reg_i_2/O
                         net (fo=1, routed)           0.285     2.989    controller/sendData_reg_i_2_n_0
    SLICE_X3Y140         LDCE                                         f  controller/sendData_reg/G
                         clock pessimism             -0.254     2.735    
    SLICE_X3Y140         LDCE (Hold_ldce_G_D)         0.170     2.905    controller/sendData_reg
  -------------------------------------------------------------------
                         required time                         -2.905    
                         arrival time                           3.264    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/WR_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[0] rise@0.000ns - controller/state[2] rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.045ns (3.473%)  route 1.251ns (96.527%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.726    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.146     1.872 r  controller/state_reg[2]/Q
                         net (fo=14, routed)          1.251     3.122    controller/state[2]
    SLICE_X1Y133         LUT4 (Prop_lut4_I1_O)        0.045     3.167 f  controller/WR_reg_i_1/O
                         net (fo=1, routed)           0.000     3.167    controller/WR_reg_i_1_n_0
    SLICE_X1Y133         LDCE                                         f  controller/WR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869     2.255    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.182     2.437 r  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.207     2.644    controller/state[0]
    SLICE_X1Y140         LUT4 (Prop_lut4_I3_O)        0.056     2.700 f  controller/WR_reg_i_2/O
                         net (fo=1, routed)           0.256     2.956    controller/WR_reg_i_2_n_0
    SLICE_X1Y133         LDCE                                         f  controller/WR_reg/G
                         clock pessimism             -0.254     2.702    
    SLICE_X1Y133         LDCE (Hold_ldce_G_D)         0.091     2.793    controller/WR_reg
  -------------------------------------------------------------------
                         required time                         -2.793    
                         arrival time                           3.167    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             2.370ns  (arrival time - required time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/OE_reg/D
                            (positive level-sensitive latch clocked by controller/state[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[0] fall@8.334ns - controller/state[2] fall@8.334ns)
  Data Path Delay:        3.945ns  (logic 0.045ns (1.141%)  route 3.900ns (98.859%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.532ns = ( 11.866 - 8.334 ) 
    Source Clock Delay      (SCD):    1.872ns = ( 10.206 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594    10.060    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.146    10.206 f  controller/state_reg[2]/Q
                         net (fo=14, routed)          3.900    14.106    controller/state[2]
    SLICE_X1Y171         LUT4 (Prop_lut4_I1_O)        0.045    14.151 f  controller/OE_reg_i_1/O
                         net (fo=1, routed)           0.000    14.151    controller/OE_reg_i_1_n_0
    SLICE_X1Y171         LDCE                                         f  controller/OE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869    10.589    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.182    10.771 f  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.303    11.074    controller/state[0]
    SLICE_X0Y140         LUT4 (Prop_lut4_I1_O)        0.057    11.131 f  controller/OE_reg_i_2/O
                         net (fo=1, routed)           0.735    11.866    controller/OE_reg_i_2_n_0
    SLICE_X1Y171         LDCE                                         f  controller/OE_reg/G
                         clock pessimism             -0.254    11.612    
    SLICE_X1Y171         LDCE (Hold_ldce_G_D)         0.169    11.781    controller/OE_reg
  -------------------------------------------------------------------
                         required time                        -11.781    
                         arrival time                          14.151    
  -------------------------------------------------------------------
                         slack                                  2.370    





---------------------------------------------------------------------------------------------------
From Clock:  ftdi_clk
  To Clock:  controller/state[1]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/OE_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[1] fall@8.334ns - ftdi_clk fall@8.334ns)
  Data Path Delay:        7.734ns  (logic 0.583ns (7.539%)  route 7.151ns (92.461%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.496ns = ( 17.830 - 8.334 ) 
    Source Clock Delay      (SCD):    5.651ns = ( 13.985 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:               0.203ns
    Computed max time borrow:         8.536ns
    Time borrowed from endpoint:      3.694ns
    Time given to startpoint:         3.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.707    13.985    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y140         FDRE                                         r  controller/state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.459    14.444 r  controller/state_reg[3]/Q
                         net (fo=14, routed)          7.151    21.595    controller/state[3]
    SLICE_X1Y171         LUT4 (Prop_lut4_I2_O)        0.124    21.719 r  controller/OE_reg_i_1/O
                         net (fo=1, routed)           0.000    21.719    controller/OE_reg_i_1_n_0
    SLICE_X1Y171         LDCE                                         r  controller/OE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.582    13.665    controller/ftdi_clk_IBUF_BUFG
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.423    14.088 f  controller/state_reg[1]/Q
                         net (fo=13, routed)          2.318    16.406    controller/state[1]
    SLICE_X0Y140         LUT4 (Prop_lut4_I0_O)        0.122    16.528 r  controller/OE_reg_i_2/O
                         net (fo=1, routed)           1.302    17.830    controller/OE_reg_i_2_n_0
    SLICE_X1Y171         LDCE                                         r  controller/OE_reg/G
                         clock pessimism              0.195    18.025    
                         time borrowed                3.694    21.719    
  -------------------------------------------------------------------
                         required time                         21.719    
                         arrival time                         -21.719    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/RD_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[1] fall@8.334ns - ftdi_clk fall@8.334ns)
  Data Path Delay:        4.441ns  (logic 0.583ns (13.129%)  route 3.858ns (86.871%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.280ns = ( 15.614 - 8.334 ) 
    Source Clock Delay      (SCD):    5.651ns = ( 13.985 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:              -0.056ns
    Computed max time borrow:         8.277ns
    Time borrowed from endpoint:      2.617ns
    Time given to startpoint:         2.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.707    13.985    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y140         FDRE                                         r  controller/state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.459    14.444 r  controller/state_reg[3]/Q
                         net (fo=14, routed)          2.653    17.097    controller/state[3]
    SLICE_X0Y134         LUT4 (Prop_lut4_I3_O)        0.124    17.221 r  controller/RD_reg_i_1/O
                         net (fo=1, routed)           1.205    18.426    controller/RD_reg_i_1_n_0
    SLICE_X1Y134         LDCE                                         r  controller/RD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.582    13.665    controller/ftdi_clk_IBUF_BUFG
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.423    14.088 f  controller/state_reg[1]/Q
                         net (fo=13, routed)          0.662    14.749    controller/state[1]
    SLICE_X0Y140         LUT4 (Prop_lut4_I1_O)        0.100    14.849 r  controller/RD_reg_i_2/O
                         net (fo=1, routed)           0.765    15.614    controller/RD_reg_i_2_n_0
    SLICE_X1Y134         LDCE                                         r  controller/RD_reg/G
                         clock pessimism              0.195    15.809    
                         time borrowed                2.617    18.426    
  -------------------------------------------------------------------
                         required time                         18.426    
                         arrival time                         -18.426    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/recvData_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[1] fall@8.334ns - ftdi_clk fall@8.334ns)
  Data Path Delay:        3.807ns  (logic 0.583ns (15.312%)  route 3.224ns (84.688%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.922ns = ( 15.256 - 8.334 ) 
    Source Clock Delay      (SCD):    5.651ns = ( 13.985 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:               0.040ns
    Computed max time borrow:         8.373ns
    Time borrowed from endpoint:      2.341ns
    Time given to startpoint:         2.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.707    13.985    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y140         FDRE                                         r  controller/state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.459    14.444 f  controller/state_reg[3]/Q
                         net (fo=14, routed)          3.224    17.669    controller/state[3]
    SLICE_X0Y140         LUT4 (Prop_lut4_I0_O)        0.124    17.793 r  controller/recvData_reg_i_1/O
                         net (fo=1, routed)           0.000    17.793    controller/recvData_reg_i_1_n_0
    SLICE_X0Y140         LDCE                                         r  controller/recvData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.582    13.665    controller/ftdi_clk_IBUF_BUFG
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.423    14.088 f  controller/state_reg[1]/Q
                         net (fo=13, routed)          0.577    14.665    controller/state[1]
    SLICE_X0Y140         LUT4 (Prop_lut4_I1_O)        0.100    14.765 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.491    15.256    controller/recvData_reg_i_2_n_0
    SLICE_X0Y140         LDCE                                         r  controller/recvData_reg/G
                         clock pessimism              0.195    15.451    
                         time borrowed                2.341    17.793    
  -------------------------------------------------------------------
                         required time                         17.793    
                         arrival time                         -17.793    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/WR_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[1] fall@8.334ns - ftdi_clk fall@8.334ns)
  Data Path Delay:        3.374ns  (logic 0.583ns (17.280%)  route 2.791ns (82.720%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.063ns = ( 15.397 - 8.334 ) 
    Source Clock Delay      (SCD):    5.651ns = ( 13.985 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:               0.040ns
    Computed max time borrow:         8.373ns
    Time borrowed from endpoint:      1.767ns
    Time given to startpoint:         1.767ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.707    13.985    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y140         FDRE                                         r  controller/state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.459    14.444 r  controller/state_reg[3]/Q
                         net (fo=14, routed)          2.791    17.235    controller/state[3]
    SLICE_X1Y133         LUT4 (Prop_lut4_I3_O)        0.124    17.359 r  controller/WR_reg_i_1/O
                         net (fo=1, routed)           0.000    17.359    controller/WR_reg_i_1_n_0
    SLICE_X1Y133         LDCE                                         r  controller/WR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.582    13.665    controller/ftdi_clk_IBUF_BUFG
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.423    14.088 f  controller/state_reg[1]/Q
                         net (fo=13, routed)          0.747    14.835    controller/state[1]
    SLICE_X1Y140         LUT4 (Prop_lut4_I1_O)        0.100    14.935 r  controller/WR_reg_i_2/O
                         net (fo=1, routed)           0.462    15.397    controller/WR_reg_i_2_n_0
    SLICE_X1Y133         LDCE                                         r  controller/WR_reg/G
                         clock pessimism              0.195    15.593    
                         time borrowed                1.767    17.359    
  -------------------------------------------------------------------
                         required time                         17.359    
                         arrival time                         -17.359    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/sendData_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[1] fall@8.334ns - ftdi_clk fall@8.334ns)
  Data Path Delay:        3.430ns  (logic 0.583ns (16.996%)  route 2.847ns (83.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.201ns = ( 15.535 - 8.334 ) 
    Source Clock Delay      (SCD):    5.651ns = ( 13.985 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:               0.205ns
    Computed max time borrow:         8.538ns
    Time borrowed from endpoint:      1.685ns
    Time given to startpoint:         1.685ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.707    13.985    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y140         FDRE                                         r  controller/state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.459    14.444 f  controller/state_reg[3]/Q
                         net (fo=14, routed)          2.847    17.291    controller/state[3]
    SLICE_X3Y140         LUT3 (Prop_lut3_I0_O)        0.124    17.415 r  controller/sendData_reg_i_1/O
                         net (fo=1, routed)           0.000    17.415    controller/sendData_reg_i_1_n_0
    SLICE_X3Y140         LDCE                                         r  controller/sendData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.582    13.665    controller/ftdi_clk_IBUF_BUFG
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.423    14.088 f  controller/state_reg[1]/Q
                         net (fo=13, routed)          0.747    14.835    controller/state[1]
    SLICE_X1Y140         LUT4 (Prop_lut4_I2_O)        0.121    14.956 r  controller/sendData_reg_i_2/O
                         net (fo=1, routed)           0.579    15.535    controller/sendData_reg_i_2_n_0
    SLICE_X3Y140         LDCE                                         r  controller/sendData_reg/G
                         clock pessimism              0.195    15.730    
                         time borrowed                1.685    17.415    
  -------------------------------------------------------------------
                         required time                         17.415    
                         arrival time                         -17.415    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 controller/state_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/WR_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[1] fall@8.334ns - ftdi_clk fall@8.334ns)
  Data Path Delay:        1.385ns  (logic 0.191ns (13.791%)  route 1.194ns (86.209%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.166ns = ( 11.500 - 8.334 ) 
    Source Clock Delay      (SCD):    1.729ns = ( 10.063 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597    10.063    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y140         FDRE                                         r  controller/state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.146    10.209 r  controller/state_reg[3]/Q
                         net (fo=14, routed)          1.194    11.403    controller/state[3]
    SLICE_X1Y133         LUT4 (Prop_lut4_I3_O)        0.045    11.448 r  controller/WR_reg_i_1/O
                         net (fo=1, routed)           0.000    11.448    controller/WR_reg_i_1_n_0
    SLICE_X1Y133         LDCE                                         r  controller/WR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864    10.584    controller/ftdi_clk_IBUF_BUFG
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.208    10.792 f  controller/state_reg[1]/Q
                         net (fo=13, routed)          0.395    11.187    controller/state[1]
    SLICE_X1Y140         LUT4 (Prop_lut4_I1_O)        0.056    11.243 f  controller/WR_reg_i_2/O
                         net (fo=1, routed)           0.256    11.500    controller/WR_reg_i_2_n_0
    SLICE_X1Y133         LDCE                                         f  controller/WR_reg/G
                         clock pessimism             -0.254    11.245    
    SLICE_X1Y133         LDCE (Hold_ldce_G_D)         0.091    11.336    controller/WR_reg
  -------------------------------------------------------------------
                         required time                        -11.336    
                         arrival time                          11.448    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 controller/state_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/recvData_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[1] fall@8.334ns - ftdi_clk fall@8.334ns)
  Data Path Delay:        1.585ns  (logic 0.191ns (12.048%)  route 1.394ns (87.952%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.067ns = ( 11.401 - 8.334 ) 
    Source Clock Delay      (SCD):    1.729ns = ( 10.063 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597    10.063    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y140         FDRE                                         r  controller/state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.146    10.209 f  controller/state_reg[3]/Q
                         net (fo=14, routed)          1.394    11.603    controller/state[3]
    SLICE_X0Y140         LUT4 (Prop_lut4_I0_O)        0.045    11.648 r  controller/recvData_reg_i_1/O
                         net (fo=1, routed)           0.000    11.648    controller/recvData_reg_i_1_n_0
    SLICE_X0Y140         LDCE                                         r  controller/recvData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864    10.584    controller/ftdi_clk_IBUF_BUFG
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.208    10.792 f  controller/state_reg[1]/Q
                         net (fo=13, routed)          0.320    11.112    controller/state[1]
    SLICE_X0Y140         LUT4 (Prop_lut4_I1_O)        0.056    11.168 f  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.233    11.401    controller/recvData_reg_i_2_n_0
    SLICE_X0Y140         LDCE                                         f  controller/recvData_reg/G
                         clock pessimism             -0.254    11.147    
    SLICE_X0Y140         LDCE (Hold_ldce_G_D)         0.091    11.238    controller/recvData_reg
  -------------------------------------------------------------------
                         required time                        -11.238    
                         arrival time                          11.648    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 controller/state_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/RD_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[1] fall@8.334ns - ftdi_clk fall@8.334ns)
  Data Path Delay:        1.869ns  (logic 0.191ns (10.221%)  route 1.678ns (89.779%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.291ns = ( 11.625 - 8.334 ) 
    Source Clock Delay      (SCD):    1.729ns = ( 10.063 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597    10.063    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y140         FDRE                                         r  controller/state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.146    10.209 r  controller/state_reg[3]/Q
                         net (fo=14, routed)          1.154    11.363    controller/state[3]
    SLICE_X0Y134         LUT4 (Prop_lut4_I3_O)        0.045    11.408 r  controller/RD_reg_i_1/O
                         net (fo=1, routed)           0.524    11.931    controller/RD_reg_i_1_n_0
    SLICE_X1Y134         LDCE                                         r  controller/RD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864    10.584    controller/ftdi_clk_IBUF_BUFG
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.208    10.792 f  controller/state_reg[1]/Q
                         net (fo=13, routed)          0.353    11.145    controller/state[1]
    SLICE_X0Y140         LUT4 (Prop_lut4_I1_O)        0.056    11.201 f  controller/RD_reg_i_2/O
                         net (fo=1, routed)           0.425    11.625    controller/RD_reg_i_2_n_0
    SLICE_X1Y134         LDCE                                         f  controller/RD_reg/G
                         clock pessimism             -0.254    11.371    
    SLICE_X1Y134         LDCE (Hold_ldce_G_D)         0.070    11.441    controller/RD_reg
  -------------------------------------------------------------------
                         required time                        -11.441    
                         arrival time                          11.931    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             1.000ns  (arrival time - required time)
  Source:                 controller/state_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/OE_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[1] fall@8.334ns - ftdi_clk fall@8.334ns)
  Data Path Delay:        3.805ns  (logic 0.191ns (5.020%)  route 3.614ns (94.980%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.619ns = ( 12.953 - 8.334 ) 
    Source Clock Delay      (SCD):    1.729ns = ( 10.063 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597    10.063    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y140         FDRE                                         r  controller/state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.146    10.209 r  controller/state_reg[3]/Q
                         net (fo=14, routed)          3.614    13.822    controller/state[3]
    SLICE_X1Y171         LUT4 (Prop_lut4_I2_O)        0.045    13.867 r  controller/OE_reg_i_1/O
                         net (fo=1, routed)           0.000    13.867    controller/OE_reg_i_1_n_0
    SLICE_X1Y171         LDCE                                         r  controller/OE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864    10.584    controller/ftdi_clk_IBUF_BUFG
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.208    10.792 f  controller/state_reg[1]/Q
                         net (fo=13, routed)          1.371    12.163    controller/state[1]
    SLICE_X0Y140         LUT4 (Prop_lut4_I0_O)        0.055    12.218 f  controller/OE_reg_i_2/O
                         net (fo=1, routed)           0.735    12.953    controller/OE_reg_i_2_n_0
    SLICE_X1Y171         LDCE                                         f  controller/OE_reg/G
                         clock pessimism             -0.254    12.698    
    SLICE_X1Y171         LDCE (Hold_ldce_G_D)         0.169    12.867    controller/OE_reg
  -------------------------------------------------------------------
                         required time                        -12.867    
                         arrival time                          13.867    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             8.363ns  (arrival time - required time)
  Source:                 controller/state_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/sendData_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -8.334ns  (controller/state[1] rise@0.000ns - ftdi_clk fall@8.334ns)
  Data Path Delay:        1.441ns  (logic 0.191ns (13.253%)  route 1.250ns (86.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.190ns
    Source Clock Delay      (SCD):    1.729ns = ( 10.063 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597    10.063    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y140         FDRE                                         r  controller/state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.146    10.209 f  controller/state_reg[3]/Q
                         net (fo=14, routed)          1.250    11.459    controller/state[3]
    SLICE_X3Y140         LUT3 (Prop_lut3_I0_O)        0.045    11.504 r  controller/sendData_reg_i_1/O
                         net (fo=1, routed)           0.000    11.504    controller/sendData_reg_i_1_n_0
    SLICE_X3Y140         LDCE                                         r  controller/sendData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     2.250    controller/ftdi_clk_IBUF_BUFG
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.208     2.458 r  controller/state_reg[1]/Q
                         net (fo=13, routed)          0.395     2.853    controller/state[1]
    SLICE_X1Y140         LUT4 (Prop_lut4_I2_O)        0.052     2.905 f  controller/sendData_reg_i_2/O
                         net (fo=1, routed)           0.285     3.190    controller/sendData_reg_i_2_n_0
    SLICE_X3Y140         LDCE                                         f  controller/sendData_reg/G
                         clock pessimism             -0.254     2.936    
                         clock uncertainty            0.035     2.971    
    SLICE_X3Y140         LDCE (Hold_ldce_G_D)         0.170     3.141    controller/sendData_reg
  -------------------------------------------------------------------
                         required time                         -3.141    
                         arrival time                          11.504    
  -------------------------------------------------------------------
                         slack                                  8.363    





---------------------------------------------------------------------------------------------------
From Clock:  controller/state[0]
  To Clock:  controller/state[1]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -1.269ns,  Total Violation       -1.269ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/OE_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[1] fall@8.334ns - controller/state[0] fall@8.334ns)
  Data Path Delay:        9.852ns  (logic 0.124ns (1.259%)  route 9.728ns (98.741%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.496ns = ( 17.830 - 8.334 ) 
    Source Clock Delay      (SCD):    6.110ns = ( 14.444 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:               0.203ns
    Computed max time borrow:         8.536ns
    Time borrowed from endpoint:      6.271ns
    Time given to startpoint:         6.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.707    13.985    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.459    14.444 f  controller/state_reg[0]/Q
                         net (fo=16, routed)          9.728    24.172    controller/state[0]
    SLICE_X1Y171         LUT4 (Prop_lut4_I0_O)        0.124    24.296 r  controller/OE_reg_i_1/O
                         net (fo=1, routed)           0.000    24.296    controller/OE_reg_i_1_n_0
    SLICE_X1Y171         LDCE                                         r  controller/OE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.582    13.665    controller/ftdi_clk_IBUF_BUFG
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.423    14.088 f  controller/state_reg[1]/Q
                         net (fo=13, routed)          2.318    16.406    controller/state[1]
    SLICE_X0Y140         LUT4 (Prop_lut4_I0_O)        0.122    16.528 r  controller/OE_reg_i_2/O
                         net (fo=1, routed)           1.302    17.830    controller/OE_reg_i_2_n_0
    SLICE_X1Y171         LDCE                                         r  controller/OE_reg/G
                         clock pessimism              0.195    18.025    
                         time borrowed                6.271    24.296    
  -------------------------------------------------------------------
                         required time                         24.296    
                         arrival time                         -24.296    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/RD_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[1] rise@0.000ns - controller/state[0] rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 0.124ns (3.134%)  route 3.832ns (96.866%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.280ns
    Source Clock Delay      (SCD):    6.110ns
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.334ns
    Library setup time:              -0.056ns
    Computed max time borrow:         8.278ns
    Time borrowed from endpoint:      2.591ns
    Time given to startpoint:         2.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.707     5.651    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.459     6.110 r  controller/state_reg[0]/Q
                         net (fo=16, routed)          2.628     8.738    controller/state[0]
    SLICE_X0Y134         LUT4 (Prop_lut4_I2_O)        0.124     8.862 r  controller/RD_reg_i_1/O
                         net (fo=1, routed)           1.205    10.067    controller/RD_reg_i_1_n_0
    SLICE_X1Y134         LDCE                                         r  controller/RD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.658    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.582     5.331    controller/ftdi_clk_IBUF_BUFG
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.423     5.754 r  controller/state_reg[1]/Q
                         net (fo=13, routed)          0.662     6.415    controller/state[1]
    SLICE_X0Y140         LUT4 (Prop_lut4_I1_O)        0.100     6.515 r  controller/RD_reg_i_2/O
                         net (fo=1, routed)           0.765     7.280    controller/RD_reg_i_2_n_0
    SLICE_X1Y134         LDCE                                         r  controller/RD_reg/G
                         clock pessimism              0.195     7.475    
                         time borrowed                2.591    10.067    
  -------------------------------------------------------------------
                         required time                         10.067    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/sendData_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[1] fall@8.334ns - controller/state[0] fall@8.334ns)
  Data Path Delay:        3.180ns  (logic 0.124ns (3.900%)  route 3.056ns (96.100%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.201ns = ( 15.535 - 8.334 ) 
    Source Clock Delay      (SCD):    6.110ns = ( 14.444 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:               0.205ns
    Computed max time borrow:         8.538ns
    Time borrowed from endpoint:      1.894ns
    Time given to startpoint:         1.894ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.707    13.985    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.459    14.444 f  controller/state_reg[0]/Q
                         net (fo=16, routed)          3.056    17.500    controller/state[0]
    SLICE_X3Y140         LUT3 (Prop_lut3_I1_O)        0.124    17.624 f  controller/sendData_reg_i_1/O
                         net (fo=1, routed)           0.000    17.624    controller/sendData_reg_i_1_n_0
    SLICE_X3Y140         LDCE                                         f  controller/sendData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.582    13.665    controller/ftdi_clk_IBUF_BUFG
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.423    14.088 f  controller/state_reg[1]/Q
                         net (fo=13, routed)          0.747    14.835    controller/state[1]
    SLICE_X1Y140         LUT4 (Prop_lut4_I2_O)        0.121    14.956 r  controller/sendData_reg_i_2/O
                         net (fo=1, routed)           0.579    15.535    controller/sendData_reg_i_2_n_0
    SLICE_X3Y140         LDCE                                         r  controller/sendData_reg/G
                         clock pessimism              0.195    15.730    
                         time borrowed                1.894    17.624    
  -------------------------------------------------------------------
                         required time                         17.624    
                         arrival time                         -17.624    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/WR_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[1] rise@0.000ns - controller/state[0] rise@0.000ns)
  Data Path Delay:        2.883ns  (logic 0.124ns (4.301%)  route 2.759ns (95.699%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.063ns
    Source Clock Delay      (SCD):    6.110ns
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.334ns
    Library setup time:               0.040ns
    Computed max time borrow:         8.374ns
    Time borrowed from endpoint:      1.734ns
    Time given to startpoint:         1.734ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.707     5.651    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.459     6.110 r  controller/state_reg[0]/Q
                         net (fo=16, routed)          2.759     8.869    controller/state[0]
    SLICE_X1Y133         LUT4 (Prop_lut4_I2_O)        0.124     8.993 r  controller/WR_reg_i_1/O
                         net (fo=1, routed)           0.000     8.993    controller/WR_reg_i_1_n_0
    SLICE_X1Y133         LDCE                                         r  controller/WR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.658    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.582     5.331    controller/ftdi_clk_IBUF_BUFG
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.423     5.754 r  controller/state_reg[1]/Q
                         net (fo=13, routed)          0.747     6.501    controller/state[1]
    SLICE_X1Y140         LUT4 (Prop_lut4_I1_O)        0.100     6.601 r  controller/WR_reg_i_2/O
                         net (fo=1, routed)           0.462     7.063    controller/WR_reg_i_2_n_0
    SLICE_X1Y133         LDCE                                         r  controller/WR_reg/G
                         clock pessimism              0.195     7.259    
                         time borrowed                1.734     8.993    
  -------------------------------------------------------------------
                         required time                          8.993    
                         arrival time                          -8.993    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/recvData_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[1] rise@0.000ns - controller/state[0] rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.056ns (15.578%)  route 0.303ns (84.422%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    2.437ns
    Clock Pessimism Removal (CPR):    0.254ns
  Time Borrowing:         
    Nominal pulse width:              8.334ns
    Library setup time:               0.035ns
    Computed max time borrow:         8.369ns
    Time borrowed from endpoint:      0.125ns
    Time given to startpoint:         0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869     2.255    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.182     2.437 r  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.303     2.740    controller/state[0]
    SLICE_X0Y140         LUT4 (Prop_lut4_I2_O)        0.056     2.796 r  controller/recvData_reg_i_1/O
                         net (fo=1, routed)           0.000     2.796    controller/recvData_reg_i_1_n_0
    SLICE_X0Y140         LDCE                                         r  controller/recvData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.725    controller/ftdi_clk_IBUF_BUFG
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.167     1.892 r  controller/state_reg[1]/Q
                         net (fo=13, routed)          0.280     2.172    controller/state[1]
    SLICE_X0Y140         LUT4 (Prop_lut4_I1_O)        0.045     2.217 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.200     2.417    controller/recvData_reg_i_2_n_0
    SLICE_X0Y140         LDCE                                         r  controller/recvData_reg/G
                         clock pessimism              0.254     2.672    
                         time borrowed                0.125     2.796    
  -------------------------------------------------------------------
                         required time                          2.796    
                         arrival time                          -2.796    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.269ns  (arrival time - required time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/recvData_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[1] fall@8.334ns - controller/state[0] fall@8.334ns)
  Data Path Delay:        0.646ns  (logic 0.100ns (15.468%)  route 0.546ns (84.532%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.548ns = ( 15.882 - 8.334 ) 
    Source Clock Delay      (SCD):    5.706ns = ( 14.040 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.587    13.670    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.370    14.040 f  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.546    14.586    controller/state[0]
    SLICE_X0Y140         LUT4 (Prop_lut4_I2_O)        0.100    14.686 f  controller/recvData_reg_i_1/O
                         net (fo=1, routed)           0.000    14.686    controller/recvData_reg_i_1_n_0
    SLICE_X0Y140         LDCE                                         f  controller/recvData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.701    13.979    controller/ftdi_clk_IBUF_BUFG
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.524    14.503 f  controller/state_reg[1]/Q
                         net (fo=13, routed)          0.679    15.182    controller/state[1]
    SLICE_X0Y140         LUT4 (Prop_lut4_I1_O)        0.124    15.306 f  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.575    15.882    controller/recvData_reg_i_2_n_0
    SLICE_X0Y140         LDCE                                         f  controller/recvData_reg/G
                         clock pessimism             -0.195    15.686    
    SLICE_X0Y140         LDCE (Hold_ldce_G_D)         0.269    15.955    controller/recvData_reg
  -------------------------------------------------------------------
                         required time                        -15.955    
                         arrival time                          14.686    
  -------------------------------------------------------------------
                         slack                                 -1.269    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/WR_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[1] fall@8.334ns - controller/state[0] fall@8.334ns)
  Data Path Delay:        1.331ns  (logic 0.045ns (3.382%)  route 1.286ns (96.618%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.166ns = ( 11.500 - 8.334 ) 
    Source Clock Delay      (SCD):    1.874ns = ( 10.208 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596    10.062    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.146    10.208 f  controller/state_reg[0]/Q
                         net (fo=16, routed)          1.286    11.493    controller/state[0]
    SLICE_X1Y133         LUT4 (Prop_lut4_I2_O)        0.045    11.538 f  controller/WR_reg_i_1/O
                         net (fo=1, routed)           0.000    11.538    controller/WR_reg_i_1_n_0
    SLICE_X1Y133         LDCE                                         f  controller/WR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864    10.584    controller/ftdi_clk_IBUF_BUFG
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.208    10.792 f  controller/state_reg[1]/Q
                         net (fo=13, routed)          0.395    11.187    controller/state[1]
    SLICE_X1Y140         LUT4 (Prop_lut4_I1_O)        0.056    11.243 f  controller/WR_reg_i_2/O
                         net (fo=1, routed)           0.256    11.500    controller/WR_reg_i_2_n_0
    SLICE_X1Y133         LDCE                                         f  controller/WR_reg/G
                         clock pessimism             -0.254    11.245    
    SLICE_X1Y133         LDCE (Hold_ldce_G_D)         0.091    11.336    controller/WR_reg
  -------------------------------------------------------------------
                         required time                        -11.336    
                         arrival time                          11.538    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/sendData_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[1] rise@0.000ns - controller/state[0] rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 0.045ns (3.079%)  route 1.417ns (96.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.190ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596     1.728    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.146     1.874 r  controller/state_reg[0]/Q
                         net (fo=16, routed)          1.417     3.290    controller/state[0]
    SLICE_X3Y140         LUT3 (Prop_lut3_I1_O)        0.045     3.335 r  controller/sendData_reg_i_1/O
                         net (fo=1, routed)           0.000     3.335    controller/sendData_reg_i_1_n_0
    SLICE_X3Y140         LDCE                                         r  controller/sendData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     2.250    controller/ftdi_clk_IBUF_BUFG
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.208     2.458 r  controller/state_reg[1]/Q
                         net (fo=13, routed)          0.395     2.853    controller/state[1]
    SLICE_X1Y140         LUT4 (Prop_lut4_I2_O)        0.052     2.905 f  controller/sendData_reg_i_2/O
                         net (fo=1, routed)           0.285     3.190    controller/sendData_reg_i_2_n_0
    SLICE_X3Y140         LDCE                                         f  controller/sendData_reg/G
                         clock pessimism             -0.254     2.936    
    SLICE_X3Y140         LDCE (Hold_ldce_G_D)         0.170     3.106    controller/sendData_reg
  -------------------------------------------------------------------
                         required time                         -3.106    
                         arrival time                           3.335    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/RD_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[1] rise@0.000ns - controller/state[0] rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.045ns (2.486%)  route 1.765ns (97.514%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.291ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596     1.728    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.146     1.874 r  controller/state_reg[0]/Q
                         net (fo=16, routed)          1.242     3.116    controller/state[0]
    SLICE_X0Y134         LUT4 (Prop_lut4_I2_O)        0.045     3.161 r  controller/RD_reg_i_1/O
                         net (fo=1, routed)           0.524     3.684    controller/RD_reg_i_1_n_0
    SLICE_X1Y134         LDCE                                         r  controller/RD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     2.250    controller/ftdi_clk_IBUF_BUFG
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.208     2.458 r  controller/state_reg[1]/Q
                         net (fo=13, routed)          0.353     2.811    controller/state[1]
    SLICE_X0Y140         LUT4 (Prop_lut4_I1_O)        0.056     2.867 f  controller/RD_reg_i_2/O
                         net (fo=1, routed)           0.425     3.291    controller/RD_reg_i_2_n_0
    SLICE_X1Y134         LDCE                                         f  controller/RD_reg/G
                         clock pessimism             -0.254     3.037    
    SLICE_X1Y134         LDCE (Hold_ldce_G_D)         0.070     3.107    controller/RD_reg
  -------------------------------------------------------------------
                         required time                         -3.107    
                         arrival time                           3.684    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             1.198ns  (arrival time - required time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/OE_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[1] fall@8.334ns - controller/state[0] fall@8.334ns)
  Data Path Delay:        3.858ns  (logic 0.045ns (1.166%)  route 3.813ns (98.834%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.491ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.619ns = ( 12.953 - 8.334 ) 
    Source Clock Delay      (SCD):    1.874ns = ( 10.208 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596    10.062    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.146    10.208 f  controller/state_reg[0]/Q
                         net (fo=16, routed)          3.813    14.021    controller/state[0]
    SLICE_X1Y171         LUT4 (Prop_lut4_I0_O)        0.045    14.066 r  controller/OE_reg_i_1/O
                         net (fo=1, routed)           0.000    14.066    controller/OE_reg_i_1_n_0
    SLICE_X1Y171         LDCE                                         r  controller/OE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864    10.584    controller/ftdi_clk_IBUF_BUFG
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.208    10.792 f  controller/state_reg[1]/Q
                         net (fo=13, routed)          1.371    12.163    controller/state[1]
    SLICE_X0Y140         LUT4 (Prop_lut4_I0_O)        0.055    12.218 f  controller/OE_reg_i_2/O
                         net (fo=1, routed)           0.735    12.953    controller/OE_reg_i_2_n_0
    SLICE_X1Y171         LDCE                                         f  controller/OE_reg/G
                         clock pessimism             -0.254    12.698    
    SLICE_X1Y171         LDCE (Hold_ldce_G_D)         0.169    12.867    controller/OE_reg
  -------------------------------------------------------------------
                         required time                        -12.867    
                         arrival time                          14.066    
  -------------------------------------------------------------------
                         slack                                  1.198    





---------------------------------------------------------------------------------------------------
From Clock:  controller/state[2]
  To Clock:  controller/state[1]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/OE_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[1] rise@0.000ns - controller/state[2] rise@0.000ns)
  Data Path Delay:        9.807ns  (logic 0.124ns (1.264%)  route 9.683ns (98.736%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.496ns
    Source Clock Delay      (SCD):    6.107ns
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.334ns
    Library setup time:               0.203ns
    Computed max time borrow:         8.537ns
    Time borrowed from endpoint:      6.223ns
    Time given to startpoint:         6.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.704     5.648    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.459     6.107 r  controller/state_reg[2]/Q
                         net (fo=14, routed)          9.683    15.790    controller/state[2]
    SLICE_X1Y171         LUT4 (Prop_lut4_I1_O)        0.124    15.914 r  controller/OE_reg_i_1/O
                         net (fo=1, routed)           0.000    15.914    controller/OE_reg_i_1_n_0
    SLICE_X1Y171         LDCE                                         r  controller/OE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.658    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.582     5.331    controller/ftdi_clk_IBUF_BUFG
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.423     5.754 r  controller/state_reg[1]/Q
                         net (fo=13, routed)          2.318     8.072    controller/state[1]
    SLICE_X0Y140         LUT4 (Prop_lut4_I0_O)        0.122     8.194 r  controller/OE_reg_i_2/O
                         net (fo=1, routed)           1.302     9.496    controller/OE_reg_i_2_n_0
    SLICE_X1Y171         LDCE                                         r  controller/OE_reg/G
                         clock pessimism              0.195     9.691    
                         time borrowed                6.223    15.914    
  -------------------------------------------------------------------
                         required time                         15.914    
                         arrival time                         -15.914    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/RD_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[1] rise@0.000ns - controller/state[2] rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.124ns (3.594%)  route 3.326ns (96.406%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.280ns
    Source Clock Delay      (SCD):    6.107ns
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.334ns
    Library setup time:              -0.056ns
    Computed max time borrow:         8.278ns
    Time borrowed from endpoint:      2.082ns
    Time given to startpoint:         2.082ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.704     5.648    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.459     6.107 r  controller/state_reg[2]/Q
                         net (fo=14, routed)          2.121     8.229    controller/state[2]
    SLICE_X0Y134         LUT4 (Prop_lut4_I1_O)        0.124     8.353 r  controller/RD_reg_i_1/O
                         net (fo=1, routed)           1.205     9.557    controller/RD_reg_i_1_n_0
    SLICE_X1Y134         LDCE                                         r  controller/RD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.658    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.582     5.331    controller/ftdi_clk_IBUF_BUFG
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.423     5.754 r  controller/state_reg[1]/Q
                         net (fo=13, routed)          0.662     6.415    controller/state[1]
    SLICE_X0Y140         LUT4 (Prop_lut4_I1_O)        0.100     6.515 r  controller/RD_reg_i_2/O
                         net (fo=1, routed)           0.765     7.280    controller/RD_reg_i_2_n_0
    SLICE_X1Y134         LDCE                                         r  controller/RD_reg/G
                         clock pessimism              0.195     7.475    
                         time borrowed                2.082     9.557    
  -------------------------------------------------------------------
                         required time                          9.557    
                         arrival time                          -9.557    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/sendData_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[1] fall@8.334ns - controller/state[2] fall@8.334ns)
  Data Path Delay:        3.070ns  (logic 0.124ns (4.039%)  route 2.946ns (95.961%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.201ns = ( 15.535 - 8.334 ) 
    Source Clock Delay      (SCD):    6.107ns = ( 14.441 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:               0.205ns
    Computed max time borrow:         8.538ns
    Time borrowed from endpoint:      1.781ns
    Time given to startpoint:         1.781ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.704    13.982    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.459    14.441 f  controller/state_reg[2]/Q
                         net (fo=14, routed)          2.946    17.387    controller/state[2]
    SLICE_X3Y140         LUT3 (Prop_lut3_I2_O)        0.124    17.511 f  controller/sendData_reg_i_1/O
                         net (fo=1, routed)           0.000    17.511    controller/sendData_reg_i_1_n_0
    SLICE_X3Y140         LDCE                                         f  controller/sendData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.582    13.665    controller/ftdi_clk_IBUF_BUFG
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.423    14.088 f  controller/state_reg[1]/Q
                         net (fo=13, routed)          0.747    14.835    controller/state[1]
    SLICE_X1Y140         LUT4 (Prop_lut4_I2_O)        0.121    14.956 r  controller/sendData_reg_i_2/O
                         net (fo=1, routed)           0.579    15.535    controller/sendData_reg_i_2_n_0
    SLICE_X3Y140         LDCE                                         r  controller/sendData_reg/G
                         clock pessimism              0.195    15.730    
                         time borrowed                1.781    17.511    
  -------------------------------------------------------------------
                         required time                         17.511    
                         arrival time                         -17.511    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/recvData_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[1] fall@8.334ns - controller/state[2] fall@8.334ns)
  Data Path Delay:        2.723ns  (logic 0.124ns (4.553%)  route 2.599ns (95.447%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.922ns = ( 15.256 - 8.334 ) 
    Source Clock Delay      (SCD):    6.107ns = ( 14.441 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:               0.040ns
    Computed max time borrow:         8.373ns
    Time borrowed from endpoint:      1.713ns
    Time given to startpoint:         1.713ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.704    13.982    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.459    14.441 f  controller/state_reg[2]/Q
                         net (fo=14, routed)          2.599    17.041    controller/state[2]
    SLICE_X0Y140         LUT4 (Prop_lut4_I1_O)        0.124    17.165 r  controller/recvData_reg_i_1/O
                         net (fo=1, routed)           0.000    17.165    controller/recvData_reg_i_1_n_0
    SLICE_X0Y140         LDCE                                         r  controller/recvData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.582    13.665    controller/ftdi_clk_IBUF_BUFG
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.423    14.088 f  controller/state_reg[1]/Q
                         net (fo=13, routed)          0.577    14.665    controller/state[1]
    SLICE_X0Y140         LUT4 (Prop_lut4_I1_O)        0.100    14.765 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.491    15.256    controller/recvData_reg_i_2_n_0
    SLICE_X0Y140         LDCE                                         r  controller/recvData_reg/G
                         clock pessimism              0.195    15.451    
                         time borrowed                1.713    17.165    
  -------------------------------------------------------------------
                         required time                         17.165    
                         arrival time                         -17.165    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/WR_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[1] fall@8.334ns - controller/state[2] fall@8.334ns)
  Data Path Delay:        2.826ns  (logic 0.124ns (4.388%)  route 2.702ns (95.612%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.063ns = ( 15.397 - 8.334 ) 
    Source Clock Delay      (SCD):    6.107ns = ( 14.441 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:               0.040ns
    Computed max time borrow:         8.373ns
    Time borrowed from endpoint:      1.674ns
    Time given to startpoint:         1.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.704    13.982    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.459    14.441 f  controller/state_reg[2]/Q
                         net (fo=14, routed)          2.702    17.143    controller/state[2]
    SLICE_X1Y133         LUT4 (Prop_lut4_I1_O)        0.124    17.267 r  controller/WR_reg_i_1/O
                         net (fo=1, routed)           0.000    17.267    controller/WR_reg_i_1_n_0
    SLICE_X1Y133         LDCE                                         r  controller/WR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.582    13.665    controller/ftdi_clk_IBUF_BUFG
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.423    14.088 f  controller/state_reg[1]/Q
                         net (fo=13, routed)          0.747    14.835    controller/state[1]
    SLICE_X1Y140         LUT4 (Prop_lut4_I1_O)        0.100    14.935 r  controller/WR_reg_i_2/O
                         net (fo=1, routed)           0.462    15.397    controller/WR_reg_i_2_n_0
    SLICE_X1Y133         LDCE                                         r  controller/WR_reg/G
                         clock pessimism              0.195    15.593    
                         time borrowed                1.674    17.267    
  -------------------------------------------------------------------
                         required time                         17.267    
                         arrival time                         -17.267    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/recvData_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[1] fall@8.334ns - controller/state[2] fall@8.334ns)
  Data Path Delay:        1.171ns  (logic 0.045ns (3.842%)  route 1.126ns (96.159%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.067ns = ( 11.401 - 8.334 ) 
    Source Clock Delay      (SCD):    1.872ns = ( 10.206 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594    10.060    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.146    10.206 f  controller/state_reg[2]/Q
                         net (fo=14, routed)          1.126    11.332    controller/state[2]
    SLICE_X0Y140         LUT4 (Prop_lut4_I1_O)        0.045    11.377 r  controller/recvData_reg_i_1/O
                         net (fo=1, routed)           0.000    11.377    controller/recvData_reg_i_1_n_0
    SLICE_X0Y140         LDCE                                         r  controller/recvData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864    10.584    controller/ftdi_clk_IBUF_BUFG
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.208    10.792 f  controller/state_reg[1]/Q
                         net (fo=13, routed)          0.320    11.112    controller/state[1]
    SLICE_X0Y140         LUT4 (Prop_lut4_I1_O)        0.056    11.168 f  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.233    11.401    controller/recvData_reg_i_2_n_0
    SLICE_X0Y140         LDCE                                         f  controller/recvData_reg/G
                         clock pessimism             -0.254    11.147    
    SLICE_X0Y140         LDCE (Hold_ldce_G_D)         0.091    11.238    controller/recvData_reg
  -------------------------------------------------------------------
                         required time                        -11.238    
                         arrival time                          11.377    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/sendData_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[1] rise@0.000ns - controller/state[2] rise@0.000ns)
  Data Path Delay:        2.618ns  (logic 0.100ns (3.820%)  route 2.518ns (96.180%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.891ns
    Source Clock Delay      (SCD):    5.703ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.658    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.584     5.333    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.370     5.703 r  controller/state_reg[2]/Q
                         net (fo=14, routed)          2.518     8.221    controller/state[2]
    SLICE_X3Y140         LUT3 (Prop_lut3_I2_O)        0.100     8.321 r  controller/sendData_reg_i_1/O
                         net (fo=1, routed)           0.000     8.321    controller/sendData_reg_i_1_n_0
    SLICE_X3Y140         LDCE                                         r  controller/sendData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.701     5.645    controller/ftdi_clk_IBUF_BUFG
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.524     6.169 r  controller/state_reg[1]/Q
                         net (fo=13, routed)          0.892     7.061    controller/state[1]
    SLICE_X1Y140         LUT4 (Prop_lut4_I2_O)        0.150     7.211 f  controller/sendData_reg_i_2/O
                         net (fo=1, routed)           0.679     7.891    controller/sendData_reg_i_2_n_0
    SLICE_X3Y140         LDCE                                         f  controller/sendData_reg/G
                         clock pessimism             -0.195     7.695    
    SLICE_X3Y140         LDCE (Hold_ldce_G_D)         0.472     8.167    controller/sendData_reg
  -------------------------------------------------------------------
                         required time                         -8.167    
                         arrival time                           8.321    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/WR_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[1] fall@8.334ns - controller/state[2] fall@8.334ns)
  Data Path Delay:        1.296ns  (logic 0.045ns (3.473%)  route 1.251ns (96.527%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.166ns = ( 11.500 - 8.334 ) 
    Source Clock Delay      (SCD):    1.872ns = ( 10.206 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594    10.060    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.146    10.206 f  controller/state_reg[2]/Q
                         net (fo=14, routed)          1.251    11.456    controller/state[2]
    SLICE_X1Y133         LUT4 (Prop_lut4_I1_O)        0.045    11.501 r  controller/WR_reg_i_1/O
                         net (fo=1, routed)           0.000    11.501    controller/WR_reg_i_1_n_0
    SLICE_X1Y133         LDCE                                         r  controller/WR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864    10.584    controller/ftdi_clk_IBUF_BUFG
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.208    10.792 f  controller/state_reg[1]/Q
                         net (fo=13, routed)          0.395    11.187    controller/state[1]
    SLICE_X1Y140         LUT4 (Prop_lut4_I1_O)        0.056    11.243 f  controller/WR_reg_i_2/O
                         net (fo=1, routed)           0.256    11.500    controller/WR_reg_i_2_n_0
    SLICE_X1Y133         LDCE                                         f  controller/WR_reg/G
                         clock pessimism             -0.254    11.245    
    SLICE_X1Y133         LDCE (Hold_ldce_G_D)         0.091    11.336    controller/WR_reg
  -------------------------------------------------------------------
                         required time                        -11.336    
                         arrival time                          11.501    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/RD_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[1] rise@0.000ns - controller/state[2] rise@0.000ns)
  Data Path Delay:        1.501ns  (logic 0.045ns (2.998%)  route 1.456ns (97.002%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.291ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.726    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.146     1.872 r  controller/state_reg[2]/Q
                         net (fo=14, routed)          0.932     2.804    controller/state[2]
    SLICE_X0Y134         LUT4 (Prop_lut4_I1_O)        0.045     2.849 r  controller/RD_reg_i_1/O
                         net (fo=1, routed)           0.524     3.373    controller/RD_reg_i_1_n_0
    SLICE_X1Y134         LDCE                                         r  controller/RD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     2.250    controller/ftdi_clk_IBUF_BUFG
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.208     2.458 r  controller/state_reg[1]/Q
                         net (fo=13, routed)          0.353     2.811    controller/state[1]
    SLICE_X0Y140         LUT4 (Prop_lut4_I1_O)        0.056     2.867 f  controller/RD_reg_i_2/O
                         net (fo=1, routed)           0.425     3.291    controller/RD_reg_i_2_n_0
    SLICE_X1Y134         LDCE                                         f  controller/RD_reg/G
                         clock pessimism             -0.254     3.037    
    SLICE_X1Y134         LDCE (Hold_ldce_G_D)         0.070     3.107    controller/RD_reg
  -------------------------------------------------------------------
                         required time                         -3.107    
                         arrival time                           3.373    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             1.283ns  (arrival time - required time)
  Source:                 controller/state_reg[2]/Q
                            (clock source 'controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/OE_reg/D
                            (positive level-sensitive latch clocked by controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[1] rise@0.000ns - controller/state[2] rise@0.000ns)
  Data Path Delay:        3.945ns  (logic 0.045ns (1.141%)  route 3.900ns (98.859%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.493ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.619ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.726    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.146     1.872 r  controller/state_reg[2]/Q
                         net (fo=14, routed)          3.900     5.772    controller/state[2]
    SLICE_X1Y171         LUT4 (Prop_lut4_I1_O)        0.045     5.817 r  controller/OE_reg_i_1/O
                         net (fo=1, routed)           0.000     5.817    controller/OE_reg_i_1_n_0
    SLICE_X1Y171         LDCE                                         r  controller/OE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     2.250    controller/ftdi_clk_IBUF_BUFG
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.208     2.458 r  controller/state_reg[1]/Q
                         net (fo=13, routed)          1.371     3.829    controller/state[1]
    SLICE_X0Y140         LUT4 (Prop_lut4_I0_O)        0.055     3.884 f  controller/OE_reg_i_2/O
                         net (fo=1, routed)           0.735     4.619    controller/OE_reg_i_2_n_0
    SLICE_X1Y171         LDCE                                         f  controller/OE_reg/G
                         clock pessimism             -0.254     4.364    
    SLICE_X1Y171         LDCE (Hold_ldce_G_D)         0.169     4.533    controller/OE_reg
  -------------------------------------------------------------------
                         required time                         -4.533    
                         arrival time                           5.817    
  -------------------------------------------------------------------
                         slack                                  1.283    





---------------------------------------------------------------------------------------------------
From Clock:  ftdi_clk
  To Clock:  controller/state[2]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/RD_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[2] fall@8.334ns - ftdi_clk fall@8.334ns)
  Data Path Delay:        4.441ns  (logic 0.583ns (13.129%)  route 3.858ns (86.871%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.180ns = ( 15.514 - 8.334 ) 
    Source Clock Delay      (SCD):    5.651ns = ( 13.985 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:              -0.056ns
    Computed max time borrow:         8.277ns
    Time borrowed from endpoint:      2.717ns
    Time given to startpoint:         2.717ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.707    13.985    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y140         FDRE                                         r  controller/state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.459    14.444 r  controller/state_reg[3]/Q
                         net (fo=14, routed)          2.653    17.097    controller/state[3]
    SLICE_X0Y134         LUT4 (Prop_lut4_I3_O)        0.124    17.221 r  controller/RD_reg_i_1/O
                         net (fo=1, routed)           1.205    18.426    controller/RD_reg_i_1_n_0
    SLICE_X1Y134         LDCE                                         r  controller/RD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.584    13.667    controller/ftdi_clk_IBUF_BUFG
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.370    14.037 f  controller/state_reg[2]/Q
                         net (fo=14, routed)          0.612    14.649    controller/state[2]
    SLICE_X0Y140         LUT4 (Prop_lut4_I3_O)        0.100    14.749 r  controller/RD_reg_i_2/O
                         net (fo=1, routed)           0.765    15.514    controller/RD_reg_i_2_n_0
    SLICE_X1Y134         LDCE                                         r  controller/RD_reg/G
                         clock pessimism              0.195    15.709    
                         time borrowed                2.717    18.426    
  -------------------------------------------------------------------
                         required time                         18.426    
                         arrival time                         -18.426    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/recvData_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[2] fall@8.334ns - ftdi_clk fall@8.334ns)
  Data Path Delay:        3.807ns  (logic 0.583ns (15.312%)  route 3.224ns (84.688%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.018ns = ( 15.352 - 8.334 ) 
    Source Clock Delay      (SCD):    5.651ns = ( 13.985 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:               0.040ns
    Computed max time borrow:         8.373ns
    Time borrowed from endpoint:      2.246ns
    Time given to startpoint:         2.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.707    13.985    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y140         FDRE                                         r  controller/state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.459    14.444 f  controller/state_reg[3]/Q
                         net (fo=14, routed)          3.224    17.669    controller/state[3]
    SLICE_X0Y140         LUT4 (Prop_lut4_I0_O)        0.124    17.793 r  controller/recvData_reg_i_1/O
                         net (fo=1, routed)           0.000    17.793    controller/recvData_reg_i_1_n_0
    SLICE_X0Y140         LDCE                                         r  controller/recvData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.584    13.667    controller/ftdi_clk_IBUF_BUFG
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.370    14.037 f  controller/state_reg[2]/Q
                         net (fo=14, routed)          0.724    14.760    controller/state[2]
    SLICE_X0Y140         LUT4 (Prop_lut4_I2_O)        0.100    14.860 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.491    15.352    controller/recvData_reg_i_2_n_0
    SLICE_X0Y140         LDCE                                         r  controller/recvData_reg/G
                         clock pessimism              0.195    15.547    
                         time borrowed                2.246    17.793    
  -------------------------------------------------------------------
                         required time                         17.793    
                         arrival time                         -17.793    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/WR_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[2] fall@8.334ns - ftdi_clk fall@8.334ns)
  Data Path Delay:        3.374ns  (logic 0.583ns (17.280%)  route 2.791ns (82.720%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.937ns = ( 15.271 - 8.334 ) 
    Source Clock Delay      (SCD):    5.651ns = ( 13.985 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:               0.040ns
    Computed max time borrow:         8.373ns
    Time borrowed from endpoint:      1.893ns
    Time given to startpoint:         1.893ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.707    13.985    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y140         FDRE                                         r  controller/state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.459    14.444 r  controller/state_reg[3]/Q
                         net (fo=14, routed)          2.791    17.235    controller/state[3]
    SLICE_X1Y133         LUT4 (Prop_lut4_I3_O)        0.124    17.359 r  controller/WR_reg_i_1/O
                         net (fo=1, routed)           0.000    17.359    controller/WR_reg_i_1_n_0
    SLICE_X1Y133         LDCE                                         r  controller/WR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.584    13.667    controller/ftdi_clk_IBUF_BUFG
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.370    14.037 f  controller/state_reg[2]/Q
                         net (fo=14, routed)          0.672    14.708    controller/state[2]
    SLICE_X1Y140         LUT4 (Prop_lut4_I2_O)        0.100    14.808 r  controller/WR_reg_i_2/O
                         net (fo=1, routed)           0.462    15.271    controller/WR_reg_i_2_n_0
    SLICE_X1Y133         LDCE                                         r  controller/WR_reg/G
                         clock pessimism              0.195    15.466    
                         time borrowed                1.893    17.359    
  -------------------------------------------------------------------
                         required time                         17.359    
                         arrival time                         -17.359    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/sendData_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[2] fall@8.334ns - ftdi_clk fall@8.334ns)
  Data Path Delay:        3.430ns  (logic 0.583ns (16.996%)  route 2.847ns (83.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.074ns = ( 15.408 - 8.334 ) 
    Source Clock Delay      (SCD):    5.651ns = ( 13.985 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:               0.205ns
    Computed max time borrow:         8.538ns
    Time borrowed from endpoint:      1.812ns
    Time given to startpoint:         1.812ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.707    13.985    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y140         FDRE                                         r  controller/state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.459    14.444 f  controller/state_reg[3]/Q
                         net (fo=14, routed)          2.847    17.291    controller/state[3]
    SLICE_X3Y140         LUT3 (Prop_lut3_I0_O)        0.124    17.415 r  controller/sendData_reg_i_1/O
                         net (fo=1, routed)           0.000    17.415    controller/sendData_reg_i_1_n_0
    SLICE_X3Y140         LDCE                                         r  controller/sendData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.584    13.667    controller/ftdi_clk_IBUF_BUFG
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.370    14.037 f  controller/state_reg[2]/Q
                         net (fo=14, routed)          0.672    14.708    controller/state[2]
    SLICE_X1Y140         LUT4 (Prop_lut4_I1_O)        0.121    14.829 r  controller/sendData_reg_i_2/O
                         net (fo=1, routed)           0.579    15.408    controller/sendData_reg_i_2_n_0
    SLICE_X3Y140         LDCE                                         r  controller/sendData_reg/G
                         clock pessimism              0.195    15.604    
                         time borrowed                1.812    17.415    
  -------------------------------------------------------------------
                         required time                         17.415    
                         arrival time                         -17.415    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             4.430ns  (required time - arrival time)
  Source:                 controller/state_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/OE_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (controller/state[2] rise@16.667ns - ftdi_clk fall@8.334ns)
  Data Path Delay:        7.734ns  (logic 0.583ns (7.539%)  route 7.151ns (92.461%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.322ns = ( 25.989 - 16.667 ) 
    Source Clock Delay      (SCD):    5.651ns = ( 13.985 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.707    13.985    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y140         FDRE                                         r  controller/state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.459    14.444 r  controller/state_reg[3]/Q
                         net (fo=14, routed)          7.151    21.595    controller/state[3]
    SLICE_X1Y171         LUT4 (Prop_lut4_I2_O)        0.124    21.719 r  controller/OE_reg_i_1/O
                         net (fo=1, routed)           0.000    21.719    controller/OE_reg_i_1_n_0
    SLICE_X1Y171         LDCE                                         r  controller/OE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] rise edge)
                                                     16.667    16.667 f  
    A10                                               0.000    16.667 f  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460    18.127 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    20.325    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.416 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.584    22.000    controller/ftdi_clk_IBUF_BUFG
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.370    22.370 r  controller/state_reg[2]/Q
                         net (fo=14, routed)          2.195    24.565    controller/state[2]
    SLICE_X0Y140         LUT4 (Prop_lut4_I2_O)        0.122    24.687 r  controller/OE_reg_i_2/O
                         net (fo=1, routed)           1.302    25.989    controller/OE_reg_i_2_n_0
    SLICE_X1Y171         LDCE                                         r  controller/OE_reg/G
                         clock pessimism              0.195    26.184    
                         clock uncertainty           -0.035    26.149    
  -------------------------------------------------------------------
                         required time                         26.149    
                         arrival time                         -21.719    
  -------------------------------------------------------------------
                         slack                                  4.430    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 controller/state_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/sendData_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[2] fall@8.334ns - ftdi_clk fall@8.334ns)
  Data Path Delay:        1.441ns  (logic 0.191ns (13.253%)  route 1.250ns (86.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.138ns = ( 11.472 - 8.334 ) 
    Source Clock Delay      (SCD):    1.729ns = ( 10.063 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597    10.063    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y140         FDRE                                         r  controller/state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.146    10.209 f  controller/state_reg[3]/Q
                         net (fo=14, routed)          1.250    11.459    controller/state[3]
    SLICE_X3Y140         LUT3 (Prop_lut3_I0_O)        0.045    11.504 r  controller/sendData_reg_i_1/O
                         net (fo=1, routed)           0.000    11.504    controller/sendData_reg_i_1_n_0
    SLICE_X3Y140         LDCE                                         r  controller/sendData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866    10.586    controller/ftdi_clk_IBUF_BUFG
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.182    10.768 f  controller/state_reg[2]/Q
                         net (fo=14, routed)          0.362    11.130    controller/state[2]
    SLICE_X1Y140         LUT4 (Prop_lut4_I1_O)        0.057    11.187 f  controller/sendData_reg_i_2/O
                         net (fo=1, routed)           0.285    11.472    controller/sendData_reg_i_2_n_0
    SLICE_X3Y140         LDCE                                         f  controller/sendData_reg/G
                         clock pessimism             -0.254    11.217    
    SLICE_X3Y140         LDCE (Hold_ldce_G_D)         0.170    11.387    controller/sendData_reg
  -------------------------------------------------------------------
                         required time                        -11.387    
                         arrival time                          11.504    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 controller/state_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/WR_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[2] fall@8.334ns - ftdi_clk fall@8.334ns)
  Data Path Delay:        1.385ns  (logic 0.191ns (13.791%)  route 1.194ns (86.209%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 11.442 - 8.334 ) 
    Source Clock Delay      (SCD):    1.729ns = ( 10.063 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597    10.063    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y140         FDRE                                         r  controller/state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.146    10.209 r  controller/state_reg[3]/Q
                         net (fo=14, routed)          1.194    11.403    controller/state[3]
    SLICE_X1Y133         LUT4 (Prop_lut4_I3_O)        0.045    11.448 r  controller/WR_reg_i_1/O
                         net (fo=1, routed)           0.000    11.448    controller/WR_reg_i_1_n_0
    SLICE_X1Y133         LDCE                                         r  controller/WR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866    10.586    controller/ftdi_clk_IBUF_BUFG
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.182    10.768 f  controller/state_reg[2]/Q
                         net (fo=14, routed)          0.362    11.130    controller/state[2]
    SLICE_X1Y140         LUT4 (Prop_lut4_I2_O)        0.056    11.186 f  controller/WR_reg_i_2/O
                         net (fo=1, routed)           0.256    11.442    controller/WR_reg_i_2_n_0
    SLICE_X1Y133         LDCE                                         f  controller/WR_reg/G
                         clock pessimism             -0.254    11.188    
    SLICE_X1Y133         LDCE (Hold_ldce_G_D)         0.091    11.279    controller/WR_reg
  -------------------------------------------------------------------
                         required time                        -11.279    
                         arrival time                          11.448    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 controller/state_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/recvData_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[2] fall@8.334ns - ftdi_clk fall@8.334ns)
  Data Path Delay:        1.585ns  (logic 0.191ns (12.048%)  route 1.394ns (87.952%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.114ns = ( 11.448 - 8.334 ) 
    Source Clock Delay      (SCD):    1.729ns = ( 10.063 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597    10.063    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y140         FDRE                                         r  controller/state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.146    10.209 f  controller/state_reg[3]/Q
                         net (fo=14, routed)          1.394    11.603    controller/state[3]
    SLICE_X0Y140         LUT4 (Prop_lut4_I0_O)        0.045    11.648 r  controller/recvData_reg_i_1/O
                         net (fo=1, routed)           0.000    11.648    controller/recvData_reg_i_1_n_0
    SLICE_X0Y140         LDCE                                         r  controller/recvData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866    10.586    controller/ftdi_clk_IBUF_BUFG
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.182    10.768 f  controller/state_reg[2]/Q
                         net (fo=14, routed)          0.391    11.159    controller/state[2]
    SLICE_X0Y140         LUT4 (Prop_lut4_I2_O)        0.056    11.215 f  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.233    11.448    controller/recvData_reg_i_2_n_0
    SLICE_X0Y140         LDCE                                         f  controller/recvData_reg/G
                         clock pessimism             -0.254    11.194    
    SLICE_X0Y140         LDCE (Hold_ldce_G_D)         0.091    11.285    controller/recvData_reg
  -------------------------------------------------------------------
                         required time                        -11.285    
                         arrival time                          11.648    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 controller/state_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/RD_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[2] fall@8.334ns - ftdi_clk fall@8.334ns)
  Data Path Delay:        1.869ns  (logic 0.191ns (10.221%)  route 1.678ns (89.779%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 11.584 - 8.334 ) 
    Source Clock Delay      (SCD):    1.729ns = ( 10.063 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597    10.063    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y140         FDRE                                         r  controller/state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.146    10.209 r  controller/state_reg[3]/Q
                         net (fo=14, routed)          1.154    11.363    controller/state[3]
    SLICE_X0Y134         LUT4 (Prop_lut4_I3_O)        0.045    11.408 r  controller/RD_reg_i_1/O
                         net (fo=1, routed)           0.524    11.931    controller/RD_reg_i_1_n_0
    SLICE_X1Y134         LDCE                                         r  controller/RD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866    10.586    controller/ftdi_clk_IBUF_BUFG
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.182    10.768 f  controller/state_reg[2]/Q
                         net (fo=14, routed)          0.335    11.103    controller/state[2]
    SLICE_X0Y140         LUT4 (Prop_lut4_I3_O)        0.056    11.159 f  controller/RD_reg_i_2/O
                         net (fo=1, routed)           0.425    11.584    controller/RD_reg_i_2_n_0
    SLICE_X1Y134         LDCE                                         f  controller/RD_reg/G
                         clock pessimism             -0.254    11.330    
    SLICE_X1Y134         LDCE (Hold_ldce_G_D)         0.070    11.400    controller/RD_reg
  -------------------------------------------------------------------
                         required time                        -11.400    
                         arrival time                          11.931    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             1.094ns  (arrival time - required time)
  Source:                 controller/state_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/OE_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[2] fall@8.334ns - ftdi_clk fall@8.334ns)
  Data Path Delay:        3.805ns  (logic 0.191ns (5.020%)  route 3.614ns (94.980%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.541ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.524ns = ( 12.858 - 8.334 ) 
    Source Clock Delay      (SCD):    1.729ns = ( 10.063 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597    10.063    controller/ftdi_clk_IBUF_BUFG
    SLICE_X1Y140         FDRE                                         r  controller/state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.146    10.209 r  controller/state_reg[3]/Q
                         net (fo=14, routed)          3.614    13.822    controller/state[3]
    SLICE_X1Y171         LUT4 (Prop_lut4_I2_O)        0.045    13.867 r  controller/OE_reg_i_1/O
                         net (fo=1, routed)           0.000    13.867    controller/OE_reg_i_1_n_0
    SLICE_X1Y171         LDCE                                         r  controller/OE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866    10.586    controller/ftdi_clk_IBUF_BUFG
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.182    10.768 f  controller/state_reg[2]/Q
                         net (fo=14, routed)          1.300    12.068    controller/state[2]
    SLICE_X0Y140         LUT4 (Prop_lut4_I2_O)        0.055    12.123 f  controller/OE_reg_i_2/O
                         net (fo=1, routed)           0.735    12.858    controller/OE_reg_i_2_n_0
    SLICE_X1Y171         LDCE                                         f  controller/OE_reg/G
                         clock pessimism             -0.254    12.604    
    SLICE_X1Y171         LDCE (Hold_ldce_G_D)         0.169    12.773    controller/OE_reg
  -------------------------------------------------------------------
                         required time                        -12.773    
                         arrival time                          13.867    
  -------------------------------------------------------------------
                         slack                                  1.094    





---------------------------------------------------------------------------------------------------
From Clock:  controller/state[0]
  To Clock:  controller/state[2]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -1.398ns,  Total Violation       -1.398ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/OE_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[2] rise@0.000ns - controller/state[0] rise@0.000ns)
  Data Path Delay:        9.852ns  (logic 0.124ns (1.259%)  route 9.728ns (98.741%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.322ns
    Source Clock Delay      (SCD):    6.110ns
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.334ns
    Library setup time:               0.203ns
    Computed max time borrow:         8.537ns
    Time borrowed from endpoint:      6.445ns
    Time given to startpoint:         6.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.707     5.651    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.459     6.110 r  controller/state_reg[0]/Q
                         net (fo=16, routed)          9.728    15.838    controller/state[0]
    SLICE_X1Y171         LUT4 (Prop_lut4_I0_O)        0.124    15.962 f  controller/OE_reg_i_1/O
                         net (fo=1, routed)           0.000    15.962    controller/OE_reg_i_1_n_0
    SLICE_X1Y171         LDCE                                         f  controller/OE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.658    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.584     5.333    controller/ftdi_clk_IBUF_BUFG
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.370     5.703 r  controller/state_reg[2]/Q
                         net (fo=14, routed)          2.195     7.898    controller/state[2]
    SLICE_X0Y140         LUT4 (Prop_lut4_I2_O)        0.122     8.020 r  controller/OE_reg_i_2/O
                         net (fo=1, routed)           1.302     9.322    controller/OE_reg_i_2_n_0
    SLICE_X1Y171         LDCE                                         r  controller/OE_reg/G
                         clock pessimism              0.195     9.517    
                         time borrowed                6.445    15.962    
  -------------------------------------------------------------------
                         required time                         15.962    
                         arrival time                         -15.962    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/RD_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[2] rise@0.000ns - controller/state[0] rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 0.124ns (3.134%)  route 3.832ns (96.866%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.180ns
    Source Clock Delay      (SCD):    6.110ns
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.334ns
    Library setup time:              -0.056ns
    Computed max time borrow:         8.278ns
    Time borrowed from endpoint:      2.692ns
    Time given to startpoint:         2.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.707     5.651    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.459     6.110 r  controller/state_reg[0]/Q
                         net (fo=16, routed)          2.628     8.738    controller/state[0]
    SLICE_X0Y134         LUT4 (Prop_lut4_I2_O)        0.124     8.862 r  controller/RD_reg_i_1/O
                         net (fo=1, routed)           1.205    10.067    controller/RD_reg_i_1_n_0
    SLICE_X1Y134         LDCE                                         r  controller/RD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.658    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.584     5.333    controller/ftdi_clk_IBUF_BUFG
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.370     5.703 r  controller/state_reg[2]/Q
                         net (fo=14, routed)          0.612     6.315    controller/state[2]
    SLICE_X0Y140         LUT4 (Prop_lut4_I3_O)        0.100     6.415 r  controller/RD_reg_i_2/O
                         net (fo=1, routed)           0.765     7.180    controller/RD_reg_i_2_n_0
    SLICE_X1Y134         LDCE                                         r  controller/RD_reg/G
                         clock pessimism              0.195     7.375    
                         time borrowed                2.692    10.067    
  -------------------------------------------------------------------
                         required time                         10.067    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/sendData_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[2] rise@0.000ns - controller/state[0] rise@0.000ns)
  Data Path Delay:        3.180ns  (logic 0.124ns (3.900%)  route 3.056ns (96.100%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.074ns
    Source Clock Delay      (SCD):    6.110ns
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.334ns
    Library setup time:               0.205ns
    Computed max time borrow:         8.539ns
    Time borrowed from endpoint:      2.020ns
    Time given to startpoint:         2.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.707     5.651    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.459     6.110 r  controller/state_reg[0]/Q
                         net (fo=16, routed)          3.056     9.166    controller/state[0]
    SLICE_X3Y140         LUT3 (Prop_lut3_I1_O)        0.124     9.290 r  controller/sendData_reg_i_1/O
                         net (fo=1, routed)           0.000     9.290    controller/sendData_reg_i_1_n_0
    SLICE_X3Y140         LDCE                                         r  controller/sendData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.658    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.584     5.333    controller/ftdi_clk_IBUF_BUFG
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.370     5.703 r  controller/state_reg[2]/Q
                         net (fo=14, routed)          0.672     6.374    controller/state[2]
    SLICE_X1Y140         LUT4 (Prop_lut4_I1_O)        0.121     6.495 r  controller/sendData_reg_i_2/O
                         net (fo=1, routed)           0.579     7.074    controller/sendData_reg_i_2_n_0
    SLICE_X3Y140         LDCE                                         r  controller/sendData_reg/G
                         clock pessimism              0.195     7.270    
                         time borrowed                2.020     9.290    
  -------------------------------------------------------------------
                         required time                          9.290    
                         arrival time                          -9.290    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/WR_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[2] rise@0.000ns - controller/state[0] rise@0.000ns)
  Data Path Delay:        2.883ns  (logic 0.124ns (4.301%)  route 2.759ns (95.699%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.937ns
    Source Clock Delay      (SCD):    6.110ns
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.334ns
    Library setup time:               0.040ns
    Computed max time borrow:         8.374ns
    Time borrowed from endpoint:      1.861ns
    Time given to startpoint:         1.861ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.707     5.651    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.459     6.110 r  controller/state_reg[0]/Q
                         net (fo=16, routed)          2.759     8.869    controller/state[0]
    SLICE_X1Y133         LUT4 (Prop_lut4_I2_O)        0.124     8.993 r  controller/WR_reg_i_1/O
                         net (fo=1, routed)           0.000     8.993    controller/WR_reg_i_1_n_0
    SLICE_X1Y133         LDCE                                         r  controller/WR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.658    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.584     5.333    controller/ftdi_clk_IBUF_BUFG
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.370     5.703 r  controller/state_reg[2]/Q
                         net (fo=14, routed)          0.672     6.374    controller/state[2]
    SLICE_X1Y140         LUT4 (Prop_lut4_I2_O)        0.100     6.474 r  controller/WR_reg_i_2/O
                         net (fo=1, routed)           0.462     6.937    controller/WR_reg_i_2_n_0
    SLICE_X1Y133         LDCE                                         r  controller/WR_reg/G
                         clock pessimism              0.195     7.132    
                         time borrowed                1.861     8.993    
  -------------------------------------------------------------------
                         required time                          8.993    
                         arrival time                          -8.993    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/recvData_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[2] rise@0.000ns - controller/state[0] rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.056ns (15.578%)  route 0.303ns (84.422%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.448ns
    Source Clock Delay      (SCD):    2.437ns
    Clock Pessimism Removal (CPR):    0.254ns
  Time Borrowing:         
    Nominal pulse width:              8.334ns
    Library setup time:               0.035ns
    Computed max time borrow:         8.369ns
    Time borrowed from endpoint:      0.094ns
    Time given to startpoint:         0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869     2.255    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.182     2.437 r  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.303     2.740    controller/state[0]
    SLICE_X0Y140         LUT4 (Prop_lut4_I2_O)        0.056     2.796 r  controller/recvData_reg_i_1/O
                         net (fo=1, routed)           0.000     2.796    controller/recvData_reg_i_1_n_0
    SLICE_X0Y140         LDCE                                         r  controller/recvData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.726    controller/ftdi_clk_IBUF_BUFG
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.146     1.872 r  controller/state_reg[2]/Q
                         net (fo=14, routed)          0.331     2.202    controller/state[2]
    SLICE_X0Y140         LUT4 (Prop_lut4_I2_O)        0.045     2.247 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.200     2.448    controller/recvData_reg_i_2_n_0
    SLICE_X0Y140         LDCE                                         r  controller/recvData_reg/G
                         clock pessimism              0.254     2.702    
                         time borrowed                0.094     2.796    
  -------------------------------------------------------------------
                         required time                          2.796    
                         arrival time                          -2.796    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.398ns  (arrival time - required time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/recvData_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[2] fall@8.334ns - controller/state[0] fall@8.334ns)
  Data Path Delay:        0.646ns  (logic 0.100ns (15.468%)  route 0.546ns (84.532%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.676ns = ( 16.010 - 8.334 ) 
    Source Clock Delay      (SCD):    5.706ns = ( 14.040 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.587    13.670    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.370    14.040 f  controller/state_reg[0]/Q
                         net (fo=16, routed)          0.546    14.586    controller/state[0]
    SLICE_X0Y140         LUT4 (Prop_lut4_I2_O)        0.100    14.686 f  controller/recvData_reg_i_1/O
                         net (fo=1, routed)           0.000    14.686    controller/recvData_reg_i_1_n_0
    SLICE_X0Y140         LDCE                                         f  controller/recvData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.704    13.982    controller/ftdi_clk_IBUF_BUFG
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.459    14.441 f  controller/state_reg[2]/Q
                         net (fo=14, routed)          0.870    15.311    controller/state[2]
    SLICE_X0Y140         LUT4 (Prop_lut4_I2_O)        0.124    15.435 f  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.575    16.010    controller/recvData_reg_i_2_n_0
    SLICE_X0Y140         LDCE                                         f  controller/recvData_reg/G
                         clock pessimism             -0.195    15.815    
    SLICE_X0Y140         LDCE (Hold_ldce_G_D)         0.269    16.084    controller/recvData_reg
  -------------------------------------------------------------------
                         required time                        -16.084    
                         arrival time                          14.686    
  -------------------------------------------------------------------
                         slack                                 -1.398    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/WR_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[2] rise@0.000ns - controller/state[0] rise@0.000ns)
  Data Path Delay:        1.331ns  (logic 0.045ns (3.382%)  route 1.286ns (96.618%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.108ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596     1.728    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.146     1.874 r  controller/state_reg[0]/Q
                         net (fo=16, routed)          1.286     3.159    controller/state[0]
    SLICE_X1Y133         LUT4 (Prop_lut4_I2_O)        0.045     3.204 r  controller/WR_reg_i_1/O
                         net (fo=1, routed)           0.000     3.204    controller/WR_reg_i_1_n_0
    SLICE_X1Y133         LDCE                                         r  controller/WR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     2.252    controller/ftdi_clk_IBUF_BUFG
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.182     2.434 r  controller/state_reg[2]/Q
                         net (fo=14, routed)          0.362     2.796    controller/state[2]
    SLICE_X1Y140         LUT4 (Prop_lut4_I2_O)        0.056     2.852 f  controller/WR_reg_i_2/O
                         net (fo=1, routed)           0.256     3.108    controller/WR_reg_i_2_n_0
    SLICE_X1Y133         LDCE                                         f  controller/WR_reg/G
                         clock pessimism             -0.254     2.854    
    SLICE_X1Y133         LDCE (Hold_ldce_G_D)         0.091     2.945    controller/WR_reg
  -------------------------------------------------------------------
                         required time                         -2.945    
                         arrival time                           3.204    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/sendData_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[2] fall@8.334ns - controller/state[0] fall@8.334ns)
  Data Path Delay:        1.462ns  (logic 0.045ns (3.079%)  route 1.417ns (96.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.138ns = ( 11.472 - 8.334 ) 
    Source Clock Delay      (SCD):    1.874ns = ( 10.208 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596    10.062    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.146    10.208 f  controller/state_reg[0]/Q
                         net (fo=16, routed)          1.417    11.624    controller/state[0]
    SLICE_X3Y140         LUT3 (Prop_lut3_I1_O)        0.045    11.669 f  controller/sendData_reg_i_1/O
                         net (fo=1, routed)           0.000    11.669    controller/sendData_reg_i_1_n_0
    SLICE_X3Y140         LDCE                                         f  controller/sendData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866    10.586    controller/ftdi_clk_IBUF_BUFG
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.182    10.768 f  controller/state_reg[2]/Q
                         net (fo=14, routed)          0.362    11.130    controller/state[2]
    SLICE_X1Y140         LUT4 (Prop_lut4_I1_O)        0.057    11.187 f  controller/sendData_reg_i_2/O
                         net (fo=1, routed)           0.285    11.472    controller/sendData_reg_i_2_n_0
    SLICE_X3Y140         LDCE                                         f  controller/sendData_reg/G
                         clock pessimism             -0.254    11.217    
    SLICE_X3Y140         LDCE (Hold_ldce_G_D)         0.170    11.387    controller/sendData_reg
  -------------------------------------------------------------------
                         required time                        -11.387    
                         arrival time                          11.669    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/RD_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[2] rise@0.000ns - controller/state[0] rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.045ns (2.486%)  route 1.765ns (97.514%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.250ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596     1.728    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.146     1.874 r  controller/state_reg[0]/Q
                         net (fo=16, routed)          1.242     3.116    controller/state[0]
    SLICE_X0Y134         LUT4 (Prop_lut4_I2_O)        0.045     3.161 r  controller/RD_reg_i_1/O
                         net (fo=1, routed)           0.524     3.684    controller/RD_reg_i_1_n_0
    SLICE_X1Y134         LDCE                                         r  controller/RD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     2.252    controller/ftdi_clk_IBUF_BUFG
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.182     2.434 r  controller/state_reg[2]/Q
                         net (fo=14, routed)          0.335     2.769    controller/state[2]
    SLICE_X0Y140         LUT4 (Prop_lut4_I3_O)        0.056     2.825 f  controller/RD_reg_i_2/O
                         net (fo=1, routed)           0.425     3.250    controller/RD_reg_i_2_n_0
    SLICE_X1Y134         LDCE                                         f  controller/RD_reg/G
                         clock pessimism             -0.254     2.996    
    SLICE_X1Y134         LDCE (Hold_ldce_G_D)         0.070     3.066    controller/RD_reg
  -------------------------------------------------------------------
                         required time                         -3.066    
                         arrival time                           3.684    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             1.293ns  (arrival time - required time)
  Source:                 controller/state_reg[0]/Q
                            (clock source 'controller/state[0]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/OE_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[2] fall@8.334ns - controller/state[0] fall@8.334ns)
  Data Path Delay:        3.858ns  (logic 0.045ns (1.166%)  route 3.813ns (98.834%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.524ns = ( 12.858 - 8.334 ) 
    Source Clock Delay      (SCD):    1.874ns = ( 10.208 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[0] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596    10.062    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.146    10.208 f  controller/state_reg[0]/Q
                         net (fo=16, routed)          3.813    14.021    controller/state[0]
    SLICE_X1Y171         LUT4 (Prop_lut4_I0_O)        0.045    14.066 r  controller/OE_reg_i_1/O
                         net (fo=1, routed)           0.000    14.066    controller/OE_reg_i_1_n_0
    SLICE_X1Y171         LDCE                                         r  controller/OE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866    10.586    controller/ftdi_clk_IBUF_BUFG
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.182    10.768 f  controller/state_reg[2]/Q
                         net (fo=14, routed)          1.300    12.068    controller/state[2]
    SLICE_X0Y140         LUT4 (Prop_lut4_I2_O)        0.055    12.123 f  controller/OE_reg_i_2/O
                         net (fo=1, routed)           0.735    12.858    controller/OE_reg_i_2_n_0
    SLICE_X1Y171         LDCE                                         f  controller/OE_reg/G
                         clock pessimism             -0.254    12.604    
    SLICE_X1Y171         LDCE (Hold_ldce_G_D)         0.169    12.773    controller/OE_reg
  -------------------------------------------------------------------
                         required time                        -12.773    
                         arrival time                          14.066    
  -------------------------------------------------------------------
                         slack                                  1.293    





---------------------------------------------------------------------------------------------------
From Clock:  controller/state[1]
  To Clock:  controller/state[2]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[1]/Q
                            (clock source 'controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/OE_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[2] rise@0.000ns - controller/state[1] rise@0.000ns)
  Data Path Delay:        7.323ns  (logic 0.124ns (1.693%)  route 7.199ns (98.307%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.322ns
    Source Clock Delay      (SCD):    6.169ns
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.334ns
    Library setup time:               0.203ns
    Computed max time borrow:         8.537ns
    Time borrowed from endpoint:      3.975ns
    Time given to startpoint:         3.975ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.701     5.645    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.524     6.169 r  controller/state_reg[1]/Q
                         net (fo=13, routed)          7.199    13.368    controller/state[1]
    SLICE_X1Y171         LUT4 (Prop_lut4_I3_O)        0.124    13.492 r  controller/OE_reg_i_1/O
                         net (fo=1, routed)           0.000    13.492    controller/OE_reg_i_1_n_0
    SLICE_X1Y171         LDCE                                         r  controller/OE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.658    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.584     5.333    controller/ftdi_clk_IBUF_BUFG
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.370     5.703 r  controller/state_reg[2]/Q
                         net (fo=14, routed)          2.195     7.898    controller/state[2]
    SLICE_X0Y140         LUT4 (Prop_lut4_I2_O)        0.122     8.020 r  controller/OE_reg_i_2/O
                         net (fo=1, routed)           1.302     9.322    controller/OE_reg_i_2_n_0
    SLICE_X1Y171         LDCE                                         r  controller/OE_reg/G
                         clock pessimism              0.195     9.517    
                         time borrowed                3.975    13.492    
  -------------------------------------------------------------------
                         required time                         13.492    
                         arrival time                         -13.492    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[1]/Q
                            (clock source 'controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/RD_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[2] fall@8.334ns - controller/state[1] fall@8.334ns)
  Data Path Delay:        3.426ns  (logic 0.124ns (3.619%)  route 3.302ns (96.381%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.180ns = ( 15.514 - 8.334 ) 
    Source Clock Delay      (SCD):    6.169ns = ( 14.503 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:              -0.056ns
    Computed max time borrow:         8.277ns
    Time borrowed from endpoint:      2.221ns
    Time given to startpoint:         2.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.701    13.979    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.524    14.503 f  controller/state_reg[1]/Q
                         net (fo=13, routed)          2.098    16.601    controller/state[1]
    SLICE_X0Y134         LUT4 (Prop_lut4_I0_O)        0.124    16.725 r  controller/RD_reg_i_1/O
                         net (fo=1, routed)           1.205    17.930    controller/RD_reg_i_1_n_0
    SLICE_X1Y134         LDCE                                         r  controller/RD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.584    13.667    controller/ftdi_clk_IBUF_BUFG
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.370    14.037 f  controller/state_reg[2]/Q
                         net (fo=14, routed)          0.612    14.649    controller/state[2]
    SLICE_X0Y140         LUT4 (Prop_lut4_I3_O)        0.100    14.749 r  controller/RD_reg_i_2/O
                         net (fo=1, routed)           0.765    15.514    controller/RD_reg_i_2_n_0
    SLICE_X1Y134         LDCE                                         r  controller/RD_reg/G
                         clock pessimism              0.195    15.709    
                         time borrowed                2.221    17.930    
  -------------------------------------------------------------------
                         required time                         17.930    
                         arrival time                         -17.930    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[1]/Q
                            (clock source 'controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/recvData_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[2] rise@0.000ns - controller/state[1] rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 0.124ns (4.321%)  route 2.746ns (95.679%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.018ns
    Source Clock Delay      (SCD):    6.169ns
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.334ns
    Library setup time:               0.040ns
    Computed max time borrow:         8.374ns
    Time borrowed from endpoint:      1.826ns
    Time given to startpoint:         1.826ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.701     5.645    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.524     6.169 r  controller/state_reg[1]/Q
                         net (fo=13, routed)          2.746     8.915    controller/state[1]
    SLICE_X0Y140         LUT4 (Prop_lut4_I3_O)        0.124     9.039 r  controller/recvData_reg_i_1/O
                         net (fo=1, routed)           0.000     9.039    controller/recvData_reg_i_1_n_0
    SLICE_X0Y140         LDCE                                         r  controller/recvData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.658    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.749 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.584     5.333    controller/ftdi_clk_IBUF_BUFG
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.370     5.703 r  controller/state_reg[2]/Q
                         net (fo=14, routed)          0.724     6.426    controller/state[2]
    SLICE_X0Y140         LUT4 (Prop_lut4_I2_O)        0.100     6.526 r  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.491     7.018    controller/recvData_reg_i_2_n_0
    SLICE_X0Y140         LDCE                                         r  controller/recvData_reg/G
                         clock pessimism              0.195     7.213    
                         time borrowed                1.826     9.039    
  -------------------------------------------------------------------
                         required time                          9.039    
                         arrival time                          -9.039    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 controller/state_reg[1]/Q
                            (clock source 'controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/WR_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (controller/state[2] fall@8.334ns - controller/state[1] fall@8.334ns)
  Data Path Delay:        2.482ns  (logic 0.124ns (4.996%)  route 2.358ns (95.004%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.937ns = ( 15.271 - 8.334 ) 
    Source Clock Delay      (SCD):    6.169ns = ( 14.503 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Time Borrowing:         
    Nominal pulse width:              8.333ns
    Library setup time:               0.040ns
    Computed max time borrow:         8.373ns
    Time borrowed from endpoint:      1.519ns
    Time given to startpoint:         1.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.701    13.979    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.524    14.503 f  controller/state_reg[1]/Q
                         net (fo=13, routed)          2.358    16.861    controller/state[1]
    SLICE_X1Y133         LUT4 (Prop_lut4_I0_O)        0.124    16.985 r  controller/WR_reg_i_1/O
                         net (fo=1, routed)           0.000    16.985    controller/WR_reg_i_1_n_0
    SLICE_X1Y133         LDCE                                         r  controller/WR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.584    13.667    controller/ftdi_clk_IBUF_BUFG
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.370    14.037 f  controller/state_reg[2]/Q
                         net (fo=14, routed)          0.672    14.708    controller/state[2]
    SLICE_X1Y140         LUT4 (Prop_lut4_I2_O)        0.100    14.808 r  controller/WR_reg_i_2/O
                         net (fo=1, routed)           0.462    15.271    controller/WR_reg_i_2_n_0
    SLICE_X1Y133         LDCE                                         r  controller/WR_reg/G
                         clock pessimism              0.195    15.466    
                         time borrowed                1.519    16.985    
  -------------------------------------------------------------------
                         required time                         16.985    
                         arrival time                         -16.985    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 controller/state_reg[1]/Q
                            (clock source 'controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/WR_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[2] rise@0.000ns - controller/state[1] rise@0.000ns)
  Data Path Delay:        1.165ns  (logic 0.045ns (3.863%)  route 1.120ns (96.137%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.108ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.725    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.167     1.892 r  controller/state_reg[1]/Q
                         net (fo=13, routed)          1.120     3.011    controller/state[1]
    SLICE_X1Y133         LUT4 (Prop_lut4_I0_O)        0.045     3.056 f  controller/WR_reg_i_1/O
                         net (fo=1, routed)           0.000     3.056    controller/WR_reg_i_1_n_0
    SLICE_X1Y133         LDCE                                         f  controller/WR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     2.252    controller/ftdi_clk_IBUF_BUFG
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.182     2.434 r  controller/state_reg[2]/Q
                         net (fo=14, routed)          0.362     2.796    controller/state[2]
    SLICE_X1Y140         LUT4 (Prop_lut4_I2_O)        0.056     2.852 f  controller/WR_reg_i_2/O
                         net (fo=1, routed)           0.256     3.108    controller/WR_reg_i_2_n_0
    SLICE_X1Y133         LDCE                                         f  controller/WR_reg/G
                         clock pessimism             -0.254     2.854    
    SLICE_X1Y133         LDCE (Hold_ldce_G_D)         0.091     2.945    controller/WR_reg
  -------------------------------------------------------------------
                         required time                         -2.945    
                         arrival time                           3.056    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 controller/state_reg[1]/Q
                            (clock source 'controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/recvData_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[2] rise@0.000ns - controller/state[1] rise@0.000ns)
  Data Path Delay:        1.229ns  (logic 0.045ns (3.661%)  route 1.184ns (96.339%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.968ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.114ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.725    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.167     1.892 r  controller/state_reg[1]/Q
                         net (fo=13, routed)          1.184     3.076    controller/state[1]
    SLICE_X0Y140         LUT4 (Prop_lut4_I3_O)        0.045     3.121 r  controller/recvData_reg_i_1/O
                         net (fo=1, routed)           0.000     3.121    controller/recvData_reg_i_1_n_0
    SLICE_X0Y140         LDCE                                         r  controller/recvData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     2.252    controller/ftdi_clk_IBUF_BUFG
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.182     2.434 r  controller/state_reg[2]/Q
                         net (fo=14, routed)          0.391     2.825    controller/state[2]
    SLICE_X0Y140         LUT4 (Prop_lut4_I2_O)        0.056     2.881 f  controller/recvData_reg_i_2/O
                         net (fo=1, routed)           0.233     3.114    controller/recvData_reg_i_2_n_0
    SLICE_X0Y140         LDCE                                         f  controller/recvData_reg/G
                         clock pessimism             -0.254     2.860    
    SLICE_X0Y140         LDCE (Hold_ldce_G_D)         0.091     2.951    controller/recvData_reg
  -------------------------------------------------------------------
                         required time                         -2.951    
                         arrival time                           3.121    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 controller/state_reg[1]/Q
                            (clock source 'controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/RD_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[2] rise@0.000ns - controller/state[1] rise@0.000ns)
  Data Path Delay:        1.501ns  (logic 0.045ns (2.997%)  route 1.456ns (97.003%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.250ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.725    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.167     1.892 r  controller/state_reg[1]/Q
                         net (fo=13, routed)          0.933     2.825    controller/state[1]
    SLICE_X0Y134         LUT4 (Prop_lut4_I0_O)        0.045     2.870 f  controller/RD_reg_i_1/O
                         net (fo=1, routed)           0.524     3.393    controller/RD_reg_i_1_n_0
    SLICE_X1Y134         LDCE                                         f  controller/RD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     2.252    controller/ftdi_clk_IBUF_BUFG
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.182     2.434 r  controller/state_reg[2]/Q
                         net (fo=14, routed)          0.335     2.769    controller/state[2]
    SLICE_X0Y140         LUT4 (Prop_lut4_I3_O)        0.056     2.825 f  controller/RD_reg_i_2/O
                         net (fo=1, routed)           0.425     3.250    controller/RD_reg_i_2_n_0
    SLICE_X1Y134         LDCE                                         f  controller/RD_reg/G
                         clock pessimism             -0.254     2.996    
    SLICE_X1Y134         LDCE (Hold_ldce_G_D)         0.070     3.066    controller/RD_reg
  -------------------------------------------------------------------
                         required time                         -3.066    
                         arrival time                           3.393    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             1.080ns  (arrival time - required time)
  Source:                 controller/state_reg[1]/Q
                            (clock source 'controller/state[1]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/OE_reg/D
                            (positive level-sensitive latch clocked by controller/state[2]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             controller/state[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/state[2] fall@8.334ns - controller/state[1] fall@8.334ns)
  Data Path Delay:        3.627ns  (logic 0.045ns (1.241%)  route 3.582ns (98.759%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.524ns = ( 12.858 - 8.334 ) 
    Source Clock Delay      (SCD):    1.892ns = ( 10.226 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/state[1] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593    10.059    controller/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.167    10.226 f  controller/state_reg[1]/Q
                         net (fo=13, routed)          3.582    13.808    controller/state[1]
    SLICE_X1Y171         LUT4 (Prop_lut4_I3_O)        0.045    13.853 f  controller/OE_reg_i_1/O
                         net (fo=1, routed)           0.000    13.853    controller/OE_reg_i_1_n_0
    SLICE_X1Y171         LDCE                                         f  controller/OE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/state[2] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866    10.586    controller/ftdi_clk_IBUF_BUFG
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.182    10.768 f  controller/state_reg[2]/Q
                         net (fo=14, routed)          1.300    12.068    controller/state[2]
    SLICE_X0Y140         LUT4 (Prop_lut4_I2_O)        0.055    12.123 f  controller/OE_reg_i_2/O
                         net (fo=1, routed)           0.735    12.858    controller/OE_reg_i_2_n_0
    SLICE_X1Y171         LDCE                                         f  controller/OE_reg/G
                         clock pessimism             -0.254    12.604    
    SLICE_X1Y171         LDCE (Hold_ldce_G_D)         0.169    12.773    controller/OE_reg
  -------------------------------------------------------------------
                         required time                        -12.773    
                         arrival time                          13.853    
  -------------------------------------------------------------------
                         slack                                  1.080    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  controller/dataRxFifo/pWrite_counter/pNextToWrite[5]
  To Clock:  controller/dataRxFifo/pWrite_counter/pNextToWrite[5]

Setup :            0  Failing Endpoints,  Worst Slack        1.109ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.876ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.109ns  (required time - arrival time)
  Source:                 controller/dataRxFifo/pWrite_counter/graycount_reg[5]/Q
                            (clock source 'controller/dataRxFifo/pWrite_counter/pNextToWrite[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/status_reg/CLR
                            (recovery check against falling-edge clock controller/dataRxFifo/pWrite_counter/pNextToWrite[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (controller/dataRxFifo/pWrite_counter/pNextToWrite[5] rise@16.667ns - controller/dataRxFifo/pWrite_counter/pNextToWrite[5] fall@8.334ns)
  Data Path Delay:        15.545ns  (logic 0.297ns (1.911%)  route 15.248ns (98.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        8.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    14.438ns = ( 31.105 - 16.667 ) 
    Source Clock Delay      (SCD):    6.074ns = ( 14.408 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[5] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.708    13.986    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.422    14.408 f  controller/dataRxFifo/pWrite_counter/graycount_reg[5]/Q
                         net (fo=3, routed)           4.089    18.498    controller/dataRxFifo/pWrite_counter/pNextToWrite[5]
    SLICE_X0Y142         LUT2 (Prop_lut2_I0_O)        0.297    18.795 f  controller/dataRxFifo/pWrite_counter/status_reg_i_2__0/O
                         net (fo=1, routed)          11.158    29.953    controller/dataRxFifo/pWrite_counter_n_1
    SLICE_X0Y142         LDCE                                         f  controller/dataRxFifo/status_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[5] rise edge)
                                                     16.667    16.667 f  
    A10                                               0.000    16.667 f  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460    18.127 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    20.325    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.416 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.588    22.004    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.340    22.344 r  controller/dataRxFifo/pWrite_counter/graycount_reg[5]/Q
                         net (fo=3, routed)           8.071    30.415    controller/dataRxFifo/pWrite_counter/pNextToWrite[5]
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.240    30.655 f  controller/dataRxFifo/pWrite_counter/status_reg_i_1__0/O
                         net (fo=2, routed)           0.451    31.105    controller/dataRxFifo/pWrite_counter_n_0
    SLICE_X0Y142         LDCE                                         f  controller/dataRxFifo/status_reg/G
                         clock pessimism              0.398    31.503    
                         clock uncertainty           -0.035    31.468    
    SLICE_X0Y142         LDCE (Recov_ldce_G_CLR)     -0.405    31.063    controller/dataRxFifo/status_reg
  -------------------------------------------------------------------
                         required time                         31.063    
                         arrival time                         -29.953    
  -------------------------------------------------------------------
                         slack                                  1.109    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.876ns  (arrival time - required time)
  Source:                 controller/dataRxFifo/pWrite_counter/graycount_reg[5]/Q
                            (clock source 'controller/dataRxFifo/pWrite_counter/pNextToWrite[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/status_reg/CLR
                            (removal check against falling-edge clock controller/dataRxFifo/pWrite_counter/pNextToWrite[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -8.334ns  (controller/dataRxFifo/pWrite_counter/pNextToWrite[5] rise@0.000ns - controller/dataRxFifo/pWrite_counter/pNextToWrite[5] fall@8.334ns)
  Data Path Delay:        7.278ns  (logic 0.098ns (1.347%)  route 7.180ns (98.653%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.793ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.216ns
    Source Clock Delay      (SCD):    1.862ns = ( 10.196 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[5] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597    10.063    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.133    10.196 f  controller/dataRxFifo/pWrite_counter/graycount_reg[5]/Q
                         net (fo=3, routed)           2.201    12.397    controller/dataRxFifo/pWrite_counter/pNextToWrite[5]
    SLICE_X0Y142         LUT2 (Prop_lut2_I0_O)        0.098    12.495 f  controller/dataRxFifo/pWrite_counter/status_reg_i_2__0/O
                         net (fo=1, routed)           4.978    17.474    controller/dataRxFifo/pWrite_counter_n_1
    SLICE_X0Y142         LDCE                                         f  controller/dataRxFifo/status_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[5] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870     2.256    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.167     2.423 r  controller/dataRxFifo/pWrite_counter/graycount_reg[5]/Q
                         net (fo=3, routed)           5.443     7.866    controller/dataRxFifo/pWrite_counter/pNextToWrite[5]
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.123     7.989 f  controller/dataRxFifo/pWrite_counter/status_reg_i_1__0/O
                         net (fo=2, routed)           0.227     8.216    controller/dataRxFifo/pWrite_counter_n_0
    SLICE_X0Y142         LDCE                                         f  controller/dataRxFifo/status_reg/G
                         clock pessimism             -0.561     7.654    
                         clock uncertainty            0.035     7.690    
    SLICE_X0Y142         LDCE (Remov_ldce_G_CLR)     -0.092     7.598    controller/dataRxFifo/status_reg
  -------------------------------------------------------------------
                         required time                         -7.598    
                         arrival time                          17.474    
  -------------------------------------------------------------------
                         slack                                  9.876    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  controller/dataRxFifo/pWrite_counter/pNextToWrite[6]
  To Clock:  controller/dataRxFifo/pWrite_counter/pNextToWrite[5]

Setup :            0  Failing Endpoints,  Worst Slack       11.609ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.051ns,  Total Violation       -0.051ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.609ns  (required time - arrival time)
  Source:                 controller/dataRxFifo/pWrite_counter/graycount_reg[6]/Q
                            (clock source 'controller/dataRxFifo/pWrite_counter/pNextToWrite[6]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/status_reg/CLR
                            (recovery check against falling-edge clock controller/dataRxFifo/pWrite_counter/pNextToWrite[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (controller/dataRxFifo/pWrite_counter/pNextToWrite[5] rise@16.667ns - controller/dataRxFifo/pWrite_counter/pNextToWrite[6] rise@0.000ns)
  Data Path Delay:        13.075ns  (logic 0.124ns (0.948%)  route 12.951ns (99.052%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        8.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    14.438ns = ( 31.105 - 16.667 ) 
    Source Clock Delay      (SCD):    6.176ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[6] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.708     5.652    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.524     6.176 r  controller/dataRxFifo/pWrite_counter/graycount_reg[6]/Q
                         net (fo=3, routed)           1.793     7.969    controller/dataRxFifo/pWrite_counter/pNextToWrite[6]
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.124     8.093 f  controller/dataRxFifo/pWrite_counter/status_reg_i_2__0/O
                         net (fo=1, routed)          11.158    19.251    controller/dataRxFifo/pWrite_counter_n_1
    SLICE_X0Y142         LDCE                                         f  controller/dataRxFifo/status_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[5] rise edge)
                                                     16.667    16.667 f  
    A10                                               0.000    16.667 f  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460    18.127 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    20.325    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.416 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.588    22.004    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.340    22.344 r  controller/dataRxFifo/pWrite_counter/graycount_reg[5]/Q
                         net (fo=3, routed)           8.071    30.415    controller/dataRxFifo/pWrite_counter/pNextToWrite[5]
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.240    30.655 f  controller/dataRxFifo/pWrite_counter/status_reg_i_1__0/O
                         net (fo=2, routed)           0.451    31.105    controller/dataRxFifo/pWrite_counter_n_0
    SLICE_X0Y142         LDCE                                         f  controller/dataRxFifo/status_reg/G
                         clock pessimism              0.195    31.301    
                         clock uncertainty           -0.035    31.265    
    SLICE_X0Y142         LDCE (Recov_ldce_G_CLR)     -0.405    30.860    controller/dataRxFifo/status_reg
  -------------------------------------------------------------------
                         required time                         30.860    
                         arrival time                         -19.251    
  -------------------------------------------------------------------
                         slack                                 11.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.051ns  (arrival time - required time)
  Source:                 controller/dataRxFifo/pWrite_counter/graycount_reg[6]/Q
                            (clock source 'controller/dataRxFifo/pWrite_counter/pNextToWrite[6]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/status_reg/CLR
                            (removal check against falling-edge clock controller/dataRxFifo/pWrite_counter/pNextToWrite[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/dataRxFifo/pWrite_counter/pNextToWrite[5] rise@0.000ns - controller/dataRxFifo/pWrite_counter/pNextToWrite[6] rise@0.000ns)
  Data Path Delay:        5.922ns  (logic 0.045ns (0.760%)  route 5.877ns (99.240%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.216ns
    Source Clock Delay      (SCD):    1.896ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[6] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597     1.729    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.167     1.896 r  controller/dataRxFifo/pWrite_counter/graycount_reg[6]/Q
                         net (fo=3, routed)           0.899     2.794    controller/dataRxFifo/pWrite_counter/pNextToWrite[6]
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.045     2.839 f  controller/dataRxFifo/pWrite_counter/status_reg_i_2__0/O
                         net (fo=1, routed)           4.978     7.818    controller/dataRxFifo/pWrite_counter_n_1
    SLICE_X0Y142         LDCE                                         f  controller/dataRxFifo/status_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[5] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870     2.256    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.167     2.423 r  controller/dataRxFifo/pWrite_counter/graycount_reg[5]/Q
                         net (fo=3, routed)           5.443     7.866    controller/dataRxFifo/pWrite_counter/pNextToWrite[5]
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.123     7.989 f  controller/dataRxFifo/pWrite_counter/status_reg_i_1__0/O
                         net (fo=2, routed)           0.227     8.216    controller/dataRxFifo/pWrite_counter_n_0
    SLICE_X0Y142         LDCE                                         f  controller/dataRxFifo/status_reg/G
                         clock pessimism             -0.254     7.961    
    SLICE_X0Y142         LDCE (Remov_ldce_G_CLR)     -0.092     7.869    controller/dataRxFifo/status_reg
  -------------------------------------------------------------------
                         required time                         -7.869    
                         arrival time                           7.818    
  -------------------------------------------------------------------
                         slack                                 -0.051    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  controller/dataRxFifo/pWrite_counter/pNextToWrite[5]
  To Clock:  controller/dataRxFifo/pWrite_counter/pNextToWrite[6]

Setup :            0  Failing Endpoints,  Worst Slack        5.995ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.638ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.995ns  (required time - arrival time)
  Source:                 controller/dataRxFifo/pWrite_counter/graycount_reg[5]/Q
                            (clock source 'controller/dataRxFifo/pWrite_counter/pNextToWrite[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/status_reg/CLR
                            (recovery check against falling-edge clock controller/dataRxFifo/pWrite_counter/pNextToWrite[6]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (controller/dataRxFifo/pWrite_counter/pNextToWrite[6] fall@25.001ns - controller/dataRxFifo/pWrite_counter/pNextToWrite[5] fall@8.334ns)
  Data Path Delay:        15.545ns  (logic 0.297ns (1.911%)  route 15.248ns (98.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.192ns = ( 36.193 - 25.001 ) 
    Source Clock Delay      (SCD):    6.074ns = ( 14.408 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[5] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.708    13.986    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.422    14.408 f  controller/dataRxFifo/pWrite_counter/graycount_reg[5]/Q
                         net (fo=3, routed)           4.089    18.498    controller/dataRxFifo/pWrite_counter/pNextToWrite[5]
    SLICE_X0Y142         LUT2 (Prop_lut2_I0_O)        0.297    18.795 f  controller/dataRxFifo/pWrite_counter/status_reg_i_2__0/O
                         net (fo=1, routed)          11.158    29.953    controller/dataRxFifo/pWrite_counter_n_1
    SLICE_X0Y142         LDCE                                         f  controller/dataRxFifo/status_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[6] fall edge)
                                                     25.001    25.001 f  
    A10                                               0.000    25.001 f  ftdi_clk (IN)
                         net (fo=0)                   0.000    25.001    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460    26.461 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    28.659    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.750 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.588    30.338    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.423    30.761 f  controller/dataRxFifo/pWrite_counter/graycount_reg[6]/Q
                         net (fo=3, routed)           4.882    35.643    controller/dataRxFifo/pWrite_counter/pNextToWrite[6]
    SLICE_X0Y142         LUT2 (Prop_lut2_I0_O)        0.100    35.743 f  controller/dataRxFifo/pWrite_counter/status_reg_i_1__0/O
                         net (fo=2, routed)           0.451    36.193    controller/dataRxFifo/pWrite_counter_n_0
    SLICE_X0Y142         LDCE                                         f  controller/dataRxFifo/status_reg/G
                         clock pessimism              0.195    36.389    
                         clock uncertainty           -0.035    36.353    
    SLICE_X0Y142         LDCE (Recov_ldce_G_CLR)     -0.405    35.948    controller/dataRxFifo/status_reg
  -------------------------------------------------------------------
                         required time                         35.948    
                         arrival time                         -29.953    
  -------------------------------------------------------------------
                         slack                                  5.995    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.638ns  (arrival time - required time)
  Source:                 controller/dataRxFifo/pWrite_counter/graycount_reg[5]/Q
                            (clock source 'controller/dataRxFifo/pWrite_counter/pNextToWrite[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/status_reg/CLR
                            (removal check against falling-edge clock controller/dataRxFifo/pWrite_counter/pNextToWrite[6]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/dataRxFifo/pWrite_counter/pNextToWrite[6] fall@8.334ns - controller/dataRxFifo/pWrite_counter/pNextToWrite[5] fall@8.334ns)
  Data Path Delay:        7.278ns  (logic 0.098ns (1.347%)  route 7.180ns (98.653%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.732ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.848ns = ( 14.182 - 8.334 ) 
    Source Clock Delay      (SCD):    1.862ns = ( 10.196 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[5] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597    10.063    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.133    10.196 f  controller/dataRxFifo/pWrite_counter/graycount_reg[5]/Q
                         net (fo=3, routed)           2.201    12.397    controller/dataRxFifo/pWrite_counter/pNextToWrite[5]
    SLICE_X0Y142         LUT2 (Prop_lut2_I0_O)        0.098    12.495 f  controller/dataRxFifo/pWrite_counter/status_reg_i_2__0/O
                         net (fo=1, routed)           4.978    17.474    controller/dataRxFifo/pWrite_counter_n_1
    SLICE_X0Y142         LDCE                                         f  controller/dataRxFifo/status_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[6] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870    10.590    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.208    10.798 f  controller/dataRxFifo/pWrite_counter/graycount_reg[6]/Q
                         net (fo=3, routed)           3.101    13.899    controller/dataRxFifo/pWrite_counter/pNextToWrite[6]
    SLICE_X0Y142         LUT2 (Prop_lut2_I0_O)        0.056    13.955 f  controller/dataRxFifo/pWrite_counter/status_reg_i_1__0/O
                         net (fo=2, routed)           0.227    14.182    controller/dataRxFifo/pWrite_counter_n_0
    SLICE_X0Y142         LDCE                                         f  controller/dataRxFifo/status_reg/G
                         clock pessimism             -0.254    13.927    
    SLICE_X0Y142         LDCE (Remov_ldce_G_CLR)     -0.092    13.835    controller/dataRxFifo/status_reg
  -------------------------------------------------------------------
                         required time                        -13.835    
                         arrival time                          17.474    
  -------------------------------------------------------------------
                         slack                                  3.638    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  controller/dataRxFifo/pWrite_counter/pNextToWrite[6]
  To Clock:  controller/dataRxFifo/pWrite_counter/pNextToWrite[6]

Setup :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       10.928ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 controller/dataRxFifo/pWrite_counter/graycount_reg[6]/Q
                            (clock source 'controller/dataRxFifo/pWrite_counter/pNextToWrite[6]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/status_reg/CLR
                            (recovery check against falling-edge clock controller/dataRxFifo/pWrite_counter/pNextToWrite[6]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.334ns  (controller/dataRxFifo/pWrite_counter/pNextToWrite[6] fall@8.334ns - controller/dataRxFifo/pWrite_counter/pNextToWrite[6] rise@0.000ns)
  Data Path Delay:        13.075ns  (logic 0.124ns (0.948%)  route 12.951ns (99.052%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.192ns = ( 19.526 - 8.334 ) 
    Source Clock Delay      (SCD):    6.176ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[6] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.708     5.652    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.524     6.176 r  controller/dataRxFifo/pWrite_counter/graycount_reg[6]/Q
                         net (fo=3, routed)           1.793     7.969    controller/dataRxFifo/pWrite_counter/pNextToWrite[6]
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.124     8.093 f  controller/dataRxFifo/pWrite_counter/status_reg_i_2__0/O
                         net (fo=1, routed)          11.158    19.251    controller/dataRxFifo/pWrite_counter_n_1
    SLICE_X0Y142         LDCE                                         f  controller/dataRxFifo/status_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[6] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.588    13.671    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.423    14.094 f  controller/dataRxFifo/pWrite_counter/graycount_reg[6]/Q
                         net (fo=3, routed)           4.882    18.976    controller/dataRxFifo/pWrite_counter/pNextToWrite[6]
    SLICE_X0Y142         LUT2 (Prop_lut2_I0_O)        0.100    19.076 f  controller/dataRxFifo/pWrite_counter/status_reg_i_1__0/O
                         net (fo=2, routed)           0.451    19.526    controller/dataRxFifo/pWrite_counter_n_0
    SLICE_X0Y142         LDCE                                         f  controller/dataRxFifo/status_reg/G
                         clock pessimism              0.417    19.943    
                         clock uncertainty           -0.035    19.908    
    SLICE_X0Y142         LDCE (Recov_ldce_G_CLR)     -0.405    19.503    controller/dataRxFifo/status_reg
  -------------------------------------------------------------------
                         required time                         19.503    
                         arrival time                         -19.251    
  -------------------------------------------------------------------
                         slack                                  0.251    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.928ns  (arrival time - required time)
  Source:                 controller/dataRxFifo/pWrite_counter/graycount_reg[6]/Q
                            (clock source 'controller/dataRxFifo/pWrite_counter/pNextToWrite[6]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataRxFifo/status_reg/CLR
                            (removal check against falling-edge clock controller/dataRxFifo/pWrite_counter/pNextToWrite[6]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -8.333ns  (controller/dataRxFifo/pWrite_counter/pNextToWrite[6] fall@8.334ns - controller/dataRxFifo/pWrite_counter/pNextToWrite[6] rise@16.667ns)
  Data Path Delay:        5.922ns  (logic 0.045ns (0.760%)  route 5.877ns (99.240%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.848ns = ( 14.182 - 8.334 ) 
    Source Clock Delay      (SCD):    1.896ns = ( 18.563 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[6] rise edge)
                                                     16.667    16.667 r  
    A10                                               0.000    16.667 f  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298    16.965 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808    17.773    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    17.799 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597    18.396    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.167    18.563 r  controller/dataRxFifo/pWrite_counter/graycount_reg[6]/Q
                         net (fo=3, routed)           0.899    19.461    controller/dataRxFifo/pWrite_counter/pNextToWrite[6]
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.045    19.506 f  controller/dataRxFifo/pWrite_counter/status_reg_i_2__0/O
                         net (fo=1, routed)           4.978    24.485    controller/dataRxFifo/pWrite_counter_n_1
    SLICE_X0Y142         LDCE                                         f  controller/dataRxFifo/status_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataRxFifo/pWrite_counter/pNextToWrite[6] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870    10.590    controller/dataRxFifo/pWrite_counter/ftdi_clk_IBUF_BUFG
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.208    10.798 f  controller/dataRxFifo/pWrite_counter/graycount_reg[6]/Q
                         net (fo=3, routed)           3.101    13.899    controller/dataRxFifo/pWrite_counter/pNextToWrite[6]
    SLICE_X0Y142         LUT2 (Prop_lut2_I0_O)        0.056    13.955 f  controller/dataRxFifo/pWrite_counter/status_reg_i_1__0/O
                         net (fo=2, routed)           0.227    14.182    controller/dataRxFifo/pWrite_counter_n_0
    SLICE_X0Y142         LDCE                                         f  controller/dataRxFifo/status_reg/G
                         clock pessimism             -0.568    13.613    
                         clock uncertainty            0.035    13.649    
    SLICE_X0Y142         LDCE (Remov_ldce_G_CLR)     -0.092    13.557    controller/dataRxFifo/status_reg
  -------------------------------------------------------------------
                         required time                        -13.557    
                         arrival time                          24.485    
  -------------------------------------------------------------------
                         slack                                 10.928    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  controller/dataTxFifo/pRead_counter/pNextToRead[5]
  To Clock:  controller/dataTxFifo/pRead_counter/pNextToRead[5]

Setup :            0  Failing Endpoints,  Worst Slack        3.393ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        8.349ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.393ns  (required time - arrival time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                            (clock source 'controller/dataTxFifo/pRead_counter/pNextToRead[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/status_reg/CLR
                            (recovery check against falling-edge clock controller/dataTxFifo/pRead_counter/pNextToRead[5]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.334ns  (controller/dataTxFifo/pRead_counter/pNextToRead[5] fall@8.334ns - controller/dataTxFifo/pRead_counter/pNextToRead[5] rise@0.000ns)
  Data Path Delay:        15.765ns  (logic 0.295ns (1.871%)  route 15.470ns (98.129%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        11.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    16.906ns = ( 25.240 - 8.334 ) 
    Source Clock Delay      (SCD):    6.053ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[5] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.625     5.569    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDRE (Prop_fdre_C_Q)         0.484     6.053 r  controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                         net (fo=4, routed)           4.355    10.408    controller/dataTxFifo/pRead_counter/pNextToRead[5]
    SLICE_X8Y136         LUT2 (Prop_lut2_I1_O)        0.295    10.703 f  controller/dataTxFifo/pRead_counter/status_reg_i_2/O
                         net (fo=1, routed)          11.115    21.818    controller/dataTxFifo/pRead_counter_n_9
    SLICE_X9Y136         LDCE                                         f  controller/dataTxFifo/status_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[5] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460     9.794 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    11.992    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.083 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503    13.586    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
    SLICE_X8Y135         FDRE (Prop_fdre_C_Q)         0.390    13.976 f  controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                         net (fo=4, routed)          10.576    24.552    controller/dataTxFifo/pRead_counter/pNextToRead[5]
    SLICE_X9Y136         LUT2 (Prop_lut2_I0_O)        0.238    24.790 f  controller/dataTxFifo/pRead_counter/status_reg_i_1/O
                         net (fo=2, routed)           0.451    25.240    controller/dataTxFifo/pRead_counter_n_10
    SLICE_X9Y136         LDCE                                         f  controller/dataTxFifo/status_reg/G
                         clock pessimism              0.412    25.652    
                         clock uncertainty           -0.035    25.616    
    SLICE_X9Y136         LDCE (Recov_ldce_G_CLR)     -0.405    25.211    controller/dataTxFifo/status_reg
  -------------------------------------------------------------------
                         required time                         25.211    
                         arrival time                         -21.818    
  -------------------------------------------------------------------
                         slack                                  3.393    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.349ns  (arrival time - required time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                            (clock source 'controller/dataTxFifo/pRead_counter/pNextToRead[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/status_reg/CLR
                            (removal check against falling-edge clock controller/dataTxFifo/pRead_counter/pNextToRead[5]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -8.333ns  (controller/dataTxFifo/pRead_counter/pNextToRead[5] fall@8.334ns - controller/dataTxFifo/pRead_counter/pNextToRead[5] rise@16.667ns)
  Data Path Delay:        13.251ns  (logic 0.238ns (1.796%)  route 13.013ns (98.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        13.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    19.461ns = ( 27.795 - 8.334 ) 
    Source Clock Delay      (SCD):    5.642ns = ( 22.309 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[5] rise edge)
                                                     16.667    16.667 r  
    A10                                               0.000    16.667 f  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460    18.127 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    20.325    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.416 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503    21.919    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDRE (Prop_fdre_C_Q)         0.390    22.309 r  controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                         net (fo=4, routed)           3.693    26.002    controller/dataTxFifo/pRead_counter/pNextToRead[5]
    SLICE_X8Y136         LUT2 (Prop_lut2_I1_O)        0.238    26.240 f  controller/dataTxFifo/pRead_counter/status_reg_i_2/O
                         net (fo=1, routed)           9.320    35.560    controller/dataTxFifo/pRead_counter_n_9
    SLICE_X9Y136         LDCE                                         f  controller/dataTxFifo/status_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[5] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.625    13.903    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
    SLICE_X8Y135         FDRE (Prop_fdre_C_Q)         0.484    14.387 f  controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                         net (fo=4, routed)          12.586    26.973    controller/dataTxFifo/pRead_counter/pNextToRead[5]
    SLICE_X9Y136         LUT2 (Prop_lut2_I0_O)        0.295    27.268 f  controller/dataTxFifo/pRead_counter/status_reg_i_1/O
                         net (fo=2, routed)           0.527    27.795    controller/dataTxFifo/pRead_counter_n_10
    SLICE_X9Y136         LDCE                                         f  controller/dataTxFifo/status_reg/G
                         clock pessimism             -0.412    27.383    
                         clock uncertainty            0.035    27.419    
    SLICE_X9Y136         LDCE (Remov_ldce_G_CLR)     -0.208    27.211    controller/dataTxFifo/status_reg
  -------------------------------------------------------------------
                         required time                        -27.211    
                         arrival time                          35.560    
  -------------------------------------------------------------------
                         slack                                  8.349    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  controller/dataTxFifo/pRead_counter/pNextToRead[6]
  To Clock:  controller/dataTxFifo/pRead_counter/pNextToRead[5]

Setup :            0  Failing Endpoints,  Worst Slack        9.442ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.501ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.442ns  (required time - arrival time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q
                            (clock source 'controller/dataTxFifo/pRead_counter/pNextToRead[6]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/status_reg/CLR
                            (recovery check against falling-edge clock controller/dataTxFifo/pRead_counter/pNextToRead[5]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (controller/dataTxFifo/pRead_counter/pNextToRead[5] fall@25.001ns - controller/dataTxFifo/pRead_counter/pNextToRead[6] fall@8.334ns)
  Data Path Delay:        17.793ns  (logic 0.124ns (0.697%)  route 17.669ns (99.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        11.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    16.906ns = ( 41.907 - 25.001 ) 
    Source Clock Delay      (SCD):    6.093ns = ( 14.427 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[6] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.625    13.903    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.524    14.427 f  controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q
                         net (fo=4, routed)           6.553    20.981    controller/dataTxFifo/pRead_counter/pNextToRead[6]
    SLICE_X8Y136         LUT2 (Prop_lut2_I0_O)        0.124    21.105 f  controller/dataTxFifo/pRead_counter/status_reg_i_2/O
                         net (fo=1, routed)          11.115    32.220    controller/dataTxFifo/pRead_counter_n_9
    SLICE_X9Y136         LDCE                                         f  controller/dataTxFifo/status_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[5] fall edge)
                                                     25.001    25.001 f  
    A10                                               0.000    25.001 f  ftdi_clk (IN)
                         net (fo=0)                   0.000    25.001    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460    26.461 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    28.659    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.750 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503    30.253    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
    SLICE_X8Y135         FDRE (Prop_fdre_C_Q)         0.390    30.643 f  controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                         net (fo=4, routed)          10.576    41.219    controller/dataTxFifo/pRead_counter/pNextToRead[5]
    SLICE_X9Y136         LUT2 (Prop_lut2_I0_O)        0.238    41.457 f  controller/dataTxFifo/pRead_counter/status_reg_i_1/O
                         net (fo=2, routed)           0.451    41.907    controller/dataTxFifo/pRead_counter_n_10
    SLICE_X9Y136         LDCE                                         f  controller/dataTxFifo/status_reg/G
                         clock pessimism              0.195    42.102    
                         clock uncertainty           -0.035    42.067    
    SLICE_X9Y136         LDCE (Recov_ldce_G_CLR)     -0.405    41.662    controller/dataTxFifo/status_reg
  -------------------------------------------------------------------
                         required time                         41.662    
                         arrival time                         -32.220    
  -------------------------------------------------------------------
                         slack                                  9.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.501ns  (arrival time - required time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q
                            (clock source 'controller/dataTxFifo/pRead_counter/pNextToRead[6]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/status_reg/CLR
                            (removal check against falling-edge clock controller/dataTxFifo/pRead_counter/pNextToRead[5]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/dataTxFifo/pRead_counter/pNextToRead[5] fall@8.334ns - controller/dataTxFifo/pRead_counter/pNextToRead[6] fall@8.334ns)
  Data Path Delay:        8.119ns  (logic 0.045ns (0.554%)  route 8.074ns (99.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.828ns = ( 17.162 - 8.334 ) 
    Source Clock Delay      (SCD):    1.864ns = ( 10.198 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[6] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565    10.031    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.167    10.198 f  controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q
                         net (fo=4, routed)           3.533    13.731    controller/dataTxFifo/pRead_counter/pNextToRead[6]
    SLICE_X8Y136         LUT2 (Prop_lut2_I0_O)        0.045    13.776 f  controller/dataTxFifo/pRead_counter/status_reg_i_2/O
                         net (fo=1, routed)           4.540    18.317    controller/dataTxFifo/pRead_counter_n_9
    SLICE_X9Y136         LDCE                                         f  controller/dataTxFifo/status_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[5] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     8.821 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     9.691    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     9.720 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835    10.555    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
    SLICE_X8Y135         FDRE (Prop_fdre_C_Q)         0.188    10.743 f  controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                         net (fo=4, routed)           6.071    16.814    controller/dataTxFifo/pRead_counter/pNextToRead[5]
    SLICE_X9Y136         LUT2 (Prop_lut2_I0_O)        0.122    16.936 f  controller/dataTxFifo/pRead_counter/status_reg_i_1/O
                         net (fo=2, routed)           0.227    17.162    controller/dataTxFifo/pRead_counter_n_10
    SLICE_X9Y136         LDCE                                         f  controller/dataTxFifo/status_reg/G
                         clock pessimism             -0.254    16.908    
    SLICE_X9Y136         LDCE (Remov_ldce_G_CLR)     -0.092    16.816    controller/dataTxFifo/status_reg
  -------------------------------------------------------------------
                         required time                        -16.816    
                         arrival time                          18.317    
  -------------------------------------------------------------------
                         slack                                  1.501    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  controller/dataTxFifo/pRead_counter/pNextToRead[5]
  To Clock:  controller/dataTxFifo/pRead_counter/pNextToRead[6]

Setup :            0  Failing Endpoints,  Worst Slack       10.658ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.528ns,  Total Violation       -0.528ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.658ns  (required time - arrival time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                            (clock source 'controller/dataTxFifo/pRead_counter/pNextToRead[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/status_reg/CLR
                            (recovery check against falling-edge clock controller/dataTxFifo/pRead_counter/pNextToRead[6]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (controller/dataTxFifo/pRead_counter/pNextToRead[6] rise@16.667ns - controller/dataTxFifo/pRead_counter/pNextToRead[5] rise@0.000ns)
  Data Path Delay:        15.765ns  (logic 0.295ns (1.871%)  route 15.470ns (98.129%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        10.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    16.055ns = ( 32.722 - 16.667 ) 
    Source Clock Delay      (SCD):    6.053ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[5] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.848    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.944 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.625     5.569    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDRE (Prop_fdre_C_Q)         0.484     6.053 r  controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                         net (fo=4, routed)           4.355    10.408    controller/dataTxFifo/pRead_counter/pNextToRead[5]
    SLICE_X8Y136         LUT2 (Prop_lut2_I1_O)        0.295    10.703 f  controller/dataTxFifo/pRead_counter/status_reg_i_2/O
                         net (fo=1, routed)          11.115    21.818    controller/dataTxFifo/pRead_counter_n_9
    SLICE_X9Y136         LDCE                                         f  controller/dataTxFifo/status_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[6] rise edge)
                                                     16.667    16.667 f  
    A10                                               0.000    16.667 f  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460    18.127 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    20.325    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.416 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503    21.919    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.423    22.342 r  controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q
                         net (fo=4, routed)           9.829    32.171    controller/dataTxFifo/pRead_counter/pNextToRead[6]
    SLICE_X9Y136         LUT2 (Prop_lut2_I1_O)        0.100    32.271 f  controller/dataTxFifo/pRead_counter/status_reg_i_1/O
                         net (fo=2, routed)           0.451    32.722    controller/dataTxFifo/pRead_counter_n_10
    SLICE_X9Y136         LDCE                                         f  controller/dataTxFifo/status_reg/G
                         clock pessimism              0.195    32.917    
                         clock uncertainty           -0.035    32.882    
    SLICE_X9Y136         LDCE (Recov_ldce_G_CLR)     -0.405    32.477    controller/dataTxFifo/status_reg
  -------------------------------------------------------------------
                         required time                         32.477    
                         arrival time                         -21.818    
  -------------------------------------------------------------------
                         slack                                 10.658    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.528ns  (arrival time - required time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                            (clock source 'controller/dataTxFifo/pRead_counter/pNextToRead[5]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/status_reg/CLR
                            (removal check against falling-edge clock controller/dataTxFifo/pRead_counter/pNextToRead[6]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/dataTxFifo/pRead_counter/pNextToRead[6] rise@0.000ns - controller/dataTxFifo/pRead_counter/pNextToRead[5] rise@0.000ns)
  Data Path Delay:        6.550ns  (logic 0.098ns (1.496%)  route 6.452ns (98.504%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        7.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.272ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[5] rise edge)
                                                      0.000     0.000 r  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.106    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.132 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.697    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDRE (Prop_fdre_C_Q)         0.151     1.848 r  controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q
                         net (fo=4, routed)           1.912     3.760    controller/dataTxFifo/pRead_counter/pNextToRead[5]
    SLICE_X8Y136         LUT2 (Prop_lut2_I1_O)        0.098     3.858 f  controller/dataTxFifo/pRead_counter/status_reg_i_2/O
                         net (fo=1, routed)           4.540     8.398    controller/dataTxFifo/pRead_counter_n_9
    SLICE_X9Y136         LDCE                                         f  controller/dataTxFifo/status_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[6] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.221    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.208     2.429 r  controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q
                         net (fo=4, routed)           6.560     8.989    controller/dataTxFifo/pRead_counter/pNextToRead[6]
    SLICE_X9Y136         LUT2 (Prop_lut2_I1_O)        0.056     9.045 f  controller/dataTxFifo/pRead_counter/status_reg_i_1/O
                         net (fo=2, routed)           0.227     9.272    controller/dataTxFifo/pRead_counter_n_10
    SLICE_X9Y136         LDCE                                         f  controller/dataTxFifo/status_reg/G
                         clock pessimism             -0.254     9.018    
    SLICE_X9Y136         LDCE (Remov_ldce_G_CLR)     -0.092     8.926    controller/dataTxFifo/status_reg
  -------------------------------------------------------------------
                         required time                         -8.926    
                         arrival time                           8.398    
  -------------------------------------------------------------------
                         slack                                 -0.528    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  controller/dataTxFifo/pRead_counter/pNextToRead[6]
  To Clock:  controller/dataTxFifo/pRead_counter/pNextToRead[6]

Setup :            0  Failing Endpoints,  Worst Slack        0.480ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.480ns  (required time - arrival time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q
                            (clock source 'controller/dataTxFifo/pRead_counter/pNextToRead[6]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/status_reg/CLR
                            (recovery check against falling-edge clock controller/dataTxFifo/pRead_counter/pNextToRead[6]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (controller/dataTxFifo/pRead_counter/pNextToRead[6] rise@16.667ns - controller/dataTxFifo/pRead_counter/pNextToRead[6] fall@8.334ns)
  Data Path Delay:        17.793ns  (logic 0.124ns (0.697%)  route 17.669ns (99.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        10.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    16.055ns = ( 32.722 - 16.667 ) 
    Source Clock Delay      (SCD):    6.093ns = ( 14.427 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[6] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.531     9.865 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.317    12.182    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    12.278 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.625    13.903    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.524    14.427 f  controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q
                         net (fo=4, routed)           6.553    20.981    controller/dataTxFifo/pRead_counter/pNextToRead[6]
    SLICE_X8Y136         LUT2 (Prop_lut2_I0_O)        0.124    21.105 f  controller/dataTxFifo/pRead_counter/status_reg_i_2/O
                         net (fo=1, routed)          11.115    32.220    controller/dataTxFifo/pRead_counter_n_9
    SLICE_X9Y136         LDCE                                         f  controller/dataTxFifo/status_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[6] rise edge)
                                                     16.667    16.667 f  
    A10                                               0.000    16.667 f  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         1.460    18.127 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    20.325    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.416 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503    21.919    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.423    22.342 r  controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q
                         net (fo=4, routed)           9.829    32.171    controller/dataTxFifo/pRead_counter/pNextToRead[6]
    SLICE_X9Y136         LUT2 (Prop_lut2_I1_O)        0.100    32.271 f  controller/dataTxFifo/pRead_counter/status_reg_i_1/O
                         net (fo=2, routed)           0.451    32.722    controller/dataTxFifo/pRead_counter_n_10
    SLICE_X9Y136         LDCE                                         f  controller/dataTxFifo/status_reg/G
                         clock pessimism              0.419    33.140    
                         clock uncertainty           -0.035    33.105    
    SLICE_X9Y136         LDCE (Recov_ldce_G_CLR)     -0.405    32.700    controller/dataTxFifo/status_reg
  -------------------------------------------------------------------
                         required time                         32.700    
                         arrival time                         -32.220    
  -------------------------------------------------------------------
                         slack                                  0.480    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.666ns  (arrival time - required time)
  Source:                 controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q
                            (clock source 'controller/dataTxFifo/pRead_counter/pNextToRead[6]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            controller/dataTxFifo/status_reg/CLR
                            (removal check against falling-edge clock controller/dataTxFifo/pRead_counter/pNextToRead[6]'  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -8.334ns  (controller/dataTxFifo/pRead_counter/pNextToRead[6] rise@0.000ns - controller/dataTxFifo/pRead_counter/pNextToRead[6] fall@8.334ns)
  Data Path Delay:        8.119ns  (logic 0.045ns (0.554%)  route 8.074ns (99.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.272ns
    Source Clock Delay      (SCD):    1.864ns = ( 10.198 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[6] fall edge)
                                                      8.334     8.334 f  
    A10                                               0.000     8.334 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     8.334    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.298     8.632 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     9.440    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.466 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565    10.031    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.167    10.198 f  controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q
                         net (fo=4, routed)           3.533    13.731    controller/dataTxFifo/pRead_counter/pNextToRead[6]
    SLICE_X8Y136         LUT2 (Prop_lut2_I0_O)        0.045    13.776 f  controller/dataTxFifo/pRead_counter/status_reg_i_2/O
                         net (fo=1, routed)           4.540    18.317    controller/dataTxFifo/pRead_counter_n_9
    SLICE_X9Y136         LDCE                                         f  controller/dataTxFifo/status_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/dataTxFifo/pRead_counter/pNextToRead[6] rise edge)
                                                      0.000     0.000 f  
    A10                                               0.000     0.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk
    A10                  IBUF (Prop_ibuf_I_O)         0.487     0.487 f  ftdi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.357    ftdi_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.386 f  ftdi_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.221    controller/dataTxFifo/pRead_counter/ftdi_clk_IBUF_BUFG
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.208     2.429 r  controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q
                         net (fo=4, routed)           6.560     8.989    controller/dataTxFifo/pRead_counter/pNextToRead[6]
    SLICE_X9Y136         LUT2 (Prop_lut2_I1_O)        0.056     9.045 f  controller/dataTxFifo/pRead_counter/status_reg_i_1/O
                         net (fo=2, routed)           0.227     9.272    controller/dataTxFifo/pRead_counter_n_10
    SLICE_X9Y136         LDCE                                         f  controller/dataTxFifo/status_reg/G
                         clock pessimism             -0.565     8.707    
                         clock uncertainty            0.035     8.742    
    SLICE_X9Y136         LDCE (Remov_ldce_G_CLR)     -0.092     8.650    controller/dataTxFifo/status_reg
  -------------------------------------------------------------------
                         required time                         -8.650    
                         arrival time                          18.317    
  -------------------------------------------------------------------
                         slack                                  9.666    





