<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TRex: SYSCFG_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="Dino.png"/></td>
  <td id="projectalign">
   <div id="projectname">TRex<span id="projectnumber">&#160;1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">SYSCFG_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32h743xx.html">Stm32h743xx</a> &raquo; <a class="el" href="group___peripheral__registers__structures.html">Peripheral_registers_structures</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>System configuration controller.  
 <a href="struct_s_y_s_c_f_g___type_def.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ac4ac04e673b5b8320d53f7b0947db902"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s_c_f_g___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">RESERVED1</a></td></tr>
<tr class="separator:ac4ac04e673b5b8320d53f7b0947db902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b33272a8a8521f94fda08d4a66c58fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s_c_f_g___type_def.html#a3b33272a8a8521f94fda08d4a66c58fc">PMCR</a></td></tr>
<tr class="separator:a3b33272a8a8521f94fda08d4a66c58fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52f7bf8003ba69d66a4e86dea6eeab65"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s_c_f_g___type_def.html#a52f7bf8003ba69d66a4e86dea6eeab65">EXTICR</a> [4]</td></tr>
<tr class="separator:a52f7bf8003ba69d66a4e86dea6eeab65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26f1e746ccbf9c9f67e7c60e61085ec1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s_c_f_g___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a></td></tr>
<tr class="separator:a26f1e746ccbf9c9f67e7c60e61085ec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c9b972a304c0e08ca27cbe57627c496"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s_c_f_g___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">RESERVED2</a></td></tr>
<tr class="separator:a4c9b972a304c0e08ca27cbe57627c496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b30c7db0f4418362bc847e46678914b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s_c_f_g___type_def.html#a5b30c7db0f4418362bc847e46678914b">CCCSR</a></td></tr>
<tr class="separator:a5b30c7db0f4418362bc847e46678914b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34c0748ddd46a299e677ed1ff0b3b3ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s_c_f_g___type_def.html#a34c0748ddd46a299e677ed1ff0b3b3ec">CCVR</a></td></tr>
<tr class="separator:a34c0748ddd46a299e677ed1ff0b3b3ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade82175f8de1848c6f0f3c7c588c73ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s_c_f_g___type_def.html#ade82175f8de1848c6f0f3c7c588c73ea">CCCR</a></td></tr>
<tr class="separator:ade82175f8de1848c6f0f3c7c588c73ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6778acfc835e0a747f9ab78015950498"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s_c_f_g___type_def.html#a6778acfc835e0a747f9ab78015950498">PWRCR</a></td></tr>
<tr class="separator:a6778acfc835e0a747f9ab78015950498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a96bed985c1d60d65eb3ba52334e3c2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s_c_f_g___type_def.html#a0a96bed985c1d60d65eb3ba52334e3c2">RESERVED3</a> [61]</td></tr>
<tr class="separator:a0a96bed985c1d60d65eb3ba52334e3c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a884946dd22cd51653f346e8f9abf45fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s_c_f_g___type_def.html#a884946dd22cd51653f346e8f9abf45fe">PKGR</a></td></tr>
<tr class="separator:a884946dd22cd51653f346e8f9abf45fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba4fa28708b172171bc2c97e99092b42"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s_c_f_g___type_def.html#aba4fa28708b172171bc2c97e99092b42">RESERVED4</a> [118]</td></tr>
<tr class="separator:aba4fa28708b172171bc2c97e99092b42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af33ae45ed8d76cad35d9e2c8b4ba3832"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s_c_f_g___type_def.html#af33ae45ed8d76cad35d9e2c8b4ba3832">UR0</a></td></tr>
<tr class="separator:af33ae45ed8d76cad35d9e2c8b4ba3832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28e086e0499149123e98c135a78619f5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s_c_f_g___type_def.html#a28e086e0499149123e98c135a78619f5">UR1</a></td></tr>
<tr class="separator:a28e086e0499149123e98c135a78619f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8b23d4a8923cf423d580023dc214775"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s_c_f_g___type_def.html#af8b23d4a8923cf423d580023dc214775">UR2</a></td></tr>
<tr class="separator:af8b23d4a8923cf423d580023dc214775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fd6f212a4a6620937b818a7cfcdf31b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s_c_f_g___type_def.html#a9fd6f212a4a6620937b818a7cfcdf31b">UR3</a></td></tr>
<tr class="separator:a9fd6f212a4a6620937b818a7cfcdf31b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adec4cf6e02be1ffc00c2e2762c5ac209"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s_c_f_g___type_def.html#adec4cf6e02be1ffc00c2e2762c5ac209">UR4</a></td></tr>
<tr class="separator:adec4cf6e02be1ffc00c2e2762c5ac209"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeedddb5d4f97d0e6778baabf854c4798"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s_c_f_g___type_def.html#aeedddb5d4f97d0e6778baabf854c4798">UR5</a></td></tr>
<tr class="separator:aeedddb5d4f97d0e6778baabf854c4798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a712249b82c978790c4a58cb0b087fdcd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s_c_f_g___type_def.html#a712249b82c978790c4a58cb0b087fdcd">UR6</a></td></tr>
<tr class="separator:a712249b82c978790c4a58cb0b087fdcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e5823b78fc80bc83ea7416b9bfa6157"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s_c_f_g___type_def.html#a7e5823b78fc80bc83ea7416b9bfa6157">UR7</a></td></tr>
<tr class="separator:a7e5823b78fc80bc83ea7416b9bfa6157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add3fd5ac9669afd328c7a70f11eb3f1a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s_c_f_g___type_def.html#add3fd5ac9669afd328c7a70f11eb3f1a">UR8</a></td></tr>
<tr class="separator:add3fd5ac9669afd328c7a70f11eb3f1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff203bdf14913e82c79976e176109657"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s_c_f_g___type_def.html#aff203bdf14913e82c79976e176109657">UR9</a></td></tr>
<tr class="separator:aff203bdf14913e82c79976e176109657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5715c8212be533aae951f481087364df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s_c_f_g___type_def.html#a5715c8212be533aae951f481087364df">UR10</a></td></tr>
<tr class="separator:a5715c8212be533aae951f481087364df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30dbc4613012f7e6f540b1edc68bf4ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s_c_f_g___type_def.html#a30dbc4613012f7e6f540b1edc68bf4ae">UR11</a></td></tr>
<tr class="separator:a30dbc4613012f7e6f540b1edc68bf4ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba87b6b0784014fa91021f120493d652"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s_c_f_g___type_def.html#aba87b6b0784014fa91021f120493d652">UR12</a></td></tr>
<tr class="separator:aba87b6b0784014fa91021f120493d652"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56c91512cfcfd7a4555fee0acdde3f71"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s_c_f_g___type_def.html#a56c91512cfcfd7a4555fee0acdde3f71">UR13</a></td></tr>
<tr class="separator:a56c91512cfcfd7a4555fee0acdde3f71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aff8ca5f3eff40ff140f811e570ebaa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s_c_f_g___type_def.html#a3aff8ca5f3eff40ff140f811e570ebaa">UR14</a></td></tr>
<tr class="separator:a3aff8ca5f3eff40ff140f811e570ebaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55e3ab9901f3553c6d14e82c3de0b401"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s_c_f_g___type_def.html#a55e3ab9901f3553c6d14e82c3de0b401">UR15</a></td></tr>
<tr class="separator:a55e3ab9901f3553c6d14e82c3de0b401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9900817d9304ed363ae77215cfc89d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s_c_f_g___type_def.html#aa9900817d9304ed363ae77215cfc89d5">UR16</a></td></tr>
<tr class="separator:aa9900817d9304ed363ae77215cfc89d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ed020062eb44248bbd25ca30531f477"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s_c_f_g___type_def.html#a8ed020062eb44248bbd25ca30531f477">UR17</a></td></tr>
<tr class="separator:a8ed020062eb44248bbd25ca30531f477"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>System configuration controller. </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01055">1055</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="ade82175f8de1848c6f0f3c7c588c73ea" name="ade82175f8de1848c6f0f3c7c588c73ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade82175f8de1848c6f0f3c7c588c73ea">&#9670;&#160;</a></span>CCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCFG compensation cell code register, Address offset: 0x28 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01064">1064</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a5b30c7db0f4418362bc847e46678914b" name="a5b30c7db0f4418362bc847e46678914b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b30c7db0f4418362bc847e46678914b">&#9670;&#160;</a></span>CCCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCCSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCFG compensation cell control/status register, Address offset: 0x20 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01062">1062</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a34c0748ddd46a299e677ed1ff0b3b3ec" name="a34c0748ddd46a299e677ed1ff0b3b3ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34c0748ddd46a299e677ed1ff0b3b3ec">&#9670;&#160;</a></span>CCVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCVR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCFG compensation cell value register, Address offset: 0x24 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01063">1063</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a26f1e746ccbf9c9f67e7c60e61085ec1" name="a26f1e746ccbf9c9f67e7c60e61085ec1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26f1e746ccbf9c9f67e7c60e61085ec1">&#9670;&#160;</a></span>CFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCFG configuration registers, Address offset: 0x18 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01060">1060</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a52f7bf8003ba69d66a4e86dea6eeab65" name="a52f7bf8003ba69d66a4e86dea6eeab65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52f7bf8003ba69d66a4e86dea6eeab65">&#9670;&#160;</a></span>EXTICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTICR[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCFG external interrupt configuration registers, Address offset: 0x08-0x14 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01059">1059</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a884946dd22cd51653f346e8f9abf45fe" name="a884946dd22cd51653f346e8f9abf45fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a884946dd22cd51653f346e8f9abf45fe">&#9670;&#160;</a></span>PKGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PKGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCFG package register, Address offset: 0x124 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01067">1067</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a3b33272a8a8521f94fda08d4a66c58fc" name="a3b33272a8a8521f94fda08d4a66c58fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b33272a8a8521f94fda08d4a66c58fc">&#9670;&#160;</a></span>PMCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PMCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCFG peripheral mode configuration register, Address offset: 0x04 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01058">1058</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a6778acfc835e0a747f9ab78015950498" name="a6778acfc835e0a747f9ab78015950498"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6778acfc835e0a747f9ab78015950498">&#9670;&#160;</a></span>PWRCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PWRCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWR control register, Address offset: 0x2C <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01065">1065</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="ac4ac04e673b5b8320d53f7b0947db902" name="ac4ac04e673b5b8320d53f7b0947db902"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4ac04e673b5b8320d53f7b0947db902">&#9670;&#160;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x00 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01057">1057</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a4c9b972a304c0e08ca27cbe57627c496" name="a4c9b972a304c0e08ca27cbe57627c496"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c9b972a304c0e08ca27cbe57627c496">&#9670;&#160;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x1C <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01061">1061</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a0a96bed985c1d60d65eb3ba52334e3c2" name="a0a96bed985c1d60d65eb3ba52334e3c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a96bed985c1d60d65eb3ba52334e3c2">&#9670;&#160;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED3[61]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x30-0x120 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01066">1066</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="aba4fa28708b172171bc2c97e99092b42" name="aba4fa28708b172171bc2c97e99092b42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba4fa28708b172171bc2c97e99092b42">&#9670;&#160;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED4[118]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x128-0x2FC <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01068">1068</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="af33ae45ed8d76cad35d9e2c8b4ba3832" name="af33ae45ed8d76cad35d9e2c8b4ba3832"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af33ae45ed8d76cad35d9e2c8b4ba3832">&#9670;&#160;</a></span>UR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t UR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCFG user register 0, Address offset: 0x300 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01069">1069</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a28e086e0499149123e98c135a78619f5" name="a28e086e0499149123e98c135a78619f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28e086e0499149123e98c135a78619f5">&#9670;&#160;</a></span>UR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t UR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCFG user register 1, Address offset: 0x304 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01070">1070</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a5715c8212be533aae951f481087364df" name="a5715c8212be533aae951f481087364df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5715c8212be533aae951f481087364df">&#9670;&#160;</a></span>UR10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t UR10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCFG user register 10, Address offset: 0x328 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01079">1079</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a30dbc4613012f7e6f540b1edc68bf4ae" name="a30dbc4613012f7e6f540b1edc68bf4ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30dbc4613012f7e6f540b1edc68bf4ae">&#9670;&#160;</a></span>UR11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t UR11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCFG user register 11, Address offset: 0x32C <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01080">1080</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="aba87b6b0784014fa91021f120493d652" name="aba87b6b0784014fa91021f120493d652"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba87b6b0784014fa91021f120493d652">&#9670;&#160;</a></span>UR12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t UR12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCFG user register 12, Address offset: 0x330 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01081">1081</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a56c91512cfcfd7a4555fee0acdde3f71" name="a56c91512cfcfd7a4555fee0acdde3f71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56c91512cfcfd7a4555fee0acdde3f71">&#9670;&#160;</a></span>UR13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t UR13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCFG user register 13, Address offset: 0x334 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01082">1082</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a3aff8ca5f3eff40ff140f811e570ebaa" name="a3aff8ca5f3eff40ff140f811e570ebaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3aff8ca5f3eff40ff140f811e570ebaa">&#9670;&#160;</a></span>UR14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t UR14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCFG user register 14, Address offset: 0x338 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01083">1083</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a55e3ab9901f3553c6d14e82c3de0b401" name="a55e3ab9901f3553c6d14e82c3de0b401"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55e3ab9901f3553c6d14e82c3de0b401">&#9670;&#160;</a></span>UR15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t UR15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCFG user register 15, Address offset: 0x33C <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01084">1084</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="aa9900817d9304ed363ae77215cfc89d5" name="aa9900817d9304ed363ae77215cfc89d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9900817d9304ed363ae77215cfc89d5">&#9670;&#160;</a></span>UR16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t UR16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCFG user register 16, Address offset: 0x340 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01085">1085</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a8ed020062eb44248bbd25ca30531f477" name="a8ed020062eb44248bbd25ca30531f477"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ed020062eb44248bbd25ca30531f477">&#9670;&#160;</a></span>UR17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t UR17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCFG user register 17, Address offset: 0x344 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01086">1086</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="af8b23d4a8923cf423d580023dc214775" name="af8b23d4a8923cf423d580023dc214775"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8b23d4a8923cf423d580023dc214775">&#9670;&#160;</a></span>UR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t UR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCFG user register 2, Address offset: 0x308 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01071">1071</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a9fd6f212a4a6620937b818a7cfcdf31b" name="a9fd6f212a4a6620937b818a7cfcdf31b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fd6f212a4a6620937b818a7cfcdf31b">&#9670;&#160;</a></span>UR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t UR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCFG user register 3, Address offset: 0x30C <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01072">1072</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="adec4cf6e02be1ffc00c2e2762c5ac209" name="adec4cf6e02be1ffc00c2e2762c5ac209"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adec4cf6e02be1ffc00c2e2762c5ac209">&#9670;&#160;</a></span>UR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t UR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCFG user register 4, Address offset: 0x310 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01073">1073</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="aeedddb5d4f97d0e6778baabf854c4798" name="aeedddb5d4f97d0e6778baabf854c4798"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeedddb5d4f97d0e6778baabf854c4798">&#9670;&#160;</a></span>UR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t UR5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCFG user register 5, Address offset: 0x314 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01074">1074</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a712249b82c978790c4a58cb0b087fdcd" name="a712249b82c978790c4a58cb0b087fdcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a712249b82c978790c4a58cb0b087fdcd">&#9670;&#160;</a></span>UR6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t UR6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCFG user register 6, Address offset: 0x318 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01075">1075</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a7e5823b78fc80bc83ea7416b9bfa6157" name="a7e5823b78fc80bc83ea7416b9bfa6157"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e5823b78fc80bc83ea7416b9bfa6157">&#9670;&#160;</a></span>UR7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t UR7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCFG user register 7, Address offset: 0x31C <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01076">1076</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="add3fd5ac9669afd328c7a70f11eb3f1a" name="add3fd5ac9669afd328c7a70f11eb3f1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add3fd5ac9669afd328c7a70f11eb3f1a">&#9670;&#160;</a></span>UR8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t UR8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCFG user register 8, Address offset: 0x320 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01077">1077</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="aff203bdf14913e82c79976e176109657" name="aff203bdf14913e82c79976e176109657"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff203bdf14913e82c79976e176109657">&#9670;&#160;</a></span>UR9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t UR9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCFG user register 9, Address offset: 0x324 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01078">1078</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>C:/Users/Roth/STM32CubeIDE/workspace_1.11.0/TRex/lib/hal/Drivers/CMSIS/Device/ST/STM32H7xx/Include/<a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
