// Seed: 189788688
module module_0 (
    output tri id_0,
    input uwire id_1,
    input tri0 id_2,
    output tri0 id_3,
    input tri1 id_4,
    output wand id_5,
    output uwire id_6,
    output wand id_7,
    input supply1 id_8,
    output supply0 id_9,
    input wand id_10,
    output wire id_11,
    input supply0 id_12,
    output uwire id_13,
    input wire id_14,
    input wor id_15
);
  wire id_17;
endmodule
module module_1 (
    output supply0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    input wire id_3,
    input tri1 id_4
);
  assign id_0 = id_2;
  module_0(
      id_0, id_3, id_4, id_0, id_3, id_0, id_0, id_0, id_3, id_0, id_2, id_0, id_3, id_0, id_3, id_4
  );
endmodule
