Analysis & Synthesis report for top
Thu Feb  6 18:17:26 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Physical Synthesis Netlist Optimizations
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for nios2_system:u0|nios2_system_altpll_0:altpll_0
 16. Source assignments for nios2_system:u0|nios2_system_altpll_0:altpll_0|nios2_system_altpll_0_stdsync_sv6:stdsync2|nios2_system_altpll_0_dffpipe_l2c:dffpipe3
 17. Source assignments for nios2_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 18. Source assignments for nios2_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 19. Parameter Settings for User Entity Instance: nios2_system:u0|altera_reset_controller:rst_controller
 20. Parameter Settings for User Entity Instance: nios2_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 21. Parameter Settings for User Entity Instance: nios2_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 22. Parameter Settings for User Entity Instance: ptmch_top:ptmch_inst|ptmch_trg:trg_inst
 23. Port Connectivity Checks: "nios2_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 24. Port Connectivity Checks: "nios2_system:u0|altera_reset_controller:rst_controller"
 25. Port Connectivity Checks: "nios2_system:u0|nios2_system_altpll_0:altpll_0|nios2_system_altpll_0_altpll_sc92:sd1"
 26. Port Connectivity Checks: "nios2_system:u0|nios2_system_altpll_0:altpll_0"
 27. Post-Synthesis Netlist Statistics for Top Partition
 28. Elapsed Time Per Partition
 29. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Feb  6 18:17:26 2025          ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                      ; top                                            ;
; Top-level Entity Name              ; max10_10m08_top                                ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; 92                                             ;
;     Total combinational functions  ; 70                                             ;
;     Dedicated logic registers      ; 65                                             ;
; Total registers                    ; 65                                             ;
; Total pins                         ; 10                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 1                                              ;
; UFM blocks                         ; 0                                              ;
; ADC blocks                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M08SAE144C8G     ;                    ;
; Top-level entity name                                            ; max10_10m08_top    ; top                ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; On                 ; Off                ;
; Optimization Technique                                           ; Speed              ; Balanced           ;
; Perform WYSIWYG Primitive Resynthesis                            ; On                 ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+--------------+
; File Name with User-Entered Path                                                       ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                           ; Library      ;
+----------------------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+--------------+
; max10_10m08_top.sv                                                                     ; yes             ; User SystemVerilog HDL File  ; C:/work_fpga/ptmch_fpga-main/max10_10m08_top.sv                                        ;              ;
; rtl/ptmch/ptmch_trg.sv                                                                 ; yes             ; User SystemVerilog HDL File  ; C:/work_fpga/ptmch_fpga-main/rtl/ptmch/ptmch_trg.sv                                    ;              ;
; rtl/ptmch/ptmch_top.sv                                                                 ; yes             ; User SystemVerilog HDL File  ; C:/work_fpga/ptmch_fpga-main/rtl/ptmch/ptmch_top.sv                                    ;              ;
; c:/work_fpga/ptmch_fpga-main/db/ip/nios2_system/nios2_system.v                         ; yes             ; Auto-Found Verilog HDL File  ; c:/work_fpga/ptmch_fpga-main/db/ip/nios2_system/nios2_system.v                         ; nios2_system ;
; c:/work_fpga/ptmch_fpga-main/db/ip/nios2_system/submodules/altera_reset_controller.v   ; yes             ; Auto-Found Verilog HDL File  ; c:/work_fpga/ptmch_fpga-main/db/ip/nios2_system/submodules/altera_reset_controller.v   ; nios2_system ;
; c:/work_fpga/ptmch_fpga-main/db/ip/nios2_system/submodules/altera_reset_synchronizer.v ; yes             ; Auto-Found Verilog HDL File  ; c:/work_fpga/ptmch_fpga-main/db/ip/nios2_system/submodules/altera_reset_synchronizer.v ; nios2_system ;
; c:/work_fpga/ptmch_fpga-main/db/ip/nios2_system/submodules/nios2_system_altpll_0.v     ; yes             ; Auto-Found Verilog HDL File  ; c:/work_fpga/ptmch_fpga-main/db/ip/nios2_system/submodules/nios2_system_altpll_0.v     ; nios2_system ;
+----------------------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                         ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                 ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 92                                                                                                    ;
;                                             ;                                                                                                       ;
; Total combinational functions               ; 70                                                                                                    ;
; Logic element usage by number of LUT inputs ;                                                                                                       ;
;     -- 4 input functions                    ; 25                                                                                                    ;
;     -- 3 input functions                    ; 40                                                                                                    ;
;     -- <=2 input functions                  ; 5                                                                                                     ;
;                                             ;                                                                                                       ;
; Logic elements by mode                      ;                                                                                                       ;
;     -- normal mode                          ; 70                                                                                                    ;
;     -- arithmetic mode                      ; 0                                                                                                     ;
;                                             ;                                                                                                       ;
; Total registers                             ; 65                                                                                                    ;
;     -- Dedicated logic registers            ; 65                                                                                                    ;
;     -- I/O registers                        ; 0                                                                                                     ;
;                                             ;                                                                                                       ;
; I/O pins                                    ; 10                                                                                                    ;
;                                             ;                                                                                                       ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                     ;
;                                             ;                                                                                                       ;
; Total PLLs                                  ; 1                                                                                                     ;
;     -- PLLs                                 ; 1                                                                                                     ;
;                                             ;                                                                                                       ;
; Maximum fan-out node                        ; nios2_system:u0|nios2_system_altpll_0:altpll_0|nios2_system_altpll_0_altpll_sc92:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 54                                                                                                    ;
; Total fan-out                               ; 449                                                                                                   ;
; Average fan-out                             ; 2.88                                                                                                  ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                       ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                   ; Entity Name                       ; Library Name ;
+--------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |max10_10m08_top                                 ; 70 (0)              ; 65 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 10   ; 0            ; 0          ; |max10_10m08_top                                                                                      ; max10_10m08_top                   ; work         ;
;    |nios2_system:u0|                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |max10_10m08_top|nios2_system:u0                                                                      ; nios2_system                      ; nios2_system ;
;       |nios2_system_altpll_0:altpll_0|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_altpll_0:altpll_0                                       ; nios2_system_altpll_0             ; nios2_system ;
;          |nios2_system_altpll_0_altpll_sc92:sd1| ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_altpll_0:altpll_0|nios2_system_altpll_0_altpll_sc92:sd1 ; nios2_system_altpll_0_altpll_sc92 ; nios2_system ;
;    |ptmch_top:ptmch_inst|                        ; 70 (0)              ; 65 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |max10_10m08_top|ptmch_top:ptmch_inst                                                                 ; ptmch_top                         ; work         ;
;       |ptmch_trg:trg_inst|                       ; 70 (70)             ; 65 (65)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |max10_10m08_top|ptmch_top:ptmch_inst|ptmch_trg:trg_inst                                              ; ptmch_trg                         ; work         ;
+--------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                               ;
+--------+-------------------------+---------+--------------+--------------+-------------------------------------------------------------------------+------------------------------------------------+
; Vendor ; IP Core Name            ; Version ; Release Date ; License Type ; Entity Instance                                                         ; IP Include File                                ;
+--------+-------------------------+---------+--------------+--------------+-------------------------------------------------------------------------+------------------------------------------------+
; N/A    ; Qsys                    ; 23.1    ; N/A          ; N/A          ; |max10_10m08_top|nios2_system:u0                                        ; C:/work_fpga/ptmch_fpga-main/nios2_system.qsys ;
; Altera ; altpll                  ; 23.1    ; N/A          ; N/A          ; |max10_10m08_top|nios2_system:u0|nios2_system_altpll_0:altpll_0         ; C:/work_fpga/ptmch_fpga-main/nios2_system.qsys ;
; Altera ; altera_reset_controller ; 23.1    ; N/A          ; N/A          ; |max10_10m08_top|nios2_system:u0|altera_reset_controller:rst_controller ; C:/work_fpga/ptmch_fpga-main/nios2_system.qsys ;
+--------+-------------------------+---------+--------------+--------------+-------------------------------------------------------------------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                              ; Reason for Removal                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; nios2_system:u0|nios2_system_altpll_0:altpll_0|prev_reset                                                                                  ; Stuck at GND due to stuck port data_in ;
; nios2_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  ; Lost fanout                            ;
; nios2_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0,1] ; Lost fanout                            ;
; Total Number of Removed Registers = 4                                                                                                      ;                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                        ;
+-----------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                             ; Reason for Removal        ; Registers Removed due to This Register                                                                                                     ;
+-----------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; nios2_system:u0|nios2_system_altpll_0:altpll_0|prev_reset ; Stuck at GND              ; nios2_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, ;
;                                                           ; due to stuck port data_in ; nios2_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0],  ;
;                                                           ;                           ; nios2_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   ;
+-----------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 65    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 65    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 8     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------+
; Inverted Register Statistics                                     ;
+--------------------------------------------------------+---------+
; Inverted Register                                      ; Fan out ;
+--------------------------------------------------------+---------+
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_cnt[0] ; 5       ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_cnt[3] ; 4       ;
; Total number of inverted registers = 2                 ;         ;
+--------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------+
; Physical Synthesis Netlist Optimizations                                                                       ;
+-----------------------------------------------------------------------+------------------+---------------------+
; Node                                                                  ; Action           ; Reason              ;
+-----------------------------------------------------------------------+------------------+---------------------+
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|Equal9~0                      ; Deleted          ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|Equal9~0_OTERM1               ; Retimed Register ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|Equal9~0_RTM03                ; Modified         ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|Equal9~0_RTM03                ; Retimed Register ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|Equal9~1_OTERM5               ; Retimed Register ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|Equal9~2                      ; Deleted          ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|Equal9~2_RTM02                ; Modified         ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|Equal9~2_RTM054               ; Modified         ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|Equal9~2_RTM054               ; Retimed Register ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|Equal9~3                      ; Deleted          ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|Equal9~3_OTERM44              ; Retimed Register ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|Equal9~3_RTM046               ; Modified         ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|Equal9~3_RTM046               ; Retimed Register ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|Equal9~4                      ; Deleted          ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|Equal9~4_OTERM48              ; Retimed Register ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|Equal9~4_RTM050               ; Modified         ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|Equal9~4_RTM050               ; Retimed Register ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|TRG_PLS[0]~0                  ; Deleted          ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|TRG_PLS[0]~0_RTM042           ; Modified         ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|TRG_PLS[0]~0_RTM042           ; Retimed Register ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|TRG_PLS[0]~1                  ; Deleted          ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|TRG_PLS[0]~1_wirecell         ; Modified         ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|TRG_PLS[1]~3                  ; Deleted          ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|TRG_PLS[1]~3_wirecell         ; Modified         ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|TRG_PLS[2]~4                  ; Deleted          ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|TRG_PLS[2]~4_wirecell         ; Modified         ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|TRG_PLS[3]~6                  ; Deleted          ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|TRG_PLS[3]~6_wirecell         ; Modified         ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|TRG_PLS[4]~8                  ; Deleted          ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|TRG_PLS[4]~8_wirecell         ; Modified         ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|WideOr0~3                     ; Modified         ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|WideOr0~3_RTM041              ; Modified         ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|ar_inst_mch_sft1              ; Deleted          ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|ar_inst_mch_sft1_OTERM56      ; Retimed Register ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|ar_inst_mch_sft1_OTERM58      ; Retimed Register ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|ar_inst_mch_sft1_OTERM60      ; Retimed Register ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|ar_inst_mch_sft1_OTERM62      ; Retimed Register ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_chk_3d[0]_OTERM7      ; Retimed Register ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_chk_3d[1]_OTERM9      ; Retimed Register ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_chk_3d[2]_OTERM11     ; Retimed Register ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_chk_3d[3]_OTERM21     ; Retimed Register ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_chk_3d[4]_OTERM13     ; Retimed Register ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_chk_3d[5]_OTERM19     ; Retimed Register ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_chk_3d[6]_OTERM15     ; Retimed Register ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_chk_3d[7]_OTERM17     ; Retimed Register ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_chk_3d~9              ; Modified         ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_chk_3d~9_RTM045       ; Modified         ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_chk_3d~9_RTM049       ; Modified         ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_chk_3d~9_RTM053       ; Modified         ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_pls_cnt[0]                 ; Deleted          ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_pls_cnt[0]_RTM036          ; Modified         ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_pls_cnt[0]_RTM036          ; Retimed Register ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_pls_cnt[0]~3               ; Modified         ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_pls_cnt[0]~3_RTM038        ; Modified         ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_pls_cnt[1]                 ; Deleted          ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_pls_cnt[1]_OTERM31         ; Retimed Register ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_pls_cnt[1]_OTERM33         ; Retimed Register ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_pls_cnt[1]_OTERM35         ; Retimed Register ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_pls_cnt[1]~2               ; Modified         ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_pls_cnt[1]~2_RTM037        ; Modified         ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_pls_cnt[2]                 ; Deleted          ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_pls_cnt[2]_OTERM23         ; Retimed Register ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_pls_cnt[2]_OTERM25         ; Retimed Register ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_pls_cnt[2]_OTERM27         ; Retimed Register ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_pls_cnt[2]_OTERM29_OTERM64 ; Retimed Register ; Timing optimization ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_pls_cnt[3]                 ; Deleted          ; Timing optimization ;
+-----------------------------------------------------------------------+------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |max10_10m08_top|ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_chk_3d[7] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |max10_10m08_top|ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_pls_cnt[0]     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Source assignments for nios2_system:u0|nios2_system_altpll_0:altpll_0 ;
+----------------+-------+------+---------------------------------------+
; Assignment     ; Value ; From ; To                                    ;
+----------------+-------+------+---------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                            ;
+----------------+-------+------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_system:u0|nios2_system_altpll_0:altpll_0|nios2_system_altpll_0_stdsync_sv6:stdsync2|nios2_system_altpll_0_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_system:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                         ;
+---------------------------+----------+--------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                               ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                               ;
+---------------------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ptmch_top:ptmch_inst|ptmch_trg:trg_inst ;
+--------------------+----------+------------------------------------------------------+
; Parameter Name     ; Value    ; Type                                                 ;
+--------------------+----------+------------------------------------------------------+
; p_program_excute   ; 00010000 ; Unsigned Binary                                      ;
; p_readstatus1      ; 00001111 ; Unsigned Binary                                      ;
; p_readstatus2      ; 00000101 ; Unsigned Binary                                      ;
; p_128kb_blockerase ; 11011000 ; Unsigned Binary                                      ;
; p_pagedata_read    ; 00010011 ; Unsigned Binary                                      ;
; p_writestatus1     ; 00011111 ; Unsigned Binary                                      ;
; p_writestatus2     ; 00000001 ; Unsigned Binary                                      ;
+--------------------+----------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                             ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                        ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_system:u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-----------------------------------------------+
; Port           ; Type   ; Severity ; Details                                       ;
+----------------+--------+----------+-----------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                        ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                  ;
+----------------+--------+----------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_system:u0|nios2_system_altpll_0:altpll_0|nios2_system_altpll_0_altpll_sc92:sd1" ;
+----------+-------+----------+------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------+
; inclk[1] ; Input ; Info     ; Stuck at GND                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_system:u0|nios2_system_altpll_0:altpll_0" ;
+--------------------+--------+----------+-----------------------------------+
; Port               ; Type   ; Severity ; Details                           ;
+--------------------+--------+----------+-----------------------------------+
; read               ; Input  ; Info     ; Explicitly unconnected            ;
; write              ; Input  ; Info     ; Explicitly unconnected            ;
; address            ; Input  ; Info     ; Explicitly unconnected            ;
; readdata           ; Output ; Info     ; Explicitly unconnected            ;
; writedata          ; Input  ; Info     ; Explicitly unconnected            ;
; c0                 ; Output ; Info     ; Explicitly unconnected            ;
; locked             ; Output ; Info     ; Explicitly unconnected            ;
; scandone           ; Output ; Info     ; Explicitly unconnected            ;
; scandataout        ; Output ; Info     ; Explicitly unconnected            ;
; c2                 ; Output ; Info     ; Explicitly unconnected            ;
; c3                 ; Output ; Info     ; Explicitly unconnected            ;
; c4                 ; Output ; Info     ; Explicitly unconnected            ;
; areset             ; Input  ; Info     ; Stuck at GND                      ;
; phasedone          ; Output ; Info     ; Explicitly unconnected            ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND                      ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND                      ;
; phasestep          ; Input  ; Info     ; Stuck at GND                      ;
; scanclk            ; Input  ; Info     ; Stuck at GND                      ;
; scanclkena         ; Input  ; Info     ; Stuck at GND                      ;
; scandata           ; Input  ; Info     ; Stuck at GND                      ;
; configupdate       ; Input  ; Info     ; Stuck at GND                      ;
+--------------------+--------+----------+-----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 10                          ;
; cycloneiii_ff         ; 65                          ;
;     CLR               ; 57                          ;
;     ENA CLR           ; 8                           ;
; cycloneiii_lcell_comb ; 70                          ;
;     normal            ; 70                          ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 4                           ;
;         3 data inputs ; 40                          ;
;         4 data inputs ; 25                          ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 2.03                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Thu Feb  6 18:17:13 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12248): Elaborating Platform Designer system entity "nios2_system.qsys"
Info (12250): 2025.02.06.18:17:20 Progress: Loading ptmch_fpga-main/nios2_system.qsys
Info (12250): 2025.02.06.18:17:20 Progress: Reading input file
Info (12250): 2025.02.06.18:17:20 Progress: Adding altpll_0 [altpll 18.1]
Warning (12251): Altpll_0: Used altpll 23.1 (instead of 18.1)
Info (12250): 2025.02.06.18:17:21 Progress: Parameterizing module altpll_0
Info (12250): 2025.02.06.18:17:21 Progress: Adding clk_0 [clock_source 18.1]
Warning (12251): Clk_0: Used clock_source 23.1 (instead of 18.1)
Info (12250): 2025.02.06.18:17:21 Progress: Parameterizing module clk_0
Info (12250): 2025.02.06.18:17:21 Progress: Building connections
Info (12250): 2025.02.06.18:17:21 Progress: Parameterizing connections
Info (12250): 2025.02.06.18:17:21 Progress: Validating
Info (12250): 2025.02.06.18:17:21 Progress: Done reading input file
Warning (12251): Nios2_system.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning (12251): Nios2_system.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Info (12250): Nios2_system: Generating nios2_system "nios2_system" for QUARTUS_SYNTH
Info (12250): Altpll_0: "nios2_system" instantiated altpll "altpll_0"
Info (12250): Rst_controller: "nios2_system" instantiated altera_reset_controller "rst_controller"
Info (12250): Nios2_system: Done "nios2_system" with 3 modules, 5 files
Info (12249): Finished elaborating Platform Designer system entity "nios2_system.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file rtl/tb/ptmch_top_tb.sv
    Info (12023): Found entity 1: ptmch_top_tb File: C:/work_fpga/ptmch_fpga-main/rtl/tb/ptmch_top_tb.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file max10_10m08_top.sv
    Info (12023): Found entity 1: max10_10m08_top File: C:/work_fpga/ptmch_fpga-main/max10_10m08_top.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ptmch/ptmch_trg.sv
    Info (12023): Found entity 1: ptmch_trg File: C:/work_fpga/ptmch_fpga-main/rtl/ptmch/ptmch_trg.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ptmch/ptmch_top.sv
    Info (12023): Found entity 1: ptmch_top File: C:/work_fpga/ptmch_fpga-main/rtl/ptmch/ptmch_top.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2_system/nios2_system.v
    Info (12023): Found entity 1: nios2_system File: C:/work_fpga/ptmch_fpga-main/db/ip/nios2_system/nios2_system.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2_system/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/work_fpga/ptmch_fpga-main/db/ip/nios2_system/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2_system/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/work_fpga/ptmch_fpga-main/db/ip/nios2_system/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 4 design units, including 4 entities, in source file db/ip/nios2_system/submodules/nios2_system_altpll_0.v
    Info (12023): Found entity 1: nios2_system_altpll_0_dffpipe_l2c File: C:/work_fpga/ptmch_fpga-main/db/ip/nios2_system/submodules/nios2_system_altpll_0.v Line: 38
    Info (12023): Found entity 2: nios2_system_altpll_0_stdsync_sv6 File: C:/work_fpga/ptmch_fpga-main/db/ip/nios2_system/submodules/nios2_system_altpll_0.v Line: 99
    Info (12023): Found entity 3: nios2_system_altpll_0_altpll_sc92 File: C:/work_fpga/ptmch_fpga-main/db/ip/nios2_system/submodules/nios2_system_altpll_0.v Line: 131
    Info (12023): Found entity 4: nios2_system_altpll_0 File: C:/work_fpga/ptmch_fpga-main/db/ip/nios2_system/submodules/nios2_system_altpll_0.v Line: 218
Info (12127): Elaborating entity "max10_10m08_top" for the top level hierarchy
Info (12128): Elaborating entity "nios2_system" for hierarchy "nios2_system:u0" File: C:/work_fpga/ptmch_fpga-main/max10_10m08_top.sv Line: 41
Info (12128): Elaborating entity "nios2_system_altpll_0" for hierarchy "nios2_system:u0|nios2_system_altpll_0:altpll_0" File: C:/work_fpga/ptmch_fpga-main/db/ip/nios2_system/nios2_system.v Line: 39
Info (12128): Elaborating entity "nios2_system_altpll_0_stdsync_sv6" for hierarchy "nios2_system:u0|nios2_system_altpll_0:altpll_0|nios2_system_altpll_0_stdsync_sv6:stdsync2" File: C:/work_fpga/ptmch_fpga-main/db/ip/nios2_system/submodules/nios2_system_altpll_0.v Line: 289
Info (12128): Elaborating entity "nios2_system_altpll_0_dffpipe_l2c" for hierarchy "nios2_system:u0|nios2_system_altpll_0:altpll_0|nios2_system_altpll_0_stdsync_sv6:stdsync2|nios2_system_altpll_0_dffpipe_l2c:dffpipe3" File: C:/work_fpga/ptmch_fpga-main/db/ip/nios2_system/submodules/nios2_system_altpll_0.v Line: 117
Info (12128): Elaborating entity "nios2_system_altpll_0_altpll_sc92" for hierarchy "nios2_system:u0|nios2_system_altpll_0:altpll_0|nios2_system_altpll_0_altpll_sc92:sd1" File: C:/work_fpga/ptmch_fpga-main/db/ip/nios2_system/submodules/nios2_system_altpll_0.v Line: 295
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "nios2_system:u0|altera_reset_controller:rst_controller" File: C:/work_fpga/ptmch_fpga-main/db/ip/nios2_system/nios2_system.v Line: 102
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "nios2_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/work_fpga/ptmch_fpga-main/db/ip/nios2_system/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "nios2_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/work_fpga/ptmch_fpga-main/db/ip/nios2_system/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "ptmch_top" for hierarchy "ptmch_top:ptmch_inst" File: C:/work_fpga/ptmch_fpga-main/max10_10m08_top.sv Line: 52
Info (12128): Elaborating entity "ptmch_trg" for hierarchy "ptmch_top:ptmch_inst|ptmch_trg:trg_inst" File: C:/work_fpga/ptmch_fpga-main/rtl/ptmch/ptmch_top.sv Line: 50
Info (286030): Timing-Driven Synthesis is running
Info (17026): Resynthesizing 0 WYSIWYG logic cells and I/Os using "speed" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched
Info (13000): Registers with preset signals will power-up high File: C:/work_fpga/ptmch_fpga-main/rtl/ptmch/ptmch_trg.sv Line: 157
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Warning (15897): PLL "nios2_system:u0|nios2_system_altpll_0:altpll_0|nios2_system_altpll_0_altpll_sc92:sd1|pll7" has parameter compensate_clock set to clock0 but port CLK[0] is not connected File: C:/work_fpga/ptmch_fpga-main/db/ip/nios2_system/submodules/nios2_system_altpll_0.v Line: 151
Warning (15899): PLL "nios2_system:u0|nios2_system_altpll_0:altpll_0|nios2_system_altpll_0_altpll_sc92:sd1|pll7" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: C:/work_fpga/ptmch_fpga-main/db/ip/nios2_system/submodules/nios2_system_altpll_0.v Line: 151
Info (128000): Starting physical synthesis optimizations for speed
Info (332104): Reading SDC File: 'max10.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u0|altpll_0|sd1|pll7|inclk[0]} -divide_by 5 -multiply_by 16 -duty_cycle 50.00 -name {u0|altpll_0|sd1|pll7|clk[1]} {u0|altpll_0|sd1|pll7|clk[1]}
Info (332104): Reading SDC File: 'c:/work_fpga/ptmch_fpga-main/db/ip/nios2_system/submodules/altera_reset_controller.sdc'
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From SPI_CLK (Rise) to SPI_CLK (Rise) (setup and hold)
    Critical Warning (332169): From u0|altpll_0|sd1|pll7|clk[1] (Rise) to SPI_CLK (Rise) (setup and hold)
    Critical Warning (332169): From SPI_CLK (Rise) to u0|altpll_0|sd1|pll7|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From u0|altpll_0|sd1|pll7|clk[1] (Rise) to u0|altpll_0|sd1|pll7|clk[1] (Rise) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 3 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000       CLK50M
    Info (332111):    9.000      SPI_CLK
    Info (332111):    6.250 u0|altpll_0|sd1|pll7|clk[1]
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 1556 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:00
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 122 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 5 output pins
    Info (21061): Implemented 111 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 4937 megabytes
    Info: Processing ended: Thu Feb  6 18:17:26 2025
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:30


