--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

F:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml ram_top.twx ram_top.ncd -o ram_top.twr ram_top.pcf

Design file:              ram_top.ncd
Physical constraint file: ram_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2385 paths analyzed, 661 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.641ns.
--------------------------------------------------------------------------------

Paths for end point uart_byte_tx_u/div_cnt_11 (SLICE_X15Y23.A3), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_byte_tx_u/div_cnt_7 (FF)
  Destination:          uart_byte_tx_u/div_cnt_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.593ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.183 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_byte_tx_u/div_cnt_7 to uart_byte_tx_u/div_cnt_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y22.AQ      Tcko                  0.430   uart_byte_tx_u/div_cnt<10>
                                                       uart_byte_tx_u/div_cnt_7
    SLICE_X16Y22.C2      net (fanout=3)        0.904   uart_byte_tx_u/div_cnt<7>
    SLICE_X16Y22.C       Tilo                  0.235   uart_byte_tx_u/uart_state
                                                       uart_byte_tx_u/div_cnt[15]_bps_DR[15]_equal_6_o<15>2
    SLICE_X16Y21.A3      net (fanout=1)        0.534   uart_byte_tx_u/div_cnt[15]_bps_DR[15]_equal_6_o<15>1
    SLICE_X16Y21.A       Tilo                  0.235   uart_byte_tx_u/div_cnt<2>
                                                       uart_byte_tx_u/div_cnt[15]_bps_DR[15]_equal_6_o<15>4
    SLICE_X15Y23.A3      net (fanout=16)       0.882   uart_byte_tx_u/div_cnt[15]_bps_DR[15]_equal_6_o
    SLICE_X15Y23.CLK     Tas                   0.373   uart_byte_tx_u/div_cnt<14>
                                                       uart_byte_tx_u/Mmux_GND_6_o_div_cnt[15]_mux_8_OUT31
                                                       uart_byte_tx_u/div_cnt_11
    -------------------------------------------------  ---------------------------
    Total                                      3.593ns (1.273ns logic, 2.320ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_byte_tx_u/div_cnt_8 (FF)
  Destination:          uart_byte_tx_u/div_cnt_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.486ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.183 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_byte_tx_u/div_cnt_8 to uart_byte_tx_u/div_cnt_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y22.BQ      Tcko                  0.430   uart_byte_tx_u/div_cnt<10>
                                                       uart_byte_tx_u/div_cnt_8
    SLICE_X16Y22.C4      net (fanout=3)        0.797   uart_byte_tx_u/div_cnt<8>
    SLICE_X16Y22.C       Tilo                  0.235   uart_byte_tx_u/uart_state
                                                       uart_byte_tx_u/div_cnt[15]_bps_DR[15]_equal_6_o<15>2
    SLICE_X16Y21.A3      net (fanout=1)        0.534   uart_byte_tx_u/div_cnt[15]_bps_DR[15]_equal_6_o<15>1
    SLICE_X16Y21.A       Tilo                  0.235   uart_byte_tx_u/div_cnt<2>
                                                       uart_byte_tx_u/div_cnt[15]_bps_DR[15]_equal_6_o<15>4
    SLICE_X15Y23.A3      net (fanout=16)       0.882   uart_byte_tx_u/div_cnt[15]_bps_DR[15]_equal_6_o
    SLICE_X15Y23.CLK     Tas                   0.373   uart_byte_tx_u/div_cnt<14>
                                                       uart_byte_tx_u/Mmux_GND_6_o_div_cnt[15]_mux_8_OUT31
                                                       uart_byte_tx_u/div_cnt_11
    -------------------------------------------------  ---------------------------
    Total                                      3.486ns (1.273ns logic, 2.213ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_byte_tx_u/div_cnt_3 (FF)
  Destination:          uart_byte_tx_u/div_cnt_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.479ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.183 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_byte_tx_u/div_cnt_3 to uart_byte_tx_u/div_cnt_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.AQ      Tcko                  0.430   uart_byte_tx_u/div_cnt<6>
                                                       uart_byte_tx_u/div_cnt_3
    SLICE_X16Y22.C1      net (fanout=3)        0.790   uart_byte_tx_u/div_cnt<3>
    SLICE_X16Y22.C       Tilo                  0.235   uart_byte_tx_u/uart_state
                                                       uart_byte_tx_u/div_cnt[15]_bps_DR[15]_equal_6_o<15>2
    SLICE_X16Y21.A3      net (fanout=1)        0.534   uart_byte_tx_u/div_cnt[15]_bps_DR[15]_equal_6_o<15>1
    SLICE_X16Y21.A       Tilo                  0.235   uart_byte_tx_u/div_cnt<2>
                                                       uart_byte_tx_u/div_cnt[15]_bps_DR[15]_equal_6_o<15>4
    SLICE_X15Y23.A3      net (fanout=16)       0.882   uart_byte_tx_u/div_cnt[15]_bps_DR[15]_equal_6_o
    SLICE_X15Y23.CLK     Tas                   0.373   uart_byte_tx_u/div_cnt<14>
                                                       uart_byte_tx_u/Mmux_GND_6_o_div_cnt[15]_mux_8_OUT31
                                                       uart_byte_tx_u/div_cnt_11
    -------------------------------------------------  ---------------------------
    Total                                      3.479ns (1.273ns logic, 2.206ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point uart_byte_tx_u/div_cnt_12 (SLICE_X15Y23.B4), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_byte_tx_u/div_cnt_7 (FF)
  Destination:          uart_byte_tx_u/div_cnt_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.586ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.183 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_byte_tx_u/div_cnt_7 to uart_byte_tx_u/div_cnt_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y22.AQ      Tcko                  0.430   uart_byte_tx_u/div_cnt<10>
                                                       uart_byte_tx_u/div_cnt_7
    SLICE_X16Y22.C2      net (fanout=3)        0.904   uart_byte_tx_u/div_cnt<7>
    SLICE_X16Y22.C       Tilo                  0.235   uart_byte_tx_u/uart_state
                                                       uart_byte_tx_u/div_cnt[15]_bps_DR[15]_equal_6_o<15>2
    SLICE_X16Y21.A3      net (fanout=1)        0.534   uart_byte_tx_u/div_cnt[15]_bps_DR[15]_equal_6_o<15>1
    SLICE_X16Y21.A       Tilo                  0.235   uart_byte_tx_u/div_cnt<2>
                                                       uart_byte_tx_u/div_cnt[15]_bps_DR[15]_equal_6_o<15>4
    SLICE_X15Y23.B4      net (fanout=16)       0.875   uart_byte_tx_u/div_cnt[15]_bps_DR[15]_equal_6_o
    SLICE_X15Y23.CLK     Tas                   0.373   uart_byte_tx_u/div_cnt<14>
                                                       uart_byte_tx_u/Mmux_GND_6_o_div_cnt[15]_mux_8_OUT41
                                                       uart_byte_tx_u/div_cnt_12
    -------------------------------------------------  ---------------------------
    Total                                      3.586ns (1.273ns logic, 2.313ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_byte_tx_u/div_cnt_8 (FF)
  Destination:          uart_byte_tx_u/div_cnt_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.479ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.183 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_byte_tx_u/div_cnt_8 to uart_byte_tx_u/div_cnt_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y22.BQ      Tcko                  0.430   uart_byte_tx_u/div_cnt<10>
                                                       uart_byte_tx_u/div_cnt_8
    SLICE_X16Y22.C4      net (fanout=3)        0.797   uart_byte_tx_u/div_cnt<8>
    SLICE_X16Y22.C       Tilo                  0.235   uart_byte_tx_u/uart_state
                                                       uart_byte_tx_u/div_cnt[15]_bps_DR[15]_equal_6_o<15>2
    SLICE_X16Y21.A3      net (fanout=1)        0.534   uart_byte_tx_u/div_cnt[15]_bps_DR[15]_equal_6_o<15>1
    SLICE_X16Y21.A       Tilo                  0.235   uart_byte_tx_u/div_cnt<2>
                                                       uart_byte_tx_u/div_cnt[15]_bps_DR[15]_equal_6_o<15>4
    SLICE_X15Y23.B4      net (fanout=16)       0.875   uart_byte_tx_u/div_cnt[15]_bps_DR[15]_equal_6_o
    SLICE_X15Y23.CLK     Tas                   0.373   uart_byte_tx_u/div_cnt<14>
                                                       uart_byte_tx_u/Mmux_GND_6_o_div_cnt[15]_mux_8_OUT41
                                                       uart_byte_tx_u/div_cnt_12
    -------------------------------------------------  ---------------------------
    Total                                      3.479ns (1.273ns logic, 2.206ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_byte_tx_u/div_cnt_3 (FF)
  Destination:          uart_byte_tx_u/div_cnt_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.472ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.183 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_byte_tx_u/div_cnt_3 to uart_byte_tx_u/div_cnt_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.AQ      Tcko                  0.430   uart_byte_tx_u/div_cnt<6>
                                                       uart_byte_tx_u/div_cnt_3
    SLICE_X16Y22.C1      net (fanout=3)        0.790   uart_byte_tx_u/div_cnt<3>
    SLICE_X16Y22.C       Tilo                  0.235   uart_byte_tx_u/uart_state
                                                       uart_byte_tx_u/div_cnt[15]_bps_DR[15]_equal_6_o<15>2
    SLICE_X16Y21.A3      net (fanout=1)        0.534   uart_byte_tx_u/div_cnt[15]_bps_DR[15]_equal_6_o<15>1
    SLICE_X16Y21.A       Tilo                  0.235   uart_byte_tx_u/div_cnt<2>
                                                       uart_byte_tx_u/div_cnt[15]_bps_DR[15]_equal_6_o<15>4
    SLICE_X15Y23.B4      net (fanout=16)       0.875   uart_byte_tx_u/div_cnt[15]_bps_DR[15]_equal_6_o
    SLICE_X15Y23.CLK     Tas                   0.373   uart_byte_tx_u/div_cnt<14>
                                                       uart_byte_tx_u/Mmux_GND_6_o_div_cnt[15]_mux_8_OUT41
                                                       uart_byte_tx_u/div_cnt_12
    -------------------------------------------------  ---------------------------
    Total                                      3.472ns (1.273ns logic, 2.199ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Paths for end point uart_byte_tx_u/div_cnt_8 (SLICE_X15Y22.B1), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_byte_tx_u/div_cnt_7 (FF)
  Destination:          uart_byte_tx_u/div_cnt_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.519ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_byte_tx_u/div_cnt_7 to uart_byte_tx_u/div_cnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y22.AQ      Tcko                  0.430   uart_byte_tx_u/div_cnt<10>
                                                       uart_byte_tx_u/div_cnt_7
    SLICE_X16Y22.C2      net (fanout=3)        0.904   uart_byte_tx_u/div_cnt<7>
    SLICE_X16Y22.C       Tilo                  0.235   uart_byte_tx_u/uart_state
                                                       uart_byte_tx_u/div_cnt[15]_bps_DR[15]_equal_6_o<15>2
    SLICE_X16Y21.A3      net (fanout=1)        0.534   uart_byte_tx_u/div_cnt[15]_bps_DR[15]_equal_6_o<15>1
    SLICE_X16Y21.A       Tilo                  0.235   uart_byte_tx_u/div_cnt<2>
                                                       uart_byte_tx_u/div_cnt[15]_bps_DR[15]_equal_6_o<15>4
    SLICE_X15Y22.B1      net (fanout=16)       0.808   uart_byte_tx_u/div_cnt[15]_bps_DR[15]_equal_6_o
    SLICE_X15Y22.CLK     Tas                   0.373   uart_byte_tx_u/div_cnt<10>
                                                       uart_byte_tx_u/Mmux_GND_6_o_div_cnt[15]_mux_8_OUT151
                                                       uart_byte_tx_u/div_cnt_8
    -------------------------------------------------  ---------------------------
    Total                                      3.519ns (1.273ns logic, 2.246ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_byte_tx_u/div_cnt_3 (FF)
  Destination:          uart_byte_tx_u/div_cnt_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.405ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.185 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_byte_tx_u/div_cnt_3 to uart_byte_tx_u/div_cnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.AQ      Tcko                  0.430   uart_byte_tx_u/div_cnt<6>
                                                       uart_byte_tx_u/div_cnt_3
    SLICE_X16Y22.C1      net (fanout=3)        0.790   uart_byte_tx_u/div_cnt<3>
    SLICE_X16Y22.C       Tilo                  0.235   uart_byte_tx_u/uart_state
                                                       uart_byte_tx_u/div_cnt[15]_bps_DR[15]_equal_6_o<15>2
    SLICE_X16Y21.A3      net (fanout=1)        0.534   uart_byte_tx_u/div_cnt[15]_bps_DR[15]_equal_6_o<15>1
    SLICE_X16Y21.A       Tilo                  0.235   uart_byte_tx_u/div_cnt<2>
                                                       uart_byte_tx_u/div_cnt[15]_bps_DR[15]_equal_6_o<15>4
    SLICE_X15Y22.B1      net (fanout=16)       0.808   uart_byte_tx_u/div_cnt[15]_bps_DR[15]_equal_6_o
    SLICE_X15Y22.CLK     Tas                   0.373   uart_byte_tx_u/div_cnt<10>
                                                       uart_byte_tx_u/Mmux_GND_6_o_div_cnt[15]_mux_8_OUT151
                                                       uart_byte_tx_u/div_cnt_8
    -------------------------------------------------  ---------------------------
    Total                                      3.405ns (1.273ns logic, 2.132ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_byte_tx_u/div_cnt_8 (FF)
  Destination:          uart_byte_tx_u/div_cnt_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.412ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_byte_tx_u/div_cnt_8 to uart_byte_tx_u/div_cnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y22.BQ      Tcko                  0.430   uart_byte_tx_u/div_cnt<10>
                                                       uart_byte_tx_u/div_cnt_8
    SLICE_X16Y22.C4      net (fanout=3)        0.797   uart_byte_tx_u/div_cnt<8>
    SLICE_X16Y22.C       Tilo                  0.235   uart_byte_tx_u/uart_state
                                                       uart_byte_tx_u/div_cnt[15]_bps_DR[15]_equal_6_o<15>2
    SLICE_X16Y21.A3      net (fanout=1)        0.534   uart_byte_tx_u/div_cnt[15]_bps_DR[15]_equal_6_o<15>1
    SLICE_X16Y21.A       Tilo                  0.235   uart_byte_tx_u/div_cnt<2>
                                                       uart_byte_tx_u/div_cnt[15]_bps_DR[15]_equal_6_o<15>4
    SLICE_X15Y22.B1      net (fanout=16)       0.808   uart_byte_tx_u/div_cnt[15]_bps_DR[15]_equal_6_o
    SLICE_X15Y22.CLK     Tas                   0.373   uart_byte_tx_u/div_cnt<10>
                                                       uart_byte_tx_u/Mmux_GND_6_o_div_cnt[15]_mux_8_OUT151
                                                       uart_byte_tx_u/div_cnt_8
    -------------------------------------------------  ---------------------------
    Total                                      3.412ns (1.273ns logic, 2.139ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ram256x8_u/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAMB8_X0Y13.ADDRBRDADDR5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.426ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ram_ctrl_u/addr_0 (FF)
  Destination:          ram256x8_u/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.115 - 0.106)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ram_ctrl_u/addr_0 to ram256x8_u/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X4Y26.AQ           Tcko                  0.200   ram_ctrl_u/addr<3>
                                                           ram_ctrl_u/addr_0
    RAMB8_X0Y13.ADDRBRDADDR5 net (fanout=5)        0.301   ram_ctrl_u/addr<0>
    RAMB8_X0Y13.CLKBRDCLK    Trckc_ADDRB (-Th)     0.066   ram256x8_u/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                           ram256x8_u/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -----------------------------------------------------  ---------------------------
    Total                                          0.435ns (0.134ns logic, 0.301ns route)
                                                           (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Paths for end point ram256x8_u/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAMB8_X0Y13.ADDRBRDADDR10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.427ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ram_ctrl_u/addr_5 (FF)
  Destination:          ram256x8_u/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.433ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.115 - 0.109)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ram_ctrl_u/addr_5 to ram256x8_u/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X4Y27.BQ            Tcko                  0.200   ram_ctrl_u/addr<7>
                                                            ram_ctrl_u/addr_5
    RAMB8_X0Y13.ADDRBRDADDR10 net (fanout=6)        0.299   ram_ctrl_u/addr<5>
    RAMB8_X0Y13.CLKBRDCLK     Trckc_ADDRB (-Th)     0.066   ram256x8_u/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                            ram256x8_u/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    ------------------------------------------------------  ---------------------------
    Total                                           0.433ns (0.134ns logic, 0.299ns route)
                                                            (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

Paths for end point key_u1/en_cnt (SLICE_X5Y18.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.446ns (requirement - (clock path skew + uncertainty - data path))
  Source:               key_u1/en_cnt (FF)
  Destination:          key_u1/en_cnt (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: key_u1/en_cnt to key_u1/en_cnt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y18.DQ       Tcko                  0.198   key_u1/en_cnt
                                                       key_u1/en_cnt
    SLICE_X5Y18.D6       net (fanout=22)       0.033   key_u1/en_cnt
    SLICE_X5Y18.CLK      Tah         (-Th)    -0.215   key_u1/en_cnt
                                                       key_u1/state[3]_en_cnt_Select_14_o1
                                                       key_u1/en_cnt
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.413ns logic, 0.033ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: ram256x8_u/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: ram256x8_u/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y13.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: ram256x8_u/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: ram256x8_u/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y13.CLKBRDCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.641|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2385 paths, 0 nets, and 551 connections

Design statistics:
   Minimum period:   3.641ns{1}   (Maximum frequency: 274.650MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov 01 19:23:35 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 174 MB



