

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Sun Mar 12 16:50:54 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        matrixmul
* Solution:       solution6 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  13.33 ns|  2.249 ns|     3.60 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.133 us|  0.133 us|    5|    5|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 5, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.69>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i24 %a, i64 0, i64 0" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 12 'getelementptr' 'a_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (0.69ns)   --->   "%a_load = load i2 %a_addr" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 13 'load' 'a_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%b_0_addr = getelementptr i8 %b_0, i64 0, i64 0" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 14 'getelementptr' 'b_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (0.66ns)   --->   "%b_0_load = load i2 %b_0_addr" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 15 'load' 'b_0_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%b_1_addr = getelementptr i8 %b_1, i64 0, i64 0" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 16 'getelementptr' 'b_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (0.66ns)   --->   "%b_1_load = load i2 %b_1_addr" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 17 'load' 'b_1_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%b_2_addr = getelementptr i8 %b_2, i64 0, i64 0" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 18 'getelementptr' 'b_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (0.66ns)   --->   "%b_2_load = load i2 %b_2_addr" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 19 'load' 'b_2_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%b_0_addr_1 = getelementptr i8 %b_0, i64 0, i64 1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 20 'getelementptr' 'b_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (0.66ns)   --->   "%b_0_load_1 = load i2 %b_0_addr_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 21 'load' 'b_0_load_1' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%b_1_addr_1 = getelementptr i8 %b_1, i64 0, i64 1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 22 'getelementptr' 'b_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (0.66ns)   --->   "%b_1_load_1 = load i2 %b_1_addr_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 23 'load' 'b_1_load_1' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%b_2_addr_1 = getelementptr i8 %b_2, i64 0, i64 1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 24 'getelementptr' 'b_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (0.66ns)   --->   "%b_2_load_1 = load i2 %b_2_addr_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 25 'load' 'b_2_load_1' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr i24 %a, i64 0, i64 1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 26 'getelementptr' 'a_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (0.69ns)   --->   "%a_load_1 = load i2 %a_addr_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 27 'load' 'a_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3> <RAM>

State 2 <SV = 1> <Delay = 2.24>
ST_2 : Operation 28 [1/2] (0.69ns)   --->   "%a_load = load i2 %a_addr" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 28 'load' 'a_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i24 %a_load" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 29 'trunc' 'trunc_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/2] (0.66ns)   --->   "%b_0_load = load i2 %b_0_addr" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 30 'load' 'b_0_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln60 = sext i8 %trunc_ln60" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 31 'sext' 'sext_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln60_1 = sext i8 %b_0_load" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 32 'sext' 'sext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.55ns)   --->   "%mul_ln60 = mul i16 %sext_ln60_1, i16 %sext_ln60" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 33 'mul' 'mul_ln60' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %a_load, i32 8, i32 15" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 34 'partselect' 'tmp1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/2] (0.66ns)   --->   "%b_1_load = load i2 %b_1_addr" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 35 'load' 'b_1_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %a_load, i32 16, i32 23" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 36 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/2] (0.66ns)   --->   "%b_2_load = load i2 %b_2_addr" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 37 'load' 'b_2_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln60_4 = sext i8 %tmp_s" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 38 'sext' 'sext_ln60_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln60_5 = sext i8 %b_2_load" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 39 'sext' 'sext_ln60_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [3/3] (0.99ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60_2 = mul i16 %sext_ln60_5, i16 %sext_ln60_4" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 40 'mul' 'mul_ln60_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 41 [1/2] (0.66ns)   --->   "%b_0_load_1 = load i2 %b_0_addr_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 41 'load' 'b_0_load_1' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln60_6 = sext i8 %b_0_load_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 42 'sext' 'sext_ln60_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.55ns)   --->   "%mul_ln60_3 = mul i16 %sext_ln60_6, i16 %sext_ln60" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 43 'mul' 'mul_ln60_3' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/2] (0.66ns)   --->   "%b_1_load_1 = load i2 %b_1_addr_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 44 'load' 'b_1_load_1' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 45 [1/2] (0.66ns)   --->   "%b_2_load_1 = load i2 %b_2_addr_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 45 'load' 'b_2_load_1' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln60_8 = sext i8 %b_2_load_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 46 'sext' 'sext_ln60_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [3/3] (0.99ns) (grouped into DSP with root node add_ln60_2)   --->   "%mul_ln60_5 = mul i16 %sext_ln60_8, i16 %sext_ln60_4" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 47 'mul' 'mul_ln60_5' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%b_0_addr_2 = getelementptr i8 %b_0, i64 0, i64 2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 48 'getelementptr' 'b_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (0.66ns)   --->   "%b_0_load_2 = load i2 %b_0_addr_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 49 'load' 'b_0_load_2' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%b_1_addr_2 = getelementptr i8 %b_1, i64 0, i64 2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 50 'getelementptr' 'b_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (0.66ns)   --->   "%b_1_load_2 = load i2 %b_1_addr_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 51 'load' 'b_1_load_2' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%b_2_addr_2 = getelementptr i8 %b_2, i64 0, i64 2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 52 'getelementptr' 'b_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (0.66ns)   --->   "%b_2_load_2 = load i2 %b_2_addr_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 53 'load' 'b_2_load_2' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 54 [1/2] (0.69ns)   --->   "%a_load_1 = load i2 %a_addr_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 54 'load' 'a_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln60_1 = trunc i24 %a_load_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 55 'trunc' 'trunc_ln60_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %a_load_1, i32 8, i32 15" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 56 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %a_load_1, i32 16, i32 23" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 57 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln60_14 = sext i8 %tmp_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 58 'sext' 'sext_ln60_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [3/3] (0.99ns) (grouped into DSP with root node add_ln60_6)   --->   "%mul_ln60_11 = mul i16 %sext_ln60_14, i16 %sext_ln60_5" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 59 'mul' 'mul_ln60_11' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 60 [3/3] (0.99ns) (grouped into DSP with root node add_ln60_8)   --->   "%mul_ln60_14 = mul i16 %sext_ln60_14, i16 %sext_ln60_8" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 60 'mul' 'mul_ln60_14' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr i24 %a, i64 0, i64 2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 61 'getelementptr' 'a_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [2/2] (0.69ns)   --->   "%a_load_2 = load i2 %a_addr_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 62 'load' 'a_load_2' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3> <RAM>

State 3 <SV = 2> <Delay = 2.21>
ST_3 : Operation 63 [2/3] (0.99ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60_2 = mul i16 %sext_ln60_5, i16 %sext_ln60_4" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 63 'mul' 'mul_ln60_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 64 [2/3] (0.99ns) (grouped into DSP with root node add_ln60_2)   --->   "%mul_ln60_5 = mul i16 %sext_ln60_8, i16 %sext_ln60_4" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 64 'mul' 'mul_ln60_5' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 65 [1/2] (0.66ns)   --->   "%b_0_load_2 = load i2 %b_0_addr_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 65 'load' 'b_0_load_2' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln60_9 = sext i8 %b_0_load_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 66 'sext' 'sext_ln60_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.55ns)   --->   "%mul_ln60_6 = mul i16 %sext_ln60_9, i16 %sext_ln60" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 67 'mul' 'mul_ln60_6' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/2] (0.66ns)   --->   "%b_1_load_2 = load i2 %b_1_addr_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 68 'load' 'b_1_load_2' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_3 : Operation 69 [1/2] (0.66ns)   --->   "%b_2_load_2 = load i2 %b_2_addr_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 69 'load' 'b_2_load_2' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln60_11 = sext i8 %b_2_load_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 70 'sext' 'sext_ln60_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [3/3] (0.99ns) (grouped into DSP with root node add_ln60_4)   --->   "%mul_ln60_8 = mul i16 %sext_ln60_11, i16 %sext_ln60_4" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 71 'mul' 'mul_ln60_8' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln60_12 = sext i8 %trunc_ln60_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 72 'sext' 'sext_ln60_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.55ns)   --->   "%mul_ln60_9 = mul i16 %sext_ln60_12, i16 %sext_ln60_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 73 'mul' 'mul_ln60_9' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [2/3] (0.99ns) (grouped into DSP with root node add_ln60_6)   --->   "%mul_ln60_11 = mul i16 %sext_ln60_14, i16 %sext_ln60_5" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 74 'mul' 'mul_ln60_11' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 75 [2/3] (0.99ns) (grouped into DSP with root node add_ln60_8)   --->   "%mul_ln60_14 = mul i16 %sext_ln60_14, i16 %sext_ln60_8" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 75 'mul' 'mul_ln60_14' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 76 [3/3] (0.99ns) (grouped into DSP with root node add_ln60_10)   --->   "%mul_ln60_17 = mul i16 %sext_ln60_14, i16 %sext_ln60_11" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 76 'mul' 'mul_ln60_17' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 77 [1/2] (0.69ns)   --->   "%a_load_2 = load i2 %a_addr_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 77 'load' 'a_load_2' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln60_2 = trunc i24 %a_load_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 78 'trunc' 'trunc_ln60_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %a_load_2, i32 8, i32 15" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 79 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %a_load_2, i32 16, i32 23" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 80 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln60_17 = sext i8 %tmp_4" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 81 'sext' 'sext_ln60_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [3/3] (0.99ns) (grouped into DSP with root node add_ln60_12)   --->   "%mul_ln60_20 = mul i16 %sext_ln60_17, i16 %sext_ln60_5" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 82 'mul' 'mul_ln60_20' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 83 [3/3] (0.99ns) (grouped into DSP with root node add_ln60_14)   --->   "%mul_ln60_23 = mul i16 %sext_ln60_17, i16 %sext_ln60_8" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 83 'mul' 'mul_ln60_23' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.19>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln60_2 = sext i8 %tmp1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 84 'sext' 'sext_ln60_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln60_3 = sext i8 %b_1_load" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 85 'sext' 'sext_ln60_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [3/3] (0.99ns) (grouped into DSP with root node add_ln60_1)   --->   "%mul_ln60_1 = mul i16 %sext_ln60_3, i16 %sext_ln60_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 86 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 87 [1/3] (0.00ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60_2 = mul i16 %sext_ln60_5, i16 %sext_ln60_4" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 87 'mul' 'mul_ln60_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 88 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60 = add i16 %mul_ln60, i16 %mul_ln60_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 88 'add' 'add_ln60' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln60_7 = sext i8 %b_1_load_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 89 'sext' 'sext_ln60_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [3/3] (0.99ns) (grouped into DSP with root node add_ln60_3)   --->   "%mul_ln60_4 = mul i16 %sext_ln60_7, i16 %sext_ln60_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 90 'mul' 'mul_ln60_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 91 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_2)   --->   "%mul_ln60_5 = mul i16 %sext_ln60_8, i16 %sext_ln60_4" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 91 'mul' 'mul_ln60_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 92 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_2 = add i16 %mul_ln60_3, i16 %mul_ln60_5" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 92 'add' 'add_ln60_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln60_10 = sext i8 %b_1_load_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 93 'sext' 'sext_ln60_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [3/3] (0.99ns) (grouped into DSP with root node add_ln60_5)   --->   "%mul_ln60_7 = mul i16 %sext_ln60_10, i16 %sext_ln60_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 94 'mul' 'mul_ln60_7' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 95 [2/3] (0.99ns) (grouped into DSP with root node add_ln60_4)   --->   "%mul_ln60_8 = mul i16 %sext_ln60_11, i16 %sext_ln60_4" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 95 'mul' 'mul_ln60_8' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 96 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_6)   --->   "%mul_ln60_11 = mul i16 %sext_ln60_14, i16 %sext_ln60_5" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 96 'mul' 'mul_ln60_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 97 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_6 = add i16 %mul_ln60_9, i16 %mul_ln60_11" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 97 'add' 'add_ln60_6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 98 [1/1] (1.55ns)   --->   "%mul_ln60_12 = mul i16 %sext_ln60_12, i16 %sext_ln60_6" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 98 'mul' 'mul_ln60_12' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_8)   --->   "%mul_ln60_14 = mul i16 %sext_ln60_14, i16 %sext_ln60_8" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 99 'mul' 'mul_ln60_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 100 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_8 = add i16 %mul_ln60_12, i16 %mul_ln60_14" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 100 'add' 'add_ln60_8' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 101 [1/1] (1.55ns)   --->   "%mul_ln60_15 = mul i16 %sext_ln60_12, i16 %sext_ln60_9" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 101 'mul' 'mul_ln60_15' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [2/3] (0.99ns) (grouped into DSP with root node add_ln60_10)   --->   "%mul_ln60_17 = mul i16 %sext_ln60_14, i16 %sext_ln60_11" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 102 'mul' 'mul_ln60_17' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 103 [2/3] (0.99ns) (grouped into DSP with root node add_ln60_12)   --->   "%mul_ln60_20 = mul i16 %sext_ln60_17, i16 %sext_ln60_5" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 103 'mul' 'mul_ln60_20' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 104 [2/3] (0.99ns) (grouped into DSP with root node add_ln60_14)   --->   "%mul_ln60_23 = mul i16 %sext_ln60_17, i16 %sext_ln60_8" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 104 'mul' 'mul_ln60_23' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 105 [3/3] (0.99ns) (grouped into DSP with root node add_ln60_16)   --->   "%mul_ln60_26 = mul i16 %sext_ln60_17, i16 %sext_ln60_11" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 105 'mul' 'mul_ln60_26' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.19>
ST_5 : Operation 106 [2/3] (0.99ns) (grouped into DSP with root node add_ln60_1)   --->   "%mul_ln60_1 = mul i16 %sext_ln60_3, i16 %sext_ln60_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 106 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 107 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60 = add i16 %mul_ln60, i16 %mul_ln60_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 107 'add' 'add_ln60' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 108 [2/3] (0.99ns) (grouped into DSP with root node add_ln60_3)   --->   "%mul_ln60_4 = mul i16 %sext_ln60_7, i16 %sext_ln60_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 108 'mul' 'mul_ln60_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 109 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_2 = add i16 %mul_ln60_3, i16 %mul_ln60_5" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 109 'add' 'add_ln60_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 110 [2/3] (0.99ns) (grouped into DSP with root node add_ln60_5)   --->   "%mul_ln60_7 = mul i16 %sext_ln60_10, i16 %sext_ln60_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 110 'mul' 'mul_ln60_7' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 111 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_4)   --->   "%mul_ln60_8 = mul i16 %sext_ln60_11, i16 %sext_ln60_4" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 111 'mul' 'mul_ln60_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 112 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_4 = add i16 %mul_ln60_6, i16 %mul_ln60_8" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 112 'add' 'add_ln60_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln60_13 = sext i8 %tmp_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 113 'sext' 'sext_ln60_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [3/3] (0.99ns) (grouped into DSP with root node add_ln60_7)   --->   "%mul_ln60_10 = mul i16 %sext_ln60_13, i16 %sext_ln60_3" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 114 'mul' 'mul_ln60_10' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 115 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_6 = add i16 %mul_ln60_9, i16 %mul_ln60_11" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 115 'add' 'add_ln60_6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 116 [3/3] (0.99ns) (grouped into DSP with root node add_ln60_9)   --->   "%mul_ln60_13 = mul i16 %sext_ln60_13, i16 %sext_ln60_7" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 116 'mul' 'mul_ln60_13' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 117 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_8 = add i16 %mul_ln60_12, i16 %mul_ln60_14" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 117 'add' 'add_ln60_8' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 118 [3/3] (0.99ns) (grouped into DSP with root node add_ln60_11)   --->   "%mul_ln60_16 = mul i16 %sext_ln60_13, i16 %sext_ln60_10" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 118 'mul' 'mul_ln60_16' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 119 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_10)   --->   "%mul_ln60_17 = mul i16 %sext_ln60_14, i16 %sext_ln60_11" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 119 'mul' 'mul_ln60_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 120 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_10 = add i16 %mul_ln60_15, i16 %mul_ln60_17" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 120 'add' 'add_ln60_10' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln60_15 = sext i8 %trunc_ln60_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 121 'sext' 'sext_ln60_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (1.55ns)   --->   "%mul_ln60_18 = mul i16 %sext_ln60_15, i16 %sext_ln60_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 122 'mul' 'mul_ln60_18' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln60_16 = sext i8 %tmp_3" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 123 'sext' 'sext_ln60_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [3/3] (0.99ns) (grouped into DSP with root node add_ln60_13)   --->   "%mul_ln60_19 = mul i16 %sext_ln60_16, i16 %sext_ln60_3" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 124 'mul' 'mul_ln60_19' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 125 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_12)   --->   "%mul_ln60_20 = mul i16 %sext_ln60_17, i16 %sext_ln60_5" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 125 'mul' 'mul_ln60_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 126 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_12 = add i16 %mul_ln60_18, i16 %mul_ln60_20" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 126 'add' 'add_ln60_12' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 127 [1/1] (1.55ns)   --->   "%mul_ln60_21 = mul i16 %sext_ln60_15, i16 %sext_ln60_6" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 127 'mul' 'mul_ln60_21' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_14)   --->   "%mul_ln60_23 = mul i16 %sext_ln60_17, i16 %sext_ln60_8" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 128 'mul' 'mul_ln60_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 129 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_14 = add i16 %mul_ln60_21, i16 %mul_ln60_23" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 129 'add' 'add_ln60_14' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 130 [2/3] (0.99ns) (grouped into DSP with root node add_ln60_16)   --->   "%mul_ln60_26 = mul i16 %sext_ln60_17, i16 %sext_ln60_11" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 130 'mul' 'mul_ln60_26' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.19>
ST_6 : Operation 131 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_1)   --->   "%mul_ln60_1 = mul i16 %sext_ln60_3, i16 %sext_ln60_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 131 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 132 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_1 = add i16 %add_ln60, i16 %mul_ln60_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 132 'add' 'add_ln60_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 133 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_3)   --->   "%mul_ln60_4 = mul i16 %sext_ln60_7, i16 %sext_ln60_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 133 'mul' 'mul_ln60_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 134 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_3 = add i16 %add_ln60_2, i16 %mul_ln60_4" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 134 'add' 'add_ln60_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 135 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_5)   --->   "%mul_ln60_7 = mul i16 %sext_ln60_10, i16 %sext_ln60_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 135 'mul' 'mul_ln60_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 136 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_4 = add i16 %mul_ln60_6, i16 %mul_ln60_8" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 136 'add' 'add_ln60_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 137 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_5 = add i16 %add_ln60_4, i16 %mul_ln60_7" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 137 'add' 'add_ln60_5' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 138 [2/3] (0.99ns) (grouped into DSP with root node add_ln60_7)   --->   "%mul_ln60_10 = mul i16 %sext_ln60_13, i16 %sext_ln60_3" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 138 'mul' 'mul_ln60_10' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 139 [2/3] (0.99ns) (grouped into DSP with root node add_ln60_9)   --->   "%mul_ln60_13 = mul i16 %sext_ln60_13, i16 %sext_ln60_7" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 139 'mul' 'mul_ln60_13' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 140 [2/3] (0.99ns) (grouped into DSP with root node add_ln60_11)   --->   "%mul_ln60_16 = mul i16 %sext_ln60_13, i16 %sext_ln60_10" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 140 'mul' 'mul_ln60_16' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 141 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_10 = add i16 %mul_ln60_15, i16 %mul_ln60_17" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 141 'add' 'add_ln60_10' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 142 [2/3] (0.99ns) (grouped into DSP with root node add_ln60_13)   --->   "%mul_ln60_19 = mul i16 %sext_ln60_16, i16 %sext_ln60_3" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 142 'mul' 'mul_ln60_19' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 143 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_12 = add i16 %mul_ln60_18, i16 %mul_ln60_20" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 143 'add' 'add_ln60_12' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 144 [3/3] (0.99ns) (grouped into DSP with root node add_ln60_15)   --->   "%mul_ln60_22 = mul i16 %sext_ln60_16, i16 %sext_ln60_7" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 144 'mul' 'mul_ln60_22' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 145 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_14 = add i16 %mul_ln60_21, i16 %mul_ln60_23" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 145 'add' 'add_ln60_14' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 146 [1/1] (1.55ns)   --->   "%mul_ln60_24 = mul i16 %sext_ln60_15, i16 %sext_ln60_9" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 146 'mul' 'mul_ln60_24' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [3/3] (0.99ns) (grouped into DSP with root node add_ln60_17)   --->   "%mul_ln60_25 = mul i16 %sext_ln60_16, i16 %sext_ln60_10" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 147 'mul' 'mul_ln60_25' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 148 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_16)   --->   "%mul_ln60_26 = mul i16 %sext_ln60_17, i16 %sext_ln60_11" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 148 'mul' 'mul_ln60_26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 149 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_16 = add i16 %mul_ln60_24, i16 %mul_ln60_26" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 149 'add' 'add_ln60_16' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 1.32>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%res_addr = getelementptr i16 %res, i64 0, i64 0" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 150 'getelementptr' 'res_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%res_addr_1 = getelementptr i16 %res, i64 0, i64 1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 151 'getelementptr' 'res_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 152 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_1 = add i16 %add_ln60, i16 %mul_ln60_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 152 'add' 'add_ln60_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 153 [1/1] (0.68ns)   --->   "%store_ln60 = store i16 %add_ln60_1, i4 %res_addr" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 153 'store' 'store_ln60' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_7 : Operation 154 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_3 = add i16 %add_ln60_2, i16 %mul_ln60_4" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 154 'add' 'add_ln60_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 155 [1/1] (0.68ns)   --->   "%store_ln60 = store i16 %add_ln60_3, i4 %res_addr_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 155 'store' 'store_ln60' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_7 : Operation 156 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_5 = add i16 %add_ln60_4, i16 %mul_ln60_7" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 156 'add' 'add_ln60_5' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 157 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_7)   --->   "%mul_ln60_10 = mul i16 %sext_ln60_13, i16 %sext_ln60_3" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 157 'mul' 'mul_ln60_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 158 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_7 = add i16 %add_ln60_6, i16 %mul_ln60_10" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 158 'add' 'add_ln60_7' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 159 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_9)   --->   "%mul_ln60_13 = mul i16 %sext_ln60_13, i16 %sext_ln60_7" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 159 'mul' 'mul_ln60_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 160 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_9 = add i16 %add_ln60_8, i16 %mul_ln60_13" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 160 'add' 'add_ln60_9' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 161 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_11)   --->   "%mul_ln60_16 = mul i16 %sext_ln60_13, i16 %sext_ln60_10" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 161 'mul' 'mul_ln60_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 162 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_11 = add i16 %add_ln60_10, i16 %mul_ln60_16" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 162 'add' 'add_ln60_11' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 163 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_13)   --->   "%mul_ln60_19 = mul i16 %sext_ln60_16, i16 %sext_ln60_3" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 163 'mul' 'mul_ln60_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 164 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_13 = add i16 %add_ln60_12, i16 %mul_ln60_19" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 164 'add' 'add_ln60_13' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 165 [2/3] (0.99ns) (grouped into DSP with root node add_ln60_15)   --->   "%mul_ln60_22 = mul i16 %sext_ln60_16, i16 %sext_ln60_7" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 165 'mul' 'mul_ln60_22' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 166 [2/3] (0.99ns) (grouped into DSP with root node add_ln60_17)   --->   "%mul_ln60_25 = mul i16 %sext_ln60_16, i16 %sext_ln60_10" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 166 'mul' 'mul_ln60_25' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 167 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_16 = add i16 %mul_ln60_24, i16 %mul_ln60_26" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 167 'add' 'add_ln60_16' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 1.32>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%res_addr_2 = getelementptr i16 %res, i64 0, i64 2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 168 'getelementptr' 'res_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%res_addr_3 = getelementptr i16 %res, i64 0, i64 3" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 169 'getelementptr' 'res_addr_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (0.68ns)   --->   "%store_ln60 = store i16 %add_ln60_5, i4 %res_addr_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 170 'store' 'store_ln60' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_8 : Operation 171 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_7 = add i16 %add_ln60_6, i16 %mul_ln60_10" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 171 'add' 'add_ln60_7' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 172 [1/1] (0.68ns)   --->   "%store_ln60 = store i16 %add_ln60_7, i4 %res_addr_3" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 172 'store' 'store_ln60' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_8 : Operation 173 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_9 = add i16 %add_ln60_8, i16 %mul_ln60_13" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 173 'add' 'add_ln60_9' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 174 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_11 = add i16 %add_ln60_10, i16 %mul_ln60_16" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 174 'add' 'add_ln60_11' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 175 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_13 = add i16 %add_ln60_12, i16 %mul_ln60_19" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 175 'add' 'add_ln60_13' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 176 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_15)   --->   "%mul_ln60_22 = mul i16 %sext_ln60_16, i16 %sext_ln60_7" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 176 'mul' 'mul_ln60_22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 177 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_15 = add i16 %add_ln60_14, i16 %mul_ln60_22" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 177 'add' 'add_ln60_15' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 178 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_17)   --->   "%mul_ln60_25 = mul i16 %sext_ln60_16, i16 %sext_ln60_10" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 178 'mul' 'mul_ln60_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 179 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_17 = add i16 %add_ln60_16, i16 %mul_ln60_25" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 179 'add' 'add_ln60_17' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 0.68>
ST_9 : Operation 180 [1/1] (0.00ns)   --->   "%res_addr_4 = getelementptr i16 %res, i64 0, i64 4" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 180 'getelementptr' 'res_addr_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%res_addr_5 = getelementptr i16 %res, i64 0, i64 5" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 181 'getelementptr' 'res_addr_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 182 [1/1] (0.68ns)   --->   "%store_ln60 = store i16 %add_ln60_9, i4 %res_addr_4" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 182 'store' 'store_ln60' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_9 : Operation 183 [1/1] (0.68ns)   --->   "%store_ln60 = store i16 %add_ln60_11, i4 %res_addr_5" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 183 'store' 'store_ln60' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_9 : Operation 184 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_15 = add i16 %add_ln60_14, i16 %mul_ln60_22" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 184 'add' 'add_ln60_15' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 185 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_17 = add i16 %add_ln60_16, i16 %mul_ln60_25" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 185 'add' 'add_ln60_17' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 0.68>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%res_addr_6 = getelementptr i16 %res, i64 0, i64 6" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 186 'getelementptr' 'res_addr_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 187 [1/1] (0.00ns)   --->   "%res_addr_7 = getelementptr i16 %res, i64 0, i64 7" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 187 'getelementptr' 'res_addr_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 188 [1/1] (0.68ns)   --->   "%store_ln60 = store i16 %add_ln60_13, i4 %res_addr_6" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 188 'store' 'store_ln60' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_10 : Operation 189 [1/1] (0.68ns)   --->   "%store_ln60 = store i16 %add_ln60_15, i4 %res_addr_7" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 189 'store' 'store_ln60' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>

State 11 <SV = 10> <Delay = 0.68>
ST_11 : Operation 190 [1/1] (0.00ns)   --->   "%res_addr_8 = getelementptr i16 %res, i64 0, i64 8" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 190 'getelementptr' 'res_addr_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 191 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 192 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 192 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 193 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 193 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 194 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %a"   --->   Operation 194 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 195 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 195 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b_0"   --->   Operation 196 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 197 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 198 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b_1"   --->   Operation 198 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 199 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 199 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 200 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b_2"   --->   Operation 200 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 201 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %res, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 201 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 202 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %res"   --->   Operation 202 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 203 [1/1] (0.68ns)   --->   "%store_ln60 = store i16 %add_ln60_17, i4 %res_addr_8" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 203 'store' 'store_ln60' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_11 : Operation 204 [1/1] (0.00ns)   --->   "%ret_ln65 = ret" [Design_Optimization/lab1/matrixmul.cpp:65]   --->   Operation 204 'ret' 'ret_ln65' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 13.3ns, clock uncertainty: 3.6ns.

 <State 1>: 0.699ns
The critical path consists of the following:
	'getelementptr' operation ('a_addr', Design_Optimization/lab1/matrixmul.cpp:60) [27]  (0 ns)
	'load' operation ('a_load', Design_Optimization/lab1/matrixmul.cpp:60) on array 'a' [28]  (0.699 ns)

 <State 2>: 2.25ns
The critical path consists of the following:
	'load' operation ('a_load', Design_Optimization/lab1/matrixmul.cpp:60) on array 'a' [28]  (0.699 ns)
	'mul' operation ('mul_ln60', Design_Optimization/lab1/matrixmul.cpp:60) [34]  (1.55 ns)

 <State 3>: 2.22ns
The critical path consists of the following:
	'load' operation ('b_0_load_2', Design_Optimization/lab1/matrixmul.cpp:60) on array 'b_0' [66]  (0.667 ns)
	'mul' operation ('mul_ln60_6', Design_Optimization/lab1/matrixmul.cpp:60) [68]  (1.55 ns)

 <State 4>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln60_12', Design_Optimization/lab1/matrixmul.cpp:60) [94]  (1.55 ns)
	'add' operation of DSP[97] ('add_ln60_8', Design_Optimization/lab1/matrixmul.cpp:60) [97]  (0.645 ns)

 <State 5>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln60_18', Design_Optimization/lab1/matrixmul.cpp:60) [110]  (1.55 ns)
	'add' operation of DSP[117] ('add_ln60_12', Design_Optimization/lab1/matrixmul.cpp:60) [117]  (0.645 ns)

 <State 6>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln60_24', Design_Optimization/lab1/matrixmul.cpp:60) [126]  (1.55 ns)
	'add' operation of DSP[129] ('add_ln60_16', Design_Optimization/lab1/matrixmul.cpp:60) [129]  (0.645 ns)

 <State 7>: 1.33ns
The critical path consists of the following:
	'add' operation of DSP[48] ('add_ln60_1', Design_Optimization/lab1/matrixmul.cpp:60) [48]  (0.645 ns)
	'store' operation ('store_ln60', Design_Optimization/lab1/matrixmul.cpp:60) of variable 'add_ln60_1', Design_Optimization/lab1/matrixmul.cpp:60 on array 'res' [49]  (0.683 ns)

 <State 8>: 1.33ns
The critical path consists of the following:
	'add' operation of DSP[92] ('add_ln60_7', Design_Optimization/lab1/matrixmul.cpp:60) [92]  (0.645 ns)
	'store' operation ('store_ln60', Design_Optimization/lab1/matrixmul.cpp:60) of variable 'add_ln60_7', Design_Optimization/lab1/matrixmul.cpp:60 on array 'res' [93]  (0.683 ns)

 <State 9>: 0.683ns
The critical path consists of the following:
	'getelementptr' operation ('res_addr_4', Design_Optimization/lab1/matrixmul.cpp:60) [10]  (0 ns)
	'store' operation ('store_ln60', Design_Optimization/lab1/matrixmul.cpp:60) of variable 'add_ln60_9', Design_Optimization/lab1/matrixmul.cpp:60 on array 'res' [99]  (0.683 ns)

 <State 10>: 0.683ns
The critical path consists of the following:
	'getelementptr' operation ('res_addr_6', Design_Optimization/lab1/matrixmul.cpp:60) [12]  (0 ns)
	'store' operation ('store_ln60', Design_Optimization/lab1/matrixmul.cpp:60) of variable 'add_ln60_13', Design_Optimization/lab1/matrixmul.cpp:60 on array 'res' [119]  (0.683 ns)

 <State 11>: 0.683ns
The critical path consists of the following:
	'getelementptr' operation ('res_addr_8', Design_Optimization/lab1/matrixmul.cpp:60) [14]  (0 ns)
	'store' operation ('store_ln60', Design_Optimization/lab1/matrixmul.cpp:60) of variable 'add_ln60_17', Design_Optimization/lab1/matrixmul.cpp:60 on array 'res' [131]  (0.683 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
