# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../FFT-IP.gen/sources_1/ip/floating_point_multiplication/sim/floating_point_multiplication.v" \
"../../../../FFT-IP.srcs/sources_1/new/Complex_conjugate.v" \
"../../../../FFT-IP.srcs/sources_1/new/IFFT.v" \
"../../../../FFT-IP.srcs/sim_1/new/IFFT_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
