/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [4:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_12z;
  wire [27:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [15:0] celloutsig_1_11z;
  wire [3:0] celloutsig_1_17z;
  wire [6:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  reg [17:0] celloutsig_1_4z;
  wire [10:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = !(in_data[170] ? in_data[135] : in_data[187]);
  assign celloutsig_0_10z = ~(_00_ | celloutsig_0_4z[5]);
  assign celloutsig_0_15z = ~(celloutsig_0_12z[0] | celloutsig_0_9z);
  assign celloutsig_0_1z = celloutsig_0_0z ^ in_data[64];
  assign celloutsig_1_9z = celloutsig_1_3z[2] ^ in_data[112];
  assign celloutsig_1_7z = ~(in_data[185] ^ in_data[174]);
  reg [4:0] _08_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _08_ <= 5'h00;
    else _08_ <= { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign { _01_[4], _00_, _01_[2:0] } = _08_;
  assign celloutsig_0_0z = ! in_data[51:41];
  assign celloutsig_0_9z = ! { in_data[95:93], celloutsig_0_0z };
  assign celloutsig_1_6z = celloutsig_1_4z[6:2] || { celloutsig_1_5z[10:7], celloutsig_1_0z };
  assign celloutsig_0_4z = { 1'h1, _01_[4], _00_, _01_[2:0], celloutsig_0_0z } % { 1'h1, in_data[92:87] };
  assign celloutsig_1_3z = in_data[104:101] % { 1'h1, in_data[156:155], celloutsig_1_0z };
  assign celloutsig_0_12z = - celloutsig_0_4z[2:0];
  assign celloutsig_0_14z = ~ { in_data[33:9], celloutsig_0_12z };
  assign celloutsig_0_16z = { _01_[4], celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_0z } << { celloutsig_0_14z[16:13], celloutsig_0_10z };
  assign celloutsig_1_2z = in_data[123:113] << { in_data[177:173], celloutsig_1_1z };
  assign celloutsig_1_5z = celloutsig_1_2z << { in_data[123:119], celloutsig_1_1z };
  assign celloutsig_1_8z = { celloutsig_1_3z[3:1], celloutsig_1_7z, celloutsig_1_0z } <<< { celloutsig_1_5z[1], celloutsig_1_3z };
  assign celloutsig_1_17z = celloutsig_1_8z[4:1] >>> celloutsig_1_8z[4:1];
  assign celloutsig_1_18z = in_data[120:114] ~^ { celloutsig_1_8z[3:2], celloutsig_1_17z, celloutsig_1_6z };
  assign celloutsig_1_19z = { celloutsig_1_11z[11:9], celloutsig_1_11z[10], celloutsig_1_11z[7] } ~^ celloutsig_1_1z[5:1];
  assign celloutsig_1_1z = { in_data[172:168], celloutsig_1_0z } ~^ in_data[114:109];
  always_latch
    if (clkin_data[64]) celloutsig_1_4z = 18'h00000;
    else if (clkin_data[96]) celloutsig_1_4z = { in_data[114:104], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z };
  assign { celloutsig_1_11z[7], celloutsig_1_11z[15], celloutsig_1_11z[0], celloutsig_1_11z[9], celloutsig_1_11z[14:11], celloutsig_1_11z[6:1], celloutsig_1_11z[10] } = ~ { celloutsig_1_9z, celloutsig_1_8z[1], celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z };
  assign _01_[3] = _00_;
  assign celloutsig_1_11z[8] = celloutsig_1_11z[10];
  assign { out_data[134:128], out_data[100:96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
