#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55842370a090 .scope module, "register_file_tb" "register_file_tb" 2 4;
 .timescale -9 -12;
P_0x55842370a210 .param/l "CLK_PERIOD" 1 2 31, +C4<00000000000000000000000000011001>;
P_0x55842370a250 .param/l "DATA_WIDTH" 0 2 6, +C4<00000000000000000000000000001000>;
P_0x55842370a290 .param/l "REGISTER_FILE_DEPTH" 0 2 7, +C4<00000000000000000000000000010000>;
v0x5584237315b0_0 .var "address_tb", 3 0;
v0x558423731680_0 .var "clk_tb", 0 0;
v0x558423731750_0 .var/i "file", 31 0;
v0x558423731820_0 .var/i "passed_test_cases", 31 0;
v0x5584237318e0_0 .net "read_data_tb", 7 0, v0x5584237307a0_0;  1 drivers
v0x5584237319f0_0 .net "read_data_valid_tb", 0 0, v0x5584237308d0_0;  1 drivers
v0x558423731ac0_0 .var "read_enable_tb", 0 0;
v0x558423731b90_0 .net "register0_tb", 7 0, L_0x55842370a620;  1 drivers
v0x558423731c60_0 .net "register1_tb", 7 0, L_0x5584236cd010;  1 drivers
v0x558423731dc0_0 .net "register2_tb", 7 0, L_0x5584236cd700;  1 drivers
v0x558423731e90_0 .net "register3_tb", 7 0, L_0x558423704cb0;  1 drivers
v0x558423731f60_0 .var "reset_tb", 0 0;
v0x558423732030_0 .var/i "total_test_cases", 31 0;
v0x5584237320d0_0 .var "write_data_tb", 7 0;
v0x5584237321a0_0 .var "write_enable_tb", 0 0;
S_0x5584236cd150 .scope module, "U_register_file" "register_file" 2 109, 3 1 0, S_0x55842370a090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 4 "address"
    .port_info 3 /INPUT 1 "write_enable"
    .port_info 4 /INPUT 8 "write_data"
    .port_info 5 /INPUT 1 "read_enable"
    .port_info 6 /OUTPUT 1 "read_data_valid"
    .port_info 7 /OUTPUT 8 "read_data"
    .port_info 8 /OUTPUT 8 "register0"
    .port_info 9 /OUTPUT 8 "register1"
    .port_info 10 /OUTPUT 8 "register2"
    .port_info 11 /OUTPUT 8 "register3"
P_0x5584236fd1e0 .param/l "DATA_WIDTH" 0 3 2, +C4<00000000000000000000000000001000>;
P_0x5584236fd220 .param/l "REGISTER_FILE_DEPTH" 0 3 3, +C4<00000000000000000000000000010000>;
v0x5584237304e0_0 .array/port v0x5584237304e0, 0;
L_0x55842370a620 .functor BUFZ 8, v0x5584237304e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5584237304e0_1 .array/port v0x5584237304e0, 1;
L_0x5584236cd010 .functor BUFZ 8, v0x5584237304e0_1, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5584237304e0_2 .array/port v0x5584237304e0, 2;
L_0x5584236cd700 .functor BUFZ 8, v0x5584237304e0_2, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5584237304e0_3 .array/port v0x5584237304e0, 3;
L_0x558423704cb0 .functor BUFZ 8, v0x5584237304e0_3, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5584236dff00_0 .net "address", 3 0, v0x5584237315b0_0;  1 drivers
v0x558423730330_0 .net "clk", 0 0, v0x558423731680_0;  1 drivers
v0x5584237303f0_0 .var/i "i", 31 0;
v0x5584237304e0 .array "memory", 15 0, 7 0;
v0x5584237307a0_0 .var "read_data", 7 0;
v0x5584237308d0_0 .var "read_data_valid", 0 0;
v0x558423730990_0 .net "read_enable", 0 0, v0x558423731ac0_0;  1 drivers
v0x558423730a50_0 .net "register0", 7 0, L_0x55842370a620;  alias, 1 drivers
v0x558423730b30_0 .net "register1", 7 0, L_0x5584236cd010;  alias, 1 drivers
v0x558423730ca0_0 .net "register2", 7 0, L_0x5584236cd700;  alias, 1 drivers
v0x558423730d80_0 .net "register3", 7 0, L_0x558423704cb0;  alias, 1 drivers
v0x558423730e60_0 .net "reset", 0 0, v0x558423731f60_0;  1 drivers
v0x558423730f20_0 .net "write_data", 7 0, v0x5584237320d0_0;  1 drivers
v0x558423731000_0 .net "write_enable", 0 0, v0x5584237321a0_0;  1 drivers
E_0x558423704c70/0 .event negedge, v0x558423730e60_0;
E_0x558423704c70/1 .event posedge, v0x558423730330_0;
E_0x558423704c70 .event/or E_0x558423704c70/0, E_0x558423704c70/1;
S_0x558423731240 .scope task, "initialize" "initialize" 2 81, 2 81 0, S_0x55842370a090;
 .timescale -9 -12;
TD_register_file_tb.initialize ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558423731680_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5584237315b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5584237321a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558423731ac0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5584237320d0_0, 0, 8;
    %end;
S_0x5584237313e0 .scope task, "reset" "reset" 2 92, 2 92 0, S_0x55842370a090;
 .timescale -9 -12;
TD_register_file_tb.reset ;
    %delay 25000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558423731f60_0, 0, 1;
    %delay 25000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558423731f60_0, 0, 1;
    %end;
    .scope S_0x5584236cd150;
T_2 ;
    %wait E_0x558423704c70;
    %load/vec4 v0x558423730e60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5584237303f0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x5584237303f0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_2.3, 5;
    %load/vec4 v0x5584237303f0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 1, 0, 8;
    %ix/getv/s 3, v0x5584237303f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5584237304e0, 0, 4;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x5584237303f0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 8, 0, 8;
    %ix/getv/s 3, v0x5584237303f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5584237304e0, 0, 4;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x5584237303f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5584237304e0, 0, 4;
T_2.7 ;
T_2.5 ;
    %load/vec4 v0x5584237303f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5584237303f0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5584237308d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5584237307a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x558423731000_0;
    %load/vec4 v0x558423730990_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x558423730f20_0;
    %load/vec4 v0x5584236dff00_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5584237304e0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5584237308d0_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0x558423730990_0;
    %load/vec4 v0x558423731000_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %load/vec4 v0x5584236dff00_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x5584237304e0, 4;
    %assign/vec4 v0x5584237307a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5584237308d0_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5584237308d0_0, 0;
T_2.11 ;
T_2.9 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55842370a090;
T_3 ;
    %vpi_call 2 35 "$timeformat", 32'sb11111111111111111111111111110111, 32'sb00000000000000000000000000000010, " ns", 32'sb00000000000000000000000000010100 {0 0 0};
    %vpi_func 2 36 "$fopen" 32, "/home/naveensodad/MAJOR_PROJECT/output/register_file_output.txt", "w" {0 0 0};
    %store/vec4 v0x558423731750_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558423731820_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558423732030_0, 0, 32;
    %vpi_call 2 40 "$dumpfile", "/home/naveensodad/MAJOR_PROJECT/vcdfiles/register_file_dump.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55842370a090 {0 0 0};
    %fork TD_register_file_tb.initialize, S_0x558423731240;
    %join;
    %fork TD_register_file_tb.reset, S_0x5584237313e0;
    %join;
    %vpi_call 2 45 "$display", "--------------------- Test case (1) ---------------------" {0 0 0};
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x5584237315b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5584237321a0_0, 0, 1;
    %pushi/vec4 244, 0, 8;
    %store/vec4 v0x5584237320d0_0, 0, 8;
    %vpi_call 2 49 "$display", "time = %0t", $time {0 0 0};
    %delay 25000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5584237321a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558423731ac0_0, 0, 1;
    %delay 25000, 0;
    %load/vec4 v0x5584237319f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5584237318e0_0;
    %load/vec4 v0x5584237320d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %vpi_call 2 59 "$display", "Test case (1) passed." {0 0 0};
    %vpi_call 2 60 "$fdisplay", v0x558423731750_0, "Test case (1) passed." {0 0 0};
    %load/vec4 v0x558423731820_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558423731820_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %vpi_call 2 64 "$display", "Test case (1) failed." {0 0 0};
    %vpi_call 2 65 "$fdisplay", v0x558423731750_0, "----------------------------------------------------------------" {0 0 0};
    %vpi_call 2 66 "$fdisplay", v0x558423731750_0, "Test case (1) failed." {0 0 0};
    %vpi_call 2 67 "$fdisplay", v0x558423731750_0, "read_data = %8b", v0x5584237318e0_0 {0 0 0};
    %vpi_call 2 68 "$fdisplay", v0x558423731750_0, "----------------------------------------------------------------" {0 0 0};
T_3.1 ;
    %load/vec4 v0x558423732030_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558423732030_0, 0, 32;
    %vpi_call 2 71 "$display", "----------------------------------------------------------------" {0 0 0};
    %vpi_call 2 74 "$fdisplay", v0x558423731750_0, "Total: %0d/%0d.", v0x558423731820_0, v0x558423732030_0 {0 0 0};
    %vpi_call 2 76 "$stop" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x55842370a090;
T_4 ;
    %delay 12500, 0;
    %load/vec4 v0x558423731680_0;
    %inv;
    %store/vec4 v0x558423731680_0, 0, 1;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "/home/naveensodad/MAJOR_PROJECT/functional_verification/register_file/register_file_tb.v";
    "/home/naveensodad/MAJOR_PROJECT/RTL/register_file/register_file.v";
