// Seed: 45769380
module module_0 (
    input supply1 id_0,
    input wor id_1,
    input tri0 id_2,
    input tri0 id_3,
    output wand id_4,
    input uwire id_5,
    input wand id_6,
    input wand id_7,
    input wand id_8,
    input uwire id_9,
    input uwire id_10,
    input wor id_11
);
  assign module_1.id_2 = 0;
  assign id_4 = 1;
endmodule
module module_1 (
    input  wire id_0,
    input  wire id_1,
    output tri1 id_2
);
  wire id_4, id_5;
  wire id_6;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_1,
      id_2,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1
  );
  logic id_7;
  wire id_8, id_9, id_10;
endmodule
